/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* DAG Instruction Selector for the AMDGPU target                             *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
void SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*172 cases */, 39|128,22/*2855*/, TARGET_VAL(ISD::LOAD),// ->2860
/*5*/         OPC_RecordMemRef,
/*6*/         OPC_RecordNode, // #0 = 'ld' chained node
/*7*/         OPC_Scope, 58|128,10/*1338*/, /*->1348*/ // 7 children in Scope
/*10*/          OPC_RecordChild1, // #1 = $SMRDImm:sbase:offset
/*11*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*13*/          OPC_Scope, 66, /*->81*/ // 26 children in Scope
/*15*/            OPC_CheckPredicate, 1, // Predicate_load
/*17*/            OPC_CheckPredicate, 2, // Predicate_smrd_load
/*19*/            OPC_CheckType, MVT::i32,
/*21*/            OPC_Scope, 38, /*->61*/ // 2 children in Scope
/*23*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*25*/              OPC_Scope, 16, /*->43*/ // 2 children in Scope
/*27*/                OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*30*/                OPC_EmitMergeInputChains1_0,
/*31*/                OPC_EmitInteger, MVT::i1, 0, 
/*34*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*43*/              /*Scope*/ 16, /*->60*/
/*44*/                OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*47*/                OPC_EmitMergeInputChains1_0,
/*48*/                OPC_EmitInteger, MVT::i1, 0, 
/*51*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORD_SGPR:i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*60*/              0, /*End of Scope*/
/*61*/            /*Scope*/ 18, /*->80*/
/*62*/              OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*64*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*67*/              OPC_EmitMergeInputChains1_0,
/*68*/              OPC_EmitInteger, MVT::i1, 0, 
/*71*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                    // Dst: (S_LOAD_DWORD_IMM_ci:i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*80*/            0, /*End of Scope*/
/*81*/          /*Scope*/ 27, /*->109*/
/*82*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*84*/            OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*86*/            OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi8
/*88*/            OPC_CheckType, MVT::i32,
/*90*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92*/            OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*95*/            OPC_EmitMergeInputChains1_0,
/*96*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_mubuf_az_extloadi8>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*109*/         /*Scope*/ 27, /*->137*/
/*110*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*112*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*114*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi8
/*116*/           OPC_CheckType, MVT::i32,
/*118*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*123*/           OPC_EmitMergeInputChains1_0,
/*124*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_mubuf_sextloadi8>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*137*/         /*Scope*/ 27, /*->165*/
/*138*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*140*/           OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*142*/           OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi16
/*144*/           OPC_CheckType, MVT::i32,
/*146*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*148*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*151*/           OPC_EmitMergeInputChains1_0,
/*152*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_mubuf_az_extloadi16>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*165*/         /*Scope*/ 27, /*->193*/
/*166*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*168*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*170*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi16
/*172*/           OPC_CheckType, MVT::i32,
/*174*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*176*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*179*/           OPC_EmitMergeInputChains1_0,
/*180*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_mubuf_sextloadi16>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*193*/         /*Scope*/ 48, /*->242*/
/*194*/           OPC_CheckPredicate, 1, // Predicate_load
/*196*/           OPC_CheckPredicate, 5, // Predicate_mubuf_load
/*198*/           OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->220
/*201*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*203*/             OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*206*/             OPC_EmitMergeInputChains1_0,
/*207*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*220*/           /*SwitchType*/ 19, MVT::Untyped,// ->241
/*222*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*224*/             OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*227*/             OPC_EmitMergeInputChains1_0,
/*228*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX3_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::Untyped, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:Untyped (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORDX3_ADDR64:Untyped i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*241*/           0, // EndSwitchType
/*242*/         /*Scope*/ 27, /*->270*/
/*243*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*245*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*247*/           OPC_CheckPredicate, 8, // Predicate_sextloadi8_constant
/*249*/           OPC_CheckType, MVT::i32,
/*251*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*253*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*256*/           OPC_EmitMergeInputChains1_0,
/*257*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*270*/         /*Scope*/ 27, /*->298*/
/*271*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*273*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*275*/           OPC_CheckPredicate, 8, // Predicate_az_extloadi8_constant
/*277*/           OPC_CheckType, MVT::i32,
/*279*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*281*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*284*/           OPC_EmitMergeInputChains1_0,
/*285*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*298*/         /*Scope*/ 27, /*->326*/
/*299*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*301*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*303*/           OPC_CheckPredicate, 8, // Predicate_sextloadi16_constant
/*305*/           OPC_CheckType, MVT::i32,
/*307*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*309*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*312*/           OPC_EmitMergeInputChains1_0,
/*313*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*326*/         /*Scope*/ 53, /*->380*/
/*327*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*329*/           OPC_CheckType, MVT::i32,
/*331*/           OPC_Scope, 23, /*->356*/ // 2 children in Scope
/*333*/             OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*335*/             OPC_CheckPredicate, 8, // Predicate_az_extloadi16_constant
/*337*/             OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*339*/             OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*342*/             OPC_EmitMergeInputChains1_0,
/*343*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_constant>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*356*/           /*Scope*/ 22, /*->379*/
/*357*/             OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*359*/             OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi8
/*361*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*363*/             OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*366*/             OPC_EmitMergeInputChains1_0,
/*367*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_mubuf_az_extloadi8>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*379*/           0, /*End of Scope*/
/*380*/         /*Scope*/ 26, /*->407*/
/*381*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*383*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*385*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi8
/*387*/           OPC_CheckType, MVT::i32,
/*389*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*391*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*394*/           OPC_EmitMergeInputChains1_0,
/*395*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_mubuf_sextloadi8>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*407*/         /*Scope*/ 26, /*->434*/
/*408*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*410*/           OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*412*/           OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi16
/*414*/           OPC_CheckType, MVT::i32,
/*416*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*418*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*421*/           OPC_EmitMergeInputChains1_0,
/*422*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_mubuf_az_extloadi16>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_USHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*434*/         /*Scope*/ 26, /*->461*/
/*435*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*437*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*439*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi16
/*441*/           OPC_CheckType, MVT::i32,
/*443*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*445*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*448*/           OPC_EmitMergeInputChains1_0,
/*449*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_mubuf_sextloadi16>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SSHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*461*/         /*Scope*/ 46, /*->508*/
/*462*/           OPC_CheckPredicate, 1, // Predicate_load
/*464*/           OPC_CheckPredicate, 5, // Predicate_mubuf_load
/*466*/           OPC_SwitchType /*2 cases */, 18, MVT::i32,// ->487
/*469*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*471*/             OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*474*/             OPC_EmitMergeInputChains1_0,
/*475*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*487*/           /*SwitchType*/ 18, MVT::Untyped,// ->507
/*489*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*491*/             OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*494*/             OPC_EmitMergeInputChains1_0,
/*495*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX3_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::Untyped, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:Untyped (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_DWORDX3_OFFSET:Untyped v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*507*/           0, // EndSwitchType
/*508*/         /*Scope*/ 26, /*->535*/
/*509*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*511*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*513*/           OPC_CheckPredicate, 8, // Predicate_sextloadi8_constant
/*515*/           OPC_CheckType, MVT::i16,
/*517*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*519*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*522*/           OPC_EmitMergeInputChains1_0,
/*523*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_constant>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*535*/         /*Scope*/ 26, /*->562*/
/*536*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*538*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*540*/           OPC_CheckPredicate, 8, // Predicate_az_extloadi8_constant
/*542*/           OPC_CheckType, MVT::i16,
/*544*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*546*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*549*/           OPC_EmitMergeInputChains1_0,
/*550*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_constant>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*562*/         /*Scope*/ 26, /*->589*/
/*563*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*565*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*567*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi8
/*569*/           OPC_CheckType, MVT::i16,
/*571*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*573*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*576*/           OPC_EmitMergeInputChains1_0,
/*577*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_mubuf_sextloadi8>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*589*/         /*Scope*/ 26, /*->616*/
/*590*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*592*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*594*/           OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi8
/*596*/           OPC_CheckType, MVT::i16,
/*598*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*600*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*603*/           OPC_EmitMergeInputChains1_0,
/*604*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_mubuf_az_extloadi8>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*616*/         /*Scope*/ 36, /*->653*/
/*617*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*619*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*621*/           OPC_CheckPredicate, 9, // Predicate_sextloadi8_private
/*623*/           OPC_CheckType, MVT::i32,
/*625*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*627*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*630*/           OPC_EmitMergeInputChains1_0,
/*631*/           OPC_EmitInteger, MVT::i1, 0, 
/*634*/           OPC_EmitInteger, MVT::i1, 0, 
/*637*/           OPC_EmitInteger, MVT::i1, 0, 
/*640*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SBYTE_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*653*/         /*Scope*/ 36, /*->690*/
/*654*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*656*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*658*/           OPC_CheckPredicate, 9, // Predicate_extloadi8_private
/*660*/           OPC_CheckType, MVT::i32,
/*662*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*664*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*667*/           OPC_EmitMergeInputChains1_0,
/*668*/           OPC_EmitInteger, MVT::i1, 0, 
/*671*/           OPC_EmitInteger, MVT::i1, 0, 
/*674*/           OPC_EmitInteger, MVT::i1, 0, 
/*677*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_extloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_UBYTE_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*690*/         /*Scope*/ 36, /*->727*/
/*691*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*693*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*695*/           OPC_CheckPredicate, 9, // Predicate_sextloadi8_private
/*697*/           OPC_CheckType, MVT::i16,
/*699*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*701*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*704*/           OPC_EmitMergeInputChains1_0,
/*705*/           OPC_EmitInteger, MVT::i1, 0, 
/*708*/           OPC_EmitInteger, MVT::i1, 0, 
/*711*/           OPC_EmitInteger, MVT::i1, 0, 
/*714*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i16 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SBYTE_OFFEN:i16 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*727*/         /*Scope*/ 36, /*->764*/
/*728*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*730*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*732*/           OPC_CheckPredicate, 9, // Predicate_extloadi8_private
/*734*/           OPC_CheckType, MVT::i16,
/*736*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*738*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*741*/           OPC_EmitMergeInputChains1_0,
/*742*/           OPC_EmitInteger, MVT::i1, 0, 
/*745*/           OPC_EmitInteger, MVT::i1, 0, 
/*748*/           OPC_EmitInteger, MVT::i1, 0, 
/*751*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i16 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_extloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_UBYTE_OFFEN:i16 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*764*/         /*Scope*/ 36, /*->801*/
/*765*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*767*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*769*/           OPC_CheckPredicate, 9, // Predicate_sextloadi16_private
/*771*/           OPC_CheckType, MVT::i32,
/*773*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*775*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*778*/           OPC_EmitMergeInputChains1_0,
/*779*/           OPC_EmitInteger, MVT::i1, 0, 
/*782*/           OPC_EmitInteger, MVT::i1, 0, 
/*785*/           OPC_EmitInteger, MVT::i1, 0, 
/*788*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SSHORT_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*801*/         /*Scope*/ 36, /*->838*/
/*802*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*804*/           OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*806*/           OPC_CheckPredicate, 9, // Predicate_extloadi16_private
/*808*/           OPC_CheckType, MVT::i32,
/*810*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*812*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*815*/           OPC_EmitMergeInputChains1_0,
/*816*/           OPC_EmitInteger, MVT::i1, 0, 
/*819*/           OPC_EmitInteger, MVT::i1, 0, 
/*822*/           OPC_EmitInteger, MVT::i1, 0, 
/*825*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_extloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_USHORT_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*838*/         /*Scope*/ 56, /*->895*/
/*839*/           OPC_CheckPredicate, 1, // Predicate_load
/*841*/           OPC_CheckPredicate, 9, // Predicate_load_private
/*843*/           OPC_CheckType, MVT::i32,
/*845*/           OPC_Scope, 28, /*->875*/ // 2 children in Scope
/*847*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*849*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*852*/             OPC_EmitMergeInputChains1_0,
/*853*/             OPC_EmitInteger, MVT::i1, 0, 
/*856*/             OPC_EmitInteger, MVT::i1, 0, 
/*859*/             OPC_EmitInteger, MVT::i1, 0, 
/*862*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*875*/           /*Scope*/ 18, /*->894*/
/*876*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*878*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRIndirect:$addr #2 #3
/*881*/             OPC_EmitMergeInputChains1_0,
/*882*/             OPC_EmitInteger, MVT::i32, 0, 
/*885*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_RegisterLoad), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRIndirect:iPTR:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 13
                    // Dst: (R600_RegisterLoad:i32 FRAMEri:iPTR:$addr, 0:i32)
/*894*/           0, /*End of Scope*/
/*895*/         /*Scope*/ 66|128,3/*450*/, /*->1347*/
/*897*/           OPC_CheckChild1Type, MVT::i32,
/*899*/           OPC_CheckType, MVT::i32,
/*901*/           OPC_Scope, 50, /*->953*/ // 12 children in Scope
/*903*/             OPC_CheckPredicate, 3, // Predicate_az_extload
/*905*/             OPC_Scope, 22, /*->929*/ // 2 children in Scope
/*907*/               OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*909*/               OPC_CheckPredicate, 10, // Predicate_vtx_id3_az_extloadi8
/*911*/               OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*913*/               OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*916*/               OPC_EmitMergeInputChains1_0,
/*917*/               OPC_EmitInteger, MVT::i8, 3, 
/*920*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id3_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_eg:i32 MEMxi:i32:$src_gpr, 3:i8)
/*929*/             /*Scope*/ 22, /*->952*/
/*930*/               OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*932*/               OPC_CheckPredicate, 10, // Predicate_vtx_id3_az_extloadi16
/*934*/               OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*936*/               OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*939*/               OPC_EmitMergeInputChains1_0,
/*940*/               OPC_EmitInteger, MVT::i8, 3, 
/*943*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id3_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_eg:i32 MEMxi:i32:$src_gpr, 3:i8)
/*952*/             0, /*End of Scope*/
/*953*/           /*Scope*/ 22, /*->976*/
/*954*/             OPC_CheckPredicate, 1, // Predicate_load
/*956*/             OPC_CheckPredicate, 10, // Predicate_vtx_id3_load
/*958*/             OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*960*/             OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*963*/             OPC_EmitMergeInputChains1_0,
/*964*/             OPC_EmitInteger, MVT::i8, 3, 
/*967*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_eg:i32 MEMxi:i32:$src_gpr, 3:i8)
/*976*/           /*Scope*/ 50, /*->1027*/
/*977*/             OPC_CheckPredicate, 3, // Predicate_az_extload
/*979*/             OPC_Scope, 22, /*->1003*/ // 2 children in Scope
/*981*/               OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*983*/               OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi8
/*985*/               OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*987*/               OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*990*/               OPC_EmitMergeInputChains1_0,
/*991*/               OPC_EmitInteger, MVT::i8, 2, 
/*994*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id2_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_eg:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1003*/            /*Scope*/ 22, /*->1026*/
/*1004*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1006*/              OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi16
/*1008*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1010*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1013*/              OPC_EmitMergeInputChains1_0,
/*1014*/              OPC_EmitInteger, MVT::i8, 2, 
/*1017*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id2_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_eg:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1026*/            0, /*End of Scope*/
/*1027*/          /*Scope*/ 22, /*->1050*/
/*1028*/            OPC_CheckPredicate, 1, // Predicate_load
/*1030*/            OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/*1032*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1034*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1037*/            OPC_EmitMergeInputChains1_0,
/*1038*/            OPC_EmitInteger, MVT::i8, 2, 
/*1041*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_eg:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1050*/          /*Scope*/ 50, /*->1101*/
/*1051*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1053*/            OPC_Scope, 22, /*->1077*/ // 2 children in Scope
/*1055*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1057*/              OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi8
/*1059*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1061*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1064*/              OPC_EmitMergeInputChains1_0,
/*1065*/              OPC_EmitInteger, MVT::i8, 1, 
/*1068*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id1_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_eg:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1077*/            /*Scope*/ 22, /*->1100*/
/*1078*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1080*/              OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi16
/*1082*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1084*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1087*/              OPC_EmitMergeInputChains1_0,
/*1088*/              OPC_EmitInteger, MVT::i8, 1, 
/*1091*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id1_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_eg:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1100*/            0, /*End of Scope*/
/*1101*/          /*Scope*/ 22, /*->1124*/
/*1102*/            OPC_CheckPredicate, 1, // Predicate_load
/*1104*/            OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/*1106*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1108*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1111*/            OPC_EmitMergeInputChains1_0,
/*1112*/            OPC_EmitInteger, MVT::i8, 1, 
/*1115*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_eg:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1124*/          /*Scope*/ 50, /*->1175*/
/*1125*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1127*/            OPC_Scope, 22, /*->1151*/ // 2 children in Scope
/*1129*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1131*/              OPC_CheckPredicate, 10, // Predicate_vtx_id3_az_extloadi8
/*1133*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1135*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1138*/              OPC_EmitMergeInputChains1_0,
/*1139*/              OPC_EmitInteger, MVT::i8, 3, 
/*1142*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id3_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_cm:i32 MEMxi:i32:$src_gpr, 3:i8)
/*1151*/            /*Scope*/ 22, /*->1174*/
/*1152*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1154*/              OPC_CheckPredicate, 10, // Predicate_vtx_id3_az_extloadi16
/*1156*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1158*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1161*/              OPC_EmitMergeInputChains1_0,
/*1162*/              OPC_EmitInteger, MVT::i8, 3, 
/*1165*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id3_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_cm:i32 MEMxi:i32:$src_gpr, 3:i8)
/*1174*/            0, /*End of Scope*/
/*1175*/          /*Scope*/ 22, /*->1198*/
/*1176*/            OPC_CheckPredicate, 1, // Predicate_load
/*1178*/            OPC_CheckPredicate, 10, // Predicate_vtx_id3_load
/*1180*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1182*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1185*/            OPC_EmitMergeInputChains1_0,
/*1186*/            OPC_EmitInteger, MVT::i8, 3, 
/*1189*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_cm:i32 MEMxi:i32:$src_gpr, 3:i8)
/*1198*/          /*Scope*/ 50, /*->1249*/
/*1199*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1201*/            OPC_Scope, 22, /*->1225*/ // 2 children in Scope
/*1203*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1205*/              OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi8
/*1207*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1209*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1212*/              OPC_EmitMergeInputChains1_0,
/*1213*/              OPC_EmitInteger, MVT::i8, 2, 
/*1216*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id2_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_cm:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1225*/            /*Scope*/ 22, /*->1248*/
/*1226*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1228*/              OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi16
/*1230*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1232*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1235*/              OPC_EmitMergeInputChains1_0,
/*1236*/              OPC_EmitInteger, MVT::i8, 2, 
/*1239*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id2_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_cm:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1248*/            0, /*End of Scope*/
/*1249*/          /*Scope*/ 22, /*->1272*/
/*1250*/            OPC_CheckPredicate, 1, // Predicate_load
/*1252*/            OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/*1254*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1256*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1259*/            OPC_EmitMergeInputChains1_0,
/*1260*/            OPC_EmitInteger, MVT::i8, 2, 
/*1263*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_cm:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1272*/          /*Scope*/ 50, /*->1323*/
/*1273*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1275*/            OPC_Scope, 22, /*->1299*/ // 2 children in Scope
/*1277*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1279*/              OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi8
/*1281*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1283*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1286*/              OPC_EmitMergeInputChains1_0,
/*1287*/              OPC_EmitInteger, MVT::i8, 1, 
/*1290*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id1_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_cm:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1299*/            /*Scope*/ 22, /*->1322*/
/*1300*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1302*/              OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi16
/*1304*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1306*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1309*/              OPC_EmitMergeInputChains1_0,
/*1310*/              OPC_EmitInteger, MVT::i8, 1, 
/*1313*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id1_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_cm:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1322*/            0, /*End of Scope*/
/*1323*/          /*Scope*/ 22, /*->1346*/
/*1324*/            OPC_CheckPredicate, 1, // Predicate_load
/*1326*/            OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/*1328*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1330*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1333*/            OPC_EmitMergeInputChains1_0,
/*1334*/            OPC_EmitInteger, MVT::i8, 1, 
/*1337*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_cm:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1346*/          0, /*End of Scope*/
/*1347*/        0, /*End of Scope*/
/*1348*/      /*Scope*/ 97|128,1/*225*/, /*->1575*/
/*1350*/        OPC_CaptureGlueInput,
/*1351*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*1352*/        OPC_CheckPredicate, 13, // Predicate_si_ld_local
/*1354*/        OPC_Scope, 27, /*->1383*/ // 7 children in Scope
/*1356*/          OPC_CheckPredicate, 6, // Predicate_si_sextload_local
/*1358*/          OPC_CheckPredicate, 14, // Predicate_si_sextload_local_i8
/*1360*/          OPC_CheckType, MVT::i32,
/*1362*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1364*/          OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1367*/          OPC_EmitMergeInputChains1_0,
/*1368*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1371*/          OPC_EmitInteger, MVT::i1, 0, 
/*1374*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_I8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_I8:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1383*/        /*Scope*/ 27, /*->1411*/
/*1384*/          OPC_CheckPredicate, 3, // Predicate_si_az_extload_local
/*1386*/          OPC_CheckPredicate, 14, // Predicate_si_az_extload_local_i8
/*1388*/          OPC_CheckType, MVT::i32,
/*1390*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1392*/          OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1395*/          OPC_EmitMergeInputChains1_0,
/*1396*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1399*/          OPC_EmitInteger, MVT::i1, 0, 
/*1402*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_U8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_U8:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1411*/        /*Scope*/ 27, /*->1439*/
/*1412*/          OPC_CheckPredicate, 6, // Predicate_si_sextload_local
/*1414*/          OPC_CheckPredicate, 14, // Predicate_si_sextload_local_i8
/*1416*/          OPC_CheckType, MVT::i16,
/*1418*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1420*/          OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1423*/          OPC_EmitMergeInputChains1_0,
/*1424*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1427*/          OPC_EmitInteger, MVT::i1, 0, 
/*1430*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_I8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i16, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i16 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_I8:i16 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1439*/        /*Scope*/ 27, /*->1467*/
/*1440*/          OPC_CheckPredicate, 3, // Predicate_si_az_extload_local
/*1442*/          OPC_CheckPredicate, 14, // Predicate_si_az_extload_local_i8
/*1444*/          OPC_CheckType, MVT::i16,
/*1446*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1448*/          OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1451*/          OPC_EmitMergeInputChains1_0,
/*1452*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1455*/          OPC_EmitInteger, MVT::i1, 0, 
/*1458*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_U8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i16, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i16 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_U8:i16 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1467*/        /*Scope*/ 27, /*->1495*/
/*1468*/          OPC_CheckPredicate, 6, // Predicate_si_sextload_local
/*1470*/          OPC_CheckPredicate, 15, // Predicate_si_sextload_local_i16
/*1472*/          OPC_CheckType, MVT::i32,
/*1474*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1476*/          OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1479*/          OPC_EmitMergeInputChains1_0,
/*1480*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1483*/          OPC_EmitInteger, MVT::i1, 0, 
/*1486*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_I16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i16>> - Complexity = 13
                  // Dst: (DS_READ_I16:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1495*/        /*Scope*/ 27, /*->1523*/
/*1496*/          OPC_CheckPredicate, 3, // Predicate_si_az_extload_local
/*1498*/          OPC_CheckPredicate, 15, // Predicate_si_az_extload_local_i16
/*1500*/          OPC_CheckType, MVT::i32,
/*1502*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1504*/          OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1507*/          OPC_EmitMergeInputChains1_0,
/*1508*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1511*/          OPC_EmitInteger, MVT::i1, 0, 
/*1514*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_U16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i16>> - Complexity = 13
                  // Dst: (DS_READ_U16:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1523*/        /*Scope*/ 50, /*->1574*/
/*1524*/          OPC_CheckPredicate, 16, // Predicate_si_load_local
/*1526*/          OPC_SwitchType /*2 cases */, 21, MVT::i16,// ->1550
/*1529*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1531*/            OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1534*/            OPC_EmitMergeInputChains1_0,
/*1535*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1538*/            OPC_EmitInteger, MVT::i1, 0, 
/*1541*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_U16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        MVT::i16, 3/*#Ops*/, 2, 4, 5, 
                    // Src: (SIld_local:i16 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 13
                    // Dst: (DS_READ_U16:i16 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1550*/          /*SwitchType*/ 21, MVT::i32,// ->1573
/*1552*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1554*/            OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1557*/            OPC_EmitMergeInputChains1_0,
/*1558*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1561*/            OPC_EmitInteger, MVT::i1, 0, 
/*1564*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                    // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 13
                    // Dst: (DS_READ_B32:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1573*/          0, // EndSwitchType
/*1574*/        0, /*End of Scope*/
/*1575*/      /*Scope*/ 77|128,5/*717*/, /*->2294*/
/*1577*/        OPC_RecordChild1, // #1 = $addr
/*1578*/        OPC_Scope, 88|128,1/*216*/, /*->1797*/ // 3 children in Scope
/*1581*/          OPC_CheckChild1Type, MVT::i64,
/*1583*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*1585*/          OPC_SwitchType /*2 cases */, 17|128,1/*145*/, MVT::i32,// ->1734
/*1589*/            OPC_Scope, 28, /*->1619*/ // 5 children in Scope
/*1591*/              OPC_CheckPredicate, 3, // Predicate_az_extload
/*1593*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1595*/              OPC_CheckPredicate, 17, // Predicate_flat_az_extloadi8
/*1597*/              OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*1599*/              OPC_EmitMergeInputChains1_0,
/*1600*/              OPC_EmitInteger, MVT::i1, 0, 
/*1603*/              OPC_EmitInteger, MVT::i1, 0, 
/*1606*/              OPC_EmitInteger, MVT::i1, 0, 
/*1609*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_UBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_flat_az_extloadi8>> - Complexity = 4
                      // Dst: (FLAT_LOAD_UBYTE:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1619*/            /*Scope*/ 28, /*->1648*/
/*1620*/              OPC_CheckPredicate, 6, // Predicate_sextload
/*1622*/              OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*1624*/              OPC_CheckPredicate, 17, // Predicate_flat_sextloadi8
/*1626*/              OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*1628*/              OPC_EmitMergeInputChains1_0,
/*1629*/              OPC_EmitInteger, MVT::i1, 0, 
/*1632*/              OPC_EmitInteger, MVT::i1, 0, 
/*1635*/              OPC_EmitInteger, MVT::i1, 0, 
/*1638*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_SBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_flat_sextloadi8>> - Complexity = 4
                      // Dst: (FLAT_LOAD_SBYTE:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1648*/            /*Scope*/ 28, /*->1677*/
/*1649*/              OPC_CheckPredicate, 3, // Predicate_az_extload
/*1651*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1653*/              OPC_CheckPredicate, 17, // Predicate_flat_az_extloadi16
/*1655*/              OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*1657*/              OPC_EmitMergeInputChains1_0,
/*1658*/              OPC_EmitInteger, MVT::i1, 0, 
/*1661*/              OPC_EmitInteger, MVT::i1, 0, 
/*1664*/              OPC_EmitInteger, MVT::i1, 0, 
/*1667*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_USHORT), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_flat_az_extloadi16>> - Complexity = 4
                      // Dst: (FLAT_LOAD_USHORT:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1677*/            /*Scope*/ 28, /*->1706*/
/*1678*/              OPC_CheckPredicate, 6, // Predicate_sextload
/*1680*/              OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*1682*/              OPC_CheckPredicate, 17, // Predicate_flat_sextloadi16
/*1684*/              OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*1686*/              OPC_EmitMergeInputChains1_0,
/*1687*/              OPC_EmitInteger, MVT::i1, 0, 
/*1690*/              OPC_EmitInteger, MVT::i1, 0, 
/*1693*/              OPC_EmitInteger, MVT::i1, 0, 
/*1696*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_SSHORT), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_flat_sextloadi16>> - Complexity = 4
                      // Dst: (FLAT_LOAD_SSHORT:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1706*/            /*Scope*/ 26, /*->1733*/
/*1707*/              OPC_CheckPredicate, 1, // Predicate_load
/*1709*/              OPC_CheckPredicate, 17, // Predicate_flat_load
/*1711*/              OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*1713*/              OPC_EmitMergeInputChains1_0,
/*1714*/              OPC_EmitInteger, MVT::i1, 0, 
/*1717*/              OPC_EmitInteger, MVT::i1, 0, 
/*1720*/              OPC_EmitInteger, MVT::i1, 0, 
/*1723*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                      // Dst: (FLAT_LOAD_DWORD:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1733*/            0, /*End of Scope*/
/*1734*/          /*SwitchType*/ 60, MVT::i16,// ->1796
/*1736*/            OPC_Scope, 28, /*->1766*/ // 2 children in Scope
/*1738*/              OPC_CheckPredicate, 3, // Predicate_az_extload
/*1740*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1742*/              OPC_CheckPredicate, 17, // Predicate_flat_az_extloadi8
/*1744*/              OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*1746*/              OPC_EmitMergeInputChains1_0,
/*1747*/              OPC_EmitInteger, MVT::i1, 0, 
/*1750*/              OPC_EmitInteger, MVT::i1, 0, 
/*1753*/              OPC_EmitInteger, MVT::i1, 0, 
/*1756*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_UBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i16, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i16 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_flat_az_extloadi8>> - Complexity = 4
                      // Dst: (FLAT_LOAD_UBYTE:i16 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1766*/            /*Scope*/ 28, /*->1795*/
/*1767*/              OPC_CheckPredicate, 6, // Predicate_sextload
/*1769*/              OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*1771*/              OPC_CheckPredicate, 17, // Predicate_flat_sextloadi8
/*1773*/              OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*1775*/              OPC_EmitMergeInputChains1_0,
/*1776*/              OPC_EmitInteger, MVT::i1, 0, 
/*1779*/              OPC_EmitInteger, MVT::i1, 0, 
/*1782*/              OPC_EmitInteger, MVT::i1, 0, 
/*1785*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_SBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i16, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i16 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_flat_sextloadi8>> - Complexity = 4
                      // Dst: (FLAT_LOAD_SBYTE:i16 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1795*/            0, /*End of Scope*/
/*1796*/          0, // EndSwitchType
/*1797*/        /*Scope*/ 108|128,1/*236*/, /*->2035*/
/*1799*/          OPC_CheckChild1Type, MVT::i32,
/*1801*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*1803*/          OPC_CheckType, MVT::i32,
/*1805*/          OPC_Scope, 43, /*->1850*/ // 5 children in Scope
/*1807*/            OPC_CheckPredicate, 1, // Predicate_load
/*1809*/            OPC_CheckPredicate, 18, // Predicate_local_load
/*1811*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1813*/            OPC_EmitMergeInputChains1_0,
/*1814*/            OPC_EmitInteger, MVT::i32, 0, 
/*1817*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1829*/            OPC_EmitInteger, MVT::i32, 1, 
/*1832*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1835*/            OPC_EmitInteger, MVT::i32, 0, 
/*1838*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 R600_Reg32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>> - Complexity = 4
                    // Dst: (LDS_READ_RET:i32 R600_Reg32:i32:$src0)
/*1850*/          /*Scope*/ 45, /*->1896*/
/*1851*/            OPC_CheckPredicate, 6, // Predicate_sextload
/*1853*/            OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*1855*/            OPC_CheckPredicate, 18, // Predicate_sextloadi8_local
/*1857*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1859*/            OPC_EmitMergeInputChains1_0,
/*1860*/            OPC_EmitInteger, MVT::i32, 0, 
/*1863*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1875*/            OPC_EmitInteger, MVT::i32, 1, 
/*1878*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1881*/            OPC_EmitInteger, MVT::i32, 0, 
/*1884*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_BYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_local>> - Complexity = 4
                    // Dst: (LDS_BYTE_READ_RET:i32 i32:i32:$src0)
/*1896*/          /*Scope*/ 45, /*->1942*/
/*1897*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1899*/            OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1901*/            OPC_CheckPredicate, 18, // Predicate_az_extloadi8_local
/*1903*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1905*/            OPC_EmitMergeInputChains1_0,
/*1906*/            OPC_EmitInteger, MVT::i32, 0, 
/*1909*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1921*/            OPC_EmitInteger, MVT::i32, 1, 
/*1924*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1927*/            OPC_EmitInteger, MVT::i32, 0, 
/*1930*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_UBYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_local>> - Complexity = 4
                    // Dst: (LDS_UBYTE_READ_RET:i32 i32:i32:$src0)
/*1942*/          /*Scope*/ 45, /*->1988*/
/*1943*/            OPC_CheckPredicate, 6, // Predicate_sextload
/*1945*/            OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*1947*/            OPC_CheckPredicate, 18, // Predicate_sextloadi16_local
/*1949*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1951*/            OPC_EmitMergeInputChains1_0,
/*1952*/            OPC_EmitInteger, MVT::i32, 0, 
/*1955*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1967*/            OPC_EmitInteger, MVT::i32, 1, 
/*1970*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1973*/            OPC_EmitInteger, MVT::i32, 0, 
/*1976*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_SHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_local>> - Complexity = 4
                    // Dst: (LDS_SHORT_READ_RET:i32 i32:i32:$src0)
/*1988*/          /*Scope*/ 45, /*->2034*/
/*1989*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1991*/            OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1993*/            OPC_CheckPredicate, 18, // Predicate_az_extloadi16_local
/*1995*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1997*/            OPC_EmitMergeInputChains1_0,
/*1998*/            OPC_EmitInteger, MVT::i32, 0, 
/*2001*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2013*/            OPC_EmitInteger, MVT::i32, 1, 
/*2016*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*2019*/            OPC_EmitInteger, MVT::i32, 0, 
/*2022*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_USHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_local>> - Complexity = 4
                    // Dst: (LDS_USHORT_READ_RET:i32 i32:i32:$src0)
/*2034*/          0, /*End of Scope*/
/*2035*/        /*Scope*/ 0|128,2/*256*/, /*->2293*/
/*2037*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*2039*/          OPC_CheckPredicate, 1, // Predicate_load
/*2041*/          OPC_CheckPredicate, 2, // Predicate_smrd_load
/*2043*/          OPC_SwitchType /*4 cases */, 60, MVT::v2i32,// ->2106
/*2046*/            OPC_Scope, 38, /*->2086*/ // 2 children in Scope
/*2048*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2050*/              OPC_Scope, 16, /*->2068*/ // 2 children in Scope
/*2052*/                OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*2055*/                OPC_EmitMergeInputChains1_0,
/*2056*/                OPC_EmitInteger, MVT::i1, 0, 
/*2059*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v2i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2068*/              /*Scope*/ 16, /*->2085*/
/*2069*/                OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*2072*/                OPC_EmitMergeInputChains1_0,
/*2073*/                OPC_EmitInteger, MVT::i1, 0, 
/*2076*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v2i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX2_SGPR:v2i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2085*/              0, /*End of Scope*/
/*2086*/            /*Scope*/ 18, /*->2105*/
/*2087*/              OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*2089*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*2092*/              OPC_EmitMergeInputChains1_0,
/*2093*/              OPC_EmitInteger, MVT::i1, 0, 
/*2096*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX2_IMM_ci:v2i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2105*/            0, /*End of Scope*/
/*2106*/          /*SwitchType*/ 60, MVT::v4i32,// ->2168
/*2108*/            OPC_Scope, 38, /*->2148*/ // 2 children in Scope
/*2110*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2112*/              OPC_Scope, 16, /*->2130*/ // 2 children in Scope
/*2114*/                OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*2117*/                OPC_EmitMergeInputChains1_0,
/*2118*/                OPC_EmitInteger, MVT::i1, 0, 
/*2121*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v4i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2130*/              /*Scope*/ 16, /*->2147*/
/*2131*/                OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*2134*/                OPC_EmitMergeInputChains1_0,
/*2135*/                OPC_EmitInteger, MVT::i1, 0, 
/*2138*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v4i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX4_SGPR:v4i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2147*/              0, /*End of Scope*/
/*2148*/            /*Scope*/ 18, /*->2167*/
/*2149*/              OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*2151*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*2154*/              OPC_EmitMergeInputChains1_0,
/*2155*/              OPC_EmitInteger, MVT::i1, 0, 
/*2158*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX4_IMM_ci:v4i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2167*/            0, /*End of Scope*/
/*2168*/          /*SwitchType*/ 60, MVT::v8i32,// ->2230
/*2170*/            OPC_Scope, 38, /*->2210*/ // 2 children in Scope
/*2172*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2174*/              OPC_Scope, 16, /*->2192*/ // 2 children in Scope
/*2176*/                OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*2179*/                OPC_EmitMergeInputChains1_0,
/*2180*/                OPC_EmitInteger, MVT::i1, 0, 
/*2183*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v8i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v8i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2192*/              /*Scope*/ 16, /*->2209*/
/*2193*/                OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*2196*/                OPC_EmitMergeInputChains1_0,
/*2197*/                OPC_EmitInteger, MVT::i1, 0, 
/*2200*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v8i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v8i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX8_SGPR:v8i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2209*/              0, /*End of Scope*/
/*2210*/            /*Scope*/ 18, /*->2229*/
/*2211*/              OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*2213*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*2216*/              OPC_EmitMergeInputChains1_0,
/*2217*/              OPC_EmitInteger, MVT::i1, 0, 
/*2220*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v8i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v8i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX8_IMM_ci:v8i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2229*/            0, /*End of Scope*/
/*2230*/          /*SwitchType*/ 60, MVT::v16i32,// ->2292
/*2232*/            OPC_Scope, 38, /*->2272*/ // 2 children in Scope
/*2234*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2236*/              OPC_Scope, 16, /*->2254*/ // 2 children in Scope
/*2238*/                OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*2241*/                OPC_EmitMergeInputChains1_0,
/*2242*/                OPC_EmitInteger, MVT::i1, 0, 
/*2245*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v16i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v16i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2254*/              /*Scope*/ 16, /*->2271*/
/*2255*/                OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*2258*/                OPC_EmitMergeInputChains1_0,
/*2259*/                OPC_EmitInteger, MVT::i1, 0, 
/*2262*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v16i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v16i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX16_SGPR:v16i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2271*/              0, /*End of Scope*/
/*2272*/            /*Scope*/ 18, /*->2291*/
/*2273*/              OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*2275*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*2278*/              OPC_EmitMergeInputChains1_0,
/*2279*/              OPC_EmitInteger, MVT::i1, 0, 
/*2282*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v16i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v16i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX16_IMM_ci:v16i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2291*/            0, /*End of Scope*/
/*2292*/          0, // EndSwitchType
/*2293*/        0, /*End of Scope*/
/*2294*/      /*Scope*/ 31, /*->2326*/
/*2295*/        OPC_CaptureGlueInput,
/*2296*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*2297*/        OPC_CheckPredicate, 13, // Predicate_si_ld_local
/*2299*/        OPC_CheckPredicate, 16, // Predicate_si_load_local
/*2301*/        OPC_CheckPredicate, 19, // Predicate_si_load_local_align8
/*2303*/        OPC_CheckType, MVT::v2i32,
/*2305*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2307*/        OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*2310*/        OPC_EmitMergeInputChains1_0,
/*2311*/        OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*2314*/        OPC_EmitInteger, MVT::i1, 0, 
/*2317*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    MVT::v2i32, 3/*#Ops*/, 2, 4, 5, 
                // Src: (SIld_local:v2i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>><<P:Predicate_si_load_local_align8>> - Complexity = 113
                // Dst: (DS_READ_B64:v2i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*2326*/      /*Scope*/ 31|128,1/*159*/, /*->2487*/
/*2328*/        OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*2329*/        OPC_CheckPredicate, 0, // Predicate_unindexedload
/*2331*/        OPC_CheckPredicate, 1, // Predicate_load
/*2333*/        OPC_Scope, 86, /*->2421*/ // 2 children in Scope
/*2335*/          OPC_CheckPredicate, 5, // Predicate_mubuf_load
/*2337*/          OPC_SwitchType /*2 cases */, 39, MVT::v2i32,// ->2379
/*2340*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2342*/            OPC_Scope, 17, /*->2361*/ // 2 children in Scope
/*2344*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2347*/              OPC_EmitMergeInputChains1_0,
/*2348*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                      // Src: (ld:v2i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                      // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:v2i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2361*/            /*Scope*/ 16, /*->2378*/
/*2362*/              OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2365*/              OPC_EmitMergeInputChains1_0,
/*2366*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                      // Src: (ld:v2i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                      // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2378*/            0, /*End of Scope*/
/*2379*/          /*SwitchType*/ 39, MVT::v4i32,// ->2420
/*2381*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2383*/            OPC_Scope, 17, /*->2402*/ // 2 children in Scope
/*2385*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2388*/              OPC_EmitMergeInputChains1_0,
/*2389*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                      // Src: (ld:v4i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                      // Dst: (BUFFER_LOAD_DWORDX4_ADDR64:v4i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2402*/            /*Scope*/ 16, /*->2419*/
/*2403*/              OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2406*/              OPC_EmitMergeInputChains1_0,
/*2407*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                      // Src: (ld:v4i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                      // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2419*/            0, /*End of Scope*/
/*2420*/          0, // EndSwitchType
/*2421*/        /*Scope*/ 64, /*->2486*/
/*2422*/          OPC_CheckPredicate, 9, // Predicate_load_private
/*2424*/          OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->2455
/*2427*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2429*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2432*/            OPC_EmitMergeInputChains1_0,
/*2433*/            OPC_EmitInteger, MVT::i1, 0, 
/*2436*/            OPC_EmitInteger, MVT::i1, 0, 
/*2439*/            OPC_EmitInteger, MVT::i1, 0, 
/*2442*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v2i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2455*/          /*SwitchType*/ 28, MVT::v4i32,// ->2485
/*2457*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2459*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2462*/            OPC_EmitMergeInputChains1_0,
/*2463*/            OPC_EmitInteger, MVT::i1, 0, 
/*2466*/            OPC_EmitInteger, MVT::i1, 0, 
/*2469*/            OPC_EmitInteger, MVT::i1, 0, 
/*2472*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v4i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2485*/          0, // EndSwitchType
/*2486*/        0, /*End of Scope*/
/*2487*/      /*Scope*/ 27, /*->2515*/
/*2488*/        OPC_CaptureGlueInput,
/*2489*/        OPC_RecordChild1, // #1 = $DS64Bit4ByteAligned:ptr:offset0:offset1
/*2490*/        OPC_CheckPredicate, 13, // Predicate_si_ld_local
/*2492*/        OPC_CheckPredicate, 16, // Predicate_si_load_local
/*2494*/        OPC_CheckType, MVT::v2i32,
/*2496*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2498*/        OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS64Bit4ByteAligned:$ #2 #3 #4
/*2501*/        OPC_EmitMergeInputChains1_0,
/*2502*/        OPC_EmitInteger, MVT::i1, 0, 
/*2505*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ2_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (SIld_local:v2i32 (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 16
                // Dst: (DS_READ2_B32:v2i32 ?:i32:$ptr, ?:i8:$offset0, ?:i8:$offset1, 0:i1)
/*2515*/      /*Scope*/ 86|128,2/*342*/, /*->2859*/
/*2517*/        OPC_RecordChild1, // #1 = $src_gpr
/*2518*/        OPC_Scope, 22|128,2/*278*/, /*->2799*/ // 2 children in Scope
/*2521*/          OPC_CheckChild1Type, MVT::i32,
/*2523*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*2525*/          OPC_CheckPredicate, 1, // Predicate_load
/*2527*/          OPC_Scope, 44, /*->2573*/ // 6 children in Scope
/*2529*/            OPC_CheckPredicate, 10, // Predicate_vtx_id3_load
/*2531*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2552
/*2534*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2536*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2539*/              OPC_EmitMergeInputChains1_0,
/*2540*/              OPC_EmitInteger, MVT::i8, 3, 
/*2543*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_eg:v2i32 MEMxi:i32:$src_gpr, 3:i8)
/*2552*/            /*SwitchType*/ 18, MVT::v4i32,// ->2572
/*2554*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2556*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2559*/              OPC_EmitMergeInputChains1_0,
/*2560*/              OPC_EmitInteger, MVT::i8, 3, 
/*2563*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_eg:v4i32 MEMxi:i32:$src_gpr, 3:i8)
/*2572*/            0, // EndSwitchType
/*2573*/          /*Scope*/ 44, /*->2618*/
/*2574*/            OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/*2576*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2597
/*2579*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2581*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2584*/              OPC_EmitMergeInputChains1_0,
/*2585*/              OPC_EmitInteger, MVT::i8, 2, 
/*2588*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_eg:v2i32 MEMxi:i32:$src_gpr, 2:i8)
/*2597*/            /*SwitchType*/ 18, MVT::v4i32,// ->2617
/*2599*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2601*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2604*/              OPC_EmitMergeInputChains1_0,
/*2605*/              OPC_EmitInteger, MVT::i8, 2, 
/*2608*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_eg:v4i32 MEMxi:i32:$src_gpr, 2:i8)
/*2617*/            0, // EndSwitchType
/*2618*/          /*Scope*/ 44, /*->2663*/
/*2619*/            OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/*2621*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2642
/*2624*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2626*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2629*/              OPC_EmitMergeInputChains1_0,
/*2630*/              OPC_EmitInteger, MVT::i8, 1, 
/*2633*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_eg:v2i32 MEMxi:i32:$src_gpr, 1:i8)
/*2642*/            /*SwitchType*/ 18, MVT::v4i32,// ->2662
/*2644*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2646*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2649*/              OPC_EmitMergeInputChains1_0,
/*2650*/              OPC_EmitInteger, MVT::i8, 1, 
/*2653*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_eg:v4i32 MEMxi:i32:$src_gpr, 1:i8)
/*2662*/            0, // EndSwitchType
/*2663*/          /*Scope*/ 44, /*->2708*/
/*2664*/            OPC_CheckPredicate, 10, // Predicate_vtx_id3_load
/*2666*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2687
/*2669*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*2671*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2674*/              OPC_EmitMergeInputChains1_0,
/*2675*/              OPC_EmitInteger, MVT::i8, 3, 
/*2678*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_cm:v2i32 MEMxi:i32:$src_gpr, 3:i8)
/*2687*/            /*SwitchType*/ 18, MVT::v4i32,// ->2707
/*2689*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*2691*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2694*/              OPC_EmitMergeInputChains1_0,
/*2695*/              OPC_EmitInteger, MVT::i8, 3, 
/*2698*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_cm:v4i32 MEMxi:i32:$src_gpr, 3:i8)
/*2707*/            0, // EndSwitchType
/*2708*/          /*Scope*/ 44, /*->2753*/
/*2709*/            OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/*2711*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2732
/*2714*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*2716*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2719*/              OPC_EmitMergeInputChains1_0,
/*2720*/              OPC_EmitInteger, MVT::i8, 2, 
/*2723*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_cm:v2i32 MEMxi:i32:$src_gpr, 2:i8)
/*2732*/            /*SwitchType*/ 18, MVT::v4i32,// ->2752
/*2734*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*2736*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2739*/              OPC_EmitMergeInputChains1_0,
/*2740*/              OPC_EmitInteger, MVT::i8, 2, 
/*2743*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_cm:v4i32 MEMxi:i32:$src_gpr, 2:i8)
/*2752*/            0, // EndSwitchType
/*2753*/          /*Scope*/ 44, /*->2798*/
/*2754*/            OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/*2756*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2777
/*2759*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*2761*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2764*/              OPC_EmitMergeInputChains1_0,
/*2765*/              OPC_EmitInteger, MVT::i8, 1, 
/*2768*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_cm:v2i32 MEMxi:i32:$src_gpr, 1:i8)
/*2777*/            /*SwitchType*/ 18, MVT::v4i32,// ->2797
/*2779*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*2781*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2784*/              OPC_EmitMergeInputChains1_0,
/*2785*/              OPC_EmitInteger, MVT::i8, 1, 
/*2788*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_cm:v4i32 MEMxi:i32:$src_gpr, 1:i8)
/*2797*/            0, // EndSwitchType
/*2798*/          0, /*End of Scope*/
/*2799*/        /*Scope*/ 58, /*->2858*/
/*2800*/          OPC_CheckChild1Type, MVT::i64,
/*2802*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*2804*/          OPC_CheckPredicate, 1, // Predicate_load
/*2806*/          OPC_CheckPredicate, 17, // Predicate_flat_load
/*2808*/          OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->2833
/*2811*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*2813*/            OPC_EmitMergeInputChains1_0,
/*2814*/            OPC_EmitInteger, MVT::i1, 0, 
/*2817*/            OPC_EmitInteger, MVT::i1, 0, 
/*2820*/            OPC_EmitInteger, MVT::i1, 0, 
/*2823*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:v2i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORDX2:v2i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*2833*/          /*SwitchType*/ 22, MVT::v4i32,// ->2857
/*2835*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*2837*/            OPC_EmitMergeInputChains1_0,
/*2838*/            OPC_EmitInteger, MVT::i1, 0, 
/*2841*/            OPC_EmitInteger, MVT::i1, 0, 
/*2844*/            OPC_EmitInteger, MVT::i1, 0, 
/*2847*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:v4i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORDX4:v4i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*2857*/          0, // EndSwitchType
/*2858*/        0, /*End of Scope*/
/*2859*/      0, /*End of Scope*/
/*2860*/    /*SwitchOpcode*/ 15|128,11/*1423*/, TARGET_VAL(ISD::STORE),// ->4287
/*2864*/      OPC_RecordMemRef,
/*2865*/      OPC_RecordNode, // #0 = 'SIst_local' chained node
/*2866*/      OPC_Scope, 32, /*->2900*/ // 6 children in Scope
/*2868*/        OPC_CaptureGlueInput,
/*2869*/        OPC_RecordChild1, // #1 = $value
/*2870*/        OPC_CheckChild1Type, MVT::v2i32,
/*2872*/        OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*2873*/        OPC_CheckPredicate, 20, // Predicate_si_st_local
/*2875*/        OPC_CheckPredicate, 21, // Predicate_si_store_local
/*2877*/        OPC_CheckPredicate, 19, // Predicate_si_store_local_align8
/*2879*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2881*/        OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*2884*/        OPC_EmitMergeInputChains1_0,
/*2885*/        OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*2888*/        OPC_EmitInteger, MVT::i1, 0, 
/*2891*/        OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    4/*#Ops*/, 3, 1, 5, 6, 
                // Src: (SIst_local v2i32:v2i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>><<P:Predicate_si_store_local_align8>> - Complexity = 113
                // Dst: (DS_WRITE_B64 ?:i32:$ptr, ?:v2i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*2900*/      /*Scope*/ 94|128,4/*606*/, /*->3508*/
/*2902*/        OPC_RecordChild1, // #1 = $vdata
/*2903*/        OPC_Scope, 6|128,2/*262*/, /*->3168*/ // 5 children in Scope
/*2906*/          OPC_CheckChild1Type, MVT::i32,
/*2908*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*2909*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*2911*/          OPC_Scope, 52, /*->2965*/ // 6 children in Scope
/*2913*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*2915*/            OPC_Scope, 23, /*->2940*/ // 2 children in Scope
/*2917*/              OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*2919*/              OPC_CheckPredicate, 25, // Predicate_truncstorei8_global
/*2921*/              OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2923*/              OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*2926*/              OPC_EmitMergeInputChains1_0,
/*2927*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 28
                      // Dst: (BUFFER_STORE_BYTE_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2940*/            /*Scope*/ 23, /*->2964*/
/*2941*/              OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*2943*/              OPC_CheckPredicate, 25, // Predicate_truncstorei16_global
/*2945*/              OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2947*/              OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*2950*/              OPC_EmitMergeInputChains1_0,
/*2951*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 28
                      // Dst: (BUFFER_STORE_SHORT_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2964*/            0, /*End of Scope*/
/*2965*/          /*Scope*/ 23, /*->2989*/
/*2966*/            OPC_CheckPredicate, 27, // Predicate_store
/*2968*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*2970*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2972*/            OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*2975*/            OPC_EmitMergeInputChains1_0,
/*2976*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORD_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2989*/          /*Scope*/ 50, /*->3040*/
/*2990*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*2992*/            OPC_Scope, 22, /*->3016*/ // 2 children in Scope
/*2994*/              OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*2996*/              OPC_CheckPredicate, 25, // Predicate_truncstorei8_global
/*2998*/              OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3000*/              OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3003*/              OPC_EmitMergeInputChains1_0,
/*3004*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 25
                      // Dst: (BUFFER_STORE_BYTE_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3016*/            /*Scope*/ 22, /*->3039*/
/*3017*/              OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*3019*/              OPC_CheckPredicate, 25, // Predicate_truncstorei16_global
/*3021*/              OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3023*/              OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3026*/              OPC_EmitMergeInputChains1_0,
/*3027*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 25
                      // Dst: (BUFFER_STORE_SHORT_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3039*/            0, /*End of Scope*/
/*3040*/          /*Scope*/ 22, /*->3063*/
/*3041*/            OPC_CheckPredicate, 27, // Predicate_store
/*3043*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3045*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3047*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3050*/            OPC_EmitMergeInputChains1_0,
/*3051*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_DWORD_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3063*/          /*Scope*/ 70, /*->3134*/
/*3064*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*3066*/            OPC_Scope, 32, /*->3100*/ // 2 children in Scope
/*3068*/              OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3070*/              OPC_CheckPredicate, 9, // Predicate_truncstorei8_private
/*3072*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3074*/              OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*3077*/              OPC_EmitMergeInputChains1_0,
/*3078*/              OPC_EmitInteger, MVT::i1, 0, 
/*3081*/              OPC_EmitInteger, MVT::i1, 0, 
/*3084*/              OPC_EmitInteger, MVT::i1, 0, 
/*3087*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_private>> - Complexity = 19
                      // Dst: (BUFFER_STORE_BYTE_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3100*/            /*Scope*/ 32, /*->3133*/
/*3101*/              OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*3103*/              OPC_CheckPredicate, 9, // Predicate_truncstorei16_private
/*3105*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3107*/              OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*3110*/              OPC_EmitMergeInputChains1_0,
/*3111*/              OPC_EmitInteger, MVT::i1, 0, 
/*3114*/              OPC_EmitInteger, MVT::i1, 0, 
/*3117*/              OPC_EmitInteger, MVT::i1, 0, 
/*3120*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_private>> - Complexity = 19
                      // Dst: (BUFFER_STORE_SHORT_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3133*/            0, /*End of Scope*/
/*3134*/          /*Scope*/ 32, /*->3167*/
/*3135*/            OPC_CheckPredicate, 27, // Predicate_store
/*3137*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3139*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3141*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*3144*/            OPC_EmitMergeInputChains1_0,
/*3145*/            OPC_EmitInteger, MVT::i1, 0, 
/*3148*/            OPC_EmitInteger, MVT::i1, 0, 
/*3151*/            OPC_EmitInteger, MVT::i1, 0, 
/*3154*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORD_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3167*/          0, /*End of Scope*/
/*3168*/        /*Scope*/ 82, /*->3251*/
/*3169*/          OPC_CheckChild1Type, MVT::v2i32,
/*3171*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*3172*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3174*/          OPC_CheckPredicate, 27, // Predicate_store
/*3176*/          OPC_Scope, 41, /*->3219*/ // 2 children in Scope
/*3178*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3180*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3182*/            OPC_Scope, 17, /*->3201*/ // 2 children in Scope
/*3184*/              OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*3187*/              OPC_EmitMergeInputChains1_0,
/*3188*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st v2i32:v2i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX2_ADDR64 v2i32:v2i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3201*/            /*Scope*/ 16, /*->3218*/
/*3202*/              OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3205*/              OPC_EmitMergeInputChains1_0,
/*3206*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st v2i32:v2i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                      // Dst: (BUFFER_STORE_DWORDX2_OFFSET v2i32:v2i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3218*/            0, /*End of Scope*/
/*3219*/          /*Scope*/ 30, /*->3250*/
/*3220*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3222*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3224*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*3227*/            OPC_EmitMergeInputChains1_0,
/*3228*/            OPC_EmitInteger, MVT::i1, 0, 
/*3231*/            OPC_EmitInteger, MVT::i1, 0, 
/*3234*/            OPC_EmitInteger, MVT::i1, 0, 
/*3237*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v2i32:v2i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORDX2_OFFEN ?:v2i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3250*/          0, /*End of Scope*/
/*3251*/        /*Scope*/ 48, /*->3300*/
/*3252*/          OPC_CheckChild1Type, MVT::Untyped,
/*3254*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*3255*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3257*/          OPC_CheckPredicate, 27, // Predicate_store
/*3259*/          OPC_CheckPredicate, 25, // Predicate_global_store
/*3261*/          OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3263*/          OPC_Scope, 17, /*->3282*/ // 2 children in Scope
/*3265*/            OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*3268*/            OPC_EmitMergeInputChains1_0,
/*3269*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX3_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st untyped:Untyped:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORDX3_ADDR64 untyped:Untyped:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3282*/          /*Scope*/ 16, /*->3299*/
/*3283*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3286*/            OPC_EmitMergeInputChains1_0,
/*3287*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX3_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st untyped:Untyped:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_DWORDX3_OFFSET untyped:Untyped:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3299*/          0, /*End of Scope*/
/*3300*/        /*Scope*/ 82, /*->3383*/
/*3301*/          OPC_CheckChild1Type, MVT::v4i32,
/*3303*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*3304*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3306*/          OPC_CheckPredicate, 27, // Predicate_store
/*3308*/          OPC_Scope, 41, /*->3351*/ // 2 children in Scope
/*3310*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3312*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3314*/            OPC_Scope, 17, /*->3333*/ // 2 children in Scope
/*3316*/              OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*3319*/              OPC_EmitMergeInputChains1_0,
/*3320*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st v4i32:v4i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX4_ADDR64 v4i32:v4i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3333*/            /*Scope*/ 16, /*->3350*/
/*3334*/              OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3337*/              OPC_EmitMergeInputChains1_0,
/*3338*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st v4i32:v4i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                      // Dst: (BUFFER_STORE_DWORDX4_OFFSET v4i32:v4i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3350*/            0, /*End of Scope*/
/*3351*/          /*Scope*/ 30, /*->3382*/
/*3352*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3354*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3356*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*3359*/            OPC_EmitMergeInputChains1_0,
/*3360*/            OPC_EmitInteger, MVT::i1, 0, 
/*3363*/            OPC_EmitInteger, MVT::i1, 0, 
/*3366*/            OPC_EmitInteger, MVT::i1, 0, 
/*3369*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v4i32:v4i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORDX4_OFFEN ?:v4i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3382*/          0, /*End of Scope*/
/*3383*/        /*Scope*/ 123, /*->3507*/
/*3384*/          OPC_CheckChild1Type, MVT::i16,
/*3386*/          OPC_RecordChild2, // #2 = $MUBUFOffset:srsrc:soffset:offset:glc:slc:tfe
/*3387*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3389*/          OPC_Scope, 24, /*->3415*/ // 4 children in Scope
/*3391*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*3393*/            OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3395*/            OPC_CheckPredicate, 25, // Predicate_truncstorei8_global
/*3397*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3399*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3402*/            OPC_EmitMergeInputChains1_0,
/*3403*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i16:i16:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 25
                    // Dst: (BUFFER_STORE_BYTE_OFFSET ?:i16:$vdata, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*3415*/          /*Scope*/ 22, /*->3438*/
/*3416*/            OPC_CheckPredicate, 27, // Predicate_store
/*3418*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3420*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3422*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3425*/            OPC_EmitMergeInputChains1_0,
/*3426*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i16:i16:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_SHORT_OFFSET ?:i16:$vdata, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*3438*/          /*Scope*/ 34, /*->3473*/
/*3439*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*3441*/            OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3443*/            OPC_CheckPredicate, 9, // Predicate_truncstorei8_private
/*3445*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3447*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*3450*/            OPC_EmitMergeInputChains1_0,
/*3451*/            OPC_EmitInteger, MVT::i1, 0, 
/*3454*/            OPC_EmitInteger, MVT::i1, 0, 
/*3457*/            OPC_EmitInteger, MVT::i1, 0, 
/*3460*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i16:i16:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_BYTE_OFFEN ?:i16:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3473*/          /*Scope*/ 32, /*->3506*/
/*3474*/            OPC_CheckPredicate, 27, // Predicate_store
/*3476*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3478*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3480*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*3483*/            OPC_EmitMergeInputChains1_0,
/*3484*/            OPC_EmitInteger, MVT::i1, 0, 
/*3487*/            OPC_EmitInteger, MVT::i1, 0, 
/*3490*/            OPC_EmitInteger, MVT::i1, 0, 
/*3493*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i16:i16:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_SHORT_OFFEN ?:i16:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3506*/          0, /*End of Scope*/
/*3507*/        0, /*End of Scope*/
/*3508*/      /*Scope*/ 51, /*->3560*/
/*3509*/        OPC_CaptureGlueInput,
/*3510*/        OPC_RecordChild1, // #1 = $value
/*3511*/        OPC_CheckChild1Type, MVT::v2i32,
/*3513*/        OPC_RecordChild2, // #2 = $DS64Bit4ByteAligned:ptr:offset0:offset1
/*3514*/        OPC_CheckPredicate, 20, // Predicate_si_st_local
/*3516*/        OPC_CheckPredicate, 21, // Predicate_si_store_local
/*3518*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3520*/        OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectDS64Bit4ByteAligned:$ #3 #4 #5
/*3523*/        OPC_EmitMergeInputChains1_0,
/*3524*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*3527*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 1, 6,  // Results = #7
/*3535*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*3538*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 1, 8,  // Results = #9
/*3546*/        OPC_EmitInteger, MVT::i1, 0, 
/*3549*/        OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE2_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    6/*#Ops*/, 3, 7, 9, 4, 5, 10, 
                // Src: (SIst_local v2i32:v2i32:$value, (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 16
                // Dst: (DS_WRITE2_B32 ?:i32:$ptr, (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub0:i32), (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub1:i32), ?:i8:$offset0, ?:i8:$offset1, 0:i1)
/*3560*/      /*Scope*/ 28, /*->3589*/
/*3561*/        OPC_RecordChild1, // #1 = $val
/*3562*/        OPC_CheckChild1Type, MVT::i32,
/*3564*/        OPC_RecordChild2, // #2 = $addr
/*3565*/        OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3567*/        OPC_CheckPredicate, 27, // Predicate_store
/*3569*/        OPC_CheckPredicate, 9, // Predicate_store_private
/*3571*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*3573*/        OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectADDRIndirect:$addr #3 #4
/*3576*/        OPC_EmitMergeInputChains1_0,
/*3577*/        OPC_EmitInteger, MVT::i32, 0, 
/*3580*/        OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_RegisterStore), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 1, 3, 4, 5, 
                // Src: (st i32:i32:$val, ADDRIndirect:iPTR:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 13
                // Dst: (R600_RegisterStore i32:i32:$val, FRAMEri:iPTR:$addr, 0:i32)
/*3589*/      /*Scope*/ 19|128,1/*147*/, /*->3738*/
/*3591*/        OPC_CaptureGlueInput,
/*3592*/        OPC_RecordChild1, // #1 = $value
/*3593*/        OPC_Scope, 84, /*->3679*/ // 2 children in Scope
/*3595*/          OPC_CheckChild1Type, MVT::i32,
/*3597*/          OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*3598*/          OPC_CheckPredicate, 20, // Predicate_si_st_local
/*3600*/          OPC_Scope, 52, /*->3654*/ // 2 children in Scope
/*3602*/            OPC_CheckPredicate, 23, // Predicate_si_truncstore_local
/*3604*/            OPC_Scope, 23, /*->3629*/ // 2 children in Scope
/*3606*/              OPC_CheckPredicate, 24, // Predicate_si_truncstore_local_i8
/*3608*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3610*/              OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*3613*/              OPC_EmitMergeInputChains1_0,
/*3614*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3617*/              OPC_EmitInteger, MVT::i1, 0, 
/*3620*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                          4/*#Ops*/, 3, 1, 5, 6, 
                      // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i8>> - Complexity = 13
                      // Dst: (DS_WRITE_B8 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3629*/            /*Scope*/ 23, /*->3653*/
/*3630*/              OPC_CheckPredicate, 26, // Predicate_si_truncstore_local_i16
/*3632*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3634*/              OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*3637*/              OPC_EmitMergeInputChains1_0,
/*3638*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3641*/              OPC_EmitInteger, MVT::i1, 0, 
/*3644*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                          4/*#Ops*/, 3, 1, 5, 6, 
                      // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i16>> - Complexity = 13
                      // Dst: (DS_WRITE_B16 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3653*/            0, /*End of Scope*/
/*3654*/          /*Scope*/ 23, /*->3678*/
/*3655*/            OPC_CheckPredicate, 21, // Predicate_si_store_local
/*3657*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3659*/            OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*3662*/            OPC_EmitMergeInputChains1_0,
/*3663*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3666*/            OPC_EmitInteger, MVT::i1, 0, 
/*3669*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        4/*#Ops*/, 3, 1, 5, 6, 
                    // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 13
                    // Dst: (DS_WRITE_B32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3678*/          0, /*End of Scope*/
/*3679*/        /*Scope*/ 57, /*->3737*/
/*3680*/          OPC_CheckChild1Type, MVT::i16,
/*3682*/          OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*3683*/          OPC_CheckPredicate, 20, // Predicate_si_st_local
/*3685*/          OPC_Scope, 25, /*->3712*/ // 2 children in Scope
/*3687*/            OPC_CheckPredicate, 23, // Predicate_si_truncstore_local
/*3689*/            OPC_CheckPredicate, 24, // Predicate_si_truncstore_local_i8
/*3691*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3693*/            OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*3696*/            OPC_EmitMergeInputChains1_0,
/*3697*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3700*/            OPC_EmitInteger, MVT::i1, 0, 
/*3703*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        4/*#Ops*/, 3, 1, 5, 6, 
                    // Src: (SIst_local i16:i16:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i8>> - Complexity = 13
                    // Dst: (DS_WRITE_B8 ?:i32:$ptr, ?:i16:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3712*/          /*Scope*/ 23, /*->3736*/
/*3713*/            OPC_CheckPredicate, 21, // Predicate_si_store_local
/*3715*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3717*/            OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*3720*/            OPC_EmitMergeInputChains1_0,
/*3721*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3724*/            OPC_EmitInteger, MVT::i1, 0, 
/*3727*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        4/*#Ops*/, 3, 1, 5, 6, 
                    // Src: (SIst_local i16:i16:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 13
                    // Dst: (DS_WRITE_B16 ?:i32:$ptr, ?:i16:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3736*/          0, /*End of Scope*/
/*3737*/        0, /*End of Scope*/
/*3738*/      /*Scope*/ 34|128,4/*546*/, /*->4286*/
/*3740*/        OPC_RecordChild1, // #1 = $src1
/*3741*/        OPC_Scope, 71|128,2/*327*/, /*->4071*/ // 4 children in Scope
/*3744*/          OPC_CheckChild1Type, MVT::i32,
/*3746*/          OPC_RecordChild2, // #2 = $src0
/*3747*/          OPC_Scope, 99|128,1/*227*/, /*->3977*/ // 2 children in Scope
/*3750*/            OPC_CheckChild2Type, MVT::i32,
/*3752*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3754*/            OPC_Scope, 60, /*->3816*/ // 3 children in Scope
/*3756*/              OPC_CheckPredicate, 27, // Predicate_store
/*3758*/              OPC_CheckPredicate, 18, // Predicate_local_store
/*3760*/              OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3762*/              OPC_EmitMergeInputChains1_0,
/*3763*/              OPC_EmitInteger, MVT::i32, 0, 
/*3766*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3778*/              OPC_EmitInteger, MVT::i32, 0, 
/*3781*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3793*/              OPC_EmitInteger, MVT::i32, 1, 
/*3796*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*3799*/              OPC_EmitInteger, MVT::i32, 0, 
/*3802*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::LDS_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                          9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                      // Src: (st R600_Reg32:i32:$src1, R600_Reg32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>> - Complexity = 4
                      // Dst: (LDS_WRITE R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*3816*/            /*Scope*/ 126, /*->3943*/
/*3817*/              OPC_CheckPredicate, 23, // Predicate_truncstore
/*3819*/              OPC_Scope, 60, /*->3881*/ // 2 children in Scope
/*3821*/                OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3823*/                OPC_CheckPredicate, 18, // Predicate_truncstorei8_local
/*3825*/                OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3827*/                OPC_EmitMergeInputChains1_0,
/*3828*/                OPC_EmitInteger, MVT::i32, 0, 
/*3831*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3843*/                OPC_EmitInteger, MVT::i32, 0, 
/*3846*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3858*/                OPC_EmitInteger, MVT::i32, 1, 
/*3861*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*3864*/                OPC_EmitInteger, MVT::i32, 0, 
/*3867*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::LDS_BYTE_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                            9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                        // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_local>> - Complexity = 4
                        // Dst: (LDS_BYTE_WRITE i32:i32:$src0, i32:i32:$src1)
/*3881*/              /*Scope*/ 60, /*->3942*/
/*3882*/                OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*3884*/                OPC_CheckPredicate, 18, // Predicate_truncstorei16_local
/*3886*/                OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3888*/                OPC_EmitMergeInputChains1_0,
/*3889*/                OPC_EmitInteger, MVT::i32, 0, 
/*3892*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3904*/                OPC_EmitInteger, MVT::i32, 0, 
/*3907*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3919*/                OPC_EmitInteger, MVT::i32, 1, 
/*3922*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*3925*/                OPC_EmitInteger, MVT::i32, 0, 
/*3928*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::LDS_SHORT_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                            9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                        // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_local>> - Complexity = 4
                        // Dst: (LDS_SHORT_WRITE i32:i32:$src0, i32:i32:$src1)
/*3942*/              0, /*End of Scope*/
/*3943*/            /*Scope*/ 32, /*->3976*/
/*3944*/              OPC_CheckPredicate, 27, // Predicate_store
/*3946*/              OPC_CheckPredicate, 25, // Predicate_global_store
/*3948*/              OPC_Scope, 10, /*->3960*/ // 2 children in Scope
/*3950*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*3952*/                OPC_EmitMergeInputChains1_0,
/*3953*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_DWORD32), 0|OPFL_Chain|OPFL_MemRefs,
                            2/*#Ops*/, 1, 2, 
                        // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                        // Dst: (RAT_STORE_DWORD32 i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*3960*/              /*Scope*/ 14, /*->3975*/
/*3961*/                OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3963*/                OPC_EmitMergeInputChains1_0,
/*3964*/                OPC_EmitInteger, MVT::i32, 0, 
/*3967*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            3/*#Ops*/, 1, 2, 3, 
                        // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                        // Dst: (RAT_WRITE_CACHELESS_32_eg i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*3975*/              0, /*End of Scope*/
/*3976*/            0, /*End of Scope*/
/*3977*/          /*Scope*/ 92, /*->4070*/
/*3978*/            OPC_CheckChild2Type, MVT::i64,
/*3980*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3982*/            OPC_Scope, 58, /*->4042*/ // 2 children in Scope
/*3984*/              OPC_CheckPredicate, 23, // Predicate_truncstore
/*3986*/              OPC_Scope, 26, /*->4014*/ // 2 children in Scope
/*3988*/                OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3990*/                OPC_CheckPredicate, 28, // Predicate_flat_truncstorei8
/*3992*/                OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*3994*/                OPC_EmitMergeInputChains1_0,
/*3995*/                OPC_EmitInteger, MVT::i1, 0, 
/*3998*/                OPC_EmitInteger, MVT::i1, 0, 
/*4001*/                OPC_EmitInteger, MVT::i1, 0, 
/*4004*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_BYTE), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 2, 1, 3, 4, 5, 
                        // Src: (st i32:i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_flat_truncstorei8>> - Complexity = 4
                        // Dst: (FLAT_STORE_BYTE ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1, 0:i1)
/*4014*/              /*Scope*/ 26, /*->4041*/
/*4015*/                OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*4017*/                OPC_CheckPredicate, 28, // Predicate_flat_truncstorei16
/*4019*/                OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*4021*/                OPC_EmitMergeInputChains1_0,
/*4022*/                OPC_EmitInteger, MVT::i1, 0, 
/*4025*/                OPC_EmitInteger, MVT::i1, 0, 
/*4028*/                OPC_EmitInteger, MVT::i1, 0, 
/*4031*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_SHORT), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 2, 1, 3, 4, 5, 
                        // Src: (st i32:i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_flat_truncstorei16>> - Complexity = 4
                        // Dst: (FLAT_STORE_SHORT ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1, 0:i1)
/*4041*/              0, /*End of Scope*/
/*4042*/            /*Scope*/ 26, /*->4069*/
/*4043*/              OPC_CheckPredicate, 27, // Predicate_store
/*4045*/              OPC_CheckPredicate, 28, // Predicate_flat_store
/*4047*/              OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*4049*/              OPC_EmitMergeInputChains1_0,
/*4050*/              OPC_EmitInteger, MVT::i1, 0, 
/*4053*/              OPC_EmitInteger, MVT::i1, 0, 
/*4056*/              OPC_EmitInteger, MVT::i1, 0, 
/*4059*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 2, 1, 3, 4, 5, 
                      // Src: (st i32:i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                      // Dst: (FLAT_STORE_DWORD ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1, 0:i1)
/*4069*/            0, /*End of Scope*/
/*4070*/          0, /*End of Scope*/
/*4071*/        /*Scope*/ 73, /*->4145*/
/*4072*/          OPC_CheckChild1Type, MVT::v2i32,
/*4074*/          OPC_RecordChild2, // #2 = $index_gpr
/*4075*/          OPC_Scope, 36, /*->4113*/ // 2 children in Scope
/*4077*/            OPC_CheckChild2Type, MVT::i32,
/*4079*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4081*/            OPC_CheckPredicate, 27, // Predicate_store
/*4083*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*4085*/            OPC_Scope, 10, /*->4097*/ // 2 children in Scope
/*4087*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*4089*/              OPC_EmitMergeInputChains1_0,
/*4090*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_DWORD64), 0|OPFL_Chain|OPFL_MemRefs,
                          2/*#Ops*/, 1, 2, 
                      // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_STORE_DWORD64 v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*4097*/            /*Scope*/ 14, /*->4112*/
/*4098*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4100*/              OPC_EmitMergeInputChains1_0,
/*4101*/              OPC_EmitInteger, MVT::i32, 0, 
/*4104*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          3/*#Ops*/, 1, 2, 3, 
                      // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_WRITE_CACHELESS_64_eg v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*4112*/            0, /*End of Scope*/
/*4113*/          /*Scope*/ 30, /*->4144*/
/*4114*/            OPC_CheckChild2Type, MVT::i64,
/*4116*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4118*/            OPC_CheckPredicate, 27, // Predicate_store
/*4120*/            OPC_CheckPredicate, 28, // Predicate_flat_store
/*4122*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*4124*/            OPC_EmitMergeInputChains1_0,
/*4125*/            OPC_EmitInteger, MVT::i1, 0, 
/*4128*/            OPC_EmitInteger, MVT::i1, 0, 
/*4131*/            OPC_EmitInteger, MVT::i1, 0, 
/*4134*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 2, 1, 3, 4, 5, 
                    // Src: (st v2i32:v2i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                    // Dst: (FLAT_STORE_DWORDX2 ?:i64:$addr, ?:v2i32:$data, 0:i1, 0:i1, 0:i1)
/*4144*/          0, /*End of Scope*/
/*4145*/        /*Scope*/ 73, /*->4219*/
/*4146*/          OPC_CheckChild1Type, MVT::v4i32,
/*4148*/          OPC_RecordChild2, // #2 = $index_gpr
/*4149*/          OPC_Scope, 36, /*->4187*/ // 2 children in Scope
/*4151*/            OPC_CheckChild2Type, MVT::i32,
/*4153*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4155*/            OPC_CheckPredicate, 27, // Predicate_store
/*4157*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*4159*/            OPC_Scope, 10, /*->4171*/ // 2 children in Scope
/*4161*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*4163*/              OPC_EmitMergeInputChains1_0,
/*4164*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_DWORD128), 0|OPFL_Chain|OPFL_MemRefs,
                          2/*#Ops*/, 1, 2, 
                      // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_STORE_DWORD128 v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*4171*/            /*Scope*/ 14, /*->4186*/
/*4172*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4174*/              OPC_EmitMergeInputChains1_0,
/*4175*/              OPC_EmitInteger, MVT::i32, 0, 
/*4178*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          3/*#Ops*/, 1, 2, 3, 
                      // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_WRITE_CACHELESS_128_eg v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*4186*/            0, /*End of Scope*/
/*4187*/          /*Scope*/ 30, /*->4218*/
/*4188*/            OPC_CheckChild2Type, MVT::i64,
/*4190*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4192*/            OPC_CheckPredicate, 27, // Predicate_store
/*4194*/            OPC_CheckPredicate, 28, // Predicate_flat_store
/*4196*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*4198*/            OPC_EmitMergeInputChains1_0,
/*4199*/            OPC_EmitInteger, MVT::i1, 0, 
/*4202*/            OPC_EmitInteger, MVT::i1, 0, 
/*4205*/            OPC_EmitInteger, MVT::i1, 0, 
/*4208*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 2, 1, 3, 4, 5, 
                    // Src: (st v4i32:v4i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                    // Dst: (FLAT_STORE_DWORDX4 ?:i64:$addr, ?:v4i32:$data, 0:i1, 0:i1, 0:i1)
/*4218*/          0, /*End of Scope*/
/*4219*/        /*Scope*/ 65, /*->4285*/
/*4220*/          OPC_CheckChild1Type, MVT::i16,
/*4222*/          OPC_RecordChild2, // #2 = $addr
/*4223*/          OPC_CheckChild2Type, MVT::i64,
/*4225*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4227*/          OPC_Scope, 28, /*->4257*/ // 2 children in Scope
/*4229*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*4231*/            OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*4233*/            OPC_CheckPredicate, 28, // Predicate_flat_truncstorei8
/*4235*/            OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4237*/            OPC_EmitMergeInputChains1_0,
/*4238*/            OPC_EmitInteger, MVT::i1, 0, 
/*4241*/            OPC_EmitInteger, MVT::i1, 0, 
/*4244*/            OPC_EmitInteger, MVT::i1, 0, 
/*4247*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_BYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 2, 1, 3, 4, 5, 
                    // Src: (st i16:i16:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_flat_truncstorei8>> - Complexity = 4
                    // Dst: (FLAT_STORE_BYTE ?:i64:$addr, ?:i16:$data, 0:i1, 0:i1, 0:i1)
/*4257*/          /*Scope*/ 26, /*->4284*/
/*4258*/            OPC_CheckPredicate, 27, // Predicate_store
/*4260*/            OPC_CheckPredicate, 28, // Predicate_flat_store
/*4262*/            OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4264*/            OPC_EmitMergeInputChains1_0,
/*4265*/            OPC_EmitInteger, MVT::i1, 0, 
/*4268*/            OPC_EmitInteger, MVT::i1, 0, 
/*4271*/            OPC_EmitInteger, MVT::i1, 0, 
/*4274*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_SHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 2, 1, 3, 4, 5, 
                    // Src: (st i16:i16:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                    // Dst: (FLAT_STORE_SHORT ?:i64:$addr, ?:i16:$data, 0:i1, 0:i1, 0:i1)
/*4284*/          0, /*End of Scope*/
/*4285*/        0, /*End of Scope*/
/*4286*/      0, /*End of Scope*/
/*4287*/    /*SwitchOpcode*/ 21|128,70|128,3/*58133*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->62425
/*4292*/      OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*4293*/      OPC_Scope, 53|128,5/*693*/, /*->4989*/ // 98 children in Scope
/*4296*/        OPC_CheckChild1Integer, 55|128,47/*6071*/, 
/*4299*/        OPC_RecordChild2, // #1 = $rsrc
/*4300*/        OPC_CheckChild2Type, MVT::v4i32,
/*4302*/        OPC_Scope, 72, /*->4376*/ // 4 children in Scope
/*4304*/          OPC_MoveChild3,
/*4305*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4308*/          OPC_CheckType, MVT::i32,
/*4310*/          OPC_MoveParent,
/*4311*/          OPC_RecordChild4, // #2 = $soffset
/*4312*/          OPC_RecordChild5, // #3 = $offset
/*4313*/          OPC_MoveChild5,
/*4314*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4317*/          OPC_MoveParent,
/*4318*/          OPC_MoveChild6,
/*4319*/          OPC_CheckInteger, 0, 
/*4321*/          OPC_MoveParent,
/*4322*/          OPC_MoveChild7,
/*4323*/          OPC_CheckInteger, 0, 
/*4325*/          OPC_MoveParent,
/*4326*/          OPC_MoveChild, 8,
/*4328*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4331*/          OPC_RecordNode, // #4 = $glc
/*4332*/          OPC_MoveParent,
/*4333*/          OPC_MoveChild, 9,
/*4335*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4338*/          OPC_RecordNode, // #5 = $slc
/*4339*/          OPC_MoveParent,
/*4340*/          OPC_MoveChild, 10,
/*4342*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4345*/          OPC_RecordNode, // #6 = $tfe
/*4346*/          OPC_MoveParent,
/*4347*/          OPC_CheckType, MVT::i32,
/*4349*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4351*/          OPC_EmitMergeInputChains1_0,
/*4352*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*4355*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*4358*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4361*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4364*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain,
                      MVT::i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 6071:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4376*/        /*Scope*/ 76|128,1/*204*/, /*->4582*/
/*4378*/          OPC_RecordChild3, // #2 = $vaddr
/*4379*/          OPC_Scope, 2|128,1/*130*/, /*->4512*/ // 2 children in Scope
/*4382*/            OPC_CheckChild3Type, MVT::i32,
/*4384*/            OPC_RecordChild4, // #3 = $soffset
/*4385*/            OPC_RecordChild5, // #4 = $offset
/*4386*/            OPC_MoveChild5,
/*4387*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4390*/            OPC_MoveParent,
/*4391*/            OPC_MoveChild6,
/*4392*/            OPC_Scope, 58, /*->4452*/ // 2 children in Scope
/*4394*/              OPC_CheckInteger, 1, 
/*4396*/              OPC_MoveParent,
/*4397*/              OPC_MoveChild7,
/*4398*/              OPC_CheckInteger, 0, 
/*4400*/              OPC_MoveParent,
/*4401*/              OPC_MoveChild, 8,
/*4403*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4406*/              OPC_RecordNode, // #5 = $glc
/*4407*/              OPC_MoveParent,
/*4408*/              OPC_MoveChild, 9,
/*4410*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4413*/              OPC_RecordNode, // #6 = $slc
/*4414*/              OPC_MoveParent,
/*4415*/              OPC_MoveChild, 10,
/*4417*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4420*/              OPC_RecordNode, // #7 = $tfe
/*4421*/              OPC_MoveParent,
/*4422*/              OPC_CheckType, MVT::i32,
/*4424*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4426*/              OPC_EmitMergeInputChains1_0,
/*4427*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4430*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4433*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4436*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4439*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain,
                          MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 6071:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4452*/            /*Scope*/ 58, /*->4511*/
/*4453*/              OPC_CheckInteger, 0, 
/*4455*/              OPC_MoveParent,
/*4456*/              OPC_MoveChild7,
/*4457*/              OPC_CheckInteger, 1, 
/*4459*/              OPC_MoveParent,
/*4460*/              OPC_MoveChild, 8,
/*4462*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4465*/              OPC_RecordNode, // #5 = $glc
/*4466*/              OPC_MoveParent,
/*4467*/              OPC_MoveChild, 9,
/*4469*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4472*/              OPC_RecordNode, // #6 = $slc
/*4473*/              OPC_MoveParent,
/*4474*/              OPC_MoveChild, 10,
/*4476*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4479*/              OPC_RecordNode, // #7 = $tfe
/*4480*/              OPC_MoveParent,
/*4481*/              OPC_CheckType, MVT::i32,
/*4483*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4485*/              OPC_EmitMergeInputChains1_0,
/*4486*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4489*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4492*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4495*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4498*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_IDXEN), 0|OPFL_Chain,
                          MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 6071:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_IDXEN:i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4511*/            0, /*End of Scope*/
/*4512*/          /*Scope*/ 68, /*->4581*/
/*4513*/            OPC_CheckChild3Type, MVT::v2i32,
/*4515*/            OPC_RecordChild4, // #3 = $soffset
/*4516*/            OPC_RecordChild5, // #4 = $offset
/*4517*/            OPC_MoveChild5,
/*4518*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4521*/            OPC_MoveParent,
/*4522*/            OPC_MoveChild6,
/*4523*/            OPC_CheckInteger, 1, 
/*4525*/            OPC_MoveParent,
/*4526*/            OPC_MoveChild7,
/*4527*/            OPC_CheckInteger, 1, 
/*4529*/            OPC_MoveParent,
/*4530*/            OPC_MoveChild, 8,
/*4532*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4535*/            OPC_RecordNode, // #5 = $glc
/*4536*/            OPC_MoveParent,
/*4537*/            OPC_MoveChild, 9,
/*4539*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4542*/            OPC_RecordNode, // #6 = $slc
/*4543*/            OPC_MoveParent,
/*4544*/            OPC_MoveChild, 10,
/*4546*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4549*/            OPC_RecordNode, // #7 = $tfe
/*4550*/            OPC_MoveParent,
/*4551*/            OPC_CheckType, MVT::i32,
/*4553*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4555*/            OPC_EmitMergeInputChains1_0,
/*4556*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4559*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4562*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4565*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4568*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                    // Src: (intrinsic_w_chain:i32 6071:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                    // Dst: (BUFFER_LOAD_DWORD_BOTHEN:i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4581*/          0, /*End of Scope*/
/*4582*/        /*Scope*/ 103, /*->4686*/
/*4583*/          OPC_MoveChild3,
/*4584*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4587*/          OPC_CheckType, MVT::i32,
/*4589*/          OPC_MoveParent,
/*4590*/          OPC_RecordChild4, // #2 = $soffset
/*4591*/          OPC_RecordChild5, // #3 = $offset
/*4592*/          OPC_MoveChild5,
/*4593*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4596*/          OPC_MoveParent,
/*4597*/          OPC_MoveChild6,
/*4598*/          OPC_CheckInteger, 0, 
/*4600*/          OPC_MoveParent,
/*4601*/          OPC_MoveChild7,
/*4602*/          OPC_CheckInteger, 0, 
/*4604*/          OPC_MoveParent,
/*4605*/          OPC_MoveChild, 8,
/*4607*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4610*/          OPC_RecordNode, // #4 = $glc
/*4611*/          OPC_MoveParent,
/*4612*/          OPC_MoveChild, 9,
/*4614*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4617*/          OPC_RecordNode, // #5 = $slc
/*4618*/          OPC_MoveParent,
/*4619*/          OPC_MoveChild, 10,
/*4621*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4624*/          OPC_RecordNode, // #6 = $tfe
/*4625*/          OPC_MoveParent,
/*4626*/          OPC_SwitchType /*2 cases */, 27, MVT::v2i32,// ->4656
/*4629*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4631*/            OPC_EmitMergeInputChains1_0,
/*4632*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*4635*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*4638*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4641*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4644*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain,
                        MVT::v2i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v2i32 6071:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4656*/          /*SwitchType*/ 27, MVT::v4i32,// ->4685
/*4658*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4660*/            OPC_EmitMergeInputChains1_0,
/*4661*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*4664*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*4667*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4670*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4673*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain,
                        MVT::v4i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v4i32 6071:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4685*/          0, // EndSwitchType
/*4686*/        /*Scope*/ 44|128,2/*300*/, /*->4988*/
/*4688*/          OPC_RecordChild3, // #2 = $vaddr
/*4689*/          OPC_Scope, 66|128,1/*194*/, /*->4886*/ // 2 children in Scope
/*4692*/            OPC_CheckChild3Type, MVT::i32,
/*4694*/            OPC_RecordChild4, // #3 = $soffset
/*4695*/            OPC_RecordChild5, // #4 = $offset
/*4696*/            OPC_MoveChild5,
/*4697*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4700*/            OPC_MoveParent,
/*4701*/            OPC_MoveChild6,
/*4702*/            OPC_Scope, 90, /*->4794*/ // 2 children in Scope
/*4704*/              OPC_CheckInteger, 1, 
/*4706*/              OPC_MoveParent,
/*4707*/              OPC_MoveChild7,
/*4708*/              OPC_CheckInteger, 0, 
/*4710*/              OPC_MoveParent,
/*4711*/              OPC_MoveChild, 8,
/*4713*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4716*/              OPC_RecordNode, // #5 = $glc
/*4717*/              OPC_MoveParent,
/*4718*/              OPC_MoveChild, 9,
/*4720*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4723*/              OPC_RecordNode, // #6 = $slc
/*4724*/              OPC_MoveParent,
/*4725*/              OPC_MoveChild, 10,
/*4727*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4730*/              OPC_RecordNode, // #7 = $tfe
/*4731*/              OPC_MoveParent,
/*4732*/              OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->4763
/*4735*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4737*/                OPC_EmitMergeInputChains1_0,
/*4738*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4741*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4744*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4747*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4750*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain,
                            MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 6071:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4763*/              /*SwitchType*/ 28, MVT::v4i32,// ->4793
/*4765*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4767*/                OPC_EmitMergeInputChains1_0,
/*4768*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4771*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4774*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4777*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4780*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain,
                            MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 6071:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4793*/              0, // EndSwitchType
/*4794*/            /*Scope*/ 90, /*->4885*/
/*4795*/              OPC_CheckInteger, 0, 
/*4797*/              OPC_MoveParent,
/*4798*/              OPC_MoveChild7,
/*4799*/              OPC_CheckInteger, 1, 
/*4801*/              OPC_MoveParent,
/*4802*/              OPC_MoveChild, 8,
/*4804*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4807*/              OPC_RecordNode, // #5 = $glc
/*4808*/              OPC_MoveParent,
/*4809*/              OPC_MoveChild, 9,
/*4811*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4814*/              OPC_RecordNode, // #6 = $slc
/*4815*/              OPC_MoveParent,
/*4816*/              OPC_MoveChild, 10,
/*4818*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4821*/              OPC_RecordNode, // #7 = $tfe
/*4822*/              OPC_MoveParent,
/*4823*/              OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->4854
/*4826*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4828*/                OPC_EmitMergeInputChains1_0,
/*4829*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4832*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4835*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4838*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4841*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN), 0|OPFL_Chain,
                            MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 6071:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_IDXEN:v2i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4854*/              /*SwitchType*/ 28, MVT::v4i32,// ->4884
/*4856*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4858*/                OPC_EmitMergeInputChains1_0,
/*4859*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4862*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4865*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4868*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4871*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN), 0|OPFL_Chain,
                            MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 6071:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_IDXEN:v4i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4884*/              0, // EndSwitchType
/*4885*/            0, /*End of Scope*/
/*4886*/          /*Scope*/ 100, /*->4987*/
/*4887*/            OPC_CheckChild3Type, MVT::v2i32,
/*4889*/            OPC_RecordChild4, // #3 = $soffset
/*4890*/            OPC_RecordChild5, // #4 = $offset
/*4891*/            OPC_MoveChild5,
/*4892*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4895*/            OPC_MoveParent,
/*4896*/            OPC_MoveChild6,
/*4897*/            OPC_CheckInteger, 1, 
/*4899*/            OPC_MoveParent,
/*4900*/            OPC_MoveChild7,
/*4901*/            OPC_CheckInteger, 1, 
/*4903*/            OPC_MoveParent,
/*4904*/            OPC_MoveChild, 8,
/*4906*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4909*/            OPC_RecordNode, // #5 = $glc
/*4910*/            OPC_MoveParent,
/*4911*/            OPC_MoveChild, 9,
/*4913*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4916*/            OPC_RecordNode, // #6 = $slc
/*4917*/            OPC_MoveParent,
/*4918*/            OPC_MoveChild, 10,
/*4920*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4923*/            OPC_RecordNode, // #7 = $tfe
/*4924*/            OPC_MoveParent,
/*4925*/            OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->4956
/*4928*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4930*/              OPC_EmitMergeInputChains1_0,
/*4931*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4934*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4937*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4940*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4943*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN), 0|OPFL_Chain,
                          MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v2i32 6071:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX2_BOTHEN:v2i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4956*/            /*SwitchType*/ 28, MVT::v4i32,// ->4986
/*4958*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4960*/              OPC_EmitMergeInputChains1_0,
/*4961*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4964*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4967*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4970*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4973*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN), 0|OPFL_Chain,
                          MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v4i32 6071:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX4_BOTHEN:v4i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4986*/            0, // EndSwitchType
/*4987*/          0, /*End of Scope*/
/*4988*/        0, /*End of Scope*/
/*4989*/      /*Scope*/ 17|128,1/*145*/, /*->5136*/
/*4991*/        OPC_CheckChild1Integer, 84|128,2/*340*/, 
/*4994*/        OPC_RecordChild2, // #1 = $vdata_in
/*4995*/        OPC_RecordChild3, // #2 = $rsrc
/*4996*/        OPC_Scope, 58, /*->5056*/ // 2 children in Scope
/*4998*/          OPC_CheckChild4Integer, 0, 
/*5000*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5001*/          OPC_RecordChild6, // #4 = $slc
/*5002*/          OPC_MoveChild6,
/*5003*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5006*/          OPC_MoveParent,
/*5007*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5009*/          OPC_Scope, 22, /*->5033*/ // 2 children in Scope
/*5011*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5014*/            OPC_EmitMergeInputChains1_0,
/*5015*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5018*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5021*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 340:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5033*/          /*Scope*/ 21, /*->5055*/
/*5034*/            OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5037*/            OPC_EmitMergeInputChains1_0,
/*5038*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5041*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5044*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 340:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5055*/          0, /*End of Scope*/
/*5056*/        /*Scope*/ 78, /*->5135*/
/*5057*/          OPC_RecordChild4, // #3 = $vindex
/*5058*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5059*/          OPC_RecordChild6, // #5 = $slc
/*5060*/          OPC_MoveChild6,
/*5061*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5064*/          OPC_MoveParent,
/*5065*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5067*/          OPC_Scope, 42, /*->5111*/ // 2 children in Scope
/*5069*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5072*/            OPC_EmitMergeInputChains1_0,
/*5073*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5076*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5079*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5082*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5093*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5096*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5099*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 340:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5111*/          /*Scope*/ 22, /*->5134*/
/*5112*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5115*/            OPC_EmitMergeInputChains1_0,
/*5116*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5119*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5122*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 340:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5134*/          0, /*End of Scope*/
/*5135*/        0, /*End of Scope*/
/*5136*/      /*Scope*/ 17|128,1/*145*/, /*->5283*/
/*5138*/        OPC_CheckChild1Integer, 77|128,2/*333*/, 
/*5141*/        OPC_RecordChild2, // #1 = $vdata_in
/*5142*/        OPC_RecordChild3, // #2 = $rsrc
/*5143*/        OPC_Scope, 58, /*->5203*/ // 2 children in Scope
/*5145*/          OPC_CheckChild4Integer, 0, 
/*5147*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5148*/          OPC_RecordChild6, // #4 = $slc
/*5149*/          OPC_MoveChild6,
/*5150*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5153*/          OPC_MoveParent,
/*5154*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5156*/          OPC_Scope, 22, /*->5180*/ // 2 children in Scope
/*5158*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5161*/            OPC_EmitMergeInputChains1_0,
/*5162*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5165*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5168*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 333:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5180*/          /*Scope*/ 21, /*->5202*/
/*5181*/            OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5184*/            OPC_EmitMergeInputChains1_0,
/*5185*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5188*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5191*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 333:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5202*/          0, /*End of Scope*/
/*5203*/        /*Scope*/ 78, /*->5282*/
/*5204*/          OPC_RecordChild4, // #3 = $vindex
/*5205*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5206*/          OPC_RecordChild6, // #5 = $slc
/*5207*/          OPC_MoveChild6,
/*5208*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5211*/          OPC_MoveParent,
/*5212*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5214*/          OPC_Scope, 42, /*->5258*/ // 2 children in Scope
/*5216*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5219*/            OPC_EmitMergeInputChains1_0,
/*5220*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5223*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5226*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5229*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5240*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5243*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5246*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 333:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5258*/          /*Scope*/ 22, /*->5281*/
/*5259*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5262*/            OPC_EmitMergeInputChains1_0,
/*5263*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5266*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5269*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 333:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5281*/          0, /*End of Scope*/
/*5282*/        0, /*End of Scope*/
/*5283*/      /*Scope*/ 17|128,1/*145*/, /*->5430*/
/*5285*/        OPC_CheckChild1Integer, 83|128,2/*339*/, 
/*5288*/        OPC_RecordChild2, // #1 = $vdata_in
/*5289*/        OPC_RecordChild3, // #2 = $rsrc
/*5290*/        OPC_Scope, 58, /*->5350*/ // 2 children in Scope
/*5292*/          OPC_CheckChild4Integer, 0, 
/*5294*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5295*/          OPC_RecordChild6, // #4 = $slc
/*5296*/          OPC_MoveChild6,
/*5297*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5300*/          OPC_MoveParent,
/*5301*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5303*/          OPC_Scope, 22, /*->5327*/ // 2 children in Scope
/*5305*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5308*/            OPC_EmitMergeInputChains1_0,
/*5309*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5312*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5315*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 339:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5327*/          /*Scope*/ 21, /*->5349*/
/*5328*/            OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5331*/            OPC_EmitMergeInputChains1_0,
/*5332*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5335*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5338*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 339:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5349*/          0, /*End of Scope*/
/*5350*/        /*Scope*/ 78, /*->5429*/
/*5351*/          OPC_RecordChild4, // #3 = $vindex
/*5352*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5353*/          OPC_RecordChild6, // #5 = $slc
/*5354*/          OPC_MoveChild6,
/*5355*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5358*/          OPC_MoveParent,
/*5359*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5361*/          OPC_Scope, 42, /*->5405*/ // 2 children in Scope
/*5363*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5366*/            OPC_EmitMergeInputChains1_0,
/*5367*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5370*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5373*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5376*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5387*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5390*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5393*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 339:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5405*/          /*Scope*/ 22, /*->5428*/
/*5406*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5409*/            OPC_EmitMergeInputChains1_0,
/*5410*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5413*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5416*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 339:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5428*/          0, /*End of Scope*/
/*5429*/        0, /*End of Scope*/
/*5430*/      /*Scope*/ 17|128,1/*145*/, /*->5577*/
/*5432*/        OPC_CheckChild1Integer, 82|128,2/*338*/, 
/*5435*/        OPC_RecordChild2, // #1 = $vdata_in
/*5436*/        OPC_RecordChild3, // #2 = $rsrc
/*5437*/        OPC_Scope, 58, /*->5497*/ // 2 children in Scope
/*5439*/          OPC_CheckChild4Integer, 0, 
/*5441*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5442*/          OPC_RecordChild6, // #4 = $slc
/*5443*/          OPC_MoveChild6,
/*5444*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5447*/          OPC_MoveParent,
/*5448*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5450*/          OPC_Scope, 22, /*->5474*/ // 2 children in Scope
/*5452*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5455*/            OPC_EmitMergeInputChains1_0,
/*5456*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5459*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5462*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 338:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5474*/          /*Scope*/ 21, /*->5496*/
/*5475*/            OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5478*/            OPC_EmitMergeInputChains1_0,
/*5479*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5482*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5485*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 338:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5496*/          0, /*End of Scope*/
/*5497*/        /*Scope*/ 78, /*->5576*/
/*5498*/          OPC_RecordChild4, // #3 = $vindex
/*5499*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5500*/          OPC_RecordChild6, // #5 = $slc
/*5501*/          OPC_MoveChild6,
/*5502*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5505*/          OPC_MoveParent,
/*5506*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5508*/          OPC_Scope, 42, /*->5552*/ // 2 children in Scope
/*5510*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5513*/            OPC_EmitMergeInputChains1_0,
/*5514*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5517*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5520*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5523*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5534*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5537*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5540*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 338:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5552*/          /*Scope*/ 22, /*->5575*/
/*5553*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5556*/            OPC_EmitMergeInputChains1_0,
/*5557*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5560*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5563*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 338:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5575*/          0, /*End of Scope*/
/*5576*/        0, /*End of Scope*/
/*5577*/      /*Scope*/ 17|128,1/*145*/, /*->5724*/
/*5579*/        OPC_CheckChild1Integer, 86|128,2/*342*/, 
/*5582*/        OPC_RecordChild2, // #1 = $vdata_in
/*5583*/        OPC_RecordChild3, // #2 = $rsrc
/*5584*/        OPC_Scope, 58, /*->5644*/ // 2 children in Scope
/*5586*/          OPC_CheckChild4Integer, 0, 
/*5588*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5589*/          OPC_RecordChild6, // #4 = $slc
/*5590*/          OPC_MoveChild6,
/*5591*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5594*/          OPC_MoveParent,
/*5595*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5597*/          OPC_Scope, 22, /*->5621*/ // 2 children in Scope
/*5599*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5602*/            OPC_EmitMergeInputChains1_0,
/*5603*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5606*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5609*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 342:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5621*/          /*Scope*/ 21, /*->5643*/
/*5622*/            OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5625*/            OPC_EmitMergeInputChains1_0,
/*5626*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5629*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5632*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 342:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5643*/          0, /*End of Scope*/
/*5644*/        /*Scope*/ 78, /*->5723*/
/*5645*/          OPC_RecordChild4, // #3 = $vindex
/*5646*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5647*/          OPC_RecordChild6, // #5 = $slc
/*5648*/          OPC_MoveChild6,
/*5649*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5652*/          OPC_MoveParent,
/*5653*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5655*/          OPC_Scope, 42, /*->5699*/ // 2 children in Scope
/*5657*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5660*/            OPC_EmitMergeInputChains1_0,
/*5661*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5664*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5667*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5670*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5681*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5684*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5687*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 342:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5699*/          /*Scope*/ 22, /*->5722*/
/*5700*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5703*/            OPC_EmitMergeInputChains1_0,
/*5704*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5707*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5710*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 342:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5722*/          0, /*End of Scope*/
/*5723*/        0, /*End of Scope*/
/*5724*/      /*Scope*/ 17|128,1/*145*/, /*->5871*/
/*5726*/        OPC_CheckChild1Integer, 81|128,2/*337*/, 
/*5729*/        OPC_RecordChild2, // #1 = $vdata_in
/*5730*/        OPC_RecordChild3, // #2 = $rsrc
/*5731*/        OPC_Scope, 58, /*->5791*/ // 2 children in Scope
/*5733*/          OPC_CheckChild4Integer, 0, 
/*5735*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5736*/          OPC_RecordChild6, // #4 = $slc
/*5737*/          OPC_MoveChild6,
/*5738*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5741*/          OPC_MoveParent,
/*5742*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5744*/          OPC_Scope, 22, /*->5768*/ // 2 children in Scope
/*5746*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5749*/            OPC_EmitMergeInputChains1_0,
/*5750*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5753*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5756*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 337:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5768*/          /*Scope*/ 21, /*->5790*/
/*5769*/            OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5772*/            OPC_EmitMergeInputChains1_0,
/*5773*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5776*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5779*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 337:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5790*/          0, /*End of Scope*/
/*5791*/        /*Scope*/ 78, /*->5870*/
/*5792*/          OPC_RecordChild4, // #3 = $vindex
/*5793*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5794*/          OPC_RecordChild6, // #5 = $slc
/*5795*/          OPC_MoveChild6,
/*5796*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5799*/          OPC_MoveParent,
/*5800*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5802*/          OPC_Scope, 42, /*->5846*/ // 2 children in Scope
/*5804*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5807*/            OPC_EmitMergeInputChains1_0,
/*5808*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5811*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5814*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5817*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5828*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5831*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5834*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 337:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5846*/          /*Scope*/ 22, /*->5869*/
/*5847*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5850*/            OPC_EmitMergeInputChains1_0,
/*5851*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5854*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5857*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 337:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5869*/          0, /*End of Scope*/
/*5870*/        0, /*End of Scope*/
/*5871*/      /*Scope*/ 17|128,1/*145*/, /*->6018*/
/*5873*/        OPC_CheckChild1Integer, 85|128,2/*341*/, 
/*5876*/        OPC_RecordChild2, // #1 = $vdata_in
/*5877*/        OPC_RecordChild3, // #2 = $rsrc
/*5878*/        OPC_Scope, 58, /*->5938*/ // 2 children in Scope
/*5880*/          OPC_CheckChild4Integer, 0, 
/*5882*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5883*/          OPC_RecordChild6, // #4 = $slc
/*5884*/          OPC_MoveChild6,
/*5885*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5888*/          OPC_MoveParent,
/*5889*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5891*/          OPC_Scope, 22, /*->5915*/ // 2 children in Scope
/*5893*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5896*/            OPC_EmitMergeInputChains1_0,
/*5897*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5900*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5903*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 341:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5915*/          /*Scope*/ 21, /*->5937*/
/*5916*/            OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5919*/            OPC_EmitMergeInputChains1_0,
/*5920*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5923*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5926*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 341:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5937*/          0, /*End of Scope*/
/*5938*/        /*Scope*/ 78, /*->6017*/
/*5939*/          OPC_RecordChild4, // #3 = $vindex
/*5940*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5941*/          OPC_RecordChild6, // #5 = $slc
/*5942*/          OPC_MoveChild6,
/*5943*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5946*/          OPC_MoveParent,
/*5947*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5949*/          OPC_Scope, 42, /*->5993*/ // 2 children in Scope
/*5951*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5954*/            OPC_EmitMergeInputChains1_0,
/*5955*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5958*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5961*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5964*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5975*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5978*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5981*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 341:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5993*/          /*Scope*/ 22, /*->6016*/
/*5994*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5997*/            OPC_EmitMergeInputChains1_0,
/*5998*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6001*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6004*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 341:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6016*/          0, /*End of Scope*/
/*6017*/        0, /*End of Scope*/
/*6018*/      /*Scope*/ 17|128,1/*145*/, /*->6165*/
/*6020*/        OPC_CheckChild1Integer, 78|128,2/*334*/, 
/*6023*/        OPC_RecordChild2, // #1 = $vdata_in
/*6024*/        OPC_RecordChild3, // #2 = $rsrc
/*6025*/        OPC_Scope, 58, /*->6085*/ // 2 children in Scope
/*6027*/          OPC_CheckChild4Integer, 0, 
/*6029*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6030*/          OPC_RecordChild6, // #4 = $slc
/*6031*/          OPC_MoveChild6,
/*6032*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6035*/          OPC_MoveParent,
/*6036*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6038*/          OPC_Scope, 22, /*->6062*/ // 2 children in Scope
/*6040*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*6043*/            OPC_EmitMergeInputChains1_0,
/*6044*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6047*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6050*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 334:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_AND_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6062*/          /*Scope*/ 21, /*->6084*/
/*6063*/            OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*6066*/            OPC_EmitMergeInputChains1_0,
/*6067*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6070*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6073*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 334:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_AND_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6084*/          0, /*End of Scope*/
/*6085*/        /*Scope*/ 78, /*->6164*/
/*6086*/          OPC_RecordChild4, // #3 = $vindex
/*6087*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6088*/          OPC_RecordChild6, // #5 = $slc
/*6089*/          OPC_MoveChild6,
/*6090*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6093*/          OPC_MoveParent,
/*6094*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6096*/          OPC_Scope, 42, /*->6140*/ // 2 children in Scope
/*6098*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6101*/            OPC_EmitMergeInputChains1_0,
/*6102*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6105*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6108*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6111*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6122*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6125*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6128*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 334:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_AND_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6140*/          /*Scope*/ 22, /*->6163*/
/*6141*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6144*/            OPC_EmitMergeInputChains1_0,
/*6145*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6148*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6151*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 334:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_AND_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6163*/          0, /*End of Scope*/
/*6164*/        0, /*End of Scope*/
/*6165*/      /*Scope*/ 17|128,1/*145*/, /*->6312*/
/*6167*/        OPC_CheckChild1Integer, 80|128,2/*336*/, 
/*6170*/        OPC_RecordChild2, // #1 = $vdata_in
/*6171*/        OPC_RecordChild3, // #2 = $rsrc
/*6172*/        OPC_Scope, 58, /*->6232*/ // 2 children in Scope
/*6174*/          OPC_CheckChild4Integer, 0, 
/*6176*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6177*/          OPC_RecordChild6, // #4 = $slc
/*6178*/          OPC_MoveChild6,
/*6179*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6182*/          OPC_MoveParent,
/*6183*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6185*/          OPC_Scope, 22, /*->6209*/ // 2 children in Scope
/*6187*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*6190*/            OPC_EmitMergeInputChains1_0,
/*6191*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6194*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6197*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 336:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_OR_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6209*/          /*Scope*/ 21, /*->6231*/
/*6210*/            OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*6213*/            OPC_EmitMergeInputChains1_0,
/*6214*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6217*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6220*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 336:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_OR_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6231*/          0, /*End of Scope*/
/*6232*/        /*Scope*/ 78, /*->6311*/
/*6233*/          OPC_RecordChild4, // #3 = $vindex
/*6234*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6235*/          OPC_RecordChild6, // #5 = $slc
/*6236*/          OPC_MoveChild6,
/*6237*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6240*/          OPC_MoveParent,
/*6241*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6243*/          OPC_Scope, 42, /*->6287*/ // 2 children in Scope
/*6245*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6248*/            OPC_EmitMergeInputChains1_0,
/*6249*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6252*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6255*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6258*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6269*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6272*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6275*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 336:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_OR_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6287*/          /*Scope*/ 22, /*->6310*/
/*6288*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6291*/            OPC_EmitMergeInputChains1_0,
/*6292*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6295*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6298*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 336:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_OR_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6310*/          0, /*End of Scope*/
/*6311*/        0, /*End of Scope*/
/*6312*/      /*Scope*/ 17|128,1/*145*/, /*->6459*/
/*6314*/        OPC_CheckChild1Integer, 87|128,2/*343*/, 
/*6317*/        OPC_RecordChild2, // #1 = $vdata_in
/*6318*/        OPC_RecordChild3, // #2 = $rsrc
/*6319*/        OPC_Scope, 58, /*->6379*/ // 2 children in Scope
/*6321*/          OPC_CheckChild4Integer, 0, 
/*6323*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6324*/          OPC_RecordChild6, // #4 = $slc
/*6325*/          OPC_MoveChild6,
/*6326*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6329*/          OPC_MoveParent,
/*6330*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6332*/          OPC_Scope, 22, /*->6356*/ // 2 children in Scope
/*6334*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*6337*/            OPC_EmitMergeInputChains1_0,
/*6338*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6341*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6344*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 343:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6356*/          /*Scope*/ 21, /*->6378*/
/*6357*/            OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*6360*/            OPC_EmitMergeInputChains1_0,
/*6361*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6364*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6367*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 343:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6378*/          0, /*End of Scope*/
/*6379*/        /*Scope*/ 78, /*->6458*/
/*6380*/          OPC_RecordChild4, // #3 = $vindex
/*6381*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6382*/          OPC_RecordChild6, // #5 = $slc
/*6383*/          OPC_MoveChild6,
/*6384*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6387*/          OPC_MoveParent,
/*6388*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6390*/          OPC_Scope, 42, /*->6434*/ // 2 children in Scope
/*6392*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6395*/            OPC_EmitMergeInputChains1_0,
/*6396*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6399*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6402*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6405*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6416*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6419*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6422*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 343:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6434*/          /*Scope*/ 22, /*->6457*/
/*6435*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6438*/            OPC_EmitMergeInputChains1_0,
/*6439*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6442*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6445*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 343:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6457*/          0, /*End of Scope*/
/*6458*/        0, /*End of Scope*/
/*6459*/      /*Scope*/ 17|128,2/*273*/, /*->6734*/
/*6461*/        OPC_CheckChild1Integer, 79|128,2/*335*/, 
/*6464*/        OPC_RecordChild2, // #1 = $data
/*6465*/        OPC_RecordChild3, // #2 = $cmp
/*6466*/        OPC_RecordChild4, // #3 = $rsrc
/*6467*/        OPC_Scope, 122, /*->6591*/ // 2 children in Scope
/*6469*/          OPC_MoveChild5,
/*6470*/          OPC_CheckInteger, 0, 
/*6472*/          OPC_MoveParent,
/*6473*/          OPC_RecordChild6, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6474*/          OPC_RecordChild7, // #5 = $slc
/*6475*/          OPC_MoveChild7,
/*6476*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6479*/          OPC_MoveParent,
/*6480*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6482*/          OPC_Scope, 53, /*->6537*/ // 2 children in Scope
/*6484*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6487*/            OPC_EmitMergeInputChains1_0,
/*6488*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6491*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6494*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6497*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 1, 10, 2, 11,  // Results = #12
/*6508*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6511*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6514*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i64, 6/*#Ops*/, 12, 8, 3, 6, 13, 14,  // Results = #15
/*6526*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6529*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 15, 16, 
                    // Src: (intrinsic_w_chain:i32 335:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_RTN_OFFEN:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*6537*/          /*Scope*/ 52, /*->6590*/
/*6538*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6541*/            OPC_EmitMergeInputChains1_0,
/*6542*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6545*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6548*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6551*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*6562*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6565*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6568*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i64, 5/*#Ops*/, 11, 3, 6, 12, 13,  // Results = #14
/*6579*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6582*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 14, 15, 
                    // Src: (intrinsic_w_chain:i32 335:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_RTN_OFFSET:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*6590*/          0, /*End of Scope*/
/*6591*/        /*Scope*/ 12|128,1/*140*/, /*->6733*/
/*6593*/          OPC_RecordChild5, // #4 = $vindex
/*6594*/          OPC_RecordChild6, // #5 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6595*/          OPC_RecordChild7, // #6 = $slc
/*6596*/          OPC_MoveChild7,
/*6597*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6600*/          OPC_MoveParent,
/*6601*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6603*/          OPC_Scope, 73, /*->6678*/ // 2 children in Scope
/*6605*/            OPC_CheckComplexPat, /*CP*/10, /*#*/5, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*6608*/            OPC_EmitMergeInputChains1_0,
/*6609*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6612*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6615*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6618*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 10, 1, 11, 2, 12,  // Results = #13
/*6629*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6632*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6635*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6638*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 14, 4, 15, 9, 16,  // Results = #17
/*6649*/            OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*6652*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6655*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i64, 6/*#Ops*/, 13, 17, 3, 7, 18, 19,  // Results = #20
/*6667*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6670*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 20, 21, 
                    // Src: (intrinsic_w_chain:i32 335:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_RTN_BOTHEN:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*6678*/          /*Scope*/ 53, /*->6732*/
/*6679*/            OPC_CheckComplexPat, /*CP*/11, /*#*/5, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*6682*/            OPC_EmitMergeInputChains1_0,
/*6683*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6686*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6689*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6692*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 1, 10, 2, 11,  // Results = #12
/*6703*/            OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*6706*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6709*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i64, 6/*#Ops*/, 12, 4, 3, 7, 13, 14,  // Results = #15
/*6721*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6724*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 15, 16, 
                    // Src: (intrinsic_w_chain:i32 335:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_RTN_IDXEN:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*6732*/          0, /*End of Scope*/
/*6733*/        0, /*End of Scope*/
/*6734*/      /*Scope*/ 71|128,1/*199*/, /*->6935*/
/*6736*/        OPC_CheckChild1Integer, 2|128,3/*386*/, 
/*6739*/        OPC_RecordChild2, // #1 = $vdata
/*6740*/        OPC_RecordChild3, // #2 = $addr
/*6741*/        OPC_Scope, 63, /*->6806*/ // 3 children in Scope
/*6743*/          OPC_CheckChild3Type, MVT::i32,
/*6745*/          OPC_RecordChild4, // #3 = $rsrc
/*6746*/          OPC_RecordChild5, // #4 = $r128
/*6747*/          OPC_MoveChild5,
/*6748*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6751*/          OPC_MoveParent,
/*6752*/          OPC_RecordChild6, // #5 = $da
/*6753*/          OPC_MoveChild6,
/*6754*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6757*/          OPC_MoveParent,
/*6758*/          OPC_RecordChild7, // #6 = $slc
/*6759*/          OPC_MoveChild7,
/*6760*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6763*/          OPC_MoveParent,
/*6764*/          OPC_EmitMergeInputChains1_0,
/*6765*/          OPC_EmitInteger, MVT::i16, 1, 
/*6768*/          OPC_EmitInteger, MVT::i1, 1, 
/*6771*/          OPC_EmitInteger, MVT::i1, 1, 
/*6774*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6777*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6780*/          OPC_EmitInteger, MVT::i1, 0, 
/*6783*/          OPC_EmitInteger, MVT::i1, 0, 
/*6786*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6789*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SWAP_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 386:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SWAP_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*6806*/        /*Scope*/ 63, /*->6870*/
/*6807*/          OPC_CheckChild3Type, MVT::v2i32,
/*6809*/          OPC_RecordChild4, // #3 = $rsrc
/*6810*/          OPC_RecordChild5, // #4 = $r128
/*6811*/          OPC_MoveChild5,
/*6812*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6815*/          OPC_MoveParent,
/*6816*/          OPC_RecordChild6, // #5 = $da
/*6817*/          OPC_MoveChild6,
/*6818*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6821*/          OPC_MoveParent,
/*6822*/          OPC_RecordChild7, // #6 = $slc
/*6823*/          OPC_MoveChild7,
/*6824*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6827*/          OPC_MoveParent,
/*6828*/          OPC_EmitMergeInputChains1_0,
/*6829*/          OPC_EmitInteger, MVT::i16, 1, 
/*6832*/          OPC_EmitInteger, MVT::i1, 1, 
/*6835*/          OPC_EmitInteger, MVT::i1, 1, 
/*6838*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6841*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6844*/          OPC_EmitInteger, MVT::i1, 0, 
/*6847*/          OPC_EmitInteger, MVT::i1, 0, 
/*6850*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6853*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SWAP_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 386:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SWAP_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*6870*/        /*Scope*/ 63, /*->6934*/
/*6871*/          OPC_CheckChild3Type, MVT::v4i32,
/*6873*/          OPC_RecordChild4, // #3 = $rsrc
/*6874*/          OPC_RecordChild5, // #4 = $r128
/*6875*/          OPC_MoveChild5,
/*6876*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6879*/          OPC_MoveParent,
/*6880*/          OPC_RecordChild6, // #5 = $da
/*6881*/          OPC_MoveChild6,
/*6882*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6885*/          OPC_MoveParent,
/*6886*/          OPC_RecordChild7, // #6 = $slc
/*6887*/          OPC_MoveChild7,
/*6888*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6891*/          OPC_MoveParent,
/*6892*/          OPC_EmitMergeInputChains1_0,
/*6893*/          OPC_EmitInteger, MVT::i16, 1, 
/*6896*/          OPC_EmitInteger, MVT::i1, 1, 
/*6899*/          OPC_EmitInteger, MVT::i1, 1, 
/*6902*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6905*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6908*/          OPC_EmitInteger, MVT::i1, 0, 
/*6911*/          OPC_EmitInteger, MVT::i1, 0, 
/*6914*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6917*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SWAP_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 386:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SWAP_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*6934*/        0, /*End of Scope*/
/*6935*/      /*Scope*/ 71|128,1/*199*/, /*->7136*/
/*6937*/        OPC_CheckChild1Integer, 121|128,2/*377*/, 
/*6940*/        OPC_RecordChild2, // #1 = $vdata
/*6941*/        OPC_RecordChild3, // #2 = $addr
/*6942*/        OPC_Scope, 63, /*->7007*/ // 3 children in Scope
/*6944*/          OPC_CheckChild3Type, MVT::i32,
/*6946*/          OPC_RecordChild4, // #3 = $rsrc
/*6947*/          OPC_RecordChild5, // #4 = $r128
/*6948*/          OPC_MoveChild5,
/*6949*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6952*/          OPC_MoveParent,
/*6953*/          OPC_RecordChild6, // #5 = $da
/*6954*/          OPC_MoveChild6,
/*6955*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6958*/          OPC_MoveParent,
/*6959*/          OPC_RecordChild7, // #6 = $slc
/*6960*/          OPC_MoveChild7,
/*6961*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6964*/          OPC_MoveParent,
/*6965*/          OPC_EmitMergeInputChains1_0,
/*6966*/          OPC_EmitInteger, MVT::i16, 1, 
/*6969*/          OPC_EmitInteger, MVT::i1, 1, 
/*6972*/          OPC_EmitInteger, MVT::i1, 1, 
/*6975*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6978*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6981*/          OPC_EmitInteger, MVT::i1, 0, 
/*6984*/          OPC_EmitInteger, MVT::i1, 0, 
/*6987*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6990*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_ADD_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 377:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_ADD_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7007*/        /*Scope*/ 63, /*->7071*/
/*7008*/          OPC_CheckChild3Type, MVT::v2i32,
/*7010*/          OPC_RecordChild4, // #3 = $rsrc
/*7011*/          OPC_RecordChild5, // #4 = $r128
/*7012*/          OPC_MoveChild5,
/*7013*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7016*/          OPC_MoveParent,
/*7017*/          OPC_RecordChild6, // #5 = $da
/*7018*/          OPC_MoveChild6,
/*7019*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7022*/          OPC_MoveParent,
/*7023*/          OPC_RecordChild7, // #6 = $slc
/*7024*/          OPC_MoveChild7,
/*7025*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7028*/          OPC_MoveParent,
/*7029*/          OPC_EmitMergeInputChains1_0,
/*7030*/          OPC_EmitInteger, MVT::i16, 1, 
/*7033*/          OPC_EmitInteger, MVT::i1, 1, 
/*7036*/          OPC_EmitInteger, MVT::i1, 1, 
/*7039*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7042*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7045*/          OPC_EmitInteger, MVT::i1, 0, 
/*7048*/          OPC_EmitInteger, MVT::i1, 0, 
/*7051*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7054*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_ADD_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 377:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_ADD_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7071*/        /*Scope*/ 63, /*->7135*/
/*7072*/          OPC_CheckChild3Type, MVT::v4i32,
/*7074*/          OPC_RecordChild4, // #3 = $rsrc
/*7075*/          OPC_RecordChild5, // #4 = $r128
/*7076*/          OPC_MoveChild5,
/*7077*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7080*/          OPC_MoveParent,
/*7081*/          OPC_RecordChild6, // #5 = $da
/*7082*/          OPC_MoveChild6,
/*7083*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7086*/          OPC_MoveParent,
/*7087*/          OPC_RecordChild7, // #6 = $slc
/*7088*/          OPC_MoveChild7,
/*7089*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7092*/          OPC_MoveParent,
/*7093*/          OPC_EmitMergeInputChains1_0,
/*7094*/          OPC_EmitInteger, MVT::i16, 1, 
/*7097*/          OPC_EmitInteger, MVT::i1, 1, 
/*7100*/          OPC_EmitInteger, MVT::i1, 1, 
/*7103*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7106*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7109*/          OPC_EmitInteger, MVT::i1, 0, 
/*7112*/          OPC_EmitInteger, MVT::i1, 0, 
/*7115*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7118*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_ADD_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 377:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_ADD_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7135*/        0, /*End of Scope*/
/*7136*/      /*Scope*/ 71|128,1/*199*/, /*->7337*/
/*7138*/        OPC_CheckChild1Integer, 1|128,3/*385*/, 
/*7141*/        OPC_RecordChild2, // #1 = $vdata
/*7142*/        OPC_RecordChild3, // #2 = $addr
/*7143*/        OPC_Scope, 63, /*->7208*/ // 3 children in Scope
/*7145*/          OPC_CheckChild3Type, MVT::i32,
/*7147*/          OPC_RecordChild4, // #3 = $rsrc
/*7148*/          OPC_RecordChild5, // #4 = $r128
/*7149*/          OPC_MoveChild5,
/*7150*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7153*/          OPC_MoveParent,
/*7154*/          OPC_RecordChild6, // #5 = $da
/*7155*/          OPC_MoveChild6,
/*7156*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7159*/          OPC_MoveParent,
/*7160*/          OPC_RecordChild7, // #6 = $slc
/*7161*/          OPC_MoveChild7,
/*7162*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7165*/          OPC_MoveParent,
/*7166*/          OPC_EmitMergeInputChains1_0,
/*7167*/          OPC_EmitInteger, MVT::i16, 1, 
/*7170*/          OPC_EmitInteger, MVT::i1, 1, 
/*7173*/          OPC_EmitInteger, MVT::i1, 1, 
/*7176*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7179*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7182*/          OPC_EmitInteger, MVT::i1, 0, 
/*7185*/          OPC_EmitInteger, MVT::i1, 0, 
/*7188*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7191*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SUB_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 385:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SUB_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7208*/        /*Scope*/ 63, /*->7272*/
/*7209*/          OPC_CheckChild3Type, MVT::v2i32,
/*7211*/          OPC_RecordChild4, // #3 = $rsrc
/*7212*/          OPC_RecordChild5, // #4 = $r128
/*7213*/          OPC_MoveChild5,
/*7214*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7217*/          OPC_MoveParent,
/*7218*/          OPC_RecordChild6, // #5 = $da
/*7219*/          OPC_MoveChild6,
/*7220*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7223*/          OPC_MoveParent,
/*7224*/          OPC_RecordChild7, // #6 = $slc
/*7225*/          OPC_MoveChild7,
/*7226*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7229*/          OPC_MoveParent,
/*7230*/          OPC_EmitMergeInputChains1_0,
/*7231*/          OPC_EmitInteger, MVT::i16, 1, 
/*7234*/          OPC_EmitInteger, MVT::i1, 1, 
/*7237*/          OPC_EmitInteger, MVT::i1, 1, 
/*7240*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7243*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7246*/          OPC_EmitInteger, MVT::i1, 0, 
/*7249*/          OPC_EmitInteger, MVT::i1, 0, 
/*7252*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7255*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SUB_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 385:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SUB_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7272*/        /*Scope*/ 63, /*->7336*/
/*7273*/          OPC_CheckChild3Type, MVT::v4i32,
/*7275*/          OPC_RecordChild4, // #3 = $rsrc
/*7276*/          OPC_RecordChild5, // #4 = $r128
/*7277*/          OPC_MoveChild5,
/*7278*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7281*/          OPC_MoveParent,
/*7282*/          OPC_RecordChild6, // #5 = $da
/*7283*/          OPC_MoveChild6,
/*7284*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7287*/          OPC_MoveParent,
/*7288*/          OPC_RecordChild7, // #6 = $slc
/*7289*/          OPC_MoveChild7,
/*7290*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7293*/          OPC_MoveParent,
/*7294*/          OPC_EmitMergeInputChains1_0,
/*7295*/          OPC_EmitInteger, MVT::i16, 1, 
/*7298*/          OPC_EmitInteger, MVT::i1, 1, 
/*7301*/          OPC_EmitInteger, MVT::i1, 1, 
/*7304*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7307*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7310*/          OPC_EmitInteger, MVT::i1, 0, 
/*7313*/          OPC_EmitInteger, MVT::i1, 0, 
/*7316*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7319*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SUB_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 385:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SUB_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7336*/        0, /*End of Scope*/
/*7337*/      /*Scope*/ 71|128,1/*199*/, /*->7538*/
/*7339*/        OPC_CheckChild1Integer, 0|128,3/*384*/, 
/*7342*/        OPC_RecordChild2, // #1 = $vdata
/*7343*/        OPC_RecordChild3, // #2 = $addr
/*7344*/        OPC_Scope, 63, /*->7409*/ // 3 children in Scope
/*7346*/          OPC_CheckChild3Type, MVT::i32,
/*7348*/          OPC_RecordChild4, // #3 = $rsrc
/*7349*/          OPC_RecordChild5, // #4 = $r128
/*7350*/          OPC_MoveChild5,
/*7351*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7354*/          OPC_MoveParent,
/*7355*/          OPC_RecordChild6, // #5 = $da
/*7356*/          OPC_MoveChild6,
/*7357*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7360*/          OPC_MoveParent,
/*7361*/          OPC_RecordChild7, // #6 = $slc
/*7362*/          OPC_MoveChild7,
/*7363*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7366*/          OPC_MoveParent,
/*7367*/          OPC_EmitMergeInputChains1_0,
/*7368*/          OPC_EmitInteger, MVT::i16, 1, 
/*7371*/          OPC_EmitInteger, MVT::i1, 1, 
/*7374*/          OPC_EmitInteger, MVT::i1, 1, 
/*7377*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7380*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7383*/          OPC_EmitInteger, MVT::i1, 0, 
/*7386*/          OPC_EmitInteger, MVT::i1, 0, 
/*7389*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7392*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMIN_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 384:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMIN_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7409*/        /*Scope*/ 63, /*->7473*/
/*7410*/          OPC_CheckChild3Type, MVT::v2i32,
/*7412*/          OPC_RecordChild4, // #3 = $rsrc
/*7413*/          OPC_RecordChild5, // #4 = $r128
/*7414*/          OPC_MoveChild5,
/*7415*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7418*/          OPC_MoveParent,
/*7419*/          OPC_RecordChild6, // #5 = $da
/*7420*/          OPC_MoveChild6,
/*7421*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7424*/          OPC_MoveParent,
/*7425*/          OPC_RecordChild7, // #6 = $slc
/*7426*/          OPC_MoveChild7,
/*7427*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7430*/          OPC_MoveParent,
/*7431*/          OPC_EmitMergeInputChains1_0,
/*7432*/          OPC_EmitInteger, MVT::i16, 1, 
/*7435*/          OPC_EmitInteger, MVT::i1, 1, 
/*7438*/          OPC_EmitInteger, MVT::i1, 1, 
/*7441*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7444*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7447*/          OPC_EmitInteger, MVT::i1, 0, 
/*7450*/          OPC_EmitInteger, MVT::i1, 0, 
/*7453*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7456*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMIN_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 384:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMIN_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7473*/        /*Scope*/ 63, /*->7537*/
/*7474*/          OPC_CheckChild3Type, MVT::v4i32,
/*7476*/          OPC_RecordChild4, // #3 = $rsrc
/*7477*/          OPC_RecordChild5, // #4 = $r128
/*7478*/          OPC_MoveChild5,
/*7479*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7482*/          OPC_MoveParent,
/*7483*/          OPC_RecordChild6, // #5 = $da
/*7484*/          OPC_MoveChild6,
/*7485*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7488*/          OPC_MoveParent,
/*7489*/          OPC_RecordChild7, // #6 = $slc
/*7490*/          OPC_MoveChild7,
/*7491*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7494*/          OPC_MoveParent,
/*7495*/          OPC_EmitMergeInputChains1_0,
/*7496*/          OPC_EmitInteger, MVT::i16, 1, 
/*7499*/          OPC_EmitInteger, MVT::i1, 1, 
/*7502*/          OPC_EmitInteger, MVT::i1, 1, 
/*7505*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7508*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7511*/          OPC_EmitInteger, MVT::i1, 0, 
/*7514*/          OPC_EmitInteger, MVT::i1, 0, 
/*7517*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7520*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMIN_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 384:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMIN_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7537*/        0, /*End of Scope*/
/*7538*/      /*Scope*/ 71|128,1/*199*/, /*->7739*/
/*7540*/        OPC_CheckChild1Integer, 4|128,3/*388*/, 
/*7543*/        OPC_RecordChild2, // #1 = $vdata
/*7544*/        OPC_RecordChild3, // #2 = $addr
/*7545*/        OPC_Scope, 63, /*->7610*/ // 3 children in Scope
/*7547*/          OPC_CheckChild3Type, MVT::i32,
/*7549*/          OPC_RecordChild4, // #3 = $rsrc
/*7550*/          OPC_RecordChild5, // #4 = $r128
/*7551*/          OPC_MoveChild5,
/*7552*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7555*/          OPC_MoveParent,
/*7556*/          OPC_RecordChild6, // #5 = $da
/*7557*/          OPC_MoveChild6,
/*7558*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7561*/          OPC_MoveParent,
/*7562*/          OPC_RecordChild7, // #6 = $slc
/*7563*/          OPC_MoveChild7,
/*7564*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7567*/          OPC_MoveParent,
/*7568*/          OPC_EmitMergeInputChains1_0,
/*7569*/          OPC_EmitInteger, MVT::i16, 1, 
/*7572*/          OPC_EmitInteger, MVT::i1, 1, 
/*7575*/          OPC_EmitInteger, MVT::i1, 1, 
/*7578*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7581*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7584*/          OPC_EmitInteger, MVT::i1, 0, 
/*7587*/          OPC_EmitInteger, MVT::i1, 0, 
/*7590*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7593*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMIN_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 388:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMIN_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7610*/        /*Scope*/ 63, /*->7674*/
/*7611*/          OPC_CheckChild3Type, MVT::v2i32,
/*7613*/          OPC_RecordChild4, // #3 = $rsrc
/*7614*/          OPC_RecordChild5, // #4 = $r128
/*7615*/          OPC_MoveChild5,
/*7616*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7619*/          OPC_MoveParent,
/*7620*/          OPC_RecordChild6, // #5 = $da
/*7621*/          OPC_MoveChild6,
/*7622*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7625*/          OPC_MoveParent,
/*7626*/          OPC_RecordChild7, // #6 = $slc
/*7627*/          OPC_MoveChild7,
/*7628*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7631*/          OPC_MoveParent,
/*7632*/          OPC_EmitMergeInputChains1_0,
/*7633*/          OPC_EmitInteger, MVT::i16, 1, 
/*7636*/          OPC_EmitInteger, MVT::i1, 1, 
/*7639*/          OPC_EmitInteger, MVT::i1, 1, 
/*7642*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7645*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7648*/          OPC_EmitInteger, MVT::i1, 0, 
/*7651*/          OPC_EmitInteger, MVT::i1, 0, 
/*7654*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7657*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMIN_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 388:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMIN_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7674*/        /*Scope*/ 63, /*->7738*/
/*7675*/          OPC_CheckChild3Type, MVT::v4i32,
/*7677*/          OPC_RecordChild4, // #3 = $rsrc
/*7678*/          OPC_RecordChild5, // #4 = $r128
/*7679*/          OPC_MoveChild5,
/*7680*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7683*/          OPC_MoveParent,
/*7684*/          OPC_RecordChild6, // #5 = $da
/*7685*/          OPC_MoveChild6,
/*7686*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7689*/          OPC_MoveParent,
/*7690*/          OPC_RecordChild7, // #6 = $slc
/*7691*/          OPC_MoveChild7,
/*7692*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7695*/          OPC_MoveParent,
/*7696*/          OPC_EmitMergeInputChains1_0,
/*7697*/          OPC_EmitInteger, MVT::i16, 1, 
/*7700*/          OPC_EmitInteger, MVT::i1, 1, 
/*7703*/          OPC_EmitInteger, MVT::i1, 1, 
/*7706*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7709*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7712*/          OPC_EmitInteger, MVT::i1, 0, 
/*7715*/          OPC_EmitInteger, MVT::i1, 0, 
/*7718*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7721*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMIN_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 388:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMIN_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7738*/        0, /*End of Scope*/
/*7739*/      /*Scope*/ 71|128,1/*199*/, /*->7940*/
/*7741*/        OPC_CheckChild1Integer, 127|128,2/*383*/, 
/*7744*/        OPC_RecordChild2, // #1 = $vdata
/*7745*/        OPC_RecordChild3, // #2 = $addr
/*7746*/        OPC_Scope, 63, /*->7811*/ // 3 children in Scope
/*7748*/          OPC_CheckChild3Type, MVT::i32,
/*7750*/          OPC_RecordChild4, // #3 = $rsrc
/*7751*/          OPC_RecordChild5, // #4 = $r128
/*7752*/          OPC_MoveChild5,
/*7753*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7756*/          OPC_MoveParent,
/*7757*/          OPC_RecordChild6, // #5 = $da
/*7758*/          OPC_MoveChild6,
/*7759*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7762*/          OPC_MoveParent,
/*7763*/          OPC_RecordChild7, // #6 = $slc
/*7764*/          OPC_MoveChild7,
/*7765*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7768*/          OPC_MoveParent,
/*7769*/          OPC_EmitMergeInputChains1_0,
/*7770*/          OPC_EmitInteger, MVT::i16, 1, 
/*7773*/          OPC_EmitInteger, MVT::i1, 1, 
/*7776*/          OPC_EmitInteger, MVT::i1, 1, 
/*7779*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7782*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7785*/          OPC_EmitInteger, MVT::i1, 0, 
/*7788*/          OPC_EmitInteger, MVT::i1, 0, 
/*7791*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7794*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMAX_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 383:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMAX_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7811*/        /*Scope*/ 63, /*->7875*/
/*7812*/          OPC_CheckChild3Type, MVT::v2i32,
/*7814*/          OPC_RecordChild4, // #3 = $rsrc
/*7815*/          OPC_RecordChild5, // #4 = $r128
/*7816*/          OPC_MoveChild5,
/*7817*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7820*/          OPC_MoveParent,
/*7821*/          OPC_RecordChild6, // #5 = $da
/*7822*/          OPC_MoveChild6,
/*7823*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7826*/          OPC_MoveParent,
/*7827*/          OPC_RecordChild7, // #6 = $slc
/*7828*/          OPC_MoveChild7,
/*7829*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7832*/          OPC_MoveParent,
/*7833*/          OPC_EmitMergeInputChains1_0,
/*7834*/          OPC_EmitInteger, MVT::i16, 1, 
/*7837*/          OPC_EmitInteger, MVT::i1, 1, 
/*7840*/          OPC_EmitInteger, MVT::i1, 1, 
/*7843*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7846*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7849*/          OPC_EmitInteger, MVT::i1, 0, 
/*7852*/          OPC_EmitInteger, MVT::i1, 0, 
/*7855*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7858*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMAX_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 383:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMAX_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7875*/        /*Scope*/ 63, /*->7939*/
/*7876*/          OPC_CheckChild3Type, MVT::v4i32,
/*7878*/          OPC_RecordChild4, // #3 = $rsrc
/*7879*/          OPC_RecordChild5, // #4 = $r128
/*7880*/          OPC_MoveChild5,
/*7881*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7884*/          OPC_MoveParent,
/*7885*/          OPC_RecordChild6, // #5 = $da
/*7886*/          OPC_MoveChild6,
/*7887*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7890*/          OPC_MoveParent,
/*7891*/          OPC_RecordChild7, // #6 = $slc
/*7892*/          OPC_MoveChild7,
/*7893*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7896*/          OPC_MoveParent,
/*7897*/          OPC_EmitMergeInputChains1_0,
/*7898*/          OPC_EmitInteger, MVT::i16, 1, 
/*7901*/          OPC_EmitInteger, MVT::i1, 1, 
/*7904*/          OPC_EmitInteger, MVT::i1, 1, 
/*7907*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7910*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7913*/          OPC_EmitInteger, MVT::i1, 0, 
/*7916*/          OPC_EmitInteger, MVT::i1, 0, 
/*7919*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7922*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMAX_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 383:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMAX_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7939*/        0, /*End of Scope*/
/*7940*/      /*Scope*/ 71|128,1/*199*/, /*->8141*/
/*7942*/        OPC_CheckChild1Integer, 3|128,3/*387*/, 
/*7945*/        OPC_RecordChild2, // #1 = $vdata
/*7946*/        OPC_RecordChild3, // #2 = $addr
/*7947*/        OPC_Scope, 63, /*->8012*/ // 3 children in Scope
/*7949*/          OPC_CheckChild3Type, MVT::i32,
/*7951*/          OPC_RecordChild4, // #3 = $rsrc
/*7952*/          OPC_RecordChild5, // #4 = $r128
/*7953*/          OPC_MoveChild5,
/*7954*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7957*/          OPC_MoveParent,
/*7958*/          OPC_RecordChild6, // #5 = $da
/*7959*/          OPC_MoveChild6,
/*7960*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7963*/          OPC_MoveParent,
/*7964*/          OPC_RecordChild7, // #6 = $slc
/*7965*/          OPC_MoveChild7,
/*7966*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7969*/          OPC_MoveParent,
/*7970*/          OPC_EmitMergeInputChains1_0,
/*7971*/          OPC_EmitInteger, MVT::i16, 1, 
/*7974*/          OPC_EmitInteger, MVT::i1, 1, 
/*7977*/          OPC_EmitInteger, MVT::i1, 1, 
/*7980*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7983*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7986*/          OPC_EmitInteger, MVT::i1, 0, 
/*7989*/          OPC_EmitInteger, MVT::i1, 0, 
/*7992*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7995*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMAX_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 387:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMAX_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8012*/        /*Scope*/ 63, /*->8076*/
/*8013*/          OPC_CheckChild3Type, MVT::v2i32,
/*8015*/          OPC_RecordChild4, // #3 = $rsrc
/*8016*/          OPC_RecordChild5, // #4 = $r128
/*8017*/          OPC_MoveChild5,
/*8018*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8021*/          OPC_MoveParent,
/*8022*/          OPC_RecordChild6, // #5 = $da
/*8023*/          OPC_MoveChild6,
/*8024*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8027*/          OPC_MoveParent,
/*8028*/          OPC_RecordChild7, // #6 = $slc
/*8029*/          OPC_MoveChild7,
/*8030*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8033*/          OPC_MoveParent,
/*8034*/          OPC_EmitMergeInputChains1_0,
/*8035*/          OPC_EmitInteger, MVT::i16, 1, 
/*8038*/          OPC_EmitInteger, MVT::i1, 1, 
/*8041*/          OPC_EmitInteger, MVT::i1, 1, 
/*8044*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8047*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8050*/          OPC_EmitInteger, MVT::i1, 0, 
/*8053*/          OPC_EmitInteger, MVT::i1, 0, 
/*8056*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8059*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMAX_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 387:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMAX_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8076*/        /*Scope*/ 63, /*->8140*/
/*8077*/          OPC_CheckChild3Type, MVT::v4i32,
/*8079*/          OPC_RecordChild4, // #3 = $rsrc
/*8080*/          OPC_RecordChild5, // #4 = $r128
/*8081*/          OPC_MoveChild5,
/*8082*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8085*/          OPC_MoveParent,
/*8086*/          OPC_RecordChild6, // #5 = $da
/*8087*/          OPC_MoveChild6,
/*8088*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8091*/          OPC_MoveParent,
/*8092*/          OPC_RecordChild7, // #6 = $slc
/*8093*/          OPC_MoveChild7,
/*8094*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8097*/          OPC_MoveParent,
/*8098*/          OPC_EmitMergeInputChains1_0,
/*8099*/          OPC_EmitInteger, MVT::i16, 1, 
/*8102*/          OPC_EmitInteger, MVT::i1, 1, 
/*8105*/          OPC_EmitInteger, MVT::i1, 1, 
/*8108*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8111*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8114*/          OPC_EmitInteger, MVT::i1, 0, 
/*8117*/          OPC_EmitInteger, MVT::i1, 0, 
/*8120*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8123*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMAX_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 387:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMAX_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8140*/        0, /*End of Scope*/
/*8141*/      /*Scope*/ 71|128,1/*199*/, /*->8342*/
/*8143*/        OPC_CheckChild1Integer, 122|128,2/*378*/, 
/*8146*/        OPC_RecordChild2, // #1 = $vdata
/*8147*/        OPC_RecordChild3, // #2 = $addr
/*8148*/        OPC_Scope, 63, /*->8213*/ // 3 children in Scope
/*8150*/          OPC_CheckChild3Type, MVT::i32,
/*8152*/          OPC_RecordChild4, // #3 = $rsrc
/*8153*/          OPC_RecordChild5, // #4 = $r128
/*8154*/          OPC_MoveChild5,
/*8155*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8158*/          OPC_MoveParent,
/*8159*/          OPC_RecordChild6, // #5 = $da
/*8160*/          OPC_MoveChild6,
/*8161*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8164*/          OPC_MoveParent,
/*8165*/          OPC_RecordChild7, // #6 = $slc
/*8166*/          OPC_MoveChild7,
/*8167*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8170*/          OPC_MoveParent,
/*8171*/          OPC_EmitMergeInputChains1_0,
/*8172*/          OPC_EmitInteger, MVT::i16, 1, 
/*8175*/          OPC_EmitInteger, MVT::i1, 1, 
/*8178*/          OPC_EmitInteger, MVT::i1, 1, 
/*8181*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8184*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8187*/          OPC_EmitInteger, MVT::i1, 0, 
/*8190*/          OPC_EmitInteger, MVT::i1, 0, 
/*8193*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8196*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_AND_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 378:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_AND_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8213*/        /*Scope*/ 63, /*->8277*/
/*8214*/          OPC_CheckChild3Type, MVT::v2i32,
/*8216*/          OPC_RecordChild4, // #3 = $rsrc
/*8217*/          OPC_RecordChild5, // #4 = $r128
/*8218*/          OPC_MoveChild5,
/*8219*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8222*/          OPC_MoveParent,
/*8223*/          OPC_RecordChild6, // #5 = $da
/*8224*/          OPC_MoveChild6,
/*8225*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8228*/          OPC_MoveParent,
/*8229*/          OPC_RecordChild7, // #6 = $slc
/*8230*/          OPC_MoveChild7,
/*8231*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8234*/          OPC_MoveParent,
/*8235*/          OPC_EmitMergeInputChains1_0,
/*8236*/          OPC_EmitInteger, MVT::i16, 1, 
/*8239*/          OPC_EmitInteger, MVT::i1, 1, 
/*8242*/          OPC_EmitInteger, MVT::i1, 1, 
/*8245*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8248*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8251*/          OPC_EmitInteger, MVT::i1, 0, 
/*8254*/          OPC_EmitInteger, MVT::i1, 0, 
/*8257*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8260*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_AND_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 378:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_AND_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8277*/        /*Scope*/ 63, /*->8341*/
/*8278*/          OPC_CheckChild3Type, MVT::v4i32,
/*8280*/          OPC_RecordChild4, // #3 = $rsrc
/*8281*/          OPC_RecordChild5, // #4 = $r128
/*8282*/          OPC_MoveChild5,
/*8283*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8286*/          OPC_MoveParent,
/*8287*/          OPC_RecordChild6, // #5 = $da
/*8288*/          OPC_MoveChild6,
/*8289*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8292*/          OPC_MoveParent,
/*8293*/          OPC_RecordChild7, // #6 = $slc
/*8294*/          OPC_MoveChild7,
/*8295*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8298*/          OPC_MoveParent,
/*8299*/          OPC_EmitMergeInputChains1_0,
/*8300*/          OPC_EmitInteger, MVT::i16, 1, 
/*8303*/          OPC_EmitInteger, MVT::i1, 1, 
/*8306*/          OPC_EmitInteger, MVT::i1, 1, 
/*8309*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8312*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8315*/          OPC_EmitInteger, MVT::i1, 0, 
/*8318*/          OPC_EmitInteger, MVT::i1, 0, 
/*8321*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8324*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_AND_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 378:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_AND_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8341*/        0, /*End of Scope*/
/*8342*/      /*Scope*/ 71|128,1/*199*/, /*->8543*/
/*8344*/        OPC_CheckChild1Integer, 126|128,2/*382*/, 
/*8347*/        OPC_RecordChild2, // #1 = $vdata
/*8348*/        OPC_RecordChild3, // #2 = $addr
/*8349*/        OPC_Scope, 63, /*->8414*/ // 3 children in Scope
/*8351*/          OPC_CheckChild3Type, MVT::i32,
/*8353*/          OPC_RecordChild4, // #3 = $rsrc
/*8354*/          OPC_RecordChild5, // #4 = $r128
/*8355*/          OPC_MoveChild5,
/*8356*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8359*/          OPC_MoveParent,
/*8360*/          OPC_RecordChild6, // #5 = $da
/*8361*/          OPC_MoveChild6,
/*8362*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8365*/          OPC_MoveParent,
/*8366*/          OPC_RecordChild7, // #6 = $slc
/*8367*/          OPC_MoveChild7,
/*8368*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8371*/          OPC_MoveParent,
/*8372*/          OPC_EmitMergeInputChains1_0,
/*8373*/          OPC_EmitInteger, MVT::i16, 1, 
/*8376*/          OPC_EmitInteger, MVT::i1, 1, 
/*8379*/          OPC_EmitInteger, MVT::i1, 1, 
/*8382*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8385*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8388*/          OPC_EmitInteger, MVT::i1, 0, 
/*8391*/          OPC_EmitInteger, MVT::i1, 0, 
/*8394*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8397*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_OR_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 382:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_OR_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8414*/        /*Scope*/ 63, /*->8478*/
/*8415*/          OPC_CheckChild3Type, MVT::v2i32,
/*8417*/          OPC_RecordChild4, // #3 = $rsrc
/*8418*/          OPC_RecordChild5, // #4 = $r128
/*8419*/          OPC_MoveChild5,
/*8420*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8423*/          OPC_MoveParent,
/*8424*/          OPC_RecordChild6, // #5 = $da
/*8425*/          OPC_MoveChild6,
/*8426*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8429*/          OPC_MoveParent,
/*8430*/          OPC_RecordChild7, // #6 = $slc
/*8431*/          OPC_MoveChild7,
/*8432*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8435*/          OPC_MoveParent,
/*8436*/          OPC_EmitMergeInputChains1_0,
/*8437*/          OPC_EmitInteger, MVT::i16, 1, 
/*8440*/          OPC_EmitInteger, MVT::i1, 1, 
/*8443*/          OPC_EmitInteger, MVT::i1, 1, 
/*8446*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8449*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8452*/          OPC_EmitInteger, MVT::i1, 0, 
/*8455*/          OPC_EmitInteger, MVT::i1, 0, 
/*8458*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8461*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_OR_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 382:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_OR_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8478*/        /*Scope*/ 63, /*->8542*/
/*8479*/          OPC_CheckChild3Type, MVT::v4i32,
/*8481*/          OPC_RecordChild4, // #3 = $rsrc
/*8482*/          OPC_RecordChild5, // #4 = $r128
/*8483*/          OPC_MoveChild5,
/*8484*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8487*/          OPC_MoveParent,
/*8488*/          OPC_RecordChild6, // #5 = $da
/*8489*/          OPC_MoveChild6,
/*8490*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8493*/          OPC_MoveParent,
/*8494*/          OPC_RecordChild7, // #6 = $slc
/*8495*/          OPC_MoveChild7,
/*8496*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8499*/          OPC_MoveParent,
/*8500*/          OPC_EmitMergeInputChains1_0,
/*8501*/          OPC_EmitInteger, MVT::i16, 1, 
/*8504*/          OPC_EmitInteger, MVT::i1, 1, 
/*8507*/          OPC_EmitInteger, MVT::i1, 1, 
/*8510*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8513*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8516*/          OPC_EmitInteger, MVT::i1, 0, 
/*8519*/          OPC_EmitInteger, MVT::i1, 0, 
/*8522*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8525*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_OR_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 382:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_OR_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8542*/        0, /*End of Scope*/
/*8543*/      /*Scope*/ 71|128,1/*199*/, /*->8744*/
/*8545*/        OPC_CheckChild1Integer, 5|128,3/*389*/, 
/*8548*/        OPC_RecordChild2, // #1 = $vdata
/*8549*/        OPC_RecordChild3, // #2 = $addr
/*8550*/        OPC_Scope, 63, /*->8615*/ // 3 children in Scope
/*8552*/          OPC_CheckChild3Type, MVT::i32,
/*8554*/          OPC_RecordChild4, // #3 = $rsrc
/*8555*/          OPC_RecordChild5, // #4 = $r128
/*8556*/          OPC_MoveChild5,
/*8557*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8560*/          OPC_MoveParent,
/*8561*/          OPC_RecordChild6, // #5 = $da
/*8562*/          OPC_MoveChild6,
/*8563*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8566*/          OPC_MoveParent,
/*8567*/          OPC_RecordChild7, // #6 = $slc
/*8568*/          OPC_MoveChild7,
/*8569*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8572*/          OPC_MoveParent,
/*8573*/          OPC_EmitMergeInputChains1_0,
/*8574*/          OPC_EmitInteger, MVT::i16, 1, 
/*8577*/          OPC_EmitInteger, MVT::i1, 1, 
/*8580*/          OPC_EmitInteger, MVT::i1, 1, 
/*8583*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8586*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8589*/          OPC_EmitInteger, MVT::i1, 0, 
/*8592*/          OPC_EmitInteger, MVT::i1, 0, 
/*8595*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8598*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_XOR_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 389:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_XOR_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8615*/        /*Scope*/ 63, /*->8679*/
/*8616*/          OPC_CheckChild3Type, MVT::v2i32,
/*8618*/          OPC_RecordChild4, // #3 = $rsrc
/*8619*/          OPC_RecordChild5, // #4 = $r128
/*8620*/          OPC_MoveChild5,
/*8621*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8624*/          OPC_MoveParent,
/*8625*/          OPC_RecordChild6, // #5 = $da
/*8626*/          OPC_MoveChild6,
/*8627*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8630*/          OPC_MoveParent,
/*8631*/          OPC_RecordChild7, // #6 = $slc
/*8632*/          OPC_MoveChild7,
/*8633*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8636*/          OPC_MoveParent,
/*8637*/          OPC_EmitMergeInputChains1_0,
/*8638*/          OPC_EmitInteger, MVT::i16, 1, 
/*8641*/          OPC_EmitInteger, MVT::i1, 1, 
/*8644*/          OPC_EmitInteger, MVT::i1, 1, 
/*8647*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8650*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8653*/          OPC_EmitInteger, MVT::i1, 0, 
/*8656*/          OPC_EmitInteger, MVT::i1, 0, 
/*8659*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8662*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_XOR_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 389:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_XOR_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8679*/        /*Scope*/ 63, /*->8743*/
/*8680*/          OPC_CheckChild3Type, MVT::v4i32,
/*8682*/          OPC_RecordChild4, // #3 = $rsrc
/*8683*/          OPC_RecordChild5, // #4 = $r128
/*8684*/          OPC_MoveChild5,
/*8685*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8688*/          OPC_MoveParent,
/*8689*/          OPC_RecordChild6, // #5 = $da
/*8690*/          OPC_MoveChild6,
/*8691*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8694*/          OPC_MoveParent,
/*8695*/          OPC_RecordChild7, // #6 = $slc
/*8696*/          OPC_MoveChild7,
/*8697*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8700*/          OPC_MoveParent,
/*8701*/          OPC_EmitMergeInputChains1_0,
/*8702*/          OPC_EmitInteger, MVT::i16, 1, 
/*8705*/          OPC_EmitInteger, MVT::i1, 1, 
/*8708*/          OPC_EmitInteger, MVT::i1, 1, 
/*8711*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8714*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8717*/          OPC_EmitInteger, MVT::i1, 0, 
/*8720*/          OPC_EmitInteger, MVT::i1, 0, 
/*8723*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8726*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_XOR_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 389:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_XOR_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8743*/        0, /*End of Scope*/
/*8744*/      /*Scope*/ 71|128,1/*199*/, /*->8945*/
/*8746*/        OPC_CheckChild1Integer, 125|128,2/*381*/, 
/*8749*/        OPC_RecordChild2, // #1 = $vdata
/*8750*/        OPC_RecordChild3, // #2 = $addr
/*8751*/        OPC_Scope, 63, /*->8816*/ // 3 children in Scope
/*8753*/          OPC_CheckChild3Type, MVT::i32,
/*8755*/          OPC_RecordChild4, // #3 = $rsrc
/*8756*/          OPC_RecordChild5, // #4 = $r128
/*8757*/          OPC_MoveChild5,
/*8758*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8761*/          OPC_MoveParent,
/*8762*/          OPC_RecordChild6, // #5 = $da
/*8763*/          OPC_MoveChild6,
/*8764*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8767*/          OPC_MoveParent,
/*8768*/          OPC_RecordChild7, // #6 = $slc
/*8769*/          OPC_MoveChild7,
/*8770*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8773*/          OPC_MoveParent,
/*8774*/          OPC_EmitMergeInputChains1_0,
/*8775*/          OPC_EmitInteger, MVT::i16, 1, 
/*8778*/          OPC_EmitInteger, MVT::i1, 1, 
/*8781*/          OPC_EmitInteger, MVT::i1, 1, 
/*8784*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8787*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8790*/          OPC_EmitInteger, MVT::i1, 0, 
/*8793*/          OPC_EmitInteger, MVT::i1, 0, 
/*8796*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8799*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_INC_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 381:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_INC_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8816*/        /*Scope*/ 63, /*->8880*/
/*8817*/          OPC_CheckChild3Type, MVT::v2i32,
/*8819*/          OPC_RecordChild4, // #3 = $rsrc
/*8820*/          OPC_RecordChild5, // #4 = $r128
/*8821*/          OPC_MoveChild5,
/*8822*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8825*/          OPC_MoveParent,
/*8826*/          OPC_RecordChild6, // #5 = $da
/*8827*/          OPC_MoveChild6,
/*8828*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8831*/          OPC_MoveParent,
/*8832*/          OPC_RecordChild7, // #6 = $slc
/*8833*/          OPC_MoveChild7,
/*8834*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8837*/          OPC_MoveParent,
/*8838*/          OPC_EmitMergeInputChains1_0,
/*8839*/          OPC_EmitInteger, MVT::i16, 1, 
/*8842*/          OPC_EmitInteger, MVT::i1, 1, 
/*8845*/          OPC_EmitInteger, MVT::i1, 1, 
/*8848*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8851*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8854*/          OPC_EmitInteger, MVT::i1, 0, 
/*8857*/          OPC_EmitInteger, MVT::i1, 0, 
/*8860*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8863*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_INC_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 381:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_INC_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8880*/        /*Scope*/ 63, /*->8944*/
/*8881*/          OPC_CheckChild3Type, MVT::v4i32,
/*8883*/          OPC_RecordChild4, // #3 = $rsrc
/*8884*/          OPC_RecordChild5, // #4 = $r128
/*8885*/          OPC_MoveChild5,
/*8886*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8889*/          OPC_MoveParent,
/*8890*/          OPC_RecordChild6, // #5 = $da
/*8891*/          OPC_MoveChild6,
/*8892*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8895*/          OPC_MoveParent,
/*8896*/          OPC_RecordChild7, // #6 = $slc
/*8897*/          OPC_MoveChild7,
/*8898*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8901*/          OPC_MoveParent,
/*8902*/          OPC_EmitMergeInputChains1_0,
/*8903*/          OPC_EmitInteger, MVT::i16, 1, 
/*8906*/          OPC_EmitInteger, MVT::i1, 1, 
/*8909*/          OPC_EmitInteger, MVT::i1, 1, 
/*8912*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8915*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8918*/          OPC_EmitInteger, MVT::i1, 0, 
/*8921*/          OPC_EmitInteger, MVT::i1, 0, 
/*8924*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8927*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_INC_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 381:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_INC_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8944*/        0, /*End of Scope*/
/*8945*/      /*Scope*/ 71|128,1/*199*/, /*->9146*/
/*8947*/        OPC_CheckChild1Integer, 124|128,2/*380*/, 
/*8950*/        OPC_RecordChild2, // #1 = $vdata
/*8951*/        OPC_RecordChild3, // #2 = $addr
/*8952*/        OPC_Scope, 63, /*->9017*/ // 3 children in Scope
/*8954*/          OPC_CheckChild3Type, MVT::i32,
/*8956*/          OPC_RecordChild4, // #3 = $rsrc
/*8957*/          OPC_RecordChild5, // #4 = $r128
/*8958*/          OPC_MoveChild5,
/*8959*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8962*/          OPC_MoveParent,
/*8963*/          OPC_RecordChild6, // #5 = $da
/*8964*/          OPC_MoveChild6,
/*8965*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8968*/          OPC_MoveParent,
/*8969*/          OPC_RecordChild7, // #6 = $slc
/*8970*/          OPC_MoveChild7,
/*8971*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8974*/          OPC_MoveParent,
/*8975*/          OPC_EmitMergeInputChains1_0,
/*8976*/          OPC_EmitInteger, MVT::i16, 1, 
/*8979*/          OPC_EmitInteger, MVT::i1, 1, 
/*8982*/          OPC_EmitInteger, MVT::i1, 1, 
/*8985*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8988*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8991*/          OPC_EmitInteger, MVT::i1, 0, 
/*8994*/          OPC_EmitInteger, MVT::i1, 0, 
/*8997*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9000*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_DEC_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 380:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_DEC_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9017*/        /*Scope*/ 63, /*->9081*/
/*9018*/          OPC_CheckChild3Type, MVT::v2i32,
/*9020*/          OPC_RecordChild4, // #3 = $rsrc
/*9021*/          OPC_RecordChild5, // #4 = $r128
/*9022*/          OPC_MoveChild5,
/*9023*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9026*/          OPC_MoveParent,
/*9027*/          OPC_RecordChild6, // #5 = $da
/*9028*/          OPC_MoveChild6,
/*9029*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9032*/          OPC_MoveParent,
/*9033*/          OPC_RecordChild7, // #6 = $slc
/*9034*/          OPC_MoveChild7,
/*9035*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9038*/          OPC_MoveParent,
/*9039*/          OPC_EmitMergeInputChains1_0,
/*9040*/          OPC_EmitInteger, MVT::i16, 1, 
/*9043*/          OPC_EmitInteger, MVT::i1, 1, 
/*9046*/          OPC_EmitInteger, MVT::i1, 1, 
/*9049*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9052*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9055*/          OPC_EmitInteger, MVT::i1, 0, 
/*9058*/          OPC_EmitInteger, MVT::i1, 0, 
/*9061*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9064*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_DEC_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 380:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_DEC_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9081*/        /*Scope*/ 63, /*->9145*/
/*9082*/          OPC_CheckChild3Type, MVT::v4i32,
/*9084*/          OPC_RecordChild4, // #3 = $rsrc
/*9085*/          OPC_RecordChild5, // #4 = $r128
/*9086*/          OPC_MoveChild5,
/*9087*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9090*/          OPC_MoveParent,
/*9091*/          OPC_RecordChild6, // #5 = $da
/*9092*/          OPC_MoveChild6,
/*9093*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9096*/          OPC_MoveParent,
/*9097*/          OPC_RecordChild7, // #6 = $slc
/*9098*/          OPC_MoveChild7,
/*9099*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9102*/          OPC_MoveParent,
/*9103*/          OPC_EmitMergeInputChains1_0,
/*9104*/          OPC_EmitInteger, MVT::i16, 1, 
/*9107*/          OPC_EmitInteger, MVT::i1, 1, 
/*9110*/          OPC_EmitInteger, MVT::i1, 1, 
/*9113*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9116*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9119*/          OPC_EmitInteger, MVT::i1, 0, 
/*9122*/          OPC_EmitInteger, MVT::i1, 0, 
/*9125*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9128*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_DEC_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 380:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_DEC_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9145*/        0, /*End of Scope*/
/*9146*/      /*Scope*/ 40|128,2/*296*/, /*->9444*/
/*9148*/        OPC_CheckChild1Integer, 123|128,2/*379*/, 
/*9151*/        OPC_RecordChild2, // #1 = $vsrc
/*9152*/        OPC_RecordChild3, // #2 = $vcmp
/*9153*/        OPC_RecordChild4, // #3 = $addr
/*9154*/        OPC_Scope, 95, /*->9251*/ // 3 children in Scope
/*9156*/          OPC_CheckChild4Type, MVT::i32,
/*9158*/          OPC_RecordChild5, // #4 = $rsrc
/*9159*/          OPC_RecordChild6, // #5 = $r128
/*9160*/          OPC_MoveChild6,
/*9161*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9164*/          OPC_MoveParent,
/*9165*/          OPC_RecordChild7, // #6 = $da
/*9166*/          OPC_MoveChild7,
/*9167*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9170*/          OPC_MoveParent,
/*9171*/          OPC_MoveChild, 8,
/*9173*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9176*/          OPC_RecordNode, // #7 = $slc
/*9177*/          OPC_MoveParent,
/*9178*/          OPC_EmitMergeInputChains1_0,
/*9179*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*9182*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9185*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*9188*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*9199*/          OPC_EmitInteger, MVT::i16, 3, 
/*9202*/          OPC_EmitInteger, MVT::i1, 1, 
/*9205*/          OPC_EmitInteger, MVT::i1, 1, 
/*9208*/          OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9211*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9214*/          OPC_EmitInteger, MVT::i1, 0, 
/*9217*/          OPC_EmitInteger, MVT::i1, 0, 
/*9220*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9223*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_CMPSWAP_V1), 0|OPFL_Chain,
                      MVT::i64, 11/*#Ops*/, 11, 3, 4, 12, 13, 14, 15, 16, 17, 18, 19,  // Results = #20
/*9240*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9243*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::i32, 2/*#Ops*/, 20, 21, 
                  // Src: (intrinsic_w_chain:i32 379:iPTR, i32:i32:$vsrc, i32:i32:$vcmp, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (EXTRACT_SUBREG:i32 (IMAGE_ATOMIC_CMPSWAP_V1:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vsrc, sub0:i32, ?:i32:$vcmp, sub1:i32), ?:i32:$addr, ?:v8i32:$rsrc, 3:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da)), sub0:i32)
/*9251*/        /*Scope*/ 95, /*->9347*/
/*9252*/          OPC_CheckChild4Type, MVT::v2i32,
/*9254*/          OPC_RecordChild5, // #4 = $rsrc
/*9255*/          OPC_RecordChild6, // #5 = $r128
/*9256*/          OPC_MoveChild6,
/*9257*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9260*/          OPC_MoveParent,
/*9261*/          OPC_RecordChild7, // #6 = $da
/*9262*/          OPC_MoveChild7,
/*9263*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9266*/          OPC_MoveParent,
/*9267*/          OPC_MoveChild, 8,
/*9269*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9272*/          OPC_RecordNode, // #7 = $slc
/*9273*/          OPC_MoveParent,
/*9274*/          OPC_EmitMergeInputChains1_0,
/*9275*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*9278*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9281*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*9284*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*9295*/          OPC_EmitInteger, MVT::i16, 3, 
/*9298*/          OPC_EmitInteger, MVT::i1, 1, 
/*9301*/          OPC_EmitInteger, MVT::i1, 1, 
/*9304*/          OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9307*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9310*/          OPC_EmitInteger, MVT::i1, 0, 
/*9313*/          OPC_EmitInteger, MVT::i1, 0, 
/*9316*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9319*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_CMPSWAP_V2), 0|OPFL_Chain,
                      MVT::i64, 11/*#Ops*/, 11, 3, 4, 12, 13, 14, 15, 16, 17, 18, 19,  // Results = #20
/*9336*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9339*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::i32, 2/*#Ops*/, 20, 21, 
                  // Src: (intrinsic_w_chain:i32 379:iPTR, i32:i32:$vsrc, i32:i32:$vcmp, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (EXTRACT_SUBREG:i32 (IMAGE_ATOMIC_CMPSWAP_V2:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vsrc, sub0:i32, ?:i32:$vcmp, sub1:i32), ?:v2i32:$addr, ?:v8i32:$rsrc, 3:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da)), sub0:i32)
/*9347*/        /*Scope*/ 95, /*->9443*/
/*9348*/          OPC_CheckChild4Type, MVT::v4i32,
/*9350*/          OPC_RecordChild5, // #4 = $rsrc
/*9351*/          OPC_RecordChild6, // #5 = $r128
/*9352*/          OPC_MoveChild6,
/*9353*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9356*/          OPC_MoveParent,
/*9357*/          OPC_RecordChild7, // #6 = $da
/*9358*/          OPC_MoveChild7,
/*9359*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9362*/          OPC_MoveParent,
/*9363*/          OPC_MoveChild, 8,
/*9365*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9368*/          OPC_RecordNode, // #7 = $slc
/*9369*/          OPC_MoveParent,
/*9370*/          OPC_EmitMergeInputChains1_0,
/*9371*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*9374*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9377*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*9380*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*9391*/          OPC_EmitInteger, MVT::i16, 3, 
/*9394*/          OPC_EmitInteger, MVT::i1, 1, 
/*9397*/          OPC_EmitInteger, MVT::i1, 1, 
/*9400*/          OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9403*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9406*/          OPC_EmitInteger, MVT::i1, 0, 
/*9409*/          OPC_EmitInteger, MVT::i1, 0, 
/*9412*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9415*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_CMPSWAP_V4), 0|OPFL_Chain,
                      MVT::i64, 11/*#Ops*/, 11, 3, 4, 12, 13, 14, 15, 16, 17, 18, 19,  // Results = #20
/*9432*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9435*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::i32, 2/*#Ops*/, 20, 21, 
                  // Src: (intrinsic_w_chain:i32 379:iPTR, i32:i32:$vsrc, i32:i32:$vcmp, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (EXTRACT_SUBREG:i32 (IMAGE_ATOMIC_CMPSWAP_V4:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vsrc, sub0:i32, ?:i32:$vcmp, sub1:i32), ?:v4i32:$addr, ?:v8i32:$rsrc, 3:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da)), sub0:i32)
/*9443*/        0, /*End of Scope*/
/*9444*/      /*Scope*/ 22, /*->9467*/
/*9445*/        OPC_CheckChild1Integer, 107|128,3/*491*/, 
/*9448*/        OPC_RecordChild2, // #1 = $simm16
/*9449*/        OPC_MoveChild2,
/*9450*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9453*/        OPC_MoveParent,
/*9454*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9456*/        OPC_EmitMergeInputChains1_0,
/*9457*/        OPC_EmitNodeXForm, 0, 1, // as_i16imm
/*9460*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_GETREG_B32), 0|OPFL_Chain,
                    MVT::i32, 1/*#Ops*/, 2, 
                // Src: (intrinsic_w_chain:i32 491:iPTR, (imm:i32):$simm16) - Complexity = 11
                // Dst: (S_GETREG_B32:i32 (as_i16imm:i16 ?:i32:$simm16))
/*9467*/      /*Scope*/ 12, /*->9480*/
/*9468*/        OPC_CheckChild1Integer, 110|128,3/*494*/, 
/*9471*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9473*/        OPC_EmitMergeInputChains1_0,
/*9474*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (intrinsic_w_chain:i64 494:iPTR) - Complexity = 8
                // Dst: (S_MEMTIME:i64)
/*9480*/      /*Scope*/ 12, /*->9493*/
/*9481*/        OPC_CheckChild1Integer, 109|128,3/*493*/, 
/*9484*/        OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*9486*/        OPC_EmitMergeInputChains1_0,
/*9487*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMREALTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (intrinsic_w_chain:i64 493:iPTR) - Complexity = 8
                // Dst: (S_MEMREALTIME:i64)
/*9493*/      /*Scope*/ 21, /*->9515*/
/*9494*/        OPC_CheckChild1Integer, 5|128,48/*6149*/, 
/*9497*/        OPC_RecordChild2, // #1 = $vcc
/*9498*/        OPC_RecordChild3, // #2 = $target
/*9499*/        OPC_MoveChild3,
/*9500*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*9503*/        OPC_MoveParent,
/*9504*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9506*/        OPC_EmitMergeInputChains1_0,
/*9507*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_IF), 0|OPFL_Chain,
                    MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 6149:iPTR, i1:i1:$vcc, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_IF:i64 i1:i1:$vcc, (bb:Other):$target)
/*9515*/      /*Scope*/ 25, /*->9541*/
/*9516*/        OPC_CheckChild1Integer, 1|128,48/*6145*/, 
/*9519*/        OPC_RecordChild2, // #1 = $src
/*9520*/        OPC_RecordChild3, // #2 = $target
/*9521*/        OPC_MoveChild3,
/*9522*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*9525*/        OPC_MoveParent,
/*9526*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9528*/        OPC_EmitMergeInputChains1_0,
/*9529*/        OPC_EmitInteger, MVT::i1, 0, 
/*9532*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_ELSE), 0|OPFL_Chain,
                    MVT::i64, 3/*#Ops*/, 1, 2, 3, 
                // Src: (intrinsic_w_chain:i64 6145:iPTR, i64:i64:$src, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_ELSE:i64 ?:i64:$src, ?:Other:$target, 0:i1)
/*9541*/      /*Scope*/ 23|128,6/*791*/, /*->10334*/
/*9543*/        OPC_CheckChild1Integer, 6|128,3/*390*/, 
/*9546*/        OPC_RecordChild2, // #1 = $addr
/*9547*/        OPC_Scope, 27|128,1/*155*/, /*->9705*/ // 5 children in Scope
/*9550*/          OPC_CheckChild2Type, MVT::f32,
/*9552*/          OPC_RecordChild3, // #2 = $rsrc
/*9553*/          OPC_CheckChild3Type, MVT::v8i32,
/*9555*/          OPC_RecordChild4, // #3 = $sampler
/*9556*/          OPC_RecordChild5, // #4 = $dmask
/*9557*/          OPC_RecordChild6, // #5 = $unorm
/*9558*/          OPC_RecordChild7, // #6 = $glc
/*9559*/          OPC_MoveChild, 8,
/*9561*/          OPC_RecordNode, // #7 = $slc
/*9562*/          OPC_MoveParent,
/*9563*/          OPC_MoveChild, 9,
/*9565*/          OPC_RecordNode, // #8 = $lwe
/*9566*/          OPC_MoveParent,
/*9567*/          OPC_MoveChild, 10,
/*9569*/          OPC_RecordNode, // #9 = $da
/*9570*/          OPC_MoveParent,
/*9571*/          OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->9616
/*9574*/            OPC_EmitMergeInputChains1_0,
/*9575*/            OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*9578*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9581*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9584*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9587*/            OPC_EmitInteger, MVT::i1, 0, 
/*9590*/            OPC_EmitInteger, MVT::i1, 0, 
/*9593*/            OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*9596*/            OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*9599*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 390:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*9616*/          /*SwitchType*/ 42, MVT::v2f32,// ->9660
/*9618*/            OPC_EmitMergeInputChains1_0,
/*9619*/            OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*9622*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9625*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9628*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9631*/            OPC_EmitInteger, MVT::i1, 0, 
/*9634*/            OPC_EmitInteger, MVT::i1, 0, 
/*9637*/            OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*9640*/            OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*9643*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 390:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*9660*/          /*SwitchType*/ 42, MVT::v4f32,// ->9704
/*9662*/            OPC_EmitMergeInputChains1_0,
/*9663*/            OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*9666*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9669*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9672*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9675*/            OPC_EmitInteger, MVT::i1, 0, 
/*9678*/            OPC_EmitInteger, MVT::i1, 0, 
/*9681*/            OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*9684*/            OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*9687*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 390:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*9704*/          0, // EndSwitchType
/*9705*/        /*Scope*/ 27|128,1/*155*/, /*->9862*/
/*9707*/          OPC_CheckChild2Type, MVT::v2f32,
/*9709*/          OPC_RecordChild3, // #2 = $rsrc
/*9710*/          OPC_CheckChild3Type, MVT::v8i32,
/*9712*/          OPC_RecordChild4, // #3 = $sampler
/*9713*/          OPC_RecordChild5, // #4 = $dmask
/*9714*/          OPC_RecordChild6, // #5 = $unorm
/*9715*/          OPC_RecordChild7, // #6 = $glc
/*9716*/          OPC_MoveChild, 8,
/*9718*/          OPC_RecordNode, // #7 = $slc
/*9719*/          OPC_MoveParent,
/*9720*/          OPC_MoveChild, 9,
/*9722*/          OPC_RecordNode, // #8 = $lwe
/*9723*/          OPC_MoveParent,
/*9724*/          OPC_MoveChild, 10,
/*9726*/          OPC_RecordNode, // #9 = $da
/*9727*/          OPC_MoveParent,
/*9728*/          OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->9773
/*9731*/            OPC_EmitMergeInputChains1_0,
/*9732*/            OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*9735*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9738*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9741*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9744*/            OPC_EmitInteger, MVT::i1, 0, 
/*9747*/            OPC_EmitInteger, MVT::i1, 0, 
/*9750*/            OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*9753*/            OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*9756*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 390:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*9773*/          /*SwitchType*/ 42, MVT::v2f32,// ->9817
/*9775*/            OPC_EmitMergeInputChains1_0,
/*9776*/            OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*9779*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9782*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9785*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9788*/            OPC_EmitInteger, MVT::i1, 0, 
/*9791*/            OPC_EmitInteger, MVT::i1, 0, 
/*9794*/            OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*9797*/            OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*9800*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 390:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*9817*/          /*SwitchType*/ 42, MVT::v4f32,// ->9861
/*9819*/            OPC_EmitMergeInputChains1_0,
/*9820*/            OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*9823*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9826*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9829*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9832*/            OPC_EmitInteger, MVT::i1, 0, 
/*9835*/            OPC_EmitInteger, MVT::i1, 0, 
/*9838*/            OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*9841*/            OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*9844*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 390:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*9861*/          0, // EndSwitchType
/*9862*/        /*Scope*/ 27|128,1/*155*/, /*->10019*/
/*9864*/          OPC_CheckChild2Type, MVT::v4f32,
/*9866*/          OPC_RecordChild3, // #2 = $rsrc
/*9867*/          OPC_CheckChild3Type, MVT::v8i32,
/*9869*/          OPC_RecordChild4, // #3 = $sampler
/*9870*/          OPC_RecordChild5, // #4 = $dmask
/*9871*/          OPC_RecordChild6, // #5 = $unorm
/*9872*/          OPC_RecordChild7, // #6 = $glc
/*9873*/          OPC_MoveChild, 8,
/*9875*/          OPC_RecordNode, // #7 = $slc
/*9876*/          OPC_MoveParent,
/*9877*/          OPC_MoveChild, 9,
/*9879*/          OPC_RecordNode, // #8 = $lwe
/*9880*/          OPC_MoveParent,
/*9881*/          OPC_MoveChild, 10,
/*9883*/          OPC_RecordNode, // #9 = $da
/*9884*/          OPC_MoveParent,
/*9885*/          OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->9930
/*9888*/            OPC_EmitMergeInputChains1_0,
/*9889*/            OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*9892*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9895*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9898*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9901*/            OPC_EmitInteger, MVT::i1, 0, 
/*9904*/            OPC_EmitInteger, MVT::i1, 0, 
/*9907*/            OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*9910*/            OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*9913*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 390:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*9930*/          /*SwitchType*/ 42, MVT::v2f32,// ->9974
/*9932*/            OPC_EmitMergeInputChains1_0,
/*9933*/            OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*9936*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9939*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9942*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9945*/            OPC_EmitInteger, MVT::i1, 0, 
/*9948*/            OPC_EmitInteger, MVT::i1, 0, 
/*9951*/            OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*9954*/            OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*9957*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 390:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*9974*/          /*SwitchType*/ 42, MVT::v4f32,// ->10018
/*9976*/            OPC_EmitMergeInputChains1_0,
/*9977*/            OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*9980*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9983*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9986*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9989*/            OPC_EmitInteger, MVT::i1, 0, 
/*9992*/            OPC_EmitInteger, MVT::i1, 0, 
/*9995*/            OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*9998*/            OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10001*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 390:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10018*/         0, // EndSwitchType
/*10019*/       /*Scope*/ 27|128,1/*155*/, /*->10176*/
/*10021*/         OPC_CheckChild2Type, MVT::v8f32,
/*10023*/         OPC_RecordChild3, // #2 = $rsrc
/*10024*/         OPC_CheckChild3Type, MVT::v8i32,
/*10026*/         OPC_RecordChild4, // #3 = $sampler
/*10027*/         OPC_RecordChild5, // #4 = $dmask
/*10028*/         OPC_RecordChild6, // #5 = $unorm
/*10029*/         OPC_RecordChild7, // #6 = $glc
/*10030*/         OPC_MoveChild, 8,
/*10032*/         OPC_RecordNode, // #7 = $slc
/*10033*/         OPC_MoveParent,
/*10034*/         OPC_MoveChild, 9,
/*10036*/         OPC_RecordNode, // #8 = $lwe
/*10037*/         OPC_MoveParent,
/*10038*/         OPC_MoveChild, 10,
/*10040*/         OPC_RecordNode, // #9 = $da
/*10041*/         OPC_MoveParent,
/*10042*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10087
/*10045*/           OPC_EmitMergeInputChains1_0,
/*10046*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10049*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10052*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10055*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10058*/           OPC_EmitInteger, MVT::i1, 0, 
/*10061*/           OPC_EmitInteger, MVT::i1, 0, 
/*10064*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10067*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10070*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 390:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10087*/         /*SwitchType*/ 42, MVT::v2f32,// ->10131
/*10089*/           OPC_EmitMergeInputChains1_0,
/*10090*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10093*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10096*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10099*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10102*/           OPC_EmitInteger, MVT::i1, 0, 
/*10105*/           OPC_EmitInteger, MVT::i1, 0, 
/*10108*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10111*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10114*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 390:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10131*/         /*SwitchType*/ 42, MVT::v4f32,// ->10175
/*10133*/           OPC_EmitMergeInputChains1_0,
/*10134*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10137*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10140*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10143*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10146*/           OPC_EmitInteger, MVT::i1, 0, 
/*10149*/           OPC_EmitInteger, MVT::i1, 0, 
/*10152*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10155*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10158*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 390:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10175*/         0, // EndSwitchType
/*10176*/       /*Scope*/ 27|128,1/*155*/, /*->10333*/
/*10178*/         OPC_CheckChild2Type, MVT::v16f32,
/*10180*/         OPC_RecordChild3, // #2 = $rsrc
/*10181*/         OPC_CheckChild3Type, MVT::v8i32,
/*10183*/         OPC_RecordChild4, // #3 = $sampler
/*10184*/         OPC_RecordChild5, // #4 = $dmask
/*10185*/         OPC_RecordChild6, // #5 = $unorm
/*10186*/         OPC_RecordChild7, // #6 = $glc
/*10187*/         OPC_MoveChild, 8,
/*10189*/         OPC_RecordNode, // #7 = $slc
/*10190*/         OPC_MoveParent,
/*10191*/         OPC_MoveChild, 9,
/*10193*/         OPC_RecordNode, // #8 = $lwe
/*10194*/         OPC_MoveParent,
/*10195*/         OPC_MoveChild, 10,
/*10197*/         OPC_RecordNode, // #9 = $da
/*10198*/         OPC_MoveParent,
/*10199*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10244
/*10202*/           OPC_EmitMergeInputChains1_0,
/*10203*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10206*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10209*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10212*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10215*/           OPC_EmitInteger, MVT::i1, 0, 
/*10218*/           OPC_EmitInteger, MVT::i1, 0, 
/*10221*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10224*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10227*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 390:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10244*/         /*SwitchType*/ 42, MVT::v2f32,// ->10288
/*10246*/           OPC_EmitMergeInputChains1_0,
/*10247*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10250*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10253*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10256*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10259*/           OPC_EmitInteger, MVT::i1, 0, 
/*10262*/           OPC_EmitInteger, MVT::i1, 0, 
/*10265*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10268*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10271*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 390:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10288*/         /*SwitchType*/ 42, MVT::v4f32,// ->10332
/*10290*/           OPC_EmitMergeInputChains1_0,
/*10291*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10294*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10297*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10300*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10303*/           OPC_EmitInteger, MVT::i1, 0, 
/*10306*/           OPC_EmitInteger, MVT::i1, 0, 
/*10309*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10312*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10315*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 390:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10332*/         0, // EndSwitchType
/*10333*/       0, /*End of Scope*/
/*10334*/     /*Scope*/ 23|128,6/*791*/, /*->11127*/
/*10336*/       OPC_CheckChild1Integer, 23|128,3/*407*/, 
/*10339*/       OPC_RecordChild2, // #1 = $addr
/*10340*/       OPC_Scope, 27|128,1/*155*/, /*->10498*/ // 5 children in Scope
/*10343*/         OPC_CheckChild2Type, MVT::f32,
/*10345*/         OPC_RecordChild3, // #2 = $rsrc
/*10346*/         OPC_CheckChild3Type, MVT::v8i32,
/*10348*/         OPC_RecordChild4, // #3 = $sampler
/*10349*/         OPC_RecordChild5, // #4 = $dmask
/*10350*/         OPC_RecordChild6, // #5 = $unorm
/*10351*/         OPC_RecordChild7, // #6 = $glc
/*10352*/         OPC_MoveChild, 8,
/*10354*/         OPC_RecordNode, // #7 = $slc
/*10355*/         OPC_MoveParent,
/*10356*/         OPC_MoveChild, 9,
/*10358*/         OPC_RecordNode, // #8 = $lwe
/*10359*/         OPC_MoveParent,
/*10360*/         OPC_MoveChild, 10,
/*10362*/         OPC_RecordNode, // #9 = $da
/*10363*/         OPC_MoveParent,
/*10364*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10409
/*10367*/           OPC_EmitMergeInputChains1_0,
/*10368*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10371*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10374*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10377*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10380*/           OPC_EmitInteger, MVT::i1, 0, 
/*10383*/           OPC_EmitInteger, MVT::i1, 0, 
/*10386*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10389*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10392*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 407:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10409*/         /*SwitchType*/ 42, MVT::v2f32,// ->10453
/*10411*/           OPC_EmitMergeInputChains1_0,
/*10412*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10415*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10418*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10421*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10424*/           OPC_EmitInteger, MVT::i1, 0, 
/*10427*/           OPC_EmitInteger, MVT::i1, 0, 
/*10430*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10433*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10436*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 407:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10453*/         /*SwitchType*/ 42, MVT::v4f32,// ->10497
/*10455*/           OPC_EmitMergeInputChains1_0,
/*10456*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10459*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10462*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10465*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10468*/           OPC_EmitInteger, MVT::i1, 0, 
/*10471*/           OPC_EmitInteger, MVT::i1, 0, 
/*10474*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10477*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10480*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 407:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10497*/         0, // EndSwitchType
/*10498*/       /*Scope*/ 27|128,1/*155*/, /*->10655*/
/*10500*/         OPC_CheckChild2Type, MVT::v2f32,
/*10502*/         OPC_RecordChild3, // #2 = $rsrc
/*10503*/         OPC_CheckChild3Type, MVT::v8i32,
/*10505*/         OPC_RecordChild4, // #3 = $sampler
/*10506*/         OPC_RecordChild5, // #4 = $dmask
/*10507*/         OPC_RecordChild6, // #5 = $unorm
/*10508*/         OPC_RecordChild7, // #6 = $glc
/*10509*/         OPC_MoveChild, 8,
/*10511*/         OPC_RecordNode, // #7 = $slc
/*10512*/         OPC_MoveParent,
/*10513*/         OPC_MoveChild, 9,
/*10515*/         OPC_RecordNode, // #8 = $lwe
/*10516*/         OPC_MoveParent,
/*10517*/         OPC_MoveChild, 10,
/*10519*/         OPC_RecordNode, // #9 = $da
/*10520*/         OPC_MoveParent,
/*10521*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10566
/*10524*/           OPC_EmitMergeInputChains1_0,
/*10525*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10528*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10531*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10534*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10537*/           OPC_EmitInteger, MVT::i1, 0, 
/*10540*/           OPC_EmitInteger, MVT::i1, 0, 
/*10543*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10546*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10549*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 407:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10566*/         /*SwitchType*/ 42, MVT::v2f32,// ->10610
/*10568*/           OPC_EmitMergeInputChains1_0,
/*10569*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10572*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10575*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10578*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10581*/           OPC_EmitInteger, MVT::i1, 0, 
/*10584*/           OPC_EmitInteger, MVT::i1, 0, 
/*10587*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10590*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10593*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 407:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10610*/         /*SwitchType*/ 42, MVT::v4f32,// ->10654
/*10612*/           OPC_EmitMergeInputChains1_0,
/*10613*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10616*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10619*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10622*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10625*/           OPC_EmitInteger, MVT::i1, 0, 
/*10628*/           OPC_EmitInteger, MVT::i1, 0, 
/*10631*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10634*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10637*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 407:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10654*/         0, // EndSwitchType
/*10655*/       /*Scope*/ 27|128,1/*155*/, /*->10812*/
/*10657*/         OPC_CheckChild2Type, MVT::v4f32,
/*10659*/         OPC_RecordChild3, // #2 = $rsrc
/*10660*/         OPC_CheckChild3Type, MVT::v8i32,
/*10662*/         OPC_RecordChild4, // #3 = $sampler
/*10663*/         OPC_RecordChild5, // #4 = $dmask
/*10664*/         OPC_RecordChild6, // #5 = $unorm
/*10665*/         OPC_RecordChild7, // #6 = $glc
/*10666*/         OPC_MoveChild, 8,
/*10668*/         OPC_RecordNode, // #7 = $slc
/*10669*/         OPC_MoveParent,
/*10670*/         OPC_MoveChild, 9,
/*10672*/         OPC_RecordNode, // #8 = $lwe
/*10673*/         OPC_MoveParent,
/*10674*/         OPC_MoveChild, 10,
/*10676*/         OPC_RecordNode, // #9 = $da
/*10677*/         OPC_MoveParent,
/*10678*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10723
/*10681*/           OPC_EmitMergeInputChains1_0,
/*10682*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10685*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10688*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10691*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10694*/           OPC_EmitInteger, MVT::i1, 0, 
/*10697*/           OPC_EmitInteger, MVT::i1, 0, 
/*10700*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10703*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10706*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 407:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10723*/         /*SwitchType*/ 42, MVT::v2f32,// ->10767
/*10725*/           OPC_EmitMergeInputChains1_0,
/*10726*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10729*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10732*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10735*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10738*/           OPC_EmitInteger, MVT::i1, 0, 
/*10741*/           OPC_EmitInteger, MVT::i1, 0, 
/*10744*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10747*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10750*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 407:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10767*/         /*SwitchType*/ 42, MVT::v4f32,// ->10811
/*10769*/           OPC_EmitMergeInputChains1_0,
/*10770*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10773*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10776*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10779*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10782*/           OPC_EmitInteger, MVT::i1, 0, 
/*10785*/           OPC_EmitInteger, MVT::i1, 0, 
/*10788*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10791*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10794*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 407:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10811*/         0, // EndSwitchType
/*10812*/       /*Scope*/ 27|128,1/*155*/, /*->10969*/
/*10814*/         OPC_CheckChild2Type, MVT::v8f32,
/*10816*/         OPC_RecordChild3, // #2 = $rsrc
/*10817*/         OPC_CheckChild3Type, MVT::v8i32,
/*10819*/         OPC_RecordChild4, // #3 = $sampler
/*10820*/         OPC_RecordChild5, // #4 = $dmask
/*10821*/         OPC_RecordChild6, // #5 = $unorm
/*10822*/         OPC_RecordChild7, // #6 = $glc
/*10823*/         OPC_MoveChild, 8,
/*10825*/         OPC_RecordNode, // #7 = $slc
/*10826*/         OPC_MoveParent,
/*10827*/         OPC_MoveChild, 9,
/*10829*/         OPC_RecordNode, // #8 = $lwe
/*10830*/         OPC_MoveParent,
/*10831*/         OPC_MoveChild, 10,
/*10833*/         OPC_RecordNode, // #9 = $da
/*10834*/         OPC_MoveParent,
/*10835*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10880
/*10838*/           OPC_EmitMergeInputChains1_0,
/*10839*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10842*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10845*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10848*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10851*/           OPC_EmitInteger, MVT::i1, 0, 
/*10854*/           OPC_EmitInteger, MVT::i1, 0, 
/*10857*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10860*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10863*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 407:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10880*/         /*SwitchType*/ 42, MVT::v2f32,// ->10924
/*10882*/           OPC_EmitMergeInputChains1_0,
/*10883*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10886*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10889*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10892*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10895*/           OPC_EmitInteger, MVT::i1, 0, 
/*10898*/           OPC_EmitInteger, MVT::i1, 0, 
/*10901*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10904*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10907*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 407:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10924*/         /*SwitchType*/ 42, MVT::v4f32,// ->10968
/*10926*/           OPC_EmitMergeInputChains1_0,
/*10927*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10930*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10933*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10936*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10939*/           OPC_EmitInteger, MVT::i1, 0, 
/*10942*/           OPC_EmitInteger, MVT::i1, 0, 
/*10945*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10948*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10951*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 407:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10968*/         0, // EndSwitchType
/*10969*/       /*Scope*/ 27|128,1/*155*/, /*->11126*/
/*10971*/         OPC_CheckChild2Type, MVT::v16f32,
/*10973*/         OPC_RecordChild3, // #2 = $rsrc
/*10974*/         OPC_CheckChild3Type, MVT::v8i32,
/*10976*/         OPC_RecordChild4, // #3 = $sampler
/*10977*/         OPC_RecordChild5, // #4 = $dmask
/*10978*/         OPC_RecordChild6, // #5 = $unorm
/*10979*/         OPC_RecordChild7, // #6 = $glc
/*10980*/         OPC_MoveChild, 8,
/*10982*/         OPC_RecordNode, // #7 = $slc
/*10983*/         OPC_MoveParent,
/*10984*/         OPC_MoveChild, 9,
/*10986*/         OPC_RecordNode, // #8 = $lwe
/*10987*/         OPC_MoveParent,
/*10988*/         OPC_MoveChild, 10,
/*10990*/         OPC_RecordNode, // #9 = $da
/*10991*/         OPC_MoveParent,
/*10992*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11037
/*10995*/           OPC_EmitMergeInputChains1_0,
/*10996*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10999*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11002*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11005*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11008*/           OPC_EmitInteger, MVT::i1, 0, 
/*11011*/           OPC_EmitInteger, MVT::i1, 0, 
/*11014*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11017*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11020*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 407:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11037*/         /*SwitchType*/ 42, MVT::v2f32,// ->11081
/*11039*/           OPC_EmitMergeInputChains1_0,
/*11040*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11043*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11046*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11049*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11052*/           OPC_EmitInteger, MVT::i1, 0, 
/*11055*/           OPC_EmitInteger, MVT::i1, 0, 
/*11058*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11061*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11064*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 407:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11081*/         /*SwitchType*/ 42, MVT::v4f32,// ->11125
/*11083*/           OPC_EmitMergeInputChains1_0,
/*11084*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11087*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11090*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11093*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11096*/           OPC_EmitInteger, MVT::i1, 0, 
/*11099*/           OPC_EmitInteger, MVT::i1, 0, 
/*11102*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11105*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11108*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 407:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11125*/         0, // EndSwitchType
/*11126*/       0, /*End of Scope*/
/*11127*/     /*Scope*/ 23|128,6/*791*/, /*->11920*/
/*11129*/       OPC_CheckChild1Integer, 25|128,3/*409*/, 
/*11132*/       OPC_RecordChild2, // #1 = $addr
/*11133*/       OPC_Scope, 27|128,1/*155*/, /*->11291*/ // 5 children in Scope
/*11136*/         OPC_CheckChild2Type, MVT::f32,
/*11138*/         OPC_RecordChild3, // #2 = $rsrc
/*11139*/         OPC_CheckChild3Type, MVT::v8i32,
/*11141*/         OPC_RecordChild4, // #3 = $sampler
/*11142*/         OPC_RecordChild5, // #4 = $dmask
/*11143*/         OPC_RecordChild6, // #5 = $unorm
/*11144*/         OPC_RecordChild7, // #6 = $glc
/*11145*/         OPC_MoveChild, 8,
/*11147*/         OPC_RecordNode, // #7 = $slc
/*11148*/         OPC_MoveParent,
/*11149*/         OPC_MoveChild, 9,
/*11151*/         OPC_RecordNode, // #8 = $lwe
/*11152*/         OPC_MoveParent,
/*11153*/         OPC_MoveChild, 10,
/*11155*/         OPC_RecordNode, // #9 = $da
/*11156*/         OPC_MoveParent,
/*11157*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11202
/*11160*/           OPC_EmitMergeInputChains1_0,
/*11161*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11164*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11167*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11170*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11173*/           OPC_EmitInteger, MVT::i1, 0, 
/*11176*/           OPC_EmitInteger, MVT::i1, 0, 
/*11179*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11182*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11185*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 409:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11202*/         /*SwitchType*/ 42, MVT::v2f32,// ->11246
/*11204*/           OPC_EmitMergeInputChains1_0,
/*11205*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11208*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11211*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11214*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11217*/           OPC_EmitInteger, MVT::i1, 0, 
/*11220*/           OPC_EmitInteger, MVT::i1, 0, 
/*11223*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11226*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11229*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 409:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11246*/         /*SwitchType*/ 42, MVT::v4f32,// ->11290
/*11248*/           OPC_EmitMergeInputChains1_0,
/*11249*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11252*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11255*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11258*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11261*/           OPC_EmitInteger, MVT::i1, 0, 
/*11264*/           OPC_EmitInteger, MVT::i1, 0, 
/*11267*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11270*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11273*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 409:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11290*/         0, // EndSwitchType
/*11291*/       /*Scope*/ 27|128,1/*155*/, /*->11448*/
/*11293*/         OPC_CheckChild2Type, MVT::v2f32,
/*11295*/         OPC_RecordChild3, // #2 = $rsrc
/*11296*/         OPC_CheckChild3Type, MVT::v8i32,
/*11298*/         OPC_RecordChild4, // #3 = $sampler
/*11299*/         OPC_RecordChild5, // #4 = $dmask
/*11300*/         OPC_RecordChild6, // #5 = $unorm
/*11301*/         OPC_RecordChild7, // #6 = $glc
/*11302*/         OPC_MoveChild, 8,
/*11304*/         OPC_RecordNode, // #7 = $slc
/*11305*/         OPC_MoveParent,
/*11306*/         OPC_MoveChild, 9,
/*11308*/         OPC_RecordNode, // #8 = $lwe
/*11309*/         OPC_MoveParent,
/*11310*/         OPC_MoveChild, 10,
/*11312*/         OPC_RecordNode, // #9 = $da
/*11313*/         OPC_MoveParent,
/*11314*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11359
/*11317*/           OPC_EmitMergeInputChains1_0,
/*11318*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11321*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11324*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11327*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11330*/           OPC_EmitInteger, MVT::i1, 0, 
/*11333*/           OPC_EmitInteger, MVT::i1, 0, 
/*11336*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11339*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11342*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 409:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11359*/         /*SwitchType*/ 42, MVT::v2f32,// ->11403
/*11361*/           OPC_EmitMergeInputChains1_0,
/*11362*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11365*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11368*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11371*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11374*/           OPC_EmitInteger, MVT::i1, 0, 
/*11377*/           OPC_EmitInteger, MVT::i1, 0, 
/*11380*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11383*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11386*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 409:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11403*/         /*SwitchType*/ 42, MVT::v4f32,// ->11447
/*11405*/           OPC_EmitMergeInputChains1_0,
/*11406*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11409*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11412*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11415*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11418*/           OPC_EmitInteger, MVT::i1, 0, 
/*11421*/           OPC_EmitInteger, MVT::i1, 0, 
/*11424*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11427*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11430*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 409:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11447*/         0, // EndSwitchType
/*11448*/       /*Scope*/ 27|128,1/*155*/, /*->11605*/
/*11450*/         OPC_CheckChild2Type, MVT::v4f32,
/*11452*/         OPC_RecordChild3, // #2 = $rsrc
/*11453*/         OPC_CheckChild3Type, MVT::v8i32,
/*11455*/         OPC_RecordChild4, // #3 = $sampler
/*11456*/         OPC_RecordChild5, // #4 = $dmask
/*11457*/         OPC_RecordChild6, // #5 = $unorm
/*11458*/         OPC_RecordChild7, // #6 = $glc
/*11459*/         OPC_MoveChild, 8,
/*11461*/         OPC_RecordNode, // #7 = $slc
/*11462*/         OPC_MoveParent,
/*11463*/         OPC_MoveChild, 9,
/*11465*/         OPC_RecordNode, // #8 = $lwe
/*11466*/         OPC_MoveParent,
/*11467*/         OPC_MoveChild, 10,
/*11469*/         OPC_RecordNode, // #9 = $da
/*11470*/         OPC_MoveParent,
/*11471*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11516
/*11474*/           OPC_EmitMergeInputChains1_0,
/*11475*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11478*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11481*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11484*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11487*/           OPC_EmitInteger, MVT::i1, 0, 
/*11490*/           OPC_EmitInteger, MVT::i1, 0, 
/*11493*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11496*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11499*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 409:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11516*/         /*SwitchType*/ 42, MVT::v2f32,// ->11560
/*11518*/           OPC_EmitMergeInputChains1_0,
/*11519*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11522*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11525*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11528*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11531*/           OPC_EmitInteger, MVT::i1, 0, 
/*11534*/           OPC_EmitInteger, MVT::i1, 0, 
/*11537*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11540*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11543*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 409:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11560*/         /*SwitchType*/ 42, MVT::v4f32,// ->11604
/*11562*/           OPC_EmitMergeInputChains1_0,
/*11563*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11566*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11569*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11572*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11575*/           OPC_EmitInteger, MVT::i1, 0, 
/*11578*/           OPC_EmitInteger, MVT::i1, 0, 
/*11581*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11584*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11587*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 409:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11604*/         0, // EndSwitchType
/*11605*/       /*Scope*/ 27|128,1/*155*/, /*->11762*/
/*11607*/         OPC_CheckChild2Type, MVT::v8f32,
/*11609*/         OPC_RecordChild3, // #2 = $rsrc
/*11610*/         OPC_CheckChild3Type, MVT::v8i32,
/*11612*/         OPC_RecordChild4, // #3 = $sampler
/*11613*/         OPC_RecordChild5, // #4 = $dmask
/*11614*/         OPC_RecordChild6, // #5 = $unorm
/*11615*/         OPC_RecordChild7, // #6 = $glc
/*11616*/         OPC_MoveChild, 8,
/*11618*/         OPC_RecordNode, // #7 = $slc
/*11619*/         OPC_MoveParent,
/*11620*/         OPC_MoveChild, 9,
/*11622*/         OPC_RecordNode, // #8 = $lwe
/*11623*/         OPC_MoveParent,
/*11624*/         OPC_MoveChild, 10,
/*11626*/         OPC_RecordNode, // #9 = $da
/*11627*/         OPC_MoveParent,
/*11628*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11673
/*11631*/           OPC_EmitMergeInputChains1_0,
/*11632*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11635*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11638*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11641*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11644*/           OPC_EmitInteger, MVT::i1, 0, 
/*11647*/           OPC_EmitInteger, MVT::i1, 0, 
/*11650*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11653*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11656*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 409:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11673*/         /*SwitchType*/ 42, MVT::v2f32,// ->11717
/*11675*/           OPC_EmitMergeInputChains1_0,
/*11676*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11679*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11682*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11685*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11688*/           OPC_EmitInteger, MVT::i1, 0, 
/*11691*/           OPC_EmitInteger, MVT::i1, 0, 
/*11694*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11697*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11700*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 409:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11717*/         /*SwitchType*/ 42, MVT::v4f32,// ->11761
/*11719*/           OPC_EmitMergeInputChains1_0,
/*11720*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11723*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11726*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11729*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11732*/           OPC_EmitInteger, MVT::i1, 0, 
/*11735*/           OPC_EmitInteger, MVT::i1, 0, 
/*11738*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11741*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11744*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 409:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11761*/         0, // EndSwitchType
/*11762*/       /*Scope*/ 27|128,1/*155*/, /*->11919*/
/*11764*/         OPC_CheckChild2Type, MVT::v16f32,
/*11766*/         OPC_RecordChild3, // #2 = $rsrc
/*11767*/         OPC_CheckChild3Type, MVT::v8i32,
/*11769*/         OPC_RecordChild4, // #3 = $sampler
/*11770*/         OPC_RecordChild5, // #4 = $dmask
/*11771*/         OPC_RecordChild6, // #5 = $unorm
/*11772*/         OPC_RecordChild7, // #6 = $glc
/*11773*/         OPC_MoveChild, 8,
/*11775*/         OPC_RecordNode, // #7 = $slc
/*11776*/         OPC_MoveParent,
/*11777*/         OPC_MoveChild, 9,
/*11779*/         OPC_RecordNode, // #8 = $lwe
/*11780*/         OPC_MoveParent,
/*11781*/         OPC_MoveChild, 10,
/*11783*/         OPC_RecordNode, // #9 = $da
/*11784*/         OPC_MoveParent,
/*11785*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11830
/*11788*/           OPC_EmitMergeInputChains1_0,
/*11789*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11792*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11795*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11798*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11801*/           OPC_EmitInteger, MVT::i1, 0, 
/*11804*/           OPC_EmitInteger, MVT::i1, 0, 
/*11807*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11810*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11813*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 409:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11830*/         /*SwitchType*/ 42, MVT::v2f32,// ->11874
/*11832*/           OPC_EmitMergeInputChains1_0,
/*11833*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11836*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11839*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11842*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11845*/           OPC_EmitInteger, MVT::i1, 0, 
/*11848*/           OPC_EmitInteger, MVT::i1, 0, 
/*11851*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11854*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11857*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 409:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11874*/         /*SwitchType*/ 42, MVT::v4f32,// ->11918
/*11876*/           OPC_EmitMergeInputChains1_0,
/*11877*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11880*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11883*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11886*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11889*/           OPC_EmitInteger, MVT::i1, 0, 
/*11892*/           OPC_EmitInteger, MVT::i1, 0, 
/*11895*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11898*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11901*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 409:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11918*/         0, // EndSwitchType
/*11919*/       0, /*End of Scope*/
/*11920*/     /*Scope*/ 23|128,6/*791*/, /*->12713*/
/*11922*/       OPC_CheckChild1Integer, 7|128,3/*391*/, 
/*11925*/       OPC_RecordChild2, // #1 = $addr
/*11926*/       OPC_Scope, 27|128,1/*155*/, /*->12084*/ // 5 children in Scope
/*11929*/         OPC_CheckChild2Type, MVT::f32,
/*11931*/         OPC_RecordChild3, // #2 = $rsrc
/*11932*/         OPC_CheckChild3Type, MVT::v8i32,
/*11934*/         OPC_RecordChild4, // #3 = $sampler
/*11935*/         OPC_RecordChild5, // #4 = $dmask
/*11936*/         OPC_RecordChild6, // #5 = $unorm
/*11937*/         OPC_RecordChild7, // #6 = $glc
/*11938*/         OPC_MoveChild, 8,
/*11940*/         OPC_RecordNode, // #7 = $slc
/*11941*/         OPC_MoveParent,
/*11942*/         OPC_MoveChild, 9,
/*11944*/         OPC_RecordNode, // #8 = $lwe
/*11945*/         OPC_MoveParent,
/*11946*/         OPC_MoveChild, 10,
/*11948*/         OPC_RecordNode, // #9 = $da
/*11949*/         OPC_MoveParent,
/*11950*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11995
/*11953*/           OPC_EmitMergeInputChains1_0,
/*11954*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11957*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11960*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11963*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11966*/           OPC_EmitInteger, MVT::i1, 0, 
/*11969*/           OPC_EmitInteger, MVT::i1, 0, 
/*11972*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11975*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11978*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 391:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11995*/         /*SwitchType*/ 42, MVT::v2f32,// ->12039
/*11997*/           OPC_EmitMergeInputChains1_0,
/*11998*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12001*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12004*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12007*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12010*/           OPC_EmitInteger, MVT::i1, 0, 
/*12013*/           OPC_EmitInteger, MVT::i1, 0, 
/*12016*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12019*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12022*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 391:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12039*/         /*SwitchType*/ 42, MVT::v4f32,// ->12083
/*12041*/           OPC_EmitMergeInputChains1_0,
/*12042*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12045*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12048*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12051*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12054*/           OPC_EmitInteger, MVT::i1, 0, 
/*12057*/           OPC_EmitInteger, MVT::i1, 0, 
/*12060*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12063*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12066*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 391:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12083*/         0, // EndSwitchType
/*12084*/       /*Scope*/ 27|128,1/*155*/, /*->12241*/
/*12086*/         OPC_CheckChild2Type, MVT::v2f32,
/*12088*/         OPC_RecordChild3, // #2 = $rsrc
/*12089*/         OPC_CheckChild3Type, MVT::v8i32,
/*12091*/         OPC_RecordChild4, // #3 = $sampler
/*12092*/         OPC_RecordChild5, // #4 = $dmask
/*12093*/         OPC_RecordChild6, // #5 = $unorm
/*12094*/         OPC_RecordChild7, // #6 = $glc
/*12095*/         OPC_MoveChild, 8,
/*12097*/         OPC_RecordNode, // #7 = $slc
/*12098*/         OPC_MoveParent,
/*12099*/         OPC_MoveChild, 9,
/*12101*/         OPC_RecordNode, // #8 = $lwe
/*12102*/         OPC_MoveParent,
/*12103*/         OPC_MoveChild, 10,
/*12105*/         OPC_RecordNode, // #9 = $da
/*12106*/         OPC_MoveParent,
/*12107*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12152
/*12110*/           OPC_EmitMergeInputChains1_0,
/*12111*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12114*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12117*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12120*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12123*/           OPC_EmitInteger, MVT::i1, 0, 
/*12126*/           OPC_EmitInteger, MVT::i1, 0, 
/*12129*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12132*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12135*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 391:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12152*/         /*SwitchType*/ 42, MVT::v2f32,// ->12196
/*12154*/           OPC_EmitMergeInputChains1_0,
/*12155*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12158*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12161*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12164*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12167*/           OPC_EmitInteger, MVT::i1, 0, 
/*12170*/           OPC_EmitInteger, MVT::i1, 0, 
/*12173*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12176*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12179*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 391:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12196*/         /*SwitchType*/ 42, MVT::v4f32,// ->12240
/*12198*/           OPC_EmitMergeInputChains1_0,
/*12199*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12202*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12205*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12208*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12211*/           OPC_EmitInteger, MVT::i1, 0, 
/*12214*/           OPC_EmitInteger, MVT::i1, 0, 
/*12217*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12220*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12223*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 391:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12240*/         0, // EndSwitchType
/*12241*/       /*Scope*/ 27|128,1/*155*/, /*->12398*/
/*12243*/         OPC_CheckChild2Type, MVT::v4f32,
/*12245*/         OPC_RecordChild3, // #2 = $rsrc
/*12246*/         OPC_CheckChild3Type, MVT::v8i32,
/*12248*/         OPC_RecordChild4, // #3 = $sampler
/*12249*/         OPC_RecordChild5, // #4 = $dmask
/*12250*/         OPC_RecordChild6, // #5 = $unorm
/*12251*/         OPC_RecordChild7, // #6 = $glc
/*12252*/         OPC_MoveChild, 8,
/*12254*/         OPC_RecordNode, // #7 = $slc
/*12255*/         OPC_MoveParent,
/*12256*/         OPC_MoveChild, 9,
/*12258*/         OPC_RecordNode, // #8 = $lwe
/*12259*/         OPC_MoveParent,
/*12260*/         OPC_MoveChild, 10,
/*12262*/         OPC_RecordNode, // #9 = $da
/*12263*/         OPC_MoveParent,
/*12264*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12309
/*12267*/           OPC_EmitMergeInputChains1_0,
/*12268*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12271*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12274*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12277*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12280*/           OPC_EmitInteger, MVT::i1, 0, 
/*12283*/           OPC_EmitInteger, MVT::i1, 0, 
/*12286*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12289*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12292*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 391:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12309*/         /*SwitchType*/ 42, MVT::v2f32,// ->12353
/*12311*/           OPC_EmitMergeInputChains1_0,
/*12312*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12315*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12318*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12321*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12324*/           OPC_EmitInteger, MVT::i1, 0, 
/*12327*/           OPC_EmitInteger, MVT::i1, 0, 
/*12330*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12333*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12336*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 391:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12353*/         /*SwitchType*/ 42, MVT::v4f32,// ->12397
/*12355*/           OPC_EmitMergeInputChains1_0,
/*12356*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12359*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12362*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12365*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12368*/           OPC_EmitInteger, MVT::i1, 0, 
/*12371*/           OPC_EmitInteger, MVT::i1, 0, 
/*12374*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12377*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12380*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 391:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12397*/         0, // EndSwitchType
/*12398*/       /*Scope*/ 27|128,1/*155*/, /*->12555*/
/*12400*/         OPC_CheckChild2Type, MVT::v8f32,
/*12402*/         OPC_RecordChild3, // #2 = $rsrc
/*12403*/         OPC_CheckChild3Type, MVT::v8i32,
/*12405*/         OPC_RecordChild4, // #3 = $sampler
/*12406*/         OPC_RecordChild5, // #4 = $dmask
/*12407*/         OPC_RecordChild6, // #5 = $unorm
/*12408*/         OPC_RecordChild7, // #6 = $glc
/*12409*/         OPC_MoveChild, 8,
/*12411*/         OPC_RecordNode, // #7 = $slc
/*12412*/         OPC_MoveParent,
/*12413*/         OPC_MoveChild, 9,
/*12415*/         OPC_RecordNode, // #8 = $lwe
/*12416*/         OPC_MoveParent,
/*12417*/         OPC_MoveChild, 10,
/*12419*/         OPC_RecordNode, // #9 = $da
/*12420*/         OPC_MoveParent,
/*12421*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12466
/*12424*/           OPC_EmitMergeInputChains1_0,
/*12425*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12428*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12431*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12434*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12437*/           OPC_EmitInteger, MVT::i1, 0, 
/*12440*/           OPC_EmitInteger, MVT::i1, 0, 
/*12443*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12446*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12449*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 391:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12466*/         /*SwitchType*/ 42, MVT::v2f32,// ->12510
/*12468*/           OPC_EmitMergeInputChains1_0,
/*12469*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12472*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12475*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12478*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12481*/           OPC_EmitInteger, MVT::i1, 0, 
/*12484*/           OPC_EmitInteger, MVT::i1, 0, 
/*12487*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12490*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12493*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 391:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12510*/         /*SwitchType*/ 42, MVT::v4f32,// ->12554
/*12512*/           OPC_EmitMergeInputChains1_0,
/*12513*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12516*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12519*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12522*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12525*/           OPC_EmitInteger, MVT::i1, 0, 
/*12528*/           OPC_EmitInteger, MVT::i1, 0, 
/*12531*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12534*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12537*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 391:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12554*/         0, // EndSwitchType
/*12555*/       /*Scope*/ 27|128,1/*155*/, /*->12712*/
/*12557*/         OPC_CheckChild2Type, MVT::v16f32,
/*12559*/         OPC_RecordChild3, // #2 = $rsrc
/*12560*/         OPC_CheckChild3Type, MVT::v8i32,
/*12562*/         OPC_RecordChild4, // #3 = $sampler
/*12563*/         OPC_RecordChild5, // #4 = $dmask
/*12564*/         OPC_RecordChild6, // #5 = $unorm
/*12565*/         OPC_RecordChild7, // #6 = $glc
/*12566*/         OPC_MoveChild, 8,
/*12568*/         OPC_RecordNode, // #7 = $slc
/*12569*/         OPC_MoveParent,
/*12570*/         OPC_MoveChild, 9,
/*12572*/         OPC_RecordNode, // #8 = $lwe
/*12573*/         OPC_MoveParent,
/*12574*/         OPC_MoveChild, 10,
/*12576*/         OPC_RecordNode, // #9 = $da
/*12577*/         OPC_MoveParent,
/*12578*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12623
/*12581*/           OPC_EmitMergeInputChains1_0,
/*12582*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12585*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12588*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12591*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12594*/           OPC_EmitInteger, MVT::i1, 0, 
/*12597*/           OPC_EmitInteger, MVT::i1, 0, 
/*12600*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12603*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12606*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 391:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12623*/         /*SwitchType*/ 42, MVT::v2f32,// ->12667
/*12625*/           OPC_EmitMergeInputChains1_0,
/*12626*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12629*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12632*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12635*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12638*/           OPC_EmitInteger, MVT::i1, 0, 
/*12641*/           OPC_EmitInteger, MVT::i1, 0, 
/*12644*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12647*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12650*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 391:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12667*/         /*SwitchType*/ 42, MVT::v4f32,// ->12711
/*12669*/           OPC_EmitMergeInputChains1_0,
/*12670*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12673*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12676*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12679*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12682*/           OPC_EmitInteger, MVT::i1, 0, 
/*12685*/           OPC_EmitInteger, MVT::i1, 0, 
/*12688*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12691*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12694*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 391:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12711*/         0, // EndSwitchType
/*12712*/       0, /*End of Scope*/
/*12713*/     /*Scope*/ 23|128,6/*791*/, /*->13506*/
/*12715*/       OPC_CheckChild1Integer, 8|128,3/*392*/, 
/*12718*/       OPC_RecordChild2, // #1 = $addr
/*12719*/       OPC_Scope, 27|128,1/*155*/, /*->12877*/ // 5 children in Scope
/*12722*/         OPC_CheckChild2Type, MVT::f32,
/*12724*/         OPC_RecordChild3, // #2 = $rsrc
/*12725*/         OPC_CheckChild3Type, MVT::v8i32,
/*12727*/         OPC_RecordChild4, // #3 = $sampler
/*12728*/         OPC_RecordChild5, // #4 = $dmask
/*12729*/         OPC_RecordChild6, // #5 = $unorm
/*12730*/         OPC_RecordChild7, // #6 = $glc
/*12731*/         OPC_MoveChild, 8,
/*12733*/         OPC_RecordNode, // #7 = $slc
/*12734*/         OPC_MoveParent,
/*12735*/         OPC_MoveChild, 9,
/*12737*/         OPC_RecordNode, // #8 = $lwe
/*12738*/         OPC_MoveParent,
/*12739*/         OPC_MoveChild, 10,
/*12741*/         OPC_RecordNode, // #9 = $da
/*12742*/         OPC_MoveParent,
/*12743*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12788
/*12746*/           OPC_EmitMergeInputChains1_0,
/*12747*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12750*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12753*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12756*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12759*/           OPC_EmitInteger, MVT::i1, 0, 
/*12762*/           OPC_EmitInteger, MVT::i1, 0, 
/*12765*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12768*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12771*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 392:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12788*/         /*SwitchType*/ 42, MVT::v2f32,// ->12832
/*12790*/           OPC_EmitMergeInputChains1_0,
/*12791*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12794*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12797*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12800*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12803*/           OPC_EmitInteger, MVT::i1, 0, 
/*12806*/           OPC_EmitInteger, MVT::i1, 0, 
/*12809*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12812*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12815*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 392:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12832*/         /*SwitchType*/ 42, MVT::v4f32,// ->12876
/*12834*/           OPC_EmitMergeInputChains1_0,
/*12835*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12838*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12841*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12844*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12847*/           OPC_EmitInteger, MVT::i1, 0, 
/*12850*/           OPC_EmitInteger, MVT::i1, 0, 
/*12853*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12856*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12859*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 392:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12876*/         0, // EndSwitchType
/*12877*/       /*Scope*/ 27|128,1/*155*/, /*->13034*/
/*12879*/         OPC_CheckChild2Type, MVT::v2f32,
/*12881*/         OPC_RecordChild3, // #2 = $rsrc
/*12882*/         OPC_CheckChild3Type, MVT::v8i32,
/*12884*/         OPC_RecordChild4, // #3 = $sampler
/*12885*/         OPC_RecordChild5, // #4 = $dmask
/*12886*/         OPC_RecordChild6, // #5 = $unorm
/*12887*/         OPC_RecordChild7, // #6 = $glc
/*12888*/         OPC_MoveChild, 8,
/*12890*/         OPC_RecordNode, // #7 = $slc
/*12891*/         OPC_MoveParent,
/*12892*/         OPC_MoveChild, 9,
/*12894*/         OPC_RecordNode, // #8 = $lwe
/*12895*/         OPC_MoveParent,
/*12896*/         OPC_MoveChild, 10,
/*12898*/         OPC_RecordNode, // #9 = $da
/*12899*/         OPC_MoveParent,
/*12900*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12945
/*12903*/           OPC_EmitMergeInputChains1_0,
/*12904*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12907*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12910*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12913*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12916*/           OPC_EmitInteger, MVT::i1, 0, 
/*12919*/           OPC_EmitInteger, MVT::i1, 0, 
/*12922*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12925*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12928*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 392:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12945*/         /*SwitchType*/ 42, MVT::v2f32,// ->12989
/*12947*/           OPC_EmitMergeInputChains1_0,
/*12948*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12951*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12954*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12957*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12960*/           OPC_EmitInteger, MVT::i1, 0, 
/*12963*/           OPC_EmitInteger, MVT::i1, 0, 
/*12966*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12969*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12972*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 392:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12989*/         /*SwitchType*/ 42, MVT::v4f32,// ->13033
/*12991*/           OPC_EmitMergeInputChains1_0,
/*12992*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12995*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12998*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13001*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13004*/           OPC_EmitInteger, MVT::i1, 0, 
/*13007*/           OPC_EmitInteger, MVT::i1, 0, 
/*13010*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13013*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13016*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 392:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13033*/         0, // EndSwitchType
/*13034*/       /*Scope*/ 27|128,1/*155*/, /*->13191*/
/*13036*/         OPC_CheckChild2Type, MVT::v4f32,
/*13038*/         OPC_RecordChild3, // #2 = $rsrc
/*13039*/         OPC_CheckChild3Type, MVT::v8i32,
/*13041*/         OPC_RecordChild4, // #3 = $sampler
/*13042*/         OPC_RecordChild5, // #4 = $dmask
/*13043*/         OPC_RecordChild6, // #5 = $unorm
/*13044*/         OPC_RecordChild7, // #6 = $glc
/*13045*/         OPC_MoveChild, 8,
/*13047*/         OPC_RecordNode, // #7 = $slc
/*13048*/         OPC_MoveParent,
/*13049*/         OPC_MoveChild, 9,
/*13051*/         OPC_RecordNode, // #8 = $lwe
/*13052*/         OPC_MoveParent,
/*13053*/         OPC_MoveChild, 10,
/*13055*/         OPC_RecordNode, // #9 = $da
/*13056*/         OPC_MoveParent,
/*13057*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13102
/*13060*/           OPC_EmitMergeInputChains1_0,
/*13061*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13064*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13067*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13070*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13073*/           OPC_EmitInteger, MVT::i1, 0, 
/*13076*/           OPC_EmitInteger, MVT::i1, 0, 
/*13079*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13082*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13085*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 392:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13102*/         /*SwitchType*/ 42, MVT::v2f32,// ->13146
/*13104*/           OPC_EmitMergeInputChains1_0,
/*13105*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13108*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13111*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13114*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13117*/           OPC_EmitInteger, MVT::i1, 0, 
/*13120*/           OPC_EmitInteger, MVT::i1, 0, 
/*13123*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13126*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13129*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 392:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13146*/         /*SwitchType*/ 42, MVT::v4f32,// ->13190
/*13148*/           OPC_EmitMergeInputChains1_0,
/*13149*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13152*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13155*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13158*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13161*/           OPC_EmitInteger, MVT::i1, 0, 
/*13164*/           OPC_EmitInteger, MVT::i1, 0, 
/*13167*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13170*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13173*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 392:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13190*/         0, // EndSwitchType
/*13191*/       /*Scope*/ 27|128,1/*155*/, /*->13348*/
/*13193*/         OPC_CheckChild2Type, MVT::v8f32,
/*13195*/         OPC_RecordChild3, // #2 = $rsrc
/*13196*/         OPC_CheckChild3Type, MVT::v8i32,
/*13198*/         OPC_RecordChild4, // #3 = $sampler
/*13199*/         OPC_RecordChild5, // #4 = $dmask
/*13200*/         OPC_RecordChild6, // #5 = $unorm
/*13201*/         OPC_RecordChild7, // #6 = $glc
/*13202*/         OPC_MoveChild, 8,
/*13204*/         OPC_RecordNode, // #7 = $slc
/*13205*/         OPC_MoveParent,
/*13206*/         OPC_MoveChild, 9,
/*13208*/         OPC_RecordNode, // #8 = $lwe
/*13209*/         OPC_MoveParent,
/*13210*/         OPC_MoveChild, 10,
/*13212*/         OPC_RecordNode, // #9 = $da
/*13213*/         OPC_MoveParent,
/*13214*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13259
/*13217*/           OPC_EmitMergeInputChains1_0,
/*13218*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13221*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13224*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13227*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13230*/           OPC_EmitInteger, MVT::i1, 0, 
/*13233*/           OPC_EmitInteger, MVT::i1, 0, 
/*13236*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13239*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13242*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 392:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13259*/         /*SwitchType*/ 42, MVT::v2f32,// ->13303
/*13261*/           OPC_EmitMergeInputChains1_0,
/*13262*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13265*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13268*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13271*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13274*/           OPC_EmitInteger, MVT::i1, 0, 
/*13277*/           OPC_EmitInteger, MVT::i1, 0, 
/*13280*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13283*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13286*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 392:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13303*/         /*SwitchType*/ 42, MVT::v4f32,// ->13347
/*13305*/           OPC_EmitMergeInputChains1_0,
/*13306*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13309*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13312*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13315*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13318*/           OPC_EmitInteger, MVT::i1, 0, 
/*13321*/           OPC_EmitInteger, MVT::i1, 0, 
/*13324*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13327*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13330*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 392:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13347*/         0, // EndSwitchType
/*13348*/       /*Scope*/ 27|128,1/*155*/, /*->13505*/
/*13350*/         OPC_CheckChild2Type, MVT::v16f32,
/*13352*/         OPC_RecordChild3, // #2 = $rsrc
/*13353*/         OPC_CheckChild3Type, MVT::v8i32,
/*13355*/         OPC_RecordChild4, // #3 = $sampler
/*13356*/         OPC_RecordChild5, // #4 = $dmask
/*13357*/         OPC_RecordChild6, // #5 = $unorm
/*13358*/         OPC_RecordChild7, // #6 = $glc
/*13359*/         OPC_MoveChild, 8,
/*13361*/         OPC_RecordNode, // #7 = $slc
/*13362*/         OPC_MoveParent,
/*13363*/         OPC_MoveChild, 9,
/*13365*/         OPC_RecordNode, // #8 = $lwe
/*13366*/         OPC_MoveParent,
/*13367*/         OPC_MoveChild, 10,
/*13369*/         OPC_RecordNode, // #9 = $da
/*13370*/         OPC_MoveParent,
/*13371*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13416
/*13374*/           OPC_EmitMergeInputChains1_0,
/*13375*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13378*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13381*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13384*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13387*/           OPC_EmitInteger, MVT::i1, 0, 
/*13390*/           OPC_EmitInteger, MVT::i1, 0, 
/*13393*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13396*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13399*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 392:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13416*/         /*SwitchType*/ 42, MVT::v2f32,// ->13460
/*13418*/           OPC_EmitMergeInputChains1_0,
/*13419*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13422*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13425*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13428*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13431*/           OPC_EmitInteger, MVT::i1, 0, 
/*13434*/           OPC_EmitInteger, MVT::i1, 0, 
/*13437*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13440*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13443*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 392:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13460*/         /*SwitchType*/ 42, MVT::v4f32,// ->13504
/*13462*/           OPC_EmitMergeInputChains1_0,
/*13463*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13466*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13469*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13472*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13475*/           OPC_EmitInteger, MVT::i1, 0, 
/*13478*/           OPC_EmitInteger, MVT::i1, 0, 
/*13481*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13484*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13487*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 392:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13504*/         0, // EndSwitchType
/*13505*/       0, /*End of Scope*/
/*13506*/     /*Scope*/ 23|128,6/*791*/, /*->14299*/
/*13508*/       OPC_CheckChild1Integer, 27|128,3/*411*/, 
/*13511*/       OPC_RecordChild2, // #1 = $addr
/*13512*/       OPC_Scope, 27|128,1/*155*/, /*->13670*/ // 5 children in Scope
/*13515*/         OPC_CheckChild2Type, MVT::f32,
/*13517*/         OPC_RecordChild3, // #2 = $rsrc
/*13518*/         OPC_CheckChild3Type, MVT::v8i32,
/*13520*/         OPC_RecordChild4, // #3 = $sampler
/*13521*/         OPC_RecordChild5, // #4 = $dmask
/*13522*/         OPC_RecordChild6, // #5 = $unorm
/*13523*/         OPC_RecordChild7, // #6 = $glc
/*13524*/         OPC_MoveChild, 8,
/*13526*/         OPC_RecordNode, // #7 = $slc
/*13527*/         OPC_MoveParent,
/*13528*/         OPC_MoveChild, 9,
/*13530*/         OPC_RecordNode, // #8 = $lwe
/*13531*/         OPC_MoveParent,
/*13532*/         OPC_MoveChild, 10,
/*13534*/         OPC_RecordNode, // #9 = $da
/*13535*/         OPC_MoveParent,
/*13536*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13581
/*13539*/           OPC_EmitMergeInputChains1_0,
/*13540*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13543*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13546*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13549*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13552*/           OPC_EmitInteger, MVT::i1, 0, 
/*13555*/           OPC_EmitInteger, MVT::i1, 0, 
/*13558*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13561*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13564*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 411:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13581*/         /*SwitchType*/ 42, MVT::v2f32,// ->13625
/*13583*/           OPC_EmitMergeInputChains1_0,
/*13584*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13587*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13590*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13593*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13596*/           OPC_EmitInteger, MVT::i1, 0, 
/*13599*/           OPC_EmitInteger, MVT::i1, 0, 
/*13602*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13605*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13608*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 411:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13625*/         /*SwitchType*/ 42, MVT::v4f32,// ->13669
/*13627*/           OPC_EmitMergeInputChains1_0,
/*13628*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13631*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13634*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13637*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13640*/           OPC_EmitInteger, MVT::i1, 0, 
/*13643*/           OPC_EmitInteger, MVT::i1, 0, 
/*13646*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13649*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13652*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 411:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13669*/         0, // EndSwitchType
/*13670*/       /*Scope*/ 27|128,1/*155*/, /*->13827*/
/*13672*/         OPC_CheckChild2Type, MVT::v2f32,
/*13674*/         OPC_RecordChild3, // #2 = $rsrc
/*13675*/         OPC_CheckChild3Type, MVT::v8i32,
/*13677*/         OPC_RecordChild4, // #3 = $sampler
/*13678*/         OPC_RecordChild5, // #4 = $dmask
/*13679*/         OPC_RecordChild6, // #5 = $unorm
/*13680*/         OPC_RecordChild7, // #6 = $glc
/*13681*/         OPC_MoveChild, 8,
/*13683*/         OPC_RecordNode, // #7 = $slc
/*13684*/         OPC_MoveParent,
/*13685*/         OPC_MoveChild, 9,
/*13687*/         OPC_RecordNode, // #8 = $lwe
/*13688*/         OPC_MoveParent,
/*13689*/         OPC_MoveChild, 10,
/*13691*/         OPC_RecordNode, // #9 = $da
/*13692*/         OPC_MoveParent,
/*13693*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13738
/*13696*/           OPC_EmitMergeInputChains1_0,
/*13697*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13700*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13703*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13706*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13709*/           OPC_EmitInteger, MVT::i1, 0, 
/*13712*/           OPC_EmitInteger, MVT::i1, 0, 
/*13715*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13718*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13721*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 411:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13738*/         /*SwitchType*/ 42, MVT::v2f32,// ->13782
/*13740*/           OPC_EmitMergeInputChains1_0,
/*13741*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13744*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13747*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13750*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13753*/           OPC_EmitInteger, MVT::i1, 0, 
/*13756*/           OPC_EmitInteger, MVT::i1, 0, 
/*13759*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13762*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13765*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 411:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13782*/         /*SwitchType*/ 42, MVT::v4f32,// ->13826
/*13784*/           OPC_EmitMergeInputChains1_0,
/*13785*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13788*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13791*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13794*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13797*/           OPC_EmitInteger, MVT::i1, 0, 
/*13800*/           OPC_EmitInteger, MVT::i1, 0, 
/*13803*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13806*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13809*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 411:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13826*/         0, // EndSwitchType
/*13827*/       /*Scope*/ 27|128,1/*155*/, /*->13984*/
/*13829*/         OPC_CheckChild2Type, MVT::v4f32,
/*13831*/         OPC_RecordChild3, // #2 = $rsrc
/*13832*/         OPC_CheckChild3Type, MVT::v8i32,
/*13834*/         OPC_RecordChild4, // #3 = $sampler
/*13835*/         OPC_RecordChild5, // #4 = $dmask
/*13836*/         OPC_RecordChild6, // #5 = $unorm
/*13837*/         OPC_RecordChild7, // #6 = $glc
/*13838*/         OPC_MoveChild, 8,
/*13840*/         OPC_RecordNode, // #7 = $slc
/*13841*/         OPC_MoveParent,
/*13842*/         OPC_MoveChild, 9,
/*13844*/         OPC_RecordNode, // #8 = $lwe
/*13845*/         OPC_MoveParent,
/*13846*/         OPC_MoveChild, 10,
/*13848*/         OPC_RecordNode, // #9 = $da
/*13849*/         OPC_MoveParent,
/*13850*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13895
/*13853*/           OPC_EmitMergeInputChains1_0,
/*13854*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13857*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13860*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13863*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13866*/           OPC_EmitInteger, MVT::i1, 0, 
/*13869*/           OPC_EmitInteger, MVT::i1, 0, 
/*13872*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13875*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13878*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 411:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13895*/         /*SwitchType*/ 42, MVT::v2f32,// ->13939
/*13897*/           OPC_EmitMergeInputChains1_0,
/*13898*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13901*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13904*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13907*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13910*/           OPC_EmitInteger, MVT::i1, 0, 
/*13913*/           OPC_EmitInteger, MVT::i1, 0, 
/*13916*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13919*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13922*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 411:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13939*/         /*SwitchType*/ 42, MVT::v4f32,// ->13983
/*13941*/           OPC_EmitMergeInputChains1_0,
/*13942*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13945*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13948*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13951*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13954*/           OPC_EmitInteger, MVT::i1, 0, 
/*13957*/           OPC_EmitInteger, MVT::i1, 0, 
/*13960*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13963*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13966*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 411:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13983*/         0, // EndSwitchType
/*13984*/       /*Scope*/ 27|128,1/*155*/, /*->14141*/
/*13986*/         OPC_CheckChild2Type, MVT::v8f32,
/*13988*/         OPC_RecordChild3, // #2 = $rsrc
/*13989*/         OPC_CheckChild3Type, MVT::v8i32,
/*13991*/         OPC_RecordChild4, // #3 = $sampler
/*13992*/         OPC_RecordChild5, // #4 = $dmask
/*13993*/         OPC_RecordChild6, // #5 = $unorm
/*13994*/         OPC_RecordChild7, // #6 = $glc
/*13995*/         OPC_MoveChild, 8,
/*13997*/         OPC_RecordNode, // #7 = $slc
/*13998*/         OPC_MoveParent,
/*13999*/         OPC_MoveChild, 9,
/*14001*/         OPC_RecordNode, // #8 = $lwe
/*14002*/         OPC_MoveParent,
/*14003*/         OPC_MoveChild, 10,
/*14005*/         OPC_RecordNode, // #9 = $da
/*14006*/         OPC_MoveParent,
/*14007*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14052
/*14010*/           OPC_EmitMergeInputChains1_0,
/*14011*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14014*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14017*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14020*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14023*/           OPC_EmitInteger, MVT::i1, 0, 
/*14026*/           OPC_EmitInteger, MVT::i1, 0, 
/*14029*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14032*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14035*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 411:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14052*/         /*SwitchType*/ 42, MVT::v2f32,// ->14096
/*14054*/           OPC_EmitMergeInputChains1_0,
/*14055*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14058*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14061*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14064*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14067*/           OPC_EmitInteger, MVT::i1, 0, 
/*14070*/           OPC_EmitInteger, MVT::i1, 0, 
/*14073*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14076*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14079*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 411:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14096*/         /*SwitchType*/ 42, MVT::v4f32,// ->14140
/*14098*/           OPC_EmitMergeInputChains1_0,
/*14099*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14102*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14105*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14108*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14111*/           OPC_EmitInteger, MVT::i1, 0, 
/*14114*/           OPC_EmitInteger, MVT::i1, 0, 
/*14117*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14120*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14123*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 411:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14140*/         0, // EndSwitchType
/*14141*/       /*Scope*/ 27|128,1/*155*/, /*->14298*/
/*14143*/         OPC_CheckChild2Type, MVT::v16f32,
/*14145*/         OPC_RecordChild3, // #2 = $rsrc
/*14146*/         OPC_CheckChild3Type, MVT::v8i32,
/*14148*/         OPC_RecordChild4, // #3 = $sampler
/*14149*/         OPC_RecordChild5, // #4 = $dmask
/*14150*/         OPC_RecordChild6, // #5 = $unorm
/*14151*/         OPC_RecordChild7, // #6 = $glc
/*14152*/         OPC_MoveChild, 8,
/*14154*/         OPC_RecordNode, // #7 = $slc
/*14155*/         OPC_MoveParent,
/*14156*/         OPC_MoveChild, 9,
/*14158*/         OPC_RecordNode, // #8 = $lwe
/*14159*/         OPC_MoveParent,
/*14160*/         OPC_MoveChild, 10,
/*14162*/         OPC_RecordNode, // #9 = $da
/*14163*/         OPC_MoveParent,
/*14164*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14209
/*14167*/           OPC_EmitMergeInputChains1_0,
/*14168*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14171*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14174*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14177*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14180*/           OPC_EmitInteger, MVT::i1, 0, 
/*14183*/           OPC_EmitInteger, MVT::i1, 0, 
/*14186*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14189*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14192*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 411:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14209*/         /*SwitchType*/ 42, MVT::v2f32,// ->14253
/*14211*/           OPC_EmitMergeInputChains1_0,
/*14212*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14215*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14218*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14221*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14224*/           OPC_EmitInteger, MVT::i1, 0, 
/*14227*/           OPC_EmitInteger, MVT::i1, 0, 
/*14230*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14233*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14236*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 411:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14253*/         /*SwitchType*/ 42, MVT::v4f32,// ->14297
/*14255*/           OPC_EmitMergeInputChains1_0,
/*14256*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14259*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14262*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14265*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14268*/           OPC_EmitInteger, MVT::i1, 0, 
/*14271*/           OPC_EmitInteger, MVT::i1, 0, 
/*14274*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14277*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14280*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 411:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14297*/         0, // EndSwitchType
/*14298*/       0, /*End of Scope*/
/*14299*/     /*Scope*/ 23|128,6/*791*/, /*->15092*/
/*14301*/       OPC_CheckChild1Integer, 11|128,3/*395*/, 
/*14304*/       OPC_RecordChild2, // #1 = $addr
/*14305*/       OPC_Scope, 27|128,1/*155*/, /*->14463*/ // 5 children in Scope
/*14308*/         OPC_CheckChild2Type, MVT::f32,
/*14310*/         OPC_RecordChild3, // #2 = $rsrc
/*14311*/         OPC_CheckChild3Type, MVT::v8i32,
/*14313*/         OPC_RecordChild4, // #3 = $sampler
/*14314*/         OPC_RecordChild5, // #4 = $dmask
/*14315*/         OPC_RecordChild6, // #5 = $unorm
/*14316*/         OPC_RecordChild7, // #6 = $glc
/*14317*/         OPC_MoveChild, 8,
/*14319*/         OPC_RecordNode, // #7 = $slc
/*14320*/         OPC_MoveParent,
/*14321*/         OPC_MoveChild, 9,
/*14323*/         OPC_RecordNode, // #8 = $lwe
/*14324*/         OPC_MoveParent,
/*14325*/         OPC_MoveChild, 10,
/*14327*/         OPC_RecordNode, // #9 = $da
/*14328*/         OPC_MoveParent,
/*14329*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14374
/*14332*/           OPC_EmitMergeInputChains1_0,
/*14333*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14336*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14339*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14342*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14345*/           OPC_EmitInteger, MVT::i1, 0, 
/*14348*/           OPC_EmitInteger, MVT::i1, 0, 
/*14351*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14354*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14357*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 395:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14374*/         /*SwitchType*/ 42, MVT::v2f32,// ->14418
/*14376*/           OPC_EmitMergeInputChains1_0,
/*14377*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14380*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14383*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14386*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14389*/           OPC_EmitInteger, MVT::i1, 0, 
/*14392*/           OPC_EmitInteger, MVT::i1, 0, 
/*14395*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14398*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14401*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 395:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14418*/         /*SwitchType*/ 42, MVT::v4f32,// ->14462
/*14420*/           OPC_EmitMergeInputChains1_0,
/*14421*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14424*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14427*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14430*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14433*/           OPC_EmitInteger, MVT::i1, 0, 
/*14436*/           OPC_EmitInteger, MVT::i1, 0, 
/*14439*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14442*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14445*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 395:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14462*/         0, // EndSwitchType
/*14463*/       /*Scope*/ 27|128,1/*155*/, /*->14620*/
/*14465*/         OPC_CheckChild2Type, MVT::v2f32,
/*14467*/         OPC_RecordChild3, // #2 = $rsrc
/*14468*/         OPC_CheckChild3Type, MVT::v8i32,
/*14470*/         OPC_RecordChild4, // #3 = $sampler
/*14471*/         OPC_RecordChild5, // #4 = $dmask
/*14472*/         OPC_RecordChild6, // #5 = $unorm
/*14473*/         OPC_RecordChild7, // #6 = $glc
/*14474*/         OPC_MoveChild, 8,
/*14476*/         OPC_RecordNode, // #7 = $slc
/*14477*/         OPC_MoveParent,
/*14478*/         OPC_MoveChild, 9,
/*14480*/         OPC_RecordNode, // #8 = $lwe
/*14481*/         OPC_MoveParent,
/*14482*/         OPC_MoveChild, 10,
/*14484*/         OPC_RecordNode, // #9 = $da
/*14485*/         OPC_MoveParent,
/*14486*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14531
/*14489*/           OPC_EmitMergeInputChains1_0,
/*14490*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14493*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14496*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14499*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14502*/           OPC_EmitInteger, MVT::i1, 0, 
/*14505*/           OPC_EmitInteger, MVT::i1, 0, 
/*14508*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14511*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14514*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 395:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14531*/         /*SwitchType*/ 42, MVT::v2f32,// ->14575
/*14533*/           OPC_EmitMergeInputChains1_0,
/*14534*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14537*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14540*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14543*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14546*/           OPC_EmitInteger, MVT::i1, 0, 
/*14549*/           OPC_EmitInteger, MVT::i1, 0, 
/*14552*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14555*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14558*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 395:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14575*/         /*SwitchType*/ 42, MVT::v4f32,// ->14619
/*14577*/           OPC_EmitMergeInputChains1_0,
/*14578*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14581*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14584*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14587*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14590*/           OPC_EmitInteger, MVT::i1, 0, 
/*14593*/           OPC_EmitInteger, MVT::i1, 0, 
/*14596*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14599*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14602*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 395:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14619*/         0, // EndSwitchType
/*14620*/       /*Scope*/ 27|128,1/*155*/, /*->14777*/
/*14622*/         OPC_CheckChild2Type, MVT::v4f32,
/*14624*/         OPC_RecordChild3, // #2 = $rsrc
/*14625*/         OPC_CheckChild3Type, MVT::v8i32,
/*14627*/         OPC_RecordChild4, // #3 = $sampler
/*14628*/         OPC_RecordChild5, // #4 = $dmask
/*14629*/         OPC_RecordChild6, // #5 = $unorm
/*14630*/         OPC_RecordChild7, // #6 = $glc
/*14631*/         OPC_MoveChild, 8,
/*14633*/         OPC_RecordNode, // #7 = $slc
/*14634*/         OPC_MoveParent,
/*14635*/         OPC_MoveChild, 9,
/*14637*/         OPC_RecordNode, // #8 = $lwe
/*14638*/         OPC_MoveParent,
/*14639*/         OPC_MoveChild, 10,
/*14641*/         OPC_RecordNode, // #9 = $da
/*14642*/         OPC_MoveParent,
/*14643*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14688
/*14646*/           OPC_EmitMergeInputChains1_0,
/*14647*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14650*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14653*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14656*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14659*/           OPC_EmitInteger, MVT::i1, 0, 
/*14662*/           OPC_EmitInteger, MVT::i1, 0, 
/*14665*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14668*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14671*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 395:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14688*/         /*SwitchType*/ 42, MVT::v2f32,// ->14732
/*14690*/           OPC_EmitMergeInputChains1_0,
/*14691*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14694*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14697*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14700*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14703*/           OPC_EmitInteger, MVT::i1, 0, 
/*14706*/           OPC_EmitInteger, MVT::i1, 0, 
/*14709*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14712*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14715*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 395:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14732*/         /*SwitchType*/ 42, MVT::v4f32,// ->14776
/*14734*/           OPC_EmitMergeInputChains1_0,
/*14735*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14738*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14741*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14744*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14747*/           OPC_EmitInteger, MVT::i1, 0, 
/*14750*/           OPC_EmitInteger, MVT::i1, 0, 
/*14753*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14756*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14759*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 395:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14776*/         0, // EndSwitchType
/*14777*/       /*Scope*/ 27|128,1/*155*/, /*->14934*/
/*14779*/         OPC_CheckChild2Type, MVT::v8f32,
/*14781*/         OPC_RecordChild3, // #2 = $rsrc
/*14782*/         OPC_CheckChild3Type, MVT::v8i32,
/*14784*/         OPC_RecordChild4, // #3 = $sampler
/*14785*/         OPC_RecordChild5, // #4 = $dmask
/*14786*/         OPC_RecordChild6, // #5 = $unorm
/*14787*/         OPC_RecordChild7, // #6 = $glc
/*14788*/         OPC_MoveChild, 8,
/*14790*/         OPC_RecordNode, // #7 = $slc
/*14791*/         OPC_MoveParent,
/*14792*/         OPC_MoveChild, 9,
/*14794*/         OPC_RecordNode, // #8 = $lwe
/*14795*/         OPC_MoveParent,
/*14796*/         OPC_MoveChild, 10,
/*14798*/         OPC_RecordNode, // #9 = $da
/*14799*/         OPC_MoveParent,
/*14800*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14845
/*14803*/           OPC_EmitMergeInputChains1_0,
/*14804*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14807*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14810*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14813*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14816*/           OPC_EmitInteger, MVT::i1, 0, 
/*14819*/           OPC_EmitInteger, MVT::i1, 0, 
/*14822*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14825*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14828*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 395:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14845*/         /*SwitchType*/ 42, MVT::v2f32,// ->14889
/*14847*/           OPC_EmitMergeInputChains1_0,
/*14848*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14851*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14854*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14857*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14860*/           OPC_EmitInteger, MVT::i1, 0, 
/*14863*/           OPC_EmitInteger, MVT::i1, 0, 
/*14866*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14869*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14872*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 395:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14889*/         /*SwitchType*/ 42, MVT::v4f32,// ->14933
/*14891*/           OPC_EmitMergeInputChains1_0,
/*14892*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14895*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14898*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14901*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14904*/           OPC_EmitInteger, MVT::i1, 0, 
/*14907*/           OPC_EmitInteger, MVT::i1, 0, 
/*14910*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14913*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14916*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 395:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14933*/         0, // EndSwitchType
/*14934*/       /*Scope*/ 27|128,1/*155*/, /*->15091*/
/*14936*/         OPC_CheckChild2Type, MVT::v16f32,
/*14938*/         OPC_RecordChild3, // #2 = $rsrc
/*14939*/         OPC_CheckChild3Type, MVT::v8i32,
/*14941*/         OPC_RecordChild4, // #3 = $sampler
/*14942*/         OPC_RecordChild5, // #4 = $dmask
/*14943*/         OPC_RecordChild6, // #5 = $unorm
/*14944*/         OPC_RecordChild7, // #6 = $glc
/*14945*/         OPC_MoveChild, 8,
/*14947*/         OPC_RecordNode, // #7 = $slc
/*14948*/         OPC_MoveParent,
/*14949*/         OPC_MoveChild, 9,
/*14951*/         OPC_RecordNode, // #8 = $lwe
/*14952*/         OPC_MoveParent,
/*14953*/         OPC_MoveChild, 10,
/*14955*/         OPC_RecordNode, // #9 = $da
/*14956*/         OPC_MoveParent,
/*14957*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15002
/*14960*/           OPC_EmitMergeInputChains1_0,
/*14961*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14964*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14967*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14970*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14973*/           OPC_EmitInteger, MVT::i1, 0, 
/*14976*/           OPC_EmitInteger, MVT::i1, 0, 
/*14979*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14982*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14985*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 395:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15002*/         /*SwitchType*/ 42, MVT::v2f32,// ->15046
/*15004*/           OPC_EmitMergeInputChains1_0,
/*15005*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15008*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15011*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15014*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15017*/           OPC_EmitInteger, MVT::i1, 0, 
/*15020*/           OPC_EmitInteger, MVT::i1, 0, 
/*15023*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15026*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15029*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 395:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15046*/         /*SwitchType*/ 42, MVT::v4f32,// ->15090
/*15048*/           OPC_EmitMergeInputChains1_0,
/*15049*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15052*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15055*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15058*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15061*/           OPC_EmitInteger, MVT::i1, 0, 
/*15064*/           OPC_EmitInteger, MVT::i1, 0, 
/*15067*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15070*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15073*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 395:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15090*/         0, // EndSwitchType
/*15091*/       0, /*End of Scope*/
/*15092*/     /*Scope*/ 23|128,6/*791*/, /*->15885*/
/*15094*/       OPC_CheckChild1Integer, 16|128,3/*400*/, 
/*15097*/       OPC_RecordChild2, // #1 = $addr
/*15098*/       OPC_Scope, 27|128,1/*155*/, /*->15256*/ // 5 children in Scope
/*15101*/         OPC_CheckChild2Type, MVT::f32,
/*15103*/         OPC_RecordChild3, // #2 = $rsrc
/*15104*/         OPC_CheckChild3Type, MVT::v8i32,
/*15106*/         OPC_RecordChild4, // #3 = $sampler
/*15107*/         OPC_RecordChild5, // #4 = $dmask
/*15108*/         OPC_RecordChild6, // #5 = $unorm
/*15109*/         OPC_RecordChild7, // #6 = $glc
/*15110*/         OPC_MoveChild, 8,
/*15112*/         OPC_RecordNode, // #7 = $slc
/*15113*/         OPC_MoveParent,
/*15114*/         OPC_MoveChild, 9,
/*15116*/         OPC_RecordNode, // #8 = $lwe
/*15117*/         OPC_MoveParent,
/*15118*/         OPC_MoveChild, 10,
/*15120*/         OPC_RecordNode, // #9 = $da
/*15121*/         OPC_MoveParent,
/*15122*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15167
/*15125*/           OPC_EmitMergeInputChains1_0,
/*15126*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15129*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15132*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15135*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15138*/           OPC_EmitInteger, MVT::i1, 0, 
/*15141*/           OPC_EmitInteger, MVT::i1, 0, 
/*15144*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15147*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15150*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 400:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15167*/         /*SwitchType*/ 42, MVT::v2f32,// ->15211
/*15169*/           OPC_EmitMergeInputChains1_0,
/*15170*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15173*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15176*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15179*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15182*/           OPC_EmitInteger, MVT::i1, 0, 
/*15185*/           OPC_EmitInteger, MVT::i1, 0, 
/*15188*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15191*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15194*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 400:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15211*/         /*SwitchType*/ 42, MVT::v4f32,// ->15255
/*15213*/           OPC_EmitMergeInputChains1_0,
/*15214*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15217*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15220*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15223*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15226*/           OPC_EmitInteger, MVT::i1, 0, 
/*15229*/           OPC_EmitInteger, MVT::i1, 0, 
/*15232*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15235*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15238*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 400:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15255*/         0, // EndSwitchType
/*15256*/       /*Scope*/ 27|128,1/*155*/, /*->15413*/
/*15258*/         OPC_CheckChild2Type, MVT::v2f32,
/*15260*/         OPC_RecordChild3, // #2 = $rsrc
/*15261*/         OPC_CheckChild3Type, MVT::v8i32,
/*15263*/         OPC_RecordChild4, // #3 = $sampler
/*15264*/         OPC_RecordChild5, // #4 = $dmask
/*15265*/         OPC_RecordChild6, // #5 = $unorm
/*15266*/         OPC_RecordChild7, // #6 = $glc
/*15267*/         OPC_MoveChild, 8,
/*15269*/         OPC_RecordNode, // #7 = $slc
/*15270*/         OPC_MoveParent,
/*15271*/         OPC_MoveChild, 9,
/*15273*/         OPC_RecordNode, // #8 = $lwe
/*15274*/         OPC_MoveParent,
/*15275*/         OPC_MoveChild, 10,
/*15277*/         OPC_RecordNode, // #9 = $da
/*15278*/         OPC_MoveParent,
/*15279*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15324
/*15282*/           OPC_EmitMergeInputChains1_0,
/*15283*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15286*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15289*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15292*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15295*/           OPC_EmitInteger, MVT::i1, 0, 
/*15298*/           OPC_EmitInteger, MVT::i1, 0, 
/*15301*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15304*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15307*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 400:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15324*/         /*SwitchType*/ 42, MVT::v2f32,// ->15368
/*15326*/           OPC_EmitMergeInputChains1_0,
/*15327*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15330*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15333*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15336*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15339*/           OPC_EmitInteger, MVT::i1, 0, 
/*15342*/           OPC_EmitInteger, MVT::i1, 0, 
/*15345*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15348*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15351*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 400:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15368*/         /*SwitchType*/ 42, MVT::v4f32,// ->15412
/*15370*/           OPC_EmitMergeInputChains1_0,
/*15371*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15374*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15377*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15380*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15383*/           OPC_EmitInteger, MVT::i1, 0, 
/*15386*/           OPC_EmitInteger, MVT::i1, 0, 
/*15389*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15392*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15395*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 400:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15412*/         0, // EndSwitchType
/*15413*/       /*Scope*/ 27|128,1/*155*/, /*->15570*/
/*15415*/         OPC_CheckChild2Type, MVT::v4f32,
/*15417*/         OPC_RecordChild3, // #2 = $rsrc
/*15418*/         OPC_CheckChild3Type, MVT::v8i32,
/*15420*/         OPC_RecordChild4, // #3 = $sampler
/*15421*/         OPC_RecordChild5, // #4 = $dmask
/*15422*/         OPC_RecordChild6, // #5 = $unorm
/*15423*/         OPC_RecordChild7, // #6 = $glc
/*15424*/         OPC_MoveChild, 8,
/*15426*/         OPC_RecordNode, // #7 = $slc
/*15427*/         OPC_MoveParent,
/*15428*/         OPC_MoveChild, 9,
/*15430*/         OPC_RecordNode, // #8 = $lwe
/*15431*/         OPC_MoveParent,
/*15432*/         OPC_MoveChild, 10,
/*15434*/         OPC_RecordNode, // #9 = $da
/*15435*/         OPC_MoveParent,
/*15436*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15481
/*15439*/           OPC_EmitMergeInputChains1_0,
/*15440*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15443*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15446*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15449*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15452*/           OPC_EmitInteger, MVT::i1, 0, 
/*15455*/           OPC_EmitInteger, MVT::i1, 0, 
/*15458*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15461*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15464*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 400:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15481*/         /*SwitchType*/ 42, MVT::v2f32,// ->15525
/*15483*/           OPC_EmitMergeInputChains1_0,
/*15484*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15487*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15490*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15493*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15496*/           OPC_EmitInteger, MVT::i1, 0, 
/*15499*/           OPC_EmitInteger, MVT::i1, 0, 
/*15502*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15505*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15508*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 400:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15525*/         /*SwitchType*/ 42, MVT::v4f32,// ->15569
/*15527*/           OPC_EmitMergeInputChains1_0,
/*15528*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15531*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15534*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15537*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15540*/           OPC_EmitInteger, MVT::i1, 0, 
/*15543*/           OPC_EmitInteger, MVT::i1, 0, 
/*15546*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15549*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15552*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 400:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15569*/         0, // EndSwitchType
/*15570*/       /*Scope*/ 27|128,1/*155*/, /*->15727*/
/*15572*/         OPC_CheckChild2Type, MVT::v8f32,
/*15574*/         OPC_RecordChild3, // #2 = $rsrc
/*15575*/         OPC_CheckChild3Type, MVT::v8i32,
/*15577*/         OPC_RecordChild4, // #3 = $sampler
/*15578*/         OPC_RecordChild5, // #4 = $dmask
/*15579*/         OPC_RecordChild6, // #5 = $unorm
/*15580*/         OPC_RecordChild7, // #6 = $glc
/*15581*/         OPC_MoveChild, 8,
/*15583*/         OPC_RecordNode, // #7 = $slc
/*15584*/         OPC_MoveParent,
/*15585*/         OPC_MoveChild, 9,
/*15587*/         OPC_RecordNode, // #8 = $lwe
/*15588*/         OPC_MoveParent,
/*15589*/         OPC_MoveChild, 10,
/*15591*/         OPC_RecordNode, // #9 = $da
/*15592*/         OPC_MoveParent,
/*15593*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15638
/*15596*/           OPC_EmitMergeInputChains1_0,
/*15597*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15600*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15603*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15606*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15609*/           OPC_EmitInteger, MVT::i1, 0, 
/*15612*/           OPC_EmitInteger, MVT::i1, 0, 
/*15615*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15618*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15621*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 400:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15638*/         /*SwitchType*/ 42, MVT::v2f32,// ->15682
/*15640*/           OPC_EmitMergeInputChains1_0,
/*15641*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15644*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15647*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15650*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15653*/           OPC_EmitInteger, MVT::i1, 0, 
/*15656*/           OPC_EmitInteger, MVT::i1, 0, 
/*15659*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15662*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15665*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 400:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15682*/         /*SwitchType*/ 42, MVT::v4f32,// ->15726
/*15684*/           OPC_EmitMergeInputChains1_0,
/*15685*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15688*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15691*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15694*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15697*/           OPC_EmitInteger, MVT::i1, 0, 
/*15700*/           OPC_EmitInteger, MVT::i1, 0, 
/*15703*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15706*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15709*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 400:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15726*/         0, // EndSwitchType
/*15727*/       /*Scope*/ 27|128,1/*155*/, /*->15884*/
/*15729*/         OPC_CheckChild2Type, MVT::v16f32,
/*15731*/         OPC_RecordChild3, // #2 = $rsrc
/*15732*/         OPC_CheckChild3Type, MVT::v8i32,
/*15734*/         OPC_RecordChild4, // #3 = $sampler
/*15735*/         OPC_RecordChild5, // #4 = $dmask
/*15736*/         OPC_RecordChild6, // #5 = $unorm
/*15737*/         OPC_RecordChild7, // #6 = $glc
/*15738*/         OPC_MoveChild, 8,
/*15740*/         OPC_RecordNode, // #7 = $slc
/*15741*/         OPC_MoveParent,
/*15742*/         OPC_MoveChild, 9,
/*15744*/         OPC_RecordNode, // #8 = $lwe
/*15745*/         OPC_MoveParent,
/*15746*/         OPC_MoveChild, 10,
/*15748*/         OPC_RecordNode, // #9 = $da
/*15749*/         OPC_MoveParent,
/*15750*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15795
/*15753*/           OPC_EmitMergeInputChains1_0,
/*15754*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15757*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15760*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15763*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15766*/           OPC_EmitInteger, MVT::i1, 0, 
/*15769*/           OPC_EmitInteger, MVT::i1, 0, 
/*15772*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15775*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15778*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 400:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15795*/         /*SwitchType*/ 42, MVT::v2f32,// ->15839
/*15797*/           OPC_EmitMergeInputChains1_0,
/*15798*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15801*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15804*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15807*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15810*/           OPC_EmitInteger, MVT::i1, 0, 
/*15813*/           OPC_EmitInteger, MVT::i1, 0, 
/*15816*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15819*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15822*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 400:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15839*/         /*SwitchType*/ 42, MVT::v4f32,// ->15883
/*15841*/           OPC_EmitMergeInputChains1_0,
/*15842*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15845*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15848*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15851*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15854*/           OPC_EmitInteger, MVT::i1, 0, 
/*15857*/           OPC_EmitInteger, MVT::i1, 0, 
/*15860*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15863*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15866*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 400:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15883*/         0, // EndSwitchType
/*15884*/       0, /*End of Scope*/
/*15885*/     /*Scope*/ 23|128,6/*791*/, /*->16678*/
/*15887*/       OPC_CheckChild1Integer, 18|128,3/*402*/, 
/*15890*/       OPC_RecordChild2, // #1 = $addr
/*15891*/       OPC_Scope, 27|128,1/*155*/, /*->16049*/ // 5 children in Scope
/*15894*/         OPC_CheckChild2Type, MVT::f32,
/*15896*/         OPC_RecordChild3, // #2 = $rsrc
/*15897*/         OPC_CheckChild3Type, MVT::v8i32,
/*15899*/         OPC_RecordChild4, // #3 = $sampler
/*15900*/         OPC_RecordChild5, // #4 = $dmask
/*15901*/         OPC_RecordChild6, // #5 = $unorm
/*15902*/         OPC_RecordChild7, // #6 = $glc
/*15903*/         OPC_MoveChild, 8,
/*15905*/         OPC_RecordNode, // #7 = $slc
/*15906*/         OPC_MoveParent,
/*15907*/         OPC_MoveChild, 9,
/*15909*/         OPC_RecordNode, // #8 = $lwe
/*15910*/         OPC_MoveParent,
/*15911*/         OPC_MoveChild, 10,
/*15913*/         OPC_RecordNode, // #9 = $da
/*15914*/         OPC_MoveParent,
/*15915*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15960
/*15918*/           OPC_EmitMergeInputChains1_0,
/*15919*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15922*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15925*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15928*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15931*/           OPC_EmitInteger, MVT::i1, 0, 
/*15934*/           OPC_EmitInteger, MVT::i1, 0, 
/*15937*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15940*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15943*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 402:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15960*/         /*SwitchType*/ 42, MVT::v2f32,// ->16004
/*15962*/           OPC_EmitMergeInputChains1_0,
/*15963*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15966*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15969*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15972*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15975*/           OPC_EmitInteger, MVT::i1, 0, 
/*15978*/           OPC_EmitInteger, MVT::i1, 0, 
/*15981*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15984*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15987*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 402:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16004*/         /*SwitchType*/ 42, MVT::v4f32,// ->16048
/*16006*/           OPC_EmitMergeInputChains1_0,
/*16007*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16010*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16013*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16016*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16019*/           OPC_EmitInteger, MVT::i1, 0, 
/*16022*/           OPC_EmitInteger, MVT::i1, 0, 
/*16025*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16028*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16031*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 402:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16048*/         0, // EndSwitchType
/*16049*/       /*Scope*/ 27|128,1/*155*/, /*->16206*/
/*16051*/         OPC_CheckChild2Type, MVT::v2f32,
/*16053*/         OPC_RecordChild3, // #2 = $rsrc
/*16054*/         OPC_CheckChild3Type, MVT::v8i32,
/*16056*/         OPC_RecordChild4, // #3 = $sampler
/*16057*/         OPC_RecordChild5, // #4 = $dmask
/*16058*/         OPC_RecordChild6, // #5 = $unorm
/*16059*/         OPC_RecordChild7, // #6 = $glc
/*16060*/         OPC_MoveChild, 8,
/*16062*/         OPC_RecordNode, // #7 = $slc
/*16063*/         OPC_MoveParent,
/*16064*/         OPC_MoveChild, 9,
/*16066*/         OPC_RecordNode, // #8 = $lwe
/*16067*/         OPC_MoveParent,
/*16068*/         OPC_MoveChild, 10,
/*16070*/         OPC_RecordNode, // #9 = $da
/*16071*/         OPC_MoveParent,
/*16072*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16117
/*16075*/           OPC_EmitMergeInputChains1_0,
/*16076*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16079*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16082*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16085*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16088*/           OPC_EmitInteger, MVT::i1, 0, 
/*16091*/           OPC_EmitInteger, MVT::i1, 0, 
/*16094*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16097*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16100*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 402:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16117*/         /*SwitchType*/ 42, MVT::v2f32,// ->16161
/*16119*/           OPC_EmitMergeInputChains1_0,
/*16120*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16123*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16126*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16129*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16132*/           OPC_EmitInteger, MVT::i1, 0, 
/*16135*/           OPC_EmitInteger, MVT::i1, 0, 
/*16138*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16141*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16144*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 402:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16161*/         /*SwitchType*/ 42, MVT::v4f32,// ->16205
/*16163*/           OPC_EmitMergeInputChains1_0,
/*16164*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16167*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16170*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16173*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16176*/           OPC_EmitInteger, MVT::i1, 0, 
/*16179*/           OPC_EmitInteger, MVT::i1, 0, 
/*16182*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16185*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16188*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 402:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16205*/         0, // EndSwitchType
/*16206*/       /*Scope*/ 27|128,1/*155*/, /*->16363*/
/*16208*/         OPC_CheckChild2Type, MVT::v4f32,
/*16210*/         OPC_RecordChild3, // #2 = $rsrc
/*16211*/         OPC_CheckChild3Type, MVT::v8i32,
/*16213*/         OPC_RecordChild4, // #3 = $sampler
/*16214*/         OPC_RecordChild5, // #4 = $dmask
/*16215*/         OPC_RecordChild6, // #5 = $unorm
/*16216*/         OPC_RecordChild7, // #6 = $glc
/*16217*/         OPC_MoveChild, 8,
/*16219*/         OPC_RecordNode, // #7 = $slc
/*16220*/         OPC_MoveParent,
/*16221*/         OPC_MoveChild, 9,
/*16223*/         OPC_RecordNode, // #8 = $lwe
/*16224*/         OPC_MoveParent,
/*16225*/         OPC_MoveChild, 10,
/*16227*/         OPC_RecordNode, // #9 = $da
/*16228*/         OPC_MoveParent,
/*16229*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16274
/*16232*/           OPC_EmitMergeInputChains1_0,
/*16233*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16236*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16239*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16242*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16245*/           OPC_EmitInteger, MVT::i1, 0, 
/*16248*/           OPC_EmitInteger, MVT::i1, 0, 
/*16251*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16254*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16257*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 402:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16274*/         /*SwitchType*/ 42, MVT::v2f32,// ->16318
/*16276*/           OPC_EmitMergeInputChains1_0,
/*16277*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16280*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16283*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16286*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16289*/           OPC_EmitInteger, MVT::i1, 0, 
/*16292*/           OPC_EmitInteger, MVT::i1, 0, 
/*16295*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16298*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16301*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 402:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16318*/         /*SwitchType*/ 42, MVT::v4f32,// ->16362
/*16320*/           OPC_EmitMergeInputChains1_0,
/*16321*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16324*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16327*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16330*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16333*/           OPC_EmitInteger, MVT::i1, 0, 
/*16336*/           OPC_EmitInteger, MVT::i1, 0, 
/*16339*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16342*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16345*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 402:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16362*/         0, // EndSwitchType
/*16363*/       /*Scope*/ 27|128,1/*155*/, /*->16520*/
/*16365*/         OPC_CheckChild2Type, MVT::v8f32,
/*16367*/         OPC_RecordChild3, // #2 = $rsrc
/*16368*/         OPC_CheckChild3Type, MVT::v8i32,
/*16370*/         OPC_RecordChild4, // #3 = $sampler
/*16371*/         OPC_RecordChild5, // #4 = $dmask
/*16372*/         OPC_RecordChild6, // #5 = $unorm
/*16373*/         OPC_RecordChild7, // #6 = $glc
/*16374*/         OPC_MoveChild, 8,
/*16376*/         OPC_RecordNode, // #7 = $slc
/*16377*/         OPC_MoveParent,
/*16378*/         OPC_MoveChild, 9,
/*16380*/         OPC_RecordNode, // #8 = $lwe
/*16381*/         OPC_MoveParent,
/*16382*/         OPC_MoveChild, 10,
/*16384*/         OPC_RecordNode, // #9 = $da
/*16385*/         OPC_MoveParent,
/*16386*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16431
/*16389*/           OPC_EmitMergeInputChains1_0,
/*16390*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16393*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16396*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16399*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16402*/           OPC_EmitInteger, MVT::i1, 0, 
/*16405*/           OPC_EmitInteger, MVT::i1, 0, 
/*16408*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16411*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16414*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 402:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16431*/         /*SwitchType*/ 42, MVT::v2f32,// ->16475
/*16433*/           OPC_EmitMergeInputChains1_0,
/*16434*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16437*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16440*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16443*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16446*/           OPC_EmitInteger, MVT::i1, 0, 
/*16449*/           OPC_EmitInteger, MVT::i1, 0, 
/*16452*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16455*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16458*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 402:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16475*/         /*SwitchType*/ 42, MVT::v4f32,// ->16519
/*16477*/           OPC_EmitMergeInputChains1_0,
/*16478*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16481*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16484*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16487*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16490*/           OPC_EmitInteger, MVT::i1, 0, 
/*16493*/           OPC_EmitInteger, MVT::i1, 0, 
/*16496*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16499*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16502*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 402:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16519*/         0, // EndSwitchType
/*16520*/       /*Scope*/ 27|128,1/*155*/, /*->16677*/
/*16522*/         OPC_CheckChild2Type, MVT::v16f32,
/*16524*/         OPC_RecordChild3, // #2 = $rsrc
/*16525*/         OPC_CheckChild3Type, MVT::v8i32,
/*16527*/         OPC_RecordChild4, // #3 = $sampler
/*16528*/         OPC_RecordChild5, // #4 = $dmask
/*16529*/         OPC_RecordChild6, // #5 = $unorm
/*16530*/         OPC_RecordChild7, // #6 = $glc
/*16531*/         OPC_MoveChild, 8,
/*16533*/         OPC_RecordNode, // #7 = $slc
/*16534*/         OPC_MoveParent,
/*16535*/         OPC_MoveChild, 9,
/*16537*/         OPC_RecordNode, // #8 = $lwe
/*16538*/         OPC_MoveParent,
/*16539*/         OPC_MoveChild, 10,
/*16541*/         OPC_RecordNode, // #9 = $da
/*16542*/         OPC_MoveParent,
/*16543*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16588
/*16546*/           OPC_EmitMergeInputChains1_0,
/*16547*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16550*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16553*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16556*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16559*/           OPC_EmitInteger, MVT::i1, 0, 
/*16562*/           OPC_EmitInteger, MVT::i1, 0, 
/*16565*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16568*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16571*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 402:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16588*/         /*SwitchType*/ 42, MVT::v2f32,// ->16632
/*16590*/           OPC_EmitMergeInputChains1_0,
/*16591*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16594*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16597*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16600*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16603*/           OPC_EmitInteger, MVT::i1, 0, 
/*16606*/           OPC_EmitInteger, MVT::i1, 0, 
/*16609*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16612*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16615*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 402:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16632*/         /*SwitchType*/ 42, MVT::v4f32,// ->16676
/*16634*/           OPC_EmitMergeInputChains1_0,
/*16635*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16638*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16641*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16644*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16647*/           OPC_EmitInteger, MVT::i1, 0, 
/*16650*/           OPC_EmitInteger, MVT::i1, 0, 
/*16653*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16656*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16659*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 402:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16676*/         0, // EndSwitchType
/*16677*/       0, /*End of Scope*/
/*16678*/     /*Scope*/ 23|128,6/*791*/, /*->17471*/
/*16680*/       OPC_CheckChild1Integer, 12|128,3/*396*/, 
/*16683*/       OPC_RecordChild2, // #1 = $addr
/*16684*/       OPC_Scope, 27|128,1/*155*/, /*->16842*/ // 5 children in Scope
/*16687*/         OPC_CheckChild2Type, MVT::f32,
/*16689*/         OPC_RecordChild3, // #2 = $rsrc
/*16690*/         OPC_CheckChild3Type, MVT::v8i32,
/*16692*/         OPC_RecordChild4, // #3 = $sampler
/*16693*/         OPC_RecordChild5, // #4 = $dmask
/*16694*/         OPC_RecordChild6, // #5 = $unorm
/*16695*/         OPC_RecordChild7, // #6 = $glc
/*16696*/         OPC_MoveChild, 8,
/*16698*/         OPC_RecordNode, // #7 = $slc
/*16699*/         OPC_MoveParent,
/*16700*/         OPC_MoveChild, 9,
/*16702*/         OPC_RecordNode, // #8 = $lwe
/*16703*/         OPC_MoveParent,
/*16704*/         OPC_MoveChild, 10,
/*16706*/         OPC_RecordNode, // #9 = $da
/*16707*/         OPC_MoveParent,
/*16708*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16753
/*16711*/           OPC_EmitMergeInputChains1_0,
/*16712*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16715*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16718*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16721*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16724*/           OPC_EmitInteger, MVT::i1, 0, 
/*16727*/           OPC_EmitInteger, MVT::i1, 0, 
/*16730*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16733*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16736*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 396:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16753*/         /*SwitchType*/ 42, MVT::v2f32,// ->16797
/*16755*/           OPC_EmitMergeInputChains1_0,
/*16756*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16759*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16762*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16765*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16768*/           OPC_EmitInteger, MVT::i1, 0, 
/*16771*/           OPC_EmitInteger, MVT::i1, 0, 
/*16774*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16777*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16780*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 396:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16797*/         /*SwitchType*/ 42, MVT::v4f32,// ->16841
/*16799*/           OPC_EmitMergeInputChains1_0,
/*16800*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16803*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16806*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16809*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16812*/           OPC_EmitInteger, MVT::i1, 0, 
/*16815*/           OPC_EmitInteger, MVT::i1, 0, 
/*16818*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16821*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16824*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 396:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16841*/         0, // EndSwitchType
/*16842*/       /*Scope*/ 27|128,1/*155*/, /*->16999*/
/*16844*/         OPC_CheckChild2Type, MVT::v2f32,
/*16846*/         OPC_RecordChild3, // #2 = $rsrc
/*16847*/         OPC_CheckChild3Type, MVT::v8i32,
/*16849*/         OPC_RecordChild4, // #3 = $sampler
/*16850*/         OPC_RecordChild5, // #4 = $dmask
/*16851*/         OPC_RecordChild6, // #5 = $unorm
/*16852*/         OPC_RecordChild7, // #6 = $glc
/*16853*/         OPC_MoveChild, 8,
/*16855*/         OPC_RecordNode, // #7 = $slc
/*16856*/         OPC_MoveParent,
/*16857*/         OPC_MoveChild, 9,
/*16859*/         OPC_RecordNode, // #8 = $lwe
/*16860*/         OPC_MoveParent,
/*16861*/         OPC_MoveChild, 10,
/*16863*/         OPC_RecordNode, // #9 = $da
/*16864*/         OPC_MoveParent,
/*16865*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16910
/*16868*/           OPC_EmitMergeInputChains1_0,
/*16869*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16872*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16875*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16878*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16881*/           OPC_EmitInteger, MVT::i1, 0, 
/*16884*/           OPC_EmitInteger, MVT::i1, 0, 
/*16887*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16890*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16893*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 396:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16910*/         /*SwitchType*/ 42, MVT::v2f32,// ->16954
/*16912*/           OPC_EmitMergeInputChains1_0,
/*16913*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16916*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16919*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16922*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16925*/           OPC_EmitInteger, MVT::i1, 0, 
/*16928*/           OPC_EmitInteger, MVT::i1, 0, 
/*16931*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16934*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16937*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 396:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16954*/         /*SwitchType*/ 42, MVT::v4f32,// ->16998
/*16956*/           OPC_EmitMergeInputChains1_0,
/*16957*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16960*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16963*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16966*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16969*/           OPC_EmitInteger, MVT::i1, 0, 
/*16972*/           OPC_EmitInteger, MVT::i1, 0, 
/*16975*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16978*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16981*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 396:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16998*/         0, // EndSwitchType
/*16999*/       /*Scope*/ 27|128,1/*155*/, /*->17156*/
/*17001*/         OPC_CheckChild2Type, MVT::v4f32,
/*17003*/         OPC_RecordChild3, // #2 = $rsrc
/*17004*/         OPC_CheckChild3Type, MVT::v8i32,
/*17006*/         OPC_RecordChild4, // #3 = $sampler
/*17007*/         OPC_RecordChild5, // #4 = $dmask
/*17008*/         OPC_RecordChild6, // #5 = $unorm
/*17009*/         OPC_RecordChild7, // #6 = $glc
/*17010*/         OPC_MoveChild, 8,
/*17012*/         OPC_RecordNode, // #7 = $slc
/*17013*/         OPC_MoveParent,
/*17014*/         OPC_MoveChild, 9,
/*17016*/         OPC_RecordNode, // #8 = $lwe
/*17017*/         OPC_MoveParent,
/*17018*/         OPC_MoveChild, 10,
/*17020*/         OPC_RecordNode, // #9 = $da
/*17021*/         OPC_MoveParent,
/*17022*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17067
/*17025*/           OPC_EmitMergeInputChains1_0,
/*17026*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17029*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17032*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17035*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17038*/           OPC_EmitInteger, MVT::i1, 0, 
/*17041*/           OPC_EmitInteger, MVT::i1, 0, 
/*17044*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17047*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17050*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 396:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17067*/         /*SwitchType*/ 42, MVT::v2f32,// ->17111
/*17069*/           OPC_EmitMergeInputChains1_0,
/*17070*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17073*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17076*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17079*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17082*/           OPC_EmitInteger, MVT::i1, 0, 
/*17085*/           OPC_EmitInteger, MVT::i1, 0, 
/*17088*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17091*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17094*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 396:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17111*/         /*SwitchType*/ 42, MVT::v4f32,// ->17155
/*17113*/           OPC_EmitMergeInputChains1_0,
/*17114*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17117*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17120*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17123*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17126*/           OPC_EmitInteger, MVT::i1, 0, 
/*17129*/           OPC_EmitInteger, MVT::i1, 0, 
/*17132*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17135*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17138*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 396:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17155*/         0, // EndSwitchType
/*17156*/       /*Scope*/ 27|128,1/*155*/, /*->17313*/
/*17158*/         OPC_CheckChild2Type, MVT::v8f32,
/*17160*/         OPC_RecordChild3, // #2 = $rsrc
/*17161*/         OPC_CheckChild3Type, MVT::v8i32,
/*17163*/         OPC_RecordChild4, // #3 = $sampler
/*17164*/         OPC_RecordChild5, // #4 = $dmask
/*17165*/         OPC_RecordChild6, // #5 = $unorm
/*17166*/         OPC_RecordChild7, // #6 = $glc
/*17167*/         OPC_MoveChild, 8,
/*17169*/         OPC_RecordNode, // #7 = $slc
/*17170*/         OPC_MoveParent,
/*17171*/         OPC_MoveChild, 9,
/*17173*/         OPC_RecordNode, // #8 = $lwe
/*17174*/         OPC_MoveParent,
/*17175*/         OPC_MoveChild, 10,
/*17177*/         OPC_RecordNode, // #9 = $da
/*17178*/         OPC_MoveParent,
/*17179*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17224
/*17182*/           OPC_EmitMergeInputChains1_0,
/*17183*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17186*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17189*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17192*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17195*/           OPC_EmitInteger, MVT::i1, 0, 
/*17198*/           OPC_EmitInteger, MVT::i1, 0, 
/*17201*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17204*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17207*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 396:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17224*/         /*SwitchType*/ 42, MVT::v2f32,// ->17268
/*17226*/           OPC_EmitMergeInputChains1_0,
/*17227*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17230*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17233*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17236*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17239*/           OPC_EmitInteger, MVT::i1, 0, 
/*17242*/           OPC_EmitInteger, MVT::i1, 0, 
/*17245*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17248*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17251*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 396:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17268*/         /*SwitchType*/ 42, MVT::v4f32,// ->17312
/*17270*/           OPC_EmitMergeInputChains1_0,
/*17271*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17274*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17277*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17280*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17283*/           OPC_EmitInteger, MVT::i1, 0, 
/*17286*/           OPC_EmitInteger, MVT::i1, 0, 
/*17289*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17292*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17295*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 396:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17312*/         0, // EndSwitchType
/*17313*/       /*Scope*/ 27|128,1/*155*/, /*->17470*/
/*17315*/         OPC_CheckChild2Type, MVT::v16f32,
/*17317*/         OPC_RecordChild3, // #2 = $rsrc
/*17318*/         OPC_CheckChild3Type, MVT::v8i32,
/*17320*/         OPC_RecordChild4, // #3 = $sampler
/*17321*/         OPC_RecordChild5, // #4 = $dmask
/*17322*/         OPC_RecordChild6, // #5 = $unorm
/*17323*/         OPC_RecordChild7, // #6 = $glc
/*17324*/         OPC_MoveChild, 8,
/*17326*/         OPC_RecordNode, // #7 = $slc
/*17327*/         OPC_MoveParent,
/*17328*/         OPC_MoveChild, 9,
/*17330*/         OPC_RecordNode, // #8 = $lwe
/*17331*/         OPC_MoveParent,
/*17332*/         OPC_MoveChild, 10,
/*17334*/         OPC_RecordNode, // #9 = $da
/*17335*/         OPC_MoveParent,
/*17336*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17381
/*17339*/           OPC_EmitMergeInputChains1_0,
/*17340*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17343*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17346*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17349*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17352*/           OPC_EmitInteger, MVT::i1, 0, 
/*17355*/           OPC_EmitInteger, MVT::i1, 0, 
/*17358*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17361*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17364*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 396:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17381*/         /*SwitchType*/ 42, MVT::v2f32,// ->17425
/*17383*/           OPC_EmitMergeInputChains1_0,
/*17384*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17387*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17390*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17393*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17396*/           OPC_EmitInteger, MVT::i1, 0, 
/*17399*/           OPC_EmitInteger, MVT::i1, 0, 
/*17402*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17405*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17408*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 396:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17425*/         /*SwitchType*/ 42, MVT::v4f32,// ->17469
/*17427*/           OPC_EmitMergeInputChains1_0,
/*17428*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17431*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17434*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17437*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17440*/           OPC_EmitInteger, MVT::i1, 0, 
/*17443*/           OPC_EmitInteger, MVT::i1, 0, 
/*17446*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17449*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17452*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 396:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17469*/         0, // EndSwitchType
/*17470*/       0, /*End of Scope*/
/*17471*/     /*Scope*/ 23|128,6/*791*/, /*->18264*/
/*17473*/       OPC_CheckChild1Integer, 13|128,3/*397*/, 
/*17476*/       OPC_RecordChild2, // #1 = $addr
/*17477*/       OPC_Scope, 27|128,1/*155*/, /*->17635*/ // 5 children in Scope
/*17480*/         OPC_CheckChild2Type, MVT::f32,
/*17482*/         OPC_RecordChild3, // #2 = $rsrc
/*17483*/         OPC_CheckChild3Type, MVT::v8i32,
/*17485*/         OPC_RecordChild4, // #3 = $sampler
/*17486*/         OPC_RecordChild5, // #4 = $dmask
/*17487*/         OPC_RecordChild6, // #5 = $unorm
/*17488*/         OPC_RecordChild7, // #6 = $glc
/*17489*/         OPC_MoveChild, 8,
/*17491*/         OPC_RecordNode, // #7 = $slc
/*17492*/         OPC_MoveParent,
/*17493*/         OPC_MoveChild, 9,
/*17495*/         OPC_RecordNode, // #8 = $lwe
/*17496*/         OPC_MoveParent,
/*17497*/         OPC_MoveChild, 10,
/*17499*/         OPC_RecordNode, // #9 = $da
/*17500*/         OPC_MoveParent,
/*17501*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17546
/*17504*/           OPC_EmitMergeInputChains1_0,
/*17505*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17508*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17511*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17514*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17517*/           OPC_EmitInteger, MVT::i1, 0, 
/*17520*/           OPC_EmitInteger, MVT::i1, 0, 
/*17523*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17526*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17529*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 397:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17546*/         /*SwitchType*/ 42, MVT::v2f32,// ->17590
/*17548*/           OPC_EmitMergeInputChains1_0,
/*17549*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17552*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17555*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17558*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17561*/           OPC_EmitInteger, MVT::i1, 0, 
/*17564*/           OPC_EmitInteger, MVT::i1, 0, 
/*17567*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17570*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17573*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 397:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17590*/         /*SwitchType*/ 42, MVT::v4f32,// ->17634
/*17592*/           OPC_EmitMergeInputChains1_0,
/*17593*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17596*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17599*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17602*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17605*/           OPC_EmitInteger, MVT::i1, 0, 
/*17608*/           OPC_EmitInteger, MVT::i1, 0, 
/*17611*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17614*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17617*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 397:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17634*/         0, // EndSwitchType
/*17635*/       /*Scope*/ 27|128,1/*155*/, /*->17792*/
/*17637*/         OPC_CheckChild2Type, MVT::v2f32,
/*17639*/         OPC_RecordChild3, // #2 = $rsrc
/*17640*/         OPC_CheckChild3Type, MVT::v8i32,
/*17642*/         OPC_RecordChild4, // #3 = $sampler
/*17643*/         OPC_RecordChild5, // #4 = $dmask
/*17644*/         OPC_RecordChild6, // #5 = $unorm
/*17645*/         OPC_RecordChild7, // #6 = $glc
/*17646*/         OPC_MoveChild, 8,
/*17648*/         OPC_RecordNode, // #7 = $slc
/*17649*/         OPC_MoveParent,
/*17650*/         OPC_MoveChild, 9,
/*17652*/         OPC_RecordNode, // #8 = $lwe
/*17653*/         OPC_MoveParent,
/*17654*/         OPC_MoveChild, 10,
/*17656*/         OPC_RecordNode, // #9 = $da
/*17657*/         OPC_MoveParent,
/*17658*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17703
/*17661*/           OPC_EmitMergeInputChains1_0,
/*17662*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17665*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17668*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17671*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17674*/           OPC_EmitInteger, MVT::i1, 0, 
/*17677*/           OPC_EmitInteger, MVT::i1, 0, 
/*17680*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17683*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17686*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 397:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17703*/         /*SwitchType*/ 42, MVT::v2f32,// ->17747
/*17705*/           OPC_EmitMergeInputChains1_0,
/*17706*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17709*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17712*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17715*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17718*/           OPC_EmitInteger, MVT::i1, 0, 
/*17721*/           OPC_EmitInteger, MVT::i1, 0, 
/*17724*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17727*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17730*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 397:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17747*/         /*SwitchType*/ 42, MVT::v4f32,// ->17791
/*17749*/           OPC_EmitMergeInputChains1_0,
/*17750*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17753*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17756*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17759*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17762*/           OPC_EmitInteger, MVT::i1, 0, 
/*17765*/           OPC_EmitInteger, MVT::i1, 0, 
/*17768*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17771*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17774*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 397:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17791*/         0, // EndSwitchType
/*17792*/       /*Scope*/ 27|128,1/*155*/, /*->17949*/
/*17794*/         OPC_CheckChild2Type, MVT::v4f32,
/*17796*/         OPC_RecordChild3, // #2 = $rsrc
/*17797*/         OPC_CheckChild3Type, MVT::v8i32,
/*17799*/         OPC_RecordChild4, // #3 = $sampler
/*17800*/         OPC_RecordChild5, // #4 = $dmask
/*17801*/         OPC_RecordChild6, // #5 = $unorm
/*17802*/         OPC_RecordChild7, // #6 = $glc
/*17803*/         OPC_MoveChild, 8,
/*17805*/         OPC_RecordNode, // #7 = $slc
/*17806*/         OPC_MoveParent,
/*17807*/         OPC_MoveChild, 9,
/*17809*/         OPC_RecordNode, // #8 = $lwe
/*17810*/         OPC_MoveParent,
/*17811*/         OPC_MoveChild, 10,
/*17813*/         OPC_RecordNode, // #9 = $da
/*17814*/         OPC_MoveParent,
/*17815*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17860
/*17818*/           OPC_EmitMergeInputChains1_0,
/*17819*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17822*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17825*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17828*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17831*/           OPC_EmitInteger, MVT::i1, 0, 
/*17834*/           OPC_EmitInteger, MVT::i1, 0, 
/*17837*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17840*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17843*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 397:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17860*/         /*SwitchType*/ 42, MVT::v2f32,// ->17904
/*17862*/           OPC_EmitMergeInputChains1_0,
/*17863*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17866*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17869*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17872*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17875*/           OPC_EmitInteger, MVT::i1, 0, 
/*17878*/           OPC_EmitInteger, MVT::i1, 0, 
/*17881*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17884*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17887*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 397:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17904*/         /*SwitchType*/ 42, MVT::v4f32,// ->17948
/*17906*/           OPC_EmitMergeInputChains1_0,
/*17907*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17910*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17913*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17916*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17919*/           OPC_EmitInteger, MVT::i1, 0, 
/*17922*/           OPC_EmitInteger, MVT::i1, 0, 
/*17925*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17928*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17931*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 397:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17948*/         0, // EndSwitchType
/*17949*/       /*Scope*/ 27|128,1/*155*/, /*->18106*/
/*17951*/         OPC_CheckChild2Type, MVT::v8f32,
/*17953*/         OPC_RecordChild3, // #2 = $rsrc
/*17954*/         OPC_CheckChild3Type, MVT::v8i32,
/*17956*/         OPC_RecordChild4, // #3 = $sampler
/*17957*/         OPC_RecordChild5, // #4 = $dmask
/*17958*/         OPC_RecordChild6, // #5 = $unorm
/*17959*/         OPC_RecordChild7, // #6 = $glc
/*17960*/         OPC_MoveChild, 8,
/*17962*/         OPC_RecordNode, // #7 = $slc
/*17963*/         OPC_MoveParent,
/*17964*/         OPC_MoveChild, 9,
/*17966*/         OPC_RecordNode, // #8 = $lwe
/*17967*/         OPC_MoveParent,
/*17968*/         OPC_MoveChild, 10,
/*17970*/         OPC_RecordNode, // #9 = $da
/*17971*/         OPC_MoveParent,
/*17972*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18017
/*17975*/           OPC_EmitMergeInputChains1_0,
/*17976*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17979*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17982*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17985*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17988*/           OPC_EmitInteger, MVT::i1, 0, 
/*17991*/           OPC_EmitInteger, MVT::i1, 0, 
/*17994*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17997*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18000*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 397:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18017*/         /*SwitchType*/ 42, MVT::v2f32,// ->18061
/*18019*/           OPC_EmitMergeInputChains1_0,
/*18020*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18023*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18026*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18029*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18032*/           OPC_EmitInteger, MVT::i1, 0, 
/*18035*/           OPC_EmitInteger, MVT::i1, 0, 
/*18038*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18041*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18044*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 397:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18061*/         /*SwitchType*/ 42, MVT::v4f32,// ->18105
/*18063*/           OPC_EmitMergeInputChains1_0,
/*18064*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18067*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18070*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18073*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18076*/           OPC_EmitInteger, MVT::i1, 0, 
/*18079*/           OPC_EmitInteger, MVT::i1, 0, 
/*18082*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18085*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18088*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 397:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18105*/         0, // EndSwitchType
/*18106*/       /*Scope*/ 27|128,1/*155*/, /*->18263*/
/*18108*/         OPC_CheckChild2Type, MVT::v16f32,
/*18110*/         OPC_RecordChild3, // #2 = $rsrc
/*18111*/         OPC_CheckChild3Type, MVT::v8i32,
/*18113*/         OPC_RecordChild4, // #3 = $sampler
/*18114*/         OPC_RecordChild5, // #4 = $dmask
/*18115*/         OPC_RecordChild6, // #5 = $unorm
/*18116*/         OPC_RecordChild7, // #6 = $glc
/*18117*/         OPC_MoveChild, 8,
/*18119*/         OPC_RecordNode, // #7 = $slc
/*18120*/         OPC_MoveParent,
/*18121*/         OPC_MoveChild, 9,
/*18123*/         OPC_RecordNode, // #8 = $lwe
/*18124*/         OPC_MoveParent,
/*18125*/         OPC_MoveChild, 10,
/*18127*/         OPC_RecordNode, // #9 = $da
/*18128*/         OPC_MoveParent,
/*18129*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18174
/*18132*/           OPC_EmitMergeInputChains1_0,
/*18133*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18136*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18139*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18142*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18145*/           OPC_EmitInteger, MVT::i1, 0, 
/*18148*/           OPC_EmitInteger, MVT::i1, 0, 
/*18151*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18154*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18157*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 397:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18174*/         /*SwitchType*/ 42, MVT::v2f32,// ->18218
/*18176*/           OPC_EmitMergeInputChains1_0,
/*18177*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18180*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18183*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18186*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18189*/           OPC_EmitInteger, MVT::i1, 0, 
/*18192*/           OPC_EmitInteger, MVT::i1, 0, 
/*18195*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18198*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18201*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 397:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18218*/         /*SwitchType*/ 42, MVT::v4f32,// ->18262
/*18220*/           OPC_EmitMergeInputChains1_0,
/*18221*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18224*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18227*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18230*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18233*/           OPC_EmitInteger, MVT::i1, 0, 
/*18236*/           OPC_EmitInteger, MVT::i1, 0, 
/*18239*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18242*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18245*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 397:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18262*/         0, // EndSwitchType
/*18263*/       0, /*End of Scope*/
/*18264*/     /*Scope*/ 23|128,6/*791*/, /*->19057*/
/*18266*/       OPC_CheckChild1Integer, 20|128,3/*404*/, 
/*18269*/       OPC_RecordChild2, // #1 = $addr
/*18270*/       OPC_Scope, 27|128,1/*155*/, /*->18428*/ // 5 children in Scope
/*18273*/         OPC_CheckChild2Type, MVT::f32,
/*18275*/         OPC_RecordChild3, // #2 = $rsrc
/*18276*/         OPC_CheckChild3Type, MVT::v8i32,
/*18278*/         OPC_RecordChild4, // #3 = $sampler
/*18279*/         OPC_RecordChild5, // #4 = $dmask
/*18280*/         OPC_RecordChild6, // #5 = $unorm
/*18281*/         OPC_RecordChild7, // #6 = $glc
/*18282*/         OPC_MoveChild, 8,
/*18284*/         OPC_RecordNode, // #7 = $slc
/*18285*/         OPC_MoveParent,
/*18286*/         OPC_MoveChild, 9,
/*18288*/         OPC_RecordNode, // #8 = $lwe
/*18289*/         OPC_MoveParent,
/*18290*/         OPC_MoveChild, 10,
/*18292*/         OPC_RecordNode, // #9 = $da
/*18293*/         OPC_MoveParent,
/*18294*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18339
/*18297*/           OPC_EmitMergeInputChains1_0,
/*18298*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18301*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18304*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18307*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18310*/           OPC_EmitInteger, MVT::i1, 0, 
/*18313*/           OPC_EmitInteger, MVT::i1, 0, 
/*18316*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18319*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18322*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 404:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18339*/         /*SwitchType*/ 42, MVT::v2f32,// ->18383
/*18341*/           OPC_EmitMergeInputChains1_0,
/*18342*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18345*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18348*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18351*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18354*/           OPC_EmitInteger, MVT::i1, 0, 
/*18357*/           OPC_EmitInteger, MVT::i1, 0, 
/*18360*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18363*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18366*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 404:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18383*/         /*SwitchType*/ 42, MVT::v4f32,// ->18427
/*18385*/           OPC_EmitMergeInputChains1_0,
/*18386*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18389*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18392*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18395*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18398*/           OPC_EmitInteger, MVT::i1, 0, 
/*18401*/           OPC_EmitInteger, MVT::i1, 0, 
/*18404*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18407*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18410*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 404:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18427*/         0, // EndSwitchType
/*18428*/       /*Scope*/ 27|128,1/*155*/, /*->18585*/
/*18430*/         OPC_CheckChild2Type, MVT::v2f32,
/*18432*/         OPC_RecordChild3, // #2 = $rsrc
/*18433*/         OPC_CheckChild3Type, MVT::v8i32,
/*18435*/         OPC_RecordChild4, // #3 = $sampler
/*18436*/         OPC_RecordChild5, // #4 = $dmask
/*18437*/         OPC_RecordChild6, // #5 = $unorm
/*18438*/         OPC_RecordChild7, // #6 = $glc
/*18439*/         OPC_MoveChild, 8,
/*18441*/         OPC_RecordNode, // #7 = $slc
/*18442*/         OPC_MoveParent,
/*18443*/         OPC_MoveChild, 9,
/*18445*/         OPC_RecordNode, // #8 = $lwe
/*18446*/         OPC_MoveParent,
/*18447*/         OPC_MoveChild, 10,
/*18449*/         OPC_RecordNode, // #9 = $da
/*18450*/         OPC_MoveParent,
/*18451*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18496
/*18454*/           OPC_EmitMergeInputChains1_0,
/*18455*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18458*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18461*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18464*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18467*/           OPC_EmitInteger, MVT::i1, 0, 
/*18470*/           OPC_EmitInteger, MVT::i1, 0, 
/*18473*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18476*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18479*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 404:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18496*/         /*SwitchType*/ 42, MVT::v2f32,// ->18540
/*18498*/           OPC_EmitMergeInputChains1_0,
/*18499*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18502*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18505*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18508*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18511*/           OPC_EmitInteger, MVT::i1, 0, 
/*18514*/           OPC_EmitInteger, MVT::i1, 0, 
/*18517*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18520*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18523*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 404:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18540*/         /*SwitchType*/ 42, MVT::v4f32,// ->18584
/*18542*/           OPC_EmitMergeInputChains1_0,
/*18543*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18546*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18549*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18552*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18555*/           OPC_EmitInteger, MVT::i1, 0, 
/*18558*/           OPC_EmitInteger, MVT::i1, 0, 
/*18561*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18564*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18567*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 404:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18584*/         0, // EndSwitchType
/*18585*/       /*Scope*/ 27|128,1/*155*/, /*->18742*/
/*18587*/         OPC_CheckChild2Type, MVT::v4f32,
/*18589*/         OPC_RecordChild3, // #2 = $rsrc
/*18590*/         OPC_CheckChild3Type, MVT::v8i32,
/*18592*/         OPC_RecordChild4, // #3 = $sampler
/*18593*/         OPC_RecordChild5, // #4 = $dmask
/*18594*/         OPC_RecordChild6, // #5 = $unorm
/*18595*/         OPC_RecordChild7, // #6 = $glc
/*18596*/         OPC_MoveChild, 8,
/*18598*/         OPC_RecordNode, // #7 = $slc
/*18599*/         OPC_MoveParent,
/*18600*/         OPC_MoveChild, 9,
/*18602*/         OPC_RecordNode, // #8 = $lwe
/*18603*/         OPC_MoveParent,
/*18604*/         OPC_MoveChild, 10,
/*18606*/         OPC_RecordNode, // #9 = $da
/*18607*/         OPC_MoveParent,
/*18608*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18653
/*18611*/           OPC_EmitMergeInputChains1_0,
/*18612*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18615*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18618*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18621*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18624*/           OPC_EmitInteger, MVT::i1, 0, 
/*18627*/           OPC_EmitInteger, MVT::i1, 0, 
/*18630*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18633*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18636*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 404:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18653*/         /*SwitchType*/ 42, MVT::v2f32,// ->18697
/*18655*/           OPC_EmitMergeInputChains1_0,
/*18656*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18659*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18662*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18665*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18668*/           OPC_EmitInteger, MVT::i1, 0, 
/*18671*/           OPC_EmitInteger, MVT::i1, 0, 
/*18674*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18677*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18680*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 404:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18697*/         /*SwitchType*/ 42, MVT::v4f32,// ->18741
/*18699*/           OPC_EmitMergeInputChains1_0,
/*18700*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18703*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18706*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18709*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18712*/           OPC_EmitInteger, MVT::i1, 0, 
/*18715*/           OPC_EmitInteger, MVT::i1, 0, 
/*18718*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18721*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18724*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 404:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18741*/         0, // EndSwitchType
/*18742*/       /*Scope*/ 27|128,1/*155*/, /*->18899*/
/*18744*/         OPC_CheckChild2Type, MVT::v8f32,
/*18746*/         OPC_RecordChild3, // #2 = $rsrc
/*18747*/         OPC_CheckChild3Type, MVT::v8i32,
/*18749*/         OPC_RecordChild4, // #3 = $sampler
/*18750*/         OPC_RecordChild5, // #4 = $dmask
/*18751*/         OPC_RecordChild6, // #5 = $unorm
/*18752*/         OPC_RecordChild7, // #6 = $glc
/*18753*/         OPC_MoveChild, 8,
/*18755*/         OPC_RecordNode, // #7 = $slc
/*18756*/         OPC_MoveParent,
/*18757*/         OPC_MoveChild, 9,
/*18759*/         OPC_RecordNode, // #8 = $lwe
/*18760*/         OPC_MoveParent,
/*18761*/         OPC_MoveChild, 10,
/*18763*/         OPC_RecordNode, // #9 = $da
/*18764*/         OPC_MoveParent,
/*18765*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18810
/*18768*/           OPC_EmitMergeInputChains1_0,
/*18769*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18772*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18775*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18778*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18781*/           OPC_EmitInteger, MVT::i1, 0, 
/*18784*/           OPC_EmitInteger, MVT::i1, 0, 
/*18787*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18790*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18793*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 404:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18810*/         /*SwitchType*/ 42, MVT::v2f32,// ->18854
/*18812*/           OPC_EmitMergeInputChains1_0,
/*18813*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18816*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18819*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18822*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18825*/           OPC_EmitInteger, MVT::i1, 0, 
/*18828*/           OPC_EmitInteger, MVT::i1, 0, 
/*18831*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18834*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18837*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 404:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18854*/         /*SwitchType*/ 42, MVT::v4f32,// ->18898
/*18856*/           OPC_EmitMergeInputChains1_0,
/*18857*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18860*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18863*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18866*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18869*/           OPC_EmitInteger, MVT::i1, 0, 
/*18872*/           OPC_EmitInteger, MVT::i1, 0, 
/*18875*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18878*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18881*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 404:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18898*/         0, // EndSwitchType
/*18899*/       /*Scope*/ 27|128,1/*155*/, /*->19056*/
/*18901*/         OPC_CheckChild2Type, MVT::v16f32,
/*18903*/         OPC_RecordChild3, // #2 = $rsrc
/*18904*/         OPC_CheckChild3Type, MVT::v8i32,
/*18906*/         OPC_RecordChild4, // #3 = $sampler
/*18907*/         OPC_RecordChild5, // #4 = $dmask
/*18908*/         OPC_RecordChild6, // #5 = $unorm
/*18909*/         OPC_RecordChild7, // #6 = $glc
/*18910*/         OPC_MoveChild, 8,
/*18912*/         OPC_RecordNode, // #7 = $slc
/*18913*/         OPC_MoveParent,
/*18914*/         OPC_MoveChild, 9,
/*18916*/         OPC_RecordNode, // #8 = $lwe
/*18917*/         OPC_MoveParent,
/*18918*/         OPC_MoveChild, 10,
/*18920*/         OPC_RecordNode, // #9 = $da
/*18921*/         OPC_MoveParent,
/*18922*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18967
/*18925*/           OPC_EmitMergeInputChains1_0,
/*18926*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18929*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18932*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18935*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18938*/           OPC_EmitInteger, MVT::i1, 0, 
/*18941*/           OPC_EmitInteger, MVT::i1, 0, 
/*18944*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18947*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18950*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 404:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18967*/         /*SwitchType*/ 42, MVT::v2f32,// ->19011
/*18969*/           OPC_EmitMergeInputChains1_0,
/*18970*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18973*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18976*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18979*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18982*/           OPC_EmitInteger, MVT::i1, 0, 
/*18985*/           OPC_EmitInteger, MVT::i1, 0, 
/*18988*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18991*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18994*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 404:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19011*/         /*SwitchType*/ 42, MVT::v4f32,// ->19055
/*19013*/           OPC_EmitMergeInputChains1_0,
/*19014*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19017*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19020*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19023*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19026*/           OPC_EmitInteger, MVT::i1, 0, 
/*19029*/           OPC_EmitInteger, MVT::i1, 0, 
/*19032*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19035*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19038*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 404:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19055*/         0, // EndSwitchType
/*19056*/       0, /*End of Scope*/
/*19057*/     /*Scope*/ 23|128,6/*791*/, /*->19850*/
/*19059*/       OPC_CheckChild1Integer, 29|128,3/*413*/, 
/*19062*/       OPC_RecordChild2, // #1 = $addr
/*19063*/       OPC_Scope, 27|128,1/*155*/, /*->19221*/ // 5 children in Scope
/*19066*/         OPC_CheckChild2Type, MVT::f32,
/*19068*/         OPC_RecordChild3, // #2 = $rsrc
/*19069*/         OPC_CheckChild3Type, MVT::v8i32,
/*19071*/         OPC_RecordChild4, // #3 = $sampler
/*19072*/         OPC_RecordChild5, // #4 = $dmask
/*19073*/         OPC_RecordChild6, // #5 = $unorm
/*19074*/         OPC_RecordChild7, // #6 = $glc
/*19075*/         OPC_MoveChild, 8,
/*19077*/         OPC_RecordNode, // #7 = $slc
/*19078*/         OPC_MoveParent,
/*19079*/         OPC_MoveChild, 9,
/*19081*/         OPC_RecordNode, // #8 = $lwe
/*19082*/         OPC_MoveParent,
/*19083*/         OPC_MoveChild, 10,
/*19085*/         OPC_RecordNode, // #9 = $da
/*19086*/         OPC_MoveParent,
/*19087*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19132
/*19090*/           OPC_EmitMergeInputChains1_0,
/*19091*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19094*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19097*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19100*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19103*/           OPC_EmitInteger, MVT::i1, 0, 
/*19106*/           OPC_EmitInteger, MVT::i1, 0, 
/*19109*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19112*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19115*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 413:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19132*/         /*SwitchType*/ 42, MVT::v2f32,// ->19176
/*19134*/           OPC_EmitMergeInputChains1_0,
/*19135*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19138*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19141*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19144*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19147*/           OPC_EmitInteger, MVT::i1, 0, 
/*19150*/           OPC_EmitInteger, MVT::i1, 0, 
/*19153*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19156*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19159*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 413:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19176*/         /*SwitchType*/ 42, MVT::v4f32,// ->19220
/*19178*/           OPC_EmitMergeInputChains1_0,
/*19179*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19182*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19185*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19188*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19191*/           OPC_EmitInteger, MVT::i1, 0, 
/*19194*/           OPC_EmitInteger, MVT::i1, 0, 
/*19197*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19200*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19203*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 413:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19220*/         0, // EndSwitchType
/*19221*/       /*Scope*/ 27|128,1/*155*/, /*->19378*/
/*19223*/         OPC_CheckChild2Type, MVT::v2f32,
/*19225*/         OPC_RecordChild3, // #2 = $rsrc
/*19226*/         OPC_CheckChild3Type, MVT::v8i32,
/*19228*/         OPC_RecordChild4, // #3 = $sampler
/*19229*/         OPC_RecordChild5, // #4 = $dmask
/*19230*/         OPC_RecordChild6, // #5 = $unorm
/*19231*/         OPC_RecordChild7, // #6 = $glc
/*19232*/         OPC_MoveChild, 8,
/*19234*/         OPC_RecordNode, // #7 = $slc
/*19235*/         OPC_MoveParent,
/*19236*/         OPC_MoveChild, 9,
/*19238*/         OPC_RecordNode, // #8 = $lwe
/*19239*/         OPC_MoveParent,
/*19240*/         OPC_MoveChild, 10,
/*19242*/         OPC_RecordNode, // #9 = $da
/*19243*/         OPC_MoveParent,
/*19244*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19289
/*19247*/           OPC_EmitMergeInputChains1_0,
/*19248*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19251*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19254*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19257*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19260*/           OPC_EmitInteger, MVT::i1, 0, 
/*19263*/           OPC_EmitInteger, MVT::i1, 0, 
/*19266*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19269*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19272*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 413:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19289*/         /*SwitchType*/ 42, MVT::v2f32,// ->19333
/*19291*/           OPC_EmitMergeInputChains1_0,
/*19292*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19295*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19298*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19301*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19304*/           OPC_EmitInteger, MVT::i1, 0, 
/*19307*/           OPC_EmitInteger, MVT::i1, 0, 
/*19310*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19313*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19316*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 413:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19333*/         /*SwitchType*/ 42, MVT::v4f32,// ->19377
/*19335*/           OPC_EmitMergeInputChains1_0,
/*19336*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19339*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19342*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19345*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19348*/           OPC_EmitInteger, MVT::i1, 0, 
/*19351*/           OPC_EmitInteger, MVT::i1, 0, 
/*19354*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19357*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19360*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 413:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19377*/         0, // EndSwitchType
/*19378*/       /*Scope*/ 27|128,1/*155*/, /*->19535*/
/*19380*/         OPC_CheckChild2Type, MVT::v4f32,
/*19382*/         OPC_RecordChild3, // #2 = $rsrc
/*19383*/         OPC_CheckChild3Type, MVT::v8i32,
/*19385*/         OPC_RecordChild4, // #3 = $sampler
/*19386*/         OPC_RecordChild5, // #4 = $dmask
/*19387*/         OPC_RecordChild6, // #5 = $unorm
/*19388*/         OPC_RecordChild7, // #6 = $glc
/*19389*/         OPC_MoveChild, 8,
/*19391*/         OPC_RecordNode, // #7 = $slc
/*19392*/         OPC_MoveParent,
/*19393*/         OPC_MoveChild, 9,
/*19395*/         OPC_RecordNode, // #8 = $lwe
/*19396*/         OPC_MoveParent,
/*19397*/         OPC_MoveChild, 10,
/*19399*/         OPC_RecordNode, // #9 = $da
/*19400*/         OPC_MoveParent,
/*19401*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19446
/*19404*/           OPC_EmitMergeInputChains1_0,
/*19405*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19408*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19411*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19414*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19417*/           OPC_EmitInteger, MVT::i1, 0, 
/*19420*/           OPC_EmitInteger, MVT::i1, 0, 
/*19423*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19426*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19429*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 413:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19446*/         /*SwitchType*/ 42, MVT::v2f32,// ->19490
/*19448*/           OPC_EmitMergeInputChains1_0,
/*19449*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19452*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19455*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19458*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19461*/           OPC_EmitInteger, MVT::i1, 0, 
/*19464*/           OPC_EmitInteger, MVT::i1, 0, 
/*19467*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19470*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19473*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 413:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19490*/         /*SwitchType*/ 42, MVT::v4f32,// ->19534
/*19492*/           OPC_EmitMergeInputChains1_0,
/*19493*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19496*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19499*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19502*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19505*/           OPC_EmitInteger, MVT::i1, 0, 
/*19508*/           OPC_EmitInteger, MVT::i1, 0, 
/*19511*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19514*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19517*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 413:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19534*/         0, // EndSwitchType
/*19535*/       /*Scope*/ 27|128,1/*155*/, /*->19692*/
/*19537*/         OPC_CheckChild2Type, MVT::v8f32,
/*19539*/         OPC_RecordChild3, // #2 = $rsrc
/*19540*/         OPC_CheckChild3Type, MVT::v8i32,
/*19542*/         OPC_RecordChild4, // #3 = $sampler
/*19543*/         OPC_RecordChild5, // #4 = $dmask
/*19544*/         OPC_RecordChild6, // #5 = $unorm
/*19545*/         OPC_RecordChild7, // #6 = $glc
/*19546*/         OPC_MoveChild, 8,
/*19548*/         OPC_RecordNode, // #7 = $slc
/*19549*/         OPC_MoveParent,
/*19550*/         OPC_MoveChild, 9,
/*19552*/         OPC_RecordNode, // #8 = $lwe
/*19553*/         OPC_MoveParent,
/*19554*/         OPC_MoveChild, 10,
/*19556*/         OPC_RecordNode, // #9 = $da
/*19557*/         OPC_MoveParent,
/*19558*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19603
/*19561*/           OPC_EmitMergeInputChains1_0,
/*19562*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19565*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19568*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19571*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19574*/           OPC_EmitInteger, MVT::i1, 0, 
/*19577*/           OPC_EmitInteger, MVT::i1, 0, 
/*19580*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19583*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19586*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 413:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19603*/         /*SwitchType*/ 42, MVT::v2f32,// ->19647
/*19605*/           OPC_EmitMergeInputChains1_0,
/*19606*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19609*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19612*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19615*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19618*/           OPC_EmitInteger, MVT::i1, 0, 
/*19621*/           OPC_EmitInteger, MVT::i1, 0, 
/*19624*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19627*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19630*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 413:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19647*/         /*SwitchType*/ 42, MVT::v4f32,// ->19691
/*19649*/           OPC_EmitMergeInputChains1_0,
/*19650*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19653*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19656*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19659*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19662*/           OPC_EmitInteger, MVT::i1, 0, 
/*19665*/           OPC_EmitInteger, MVT::i1, 0, 
/*19668*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19671*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19674*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 413:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19691*/         0, // EndSwitchType
/*19692*/       /*Scope*/ 27|128,1/*155*/, /*->19849*/
/*19694*/         OPC_CheckChild2Type, MVT::v16f32,
/*19696*/         OPC_RecordChild3, // #2 = $rsrc
/*19697*/         OPC_CheckChild3Type, MVT::v8i32,
/*19699*/         OPC_RecordChild4, // #3 = $sampler
/*19700*/         OPC_RecordChild5, // #4 = $dmask
/*19701*/         OPC_RecordChild6, // #5 = $unorm
/*19702*/         OPC_RecordChild7, // #6 = $glc
/*19703*/         OPC_MoveChild, 8,
/*19705*/         OPC_RecordNode, // #7 = $slc
/*19706*/         OPC_MoveParent,
/*19707*/         OPC_MoveChild, 9,
/*19709*/         OPC_RecordNode, // #8 = $lwe
/*19710*/         OPC_MoveParent,
/*19711*/         OPC_MoveChild, 10,
/*19713*/         OPC_RecordNode, // #9 = $da
/*19714*/         OPC_MoveParent,
/*19715*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19760
/*19718*/           OPC_EmitMergeInputChains1_0,
/*19719*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19722*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19725*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19728*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19731*/           OPC_EmitInteger, MVT::i1, 0, 
/*19734*/           OPC_EmitInteger, MVT::i1, 0, 
/*19737*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19740*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19743*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 413:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19760*/         /*SwitchType*/ 42, MVT::v2f32,// ->19804
/*19762*/           OPC_EmitMergeInputChains1_0,
/*19763*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19766*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19769*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19772*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19775*/           OPC_EmitInteger, MVT::i1, 0, 
/*19778*/           OPC_EmitInteger, MVT::i1, 0, 
/*19781*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19784*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19787*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 413:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19804*/         /*SwitchType*/ 42, MVT::v4f32,// ->19848
/*19806*/           OPC_EmitMergeInputChains1_0,
/*19807*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19810*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19813*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19816*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19819*/           OPC_EmitInteger, MVT::i1, 0, 
/*19822*/           OPC_EmitInteger, MVT::i1, 0, 
/*19825*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19828*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19831*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 413:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19848*/         0, // EndSwitchType
/*19849*/       0, /*End of Scope*/
/*19850*/     /*Scope*/ 23|128,6/*791*/, /*->20643*/
/*19852*/       OPC_CheckChild1Integer, 24|128,3/*408*/, 
/*19855*/       OPC_RecordChild2, // #1 = $addr
/*19856*/       OPC_Scope, 27|128,1/*155*/, /*->20014*/ // 5 children in Scope
/*19859*/         OPC_CheckChild2Type, MVT::f32,
/*19861*/         OPC_RecordChild3, // #2 = $rsrc
/*19862*/         OPC_CheckChild3Type, MVT::v8i32,
/*19864*/         OPC_RecordChild4, // #3 = $sampler
/*19865*/         OPC_RecordChild5, // #4 = $dmask
/*19866*/         OPC_RecordChild6, // #5 = $unorm
/*19867*/         OPC_RecordChild7, // #6 = $glc
/*19868*/         OPC_MoveChild, 8,
/*19870*/         OPC_RecordNode, // #7 = $slc
/*19871*/         OPC_MoveParent,
/*19872*/         OPC_MoveChild, 9,
/*19874*/         OPC_RecordNode, // #8 = $lwe
/*19875*/         OPC_MoveParent,
/*19876*/         OPC_MoveChild, 10,
/*19878*/         OPC_RecordNode, // #9 = $da
/*19879*/         OPC_MoveParent,
/*19880*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19925
/*19883*/           OPC_EmitMergeInputChains1_0,
/*19884*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19887*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19890*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19893*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19896*/           OPC_EmitInteger, MVT::i1, 0, 
/*19899*/           OPC_EmitInteger, MVT::i1, 0, 
/*19902*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19905*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19908*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 408:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19925*/         /*SwitchType*/ 42, MVT::v2f32,// ->19969
/*19927*/           OPC_EmitMergeInputChains1_0,
/*19928*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19931*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19934*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19937*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19940*/           OPC_EmitInteger, MVT::i1, 0, 
/*19943*/           OPC_EmitInteger, MVT::i1, 0, 
/*19946*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19949*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19952*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 408:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19969*/         /*SwitchType*/ 42, MVT::v4f32,// ->20013
/*19971*/           OPC_EmitMergeInputChains1_0,
/*19972*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19975*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19978*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19981*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19984*/           OPC_EmitInteger, MVT::i1, 0, 
/*19987*/           OPC_EmitInteger, MVT::i1, 0, 
/*19990*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19993*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19996*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 408:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20013*/         0, // EndSwitchType
/*20014*/       /*Scope*/ 27|128,1/*155*/, /*->20171*/
/*20016*/         OPC_CheckChild2Type, MVT::v2f32,
/*20018*/         OPC_RecordChild3, // #2 = $rsrc
/*20019*/         OPC_CheckChild3Type, MVT::v8i32,
/*20021*/         OPC_RecordChild4, // #3 = $sampler
/*20022*/         OPC_RecordChild5, // #4 = $dmask
/*20023*/         OPC_RecordChild6, // #5 = $unorm
/*20024*/         OPC_RecordChild7, // #6 = $glc
/*20025*/         OPC_MoveChild, 8,
/*20027*/         OPC_RecordNode, // #7 = $slc
/*20028*/         OPC_MoveParent,
/*20029*/         OPC_MoveChild, 9,
/*20031*/         OPC_RecordNode, // #8 = $lwe
/*20032*/         OPC_MoveParent,
/*20033*/         OPC_MoveChild, 10,
/*20035*/         OPC_RecordNode, // #9 = $da
/*20036*/         OPC_MoveParent,
/*20037*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20082
/*20040*/           OPC_EmitMergeInputChains1_0,
/*20041*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20044*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20047*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20050*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20053*/           OPC_EmitInteger, MVT::i1, 0, 
/*20056*/           OPC_EmitInteger, MVT::i1, 0, 
/*20059*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20062*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20065*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 408:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20082*/         /*SwitchType*/ 42, MVT::v2f32,// ->20126
/*20084*/           OPC_EmitMergeInputChains1_0,
/*20085*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20088*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20091*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20094*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20097*/           OPC_EmitInteger, MVT::i1, 0, 
/*20100*/           OPC_EmitInteger, MVT::i1, 0, 
/*20103*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20106*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20109*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 408:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20126*/         /*SwitchType*/ 42, MVT::v4f32,// ->20170
/*20128*/           OPC_EmitMergeInputChains1_0,
/*20129*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20132*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20135*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20138*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20141*/           OPC_EmitInteger, MVT::i1, 0, 
/*20144*/           OPC_EmitInteger, MVT::i1, 0, 
/*20147*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20150*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20153*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 408:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20170*/         0, // EndSwitchType
/*20171*/       /*Scope*/ 27|128,1/*155*/, /*->20328*/
/*20173*/         OPC_CheckChild2Type, MVT::v4f32,
/*20175*/         OPC_RecordChild3, // #2 = $rsrc
/*20176*/         OPC_CheckChild3Type, MVT::v8i32,
/*20178*/         OPC_RecordChild4, // #3 = $sampler
/*20179*/         OPC_RecordChild5, // #4 = $dmask
/*20180*/         OPC_RecordChild6, // #5 = $unorm
/*20181*/         OPC_RecordChild7, // #6 = $glc
/*20182*/         OPC_MoveChild, 8,
/*20184*/         OPC_RecordNode, // #7 = $slc
/*20185*/         OPC_MoveParent,
/*20186*/         OPC_MoveChild, 9,
/*20188*/         OPC_RecordNode, // #8 = $lwe
/*20189*/         OPC_MoveParent,
/*20190*/         OPC_MoveChild, 10,
/*20192*/         OPC_RecordNode, // #9 = $da
/*20193*/         OPC_MoveParent,
/*20194*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20239
/*20197*/           OPC_EmitMergeInputChains1_0,
/*20198*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20201*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20204*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20207*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20210*/           OPC_EmitInteger, MVT::i1, 0, 
/*20213*/           OPC_EmitInteger, MVT::i1, 0, 
/*20216*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20219*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20222*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 408:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20239*/         /*SwitchType*/ 42, MVT::v2f32,// ->20283
/*20241*/           OPC_EmitMergeInputChains1_0,
/*20242*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20245*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20248*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20251*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20254*/           OPC_EmitInteger, MVT::i1, 0, 
/*20257*/           OPC_EmitInteger, MVT::i1, 0, 
/*20260*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20263*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20266*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 408:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20283*/         /*SwitchType*/ 42, MVT::v4f32,// ->20327
/*20285*/           OPC_EmitMergeInputChains1_0,
/*20286*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20289*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20292*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20295*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20298*/           OPC_EmitInteger, MVT::i1, 0, 
/*20301*/           OPC_EmitInteger, MVT::i1, 0, 
/*20304*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20307*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20310*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 408:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20327*/         0, // EndSwitchType
/*20328*/       /*Scope*/ 27|128,1/*155*/, /*->20485*/
/*20330*/         OPC_CheckChild2Type, MVT::v8f32,
/*20332*/         OPC_RecordChild3, // #2 = $rsrc
/*20333*/         OPC_CheckChild3Type, MVT::v8i32,
/*20335*/         OPC_RecordChild4, // #3 = $sampler
/*20336*/         OPC_RecordChild5, // #4 = $dmask
/*20337*/         OPC_RecordChild6, // #5 = $unorm
/*20338*/         OPC_RecordChild7, // #6 = $glc
/*20339*/         OPC_MoveChild, 8,
/*20341*/         OPC_RecordNode, // #7 = $slc
/*20342*/         OPC_MoveParent,
/*20343*/         OPC_MoveChild, 9,
/*20345*/         OPC_RecordNode, // #8 = $lwe
/*20346*/         OPC_MoveParent,
/*20347*/         OPC_MoveChild, 10,
/*20349*/         OPC_RecordNode, // #9 = $da
/*20350*/         OPC_MoveParent,
/*20351*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20396
/*20354*/           OPC_EmitMergeInputChains1_0,
/*20355*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20358*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20361*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20364*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20367*/           OPC_EmitInteger, MVT::i1, 0, 
/*20370*/           OPC_EmitInteger, MVT::i1, 0, 
/*20373*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20376*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20379*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 408:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20396*/         /*SwitchType*/ 42, MVT::v2f32,// ->20440
/*20398*/           OPC_EmitMergeInputChains1_0,
/*20399*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20402*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20405*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20408*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20411*/           OPC_EmitInteger, MVT::i1, 0, 
/*20414*/           OPC_EmitInteger, MVT::i1, 0, 
/*20417*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20420*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20423*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 408:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20440*/         /*SwitchType*/ 42, MVT::v4f32,// ->20484
/*20442*/           OPC_EmitMergeInputChains1_0,
/*20443*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20446*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20449*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20452*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20455*/           OPC_EmitInteger, MVT::i1, 0, 
/*20458*/           OPC_EmitInteger, MVT::i1, 0, 
/*20461*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20464*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20467*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 408:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20484*/         0, // EndSwitchType
/*20485*/       /*Scope*/ 27|128,1/*155*/, /*->20642*/
/*20487*/         OPC_CheckChild2Type, MVT::v16f32,
/*20489*/         OPC_RecordChild3, // #2 = $rsrc
/*20490*/         OPC_CheckChild3Type, MVT::v8i32,
/*20492*/         OPC_RecordChild4, // #3 = $sampler
/*20493*/         OPC_RecordChild5, // #4 = $dmask
/*20494*/         OPC_RecordChild6, // #5 = $unorm
/*20495*/         OPC_RecordChild7, // #6 = $glc
/*20496*/         OPC_MoveChild, 8,
/*20498*/         OPC_RecordNode, // #7 = $slc
/*20499*/         OPC_MoveParent,
/*20500*/         OPC_MoveChild, 9,
/*20502*/         OPC_RecordNode, // #8 = $lwe
/*20503*/         OPC_MoveParent,
/*20504*/         OPC_MoveChild, 10,
/*20506*/         OPC_RecordNode, // #9 = $da
/*20507*/         OPC_MoveParent,
/*20508*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20553
/*20511*/           OPC_EmitMergeInputChains1_0,
/*20512*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20515*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20518*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20521*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20524*/           OPC_EmitInteger, MVT::i1, 0, 
/*20527*/           OPC_EmitInteger, MVT::i1, 0, 
/*20530*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20533*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20536*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 408:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20553*/         /*SwitchType*/ 42, MVT::v2f32,// ->20597
/*20555*/           OPC_EmitMergeInputChains1_0,
/*20556*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20559*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20562*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20565*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20568*/           OPC_EmitInteger, MVT::i1, 0, 
/*20571*/           OPC_EmitInteger, MVT::i1, 0, 
/*20574*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20577*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20580*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 408:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20597*/         /*SwitchType*/ 42, MVT::v4f32,// ->20641
/*20599*/           OPC_EmitMergeInputChains1_0,
/*20600*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20603*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20606*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20609*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20612*/           OPC_EmitInteger, MVT::i1, 0, 
/*20615*/           OPC_EmitInteger, MVT::i1, 0, 
/*20618*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20621*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20624*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 408:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20641*/         0, // EndSwitchType
/*20642*/       0, /*End of Scope*/
/*20643*/     /*Scope*/ 23|128,6/*791*/, /*->21436*/
/*20645*/       OPC_CheckChild1Integer, 26|128,3/*410*/, 
/*20648*/       OPC_RecordChild2, // #1 = $addr
/*20649*/       OPC_Scope, 27|128,1/*155*/, /*->20807*/ // 5 children in Scope
/*20652*/         OPC_CheckChild2Type, MVT::f32,
/*20654*/         OPC_RecordChild3, // #2 = $rsrc
/*20655*/         OPC_CheckChild3Type, MVT::v8i32,
/*20657*/         OPC_RecordChild4, // #3 = $sampler
/*20658*/         OPC_RecordChild5, // #4 = $dmask
/*20659*/         OPC_RecordChild6, // #5 = $unorm
/*20660*/         OPC_RecordChild7, // #6 = $glc
/*20661*/         OPC_MoveChild, 8,
/*20663*/         OPC_RecordNode, // #7 = $slc
/*20664*/         OPC_MoveParent,
/*20665*/         OPC_MoveChild, 9,
/*20667*/         OPC_RecordNode, // #8 = $lwe
/*20668*/         OPC_MoveParent,
/*20669*/         OPC_MoveChild, 10,
/*20671*/         OPC_RecordNode, // #9 = $da
/*20672*/         OPC_MoveParent,
/*20673*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20718
/*20676*/           OPC_EmitMergeInputChains1_0,
/*20677*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20680*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20683*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20686*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20689*/           OPC_EmitInteger, MVT::i1, 0, 
/*20692*/           OPC_EmitInteger, MVT::i1, 0, 
/*20695*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20698*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20701*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 410:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20718*/         /*SwitchType*/ 42, MVT::v2f32,// ->20762
/*20720*/           OPC_EmitMergeInputChains1_0,
/*20721*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20724*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20727*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20730*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20733*/           OPC_EmitInteger, MVT::i1, 0, 
/*20736*/           OPC_EmitInteger, MVT::i1, 0, 
/*20739*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20742*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20745*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 410:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20762*/         /*SwitchType*/ 42, MVT::v4f32,// ->20806
/*20764*/           OPC_EmitMergeInputChains1_0,
/*20765*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20768*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20771*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20774*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20777*/           OPC_EmitInteger, MVT::i1, 0, 
/*20780*/           OPC_EmitInteger, MVT::i1, 0, 
/*20783*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20786*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20789*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 410:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20806*/         0, // EndSwitchType
/*20807*/       /*Scope*/ 27|128,1/*155*/, /*->20964*/
/*20809*/         OPC_CheckChild2Type, MVT::v2f32,
/*20811*/         OPC_RecordChild3, // #2 = $rsrc
/*20812*/         OPC_CheckChild3Type, MVT::v8i32,
/*20814*/         OPC_RecordChild4, // #3 = $sampler
/*20815*/         OPC_RecordChild5, // #4 = $dmask
/*20816*/         OPC_RecordChild6, // #5 = $unorm
/*20817*/         OPC_RecordChild7, // #6 = $glc
/*20818*/         OPC_MoveChild, 8,
/*20820*/         OPC_RecordNode, // #7 = $slc
/*20821*/         OPC_MoveParent,
/*20822*/         OPC_MoveChild, 9,
/*20824*/         OPC_RecordNode, // #8 = $lwe
/*20825*/         OPC_MoveParent,
/*20826*/         OPC_MoveChild, 10,
/*20828*/         OPC_RecordNode, // #9 = $da
/*20829*/         OPC_MoveParent,
/*20830*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20875
/*20833*/           OPC_EmitMergeInputChains1_0,
/*20834*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20837*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20840*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20843*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20846*/           OPC_EmitInteger, MVT::i1, 0, 
/*20849*/           OPC_EmitInteger, MVT::i1, 0, 
/*20852*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20855*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20858*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 410:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20875*/         /*SwitchType*/ 42, MVT::v2f32,// ->20919
/*20877*/           OPC_EmitMergeInputChains1_0,
/*20878*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20881*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20884*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20887*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20890*/           OPC_EmitInteger, MVT::i1, 0, 
/*20893*/           OPC_EmitInteger, MVT::i1, 0, 
/*20896*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20899*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20902*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 410:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20919*/         /*SwitchType*/ 42, MVT::v4f32,// ->20963
/*20921*/           OPC_EmitMergeInputChains1_0,
/*20922*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20925*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20928*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20931*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20934*/           OPC_EmitInteger, MVT::i1, 0, 
/*20937*/           OPC_EmitInteger, MVT::i1, 0, 
/*20940*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20943*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20946*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 410:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20963*/         0, // EndSwitchType
/*20964*/       /*Scope*/ 27|128,1/*155*/, /*->21121*/
/*20966*/         OPC_CheckChild2Type, MVT::v4f32,
/*20968*/         OPC_RecordChild3, // #2 = $rsrc
/*20969*/         OPC_CheckChild3Type, MVT::v8i32,
/*20971*/         OPC_RecordChild4, // #3 = $sampler
/*20972*/         OPC_RecordChild5, // #4 = $dmask
/*20973*/         OPC_RecordChild6, // #5 = $unorm
/*20974*/         OPC_RecordChild7, // #6 = $glc
/*20975*/         OPC_MoveChild, 8,
/*20977*/         OPC_RecordNode, // #7 = $slc
/*20978*/         OPC_MoveParent,
/*20979*/         OPC_MoveChild, 9,
/*20981*/         OPC_RecordNode, // #8 = $lwe
/*20982*/         OPC_MoveParent,
/*20983*/         OPC_MoveChild, 10,
/*20985*/         OPC_RecordNode, // #9 = $da
/*20986*/         OPC_MoveParent,
/*20987*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21032
/*20990*/           OPC_EmitMergeInputChains1_0,
/*20991*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20994*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20997*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21000*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21003*/           OPC_EmitInteger, MVT::i1, 0, 
/*21006*/           OPC_EmitInteger, MVT::i1, 0, 
/*21009*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21012*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21015*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 410:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21032*/         /*SwitchType*/ 42, MVT::v2f32,// ->21076
/*21034*/           OPC_EmitMergeInputChains1_0,
/*21035*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21038*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21041*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21044*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21047*/           OPC_EmitInteger, MVT::i1, 0, 
/*21050*/           OPC_EmitInteger, MVT::i1, 0, 
/*21053*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21056*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21059*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 410:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21076*/         /*SwitchType*/ 42, MVT::v4f32,// ->21120
/*21078*/           OPC_EmitMergeInputChains1_0,
/*21079*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21082*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21085*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21088*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21091*/           OPC_EmitInteger, MVT::i1, 0, 
/*21094*/           OPC_EmitInteger, MVT::i1, 0, 
/*21097*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21100*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21103*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 410:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21120*/         0, // EndSwitchType
/*21121*/       /*Scope*/ 27|128,1/*155*/, /*->21278*/
/*21123*/         OPC_CheckChild2Type, MVT::v8f32,
/*21125*/         OPC_RecordChild3, // #2 = $rsrc
/*21126*/         OPC_CheckChild3Type, MVT::v8i32,
/*21128*/         OPC_RecordChild4, // #3 = $sampler
/*21129*/         OPC_RecordChild5, // #4 = $dmask
/*21130*/         OPC_RecordChild6, // #5 = $unorm
/*21131*/         OPC_RecordChild7, // #6 = $glc
/*21132*/         OPC_MoveChild, 8,
/*21134*/         OPC_RecordNode, // #7 = $slc
/*21135*/         OPC_MoveParent,
/*21136*/         OPC_MoveChild, 9,
/*21138*/         OPC_RecordNode, // #8 = $lwe
/*21139*/         OPC_MoveParent,
/*21140*/         OPC_MoveChild, 10,
/*21142*/         OPC_RecordNode, // #9 = $da
/*21143*/         OPC_MoveParent,
/*21144*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21189
/*21147*/           OPC_EmitMergeInputChains1_0,
/*21148*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21151*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21154*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21157*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21160*/           OPC_EmitInteger, MVT::i1, 0, 
/*21163*/           OPC_EmitInteger, MVT::i1, 0, 
/*21166*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21169*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21172*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 410:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21189*/         /*SwitchType*/ 42, MVT::v2f32,// ->21233
/*21191*/           OPC_EmitMergeInputChains1_0,
/*21192*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21195*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21198*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21201*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21204*/           OPC_EmitInteger, MVT::i1, 0, 
/*21207*/           OPC_EmitInteger, MVT::i1, 0, 
/*21210*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21213*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21216*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 410:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21233*/         /*SwitchType*/ 42, MVT::v4f32,// ->21277
/*21235*/           OPC_EmitMergeInputChains1_0,
/*21236*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21239*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21242*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21245*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21248*/           OPC_EmitInteger, MVT::i1, 0, 
/*21251*/           OPC_EmitInteger, MVT::i1, 0, 
/*21254*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21257*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21260*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 410:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21277*/         0, // EndSwitchType
/*21278*/       /*Scope*/ 27|128,1/*155*/, /*->21435*/
/*21280*/         OPC_CheckChild2Type, MVT::v16f32,
/*21282*/         OPC_RecordChild3, // #2 = $rsrc
/*21283*/         OPC_CheckChild3Type, MVT::v8i32,
/*21285*/         OPC_RecordChild4, // #3 = $sampler
/*21286*/         OPC_RecordChild5, // #4 = $dmask
/*21287*/         OPC_RecordChild6, // #5 = $unorm
/*21288*/         OPC_RecordChild7, // #6 = $glc
/*21289*/         OPC_MoveChild, 8,
/*21291*/         OPC_RecordNode, // #7 = $slc
/*21292*/         OPC_MoveParent,
/*21293*/         OPC_MoveChild, 9,
/*21295*/         OPC_RecordNode, // #8 = $lwe
/*21296*/         OPC_MoveParent,
/*21297*/         OPC_MoveChild, 10,
/*21299*/         OPC_RecordNode, // #9 = $da
/*21300*/         OPC_MoveParent,
/*21301*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21346
/*21304*/           OPC_EmitMergeInputChains1_0,
/*21305*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21308*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21311*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21314*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21317*/           OPC_EmitInteger, MVT::i1, 0, 
/*21320*/           OPC_EmitInteger, MVT::i1, 0, 
/*21323*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21326*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21329*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 410:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21346*/         /*SwitchType*/ 42, MVT::v2f32,// ->21390
/*21348*/           OPC_EmitMergeInputChains1_0,
/*21349*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21352*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21355*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21358*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21361*/           OPC_EmitInteger, MVT::i1, 0, 
/*21364*/           OPC_EmitInteger, MVT::i1, 0, 
/*21367*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21370*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21373*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 410:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21390*/         /*SwitchType*/ 42, MVT::v4f32,// ->21434
/*21392*/           OPC_EmitMergeInputChains1_0,
/*21393*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21396*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21399*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21402*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21405*/           OPC_EmitInteger, MVT::i1, 0, 
/*21408*/           OPC_EmitInteger, MVT::i1, 0, 
/*21411*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21414*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21417*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 410:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21434*/         0, // EndSwitchType
/*21435*/       0, /*End of Scope*/
/*21436*/     /*Scope*/ 23|128,6/*791*/, /*->22229*/
/*21438*/       OPC_CheckChild1Integer, 10|128,3/*394*/, 
/*21441*/       OPC_RecordChild2, // #1 = $addr
/*21442*/       OPC_Scope, 27|128,1/*155*/, /*->21600*/ // 5 children in Scope
/*21445*/         OPC_CheckChild2Type, MVT::f32,
/*21447*/         OPC_RecordChild3, // #2 = $rsrc
/*21448*/         OPC_CheckChild3Type, MVT::v8i32,
/*21450*/         OPC_RecordChild4, // #3 = $sampler
/*21451*/         OPC_RecordChild5, // #4 = $dmask
/*21452*/         OPC_RecordChild6, // #5 = $unorm
/*21453*/         OPC_RecordChild7, // #6 = $glc
/*21454*/         OPC_MoveChild, 8,
/*21456*/         OPC_RecordNode, // #7 = $slc
/*21457*/         OPC_MoveParent,
/*21458*/         OPC_MoveChild, 9,
/*21460*/         OPC_RecordNode, // #8 = $lwe
/*21461*/         OPC_MoveParent,
/*21462*/         OPC_MoveChild, 10,
/*21464*/         OPC_RecordNode, // #9 = $da
/*21465*/         OPC_MoveParent,
/*21466*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21511
/*21469*/           OPC_EmitMergeInputChains1_0,
/*21470*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21473*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21476*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21479*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21482*/           OPC_EmitInteger, MVT::i1, 0, 
/*21485*/           OPC_EmitInteger, MVT::i1, 0, 
/*21488*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21491*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21494*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 394:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21511*/         /*SwitchType*/ 42, MVT::v2f32,// ->21555
/*21513*/           OPC_EmitMergeInputChains1_0,
/*21514*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21517*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21520*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21523*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21526*/           OPC_EmitInteger, MVT::i1, 0, 
/*21529*/           OPC_EmitInteger, MVT::i1, 0, 
/*21532*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21535*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21538*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 394:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21555*/         /*SwitchType*/ 42, MVT::v4f32,// ->21599
/*21557*/           OPC_EmitMergeInputChains1_0,
/*21558*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21561*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21564*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21567*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21570*/           OPC_EmitInteger, MVT::i1, 0, 
/*21573*/           OPC_EmitInteger, MVT::i1, 0, 
/*21576*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21579*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21582*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 394:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21599*/         0, // EndSwitchType
/*21600*/       /*Scope*/ 27|128,1/*155*/, /*->21757*/
/*21602*/         OPC_CheckChild2Type, MVT::v2f32,
/*21604*/         OPC_RecordChild3, // #2 = $rsrc
/*21605*/         OPC_CheckChild3Type, MVT::v8i32,
/*21607*/         OPC_RecordChild4, // #3 = $sampler
/*21608*/         OPC_RecordChild5, // #4 = $dmask
/*21609*/         OPC_RecordChild6, // #5 = $unorm
/*21610*/         OPC_RecordChild7, // #6 = $glc
/*21611*/         OPC_MoveChild, 8,
/*21613*/         OPC_RecordNode, // #7 = $slc
/*21614*/         OPC_MoveParent,
/*21615*/         OPC_MoveChild, 9,
/*21617*/         OPC_RecordNode, // #8 = $lwe
/*21618*/         OPC_MoveParent,
/*21619*/         OPC_MoveChild, 10,
/*21621*/         OPC_RecordNode, // #9 = $da
/*21622*/         OPC_MoveParent,
/*21623*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21668
/*21626*/           OPC_EmitMergeInputChains1_0,
/*21627*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21630*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21633*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21636*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21639*/           OPC_EmitInteger, MVT::i1, 0, 
/*21642*/           OPC_EmitInteger, MVT::i1, 0, 
/*21645*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21648*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21651*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 394:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21668*/         /*SwitchType*/ 42, MVT::v2f32,// ->21712
/*21670*/           OPC_EmitMergeInputChains1_0,
/*21671*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21674*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21677*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21680*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21683*/           OPC_EmitInteger, MVT::i1, 0, 
/*21686*/           OPC_EmitInteger, MVT::i1, 0, 
/*21689*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21692*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21695*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 394:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21712*/         /*SwitchType*/ 42, MVT::v4f32,// ->21756
/*21714*/           OPC_EmitMergeInputChains1_0,
/*21715*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21718*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21721*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21724*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21727*/           OPC_EmitInteger, MVT::i1, 0, 
/*21730*/           OPC_EmitInteger, MVT::i1, 0, 
/*21733*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21736*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21739*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 394:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21756*/         0, // EndSwitchType
/*21757*/       /*Scope*/ 27|128,1/*155*/, /*->21914*/
/*21759*/         OPC_CheckChild2Type, MVT::v4f32,
/*21761*/         OPC_RecordChild3, // #2 = $rsrc
/*21762*/         OPC_CheckChild3Type, MVT::v8i32,
/*21764*/         OPC_RecordChild4, // #3 = $sampler
/*21765*/         OPC_RecordChild5, // #4 = $dmask
/*21766*/         OPC_RecordChild6, // #5 = $unorm
/*21767*/         OPC_RecordChild7, // #6 = $glc
/*21768*/         OPC_MoveChild, 8,
/*21770*/         OPC_RecordNode, // #7 = $slc
/*21771*/         OPC_MoveParent,
/*21772*/         OPC_MoveChild, 9,
/*21774*/         OPC_RecordNode, // #8 = $lwe
/*21775*/         OPC_MoveParent,
/*21776*/         OPC_MoveChild, 10,
/*21778*/         OPC_RecordNode, // #9 = $da
/*21779*/         OPC_MoveParent,
/*21780*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21825
/*21783*/           OPC_EmitMergeInputChains1_0,
/*21784*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21787*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21790*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21793*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21796*/           OPC_EmitInteger, MVT::i1, 0, 
/*21799*/           OPC_EmitInteger, MVT::i1, 0, 
/*21802*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21805*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21808*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 394:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21825*/         /*SwitchType*/ 42, MVT::v2f32,// ->21869
/*21827*/           OPC_EmitMergeInputChains1_0,
/*21828*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21831*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21834*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21837*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21840*/           OPC_EmitInteger, MVT::i1, 0, 
/*21843*/           OPC_EmitInteger, MVT::i1, 0, 
/*21846*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21849*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21852*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 394:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21869*/         /*SwitchType*/ 42, MVT::v4f32,// ->21913
/*21871*/           OPC_EmitMergeInputChains1_0,
/*21872*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21875*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21878*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21881*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21884*/           OPC_EmitInteger, MVT::i1, 0, 
/*21887*/           OPC_EmitInteger, MVT::i1, 0, 
/*21890*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21893*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21896*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 394:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21913*/         0, // EndSwitchType
/*21914*/       /*Scope*/ 27|128,1/*155*/, /*->22071*/
/*21916*/         OPC_CheckChild2Type, MVT::v8f32,
/*21918*/         OPC_RecordChild3, // #2 = $rsrc
/*21919*/         OPC_CheckChild3Type, MVT::v8i32,
/*21921*/         OPC_RecordChild4, // #3 = $sampler
/*21922*/         OPC_RecordChild5, // #4 = $dmask
/*21923*/         OPC_RecordChild6, // #5 = $unorm
/*21924*/         OPC_RecordChild7, // #6 = $glc
/*21925*/         OPC_MoveChild, 8,
/*21927*/         OPC_RecordNode, // #7 = $slc
/*21928*/         OPC_MoveParent,
/*21929*/         OPC_MoveChild, 9,
/*21931*/         OPC_RecordNode, // #8 = $lwe
/*21932*/         OPC_MoveParent,
/*21933*/         OPC_MoveChild, 10,
/*21935*/         OPC_RecordNode, // #9 = $da
/*21936*/         OPC_MoveParent,
/*21937*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21982
/*21940*/           OPC_EmitMergeInputChains1_0,
/*21941*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21944*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21947*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21950*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21953*/           OPC_EmitInteger, MVT::i1, 0, 
/*21956*/           OPC_EmitInteger, MVT::i1, 0, 
/*21959*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21962*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21965*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 394:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21982*/         /*SwitchType*/ 42, MVT::v2f32,// ->22026
/*21984*/           OPC_EmitMergeInputChains1_0,
/*21985*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21988*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21991*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21994*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21997*/           OPC_EmitInteger, MVT::i1, 0, 
/*22000*/           OPC_EmitInteger, MVT::i1, 0, 
/*22003*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22006*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22009*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 394:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22026*/         /*SwitchType*/ 42, MVT::v4f32,// ->22070
/*22028*/           OPC_EmitMergeInputChains1_0,
/*22029*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22032*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22035*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22038*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22041*/           OPC_EmitInteger, MVT::i1, 0, 
/*22044*/           OPC_EmitInteger, MVT::i1, 0, 
/*22047*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22050*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22053*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 394:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22070*/         0, // EndSwitchType
/*22071*/       /*Scope*/ 27|128,1/*155*/, /*->22228*/
/*22073*/         OPC_CheckChild2Type, MVT::v16f32,
/*22075*/         OPC_RecordChild3, // #2 = $rsrc
/*22076*/         OPC_CheckChild3Type, MVT::v8i32,
/*22078*/         OPC_RecordChild4, // #3 = $sampler
/*22079*/         OPC_RecordChild5, // #4 = $dmask
/*22080*/         OPC_RecordChild6, // #5 = $unorm
/*22081*/         OPC_RecordChild7, // #6 = $glc
/*22082*/         OPC_MoveChild, 8,
/*22084*/         OPC_RecordNode, // #7 = $slc
/*22085*/         OPC_MoveParent,
/*22086*/         OPC_MoveChild, 9,
/*22088*/         OPC_RecordNode, // #8 = $lwe
/*22089*/         OPC_MoveParent,
/*22090*/         OPC_MoveChild, 10,
/*22092*/         OPC_RecordNode, // #9 = $da
/*22093*/         OPC_MoveParent,
/*22094*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22139
/*22097*/           OPC_EmitMergeInputChains1_0,
/*22098*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22101*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22104*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22107*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22110*/           OPC_EmitInteger, MVT::i1, 0, 
/*22113*/           OPC_EmitInteger, MVT::i1, 0, 
/*22116*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22119*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22122*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 394:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22139*/         /*SwitchType*/ 42, MVT::v2f32,// ->22183
/*22141*/           OPC_EmitMergeInputChains1_0,
/*22142*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22145*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22148*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22151*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22154*/           OPC_EmitInteger, MVT::i1, 0, 
/*22157*/           OPC_EmitInteger, MVT::i1, 0, 
/*22160*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22163*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22166*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 394:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22183*/         /*SwitchType*/ 42, MVT::v4f32,// ->22227
/*22185*/           OPC_EmitMergeInputChains1_0,
/*22186*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22189*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22192*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22195*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22198*/           OPC_EmitInteger, MVT::i1, 0, 
/*22201*/           OPC_EmitInteger, MVT::i1, 0, 
/*22204*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22207*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22210*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 394:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22227*/         0, // EndSwitchType
/*22228*/       0, /*End of Scope*/
/*22229*/     /*Scope*/ 23|128,6/*791*/, /*->23022*/
/*22231*/       OPC_CheckChild1Integer, 9|128,3/*393*/, 
/*22234*/       OPC_RecordChild2, // #1 = $addr
/*22235*/       OPC_Scope, 27|128,1/*155*/, /*->22393*/ // 5 children in Scope
/*22238*/         OPC_CheckChild2Type, MVT::f32,
/*22240*/         OPC_RecordChild3, // #2 = $rsrc
/*22241*/         OPC_CheckChild3Type, MVT::v8i32,
/*22243*/         OPC_RecordChild4, // #3 = $sampler
/*22244*/         OPC_RecordChild5, // #4 = $dmask
/*22245*/         OPC_RecordChild6, // #5 = $unorm
/*22246*/         OPC_RecordChild7, // #6 = $glc
/*22247*/         OPC_MoveChild, 8,
/*22249*/         OPC_RecordNode, // #7 = $slc
/*22250*/         OPC_MoveParent,
/*22251*/         OPC_MoveChild, 9,
/*22253*/         OPC_RecordNode, // #8 = $lwe
/*22254*/         OPC_MoveParent,
/*22255*/         OPC_MoveChild, 10,
/*22257*/         OPC_RecordNode, // #9 = $da
/*22258*/         OPC_MoveParent,
/*22259*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22304
/*22262*/           OPC_EmitMergeInputChains1_0,
/*22263*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22266*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22269*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22272*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22275*/           OPC_EmitInteger, MVT::i1, 0, 
/*22278*/           OPC_EmitInteger, MVT::i1, 0, 
/*22281*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22284*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22287*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 393:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22304*/         /*SwitchType*/ 42, MVT::v2f32,// ->22348
/*22306*/           OPC_EmitMergeInputChains1_0,
/*22307*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22310*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22313*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22316*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22319*/           OPC_EmitInteger, MVT::i1, 0, 
/*22322*/           OPC_EmitInteger, MVT::i1, 0, 
/*22325*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22328*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22331*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 393:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22348*/         /*SwitchType*/ 42, MVT::v4f32,// ->22392
/*22350*/           OPC_EmitMergeInputChains1_0,
/*22351*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22354*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22357*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22360*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22363*/           OPC_EmitInteger, MVT::i1, 0, 
/*22366*/           OPC_EmitInteger, MVT::i1, 0, 
/*22369*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22372*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22375*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 393:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22392*/         0, // EndSwitchType
/*22393*/       /*Scope*/ 27|128,1/*155*/, /*->22550*/
/*22395*/         OPC_CheckChild2Type, MVT::v2f32,
/*22397*/         OPC_RecordChild3, // #2 = $rsrc
/*22398*/         OPC_CheckChild3Type, MVT::v8i32,
/*22400*/         OPC_RecordChild4, // #3 = $sampler
/*22401*/         OPC_RecordChild5, // #4 = $dmask
/*22402*/         OPC_RecordChild6, // #5 = $unorm
/*22403*/         OPC_RecordChild7, // #6 = $glc
/*22404*/         OPC_MoveChild, 8,
/*22406*/         OPC_RecordNode, // #7 = $slc
/*22407*/         OPC_MoveParent,
/*22408*/         OPC_MoveChild, 9,
/*22410*/         OPC_RecordNode, // #8 = $lwe
/*22411*/         OPC_MoveParent,
/*22412*/         OPC_MoveChild, 10,
/*22414*/         OPC_RecordNode, // #9 = $da
/*22415*/         OPC_MoveParent,
/*22416*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22461
/*22419*/           OPC_EmitMergeInputChains1_0,
/*22420*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22423*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22426*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22429*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22432*/           OPC_EmitInteger, MVT::i1, 0, 
/*22435*/           OPC_EmitInteger, MVT::i1, 0, 
/*22438*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22441*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22444*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 393:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22461*/         /*SwitchType*/ 42, MVT::v2f32,// ->22505
/*22463*/           OPC_EmitMergeInputChains1_0,
/*22464*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22467*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22470*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22473*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22476*/           OPC_EmitInteger, MVT::i1, 0, 
/*22479*/           OPC_EmitInteger, MVT::i1, 0, 
/*22482*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22485*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22488*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 393:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22505*/         /*SwitchType*/ 42, MVT::v4f32,// ->22549
/*22507*/           OPC_EmitMergeInputChains1_0,
/*22508*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22511*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22514*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22517*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22520*/           OPC_EmitInteger, MVT::i1, 0, 
/*22523*/           OPC_EmitInteger, MVT::i1, 0, 
/*22526*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22529*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22532*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 393:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22549*/         0, // EndSwitchType
/*22550*/       /*Scope*/ 27|128,1/*155*/, /*->22707*/
/*22552*/         OPC_CheckChild2Type, MVT::v4f32,
/*22554*/         OPC_RecordChild3, // #2 = $rsrc
/*22555*/         OPC_CheckChild3Type, MVT::v8i32,
/*22557*/         OPC_RecordChild4, // #3 = $sampler
/*22558*/         OPC_RecordChild5, // #4 = $dmask
/*22559*/         OPC_RecordChild6, // #5 = $unorm
/*22560*/         OPC_RecordChild7, // #6 = $glc
/*22561*/         OPC_MoveChild, 8,
/*22563*/         OPC_RecordNode, // #7 = $slc
/*22564*/         OPC_MoveParent,
/*22565*/         OPC_MoveChild, 9,
/*22567*/         OPC_RecordNode, // #8 = $lwe
/*22568*/         OPC_MoveParent,
/*22569*/         OPC_MoveChild, 10,
/*22571*/         OPC_RecordNode, // #9 = $da
/*22572*/         OPC_MoveParent,
/*22573*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22618
/*22576*/           OPC_EmitMergeInputChains1_0,
/*22577*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22580*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22583*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22586*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22589*/           OPC_EmitInteger, MVT::i1, 0, 
/*22592*/           OPC_EmitInteger, MVT::i1, 0, 
/*22595*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22598*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22601*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 393:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22618*/         /*SwitchType*/ 42, MVT::v2f32,// ->22662
/*22620*/           OPC_EmitMergeInputChains1_0,
/*22621*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22624*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22627*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22630*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22633*/           OPC_EmitInteger, MVT::i1, 0, 
/*22636*/           OPC_EmitInteger, MVT::i1, 0, 
/*22639*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22642*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22645*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 393:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22662*/         /*SwitchType*/ 42, MVT::v4f32,// ->22706
/*22664*/           OPC_EmitMergeInputChains1_0,
/*22665*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22668*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22671*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22674*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22677*/           OPC_EmitInteger, MVT::i1, 0, 
/*22680*/           OPC_EmitInteger, MVT::i1, 0, 
/*22683*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22686*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22689*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 393:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22706*/         0, // EndSwitchType
/*22707*/       /*Scope*/ 27|128,1/*155*/, /*->22864*/
/*22709*/         OPC_CheckChild2Type, MVT::v8f32,
/*22711*/         OPC_RecordChild3, // #2 = $rsrc
/*22712*/         OPC_CheckChild3Type, MVT::v8i32,
/*22714*/         OPC_RecordChild4, // #3 = $sampler
/*22715*/         OPC_RecordChild5, // #4 = $dmask
/*22716*/         OPC_RecordChild6, // #5 = $unorm
/*22717*/         OPC_RecordChild7, // #6 = $glc
/*22718*/         OPC_MoveChild, 8,
/*22720*/         OPC_RecordNode, // #7 = $slc
/*22721*/         OPC_MoveParent,
/*22722*/         OPC_MoveChild, 9,
/*22724*/         OPC_RecordNode, // #8 = $lwe
/*22725*/         OPC_MoveParent,
/*22726*/         OPC_MoveChild, 10,
/*22728*/         OPC_RecordNode, // #9 = $da
/*22729*/         OPC_MoveParent,
/*22730*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22775
/*22733*/           OPC_EmitMergeInputChains1_0,
/*22734*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22737*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22740*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22743*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22746*/           OPC_EmitInteger, MVT::i1, 0, 
/*22749*/           OPC_EmitInteger, MVT::i1, 0, 
/*22752*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22755*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22758*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 393:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22775*/         /*SwitchType*/ 42, MVT::v2f32,// ->22819
/*22777*/           OPC_EmitMergeInputChains1_0,
/*22778*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22781*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22784*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22787*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22790*/           OPC_EmitInteger, MVT::i1, 0, 
/*22793*/           OPC_EmitInteger, MVT::i1, 0, 
/*22796*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22799*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22802*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 393:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22819*/         /*SwitchType*/ 42, MVT::v4f32,// ->22863
/*22821*/           OPC_EmitMergeInputChains1_0,
/*22822*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22825*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22828*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22831*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22834*/           OPC_EmitInteger, MVT::i1, 0, 
/*22837*/           OPC_EmitInteger, MVT::i1, 0, 
/*22840*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22843*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22846*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 393:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22863*/         0, // EndSwitchType
/*22864*/       /*Scope*/ 27|128,1/*155*/, /*->23021*/
/*22866*/         OPC_CheckChild2Type, MVT::v16f32,
/*22868*/         OPC_RecordChild3, // #2 = $rsrc
/*22869*/         OPC_CheckChild3Type, MVT::v8i32,
/*22871*/         OPC_RecordChild4, // #3 = $sampler
/*22872*/         OPC_RecordChild5, // #4 = $dmask
/*22873*/         OPC_RecordChild6, // #5 = $unorm
/*22874*/         OPC_RecordChild7, // #6 = $glc
/*22875*/         OPC_MoveChild, 8,
/*22877*/         OPC_RecordNode, // #7 = $slc
/*22878*/         OPC_MoveParent,
/*22879*/         OPC_MoveChild, 9,
/*22881*/         OPC_RecordNode, // #8 = $lwe
/*22882*/         OPC_MoveParent,
/*22883*/         OPC_MoveChild, 10,
/*22885*/         OPC_RecordNode, // #9 = $da
/*22886*/         OPC_MoveParent,
/*22887*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22932
/*22890*/           OPC_EmitMergeInputChains1_0,
/*22891*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22894*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22897*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22900*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22903*/           OPC_EmitInteger, MVT::i1, 0, 
/*22906*/           OPC_EmitInteger, MVT::i1, 0, 
/*22909*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22912*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22915*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 393:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22932*/         /*SwitchType*/ 42, MVT::v2f32,// ->22976
/*22934*/           OPC_EmitMergeInputChains1_0,
/*22935*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22938*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22941*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22944*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22947*/           OPC_EmitInteger, MVT::i1, 0, 
/*22950*/           OPC_EmitInteger, MVT::i1, 0, 
/*22953*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22956*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22959*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 393:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22976*/         /*SwitchType*/ 42, MVT::v4f32,// ->23020
/*22978*/           OPC_EmitMergeInputChains1_0,
/*22979*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22982*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22985*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22988*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22991*/           OPC_EmitInteger, MVT::i1, 0, 
/*22994*/           OPC_EmitInteger, MVT::i1, 0, 
/*22997*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23000*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23003*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 393:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23020*/         0, // EndSwitchType
/*23021*/       0, /*End of Scope*/
/*23022*/     /*Scope*/ 23|128,6/*791*/, /*->23815*/
/*23024*/       OPC_CheckChild1Integer, 28|128,3/*412*/, 
/*23027*/       OPC_RecordChild2, // #1 = $addr
/*23028*/       OPC_Scope, 27|128,1/*155*/, /*->23186*/ // 5 children in Scope
/*23031*/         OPC_CheckChild2Type, MVT::f32,
/*23033*/         OPC_RecordChild3, // #2 = $rsrc
/*23034*/         OPC_CheckChild3Type, MVT::v8i32,
/*23036*/         OPC_RecordChild4, // #3 = $sampler
/*23037*/         OPC_RecordChild5, // #4 = $dmask
/*23038*/         OPC_RecordChild6, // #5 = $unorm
/*23039*/         OPC_RecordChild7, // #6 = $glc
/*23040*/         OPC_MoveChild, 8,
/*23042*/         OPC_RecordNode, // #7 = $slc
/*23043*/         OPC_MoveParent,
/*23044*/         OPC_MoveChild, 9,
/*23046*/         OPC_RecordNode, // #8 = $lwe
/*23047*/         OPC_MoveParent,
/*23048*/         OPC_MoveChild, 10,
/*23050*/         OPC_RecordNode, // #9 = $da
/*23051*/         OPC_MoveParent,
/*23052*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23097
/*23055*/           OPC_EmitMergeInputChains1_0,
/*23056*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23059*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23062*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23065*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23068*/           OPC_EmitInteger, MVT::i1, 0, 
/*23071*/           OPC_EmitInteger, MVT::i1, 0, 
/*23074*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23077*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23080*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 412:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23097*/         /*SwitchType*/ 42, MVT::v2f32,// ->23141
/*23099*/           OPC_EmitMergeInputChains1_0,
/*23100*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23103*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23106*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23109*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23112*/           OPC_EmitInteger, MVT::i1, 0, 
/*23115*/           OPC_EmitInteger, MVT::i1, 0, 
/*23118*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23121*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23124*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 412:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23141*/         /*SwitchType*/ 42, MVT::v4f32,// ->23185
/*23143*/           OPC_EmitMergeInputChains1_0,
/*23144*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23147*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23150*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23153*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23156*/           OPC_EmitInteger, MVT::i1, 0, 
/*23159*/           OPC_EmitInteger, MVT::i1, 0, 
/*23162*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23165*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23168*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 412:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23185*/         0, // EndSwitchType
/*23186*/       /*Scope*/ 27|128,1/*155*/, /*->23343*/
/*23188*/         OPC_CheckChild2Type, MVT::v2f32,
/*23190*/         OPC_RecordChild3, // #2 = $rsrc
/*23191*/         OPC_CheckChild3Type, MVT::v8i32,
/*23193*/         OPC_RecordChild4, // #3 = $sampler
/*23194*/         OPC_RecordChild5, // #4 = $dmask
/*23195*/         OPC_RecordChild6, // #5 = $unorm
/*23196*/         OPC_RecordChild7, // #6 = $glc
/*23197*/         OPC_MoveChild, 8,
/*23199*/         OPC_RecordNode, // #7 = $slc
/*23200*/         OPC_MoveParent,
/*23201*/         OPC_MoveChild, 9,
/*23203*/         OPC_RecordNode, // #8 = $lwe
/*23204*/         OPC_MoveParent,
/*23205*/         OPC_MoveChild, 10,
/*23207*/         OPC_RecordNode, // #9 = $da
/*23208*/         OPC_MoveParent,
/*23209*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23254
/*23212*/           OPC_EmitMergeInputChains1_0,
/*23213*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23216*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23219*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23222*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23225*/           OPC_EmitInteger, MVT::i1, 0, 
/*23228*/           OPC_EmitInteger, MVT::i1, 0, 
/*23231*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23234*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23237*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 412:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23254*/         /*SwitchType*/ 42, MVT::v2f32,// ->23298
/*23256*/           OPC_EmitMergeInputChains1_0,
/*23257*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23260*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23263*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23266*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23269*/           OPC_EmitInteger, MVT::i1, 0, 
/*23272*/           OPC_EmitInteger, MVT::i1, 0, 
/*23275*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23278*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23281*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 412:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23298*/         /*SwitchType*/ 42, MVT::v4f32,// ->23342
/*23300*/           OPC_EmitMergeInputChains1_0,
/*23301*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23304*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23307*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23310*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23313*/           OPC_EmitInteger, MVT::i1, 0, 
/*23316*/           OPC_EmitInteger, MVT::i1, 0, 
/*23319*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23322*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23325*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 412:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23342*/         0, // EndSwitchType
/*23343*/       /*Scope*/ 27|128,1/*155*/, /*->23500*/
/*23345*/         OPC_CheckChild2Type, MVT::v4f32,
/*23347*/         OPC_RecordChild3, // #2 = $rsrc
/*23348*/         OPC_CheckChild3Type, MVT::v8i32,
/*23350*/         OPC_RecordChild4, // #3 = $sampler
/*23351*/         OPC_RecordChild5, // #4 = $dmask
/*23352*/         OPC_RecordChild6, // #5 = $unorm
/*23353*/         OPC_RecordChild7, // #6 = $glc
/*23354*/         OPC_MoveChild, 8,
/*23356*/         OPC_RecordNode, // #7 = $slc
/*23357*/         OPC_MoveParent,
/*23358*/         OPC_MoveChild, 9,
/*23360*/         OPC_RecordNode, // #8 = $lwe
/*23361*/         OPC_MoveParent,
/*23362*/         OPC_MoveChild, 10,
/*23364*/         OPC_RecordNode, // #9 = $da
/*23365*/         OPC_MoveParent,
/*23366*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23411
/*23369*/           OPC_EmitMergeInputChains1_0,
/*23370*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23373*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23376*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23379*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23382*/           OPC_EmitInteger, MVT::i1, 0, 
/*23385*/           OPC_EmitInteger, MVT::i1, 0, 
/*23388*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23391*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23394*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 412:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23411*/         /*SwitchType*/ 42, MVT::v2f32,// ->23455
/*23413*/           OPC_EmitMergeInputChains1_0,
/*23414*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23417*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23420*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23423*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23426*/           OPC_EmitInteger, MVT::i1, 0, 
/*23429*/           OPC_EmitInteger, MVT::i1, 0, 
/*23432*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23435*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23438*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 412:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23455*/         /*SwitchType*/ 42, MVT::v4f32,// ->23499
/*23457*/           OPC_EmitMergeInputChains1_0,
/*23458*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23461*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23464*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23467*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23470*/           OPC_EmitInteger, MVT::i1, 0, 
/*23473*/           OPC_EmitInteger, MVT::i1, 0, 
/*23476*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23479*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23482*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 412:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23499*/         0, // EndSwitchType
/*23500*/       /*Scope*/ 27|128,1/*155*/, /*->23657*/
/*23502*/         OPC_CheckChild2Type, MVT::v8f32,
/*23504*/         OPC_RecordChild3, // #2 = $rsrc
/*23505*/         OPC_CheckChild3Type, MVT::v8i32,
/*23507*/         OPC_RecordChild4, // #3 = $sampler
/*23508*/         OPC_RecordChild5, // #4 = $dmask
/*23509*/         OPC_RecordChild6, // #5 = $unorm
/*23510*/         OPC_RecordChild7, // #6 = $glc
/*23511*/         OPC_MoveChild, 8,
/*23513*/         OPC_RecordNode, // #7 = $slc
/*23514*/         OPC_MoveParent,
/*23515*/         OPC_MoveChild, 9,
/*23517*/         OPC_RecordNode, // #8 = $lwe
/*23518*/         OPC_MoveParent,
/*23519*/         OPC_MoveChild, 10,
/*23521*/         OPC_RecordNode, // #9 = $da
/*23522*/         OPC_MoveParent,
/*23523*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23568
/*23526*/           OPC_EmitMergeInputChains1_0,
/*23527*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23530*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23533*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23536*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23539*/           OPC_EmitInteger, MVT::i1, 0, 
/*23542*/           OPC_EmitInteger, MVT::i1, 0, 
/*23545*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23548*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23551*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 412:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23568*/         /*SwitchType*/ 42, MVT::v2f32,// ->23612
/*23570*/           OPC_EmitMergeInputChains1_0,
/*23571*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23574*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23577*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23580*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23583*/           OPC_EmitInteger, MVT::i1, 0, 
/*23586*/           OPC_EmitInteger, MVT::i1, 0, 
/*23589*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23592*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23595*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 412:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23612*/         /*SwitchType*/ 42, MVT::v4f32,// ->23656
/*23614*/           OPC_EmitMergeInputChains1_0,
/*23615*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23618*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23621*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23624*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23627*/           OPC_EmitInteger, MVT::i1, 0, 
/*23630*/           OPC_EmitInteger, MVT::i1, 0, 
/*23633*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23636*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23639*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 412:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23656*/         0, // EndSwitchType
/*23657*/       /*Scope*/ 27|128,1/*155*/, /*->23814*/
/*23659*/         OPC_CheckChild2Type, MVT::v16f32,
/*23661*/         OPC_RecordChild3, // #2 = $rsrc
/*23662*/         OPC_CheckChild3Type, MVT::v8i32,
/*23664*/         OPC_RecordChild4, // #3 = $sampler
/*23665*/         OPC_RecordChild5, // #4 = $dmask
/*23666*/         OPC_RecordChild6, // #5 = $unorm
/*23667*/         OPC_RecordChild7, // #6 = $glc
/*23668*/         OPC_MoveChild, 8,
/*23670*/         OPC_RecordNode, // #7 = $slc
/*23671*/         OPC_MoveParent,
/*23672*/         OPC_MoveChild, 9,
/*23674*/         OPC_RecordNode, // #8 = $lwe
/*23675*/         OPC_MoveParent,
/*23676*/         OPC_MoveChild, 10,
/*23678*/         OPC_RecordNode, // #9 = $da
/*23679*/         OPC_MoveParent,
/*23680*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23725
/*23683*/           OPC_EmitMergeInputChains1_0,
/*23684*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23687*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23690*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23693*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23696*/           OPC_EmitInteger, MVT::i1, 0, 
/*23699*/           OPC_EmitInteger, MVT::i1, 0, 
/*23702*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23705*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23708*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 412:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23725*/         /*SwitchType*/ 42, MVT::v2f32,// ->23769
/*23727*/           OPC_EmitMergeInputChains1_0,
/*23728*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23731*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23734*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23737*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23740*/           OPC_EmitInteger, MVT::i1, 0, 
/*23743*/           OPC_EmitInteger, MVT::i1, 0, 
/*23746*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23749*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23752*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 412:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23769*/         /*SwitchType*/ 42, MVT::v4f32,// ->23813
/*23771*/           OPC_EmitMergeInputChains1_0,
/*23772*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23775*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23778*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23781*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23784*/           OPC_EmitInteger, MVT::i1, 0, 
/*23787*/           OPC_EmitInteger, MVT::i1, 0, 
/*23790*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23793*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23796*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 412:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23813*/         0, // EndSwitchType
/*23814*/       0, /*End of Scope*/
/*23815*/     /*Scope*/ 23|128,6/*791*/, /*->24608*/
/*23817*/       OPC_CheckChild1Integer, 22|128,3/*406*/, 
/*23820*/       OPC_RecordChild2, // #1 = $addr
/*23821*/       OPC_Scope, 27|128,1/*155*/, /*->23979*/ // 5 children in Scope
/*23824*/         OPC_CheckChild2Type, MVT::f32,
/*23826*/         OPC_RecordChild3, // #2 = $rsrc
/*23827*/         OPC_CheckChild3Type, MVT::v8i32,
/*23829*/         OPC_RecordChild4, // #3 = $sampler
/*23830*/         OPC_RecordChild5, // #4 = $dmask
/*23831*/         OPC_RecordChild6, // #5 = $unorm
/*23832*/         OPC_RecordChild7, // #6 = $glc
/*23833*/         OPC_MoveChild, 8,
/*23835*/         OPC_RecordNode, // #7 = $slc
/*23836*/         OPC_MoveParent,
/*23837*/         OPC_MoveChild, 9,
/*23839*/         OPC_RecordNode, // #8 = $lwe
/*23840*/         OPC_MoveParent,
/*23841*/         OPC_MoveChild, 10,
/*23843*/         OPC_RecordNode, // #9 = $da
/*23844*/         OPC_MoveParent,
/*23845*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23890
/*23848*/           OPC_EmitMergeInputChains1_0,
/*23849*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23852*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23855*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23858*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23861*/           OPC_EmitInteger, MVT::i1, 0, 
/*23864*/           OPC_EmitInteger, MVT::i1, 0, 
/*23867*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23870*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23873*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 406:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23890*/         /*SwitchType*/ 42, MVT::v2f32,// ->23934
/*23892*/           OPC_EmitMergeInputChains1_0,
/*23893*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23896*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23899*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23902*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23905*/           OPC_EmitInteger, MVT::i1, 0, 
/*23908*/           OPC_EmitInteger, MVT::i1, 0, 
/*23911*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23914*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23917*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 406:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23934*/         /*SwitchType*/ 42, MVT::v4f32,// ->23978
/*23936*/           OPC_EmitMergeInputChains1_0,
/*23937*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23940*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23943*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23946*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23949*/           OPC_EmitInteger, MVT::i1, 0, 
/*23952*/           OPC_EmitInteger, MVT::i1, 0, 
/*23955*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23958*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23961*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 406:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23978*/         0, // EndSwitchType
/*23979*/       /*Scope*/ 27|128,1/*155*/, /*->24136*/
/*23981*/         OPC_CheckChild2Type, MVT::v2f32,
/*23983*/         OPC_RecordChild3, // #2 = $rsrc
/*23984*/         OPC_CheckChild3Type, MVT::v8i32,
/*23986*/         OPC_RecordChild4, // #3 = $sampler
/*23987*/         OPC_RecordChild5, // #4 = $dmask
/*23988*/         OPC_RecordChild6, // #5 = $unorm
/*23989*/         OPC_RecordChild7, // #6 = $glc
/*23990*/         OPC_MoveChild, 8,
/*23992*/         OPC_RecordNode, // #7 = $slc
/*23993*/         OPC_MoveParent,
/*23994*/         OPC_MoveChild, 9,
/*23996*/         OPC_RecordNode, // #8 = $lwe
/*23997*/         OPC_MoveParent,
/*23998*/         OPC_MoveChild, 10,
/*24000*/         OPC_RecordNode, // #9 = $da
/*24001*/         OPC_MoveParent,
/*24002*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24047
/*24005*/           OPC_EmitMergeInputChains1_0,
/*24006*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24009*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24012*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24015*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24018*/           OPC_EmitInteger, MVT::i1, 0, 
/*24021*/           OPC_EmitInteger, MVT::i1, 0, 
/*24024*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24027*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24030*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 406:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24047*/         /*SwitchType*/ 42, MVT::v2f32,// ->24091
/*24049*/           OPC_EmitMergeInputChains1_0,
/*24050*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24053*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24056*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24059*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24062*/           OPC_EmitInteger, MVT::i1, 0, 
/*24065*/           OPC_EmitInteger, MVT::i1, 0, 
/*24068*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24071*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24074*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 406:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24091*/         /*SwitchType*/ 42, MVT::v4f32,// ->24135
/*24093*/           OPC_EmitMergeInputChains1_0,
/*24094*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24097*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24100*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24103*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24106*/           OPC_EmitInteger, MVT::i1, 0, 
/*24109*/           OPC_EmitInteger, MVT::i1, 0, 
/*24112*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24115*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24118*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 406:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24135*/         0, // EndSwitchType
/*24136*/       /*Scope*/ 27|128,1/*155*/, /*->24293*/
/*24138*/         OPC_CheckChild2Type, MVT::v4f32,
/*24140*/         OPC_RecordChild3, // #2 = $rsrc
/*24141*/         OPC_CheckChild3Type, MVT::v8i32,
/*24143*/         OPC_RecordChild4, // #3 = $sampler
/*24144*/         OPC_RecordChild5, // #4 = $dmask
/*24145*/         OPC_RecordChild6, // #5 = $unorm
/*24146*/         OPC_RecordChild7, // #6 = $glc
/*24147*/         OPC_MoveChild, 8,
/*24149*/         OPC_RecordNode, // #7 = $slc
/*24150*/         OPC_MoveParent,
/*24151*/         OPC_MoveChild, 9,
/*24153*/         OPC_RecordNode, // #8 = $lwe
/*24154*/         OPC_MoveParent,
/*24155*/         OPC_MoveChild, 10,
/*24157*/         OPC_RecordNode, // #9 = $da
/*24158*/         OPC_MoveParent,
/*24159*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24204
/*24162*/           OPC_EmitMergeInputChains1_0,
/*24163*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24166*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24169*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24172*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24175*/           OPC_EmitInteger, MVT::i1, 0, 
/*24178*/           OPC_EmitInteger, MVT::i1, 0, 
/*24181*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24184*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24187*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 406:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24204*/         /*SwitchType*/ 42, MVT::v2f32,// ->24248
/*24206*/           OPC_EmitMergeInputChains1_0,
/*24207*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24210*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24213*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24216*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24219*/           OPC_EmitInteger, MVT::i1, 0, 
/*24222*/           OPC_EmitInteger, MVT::i1, 0, 
/*24225*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24228*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24231*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 406:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24248*/         /*SwitchType*/ 42, MVT::v4f32,// ->24292
/*24250*/           OPC_EmitMergeInputChains1_0,
/*24251*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24254*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24257*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24260*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24263*/           OPC_EmitInteger, MVT::i1, 0, 
/*24266*/           OPC_EmitInteger, MVT::i1, 0, 
/*24269*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24272*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24275*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 406:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24292*/         0, // EndSwitchType
/*24293*/       /*Scope*/ 27|128,1/*155*/, /*->24450*/
/*24295*/         OPC_CheckChild2Type, MVT::v8f32,
/*24297*/         OPC_RecordChild3, // #2 = $rsrc
/*24298*/         OPC_CheckChild3Type, MVT::v8i32,
/*24300*/         OPC_RecordChild4, // #3 = $sampler
/*24301*/         OPC_RecordChild5, // #4 = $dmask
/*24302*/         OPC_RecordChild6, // #5 = $unorm
/*24303*/         OPC_RecordChild7, // #6 = $glc
/*24304*/         OPC_MoveChild, 8,
/*24306*/         OPC_RecordNode, // #7 = $slc
/*24307*/         OPC_MoveParent,
/*24308*/         OPC_MoveChild, 9,
/*24310*/         OPC_RecordNode, // #8 = $lwe
/*24311*/         OPC_MoveParent,
/*24312*/         OPC_MoveChild, 10,
/*24314*/         OPC_RecordNode, // #9 = $da
/*24315*/         OPC_MoveParent,
/*24316*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24361
/*24319*/           OPC_EmitMergeInputChains1_0,
/*24320*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24323*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24326*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24329*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24332*/           OPC_EmitInteger, MVT::i1, 0, 
/*24335*/           OPC_EmitInteger, MVT::i1, 0, 
/*24338*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24341*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24344*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 406:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24361*/         /*SwitchType*/ 42, MVT::v2f32,// ->24405
/*24363*/           OPC_EmitMergeInputChains1_0,
/*24364*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24367*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24370*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24373*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24376*/           OPC_EmitInteger, MVT::i1, 0, 
/*24379*/           OPC_EmitInteger, MVT::i1, 0, 
/*24382*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24385*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24388*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 406:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24405*/         /*SwitchType*/ 42, MVT::v4f32,// ->24449
/*24407*/           OPC_EmitMergeInputChains1_0,
/*24408*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24411*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24414*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24417*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24420*/           OPC_EmitInteger, MVT::i1, 0, 
/*24423*/           OPC_EmitInteger, MVT::i1, 0, 
/*24426*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24429*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24432*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 406:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24449*/         0, // EndSwitchType
/*24450*/       /*Scope*/ 27|128,1/*155*/, /*->24607*/
/*24452*/         OPC_CheckChild2Type, MVT::v16f32,
/*24454*/         OPC_RecordChild3, // #2 = $rsrc
/*24455*/         OPC_CheckChild3Type, MVT::v8i32,
/*24457*/         OPC_RecordChild4, // #3 = $sampler
/*24458*/         OPC_RecordChild5, // #4 = $dmask
/*24459*/         OPC_RecordChild6, // #5 = $unorm
/*24460*/         OPC_RecordChild7, // #6 = $glc
/*24461*/         OPC_MoveChild, 8,
/*24463*/         OPC_RecordNode, // #7 = $slc
/*24464*/         OPC_MoveParent,
/*24465*/         OPC_MoveChild, 9,
/*24467*/         OPC_RecordNode, // #8 = $lwe
/*24468*/         OPC_MoveParent,
/*24469*/         OPC_MoveChild, 10,
/*24471*/         OPC_RecordNode, // #9 = $da
/*24472*/         OPC_MoveParent,
/*24473*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24518
/*24476*/           OPC_EmitMergeInputChains1_0,
/*24477*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24480*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24483*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24486*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24489*/           OPC_EmitInteger, MVT::i1, 0, 
/*24492*/           OPC_EmitInteger, MVT::i1, 0, 
/*24495*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24498*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24501*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 406:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24518*/         /*SwitchType*/ 42, MVT::v2f32,// ->24562
/*24520*/           OPC_EmitMergeInputChains1_0,
/*24521*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24524*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24527*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24530*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24533*/           OPC_EmitInteger, MVT::i1, 0, 
/*24536*/           OPC_EmitInteger, MVT::i1, 0, 
/*24539*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24542*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24545*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 406:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24562*/         /*SwitchType*/ 42, MVT::v4f32,// ->24606
/*24564*/           OPC_EmitMergeInputChains1_0,
/*24565*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24568*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24571*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24574*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24577*/           OPC_EmitInteger, MVT::i1, 0, 
/*24580*/           OPC_EmitInteger, MVT::i1, 0, 
/*24583*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24586*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24589*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 406:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24606*/         0, // EndSwitchType
/*24607*/       0, /*End of Scope*/
/*24608*/     /*Scope*/ 23|128,6/*791*/, /*->25401*/
/*24610*/       OPC_CheckChild1Integer, 17|128,3/*401*/, 
/*24613*/       OPC_RecordChild2, // #1 = $addr
/*24614*/       OPC_Scope, 27|128,1/*155*/, /*->24772*/ // 5 children in Scope
/*24617*/         OPC_CheckChild2Type, MVT::f32,
/*24619*/         OPC_RecordChild3, // #2 = $rsrc
/*24620*/         OPC_CheckChild3Type, MVT::v8i32,
/*24622*/         OPC_RecordChild4, // #3 = $sampler
/*24623*/         OPC_RecordChild5, // #4 = $dmask
/*24624*/         OPC_RecordChild6, // #5 = $unorm
/*24625*/         OPC_RecordChild7, // #6 = $glc
/*24626*/         OPC_MoveChild, 8,
/*24628*/         OPC_RecordNode, // #7 = $slc
/*24629*/         OPC_MoveParent,
/*24630*/         OPC_MoveChild, 9,
/*24632*/         OPC_RecordNode, // #8 = $lwe
/*24633*/         OPC_MoveParent,
/*24634*/         OPC_MoveChild, 10,
/*24636*/         OPC_RecordNode, // #9 = $da
/*24637*/         OPC_MoveParent,
/*24638*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24683
/*24641*/           OPC_EmitMergeInputChains1_0,
/*24642*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24645*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24648*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24651*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24654*/           OPC_EmitInteger, MVT::i1, 0, 
/*24657*/           OPC_EmitInteger, MVT::i1, 0, 
/*24660*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24663*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24666*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 401:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24683*/         /*SwitchType*/ 42, MVT::v2f32,// ->24727
/*24685*/           OPC_EmitMergeInputChains1_0,
/*24686*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24689*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24692*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24695*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24698*/           OPC_EmitInteger, MVT::i1, 0, 
/*24701*/           OPC_EmitInteger, MVT::i1, 0, 
/*24704*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24707*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24710*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 401:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24727*/         /*SwitchType*/ 42, MVT::v4f32,// ->24771
/*24729*/           OPC_EmitMergeInputChains1_0,
/*24730*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24733*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24736*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24739*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24742*/           OPC_EmitInteger, MVT::i1, 0, 
/*24745*/           OPC_EmitInteger, MVT::i1, 0, 
/*24748*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24751*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24754*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 401:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24771*/         0, // EndSwitchType
/*24772*/       /*Scope*/ 27|128,1/*155*/, /*->24929*/
/*24774*/         OPC_CheckChild2Type, MVT::v2f32,
/*24776*/         OPC_RecordChild3, // #2 = $rsrc
/*24777*/         OPC_CheckChild3Type, MVT::v8i32,
/*24779*/         OPC_RecordChild4, // #3 = $sampler
/*24780*/         OPC_RecordChild5, // #4 = $dmask
/*24781*/         OPC_RecordChild6, // #5 = $unorm
/*24782*/         OPC_RecordChild7, // #6 = $glc
/*24783*/         OPC_MoveChild, 8,
/*24785*/         OPC_RecordNode, // #7 = $slc
/*24786*/         OPC_MoveParent,
/*24787*/         OPC_MoveChild, 9,
/*24789*/         OPC_RecordNode, // #8 = $lwe
/*24790*/         OPC_MoveParent,
/*24791*/         OPC_MoveChild, 10,
/*24793*/         OPC_RecordNode, // #9 = $da
/*24794*/         OPC_MoveParent,
/*24795*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24840
/*24798*/           OPC_EmitMergeInputChains1_0,
/*24799*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24802*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24805*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24808*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24811*/           OPC_EmitInteger, MVT::i1, 0, 
/*24814*/           OPC_EmitInteger, MVT::i1, 0, 
/*24817*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24820*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24823*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 401:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24840*/         /*SwitchType*/ 42, MVT::v2f32,// ->24884
/*24842*/           OPC_EmitMergeInputChains1_0,
/*24843*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24846*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24849*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24852*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24855*/           OPC_EmitInteger, MVT::i1, 0, 
/*24858*/           OPC_EmitInteger, MVT::i1, 0, 
/*24861*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24864*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24867*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 401:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24884*/         /*SwitchType*/ 42, MVT::v4f32,// ->24928
/*24886*/           OPC_EmitMergeInputChains1_0,
/*24887*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24890*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24893*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24896*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24899*/           OPC_EmitInteger, MVT::i1, 0, 
/*24902*/           OPC_EmitInteger, MVT::i1, 0, 
/*24905*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24908*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24911*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 401:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24928*/         0, // EndSwitchType
/*24929*/       /*Scope*/ 27|128,1/*155*/, /*->25086*/
/*24931*/         OPC_CheckChild2Type, MVT::v4f32,
/*24933*/         OPC_RecordChild3, // #2 = $rsrc
/*24934*/         OPC_CheckChild3Type, MVT::v8i32,
/*24936*/         OPC_RecordChild4, // #3 = $sampler
/*24937*/         OPC_RecordChild5, // #4 = $dmask
/*24938*/         OPC_RecordChild6, // #5 = $unorm
/*24939*/         OPC_RecordChild7, // #6 = $glc
/*24940*/         OPC_MoveChild, 8,
/*24942*/         OPC_RecordNode, // #7 = $slc
/*24943*/         OPC_MoveParent,
/*24944*/         OPC_MoveChild, 9,
/*24946*/         OPC_RecordNode, // #8 = $lwe
/*24947*/         OPC_MoveParent,
/*24948*/         OPC_MoveChild, 10,
/*24950*/         OPC_RecordNode, // #9 = $da
/*24951*/         OPC_MoveParent,
/*24952*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24997
/*24955*/           OPC_EmitMergeInputChains1_0,
/*24956*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24959*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24962*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24965*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24968*/           OPC_EmitInteger, MVT::i1, 0, 
/*24971*/           OPC_EmitInteger, MVT::i1, 0, 
/*24974*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24977*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24980*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 401:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24997*/         /*SwitchType*/ 42, MVT::v2f32,// ->25041
/*24999*/           OPC_EmitMergeInputChains1_0,
/*25000*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25003*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25006*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25009*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25012*/           OPC_EmitInteger, MVT::i1, 0, 
/*25015*/           OPC_EmitInteger, MVT::i1, 0, 
/*25018*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25021*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25024*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 401:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25041*/         /*SwitchType*/ 42, MVT::v4f32,// ->25085
/*25043*/           OPC_EmitMergeInputChains1_0,
/*25044*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25047*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25050*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25053*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25056*/           OPC_EmitInteger, MVT::i1, 0, 
/*25059*/           OPC_EmitInteger, MVT::i1, 0, 
/*25062*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25065*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25068*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 401:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25085*/         0, // EndSwitchType
/*25086*/       /*Scope*/ 27|128,1/*155*/, /*->25243*/
/*25088*/         OPC_CheckChild2Type, MVT::v8f32,
/*25090*/         OPC_RecordChild3, // #2 = $rsrc
/*25091*/         OPC_CheckChild3Type, MVT::v8i32,
/*25093*/         OPC_RecordChild4, // #3 = $sampler
/*25094*/         OPC_RecordChild5, // #4 = $dmask
/*25095*/         OPC_RecordChild6, // #5 = $unorm
/*25096*/         OPC_RecordChild7, // #6 = $glc
/*25097*/         OPC_MoveChild, 8,
/*25099*/         OPC_RecordNode, // #7 = $slc
/*25100*/         OPC_MoveParent,
/*25101*/         OPC_MoveChild, 9,
/*25103*/         OPC_RecordNode, // #8 = $lwe
/*25104*/         OPC_MoveParent,
/*25105*/         OPC_MoveChild, 10,
/*25107*/         OPC_RecordNode, // #9 = $da
/*25108*/         OPC_MoveParent,
/*25109*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25154
/*25112*/           OPC_EmitMergeInputChains1_0,
/*25113*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25116*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25119*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25122*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25125*/           OPC_EmitInteger, MVT::i1, 0, 
/*25128*/           OPC_EmitInteger, MVT::i1, 0, 
/*25131*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25134*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25137*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 401:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25154*/         /*SwitchType*/ 42, MVT::v2f32,// ->25198
/*25156*/           OPC_EmitMergeInputChains1_0,
/*25157*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25160*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25163*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25166*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25169*/           OPC_EmitInteger, MVT::i1, 0, 
/*25172*/           OPC_EmitInteger, MVT::i1, 0, 
/*25175*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25178*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25181*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 401:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25198*/         /*SwitchType*/ 42, MVT::v4f32,// ->25242
/*25200*/           OPC_EmitMergeInputChains1_0,
/*25201*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25204*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25207*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25210*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25213*/           OPC_EmitInteger, MVT::i1, 0, 
/*25216*/           OPC_EmitInteger, MVT::i1, 0, 
/*25219*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25222*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25225*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 401:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25242*/         0, // EndSwitchType
/*25243*/       /*Scope*/ 27|128,1/*155*/, /*->25400*/
/*25245*/         OPC_CheckChild2Type, MVT::v16f32,
/*25247*/         OPC_RecordChild3, // #2 = $rsrc
/*25248*/         OPC_CheckChild3Type, MVT::v8i32,
/*25250*/         OPC_RecordChild4, // #3 = $sampler
/*25251*/         OPC_RecordChild5, // #4 = $dmask
/*25252*/         OPC_RecordChild6, // #5 = $unorm
/*25253*/         OPC_RecordChild7, // #6 = $glc
/*25254*/         OPC_MoveChild, 8,
/*25256*/         OPC_RecordNode, // #7 = $slc
/*25257*/         OPC_MoveParent,
/*25258*/         OPC_MoveChild, 9,
/*25260*/         OPC_RecordNode, // #8 = $lwe
/*25261*/         OPC_MoveParent,
/*25262*/         OPC_MoveChild, 10,
/*25264*/         OPC_RecordNode, // #9 = $da
/*25265*/         OPC_MoveParent,
/*25266*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25311
/*25269*/           OPC_EmitMergeInputChains1_0,
/*25270*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25273*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25276*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25279*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25282*/           OPC_EmitInteger, MVT::i1, 0, 
/*25285*/           OPC_EmitInteger, MVT::i1, 0, 
/*25288*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25291*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25294*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 401:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25311*/         /*SwitchType*/ 42, MVT::v2f32,// ->25355
/*25313*/           OPC_EmitMergeInputChains1_0,
/*25314*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25317*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25320*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25323*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25326*/           OPC_EmitInteger, MVT::i1, 0, 
/*25329*/           OPC_EmitInteger, MVT::i1, 0, 
/*25332*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25335*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25338*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 401:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25355*/         /*SwitchType*/ 42, MVT::v4f32,// ->25399
/*25357*/           OPC_EmitMergeInputChains1_0,
/*25358*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25361*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25364*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25367*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25370*/           OPC_EmitInteger, MVT::i1, 0, 
/*25373*/           OPC_EmitInteger, MVT::i1, 0, 
/*25376*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25379*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25382*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 401:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25399*/         0, // EndSwitchType
/*25400*/       0, /*End of Scope*/
/*25401*/     /*Scope*/ 23|128,6/*791*/, /*->26194*/
/*25403*/       OPC_CheckChild1Integer, 19|128,3/*403*/, 
/*25406*/       OPC_RecordChild2, // #1 = $addr
/*25407*/       OPC_Scope, 27|128,1/*155*/, /*->25565*/ // 5 children in Scope
/*25410*/         OPC_CheckChild2Type, MVT::f32,
/*25412*/         OPC_RecordChild3, // #2 = $rsrc
/*25413*/         OPC_CheckChild3Type, MVT::v8i32,
/*25415*/         OPC_RecordChild4, // #3 = $sampler
/*25416*/         OPC_RecordChild5, // #4 = $dmask
/*25417*/         OPC_RecordChild6, // #5 = $unorm
/*25418*/         OPC_RecordChild7, // #6 = $glc
/*25419*/         OPC_MoveChild, 8,
/*25421*/         OPC_RecordNode, // #7 = $slc
/*25422*/         OPC_MoveParent,
/*25423*/         OPC_MoveChild, 9,
/*25425*/         OPC_RecordNode, // #8 = $lwe
/*25426*/         OPC_MoveParent,
/*25427*/         OPC_MoveChild, 10,
/*25429*/         OPC_RecordNode, // #9 = $da
/*25430*/         OPC_MoveParent,
/*25431*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25476
/*25434*/           OPC_EmitMergeInputChains1_0,
/*25435*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25438*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25441*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25444*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25447*/           OPC_EmitInteger, MVT::i1, 0, 
/*25450*/           OPC_EmitInteger, MVT::i1, 0, 
/*25453*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25456*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25459*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 403:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25476*/         /*SwitchType*/ 42, MVT::v2f32,// ->25520
/*25478*/           OPC_EmitMergeInputChains1_0,
/*25479*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25482*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25485*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25488*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25491*/           OPC_EmitInteger, MVT::i1, 0, 
/*25494*/           OPC_EmitInteger, MVT::i1, 0, 
/*25497*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25500*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25503*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 403:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25520*/         /*SwitchType*/ 42, MVT::v4f32,// ->25564
/*25522*/           OPC_EmitMergeInputChains1_0,
/*25523*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25526*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25529*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25532*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25535*/           OPC_EmitInteger, MVT::i1, 0, 
/*25538*/           OPC_EmitInteger, MVT::i1, 0, 
/*25541*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25544*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25547*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 403:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25564*/         0, // EndSwitchType
/*25565*/       /*Scope*/ 27|128,1/*155*/, /*->25722*/
/*25567*/         OPC_CheckChild2Type, MVT::v2f32,
/*25569*/         OPC_RecordChild3, // #2 = $rsrc
/*25570*/         OPC_CheckChild3Type, MVT::v8i32,
/*25572*/         OPC_RecordChild4, // #3 = $sampler
/*25573*/         OPC_RecordChild5, // #4 = $dmask
/*25574*/         OPC_RecordChild6, // #5 = $unorm
/*25575*/         OPC_RecordChild7, // #6 = $glc
/*25576*/         OPC_MoveChild, 8,
/*25578*/         OPC_RecordNode, // #7 = $slc
/*25579*/         OPC_MoveParent,
/*25580*/         OPC_MoveChild, 9,
/*25582*/         OPC_RecordNode, // #8 = $lwe
/*25583*/         OPC_MoveParent,
/*25584*/         OPC_MoveChild, 10,
/*25586*/         OPC_RecordNode, // #9 = $da
/*25587*/         OPC_MoveParent,
/*25588*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25633
/*25591*/           OPC_EmitMergeInputChains1_0,
/*25592*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25595*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25598*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25601*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25604*/           OPC_EmitInteger, MVT::i1, 0, 
/*25607*/           OPC_EmitInteger, MVT::i1, 0, 
/*25610*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25613*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25616*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 403:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25633*/         /*SwitchType*/ 42, MVT::v2f32,// ->25677
/*25635*/           OPC_EmitMergeInputChains1_0,
/*25636*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25639*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25642*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25645*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25648*/           OPC_EmitInteger, MVT::i1, 0, 
/*25651*/           OPC_EmitInteger, MVT::i1, 0, 
/*25654*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25657*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25660*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 403:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25677*/         /*SwitchType*/ 42, MVT::v4f32,// ->25721
/*25679*/           OPC_EmitMergeInputChains1_0,
/*25680*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25683*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25686*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25689*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25692*/           OPC_EmitInteger, MVT::i1, 0, 
/*25695*/           OPC_EmitInteger, MVT::i1, 0, 
/*25698*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25701*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25704*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 403:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25721*/         0, // EndSwitchType
/*25722*/       /*Scope*/ 27|128,1/*155*/, /*->25879*/
/*25724*/         OPC_CheckChild2Type, MVT::v4f32,
/*25726*/         OPC_RecordChild3, // #2 = $rsrc
/*25727*/         OPC_CheckChild3Type, MVT::v8i32,
/*25729*/         OPC_RecordChild4, // #3 = $sampler
/*25730*/         OPC_RecordChild5, // #4 = $dmask
/*25731*/         OPC_RecordChild6, // #5 = $unorm
/*25732*/         OPC_RecordChild7, // #6 = $glc
/*25733*/         OPC_MoveChild, 8,
/*25735*/         OPC_RecordNode, // #7 = $slc
/*25736*/         OPC_MoveParent,
/*25737*/         OPC_MoveChild, 9,
/*25739*/         OPC_RecordNode, // #8 = $lwe
/*25740*/         OPC_MoveParent,
/*25741*/         OPC_MoveChild, 10,
/*25743*/         OPC_RecordNode, // #9 = $da
/*25744*/         OPC_MoveParent,
/*25745*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25790
/*25748*/           OPC_EmitMergeInputChains1_0,
/*25749*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25752*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25755*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25758*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25761*/           OPC_EmitInteger, MVT::i1, 0, 
/*25764*/           OPC_EmitInteger, MVT::i1, 0, 
/*25767*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25770*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25773*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 403:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25790*/         /*SwitchType*/ 42, MVT::v2f32,// ->25834
/*25792*/           OPC_EmitMergeInputChains1_0,
/*25793*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25796*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25799*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25802*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25805*/           OPC_EmitInteger, MVT::i1, 0, 
/*25808*/           OPC_EmitInteger, MVT::i1, 0, 
/*25811*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25814*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25817*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 403:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25834*/         /*SwitchType*/ 42, MVT::v4f32,// ->25878
/*25836*/           OPC_EmitMergeInputChains1_0,
/*25837*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25840*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25843*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25846*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25849*/           OPC_EmitInteger, MVT::i1, 0, 
/*25852*/           OPC_EmitInteger, MVT::i1, 0, 
/*25855*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25858*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25861*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 403:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25878*/         0, // EndSwitchType
/*25879*/       /*Scope*/ 27|128,1/*155*/, /*->26036*/
/*25881*/         OPC_CheckChild2Type, MVT::v8f32,
/*25883*/         OPC_RecordChild3, // #2 = $rsrc
/*25884*/         OPC_CheckChild3Type, MVT::v8i32,
/*25886*/         OPC_RecordChild4, // #3 = $sampler
/*25887*/         OPC_RecordChild5, // #4 = $dmask
/*25888*/         OPC_RecordChild6, // #5 = $unorm
/*25889*/         OPC_RecordChild7, // #6 = $glc
/*25890*/         OPC_MoveChild, 8,
/*25892*/         OPC_RecordNode, // #7 = $slc
/*25893*/         OPC_MoveParent,
/*25894*/         OPC_MoveChild, 9,
/*25896*/         OPC_RecordNode, // #8 = $lwe
/*25897*/         OPC_MoveParent,
/*25898*/         OPC_MoveChild, 10,
/*25900*/         OPC_RecordNode, // #9 = $da
/*25901*/         OPC_MoveParent,
/*25902*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25947
/*25905*/           OPC_EmitMergeInputChains1_0,
/*25906*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25909*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25912*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25915*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25918*/           OPC_EmitInteger, MVT::i1, 0, 
/*25921*/           OPC_EmitInteger, MVT::i1, 0, 
/*25924*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25927*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25930*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 403:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25947*/         /*SwitchType*/ 42, MVT::v2f32,// ->25991
/*25949*/           OPC_EmitMergeInputChains1_0,
/*25950*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25953*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25956*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25959*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25962*/           OPC_EmitInteger, MVT::i1, 0, 
/*25965*/           OPC_EmitInteger, MVT::i1, 0, 
/*25968*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25971*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25974*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 403:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25991*/         /*SwitchType*/ 42, MVT::v4f32,// ->26035
/*25993*/           OPC_EmitMergeInputChains1_0,
/*25994*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25997*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26000*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26003*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26006*/           OPC_EmitInteger, MVT::i1, 0, 
/*26009*/           OPC_EmitInteger, MVT::i1, 0, 
/*26012*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26015*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26018*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 403:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26035*/         0, // EndSwitchType
/*26036*/       /*Scope*/ 27|128,1/*155*/, /*->26193*/
/*26038*/         OPC_CheckChild2Type, MVT::v16f32,
/*26040*/         OPC_RecordChild3, // #2 = $rsrc
/*26041*/         OPC_CheckChild3Type, MVT::v8i32,
/*26043*/         OPC_RecordChild4, // #3 = $sampler
/*26044*/         OPC_RecordChild5, // #4 = $dmask
/*26045*/         OPC_RecordChild6, // #5 = $unorm
/*26046*/         OPC_RecordChild7, // #6 = $glc
/*26047*/         OPC_MoveChild, 8,
/*26049*/         OPC_RecordNode, // #7 = $slc
/*26050*/         OPC_MoveParent,
/*26051*/         OPC_MoveChild, 9,
/*26053*/         OPC_RecordNode, // #8 = $lwe
/*26054*/         OPC_MoveParent,
/*26055*/         OPC_MoveChild, 10,
/*26057*/         OPC_RecordNode, // #9 = $da
/*26058*/         OPC_MoveParent,
/*26059*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26104
/*26062*/           OPC_EmitMergeInputChains1_0,
/*26063*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26066*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26069*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26072*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26075*/           OPC_EmitInteger, MVT::i1, 0, 
/*26078*/           OPC_EmitInteger, MVT::i1, 0, 
/*26081*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26084*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26087*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 403:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26104*/         /*SwitchType*/ 42, MVT::v2f32,// ->26148
/*26106*/           OPC_EmitMergeInputChains1_0,
/*26107*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26110*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26113*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26116*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26119*/           OPC_EmitInteger, MVT::i1, 0, 
/*26122*/           OPC_EmitInteger, MVT::i1, 0, 
/*26125*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26128*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26131*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 403:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26148*/         /*SwitchType*/ 42, MVT::v4f32,// ->26192
/*26150*/           OPC_EmitMergeInputChains1_0,
/*26151*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26154*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26157*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26160*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26163*/           OPC_EmitInteger, MVT::i1, 0, 
/*26166*/           OPC_EmitInteger, MVT::i1, 0, 
/*26169*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26172*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26175*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 403:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26192*/         0, // EndSwitchType
/*26193*/       0, /*End of Scope*/
/*26194*/     /*Scope*/ 23|128,6/*791*/, /*->26987*/
/*26196*/       OPC_CheckChild1Integer, 15|128,3/*399*/, 
/*26199*/       OPC_RecordChild2, // #1 = $addr
/*26200*/       OPC_Scope, 27|128,1/*155*/, /*->26358*/ // 5 children in Scope
/*26203*/         OPC_CheckChild2Type, MVT::f32,
/*26205*/         OPC_RecordChild3, // #2 = $rsrc
/*26206*/         OPC_CheckChild3Type, MVT::v8i32,
/*26208*/         OPC_RecordChild4, // #3 = $sampler
/*26209*/         OPC_RecordChild5, // #4 = $dmask
/*26210*/         OPC_RecordChild6, // #5 = $unorm
/*26211*/         OPC_RecordChild7, // #6 = $glc
/*26212*/         OPC_MoveChild, 8,
/*26214*/         OPC_RecordNode, // #7 = $slc
/*26215*/         OPC_MoveParent,
/*26216*/         OPC_MoveChild, 9,
/*26218*/         OPC_RecordNode, // #8 = $lwe
/*26219*/         OPC_MoveParent,
/*26220*/         OPC_MoveChild, 10,
/*26222*/         OPC_RecordNode, // #9 = $da
/*26223*/         OPC_MoveParent,
/*26224*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26269
/*26227*/           OPC_EmitMergeInputChains1_0,
/*26228*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26231*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26234*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26237*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26240*/           OPC_EmitInteger, MVT::i1, 0, 
/*26243*/           OPC_EmitInteger, MVT::i1, 0, 
/*26246*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26249*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26252*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 399:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26269*/         /*SwitchType*/ 42, MVT::v2f32,// ->26313
/*26271*/           OPC_EmitMergeInputChains1_0,
/*26272*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26275*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26278*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26281*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26284*/           OPC_EmitInteger, MVT::i1, 0, 
/*26287*/           OPC_EmitInteger, MVT::i1, 0, 
/*26290*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26293*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26296*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 399:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26313*/         /*SwitchType*/ 42, MVT::v4f32,// ->26357
/*26315*/           OPC_EmitMergeInputChains1_0,
/*26316*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26319*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26322*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26325*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26328*/           OPC_EmitInteger, MVT::i1, 0, 
/*26331*/           OPC_EmitInteger, MVT::i1, 0, 
/*26334*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26337*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26340*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 399:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26357*/         0, // EndSwitchType
/*26358*/       /*Scope*/ 27|128,1/*155*/, /*->26515*/
/*26360*/         OPC_CheckChild2Type, MVT::v2f32,
/*26362*/         OPC_RecordChild3, // #2 = $rsrc
/*26363*/         OPC_CheckChild3Type, MVT::v8i32,
/*26365*/         OPC_RecordChild4, // #3 = $sampler
/*26366*/         OPC_RecordChild5, // #4 = $dmask
/*26367*/         OPC_RecordChild6, // #5 = $unorm
/*26368*/         OPC_RecordChild7, // #6 = $glc
/*26369*/         OPC_MoveChild, 8,
/*26371*/         OPC_RecordNode, // #7 = $slc
/*26372*/         OPC_MoveParent,
/*26373*/         OPC_MoveChild, 9,
/*26375*/         OPC_RecordNode, // #8 = $lwe
/*26376*/         OPC_MoveParent,
/*26377*/         OPC_MoveChild, 10,
/*26379*/         OPC_RecordNode, // #9 = $da
/*26380*/         OPC_MoveParent,
/*26381*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26426
/*26384*/           OPC_EmitMergeInputChains1_0,
/*26385*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26388*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26391*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26394*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26397*/           OPC_EmitInteger, MVT::i1, 0, 
/*26400*/           OPC_EmitInteger, MVT::i1, 0, 
/*26403*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26406*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26409*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 399:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26426*/         /*SwitchType*/ 42, MVT::v2f32,// ->26470
/*26428*/           OPC_EmitMergeInputChains1_0,
/*26429*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26432*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26435*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26438*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26441*/           OPC_EmitInteger, MVT::i1, 0, 
/*26444*/           OPC_EmitInteger, MVT::i1, 0, 
/*26447*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26450*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26453*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 399:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26470*/         /*SwitchType*/ 42, MVT::v4f32,// ->26514
/*26472*/           OPC_EmitMergeInputChains1_0,
/*26473*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26476*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26479*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26482*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26485*/           OPC_EmitInteger, MVT::i1, 0, 
/*26488*/           OPC_EmitInteger, MVT::i1, 0, 
/*26491*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26494*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26497*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 399:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26514*/         0, // EndSwitchType
/*26515*/       /*Scope*/ 27|128,1/*155*/, /*->26672*/
/*26517*/         OPC_CheckChild2Type, MVT::v4f32,
/*26519*/         OPC_RecordChild3, // #2 = $rsrc
/*26520*/         OPC_CheckChild3Type, MVT::v8i32,
/*26522*/         OPC_RecordChild4, // #3 = $sampler
/*26523*/         OPC_RecordChild5, // #4 = $dmask
/*26524*/         OPC_RecordChild6, // #5 = $unorm
/*26525*/         OPC_RecordChild7, // #6 = $glc
/*26526*/         OPC_MoveChild, 8,
/*26528*/         OPC_RecordNode, // #7 = $slc
/*26529*/         OPC_MoveParent,
/*26530*/         OPC_MoveChild, 9,
/*26532*/         OPC_RecordNode, // #8 = $lwe
/*26533*/         OPC_MoveParent,
/*26534*/         OPC_MoveChild, 10,
/*26536*/         OPC_RecordNode, // #9 = $da
/*26537*/         OPC_MoveParent,
/*26538*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26583
/*26541*/           OPC_EmitMergeInputChains1_0,
/*26542*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26545*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26548*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26551*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26554*/           OPC_EmitInteger, MVT::i1, 0, 
/*26557*/           OPC_EmitInteger, MVT::i1, 0, 
/*26560*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26563*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26566*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 399:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26583*/         /*SwitchType*/ 42, MVT::v2f32,// ->26627
/*26585*/           OPC_EmitMergeInputChains1_0,
/*26586*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26589*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26592*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26595*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26598*/           OPC_EmitInteger, MVT::i1, 0, 
/*26601*/           OPC_EmitInteger, MVT::i1, 0, 
/*26604*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26607*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26610*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 399:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26627*/         /*SwitchType*/ 42, MVT::v4f32,// ->26671
/*26629*/           OPC_EmitMergeInputChains1_0,
/*26630*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26633*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26636*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26639*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26642*/           OPC_EmitInteger, MVT::i1, 0, 
/*26645*/           OPC_EmitInteger, MVT::i1, 0, 
/*26648*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26651*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26654*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 399:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26671*/         0, // EndSwitchType
/*26672*/       /*Scope*/ 27|128,1/*155*/, /*->26829*/
/*26674*/         OPC_CheckChild2Type, MVT::v8f32,
/*26676*/         OPC_RecordChild3, // #2 = $rsrc
/*26677*/         OPC_CheckChild3Type, MVT::v8i32,
/*26679*/         OPC_RecordChild4, // #3 = $sampler
/*26680*/         OPC_RecordChild5, // #4 = $dmask
/*26681*/         OPC_RecordChild6, // #5 = $unorm
/*26682*/         OPC_RecordChild7, // #6 = $glc
/*26683*/         OPC_MoveChild, 8,
/*26685*/         OPC_RecordNode, // #7 = $slc
/*26686*/         OPC_MoveParent,
/*26687*/         OPC_MoveChild, 9,
/*26689*/         OPC_RecordNode, // #8 = $lwe
/*26690*/         OPC_MoveParent,
/*26691*/         OPC_MoveChild, 10,
/*26693*/         OPC_RecordNode, // #9 = $da
/*26694*/         OPC_MoveParent,
/*26695*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26740
/*26698*/           OPC_EmitMergeInputChains1_0,
/*26699*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26702*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26705*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26708*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26711*/           OPC_EmitInteger, MVT::i1, 0, 
/*26714*/           OPC_EmitInteger, MVT::i1, 0, 
/*26717*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26720*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26723*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 399:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26740*/         /*SwitchType*/ 42, MVT::v2f32,// ->26784
/*26742*/           OPC_EmitMergeInputChains1_0,
/*26743*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26746*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26749*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26752*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26755*/           OPC_EmitInteger, MVT::i1, 0, 
/*26758*/           OPC_EmitInteger, MVT::i1, 0, 
/*26761*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26764*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26767*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 399:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26784*/         /*SwitchType*/ 42, MVT::v4f32,// ->26828
/*26786*/           OPC_EmitMergeInputChains1_0,
/*26787*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26790*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26793*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26796*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26799*/           OPC_EmitInteger, MVT::i1, 0, 
/*26802*/           OPC_EmitInteger, MVT::i1, 0, 
/*26805*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26808*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26811*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 399:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26828*/         0, // EndSwitchType
/*26829*/       /*Scope*/ 27|128,1/*155*/, /*->26986*/
/*26831*/         OPC_CheckChild2Type, MVT::v16f32,
/*26833*/         OPC_RecordChild3, // #2 = $rsrc
/*26834*/         OPC_CheckChild3Type, MVT::v8i32,
/*26836*/         OPC_RecordChild4, // #3 = $sampler
/*26837*/         OPC_RecordChild5, // #4 = $dmask
/*26838*/         OPC_RecordChild6, // #5 = $unorm
/*26839*/         OPC_RecordChild7, // #6 = $glc
/*26840*/         OPC_MoveChild, 8,
/*26842*/         OPC_RecordNode, // #7 = $slc
/*26843*/         OPC_MoveParent,
/*26844*/         OPC_MoveChild, 9,
/*26846*/         OPC_RecordNode, // #8 = $lwe
/*26847*/         OPC_MoveParent,
/*26848*/         OPC_MoveChild, 10,
/*26850*/         OPC_RecordNode, // #9 = $da
/*26851*/         OPC_MoveParent,
/*26852*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26897
/*26855*/           OPC_EmitMergeInputChains1_0,
/*26856*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26859*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26862*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26865*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26868*/           OPC_EmitInteger, MVT::i1, 0, 
/*26871*/           OPC_EmitInteger, MVT::i1, 0, 
/*26874*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26877*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26880*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 399:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26897*/         /*SwitchType*/ 42, MVT::v2f32,// ->26941
/*26899*/           OPC_EmitMergeInputChains1_0,
/*26900*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26903*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26906*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26909*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26912*/           OPC_EmitInteger, MVT::i1, 0, 
/*26915*/           OPC_EmitInteger, MVT::i1, 0, 
/*26918*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26921*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26924*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 399:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26941*/         /*SwitchType*/ 42, MVT::v4f32,// ->26985
/*26943*/           OPC_EmitMergeInputChains1_0,
/*26944*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26947*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26950*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26953*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26956*/           OPC_EmitInteger, MVT::i1, 0, 
/*26959*/           OPC_EmitInteger, MVT::i1, 0, 
/*26962*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26965*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26968*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 399:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26985*/         0, // EndSwitchType
/*26986*/       0, /*End of Scope*/
/*26987*/     /*Scope*/ 23|128,6/*791*/, /*->27780*/
/*26989*/       OPC_CheckChild1Integer, 14|128,3/*398*/, 
/*26992*/       OPC_RecordChild2, // #1 = $addr
/*26993*/       OPC_Scope, 27|128,1/*155*/, /*->27151*/ // 5 children in Scope
/*26996*/         OPC_CheckChild2Type, MVT::f32,
/*26998*/         OPC_RecordChild3, // #2 = $rsrc
/*26999*/         OPC_CheckChild3Type, MVT::v8i32,
/*27001*/         OPC_RecordChild4, // #3 = $sampler
/*27002*/         OPC_RecordChild5, // #4 = $dmask
/*27003*/         OPC_RecordChild6, // #5 = $unorm
/*27004*/         OPC_RecordChild7, // #6 = $glc
/*27005*/         OPC_MoveChild, 8,
/*27007*/         OPC_RecordNode, // #7 = $slc
/*27008*/         OPC_MoveParent,
/*27009*/         OPC_MoveChild, 9,
/*27011*/         OPC_RecordNode, // #8 = $lwe
/*27012*/         OPC_MoveParent,
/*27013*/         OPC_MoveChild, 10,
/*27015*/         OPC_RecordNode, // #9 = $da
/*27016*/         OPC_MoveParent,
/*27017*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27062
/*27020*/           OPC_EmitMergeInputChains1_0,
/*27021*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27024*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27027*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27030*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27033*/           OPC_EmitInteger, MVT::i1, 0, 
/*27036*/           OPC_EmitInteger, MVT::i1, 0, 
/*27039*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27042*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27045*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 398:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27062*/         /*SwitchType*/ 42, MVT::v2f32,// ->27106
/*27064*/           OPC_EmitMergeInputChains1_0,
/*27065*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27068*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27071*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27074*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27077*/           OPC_EmitInteger, MVT::i1, 0, 
/*27080*/           OPC_EmitInteger, MVT::i1, 0, 
/*27083*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27086*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27089*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 398:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27106*/         /*SwitchType*/ 42, MVT::v4f32,// ->27150
/*27108*/           OPC_EmitMergeInputChains1_0,
/*27109*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27112*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27115*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27118*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27121*/           OPC_EmitInteger, MVT::i1, 0, 
/*27124*/           OPC_EmitInteger, MVT::i1, 0, 
/*27127*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27130*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27133*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 398:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27150*/         0, // EndSwitchType
/*27151*/       /*Scope*/ 27|128,1/*155*/, /*->27308*/
/*27153*/         OPC_CheckChild2Type, MVT::v2f32,
/*27155*/         OPC_RecordChild3, // #2 = $rsrc
/*27156*/         OPC_CheckChild3Type, MVT::v8i32,
/*27158*/         OPC_RecordChild4, // #3 = $sampler
/*27159*/         OPC_RecordChild5, // #4 = $dmask
/*27160*/         OPC_RecordChild6, // #5 = $unorm
/*27161*/         OPC_RecordChild7, // #6 = $glc
/*27162*/         OPC_MoveChild, 8,
/*27164*/         OPC_RecordNode, // #7 = $slc
/*27165*/         OPC_MoveParent,
/*27166*/         OPC_MoveChild, 9,
/*27168*/         OPC_RecordNode, // #8 = $lwe
/*27169*/         OPC_MoveParent,
/*27170*/         OPC_MoveChild, 10,
/*27172*/         OPC_RecordNode, // #9 = $da
/*27173*/         OPC_MoveParent,
/*27174*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27219
/*27177*/           OPC_EmitMergeInputChains1_0,
/*27178*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27181*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27184*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27187*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27190*/           OPC_EmitInteger, MVT::i1, 0, 
/*27193*/           OPC_EmitInteger, MVT::i1, 0, 
/*27196*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27199*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27202*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 398:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27219*/         /*SwitchType*/ 42, MVT::v2f32,// ->27263
/*27221*/           OPC_EmitMergeInputChains1_0,
/*27222*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27225*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27228*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27231*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27234*/           OPC_EmitInteger, MVT::i1, 0, 
/*27237*/           OPC_EmitInteger, MVT::i1, 0, 
/*27240*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27243*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27246*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 398:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27263*/         /*SwitchType*/ 42, MVT::v4f32,// ->27307
/*27265*/           OPC_EmitMergeInputChains1_0,
/*27266*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27269*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27272*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27275*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27278*/           OPC_EmitInteger, MVT::i1, 0, 
/*27281*/           OPC_EmitInteger, MVT::i1, 0, 
/*27284*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27287*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27290*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 398:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27307*/         0, // EndSwitchType
/*27308*/       /*Scope*/ 27|128,1/*155*/, /*->27465*/
/*27310*/         OPC_CheckChild2Type, MVT::v4f32,
/*27312*/         OPC_RecordChild3, // #2 = $rsrc
/*27313*/         OPC_CheckChild3Type, MVT::v8i32,
/*27315*/         OPC_RecordChild4, // #3 = $sampler
/*27316*/         OPC_RecordChild5, // #4 = $dmask
/*27317*/         OPC_RecordChild6, // #5 = $unorm
/*27318*/         OPC_RecordChild7, // #6 = $glc
/*27319*/         OPC_MoveChild, 8,
/*27321*/         OPC_RecordNode, // #7 = $slc
/*27322*/         OPC_MoveParent,
/*27323*/         OPC_MoveChild, 9,
/*27325*/         OPC_RecordNode, // #8 = $lwe
/*27326*/         OPC_MoveParent,
/*27327*/         OPC_MoveChild, 10,
/*27329*/         OPC_RecordNode, // #9 = $da
/*27330*/         OPC_MoveParent,
/*27331*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27376
/*27334*/           OPC_EmitMergeInputChains1_0,
/*27335*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27338*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27341*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27344*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27347*/           OPC_EmitInteger, MVT::i1, 0, 
/*27350*/           OPC_EmitInteger, MVT::i1, 0, 
/*27353*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27356*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27359*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 398:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27376*/         /*SwitchType*/ 42, MVT::v2f32,// ->27420
/*27378*/           OPC_EmitMergeInputChains1_0,
/*27379*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27382*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27385*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27388*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27391*/           OPC_EmitInteger, MVT::i1, 0, 
/*27394*/           OPC_EmitInteger, MVT::i1, 0, 
/*27397*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27400*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27403*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 398:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27420*/         /*SwitchType*/ 42, MVT::v4f32,// ->27464
/*27422*/           OPC_EmitMergeInputChains1_0,
/*27423*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27426*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27429*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27432*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27435*/           OPC_EmitInteger, MVT::i1, 0, 
/*27438*/           OPC_EmitInteger, MVT::i1, 0, 
/*27441*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27444*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27447*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 398:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27464*/         0, // EndSwitchType
/*27465*/       /*Scope*/ 27|128,1/*155*/, /*->27622*/
/*27467*/         OPC_CheckChild2Type, MVT::v8f32,
/*27469*/         OPC_RecordChild3, // #2 = $rsrc
/*27470*/         OPC_CheckChild3Type, MVT::v8i32,
/*27472*/         OPC_RecordChild4, // #3 = $sampler
/*27473*/         OPC_RecordChild5, // #4 = $dmask
/*27474*/         OPC_RecordChild6, // #5 = $unorm
/*27475*/         OPC_RecordChild7, // #6 = $glc
/*27476*/         OPC_MoveChild, 8,
/*27478*/         OPC_RecordNode, // #7 = $slc
/*27479*/         OPC_MoveParent,
/*27480*/         OPC_MoveChild, 9,
/*27482*/         OPC_RecordNode, // #8 = $lwe
/*27483*/         OPC_MoveParent,
/*27484*/         OPC_MoveChild, 10,
/*27486*/         OPC_RecordNode, // #9 = $da
/*27487*/         OPC_MoveParent,
/*27488*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27533
/*27491*/           OPC_EmitMergeInputChains1_0,
/*27492*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27495*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27498*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27501*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27504*/           OPC_EmitInteger, MVT::i1, 0, 
/*27507*/           OPC_EmitInteger, MVT::i1, 0, 
/*27510*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27513*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27516*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 398:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27533*/         /*SwitchType*/ 42, MVT::v2f32,// ->27577
/*27535*/           OPC_EmitMergeInputChains1_0,
/*27536*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27539*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27542*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27545*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27548*/           OPC_EmitInteger, MVT::i1, 0, 
/*27551*/           OPC_EmitInteger, MVT::i1, 0, 
/*27554*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27557*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27560*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 398:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27577*/         /*SwitchType*/ 42, MVT::v4f32,// ->27621
/*27579*/           OPC_EmitMergeInputChains1_0,
/*27580*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27583*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27586*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27589*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27592*/           OPC_EmitInteger, MVT::i1, 0, 
/*27595*/           OPC_EmitInteger, MVT::i1, 0, 
/*27598*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27601*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27604*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 398:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27621*/         0, // EndSwitchType
/*27622*/       /*Scope*/ 27|128,1/*155*/, /*->27779*/
/*27624*/         OPC_CheckChild2Type, MVT::v16f32,
/*27626*/         OPC_RecordChild3, // #2 = $rsrc
/*27627*/         OPC_CheckChild3Type, MVT::v8i32,
/*27629*/         OPC_RecordChild4, // #3 = $sampler
/*27630*/         OPC_RecordChild5, // #4 = $dmask
/*27631*/         OPC_RecordChild6, // #5 = $unorm
/*27632*/         OPC_RecordChild7, // #6 = $glc
/*27633*/         OPC_MoveChild, 8,
/*27635*/         OPC_RecordNode, // #7 = $slc
/*27636*/         OPC_MoveParent,
/*27637*/         OPC_MoveChild, 9,
/*27639*/         OPC_RecordNode, // #8 = $lwe
/*27640*/         OPC_MoveParent,
/*27641*/         OPC_MoveChild, 10,
/*27643*/         OPC_RecordNode, // #9 = $da
/*27644*/         OPC_MoveParent,
/*27645*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27690
/*27648*/           OPC_EmitMergeInputChains1_0,
/*27649*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27652*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27655*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27658*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27661*/           OPC_EmitInteger, MVT::i1, 0, 
/*27664*/           OPC_EmitInteger, MVT::i1, 0, 
/*27667*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27670*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27673*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 398:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27690*/         /*SwitchType*/ 42, MVT::v2f32,// ->27734
/*27692*/           OPC_EmitMergeInputChains1_0,
/*27693*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27696*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27699*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27702*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27705*/           OPC_EmitInteger, MVT::i1, 0, 
/*27708*/           OPC_EmitInteger, MVT::i1, 0, 
/*27711*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27714*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27717*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 398:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27734*/         /*SwitchType*/ 42, MVT::v4f32,// ->27778
/*27736*/           OPC_EmitMergeInputChains1_0,
/*27737*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27740*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27743*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27746*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27749*/           OPC_EmitInteger, MVT::i1, 0, 
/*27752*/           OPC_EmitInteger, MVT::i1, 0, 
/*27755*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27758*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27761*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 398:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27778*/         0, // EndSwitchType
/*27779*/       0, /*End of Scope*/
/*27780*/     /*Scope*/ 23|128,6/*791*/, /*->28573*/
/*27782*/       OPC_CheckChild1Integer, 21|128,3/*405*/, 
/*27785*/       OPC_RecordChild2, // #1 = $addr
/*27786*/       OPC_Scope, 27|128,1/*155*/, /*->27944*/ // 5 children in Scope
/*27789*/         OPC_CheckChild2Type, MVT::f32,
/*27791*/         OPC_RecordChild3, // #2 = $rsrc
/*27792*/         OPC_CheckChild3Type, MVT::v8i32,
/*27794*/         OPC_RecordChild4, // #3 = $sampler
/*27795*/         OPC_RecordChild5, // #4 = $dmask
/*27796*/         OPC_RecordChild6, // #5 = $unorm
/*27797*/         OPC_RecordChild7, // #6 = $glc
/*27798*/         OPC_MoveChild, 8,
/*27800*/         OPC_RecordNode, // #7 = $slc
/*27801*/         OPC_MoveParent,
/*27802*/         OPC_MoveChild, 9,
/*27804*/         OPC_RecordNode, // #8 = $lwe
/*27805*/         OPC_MoveParent,
/*27806*/         OPC_MoveChild, 10,
/*27808*/         OPC_RecordNode, // #9 = $da
/*27809*/         OPC_MoveParent,
/*27810*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27855
/*27813*/           OPC_EmitMergeInputChains1_0,
/*27814*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27817*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27820*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27823*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27826*/           OPC_EmitInteger, MVT::i1, 0, 
/*27829*/           OPC_EmitInteger, MVT::i1, 0, 
/*27832*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27835*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27838*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 405:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27855*/         /*SwitchType*/ 42, MVT::v2f32,// ->27899
/*27857*/           OPC_EmitMergeInputChains1_0,
/*27858*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27861*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27864*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27867*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27870*/           OPC_EmitInteger, MVT::i1, 0, 
/*27873*/           OPC_EmitInteger, MVT::i1, 0, 
/*27876*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27879*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27882*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 405:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27899*/         /*SwitchType*/ 42, MVT::v4f32,// ->27943
/*27901*/           OPC_EmitMergeInputChains1_0,
/*27902*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27905*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27908*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27911*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27914*/           OPC_EmitInteger, MVT::i1, 0, 
/*27917*/           OPC_EmitInteger, MVT::i1, 0, 
/*27920*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27923*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27926*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 405:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27943*/         0, // EndSwitchType
/*27944*/       /*Scope*/ 27|128,1/*155*/, /*->28101*/
/*27946*/         OPC_CheckChild2Type, MVT::v2f32,
/*27948*/         OPC_RecordChild3, // #2 = $rsrc
/*27949*/         OPC_CheckChild3Type, MVT::v8i32,
/*27951*/         OPC_RecordChild4, // #3 = $sampler
/*27952*/         OPC_RecordChild5, // #4 = $dmask
/*27953*/         OPC_RecordChild6, // #5 = $unorm
/*27954*/         OPC_RecordChild7, // #6 = $glc
/*27955*/         OPC_MoveChild, 8,
/*27957*/         OPC_RecordNode, // #7 = $slc
/*27958*/         OPC_MoveParent,
/*27959*/         OPC_MoveChild, 9,
/*27961*/         OPC_RecordNode, // #8 = $lwe
/*27962*/         OPC_MoveParent,
/*27963*/         OPC_MoveChild, 10,
/*27965*/         OPC_RecordNode, // #9 = $da
/*27966*/         OPC_MoveParent,
/*27967*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28012
/*27970*/           OPC_EmitMergeInputChains1_0,
/*27971*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27974*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27977*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27980*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27983*/           OPC_EmitInteger, MVT::i1, 0, 
/*27986*/           OPC_EmitInteger, MVT::i1, 0, 
/*27989*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27992*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27995*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 405:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28012*/         /*SwitchType*/ 42, MVT::v2f32,// ->28056
/*28014*/           OPC_EmitMergeInputChains1_0,
/*28015*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28018*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28021*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28024*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28027*/           OPC_EmitInteger, MVT::i1, 0, 
/*28030*/           OPC_EmitInteger, MVT::i1, 0, 
/*28033*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28036*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28039*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 405:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28056*/         /*SwitchType*/ 42, MVT::v4f32,// ->28100
/*28058*/           OPC_EmitMergeInputChains1_0,
/*28059*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28062*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28065*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28068*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28071*/           OPC_EmitInteger, MVT::i1, 0, 
/*28074*/           OPC_EmitInteger, MVT::i1, 0, 
/*28077*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28080*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28083*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 405:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28100*/         0, // EndSwitchType
/*28101*/       /*Scope*/ 27|128,1/*155*/, /*->28258*/
/*28103*/         OPC_CheckChild2Type, MVT::v4f32,
/*28105*/         OPC_RecordChild3, // #2 = $rsrc
/*28106*/         OPC_CheckChild3Type, MVT::v8i32,
/*28108*/         OPC_RecordChild4, // #3 = $sampler
/*28109*/         OPC_RecordChild5, // #4 = $dmask
/*28110*/         OPC_RecordChild6, // #5 = $unorm
/*28111*/         OPC_RecordChild7, // #6 = $glc
/*28112*/         OPC_MoveChild, 8,
/*28114*/         OPC_RecordNode, // #7 = $slc
/*28115*/         OPC_MoveParent,
/*28116*/         OPC_MoveChild, 9,
/*28118*/         OPC_RecordNode, // #8 = $lwe
/*28119*/         OPC_MoveParent,
/*28120*/         OPC_MoveChild, 10,
/*28122*/         OPC_RecordNode, // #9 = $da
/*28123*/         OPC_MoveParent,
/*28124*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28169
/*28127*/           OPC_EmitMergeInputChains1_0,
/*28128*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28131*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28134*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28137*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28140*/           OPC_EmitInteger, MVT::i1, 0, 
/*28143*/           OPC_EmitInteger, MVT::i1, 0, 
/*28146*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28149*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28152*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 405:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28169*/         /*SwitchType*/ 42, MVT::v2f32,// ->28213
/*28171*/           OPC_EmitMergeInputChains1_0,
/*28172*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28175*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28178*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28181*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28184*/           OPC_EmitInteger, MVT::i1, 0, 
/*28187*/           OPC_EmitInteger, MVT::i1, 0, 
/*28190*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28193*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28196*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 405:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28213*/         /*SwitchType*/ 42, MVT::v4f32,// ->28257
/*28215*/           OPC_EmitMergeInputChains1_0,
/*28216*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28219*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28222*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28225*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28228*/           OPC_EmitInteger, MVT::i1, 0, 
/*28231*/           OPC_EmitInteger, MVT::i1, 0, 
/*28234*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28237*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28240*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 405:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28257*/         0, // EndSwitchType
/*28258*/       /*Scope*/ 27|128,1/*155*/, /*->28415*/
/*28260*/         OPC_CheckChild2Type, MVT::v8f32,
/*28262*/         OPC_RecordChild3, // #2 = $rsrc
/*28263*/         OPC_CheckChild3Type, MVT::v8i32,
/*28265*/         OPC_RecordChild4, // #3 = $sampler
/*28266*/         OPC_RecordChild5, // #4 = $dmask
/*28267*/         OPC_RecordChild6, // #5 = $unorm
/*28268*/         OPC_RecordChild7, // #6 = $glc
/*28269*/         OPC_MoveChild, 8,
/*28271*/         OPC_RecordNode, // #7 = $slc
/*28272*/         OPC_MoveParent,
/*28273*/         OPC_MoveChild, 9,
/*28275*/         OPC_RecordNode, // #8 = $lwe
/*28276*/         OPC_MoveParent,
/*28277*/         OPC_MoveChild, 10,
/*28279*/         OPC_RecordNode, // #9 = $da
/*28280*/         OPC_MoveParent,
/*28281*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28326
/*28284*/           OPC_EmitMergeInputChains1_0,
/*28285*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28288*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28291*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28294*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28297*/           OPC_EmitInteger, MVT::i1, 0, 
/*28300*/           OPC_EmitInteger, MVT::i1, 0, 
/*28303*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28306*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28309*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 405:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28326*/         /*SwitchType*/ 42, MVT::v2f32,// ->28370
/*28328*/           OPC_EmitMergeInputChains1_0,
/*28329*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28332*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28335*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28338*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28341*/           OPC_EmitInteger, MVT::i1, 0, 
/*28344*/           OPC_EmitInteger, MVT::i1, 0, 
/*28347*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28350*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28353*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 405:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28370*/         /*SwitchType*/ 42, MVT::v4f32,// ->28414
/*28372*/           OPC_EmitMergeInputChains1_0,
/*28373*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28376*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28379*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28382*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28385*/           OPC_EmitInteger, MVT::i1, 0, 
/*28388*/           OPC_EmitInteger, MVT::i1, 0, 
/*28391*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28394*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28397*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 405:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28414*/         0, // EndSwitchType
/*28415*/       /*Scope*/ 27|128,1/*155*/, /*->28572*/
/*28417*/         OPC_CheckChild2Type, MVT::v16f32,
/*28419*/         OPC_RecordChild3, // #2 = $rsrc
/*28420*/         OPC_CheckChild3Type, MVT::v8i32,
/*28422*/         OPC_RecordChild4, // #3 = $sampler
/*28423*/         OPC_RecordChild5, // #4 = $dmask
/*28424*/         OPC_RecordChild6, // #5 = $unorm
/*28425*/         OPC_RecordChild7, // #6 = $glc
/*28426*/         OPC_MoveChild, 8,
/*28428*/         OPC_RecordNode, // #7 = $slc
/*28429*/         OPC_MoveParent,
/*28430*/         OPC_MoveChild, 9,
/*28432*/         OPC_RecordNode, // #8 = $lwe
/*28433*/         OPC_MoveParent,
/*28434*/         OPC_MoveChild, 10,
/*28436*/         OPC_RecordNode, // #9 = $da
/*28437*/         OPC_MoveParent,
/*28438*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28483
/*28441*/           OPC_EmitMergeInputChains1_0,
/*28442*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28445*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28448*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28451*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28454*/           OPC_EmitInteger, MVT::i1, 0, 
/*28457*/           OPC_EmitInteger, MVT::i1, 0, 
/*28460*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28463*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28466*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 405:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28483*/         /*SwitchType*/ 42, MVT::v2f32,// ->28527
/*28485*/           OPC_EmitMergeInputChains1_0,
/*28486*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28489*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28492*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28495*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28498*/           OPC_EmitInteger, MVT::i1, 0, 
/*28501*/           OPC_EmitInteger, MVT::i1, 0, 
/*28504*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28507*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28510*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 405:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28527*/         /*SwitchType*/ 42, MVT::v4f32,// ->28571
/*28529*/           OPC_EmitMergeInputChains1_0,
/*28530*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28533*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28536*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28539*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28542*/           OPC_EmitInteger, MVT::i1, 0, 
/*28545*/           OPC_EmitInteger, MVT::i1, 0, 
/*28548*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28551*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28554*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 405:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28571*/         0, // EndSwitchType
/*28572*/       0, /*End of Scope*/
/*28573*/     /*Scope*/ 60|128,3/*444*/, /*->29019*/
/*28575*/       OPC_CheckChild1Integer, 32|128,3/*416*/, 
/*28578*/       OPC_RecordChild2, // #1 = $addr
/*28579*/       OPC_Scope, 16|128,1/*144*/, /*->28726*/ // 3 children in Scope
/*28582*/         OPC_CheckChild2Type, MVT::i32,
/*28584*/         OPC_RecordChild3, // #2 = $rsrc
/*28585*/         OPC_CheckChild3Type, MVT::v8i32,
/*28587*/         OPC_RecordChild4, // #3 = $dmask
/*28588*/         OPC_RecordChild5, // #4 = $glc
/*28589*/         OPC_RecordChild6, // #5 = $slc
/*28590*/         OPC_RecordChild7, // #6 = $lwe
/*28591*/         OPC_MoveChild, 8,
/*28593*/         OPC_RecordNode, // #7 = $da
/*28594*/         OPC_MoveParent,
/*28595*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->28639
/*28598*/           OPC_EmitMergeInputChains1_0,
/*28599*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28602*/           OPC_EmitInteger, MVT::i1, 1, 
/*28605*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28608*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28611*/           OPC_EmitInteger, MVT::i1, 0, 
/*28614*/           OPC_EmitInteger, MVT::i1, 0, 
/*28617*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28620*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28623*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 416:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V1_V1:f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28639*/         /*SwitchType*/ 41, MVT::v2f32,// ->28682
/*28641*/           OPC_EmitMergeInputChains1_0,
/*28642*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28645*/           OPC_EmitInteger, MVT::i1, 1, 
/*28648*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28651*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28654*/           OPC_EmitInteger, MVT::i1, 0, 
/*28657*/           OPC_EmitInteger, MVT::i1, 0, 
/*28660*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28663*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28666*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 416:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V2_V1:v2f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28682*/         /*SwitchType*/ 41, MVT::v4f32,// ->28725
/*28684*/           OPC_EmitMergeInputChains1_0,
/*28685*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28688*/           OPC_EmitInteger, MVT::i1, 1, 
/*28691*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28694*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28697*/           OPC_EmitInteger, MVT::i1, 0, 
/*28700*/           OPC_EmitInteger, MVT::i1, 0, 
/*28703*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28706*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28709*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 416:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28725*/         0, // EndSwitchType
/*28726*/       /*Scope*/ 16|128,1/*144*/, /*->28872*/
/*28728*/         OPC_CheckChild2Type, MVT::v2i32,
/*28730*/         OPC_RecordChild3, // #2 = $rsrc
/*28731*/         OPC_CheckChild3Type, MVT::v8i32,
/*28733*/         OPC_RecordChild4, // #3 = $dmask
/*28734*/         OPC_RecordChild5, // #4 = $glc
/*28735*/         OPC_RecordChild6, // #5 = $slc
/*28736*/         OPC_RecordChild7, // #6 = $lwe
/*28737*/         OPC_MoveChild, 8,
/*28739*/         OPC_RecordNode, // #7 = $da
/*28740*/         OPC_MoveParent,
/*28741*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->28785
/*28744*/           OPC_EmitMergeInputChains1_0,
/*28745*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28748*/           OPC_EmitInteger, MVT::i1, 1, 
/*28751*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28754*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28757*/           OPC_EmitInteger, MVT::i1, 0, 
/*28760*/           OPC_EmitInteger, MVT::i1, 0, 
/*28763*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28766*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28769*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 416:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V1_V2:f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28785*/         /*SwitchType*/ 41, MVT::v2f32,// ->28828
/*28787*/           OPC_EmitMergeInputChains1_0,
/*28788*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28791*/           OPC_EmitInteger, MVT::i1, 1, 
/*28794*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28797*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28800*/           OPC_EmitInteger, MVT::i1, 0, 
/*28803*/           OPC_EmitInteger, MVT::i1, 0, 
/*28806*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28809*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28812*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 416:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V2_V2:v2f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28828*/         /*SwitchType*/ 41, MVT::v4f32,// ->28871
/*28830*/           OPC_EmitMergeInputChains1_0,
/*28831*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28834*/           OPC_EmitInteger, MVT::i1, 1, 
/*28837*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28840*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28843*/           OPC_EmitInteger, MVT::i1, 0, 
/*28846*/           OPC_EmitInteger, MVT::i1, 0, 
/*28849*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28852*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28855*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 416:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28871*/         0, // EndSwitchType
/*28872*/       /*Scope*/ 16|128,1/*144*/, /*->29018*/
/*28874*/         OPC_CheckChild2Type, MVT::v4i32,
/*28876*/         OPC_RecordChild3, // #2 = $rsrc
/*28877*/         OPC_CheckChild3Type, MVT::v8i32,
/*28879*/         OPC_RecordChild4, // #3 = $dmask
/*28880*/         OPC_RecordChild5, // #4 = $glc
/*28881*/         OPC_RecordChild6, // #5 = $slc
/*28882*/         OPC_RecordChild7, // #6 = $lwe
/*28883*/         OPC_MoveChild, 8,
/*28885*/         OPC_RecordNode, // #7 = $da
/*28886*/         OPC_MoveParent,
/*28887*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->28931
/*28890*/           OPC_EmitMergeInputChains1_0,
/*28891*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28894*/           OPC_EmitInteger, MVT::i1, 1, 
/*28897*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28900*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28903*/           OPC_EmitInteger, MVT::i1, 0, 
/*28906*/           OPC_EmitInteger, MVT::i1, 0, 
/*28909*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28912*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28915*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 416:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V1_V4:f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28931*/         /*SwitchType*/ 41, MVT::v2f32,// ->28974
/*28933*/           OPC_EmitMergeInputChains1_0,
/*28934*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28937*/           OPC_EmitInteger, MVT::i1, 1, 
/*28940*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28943*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28946*/           OPC_EmitInteger, MVT::i1, 0, 
/*28949*/           OPC_EmitInteger, MVT::i1, 0, 
/*28952*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28955*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28958*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 416:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V2_V4:v2f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28974*/         /*SwitchType*/ 41, MVT::v4f32,// ->29017
/*28976*/           OPC_EmitMergeInputChains1_0,
/*28977*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28980*/           OPC_EmitInteger, MVT::i1, 1, 
/*28983*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28986*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28989*/           OPC_EmitInteger, MVT::i1, 0, 
/*28992*/           OPC_EmitInteger, MVT::i1, 0, 
/*28995*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28998*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29001*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 416:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29017*/         0, // EndSwitchType
/*29018*/       0, /*End of Scope*/
/*29019*/     /*Scope*/ 60|128,3/*444*/, /*->29465*/
/*29021*/       OPC_CheckChild1Integer, 33|128,3/*417*/, 
/*29024*/       OPC_RecordChild2, // #1 = $addr
/*29025*/       OPC_Scope, 16|128,1/*144*/, /*->29172*/ // 3 children in Scope
/*29028*/         OPC_CheckChild2Type, MVT::i32,
/*29030*/         OPC_RecordChild3, // #2 = $rsrc
/*29031*/         OPC_CheckChild3Type, MVT::v8i32,
/*29033*/         OPC_RecordChild4, // #3 = $dmask
/*29034*/         OPC_RecordChild5, // #4 = $glc
/*29035*/         OPC_RecordChild6, // #5 = $slc
/*29036*/         OPC_RecordChild7, // #6 = $lwe
/*29037*/         OPC_MoveChild, 8,
/*29039*/         OPC_RecordNode, // #7 = $da
/*29040*/         OPC_MoveParent,
/*29041*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29085
/*29044*/           OPC_EmitMergeInputChains1_0,
/*29045*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29048*/           OPC_EmitInteger, MVT::i1, 1, 
/*29051*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29054*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29057*/           OPC_EmitInteger, MVT::i1, 0, 
/*29060*/           OPC_EmitInteger, MVT::i1, 0, 
/*29063*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29066*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29069*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 417:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V1_V1:f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29085*/         /*SwitchType*/ 41, MVT::v2f32,// ->29128
/*29087*/           OPC_EmitMergeInputChains1_0,
/*29088*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29091*/           OPC_EmitInteger, MVT::i1, 1, 
/*29094*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29097*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29100*/           OPC_EmitInteger, MVT::i1, 0, 
/*29103*/           OPC_EmitInteger, MVT::i1, 0, 
/*29106*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29109*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29112*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 417:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V2_V1:v2f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29128*/         /*SwitchType*/ 41, MVT::v4f32,// ->29171
/*29130*/           OPC_EmitMergeInputChains1_0,
/*29131*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29134*/           OPC_EmitInteger, MVT::i1, 1, 
/*29137*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29140*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29143*/           OPC_EmitInteger, MVT::i1, 0, 
/*29146*/           OPC_EmitInteger, MVT::i1, 0, 
/*29149*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29152*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29155*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 417:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29171*/         0, // EndSwitchType
/*29172*/       /*Scope*/ 16|128,1/*144*/, /*->29318*/
/*29174*/         OPC_CheckChild2Type, MVT::v2i32,
/*29176*/         OPC_RecordChild3, // #2 = $rsrc
/*29177*/         OPC_CheckChild3Type, MVT::v8i32,
/*29179*/         OPC_RecordChild4, // #3 = $dmask
/*29180*/         OPC_RecordChild5, // #4 = $glc
/*29181*/         OPC_RecordChild6, // #5 = $slc
/*29182*/         OPC_RecordChild7, // #6 = $lwe
/*29183*/         OPC_MoveChild, 8,
/*29185*/         OPC_RecordNode, // #7 = $da
/*29186*/         OPC_MoveParent,
/*29187*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29231
/*29190*/           OPC_EmitMergeInputChains1_0,
/*29191*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29194*/           OPC_EmitInteger, MVT::i1, 1, 
/*29197*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29200*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29203*/           OPC_EmitInteger, MVT::i1, 0, 
/*29206*/           OPC_EmitInteger, MVT::i1, 0, 
/*29209*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29212*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29215*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 417:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V1_V2:f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29231*/         /*SwitchType*/ 41, MVT::v2f32,// ->29274
/*29233*/           OPC_EmitMergeInputChains1_0,
/*29234*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29237*/           OPC_EmitInteger, MVT::i1, 1, 
/*29240*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29243*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29246*/           OPC_EmitInteger, MVT::i1, 0, 
/*29249*/           OPC_EmitInteger, MVT::i1, 0, 
/*29252*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29255*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29258*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 417:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V2_V2:v2f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29274*/         /*SwitchType*/ 41, MVT::v4f32,// ->29317
/*29276*/           OPC_EmitMergeInputChains1_0,
/*29277*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29280*/           OPC_EmitInteger, MVT::i1, 1, 
/*29283*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29286*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29289*/           OPC_EmitInteger, MVT::i1, 0, 
/*29292*/           OPC_EmitInteger, MVT::i1, 0, 
/*29295*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29298*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29301*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 417:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29317*/         0, // EndSwitchType
/*29318*/       /*Scope*/ 16|128,1/*144*/, /*->29464*/
/*29320*/         OPC_CheckChild2Type, MVT::v4i32,
/*29322*/         OPC_RecordChild3, // #2 = $rsrc
/*29323*/         OPC_CheckChild3Type, MVT::v8i32,
/*29325*/         OPC_RecordChild4, // #3 = $dmask
/*29326*/         OPC_RecordChild5, // #4 = $glc
/*29327*/         OPC_RecordChild6, // #5 = $slc
/*29328*/         OPC_RecordChild7, // #6 = $lwe
/*29329*/         OPC_MoveChild, 8,
/*29331*/         OPC_RecordNode, // #7 = $da
/*29332*/         OPC_MoveParent,
/*29333*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29377
/*29336*/           OPC_EmitMergeInputChains1_0,
/*29337*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29340*/           OPC_EmitInteger, MVT::i1, 1, 
/*29343*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29346*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29349*/           OPC_EmitInteger, MVT::i1, 0, 
/*29352*/           OPC_EmitInteger, MVT::i1, 0, 
/*29355*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29358*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29361*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 417:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V1_V4:f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29377*/         /*SwitchType*/ 41, MVT::v2f32,// ->29420
/*29379*/           OPC_EmitMergeInputChains1_0,
/*29380*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29383*/           OPC_EmitInteger, MVT::i1, 1, 
/*29386*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29389*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29392*/           OPC_EmitInteger, MVT::i1, 0, 
/*29395*/           OPC_EmitInteger, MVT::i1, 0, 
/*29398*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29401*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29404*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 417:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V2_V4:v2f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29420*/         /*SwitchType*/ 41, MVT::v4f32,// ->29463
/*29422*/           OPC_EmitMergeInputChains1_0,
/*29423*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29426*/           OPC_EmitInteger, MVT::i1, 1, 
/*29429*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29432*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29435*/           OPC_EmitInteger, MVT::i1, 0, 
/*29438*/           OPC_EmitInteger, MVT::i1, 0, 
/*29441*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29444*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29447*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 417:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29463*/         0, // EndSwitchType
/*29464*/       0, /*End of Scope*/
/*29465*/     /*Scope*/ 60|128,3/*444*/, /*->29911*/
/*29467*/       OPC_CheckChild1Integer, 31|128,3/*415*/, 
/*29470*/       OPC_RecordChild2, // #1 = $addr
/*29471*/       OPC_Scope, 16|128,1/*144*/, /*->29618*/ // 3 children in Scope
/*29474*/         OPC_CheckChild2Type, MVT::i32,
/*29476*/         OPC_RecordChild3, // #2 = $rsrc
/*29477*/         OPC_CheckChild3Type, MVT::v8i32,
/*29479*/         OPC_RecordChild4, // #3 = $dmask
/*29480*/         OPC_RecordChild5, // #4 = $glc
/*29481*/         OPC_RecordChild6, // #5 = $slc
/*29482*/         OPC_RecordChild7, // #6 = $lwe
/*29483*/         OPC_MoveChild, 8,
/*29485*/         OPC_RecordNode, // #7 = $da
/*29486*/         OPC_MoveParent,
/*29487*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29531
/*29490*/           OPC_EmitMergeInputChains1_0,
/*29491*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29494*/           OPC_EmitInteger, MVT::i1, 1, 
/*29497*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29500*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29503*/           OPC_EmitInteger, MVT::i1, 0, 
/*29506*/           OPC_EmitInteger, MVT::i1, 0, 
/*29509*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29512*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29515*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 415:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V1_V1:f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29531*/         /*SwitchType*/ 41, MVT::v2f32,// ->29574
/*29533*/           OPC_EmitMergeInputChains1_0,
/*29534*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29537*/           OPC_EmitInteger, MVT::i1, 1, 
/*29540*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29543*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29546*/           OPC_EmitInteger, MVT::i1, 0, 
/*29549*/           OPC_EmitInteger, MVT::i1, 0, 
/*29552*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29555*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29558*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 415:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V2_V1:v2f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29574*/         /*SwitchType*/ 41, MVT::v4f32,// ->29617
/*29576*/           OPC_EmitMergeInputChains1_0,
/*29577*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29580*/           OPC_EmitInteger, MVT::i1, 1, 
/*29583*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29586*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29589*/           OPC_EmitInteger, MVT::i1, 0, 
/*29592*/           OPC_EmitInteger, MVT::i1, 0, 
/*29595*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29598*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29601*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 415:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29617*/         0, // EndSwitchType
/*29618*/       /*Scope*/ 16|128,1/*144*/, /*->29764*/
/*29620*/         OPC_CheckChild2Type, MVT::v2i32,
/*29622*/         OPC_RecordChild3, // #2 = $rsrc
/*29623*/         OPC_CheckChild3Type, MVT::v8i32,
/*29625*/         OPC_RecordChild4, // #3 = $dmask
/*29626*/         OPC_RecordChild5, // #4 = $glc
/*29627*/         OPC_RecordChild6, // #5 = $slc
/*29628*/         OPC_RecordChild7, // #6 = $lwe
/*29629*/         OPC_MoveChild, 8,
/*29631*/         OPC_RecordNode, // #7 = $da
/*29632*/         OPC_MoveParent,
/*29633*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29677
/*29636*/           OPC_EmitMergeInputChains1_0,
/*29637*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29640*/           OPC_EmitInteger, MVT::i1, 1, 
/*29643*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29646*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29649*/           OPC_EmitInteger, MVT::i1, 0, 
/*29652*/           OPC_EmitInteger, MVT::i1, 0, 
/*29655*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29658*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29661*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 415:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V1_V2:f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29677*/         /*SwitchType*/ 41, MVT::v2f32,// ->29720
/*29679*/           OPC_EmitMergeInputChains1_0,
/*29680*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29683*/           OPC_EmitInteger, MVT::i1, 1, 
/*29686*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29689*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29692*/           OPC_EmitInteger, MVT::i1, 0, 
/*29695*/           OPC_EmitInteger, MVT::i1, 0, 
/*29698*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29701*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29704*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 415:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V2_V2:v2f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29720*/         /*SwitchType*/ 41, MVT::v4f32,// ->29763
/*29722*/           OPC_EmitMergeInputChains1_0,
/*29723*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29726*/           OPC_EmitInteger, MVT::i1, 1, 
/*29729*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29732*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29735*/           OPC_EmitInteger, MVT::i1, 0, 
/*29738*/           OPC_EmitInteger, MVT::i1, 0, 
/*29741*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29744*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29747*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 415:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29763*/         0, // EndSwitchType
/*29764*/       /*Scope*/ 16|128,1/*144*/, /*->29910*/
/*29766*/         OPC_CheckChild2Type, MVT::v4i32,
/*29768*/         OPC_RecordChild3, // #2 = $rsrc
/*29769*/         OPC_CheckChild3Type, MVT::v8i32,
/*29771*/         OPC_RecordChild4, // #3 = $dmask
/*29772*/         OPC_RecordChild5, // #4 = $glc
/*29773*/         OPC_RecordChild6, // #5 = $slc
/*29774*/         OPC_RecordChild7, // #6 = $lwe
/*29775*/         OPC_MoveChild, 8,
/*29777*/         OPC_RecordNode, // #7 = $da
/*29778*/         OPC_MoveParent,
/*29779*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29823
/*29782*/           OPC_EmitMergeInputChains1_0,
/*29783*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29786*/           OPC_EmitInteger, MVT::i1, 1, 
/*29789*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29792*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29795*/           OPC_EmitInteger, MVT::i1, 0, 
/*29798*/           OPC_EmitInteger, MVT::i1, 0, 
/*29801*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29804*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29807*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 415:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V1_V4:f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29823*/         /*SwitchType*/ 41, MVT::v2f32,// ->29866
/*29825*/           OPC_EmitMergeInputChains1_0,
/*29826*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29829*/           OPC_EmitInteger, MVT::i1, 1, 
/*29832*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29835*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29838*/           OPC_EmitInteger, MVT::i1, 0, 
/*29841*/           OPC_EmitInteger, MVT::i1, 0, 
/*29844*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29847*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29850*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 415:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V2_V4:v2f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29866*/         /*SwitchType*/ 41, MVT::v4f32,// ->29909
/*29868*/           OPC_EmitMergeInputChains1_0,
/*29869*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29872*/           OPC_EmitInteger, MVT::i1, 1, 
/*29875*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29878*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29881*/           OPC_EmitInteger, MVT::i1, 0, 
/*29884*/           OPC_EmitInteger, MVT::i1, 0, 
/*29887*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29890*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29893*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 415:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29909*/         0, // EndSwitchType
/*29910*/       0, /*End of Scope*/
/*29911*/     /*Scope*/ 23|128,6/*791*/, /*->30704*/
/*29913*/       OPC_CheckChild1Integer, 34|128,3/*418*/, 
/*29916*/       OPC_RecordChild2, // #1 = $addr
/*29917*/       OPC_Scope, 27|128,1/*155*/, /*->30075*/ // 5 children in Scope
/*29920*/         OPC_CheckChild2Type, MVT::f32,
/*29922*/         OPC_RecordChild3, // #2 = $rsrc
/*29923*/         OPC_CheckChild3Type, MVT::v8i32,
/*29925*/         OPC_RecordChild4, // #3 = $sampler
/*29926*/         OPC_RecordChild5, // #4 = $dmask
/*29927*/         OPC_RecordChild6, // #5 = $unorm
/*29928*/         OPC_RecordChild7, // #6 = $glc
/*29929*/         OPC_MoveChild, 8,
/*29931*/         OPC_RecordNode, // #7 = $slc
/*29932*/         OPC_MoveParent,
/*29933*/         OPC_MoveChild, 9,
/*29935*/         OPC_RecordNode, // #8 = $lwe
/*29936*/         OPC_MoveParent,
/*29937*/         OPC_MoveChild, 10,
/*29939*/         OPC_RecordNode, // #9 = $da
/*29940*/         OPC_MoveParent,
/*29941*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->29986
/*29944*/           OPC_EmitMergeInputChains1_0,
/*29945*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29948*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29951*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29954*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29957*/           OPC_EmitInteger, MVT::i1, 0, 
/*29960*/           OPC_EmitInteger, MVT::i1, 0, 
/*29963*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29966*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29969*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 418:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29986*/         /*SwitchType*/ 42, MVT::v2f32,// ->30030
/*29988*/           OPC_EmitMergeInputChains1_0,
/*29989*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29992*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29995*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29998*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30001*/           OPC_EmitInteger, MVT::i1, 0, 
/*30004*/           OPC_EmitInteger, MVT::i1, 0, 
/*30007*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30010*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30013*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 418:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30030*/         /*SwitchType*/ 42, MVT::v4f32,// ->30074
/*30032*/           OPC_EmitMergeInputChains1_0,
/*30033*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30036*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30039*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30042*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30045*/           OPC_EmitInteger, MVT::i1, 0, 
/*30048*/           OPC_EmitInteger, MVT::i1, 0, 
/*30051*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30054*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30057*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 418:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30074*/         0, // EndSwitchType
/*30075*/       /*Scope*/ 27|128,1/*155*/, /*->30232*/
/*30077*/         OPC_CheckChild2Type, MVT::v2f32,
/*30079*/         OPC_RecordChild3, // #2 = $rsrc
/*30080*/         OPC_CheckChild3Type, MVT::v8i32,
/*30082*/         OPC_RecordChild4, // #3 = $sampler
/*30083*/         OPC_RecordChild5, // #4 = $dmask
/*30084*/         OPC_RecordChild6, // #5 = $unorm
/*30085*/         OPC_RecordChild7, // #6 = $glc
/*30086*/         OPC_MoveChild, 8,
/*30088*/         OPC_RecordNode, // #7 = $slc
/*30089*/         OPC_MoveParent,
/*30090*/         OPC_MoveChild, 9,
/*30092*/         OPC_RecordNode, // #8 = $lwe
/*30093*/         OPC_MoveParent,
/*30094*/         OPC_MoveChild, 10,
/*30096*/         OPC_RecordNode, // #9 = $da
/*30097*/         OPC_MoveParent,
/*30098*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30143
/*30101*/           OPC_EmitMergeInputChains1_0,
/*30102*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30105*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30108*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30111*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30114*/           OPC_EmitInteger, MVT::i1, 0, 
/*30117*/           OPC_EmitInteger, MVT::i1, 0, 
/*30120*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30123*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30126*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 418:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30143*/         /*SwitchType*/ 42, MVT::v2f32,// ->30187
/*30145*/           OPC_EmitMergeInputChains1_0,
/*30146*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30149*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30152*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30155*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30158*/           OPC_EmitInteger, MVT::i1, 0, 
/*30161*/           OPC_EmitInteger, MVT::i1, 0, 
/*30164*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30167*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30170*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 418:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30187*/         /*SwitchType*/ 42, MVT::v4f32,// ->30231
/*30189*/           OPC_EmitMergeInputChains1_0,
/*30190*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30193*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30196*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30199*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30202*/           OPC_EmitInteger, MVT::i1, 0, 
/*30205*/           OPC_EmitInteger, MVT::i1, 0, 
/*30208*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30211*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30214*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 418:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30231*/         0, // EndSwitchType
/*30232*/       /*Scope*/ 27|128,1/*155*/, /*->30389*/
/*30234*/         OPC_CheckChild2Type, MVT::v4f32,
/*30236*/         OPC_RecordChild3, // #2 = $rsrc
/*30237*/         OPC_CheckChild3Type, MVT::v8i32,
/*30239*/         OPC_RecordChild4, // #3 = $sampler
/*30240*/         OPC_RecordChild5, // #4 = $dmask
/*30241*/         OPC_RecordChild6, // #5 = $unorm
/*30242*/         OPC_RecordChild7, // #6 = $glc
/*30243*/         OPC_MoveChild, 8,
/*30245*/         OPC_RecordNode, // #7 = $slc
/*30246*/         OPC_MoveParent,
/*30247*/         OPC_MoveChild, 9,
/*30249*/         OPC_RecordNode, // #8 = $lwe
/*30250*/         OPC_MoveParent,
/*30251*/         OPC_MoveChild, 10,
/*30253*/         OPC_RecordNode, // #9 = $da
/*30254*/         OPC_MoveParent,
/*30255*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30300
/*30258*/           OPC_EmitMergeInputChains1_0,
/*30259*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30262*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30265*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30268*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30271*/           OPC_EmitInteger, MVT::i1, 0, 
/*30274*/           OPC_EmitInteger, MVT::i1, 0, 
/*30277*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30280*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30283*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 418:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30300*/         /*SwitchType*/ 42, MVT::v2f32,// ->30344
/*30302*/           OPC_EmitMergeInputChains1_0,
/*30303*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30306*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30309*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30312*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30315*/           OPC_EmitInteger, MVT::i1, 0, 
/*30318*/           OPC_EmitInteger, MVT::i1, 0, 
/*30321*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30324*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30327*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 418:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30344*/         /*SwitchType*/ 42, MVT::v4f32,// ->30388
/*30346*/           OPC_EmitMergeInputChains1_0,
/*30347*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30350*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30353*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30356*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30359*/           OPC_EmitInteger, MVT::i1, 0, 
/*30362*/           OPC_EmitInteger, MVT::i1, 0, 
/*30365*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30368*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30371*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 418:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30388*/         0, // EndSwitchType
/*30389*/       /*Scope*/ 27|128,1/*155*/, /*->30546*/
/*30391*/         OPC_CheckChild2Type, MVT::v8f32,
/*30393*/         OPC_RecordChild3, // #2 = $rsrc
/*30394*/         OPC_CheckChild3Type, MVT::v8i32,
/*30396*/         OPC_RecordChild4, // #3 = $sampler
/*30397*/         OPC_RecordChild5, // #4 = $dmask
/*30398*/         OPC_RecordChild6, // #5 = $unorm
/*30399*/         OPC_RecordChild7, // #6 = $glc
/*30400*/         OPC_MoveChild, 8,
/*30402*/         OPC_RecordNode, // #7 = $slc
/*30403*/         OPC_MoveParent,
/*30404*/         OPC_MoveChild, 9,
/*30406*/         OPC_RecordNode, // #8 = $lwe
/*30407*/         OPC_MoveParent,
/*30408*/         OPC_MoveChild, 10,
/*30410*/         OPC_RecordNode, // #9 = $da
/*30411*/         OPC_MoveParent,
/*30412*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30457
/*30415*/           OPC_EmitMergeInputChains1_0,
/*30416*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30419*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30422*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30425*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30428*/           OPC_EmitInteger, MVT::i1, 0, 
/*30431*/           OPC_EmitInteger, MVT::i1, 0, 
/*30434*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30437*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30440*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 418:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30457*/         /*SwitchType*/ 42, MVT::v2f32,// ->30501
/*30459*/           OPC_EmitMergeInputChains1_0,
/*30460*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30463*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30466*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30469*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30472*/           OPC_EmitInteger, MVT::i1, 0, 
/*30475*/           OPC_EmitInteger, MVT::i1, 0, 
/*30478*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30481*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30484*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 418:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30501*/         /*SwitchType*/ 42, MVT::v4f32,// ->30545
/*30503*/           OPC_EmitMergeInputChains1_0,
/*30504*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30507*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30510*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30513*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30516*/           OPC_EmitInteger, MVT::i1, 0, 
/*30519*/           OPC_EmitInteger, MVT::i1, 0, 
/*30522*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30525*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30528*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 418:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30545*/         0, // EndSwitchType
/*30546*/       /*Scope*/ 27|128,1/*155*/, /*->30703*/
/*30548*/         OPC_CheckChild2Type, MVT::v16f32,
/*30550*/         OPC_RecordChild3, // #2 = $rsrc
/*30551*/         OPC_CheckChild3Type, MVT::v8i32,
/*30553*/         OPC_RecordChild4, // #3 = $sampler
/*30554*/         OPC_RecordChild5, // #4 = $dmask
/*30555*/         OPC_RecordChild6, // #5 = $unorm
/*30556*/         OPC_RecordChild7, // #6 = $glc
/*30557*/         OPC_MoveChild, 8,
/*30559*/         OPC_RecordNode, // #7 = $slc
/*30560*/         OPC_MoveParent,
/*30561*/         OPC_MoveChild, 9,
/*30563*/         OPC_RecordNode, // #8 = $lwe
/*30564*/         OPC_MoveParent,
/*30565*/         OPC_MoveChild, 10,
/*30567*/         OPC_RecordNode, // #9 = $da
/*30568*/         OPC_MoveParent,
/*30569*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30614
/*30572*/           OPC_EmitMergeInputChains1_0,
/*30573*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30576*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30579*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30582*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30585*/           OPC_EmitInteger, MVT::i1, 0, 
/*30588*/           OPC_EmitInteger, MVT::i1, 0, 
/*30591*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30594*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30597*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 418:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30614*/         /*SwitchType*/ 42, MVT::v2f32,// ->30658
/*30616*/           OPC_EmitMergeInputChains1_0,
/*30617*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30620*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30623*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30626*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30629*/           OPC_EmitInteger, MVT::i1, 0, 
/*30632*/           OPC_EmitInteger, MVT::i1, 0, 
/*30635*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30638*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30641*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 418:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30658*/         /*SwitchType*/ 42, MVT::v4f32,// ->30702
/*30660*/           OPC_EmitMergeInputChains1_0,
/*30661*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30664*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30667*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30670*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30673*/           OPC_EmitInteger, MVT::i1, 0, 
/*30676*/           OPC_EmitInteger, MVT::i1, 0, 
/*30679*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30682*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30685*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 418:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30702*/         0, // EndSwitchType
/*30703*/       0, /*End of Scope*/
/*30704*/     /*Scope*/ 23|128,6/*791*/, /*->31497*/
/*30706*/       OPC_CheckChild1Integer, 63|128,3/*447*/, 
/*30709*/       OPC_RecordChild2, // #1 = $addr
/*30710*/       OPC_Scope, 27|128,1/*155*/, /*->30868*/ // 5 children in Scope
/*30713*/         OPC_CheckChild2Type, MVT::f32,
/*30715*/         OPC_RecordChild3, // #2 = $rsrc
/*30716*/         OPC_CheckChild3Type, MVT::v8i32,
/*30718*/         OPC_RecordChild4, // #3 = $sampler
/*30719*/         OPC_RecordChild5, // #4 = $dmask
/*30720*/         OPC_RecordChild6, // #5 = $unorm
/*30721*/         OPC_RecordChild7, // #6 = $glc
/*30722*/         OPC_MoveChild, 8,
/*30724*/         OPC_RecordNode, // #7 = $slc
/*30725*/         OPC_MoveParent,
/*30726*/         OPC_MoveChild, 9,
/*30728*/         OPC_RecordNode, // #8 = $lwe
/*30729*/         OPC_MoveParent,
/*30730*/         OPC_MoveChild, 10,
/*30732*/         OPC_RecordNode, // #9 = $da
/*30733*/         OPC_MoveParent,
/*30734*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30779
/*30737*/           OPC_EmitMergeInputChains1_0,
/*30738*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30741*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30744*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30747*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30750*/           OPC_EmitInteger, MVT::i1, 0, 
/*30753*/           OPC_EmitInteger, MVT::i1, 0, 
/*30756*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30759*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30762*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30779*/         /*SwitchType*/ 42, MVT::v2f32,// ->30823
/*30781*/           OPC_EmitMergeInputChains1_0,
/*30782*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30785*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30788*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30791*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30794*/           OPC_EmitInteger, MVT::i1, 0, 
/*30797*/           OPC_EmitInteger, MVT::i1, 0, 
/*30800*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30803*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30806*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30823*/         /*SwitchType*/ 42, MVT::v4f32,// ->30867
/*30825*/           OPC_EmitMergeInputChains1_0,
/*30826*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30829*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30832*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30835*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30838*/           OPC_EmitInteger, MVT::i1, 0, 
/*30841*/           OPC_EmitInteger, MVT::i1, 0, 
/*30844*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30847*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30850*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30867*/         0, // EndSwitchType
/*30868*/       /*Scope*/ 27|128,1/*155*/, /*->31025*/
/*30870*/         OPC_CheckChild2Type, MVT::v2f32,
/*30872*/         OPC_RecordChild3, // #2 = $rsrc
/*30873*/         OPC_CheckChild3Type, MVT::v8i32,
/*30875*/         OPC_RecordChild4, // #3 = $sampler
/*30876*/         OPC_RecordChild5, // #4 = $dmask
/*30877*/         OPC_RecordChild6, // #5 = $unorm
/*30878*/         OPC_RecordChild7, // #6 = $glc
/*30879*/         OPC_MoveChild, 8,
/*30881*/         OPC_RecordNode, // #7 = $slc
/*30882*/         OPC_MoveParent,
/*30883*/         OPC_MoveChild, 9,
/*30885*/         OPC_RecordNode, // #8 = $lwe
/*30886*/         OPC_MoveParent,
/*30887*/         OPC_MoveChild, 10,
/*30889*/         OPC_RecordNode, // #9 = $da
/*30890*/         OPC_MoveParent,
/*30891*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30936
/*30894*/           OPC_EmitMergeInputChains1_0,
/*30895*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30898*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30901*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30904*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30907*/           OPC_EmitInteger, MVT::i1, 0, 
/*30910*/           OPC_EmitInteger, MVT::i1, 0, 
/*30913*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30916*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30919*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30936*/         /*SwitchType*/ 42, MVT::v2f32,// ->30980
/*30938*/           OPC_EmitMergeInputChains1_0,
/*30939*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30942*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30945*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30948*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30951*/           OPC_EmitInteger, MVT::i1, 0, 
/*30954*/           OPC_EmitInteger, MVT::i1, 0, 
/*30957*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30960*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30963*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30980*/         /*SwitchType*/ 42, MVT::v4f32,// ->31024
/*30982*/           OPC_EmitMergeInputChains1_0,
/*30983*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30986*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30989*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30992*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30995*/           OPC_EmitInteger, MVT::i1, 0, 
/*30998*/           OPC_EmitInteger, MVT::i1, 0, 
/*31001*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31004*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31007*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31024*/         0, // EndSwitchType
/*31025*/       /*Scope*/ 27|128,1/*155*/, /*->31182*/
/*31027*/         OPC_CheckChild2Type, MVT::v4f32,
/*31029*/         OPC_RecordChild3, // #2 = $rsrc
/*31030*/         OPC_CheckChild3Type, MVT::v8i32,
/*31032*/         OPC_RecordChild4, // #3 = $sampler
/*31033*/         OPC_RecordChild5, // #4 = $dmask
/*31034*/         OPC_RecordChild6, // #5 = $unorm
/*31035*/         OPC_RecordChild7, // #6 = $glc
/*31036*/         OPC_MoveChild, 8,
/*31038*/         OPC_RecordNode, // #7 = $slc
/*31039*/         OPC_MoveParent,
/*31040*/         OPC_MoveChild, 9,
/*31042*/         OPC_RecordNode, // #8 = $lwe
/*31043*/         OPC_MoveParent,
/*31044*/         OPC_MoveChild, 10,
/*31046*/         OPC_RecordNode, // #9 = $da
/*31047*/         OPC_MoveParent,
/*31048*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31093
/*31051*/           OPC_EmitMergeInputChains1_0,
/*31052*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31055*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31058*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31061*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31064*/           OPC_EmitInteger, MVT::i1, 0, 
/*31067*/           OPC_EmitInteger, MVT::i1, 0, 
/*31070*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31073*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31076*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31093*/         /*SwitchType*/ 42, MVT::v2f32,// ->31137
/*31095*/           OPC_EmitMergeInputChains1_0,
/*31096*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31099*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31102*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31105*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31108*/           OPC_EmitInteger, MVT::i1, 0, 
/*31111*/           OPC_EmitInteger, MVT::i1, 0, 
/*31114*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31117*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31120*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31137*/         /*SwitchType*/ 42, MVT::v4f32,// ->31181
/*31139*/           OPC_EmitMergeInputChains1_0,
/*31140*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31143*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31146*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31149*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31152*/           OPC_EmitInteger, MVT::i1, 0, 
/*31155*/           OPC_EmitInteger, MVT::i1, 0, 
/*31158*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31161*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31164*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31181*/         0, // EndSwitchType
/*31182*/       /*Scope*/ 27|128,1/*155*/, /*->31339*/
/*31184*/         OPC_CheckChild2Type, MVT::v8f32,
/*31186*/         OPC_RecordChild3, // #2 = $rsrc
/*31187*/         OPC_CheckChild3Type, MVT::v8i32,
/*31189*/         OPC_RecordChild4, // #3 = $sampler
/*31190*/         OPC_RecordChild5, // #4 = $dmask
/*31191*/         OPC_RecordChild6, // #5 = $unorm
/*31192*/         OPC_RecordChild7, // #6 = $glc
/*31193*/         OPC_MoveChild, 8,
/*31195*/         OPC_RecordNode, // #7 = $slc
/*31196*/         OPC_MoveParent,
/*31197*/         OPC_MoveChild, 9,
/*31199*/         OPC_RecordNode, // #8 = $lwe
/*31200*/         OPC_MoveParent,
/*31201*/         OPC_MoveChild, 10,
/*31203*/         OPC_RecordNode, // #9 = $da
/*31204*/         OPC_MoveParent,
/*31205*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31250
/*31208*/           OPC_EmitMergeInputChains1_0,
/*31209*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31212*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31215*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31218*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31221*/           OPC_EmitInteger, MVT::i1, 0, 
/*31224*/           OPC_EmitInteger, MVT::i1, 0, 
/*31227*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31230*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31233*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31250*/         /*SwitchType*/ 42, MVT::v2f32,// ->31294
/*31252*/           OPC_EmitMergeInputChains1_0,
/*31253*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31256*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31259*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31262*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31265*/           OPC_EmitInteger, MVT::i1, 0, 
/*31268*/           OPC_EmitInteger, MVT::i1, 0, 
/*31271*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31274*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31277*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31294*/         /*SwitchType*/ 42, MVT::v4f32,// ->31338
/*31296*/           OPC_EmitMergeInputChains1_0,
/*31297*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31300*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31303*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31306*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31309*/           OPC_EmitInteger, MVT::i1, 0, 
/*31312*/           OPC_EmitInteger, MVT::i1, 0, 
/*31315*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31318*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31321*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31338*/         0, // EndSwitchType
/*31339*/       /*Scope*/ 27|128,1/*155*/, /*->31496*/
/*31341*/         OPC_CheckChild2Type, MVT::v16f32,
/*31343*/         OPC_RecordChild3, // #2 = $rsrc
/*31344*/         OPC_CheckChild3Type, MVT::v8i32,
/*31346*/         OPC_RecordChild4, // #3 = $sampler
/*31347*/         OPC_RecordChild5, // #4 = $dmask
/*31348*/         OPC_RecordChild6, // #5 = $unorm
/*31349*/         OPC_RecordChild7, // #6 = $glc
/*31350*/         OPC_MoveChild, 8,
/*31352*/         OPC_RecordNode, // #7 = $slc
/*31353*/         OPC_MoveParent,
/*31354*/         OPC_MoveChild, 9,
/*31356*/         OPC_RecordNode, // #8 = $lwe
/*31357*/         OPC_MoveParent,
/*31358*/         OPC_MoveChild, 10,
/*31360*/         OPC_RecordNode, // #9 = $da
/*31361*/         OPC_MoveParent,
/*31362*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31407
/*31365*/           OPC_EmitMergeInputChains1_0,
/*31366*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31369*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31372*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31375*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31378*/           OPC_EmitInteger, MVT::i1, 0, 
/*31381*/           OPC_EmitInteger, MVT::i1, 0, 
/*31384*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31387*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31390*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31407*/         /*SwitchType*/ 42, MVT::v2f32,// ->31451
/*31409*/           OPC_EmitMergeInputChains1_0,
/*31410*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31413*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31416*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31419*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31422*/           OPC_EmitInteger, MVT::i1, 0, 
/*31425*/           OPC_EmitInteger, MVT::i1, 0, 
/*31428*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31431*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31434*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31451*/         /*SwitchType*/ 42, MVT::v4f32,// ->31495
/*31453*/           OPC_EmitMergeInputChains1_0,
/*31454*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31457*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31460*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31463*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31466*/           OPC_EmitInteger, MVT::i1, 0, 
/*31469*/           OPC_EmitInteger, MVT::i1, 0, 
/*31472*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31475*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31478*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31495*/         0, // EndSwitchType
/*31496*/       0, /*End of Scope*/
/*31497*/     /*Scope*/ 23|128,6/*791*/, /*->32290*/
/*31499*/       OPC_CheckChild1Integer, 65|128,3/*449*/, 
/*31502*/       OPC_RecordChild2, // #1 = $addr
/*31503*/       OPC_Scope, 27|128,1/*155*/, /*->31661*/ // 5 children in Scope
/*31506*/         OPC_CheckChild2Type, MVT::f32,
/*31508*/         OPC_RecordChild3, // #2 = $rsrc
/*31509*/         OPC_CheckChild3Type, MVT::v8i32,
/*31511*/         OPC_RecordChild4, // #3 = $sampler
/*31512*/         OPC_RecordChild5, // #4 = $dmask
/*31513*/         OPC_RecordChild6, // #5 = $unorm
/*31514*/         OPC_RecordChild7, // #6 = $glc
/*31515*/         OPC_MoveChild, 8,
/*31517*/         OPC_RecordNode, // #7 = $slc
/*31518*/         OPC_MoveParent,
/*31519*/         OPC_MoveChild, 9,
/*31521*/         OPC_RecordNode, // #8 = $lwe
/*31522*/         OPC_MoveParent,
/*31523*/         OPC_MoveChild, 10,
/*31525*/         OPC_RecordNode, // #9 = $da
/*31526*/         OPC_MoveParent,
/*31527*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31572
/*31530*/           OPC_EmitMergeInputChains1_0,
/*31531*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31534*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31537*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31540*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31543*/           OPC_EmitInteger, MVT::i1, 0, 
/*31546*/           OPC_EmitInteger, MVT::i1, 0, 
/*31549*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31552*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31555*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 449:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31572*/         /*SwitchType*/ 42, MVT::v2f32,// ->31616
/*31574*/           OPC_EmitMergeInputChains1_0,
/*31575*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31578*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31581*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31584*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31587*/           OPC_EmitInteger, MVT::i1, 0, 
/*31590*/           OPC_EmitInteger, MVT::i1, 0, 
/*31593*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31596*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31599*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 449:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31616*/         /*SwitchType*/ 42, MVT::v4f32,// ->31660
/*31618*/           OPC_EmitMergeInputChains1_0,
/*31619*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31622*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31625*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31628*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31631*/           OPC_EmitInteger, MVT::i1, 0, 
/*31634*/           OPC_EmitInteger, MVT::i1, 0, 
/*31637*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31640*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31643*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 449:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31660*/         0, // EndSwitchType
/*31661*/       /*Scope*/ 27|128,1/*155*/, /*->31818*/
/*31663*/         OPC_CheckChild2Type, MVT::v2f32,
/*31665*/         OPC_RecordChild3, // #2 = $rsrc
/*31666*/         OPC_CheckChild3Type, MVT::v8i32,
/*31668*/         OPC_RecordChild4, // #3 = $sampler
/*31669*/         OPC_RecordChild5, // #4 = $dmask
/*31670*/         OPC_RecordChild6, // #5 = $unorm
/*31671*/         OPC_RecordChild7, // #6 = $glc
/*31672*/         OPC_MoveChild, 8,
/*31674*/         OPC_RecordNode, // #7 = $slc
/*31675*/         OPC_MoveParent,
/*31676*/         OPC_MoveChild, 9,
/*31678*/         OPC_RecordNode, // #8 = $lwe
/*31679*/         OPC_MoveParent,
/*31680*/         OPC_MoveChild, 10,
/*31682*/         OPC_RecordNode, // #9 = $da
/*31683*/         OPC_MoveParent,
/*31684*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31729
/*31687*/           OPC_EmitMergeInputChains1_0,
/*31688*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31691*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31694*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31697*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31700*/           OPC_EmitInteger, MVT::i1, 0, 
/*31703*/           OPC_EmitInteger, MVT::i1, 0, 
/*31706*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31709*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31712*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 449:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31729*/         /*SwitchType*/ 42, MVT::v2f32,// ->31773
/*31731*/           OPC_EmitMergeInputChains1_0,
/*31732*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31735*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31738*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31741*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31744*/           OPC_EmitInteger, MVT::i1, 0, 
/*31747*/           OPC_EmitInteger, MVT::i1, 0, 
/*31750*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31753*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31756*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 449:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31773*/         /*SwitchType*/ 42, MVT::v4f32,// ->31817
/*31775*/           OPC_EmitMergeInputChains1_0,
/*31776*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31779*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31782*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31785*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31788*/           OPC_EmitInteger, MVT::i1, 0, 
/*31791*/           OPC_EmitInteger, MVT::i1, 0, 
/*31794*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31797*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31800*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 449:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31817*/         0, // EndSwitchType
/*31818*/       /*Scope*/ 27|128,1/*155*/, /*->31975*/
/*31820*/         OPC_CheckChild2Type, MVT::v4f32,
/*31822*/         OPC_RecordChild3, // #2 = $rsrc
/*31823*/         OPC_CheckChild3Type, MVT::v8i32,
/*31825*/         OPC_RecordChild4, // #3 = $sampler
/*31826*/         OPC_RecordChild5, // #4 = $dmask
/*31827*/         OPC_RecordChild6, // #5 = $unorm
/*31828*/         OPC_RecordChild7, // #6 = $glc
/*31829*/         OPC_MoveChild, 8,
/*31831*/         OPC_RecordNode, // #7 = $slc
/*31832*/         OPC_MoveParent,
/*31833*/         OPC_MoveChild, 9,
/*31835*/         OPC_RecordNode, // #8 = $lwe
/*31836*/         OPC_MoveParent,
/*31837*/         OPC_MoveChild, 10,
/*31839*/         OPC_RecordNode, // #9 = $da
/*31840*/         OPC_MoveParent,
/*31841*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31886
/*31844*/           OPC_EmitMergeInputChains1_0,
/*31845*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31848*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31851*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31854*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31857*/           OPC_EmitInteger, MVT::i1, 0, 
/*31860*/           OPC_EmitInteger, MVT::i1, 0, 
/*31863*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31866*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31869*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 449:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31886*/         /*SwitchType*/ 42, MVT::v2f32,// ->31930
/*31888*/           OPC_EmitMergeInputChains1_0,
/*31889*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31892*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31895*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31898*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31901*/           OPC_EmitInteger, MVT::i1, 0, 
/*31904*/           OPC_EmitInteger, MVT::i1, 0, 
/*31907*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31910*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31913*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 449:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31930*/         /*SwitchType*/ 42, MVT::v4f32,// ->31974
/*31932*/           OPC_EmitMergeInputChains1_0,
/*31933*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31936*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31939*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31942*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31945*/           OPC_EmitInteger, MVT::i1, 0, 
/*31948*/           OPC_EmitInteger, MVT::i1, 0, 
/*31951*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31954*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31957*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 449:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31974*/         0, // EndSwitchType
/*31975*/       /*Scope*/ 27|128,1/*155*/, /*->32132*/
/*31977*/         OPC_CheckChild2Type, MVT::v8f32,
/*31979*/         OPC_RecordChild3, // #2 = $rsrc
/*31980*/         OPC_CheckChild3Type, MVT::v8i32,
/*31982*/         OPC_RecordChild4, // #3 = $sampler
/*31983*/         OPC_RecordChild5, // #4 = $dmask
/*31984*/         OPC_RecordChild6, // #5 = $unorm
/*31985*/         OPC_RecordChild7, // #6 = $glc
/*31986*/         OPC_MoveChild, 8,
/*31988*/         OPC_RecordNode, // #7 = $slc
/*31989*/         OPC_MoveParent,
/*31990*/         OPC_MoveChild, 9,
/*31992*/         OPC_RecordNode, // #8 = $lwe
/*31993*/         OPC_MoveParent,
/*31994*/         OPC_MoveChild, 10,
/*31996*/         OPC_RecordNode, // #9 = $da
/*31997*/         OPC_MoveParent,
/*31998*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32043
/*32001*/           OPC_EmitMergeInputChains1_0,
/*32002*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32005*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32008*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32011*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32014*/           OPC_EmitInteger, MVT::i1, 0, 
/*32017*/           OPC_EmitInteger, MVT::i1, 0, 
/*32020*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32023*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32026*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 449:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32043*/         /*SwitchType*/ 42, MVT::v2f32,// ->32087
/*32045*/           OPC_EmitMergeInputChains1_0,
/*32046*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32049*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32052*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32055*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32058*/           OPC_EmitInteger, MVT::i1, 0, 
/*32061*/           OPC_EmitInteger, MVT::i1, 0, 
/*32064*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32067*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32070*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 449:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32087*/         /*SwitchType*/ 42, MVT::v4f32,// ->32131
/*32089*/           OPC_EmitMergeInputChains1_0,
/*32090*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32093*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32096*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32099*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32102*/           OPC_EmitInteger, MVT::i1, 0, 
/*32105*/           OPC_EmitInteger, MVT::i1, 0, 
/*32108*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32111*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32114*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 449:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32131*/         0, // EndSwitchType
/*32132*/       /*Scope*/ 27|128,1/*155*/, /*->32289*/
/*32134*/         OPC_CheckChild2Type, MVT::v16f32,
/*32136*/         OPC_RecordChild3, // #2 = $rsrc
/*32137*/         OPC_CheckChild3Type, MVT::v8i32,
/*32139*/         OPC_RecordChild4, // #3 = $sampler
/*32140*/         OPC_RecordChild5, // #4 = $dmask
/*32141*/         OPC_RecordChild6, // #5 = $unorm
/*32142*/         OPC_RecordChild7, // #6 = $glc
/*32143*/         OPC_MoveChild, 8,
/*32145*/         OPC_RecordNode, // #7 = $slc
/*32146*/         OPC_MoveParent,
/*32147*/         OPC_MoveChild, 9,
/*32149*/         OPC_RecordNode, // #8 = $lwe
/*32150*/         OPC_MoveParent,
/*32151*/         OPC_MoveChild, 10,
/*32153*/         OPC_RecordNode, // #9 = $da
/*32154*/         OPC_MoveParent,
/*32155*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32200
/*32158*/           OPC_EmitMergeInputChains1_0,
/*32159*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32162*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32165*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32168*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32171*/           OPC_EmitInteger, MVT::i1, 0, 
/*32174*/           OPC_EmitInteger, MVT::i1, 0, 
/*32177*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32180*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32183*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 449:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32200*/         /*SwitchType*/ 42, MVT::v2f32,// ->32244
/*32202*/           OPC_EmitMergeInputChains1_0,
/*32203*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32206*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32209*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32212*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32215*/           OPC_EmitInteger, MVT::i1, 0, 
/*32218*/           OPC_EmitInteger, MVT::i1, 0, 
/*32221*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32224*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32227*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 449:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32244*/         /*SwitchType*/ 42, MVT::v4f32,// ->32288
/*32246*/           OPC_EmitMergeInputChains1_0,
/*32247*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32250*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32253*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32256*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32259*/           OPC_EmitInteger, MVT::i1, 0, 
/*32262*/           OPC_EmitInteger, MVT::i1, 0, 
/*32265*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32268*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32271*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 449:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32288*/         0, // EndSwitchType
/*32289*/       0, /*End of Scope*/
/*32290*/     /*Scope*/ 23|128,6/*791*/, /*->33083*/
/*32292*/       OPC_CheckChild1Integer, 66|128,3/*450*/, 
/*32295*/       OPC_RecordChild2, // #1 = $addr
/*32296*/       OPC_Scope, 27|128,1/*155*/, /*->32454*/ // 5 children in Scope
/*32299*/         OPC_CheckChild2Type, MVT::f32,
/*32301*/         OPC_RecordChild3, // #2 = $rsrc
/*32302*/         OPC_CheckChild3Type, MVT::v8i32,
/*32304*/         OPC_RecordChild4, // #3 = $sampler
/*32305*/         OPC_RecordChild5, // #4 = $dmask
/*32306*/         OPC_RecordChild6, // #5 = $unorm
/*32307*/         OPC_RecordChild7, // #6 = $glc
/*32308*/         OPC_MoveChild, 8,
/*32310*/         OPC_RecordNode, // #7 = $slc
/*32311*/         OPC_MoveParent,
/*32312*/         OPC_MoveChild, 9,
/*32314*/         OPC_RecordNode, // #8 = $lwe
/*32315*/         OPC_MoveParent,
/*32316*/         OPC_MoveChild, 10,
/*32318*/         OPC_RecordNode, // #9 = $da
/*32319*/         OPC_MoveParent,
/*32320*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32365
/*32323*/           OPC_EmitMergeInputChains1_0,
/*32324*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32327*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32330*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32333*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32336*/           OPC_EmitInteger, MVT::i1, 0, 
/*32339*/           OPC_EmitInteger, MVT::i1, 0, 
/*32342*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32345*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32348*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 450:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32365*/         /*SwitchType*/ 42, MVT::v2f32,// ->32409
/*32367*/           OPC_EmitMergeInputChains1_0,
/*32368*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32371*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32374*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32377*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32380*/           OPC_EmitInteger, MVT::i1, 0, 
/*32383*/           OPC_EmitInteger, MVT::i1, 0, 
/*32386*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32389*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32392*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 450:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32409*/         /*SwitchType*/ 42, MVT::v4f32,// ->32453
/*32411*/           OPC_EmitMergeInputChains1_0,
/*32412*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32415*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32418*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32421*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32424*/           OPC_EmitInteger, MVT::i1, 0, 
/*32427*/           OPC_EmitInteger, MVT::i1, 0, 
/*32430*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32433*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32436*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 450:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32453*/         0, // EndSwitchType
/*32454*/       /*Scope*/ 27|128,1/*155*/, /*->32611*/
/*32456*/         OPC_CheckChild2Type, MVT::v2f32,
/*32458*/         OPC_RecordChild3, // #2 = $rsrc
/*32459*/         OPC_CheckChild3Type, MVT::v8i32,
/*32461*/         OPC_RecordChild4, // #3 = $sampler
/*32462*/         OPC_RecordChild5, // #4 = $dmask
/*32463*/         OPC_RecordChild6, // #5 = $unorm
/*32464*/         OPC_RecordChild7, // #6 = $glc
/*32465*/         OPC_MoveChild, 8,
/*32467*/         OPC_RecordNode, // #7 = $slc
/*32468*/         OPC_MoveParent,
/*32469*/         OPC_MoveChild, 9,
/*32471*/         OPC_RecordNode, // #8 = $lwe
/*32472*/         OPC_MoveParent,
/*32473*/         OPC_MoveChild, 10,
/*32475*/         OPC_RecordNode, // #9 = $da
/*32476*/         OPC_MoveParent,
/*32477*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32522
/*32480*/           OPC_EmitMergeInputChains1_0,
/*32481*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32484*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32487*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32490*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32493*/           OPC_EmitInteger, MVT::i1, 0, 
/*32496*/           OPC_EmitInteger, MVT::i1, 0, 
/*32499*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32502*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32505*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 450:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32522*/         /*SwitchType*/ 42, MVT::v2f32,// ->32566
/*32524*/           OPC_EmitMergeInputChains1_0,
/*32525*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32528*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32531*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32534*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32537*/           OPC_EmitInteger, MVT::i1, 0, 
/*32540*/           OPC_EmitInteger, MVT::i1, 0, 
/*32543*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32546*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32549*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 450:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32566*/         /*SwitchType*/ 42, MVT::v4f32,// ->32610
/*32568*/           OPC_EmitMergeInputChains1_0,
/*32569*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32572*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32575*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32578*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32581*/           OPC_EmitInteger, MVT::i1, 0, 
/*32584*/           OPC_EmitInteger, MVT::i1, 0, 
/*32587*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32590*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32593*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 450:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32610*/         0, // EndSwitchType
/*32611*/       /*Scope*/ 27|128,1/*155*/, /*->32768*/
/*32613*/         OPC_CheckChild2Type, MVT::v4f32,
/*32615*/         OPC_RecordChild3, // #2 = $rsrc
/*32616*/         OPC_CheckChild3Type, MVT::v8i32,
/*32618*/         OPC_RecordChild4, // #3 = $sampler
/*32619*/         OPC_RecordChild5, // #4 = $dmask
/*32620*/         OPC_RecordChild6, // #5 = $unorm
/*32621*/         OPC_RecordChild7, // #6 = $glc
/*32622*/         OPC_MoveChild, 8,
/*32624*/         OPC_RecordNode, // #7 = $slc
/*32625*/         OPC_MoveParent,
/*32626*/         OPC_MoveChild, 9,
/*32628*/         OPC_RecordNode, // #8 = $lwe
/*32629*/         OPC_MoveParent,
/*32630*/         OPC_MoveChild, 10,
/*32632*/         OPC_RecordNode, // #9 = $da
/*32633*/         OPC_MoveParent,
/*32634*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32679
/*32637*/           OPC_EmitMergeInputChains1_0,
/*32638*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32641*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32644*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32647*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32650*/           OPC_EmitInteger, MVT::i1, 0, 
/*32653*/           OPC_EmitInteger, MVT::i1, 0, 
/*32656*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32659*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32662*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 450:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32679*/         /*SwitchType*/ 42, MVT::v2f32,// ->32723
/*32681*/           OPC_EmitMergeInputChains1_0,
/*32682*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32685*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32688*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32691*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32694*/           OPC_EmitInteger, MVT::i1, 0, 
/*32697*/           OPC_EmitInteger, MVT::i1, 0, 
/*32700*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32703*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32706*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 450:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32723*/         /*SwitchType*/ 42, MVT::v4f32,// ->32767
/*32725*/           OPC_EmitMergeInputChains1_0,
/*32726*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32729*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32732*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32735*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32738*/           OPC_EmitInteger, MVT::i1, 0, 
/*32741*/           OPC_EmitInteger, MVT::i1, 0, 
/*32744*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32747*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32750*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 450:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32767*/         0, // EndSwitchType
/*32768*/       /*Scope*/ 27|128,1/*155*/, /*->32925*/
/*32770*/         OPC_CheckChild2Type, MVT::v8f32,
/*32772*/         OPC_RecordChild3, // #2 = $rsrc
/*32773*/         OPC_CheckChild3Type, MVT::v8i32,
/*32775*/         OPC_RecordChild4, // #3 = $sampler
/*32776*/         OPC_RecordChild5, // #4 = $dmask
/*32777*/         OPC_RecordChild6, // #5 = $unorm
/*32778*/         OPC_RecordChild7, // #6 = $glc
/*32779*/         OPC_MoveChild, 8,
/*32781*/         OPC_RecordNode, // #7 = $slc
/*32782*/         OPC_MoveParent,
/*32783*/         OPC_MoveChild, 9,
/*32785*/         OPC_RecordNode, // #8 = $lwe
/*32786*/         OPC_MoveParent,
/*32787*/         OPC_MoveChild, 10,
/*32789*/         OPC_RecordNode, // #9 = $da
/*32790*/         OPC_MoveParent,
/*32791*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32836
/*32794*/           OPC_EmitMergeInputChains1_0,
/*32795*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32798*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32801*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32804*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32807*/           OPC_EmitInteger, MVT::i1, 0, 
/*32810*/           OPC_EmitInteger, MVT::i1, 0, 
/*32813*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32816*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32819*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 450:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32836*/         /*SwitchType*/ 42, MVT::v2f32,// ->32880
/*32838*/           OPC_EmitMergeInputChains1_0,
/*32839*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32842*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32845*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32848*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32851*/           OPC_EmitInteger, MVT::i1, 0, 
/*32854*/           OPC_EmitInteger, MVT::i1, 0, 
/*32857*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32860*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32863*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 450:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32880*/         /*SwitchType*/ 42, MVT::v4f32,// ->32924
/*32882*/           OPC_EmitMergeInputChains1_0,
/*32883*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32886*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32889*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32892*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32895*/           OPC_EmitInteger, MVT::i1, 0, 
/*32898*/           OPC_EmitInteger, MVT::i1, 0, 
/*32901*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32904*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32907*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 450:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32924*/         0, // EndSwitchType
/*32925*/       /*Scope*/ 27|128,1/*155*/, /*->33082*/
/*32927*/         OPC_CheckChild2Type, MVT::v16f32,
/*32929*/         OPC_RecordChild3, // #2 = $rsrc
/*32930*/         OPC_CheckChild3Type, MVT::v8i32,
/*32932*/         OPC_RecordChild4, // #3 = $sampler
/*32933*/         OPC_RecordChild5, // #4 = $dmask
/*32934*/         OPC_RecordChild6, // #5 = $unorm
/*32935*/         OPC_RecordChild7, // #6 = $glc
/*32936*/         OPC_MoveChild, 8,
/*32938*/         OPC_RecordNode, // #7 = $slc
/*32939*/         OPC_MoveParent,
/*32940*/         OPC_MoveChild, 9,
/*32942*/         OPC_RecordNode, // #8 = $lwe
/*32943*/         OPC_MoveParent,
/*32944*/         OPC_MoveChild, 10,
/*32946*/         OPC_RecordNode, // #9 = $da
/*32947*/         OPC_MoveParent,
/*32948*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32993
/*32951*/           OPC_EmitMergeInputChains1_0,
/*32952*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32955*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32958*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32961*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32964*/           OPC_EmitInteger, MVT::i1, 0, 
/*32967*/           OPC_EmitInteger, MVT::i1, 0, 
/*32970*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32973*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32976*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 450:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32993*/         /*SwitchType*/ 42, MVT::v2f32,// ->33037
/*32995*/           OPC_EmitMergeInputChains1_0,
/*32996*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32999*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33002*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33005*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33008*/           OPC_EmitInteger, MVT::i1, 0, 
/*33011*/           OPC_EmitInteger, MVT::i1, 0, 
/*33014*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33017*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33020*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 450:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33037*/         /*SwitchType*/ 42, MVT::v4f32,// ->33081
/*33039*/           OPC_EmitMergeInputChains1_0,
/*33040*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33043*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33046*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33049*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33052*/           OPC_EmitInteger, MVT::i1, 0, 
/*33055*/           OPC_EmitInteger, MVT::i1, 0, 
/*33058*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33061*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33064*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 450:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33081*/         0, // EndSwitchType
/*33082*/       0, /*End of Scope*/
/*33083*/     /*Scope*/ 23|128,6/*791*/, /*->33876*/
/*33085*/       OPC_CheckChild1Integer, 69|128,3/*453*/, 
/*33088*/       OPC_RecordChild2, // #1 = $addr
/*33089*/       OPC_Scope, 27|128,1/*155*/, /*->33247*/ // 5 children in Scope
/*33092*/         OPC_CheckChild2Type, MVT::f32,
/*33094*/         OPC_RecordChild3, // #2 = $rsrc
/*33095*/         OPC_CheckChild3Type, MVT::v8i32,
/*33097*/         OPC_RecordChild4, // #3 = $sampler
/*33098*/         OPC_RecordChild5, // #4 = $dmask
/*33099*/         OPC_RecordChild6, // #5 = $unorm
/*33100*/         OPC_RecordChild7, // #6 = $glc
/*33101*/         OPC_MoveChild, 8,
/*33103*/         OPC_RecordNode, // #7 = $slc
/*33104*/         OPC_MoveParent,
/*33105*/         OPC_MoveChild, 9,
/*33107*/         OPC_RecordNode, // #8 = $lwe
/*33108*/         OPC_MoveParent,
/*33109*/         OPC_MoveChild, 10,
/*33111*/         OPC_RecordNode, // #9 = $da
/*33112*/         OPC_MoveParent,
/*33113*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33158
/*33116*/           OPC_EmitMergeInputChains1_0,
/*33117*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33120*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33123*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33126*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33129*/           OPC_EmitInteger, MVT::i1, 0, 
/*33132*/           OPC_EmitInteger, MVT::i1, 0, 
/*33135*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33138*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33141*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 453:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33158*/         /*SwitchType*/ 42, MVT::v2f32,// ->33202
/*33160*/           OPC_EmitMergeInputChains1_0,
/*33161*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33164*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33167*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33170*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33173*/           OPC_EmitInteger, MVT::i1, 0, 
/*33176*/           OPC_EmitInteger, MVT::i1, 0, 
/*33179*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33182*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33185*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 453:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33202*/         /*SwitchType*/ 42, MVT::v4f32,// ->33246
/*33204*/           OPC_EmitMergeInputChains1_0,
/*33205*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33208*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33211*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33214*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33217*/           OPC_EmitInteger, MVT::i1, 0, 
/*33220*/           OPC_EmitInteger, MVT::i1, 0, 
/*33223*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33226*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33229*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 453:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33246*/         0, // EndSwitchType
/*33247*/       /*Scope*/ 27|128,1/*155*/, /*->33404*/
/*33249*/         OPC_CheckChild2Type, MVT::v2f32,
/*33251*/         OPC_RecordChild3, // #2 = $rsrc
/*33252*/         OPC_CheckChild3Type, MVT::v8i32,
/*33254*/         OPC_RecordChild4, // #3 = $sampler
/*33255*/         OPC_RecordChild5, // #4 = $dmask
/*33256*/         OPC_RecordChild6, // #5 = $unorm
/*33257*/         OPC_RecordChild7, // #6 = $glc
/*33258*/         OPC_MoveChild, 8,
/*33260*/         OPC_RecordNode, // #7 = $slc
/*33261*/         OPC_MoveParent,
/*33262*/         OPC_MoveChild, 9,
/*33264*/         OPC_RecordNode, // #8 = $lwe
/*33265*/         OPC_MoveParent,
/*33266*/         OPC_MoveChild, 10,
/*33268*/         OPC_RecordNode, // #9 = $da
/*33269*/         OPC_MoveParent,
/*33270*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33315
/*33273*/           OPC_EmitMergeInputChains1_0,
/*33274*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33277*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33280*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33283*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33286*/           OPC_EmitInteger, MVT::i1, 0, 
/*33289*/           OPC_EmitInteger, MVT::i1, 0, 
/*33292*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33295*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33298*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 453:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33315*/         /*SwitchType*/ 42, MVT::v2f32,// ->33359
/*33317*/           OPC_EmitMergeInputChains1_0,
/*33318*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33321*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33324*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33327*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33330*/           OPC_EmitInteger, MVT::i1, 0, 
/*33333*/           OPC_EmitInteger, MVT::i1, 0, 
/*33336*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33339*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33342*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 453:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33359*/         /*SwitchType*/ 42, MVT::v4f32,// ->33403
/*33361*/           OPC_EmitMergeInputChains1_0,
/*33362*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33365*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33368*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33371*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33374*/           OPC_EmitInteger, MVT::i1, 0, 
/*33377*/           OPC_EmitInteger, MVT::i1, 0, 
/*33380*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33383*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33386*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 453:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33403*/         0, // EndSwitchType
/*33404*/       /*Scope*/ 27|128,1/*155*/, /*->33561*/
/*33406*/         OPC_CheckChild2Type, MVT::v4f32,
/*33408*/         OPC_RecordChild3, // #2 = $rsrc
/*33409*/         OPC_CheckChild3Type, MVT::v8i32,
/*33411*/         OPC_RecordChild4, // #3 = $sampler
/*33412*/         OPC_RecordChild5, // #4 = $dmask
/*33413*/         OPC_RecordChild6, // #5 = $unorm
/*33414*/         OPC_RecordChild7, // #6 = $glc
/*33415*/         OPC_MoveChild, 8,
/*33417*/         OPC_RecordNode, // #7 = $slc
/*33418*/         OPC_MoveParent,
/*33419*/         OPC_MoveChild, 9,
/*33421*/         OPC_RecordNode, // #8 = $lwe
/*33422*/         OPC_MoveParent,
/*33423*/         OPC_MoveChild, 10,
/*33425*/         OPC_RecordNode, // #9 = $da
/*33426*/         OPC_MoveParent,
/*33427*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33472
/*33430*/           OPC_EmitMergeInputChains1_0,
/*33431*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33434*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33437*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33440*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33443*/           OPC_EmitInteger, MVT::i1, 0, 
/*33446*/           OPC_EmitInteger, MVT::i1, 0, 
/*33449*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33452*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33455*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 453:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33472*/         /*SwitchType*/ 42, MVT::v2f32,// ->33516
/*33474*/           OPC_EmitMergeInputChains1_0,
/*33475*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33478*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33481*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33484*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33487*/           OPC_EmitInteger, MVT::i1, 0, 
/*33490*/           OPC_EmitInteger, MVT::i1, 0, 
/*33493*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33496*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33499*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 453:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33516*/         /*SwitchType*/ 42, MVT::v4f32,// ->33560
/*33518*/           OPC_EmitMergeInputChains1_0,
/*33519*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33522*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33525*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33528*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33531*/           OPC_EmitInteger, MVT::i1, 0, 
/*33534*/           OPC_EmitInteger, MVT::i1, 0, 
/*33537*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33540*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33543*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 453:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33560*/         0, // EndSwitchType
/*33561*/       /*Scope*/ 27|128,1/*155*/, /*->33718*/
/*33563*/         OPC_CheckChild2Type, MVT::v8f32,
/*33565*/         OPC_RecordChild3, // #2 = $rsrc
/*33566*/         OPC_CheckChild3Type, MVT::v8i32,
/*33568*/         OPC_RecordChild4, // #3 = $sampler
/*33569*/         OPC_RecordChild5, // #4 = $dmask
/*33570*/         OPC_RecordChild6, // #5 = $unorm
/*33571*/         OPC_RecordChild7, // #6 = $glc
/*33572*/         OPC_MoveChild, 8,
/*33574*/         OPC_RecordNode, // #7 = $slc
/*33575*/         OPC_MoveParent,
/*33576*/         OPC_MoveChild, 9,
/*33578*/         OPC_RecordNode, // #8 = $lwe
/*33579*/         OPC_MoveParent,
/*33580*/         OPC_MoveChild, 10,
/*33582*/         OPC_RecordNode, // #9 = $da
/*33583*/         OPC_MoveParent,
/*33584*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33629
/*33587*/           OPC_EmitMergeInputChains1_0,
/*33588*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33591*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33594*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33597*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33600*/           OPC_EmitInteger, MVT::i1, 0, 
/*33603*/           OPC_EmitInteger, MVT::i1, 0, 
/*33606*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33609*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33612*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 453:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33629*/         /*SwitchType*/ 42, MVT::v2f32,// ->33673
/*33631*/           OPC_EmitMergeInputChains1_0,
/*33632*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33635*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33638*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33641*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33644*/           OPC_EmitInteger, MVT::i1, 0, 
/*33647*/           OPC_EmitInteger, MVT::i1, 0, 
/*33650*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33653*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33656*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 453:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33673*/         /*SwitchType*/ 42, MVT::v4f32,// ->33717
/*33675*/           OPC_EmitMergeInputChains1_0,
/*33676*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33679*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33682*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33685*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33688*/           OPC_EmitInteger, MVT::i1, 0, 
/*33691*/           OPC_EmitInteger, MVT::i1, 0, 
/*33694*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33697*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33700*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 453:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33717*/         0, // EndSwitchType
/*33718*/       /*Scope*/ 27|128,1/*155*/, /*->33875*/
/*33720*/         OPC_CheckChild2Type, MVT::v16f32,
/*33722*/         OPC_RecordChild3, // #2 = $rsrc
/*33723*/         OPC_CheckChild3Type, MVT::v8i32,
/*33725*/         OPC_RecordChild4, // #3 = $sampler
/*33726*/         OPC_RecordChild5, // #4 = $dmask
/*33727*/         OPC_RecordChild6, // #5 = $unorm
/*33728*/         OPC_RecordChild7, // #6 = $glc
/*33729*/         OPC_MoveChild, 8,
/*33731*/         OPC_RecordNode, // #7 = $slc
/*33732*/         OPC_MoveParent,
/*33733*/         OPC_MoveChild, 9,
/*33735*/         OPC_RecordNode, // #8 = $lwe
/*33736*/         OPC_MoveParent,
/*33737*/         OPC_MoveChild, 10,
/*33739*/         OPC_RecordNode, // #9 = $da
/*33740*/         OPC_MoveParent,
/*33741*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33786
/*33744*/           OPC_EmitMergeInputChains1_0,
/*33745*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33748*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33751*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33754*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33757*/           OPC_EmitInteger, MVT::i1, 0, 
/*33760*/           OPC_EmitInteger, MVT::i1, 0, 
/*33763*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33766*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33769*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 453:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33786*/         /*SwitchType*/ 42, MVT::v2f32,// ->33830
/*33788*/           OPC_EmitMergeInputChains1_0,
/*33789*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33792*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33795*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33798*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33801*/           OPC_EmitInteger, MVT::i1, 0, 
/*33804*/           OPC_EmitInteger, MVT::i1, 0, 
/*33807*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33810*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33813*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 453:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33830*/         /*SwitchType*/ 42, MVT::v4f32,// ->33874
/*33832*/           OPC_EmitMergeInputChains1_0,
/*33833*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33836*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33839*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33842*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33845*/           OPC_EmitInteger, MVT::i1, 0, 
/*33848*/           OPC_EmitInteger, MVT::i1, 0, 
/*33851*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33854*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33857*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 453:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33874*/         0, // EndSwitchType
/*33875*/       0, /*End of Scope*/
/*33876*/     /*Scope*/ 23|128,6/*791*/, /*->34669*/
/*33878*/       OPC_CheckChild1Integer, 35|128,3/*419*/, 
/*33881*/       OPC_RecordChild2, // #1 = $addr
/*33882*/       OPC_Scope, 27|128,1/*155*/, /*->34040*/ // 5 children in Scope
/*33885*/         OPC_CheckChild2Type, MVT::f32,
/*33887*/         OPC_RecordChild3, // #2 = $rsrc
/*33888*/         OPC_CheckChild3Type, MVT::v8i32,
/*33890*/         OPC_RecordChild4, // #3 = $sampler
/*33891*/         OPC_RecordChild5, // #4 = $dmask
/*33892*/         OPC_RecordChild6, // #5 = $unorm
/*33893*/         OPC_RecordChild7, // #6 = $glc
/*33894*/         OPC_MoveChild, 8,
/*33896*/         OPC_RecordNode, // #7 = $slc
/*33897*/         OPC_MoveParent,
/*33898*/         OPC_MoveChild, 9,
/*33900*/         OPC_RecordNode, // #8 = $lwe
/*33901*/         OPC_MoveParent,
/*33902*/         OPC_MoveChild, 10,
/*33904*/         OPC_RecordNode, // #9 = $da
/*33905*/         OPC_MoveParent,
/*33906*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33951
/*33909*/           OPC_EmitMergeInputChains1_0,
/*33910*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33913*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33916*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33919*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33922*/           OPC_EmitInteger, MVT::i1, 0, 
/*33925*/           OPC_EmitInteger, MVT::i1, 0, 
/*33928*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33931*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33934*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 419:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33951*/         /*SwitchType*/ 42, MVT::v2f32,// ->33995
/*33953*/           OPC_EmitMergeInputChains1_0,
/*33954*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33957*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33960*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33963*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33966*/           OPC_EmitInteger, MVT::i1, 0, 
/*33969*/           OPC_EmitInteger, MVT::i1, 0, 
/*33972*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33975*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33978*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 419:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33995*/         /*SwitchType*/ 42, MVT::v4f32,// ->34039
/*33997*/           OPC_EmitMergeInputChains1_0,
/*33998*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34001*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34004*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34007*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34010*/           OPC_EmitInteger, MVT::i1, 0, 
/*34013*/           OPC_EmitInteger, MVT::i1, 0, 
/*34016*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34019*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34022*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 419:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34039*/         0, // EndSwitchType
/*34040*/       /*Scope*/ 27|128,1/*155*/, /*->34197*/
/*34042*/         OPC_CheckChild2Type, MVT::v2f32,
/*34044*/         OPC_RecordChild3, // #2 = $rsrc
/*34045*/         OPC_CheckChild3Type, MVT::v8i32,
/*34047*/         OPC_RecordChild4, // #3 = $sampler
/*34048*/         OPC_RecordChild5, // #4 = $dmask
/*34049*/         OPC_RecordChild6, // #5 = $unorm
/*34050*/         OPC_RecordChild7, // #6 = $glc
/*34051*/         OPC_MoveChild, 8,
/*34053*/         OPC_RecordNode, // #7 = $slc
/*34054*/         OPC_MoveParent,
/*34055*/         OPC_MoveChild, 9,
/*34057*/         OPC_RecordNode, // #8 = $lwe
/*34058*/         OPC_MoveParent,
/*34059*/         OPC_MoveChild, 10,
/*34061*/         OPC_RecordNode, // #9 = $da
/*34062*/         OPC_MoveParent,
/*34063*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34108
/*34066*/           OPC_EmitMergeInputChains1_0,
/*34067*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34070*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34073*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34076*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34079*/           OPC_EmitInteger, MVT::i1, 0, 
/*34082*/           OPC_EmitInteger, MVT::i1, 0, 
/*34085*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34088*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34091*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 419:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34108*/         /*SwitchType*/ 42, MVT::v2f32,// ->34152
/*34110*/           OPC_EmitMergeInputChains1_0,
/*34111*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34114*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34117*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34120*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34123*/           OPC_EmitInteger, MVT::i1, 0, 
/*34126*/           OPC_EmitInteger, MVT::i1, 0, 
/*34129*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34132*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34135*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 419:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34152*/         /*SwitchType*/ 42, MVT::v4f32,// ->34196
/*34154*/           OPC_EmitMergeInputChains1_0,
/*34155*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34158*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34161*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34164*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34167*/           OPC_EmitInteger, MVT::i1, 0, 
/*34170*/           OPC_EmitInteger, MVT::i1, 0, 
/*34173*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34176*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34179*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 419:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34196*/         0, // EndSwitchType
/*34197*/       /*Scope*/ 27|128,1/*155*/, /*->34354*/
/*34199*/         OPC_CheckChild2Type, MVT::v4f32,
/*34201*/         OPC_RecordChild3, // #2 = $rsrc
/*34202*/         OPC_CheckChild3Type, MVT::v8i32,
/*34204*/         OPC_RecordChild4, // #3 = $sampler
/*34205*/         OPC_RecordChild5, // #4 = $dmask
/*34206*/         OPC_RecordChild6, // #5 = $unorm
/*34207*/         OPC_RecordChild7, // #6 = $glc
/*34208*/         OPC_MoveChild, 8,
/*34210*/         OPC_RecordNode, // #7 = $slc
/*34211*/         OPC_MoveParent,
/*34212*/         OPC_MoveChild, 9,
/*34214*/         OPC_RecordNode, // #8 = $lwe
/*34215*/         OPC_MoveParent,
/*34216*/         OPC_MoveChild, 10,
/*34218*/         OPC_RecordNode, // #9 = $da
/*34219*/         OPC_MoveParent,
/*34220*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34265
/*34223*/           OPC_EmitMergeInputChains1_0,
/*34224*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34227*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34230*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34233*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34236*/           OPC_EmitInteger, MVT::i1, 0, 
/*34239*/           OPC_EmitInteger, MVT::i1, 0, 
/*34242*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34245*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34248*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 419:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34265*/         /*SwitchType*/ 42, MVT::v2f32,// ->34309
/*34267*/           OPC_EmitMergeInputChains1_0,
/*34268*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34271*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34274*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34277*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34280*/           OPC_EmitInteger, MVT::i1, 0, 
/*34283*/           OPC_EmitInteger, MVT::i1, 0, 
/*34286*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34289*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34292*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 419:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34309*/         /*SwitchType*/ 42, MVT::v4f32,// ->34353
/*34311*/           OPC_EmitMergeInputChains1_0,
/*34312*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34315*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34318*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34321*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34324*/           OPC_EmitInteger, MVT::i1, 0, 
/*34327*/           OPC_EmitInteger, MVT::i1, 0, 
/*34330*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34333*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34336*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 419:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34353*/         0, // EndSwitchType
/*34354*/       /*Scope*/ 27|128,1/*155*/, /*->34511*/
/*34356*/         OPC_CheckChild2Type, MVT::v8f32,
/*34358*/         OPC_RecordChild3, // #2 = $rsrc
/*34359*/         OPC_CheckChild3Type, MVT::v8i32,
/*34361*/         OPC_RecordChild4, // #3 = $sampler
/*34362*/         OPC_RecordChild5, // #4 = $dmask
/*34363*/         OPC_RecordChild6, // #5 = $unorm
/*34364*/         OPC_RecordChild7, // #6 = $glc
/*34365*/         OPC_MoveChild, 8,
/*34367*/         OPC_RecordNode, // #7 = $slc
/*34368*/         OPC_MoveParent,
/*34369*/         OPC_MoveChild, 9,
/*34371*/         OPC_RecordNode, // #8 = $lwe
/*34372*/         OPC_MoveParent,
/*34373*/         OPC_MoveChild, 10,
/*34375*/         OPC_RecordNode, // #9 = $da
/*34376*/         OPC_MoveParent,
/*34377*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34422
/*34380*/           OPC_EmitMergeInputChains1_0,
/*34381*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34384*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34387*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34390*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34393*/           OPC_EmitInteger, MVT::i1, 0, 
/*34396*/           OPC_EmitInteger, MVT::i1, 0, 
/*34399*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34402*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34405*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 419:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34422*/         /*SwitchType*/ 42, MVT::v2f32,// ->34466
/*34424*/           OPC_EmitMergeInputChains1_0,
/*34425*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34428*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34431*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34434*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34437*/           OPC_EmitInteger, MVT::i1, 0, 
/*34440*/           OPC_EmitInteger, MVT::i1, 0, 
/*34443*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34446*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34449*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 419:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34466*/         /*SwitchType*/ 42, MVT::v4f32,// ->34510
/*34468*/           OPC_EmitMergeInputChains1_0,
/*34469*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34472*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34475*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34478*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34481*/           OPC_EmitInteger, MVT::i1, 0, 
/*34484*/           OPC_EmitInteger, MVT::i1, 0, 
/*34487*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34490*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34493*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 419:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34510*/         0, // EndSwitchType
/*34511*/       /*Scope*/ 27|128,1/*155*/, /*->34668*/
/*34513*/         OPC_CheckChild2Type, MVT::v16f32,
/*34515*/         OPC_RecordChild3, // #2 = $rsrc
/*34516*/         OPC_CheckChild3Type, MVT::v8i32,
/*34518*/         OPC_RecordChild4, // #3 = $sampler
/*34519*/         OPC_RecordChild5, // #4 = $dmask
/*34520*/         OPC_RecordChild6, // #5 = $unorm
/*34521*/         OPC_RecordChild7, // #6 = $glc
/*34522*/         OPC_MoveChild, 8,
/*34524*/         OPC_RecordNode, // #7 = $slc
/*34525*/         OPC_MoveParent,
/*34526*/         OPC_MoveChild, 9,
/*34528*/         OPC_RecordNode, // #8 = $lwe
/*34529*/         OPC_MoveParent,
/*34530*/         OPC_MoveChild, 10,
/*34532*/         OPC_RecordNode, // #9 = $da
/*34533*/         OPC_MoveParent,
/*34534*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34579
/*34537*/           OPC_EmitMergeInputChains1_0,
/*34538*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34541*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34544*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34547*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34550*/           OPC_EmitInteger, MVT::i1, 0, 
/*34553*/           OPC_EmitInteger, MVT::i1, 0, 
/*34556*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34559*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34562*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 419:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34579*/         /*SwitchType*/ 42, MVT::v2f32,// ->34623
/*34581*/           OPC_EmitMergeInputChains1_0,
/*34582*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34585*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34588*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34591*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34594*/           OPC_EmitInteger, MVT::i1, 0, 
/*34597*/           OPC_EmitInteger, MVT::i1, 0, 
/*34600*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34603*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34606*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 419:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34623*/         /*SwitchType*/ 42, MVT::v4f32,// ->34667
/*34625*/           OPC_EmitMergeInputChains1_0,
/*34626*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34629*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34632*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34635*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34638*/           OPC_EmitInteger, MVT::i1, 0, 
/*34641*/           OPC_EmitInteger, MVT::i1, 0, 
/*34644*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34647*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34650*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 419:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34667*/         0, // EndSwitchType
/*34668*/       0, /*End of Scope*/
/*34669*/     /*Scope*/ 23|128,6/*791*/, /*->35462*/
/*34671*/       OPC_CheckChild1Integer, 36|128,3/*420*/, 
/*34674*/       OPC_RecordChild2, // #1 = $addr
/*34675*/       OPC_Scope, 27|128,1/*155*/, /*->34833*/ // 5 children in Scope
/*34678*/         OPC_CheckChild2Type, MVT::f32,
/*34680*/         OPC_RecordChild3, // #2 = $rsrc
/*34681*/         OPC_CheckChild3Type, MVT::v8i32,
/*34683*/         OPC_RecordChild4, // #3 = $sampler
/*34684*/         OPC_RecordChild5, // #4 = $dmask
/*34685*/         OPC_RecordChild6, // #5 = $unorm
/*34686*/         OPC_RecordChild7, // #6 = $glc
/*34687*/         OPC_MoveChild, 8,
/*34689*/         OPC_RecordNode, // #7 = $slc
/*34690*/         OPC_MoveParent,
/*34691*/         OPC_MoveChild, 9,
/*34693*/         OPC_RecordNode, // #8 = $lwe
/*34694*/         OPC_MoveParent,
/*34695*/         OPC_MoveChild, 10,
/*34697*/         OPC_RecordNode, // #9 = $da
/*34698*/         OPC_MoveParent,
/*34699*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34744
/*34702*/           OPC_EmitMergeInputChains1_0,
/*34703*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34706*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34709*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34712*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34715*/           OPC_EmitInteger, MVT::i1, 0, 
/*34718*/           OPC_EmitInteger, MVT::i1, 0, 
/*34721*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34724*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34727*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 420:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34744*/         /*SwitchType*/ 42, MVT::v2f32,// ->34788
/*34746*/           OPC_EmitMergeInputChains1_0,
/*34747*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34750*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34753*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34756*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34759*/           OPC_EmitInteger, MVT::i1, 0, 
/*34762*/           OPC_EmitInteger, MVT::i1, 0, 
/*34765*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34768*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34771*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 420:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34788*/         /*SwitchType*/ 42, MVT::v4f32,// ->34832
/*34790*/           OPC_EmitMergeInputChains1_0,
/*34791*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34794*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34797*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34800*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34803*/           OPC_EmitInteger, MVT::i1, 0, 
/*34806*/           OPC_EmitInteger, MVT::i1, 0, 
/*34809*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34812*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34815*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 420:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34832*/         0, // EndSwitchType
/*34833*/       /*Scope*/ 27|128,1/*155*/, /*->34990*/
/*34835*/         OPC_CheckChild2Type, MVT::v2f32,
/*34837*/         OPC_RecordChild3, // #2 = $rsrc
/*34838*/         OPC_CheckChild3Type, MVT::v8i32,
/*34840*/         OPC_RecordChild4, // #3 = $sampler
/*34841*/         OPC_RecordChild5, // #4 = $dmask
/*34842*/         OPC_RecordChild6, // #5 = $unorm
/*34843*/         OPC_RecordChild7, // #6 = $glc
/*34844*/         OPC_MoveChild, 8,
/*34846*/         OPC_RecordNode, // #7 = $slc
/*34847*/         OPC_MoveParent,
/*34848*/         OPC_MoveChild, 9,
/*34850*/         OPC_RecordNode, // #8 = $lwe
/*34851*/         OPC_MoveParent,
/*34852*/         OPC_MoveChild, 10,
/*34854*/         OPC_RecordNode, // #9 = $da
/*34855*/         OPC_MoveParent,
/*34856*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34901
/*34859*/           OPC_EmitMergeInputChains1_0,
/*34860*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34863*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34866*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34869*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34872*/           OPC_EmitInteger, MVT::i1, 0, 
/*34875*/           OPC_EmitInteger, MVT::i1, 0, 
/*34878*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34881*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34884*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 420:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34901*/         /*SwitchType*/ 42, MVT::v2f32,// ->34945
/*34903*/           OPC_EmitMergeInputChains1_0,
/*34904*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34907*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34910*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34913*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34916*/           OPC_EmitInteger, MVT::i1, 0, 
/*34919*/           OPC_EmitInteger, MVT::i1, 0, 
/*34922*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34925*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34928*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 420:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34945*/         /*SwitchType*/ 42, MVT::v4f32,// ->34989
/*34947*/           OPC_EmitMergeInputChains1_0,
/*34948*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34951*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34954*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34957*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34960*/           OPC_EmitInteger, MVT::i1, 0, 
/*34963*/           OPC_EmitInteger, MVT::i1, 0, 
/*34966*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34969*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34972*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 420:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34989*/         0, // EndSwitchType
/*34990*/       /*Scope*/ 27|128,1/*155*/, /*->35147*/
/*34992*/         OPC_CheckChild2Type, MVT::v4f32,
/*34994*/         OPC_RecordChild3, // #2 = $rsrc
/*34995*/         OPC_CheckChild3Type, MVT::v8i32,
/*34997*/         OPC_RecordChild4, // #3 = $sampler
/*34998*/         OPC_RecordChild5, // #4 = $dmask
/*34999*/         OPC_RecordChild6, // #5 = $unorm
/*35000*/         OPC_RecordChild7, // #6 = $glc
/*35001*/         OPC_MoveChild, 8,
/*35003*/         OPC_RecordNode, // #7 = $slc
/*35004*/         OPC_MoveParent,
/*35005*/         OPC_MoveChild, 9,
/*35007*/         OPC_RecordNode, // #8 = $lwe
/*35008*/         OPC_MoveParent,
/*35009*/         OPC_MoveChild, 10,
/*35011*/         OPC_RecordNode, // #9 = $da
/*35012*/         OPC_MoveParent,
/*35013*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35058
/*35016*/           OPC_EmitMergeInputChains1_0,
/*35017*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35020*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35023*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35026*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35029*/           OPC_EmitInteger, MVT::i1, 0, 
/*35032*/           OPC_EmitInteger, MVT::i1, 0, 
/*35035*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35038*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35041*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 420:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35058*/         /*SwitchType*/ 42, MVT::v2f32,// ->35102
/*35060*/           OPC_EmitMergeInputChains1_0,
/*35061*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35064*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35067*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35070*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35073*/           OPC_EmitInteger, MVT::i1, 0, 
/*35076*/           OPC_EmitInteger, MVT::i1, 0, 
/*35079*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35082*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35085*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 420:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35102*/         /*SwitchType*/ 42, MVT::v4f32,// ->35146
/*35104*/           OPC_EmitMergeInputChains1_0,
/*35105*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35108*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35111*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35114*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35117*/           OPC_EmitInteger, MVT::i1, 0, 
/*35120*/           OPC_EmitInteger, MVT::i1, 0, 
/*35123*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35126*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35129*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 420:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35146*/         0, // EndSwitchType
/*35147*/       /*Scope*/ 27|128,1/*155*/, /*->35304*/
/*35149*/         OPC_CheckChild2Type, MVT::v8f32,
/*35151*/         OPC_RecordChild3, // #2 = $rsrc
/*35152*/         OPC_CheckChild3Type, MVT::v8i32,
/*35154*/         OPC_RecordChild4, // #3 = $sampler
/*35155*/         OPC_RecordChild5, // #4 = $dmask
/*35156*/         OPC_RecordChild6, // #5 = $unorm
/*35157*/         OPC_RecordChild7, // #6 = $glc
/*35158*/         OPC_MoveChild, 8,
/*35160*/         OPC_RecordNode, // #7 = $slc
/*35161*/         OPC_MoveParent,
/*35162*/         OPC_MoveChild, 9,
/*35164*/         OPC_RecordNode, // #8 = $lwe
/*35165*/         OPC_MoveParent,
/*35166*/         OPC_MoveChild, 10,
/*35168*/         OPC_RecordNode, // #9 = $da
/*35169*/         OPC_MoveParent,
/*35170*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35215
/*35173*/           OPC_EmitMergeInputChains1_0,
/*35174*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35177*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35180*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35183*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35186*/           OPC_EmitInteger, MVT::i1, 0, 
/*35189*/           OPC_EmitInteger, MVT::i1, 0, 
/*35192*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35195*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35198*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 420:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35215*/         /*SwitchType*/ 42, MVT::v2f32,// ->35259
/*35217*/           OPC_EmitMergeInputChains1_0,
/*35218*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35221*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35224*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35227*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35230*/           OPC_EmitInteger, MVT::i1, 0, 
/*35233*/           OPC_EmitInteger, MVT::i1, 0, 
/*35236*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35239*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35242*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 420:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35259*/         /*SwitchType*/ 42, MVT::v4f32,// ->35303
/*35261*/           OPC_EmitMergeInputChains1_0,
/*35262*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35265*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35268*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35271*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35274*/           OPC_EmitInteger, MVT::i1, 0, 
/*35277*/           OPC_EmitInteger, MVT::i1, 0, 
/*35280*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35283*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35286*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 420:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35303*/         0, // EndSwitchType
/*35304*/       /*Scope*/ 27|128,1/*155*/, /*->35461*/
/*35306*/         OPC_CheckChild2Type, MVT::v16f32,
/*35308*/         OPC_RecordChild3, // #2 = $rsrc
/*35309*/         OPC_CheckChild3Type, MVT::v8i32,
/*35311*/         OPC_RecordChild4, // #3 = $sampler
/*35312*/         OPC_RecordChild5, // #4 = $dmask
/*35313*/         OPC_RecordChild6, // #5 = $unorm
/*35314*/         OPC_RecordChild7, // #6 = $glc
/*35315*/         OPC_MoveChild, 8,
/*35317*/         OPC_RecordNode, // #7 = $slc
/*35318*/         OPC_MoveParent,
/*35319*/         OPC_MoveChild, 9,
/*35321*/         OPC_RecordNode, // #8 = $lwe
/*35322*/         OPC_MoveParent,
/*35323*/         OPC_MoveChild, 10,
/*35325*/         OPC_RecordNode, // #9 = $da
/*35326*/         OPC_MoveParent,
/*35327*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35372
/*35330*/           OPC_EmitMergeInputChains1_0,
/*35331*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35334*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35337*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35340*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35343*/           OPC_EmitInteger, MVT::i1, 0, 
/*35346*/           OPC_EmitInteger, MVT::i1, 0, 
/*35349*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35352*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35355*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 420:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35372*/         /*SwitchType*/ 42, MVT::v2f32,// ->35416
/*35374*/           OPC_EmitMergeInputChains1_0,
/*35375*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35378*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35381*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35384*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35387*/           OPC_EmitInteger, MVT::i1, 0, 
/*35390*/           OPC_EmitInteger, MVT::i1, 0, 
/*35393*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35396*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35399*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 420:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35416*/         /*SwitchType*/ 42, MVT::v4f32,// ->35460
/*35418*/           OPC_EmitMergeInputChains1_0,
/*35419*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35422*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35425*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35428*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35431*/           OPC_EmitInteger, MVT::i1, 0, 
/*35434*/           OPC_EmitInteger, MVT::i1, 0, 
/*35437*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35440*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35443*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 420:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35460*/         0, // EndSwitchType
/*35461*/       0, /*End of Scope*/
/*35462*/     /*Scope*/ 23|128,6/*791*/, /*->36255*/
/*35464*/       OPC_CheckChild1Integer, 71|128,3/*455*/, 
/*35467*/       OPC_RecordChild2, // #1 = $addr
/*35468*/       OPC_Scope, 27|128,1/*155*/, /*->35626*/ // 5 children in Scope
/*35471*/         OPC_CheckChild2Type, MVT::f32,
/*35473*/         OPC_RecordChild3, // #2 = $rsrc
/*35474*/         OPC_CheckChild3Type, MVT::v8i32,
/*35476*/         OPC_RecordChild4, // #3 = $sampler
/*35477*/         OPC_RecordChild5, // #4 = $dmask
/*35478*/         OPC_RecordChild6, // #5 = $unorm
/*35479*/         OPC_RecordChild7, // #6 = $glc
/*35480*/         OPC_MoveChild, 8,
/*35482*/         OPC_RecordNode, // #7 = $slc
/*35483*/         OPC_MoveParent,
/*35484*/         OPC_MoveChild, 9,
/*35486*/         OPC_RecordNode, // #8 = $lwe
/*35487*/         OPC_MoveParent,
/*35488*/         OPC_MoveChild, 10,
/*35490*/         OPC_RecordNode, // #9 = $da
/*35491*/         OPC_MoveParent,
/*35492*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35537
/*35495*/           OPC_EmitMergeInputChains1_0,
/*35496*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35499*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35502*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35505*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35508*/           OPC_EmitInteger, MVT::i1, 0, 
/*35511*/           OPC_EmitInteger, MVT::i1, 0, 
/*35514*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35517*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35520*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 455:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35537*/         /*SwitchType*/ 42, MVT::v2f32,// ->35581
/*35539*/           OPC_EmitMergeInputChains1_0,
/*35540*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35543*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35546*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35549*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35552*/           OPC_EmitInteger, MVT::i1, 0, 
/*35555*/           OPC_EmitInteger, MVT::i1, 0, 
/*35558*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35561*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35564*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 455:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35581*/         /*SwitchType*/ 42, MVT::v4f32,// ->35625
/*35583*/           OPC_EmitMergeInputChains1_0,
/*35584*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35587*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35590*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35593*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35596*/           OPC_EmitInteger, MVT::i1, 0, 
/*35599*/           OPC_EmitInteger, MVT::i1, 0, 
/*35602*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35605*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35608*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 455:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35625*/         0, // EndSwitchType
/*35626*/       /*Scope*/ 27|128,1/*155*/, /*->35783*/
/*35628*/         OPC_CheckChild2Type, MVT::v2f32,
/*35630*/         OPC_RecordChild3, // #2 = $rsrc
/*35631*/         OPC_CheckChild3Type, MVT::v8i32,
/*35633*/         OPC_RecordChild4, // #3 = $sampler
/*35634*/         OPC_RecordChild5, // #4 = $dmask
/*35635*/         OPC_RecordChild6, // #5 = $unorm
/*35636*/         OPC_RecordChild7, // #6 = $glc
/*35637*/         OPC_MoveChild, 8,
/*35639*/         OPC_RecordNode, // #7 = $slc
/*35640*/         OPC_MoveParent,
/*35641*/         OPC_MoveChild, 9,
/*35643*/         OPC_RecordNode, // #8 = $lwe
/*35644*/         OPC_MoveParent,
/*35645*/         OPC_MoveChild, 10,
/*35647*/         OPC_RecordNode, // #9 = $da
/*35648*/         OPC_MoveParent,
/*35649*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35694
/*35652*/           OPC_EmitMergeInputChains1_0,
/*35653*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35656*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35659*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35662*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35665*/           OPC_EmitInteger, MVT::i1, 0, 
/*35668*/           OPC_EmitInteger, MVT::i1, 0, 
/*35671*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35674*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35677*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 455:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35694*/         /*SwitchType*/ 42, MVT::v2f32,// ->35738
/*35696*/           OPC_EmitMergeInputChains1_0,
/*35697*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35700*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35703*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35706*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35709*/           OPC_EmitInteger, MVT::i1, 0, 
/*35712*/           OPC_EmitInteger, MVT::i1, 0, 
/*35715*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35718*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35721*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 455:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35738*/         /*SwitchType*/ 42, MVT::v4f32,// ->35782
/*35740*/           OPC_EmitMergeInputChains1_0,
/*35741*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35744*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35747*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35750*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35753*/           OPC_EmitInteger, MVT::i1, 0, 
/*35756*/           OPC_EmitInteger, MVT::i1, 0, 
/*35759*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35762*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35765*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 455:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35782*/         0, // EndSwitchType
/*35783*/       /*Scope*/ 27|128,1/*155*/, /*->35940*/
/*35785*/         OPC_CheckChild2Type, MVT::v4f32,
/*35787*/         OPC_RecordChild3, // #2 = $rsrc
/*35788*/         OPC_CheckChild3Type, MVT::v8i32,
/*35790*/         OPC_RecordChild4, // #3 = $sampler
/*35791*/         OPC_RecordChild5, // #4 = $dmask
/*35792*/         OPC_RecordChild6, // #5 = $unorm
/*35793*/         OPC_RecordChild7, // #6 = $glc
/*35794*/         OPC_MoveChild, 8,
/*35796*/         OPC_RecordNode, // #7 = $slc
/*35797*/         OPC_MoveParent,
/*35798*/         OPC_MoveChild, 9,
/*35800*/         OPC_RecordNode, // #8 = $lwe
/*35801*/         OPC_MoveParent,
/*35802*/         OPC_MoveChild, 10,
/*35804*/         OPC_RecordNode, // #9 = $da
/*35805*/         OPC_MoveParent,
/*35806*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35851
/*35809*/           OPC_EmitMergeInputChains1_0,
/*35810*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35813*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35816*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35819*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35822*/           OPC_EmitInteger, MVT::i1, 0, 
/*35825*/           OPC_EmitInteger, MVT::i1, 0, 
/*35828*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35831*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35834*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 455:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35851*/         /*SwitchType*/ 42, MVT::v2f32,// ->35895
/*35853*/           OPC_EmitMergeInputChains1_0,
/*35854*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35857*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35860*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35863*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35866*/           OPC_EmitInteger, MVT::i1, 0, 
/*35869*/           OPC_EmitInteger, MVT::i1, 0, 
/*35872*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35875*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35878*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 455:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35895*/         /*SwitchType*/ 42, MVT::v4f32,// ->35939
/*35897*/           OPC_EmitMergeInputChains1_0,
/*35898*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35901*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35904*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35907*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35910*/           OPC_EmitInteger, MVT::i1, 0, 
/*35913*/           OPC_EmitInteger, MVT::i1, 0, 
/*35916*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35919*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35922*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 455:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35939*/         0, // EndSwitchType
/*35940*/       /*Scope*/ 27|128,1/*155*/, /*->36097*/
/*35942*/         OPC_CheckChild2Type, MVT::v8f32,
/*35944*/         OPC_RecordChild3, // #2 = $rsrc
/*35945*/         OPC_CheckChild3Type, MVT::v8i32,
/*35947*/         OPC_RecordChild4, // #3 = $sampler
/*35948*/         OPC_RecordChild5, // #4 = $dmask
/*35949*/         OPC_RecordChild6, // #5 = $unorm
/*35950*/         OPC_RecordChild7, // #6 = $glc
/*35951*/         OPC_MoveChild, 8,
/*35953*/         OPC_RecordNode, // #7 = $slc
/*35954*/         OPC_MoveParent,
/*35955*/         OPC_MoveChild, 9,
/*35957*/         OPC_RecordNode, // #8 = $lwe
/*35958*/         OPC_MoveParent,
/*35959*/         OPC_MoveChild, 10,
/*35961*/         OPC_RecordNode, // #9 = $da
/*35962*/         OPC_MoveParent,
/*35963*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36008
/*35966*/           OPC_EmitMergeInputChains1_0,
/*35967*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35970*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35973*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35976*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35979*/           OPC_EmitInteger, MVT::i1, 0, 
/*35982*/           OPC_EmitInteger, MVT::i1, 0, 
/*35985*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35988*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35991*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 455:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36008*/         /*SwitchType*/ 42, MVT::v2f32,// ->36052
/*36010*/           OPC_EmitMergeInputChains1_0,
/*36011*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36014*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36017*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36020*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36023*/           OPC_EmitInteger, MVT::i1, 0, 
/*36026*/           OPC_EmitInteger, MVT::i1, 0, 
/*36029*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36032*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36035*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 455:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36052*/         /*SwitchType*/ 42, MVT::v4f32,// ->36096
/*36054*/           OPC_EmitMergeInputChains1_0,
/*36055*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36058*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36061*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36064*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36067*/           OPC_EmitInteger, MVT::i1, 0, 
/*36070*/           OPC_EmitInteger, MVT::i1, 0, 
/*36073*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36076*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36079*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 455:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36096*/         0, // EndSwitchType
/*36097*/       /*Scope*/ 27|128,1/*155*/, /*->36254*/
/*36099*/         OPC_CheckChild2Type, MVT::v16f32,
/*36101*/         OPC_RecordChild3, // #2 = $rsrc
/*36102*/         OPC_CheckChild3Type, MVT::v8i32,
/*36104*/         OPC_RecordChild4, // #3 = $sampler
/*36105*/         OPC_RecordChild5, // #4 = $dmask
/*36106*/         OPC_RecordChild6, // #5 = $unorm
/*36107*/         OPC_RecordChild7, // #6 = $glc
/*36108*/         OPC_MoveChild, 8,
/*36110*/         OPC_RecordNode, // #7 = $slc
/*36111*/         OPC_MoveParent,
/*36112*/         OPC_MoveChild, 9,
/*36114*/         OPC_RecordNode, // #8 = $lwe
/*36115*/         OPC_MoveParent,
/*36116*/         OPC_MoveChild, 10,
/*36118*/         OPC_RecordNode, // #9 = $da
/*36119*/         OPC_MoveParent,
/*36120*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36165
/*36123*/           OPC_EmitMergeInputChains1_0,
/*36124*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36127*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36130*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36133*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36136*/           OPC_EmitInteger, MVT::i1, 0, 
/*36139*/           OPC_EmitInteger, MVT::i1, 0, 
/*36142*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36145*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36148*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 455:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36165*/         /*SwitchType*/ 42, MVT::v2f32,// ->36209
/*36167*/           OPC_EmitMergeInputChains1_0,
/*36168*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36171*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36174*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36177*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36180*/           OPC_EmitInteger, MVT::i1, 0, 
/*36183*/           OPC_EmitInteger, MVT::i1, 0, 
/*36186*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36189*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36192*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 455:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36209*/         /*SwitchType*/ 42, MVT::v4f32,// ->36253
/*36211*/           OPC_EmitMergeInputChains1_0,
/*36212*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36215*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36218*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36221*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36224*/           OPC_EmitInteger, MVT::i1, 0, 
/*36227*/           OPC_EmitInteger, MVT::i1, 0, 
/*36230*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36233*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36236*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 455:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36253*/         0, // EndSwitchType
/*36254*/       0, /*End of Scope*/
/*36255*/     /*Scope*/ 23|128,6/*791*/, /*->37048*/
/*36257*/       OPC_CheckChild1Integer, 59|128,3/*443*/, 
/*36260*/       OPC_RecordChild2, // #1 = $addr
/*36261*/       OPC_Scope, 27|128,1/*155*/, /*->36419*/ // 5 children in Scope
/*36264*/         OPC_CheckChild2Type, MVT::f32,
/*36266*/         OPC_RecordChild3, // #2 = $rsrc
/*36267*/         OPC_CheckChild3Type, MVT::v8i32,
/*36269*/         OPC_RecordChild4, // #3 = $sampler
/*36270*/         OPC_RecordChild5, // #4 = $dmask
/*36271*/         OPC_RecordChild6, // #5 = $unorm
/*36272*/         OPC_RecordChild7, // #6 = $glc
/*36273*/         OPC_MoveChild, 8,
/*36275*/         OPC_RecordNode, // #7 = $slc
/*36276*/         OPC_MoveParent,
/*36277*/         OPC_MoveChild, 9,
/*36279*/         OPC_RecordNode, // #8 = $lwe
/*36280*/         OPC_MoveParent,
/*36281*/         OPC_MoveChild, 10,
/*36283*/         OPC_RecordNode, // #9 = $da
/*36284*/         OPC_MoveParent,
/*36285*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36330
/*36288*/           OPC_EmitMergeInputChains1_0,
/*36289*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36292*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36295*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36298*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36301*/           OPC_EmitInteger, MVT::i1, 0, 
/*36304*/           OPC_EmitInteger, MVT::i1, 0, 
/*36307*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36310*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36313*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36330*/         /*SwitchType*/ 42, MVT::v2f32,// ->36374
/*36332*/           OPC_EmitMergeInputChains1_0,
/*36333*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36336*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36339*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36342*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36345*/           OPC_EmitInteger, MVT::i1, 0, 
/*36348*/           OPC_EmitInteger, MVT::i1, 0, 
/*36351*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36354*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36357*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36374*/         /*SwitchType*/ 42, MVT::v4f32,// ->36418
/*36376*/           OPC_EmitMergeInputChains1_0,
/*36377*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36380*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36383*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36386*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36389*/           OPC_EmitInteger, MVT::i1, 0, 
/*36392*/           OPC_EmitInteger, MVT::i1, 0, 
/*36395*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36398*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36401*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36418*/         0, // EndSwitchType
/*36419*/       /*Scope*/ 27|128,1/*155*/, /*->36576*/
/*36421*/         OPC_CheckChild2Type, MVT::v2f32,
/*36423*/         OPC_RecordChild3, // #2 = $rsrc
/*36424*/         OPC_CheckChild3Type, MVT::v8i32,
/*36426*/         OPC_RecordChild4, // #3 = $sampler
/*36427*/         OPC_RecordChild5, // #4 = $dmask
/*36428*/         OPC_RecordChild6, // #5 = $unorm
/*36429*/         OPC_RecordChild7, // #6 = $glc
/*36430*/         OPC_MoveChild, 8,
/*36432*/         OPC_RecordNode, // #7 = $slc
/*36433*/         OPC_MoveParent,
/*36434*/         OPC_MoveChild, 9,
/*36436*/         OPC_RecordNode, // #8 = $lwe
/*36437*/         OPC_MoveParent,
/*36438*/         OPC_MoveChild, 10,
/*36440*/         OPC_RecordNode, // #9 = $da
/*36441*/         OPC_MoveParent,
/*36442*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36487
/*36445*/           OPC_EmitMergeInputChains1_0,
/*36446*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36449*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36452*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36455*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36458*/           OPC_EmitInteger, MVT::i1, 0, 
/*36461*/           OPC_EmitInteger, MVT::i1, 0, 
/*36464*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36467*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36470*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36487*/         /*SwitchType*/ 42, MVT::v2f32,// ->36531
/*36489*/           OPC_EmitMergeInputChains1_0,
/*36490*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36493*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36496*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36499*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36502*/           OPC_EmitInteger, MVT::i1, 0, 
/*36505*/           OPC_EmitInteger, MVT::i1, 0, 
/*36508*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36511*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36514*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36531*/         /*SwitchType*/ 42, MVT::v4f32,// ->36575
/*36533*/           OPC_EmitMergeInputChains1_0,
/*36534*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36537*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36540*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36543*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36546*/           OPC_EmitInteger, MVT::i1, 0, 
/*36549*/           OPC_EmitInteger, MVT::i1, 0, 
/*36552*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36555*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36558*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36575*/         0, // EndSwitchType
/*36576*/       /*Scope*/ 27|128,1/*155*/, /*->36733*/
/*36578*/         OPC_CheckChild2Type, MVT::v4f32,
/*36580*/         OPC_RecordChild3, // #2 = $rsrc
/*36581*/         OPC_CheckChild3Type, MVT::v8i32,
/*36583*/         OPC_RecordChild4, // #3 = $sampler
/*36584*/         OPC_RecordChild5, // #4 = $dmask
/*36585*/         OPC_RecordChild6, // #5 = $unorm
/*36586*/         OPC_RecordChild7, // #6 = $glc
/*36587*/         OPC_MoveChild, 8,
/*36589*/         OPC_RecordNode, // #7 = $slc
/*36590*/         OPC_MoveParent,
/*36591*/         OPC_MoveChild, 9,
/*36593*/         OPC_RecordNode, // #8 = $lwe
/*36594*/         OPC_MoveParent,
/*36595*/         OPC_MoveChild, 10,
/*36597*/         OPC_RecordNode, // #9 = $da
/*36598*/         OPC_MoveParent,
/*36599*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36644
/*36602*/           OPC_EmitMergeInputChains1_0,
/*36603*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36606*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36609*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36612*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36615*/           OPC_EmitInteger, MVT::i1, 0, 
/*36618*/           OPC_EmitInteger, MVT::i1, 0, 
/*36621*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36624*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36627*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36644*/         /*SwitchType*/ 42, MVT::v2f32,// ->36688
/*36646*/           OPC_EmitMergeInputChains1_0,
/*36647*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36650*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36653*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36656*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36659*/           OPC_EmitInteger, MVT::i1, 0, 
/*36662*/           OPC_EmitInteger, MVT::i1, 0, 
/*36665*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36668*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36671*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36688*/         /*SwitchType*/ 42, MVT::v4f32,// ->36732
/*36690*/           OPC_EmitMergeInputChains1_0,
/*36691*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36694*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36697*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36700*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36703*/           OPC_EmitInteger, MVT::i1, 0, 
/*36706*/           OPC_EmitInteger, MVT::i1, 0, 
/*36709*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36712*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36715*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36732*/         0, // EndSwitchType
/*36733*/       /*Scope*/ 27|128,1/*155*/, /*->36890*/
/*36735*/         OPC_CheckChild2Type, MVT::v8f32,
/*36737*/         OPC_RecordChild3, // #2 = $rsrc
/*36738*/         OPC_CheckChild3Type, MVT::v8i32,
/*36740*/         OPC_RecordChild4, // #3 = $sampler
/*36741*/         OPC_RecordChild5, // #4 = $dmask
/*36742*/         OPC_RecordChild6, // #5 = $unorm
/*36743*/         OPC_RecordChild7, // #6 = $glc
/*36744*/         OPC_MoveChild, 8,
/*36746*/         OPC_RecordNode, // #7 = $slc
/*36747*/         OPC_MoveParent,
/*36748*/         OPC_MoveChild, 9,
/*36750*/         OPC_RecordNode, // #8 = $lwe
/*36751*/         OPC_MoveParent,
/*36752*/         OPC_MoveChild, 10,
/*36754*/         OPC_RecordNode, // #9 = $da
/*36755*/         OPC_MoveParent,
/*36756*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36801
/*36759*/           OPC_EmitMergeInputChains1_0,
/*36760*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36763*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36766*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36769*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36772*/           OPC_EmitInteger, MVT::i1, 0, 
/*36775*/           OPC_EmitInteger, MVT::i1, 0, 
/*36778*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36781*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36784*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36801*/         /*SwitchType*/ 42, MVT::v2f32,// ->36845
/*36803*/           OPC_EmitMergeInputChains1_0,
/*36804*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36807*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36810*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36813*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36816*/           OPC_EmitInteger, MVT::i1, 0, 
/*36819*/           OPC_EmitInteger, MVT::i1, 0, 
/*36822*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36825*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36828*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36845*/         /*SwitchType*/ 42, MVT::v4f32,// ->36889
/*36847*/           OPC_EmitMergeInputChains1_0,
/*36848*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36851*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36854*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36857*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36860*/           OPC_EmitInteger, MVT::i1, 0, 
/*36863*/           OPC_EmitInteger, MVT::i1, 0, 
/*36866*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36869*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36872*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36889*/         0, // EndSwitchType
/*36890*/       /*Scope*/ 27|128,1/*155*/, /*->37047*/
/*36892*/         OPC_CheckChild2Type, MVT::v16f32,
/*36894*/         OPC_RecordChild3, // #2 = $rsrc
/*36895*/         OPC_CheckChild3Type, MVT::v8i32,
/*36897*/         OPC_RecordChild4, // #3 = $sampler
/*36898*/         OPC_RecordChild5, // #4 = $dmask
/*36899*/         OPC_RecordChild6, // #5 = $unorm
/*36900*/         OPC_RecordChild7, // #6 = $glc
/*36901*/         OPC_MoveChild, 8,
/*36903*/         OPC_RecordNode, // #7 = $slc
/*36904*/         OPC_MoveParent,
/*36905*/         OPC_MoveChild, 9,
/*36907*/         OPC_RecordNode, // #8 = $lwe
/*36908*/         OPC_MoveParent,
/*36909*/         OPC_MoveChild, 10,
/*36911*/         OPC_RecordNode, // #9 = $da
/*36912*/         OPC_MoveParent,
/*36913*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36958
/*36916*/           OPC_EmitMergeInputChains1_0,
/*36917*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36920*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36923*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36926*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36929*/           OPC_EmitInteger, MVT::i1, 0, 
/*36932*/           OPC_EmitInteger, MVT::i1, 0, 
/*36935*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36938*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36941*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36958*/         /*SwitchType*/ 42, MVT::v2f32,// ->37002
/*36960*/           OPC_EmitMergeInputChains1_0,
/*36961*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36964*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36967*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36970*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36973*/           OPC_EmitInteger, MVT::i1, 0, 
/*36976*/           OPC_EmitInteger, MVT::i1, 0, 
/*36979*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36982*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36985*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37002*/         /*SwitchType*/ 42, MVT::v4f32,// ->37046
/*37004*/           OPC_EmitMergeInputChains1_0,
/*37005*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37008*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37011*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37014*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37017*/           OPC_EmitInteger, MVT::i1, 0, 
/*37020*/           OPC_EmitInteger, MVT::i1, 0, 
/*37023*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37026*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37029*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37046*/         0, // EndSwitchType
/*37047*/       0, /*End of Scope*/
/*37048*/     /*Scope*/ 23|128,6/*791*/, /*->37841*/
/*37050*/       OPC_CheckChild1Integer, 60|128,3/*444*/, 
/*37053*/       OPC_RecordChild2, // #1 = $addr
/*37054*/       OPC_Scope, 27|128,1/*155*/, /*->37212*/ // 5 children in Scope
/*37057*/         OPC_CheckChild2Type, MVT::f32,
/*37059*/         OPC_RecordChild3, // #2 = $rsrc
/*37060*/         OPC_CheckChild3Type, MVT::v8i32,
/*37062*/         OPC_RecordChild4, // #3 = $sampler
/*37063*/         OPC_RecordChild5, // #4 = $dmask
/*37064*/         OPC_RecordChild6, // #5 = $unorm
/*37065*/         OPC_RecordChild7, // #6 = $glc
/*37066*/         OPC_MoveChild, 8,
/*37068*/         OPC_RecordNode, // #7 = $slc
/*37069*/         OPC_MoveParent,
/*37070*/         OPC_MoveChild, 9,
/*37072*/         OPC_RecordNode, // #8 = $lwe
/*37073*/         OPC_MoveParent,
/*37074*/         OPC_MoveChild, 10,
/*37076*/         OPC_RecordNode, // #9 = $da
/*37077*/         OPC_MoveParent,
/*37078*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37123
/*37081*/           OPC_EmitMergeInputChains1_0,
/*37082*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37085*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37088*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37091*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37094*/           OPC_EmitInteger, MVT::i1, 0, 
/*37097*/           OPC_EmitInteger, MVT::i1, 0, 
/*37100*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37103*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37106*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37123*/         /*SwitchType*/ 42, MVT::v2f32,// ->37167
/*37125*/           OPC_EmitMergeInputChains1_0,
/*37126*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37129*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37132*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37135*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37138*/           OPC_EmitInteger, MVT::i1, 0, 
/*37141*/           OPC_EmitInteger, MVT::i1, 0, 
/*37144*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37147*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37150*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37167*/         /*SwitchType*/ 42, MVT::v4f32,// ->37211
/*37169*/           OPC_EmitMergeInputChains1_0,
/*37170*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37173*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37176*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37179*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37182*/           OPC_EmitInteger, MVT::i1, 0, 
/*37185*/           OPC_EmitInteger, MVT::i1, 0, 
/*37188*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37191*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37194*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37211*/         0, // EndSwitchType
/*37212*/       /*Scope*/ 27|128,1/*155*/, /*->37369*/
/*37214*/         OPC_CheckChild2Type, MVT::v2f32,
/*37216*/         OPC_RecordChild3, // #2 = $rsrc
/*37217*/         OPC_CheckChild3Type, MVT::v8i32,
/*37219*/         OPC_RecordChild4, // #3 = $sampler
/*37220*/         OPC_RecordChild5, // #4 = $dmask
/*37221*/         OPC_RecordChild6, // #5 = $unorm
/*37222*/         OPC_RecordChild7, // #6 = $glc
/*37223*/         OPC_MoveChild, 8,
/*37225*/         OPC_RecordNode, // #7 = $slc
/*37226*/         OPC_MoveParent,
/*37227*/         OPC_MoveChild, 9,
/*37229*/         OPC_RecordNode, // #8 = $lwe
/*37230*/         OPC_MoveParent,
/*37231*/         OPC_MoveChild, 10,
/*37233*/         OPC_RecordNode, // #9 = $da
/*37234*/         OPC_MoveParent,
/*37235*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37280
/*37238*/           OPC_EmitMergeInputChains1_0,
/*37239*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37242*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37245*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37248*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37251*/           OPC_EmitInteger, MVT::i1, 0, 
/*37254*/           OPC_EmitInteger, MVT::i1, 0, 
/*37257*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37260*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37263*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37280*/         /*SwitchType*/ 42, MVT::v2f32,// ->37324
/*37282*/           OPC_EmitMergeInputChains1_0,
/*37283*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37286*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37289*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37292*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37295*/           OPC_EmitInteger, MVT::i1, 0, 
/*37298*/           OPC_EmitInteger, MVT::i1, 0, 
/*37301*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37304*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37307*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37324*/         /*SwitchType*/ 42, MVT::v4f32,// ->37368
/*37326*/           OPC_EmitMergeInputChains1_0,
/*37327*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37330*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37333*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37336*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37339*/           OPC_EmitInteger, MVT::i1, 0, 
/*37342*/           OPC_EmitInteger, MVT::i1, 0, 
/*37345*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37348*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37351*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37368*/         0, // EndSwitchType
/*37369*/       /*Scope*/ 27|128,1/*155*/, /*->37526*/
/*37371*/         OPC_CheckChild2Type, MVT::v4f32,
/*37373*/         OPC_RecordChild3, // #2 = $rsrc
/*37374*/         OPC_CheckChild3Type, MVT::v8i32,
/*37376*/         OPC_RecordChild4, // #3 = $sampler
/*37377*/         OPC_RecordChild5, // #4 = $dmask
/*37378*/         OPC_RecordChild6, // #5 = $unorm
/*37379*/         OPC_RecordChild7, // #6 = $glc
/*37380*/         OPC_MoveChild, 8,
/*37382*/         OPC_RecordNode, // #7 = $slc
/*37383*/         OPC_MoveParent,
/*37384*/         OPC_MoveChild, 9,
/*37386*/         OPC_RecordNode, // #8 = $lwe
/*37387*/         OPC_MoveParent,
/*37388*/         OPC_MoveChild, 10,
/*37390*/         OPC_RecordNode, // #9 = $da
/*37391*/         OPC_MoveParent,
/*37392*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37437
/*37395*/           OPC_EmitMergeInputChains1_0,
/*37396*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37399*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37402*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37405*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37408*/           OPC_EmitInteger, MVT::i1, 0, 
/*37411*/           OPC_EmitInteger, MVT::i1, 0, 
/*37414*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37417*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37420*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37437*/         /*SwitchType*/ 42, MVT::v2f32,// ->37481
/*37439*/           OPC_EmitMergeInputChains1_0,
/*37440*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37443*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37446*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37449*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37452*/           OPC_EmitInteger, MVT::i1, 0, 
/*37455*/           OPC_EmitInteger, MVT::i1, 0, 
/*37458*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37461*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37464*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37481*/         /*SwitchType*/ 42, MVT::v4f32,// ->37525
/*37483*/           OPC_EmitMergeInputChains1_0,
/*37484*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37487*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37490*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37493*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37496*/           OPC_EmitInteger, MVT::i1, 0, 
/*37499*/           OPC_EmitInteger, MVT::i1, 0, 
/*37502*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37505*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37508*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37525*/         0, // EndSwitchType
/*37526*/       /*Scope*/ 27|128,1/*155*/, /*->37683*/
/*37528*/         OPC_CheckChild2Type, MVT::v8f32,
/*37530*/         OPC_RecordChild3, // #2 = $rsrc
/*37531*/         OPC_CheckChild3Type, MVT::v8i32,
/*37533*/         OPC_RecordChild4, // #3 = $sampler
/*37534*/         OPC_RecordChild5, // #4 = $dmask
/*37535*/         OPC_RecordChild6, // #5 = $unorm
/*37536*/         OPC_RecordChild7, // #6 = $glc
/*37537*/         OPC_MoveChild, 8,
/*37539*/         OPC_RecordNode, // #7 = $slc
/*37540*/         OPC_MoveParent,
/*37541*/         OPC_MoveChild, 9,
/*37543*/         OPC_RecordNode, // #8 = $lwe
/*37544*/         OPC_MoveParent,
/*37545*/         OPC_MoveChild, 10,
/*37547*/         OPC_RecordNode, // #9 = $da
/*37548*/         OPC_MoveParent,
/*37549*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37594
/*37552*/           OPC_EmitMergeInputChains1_0,
/*37553*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37556*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37559*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37562*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37565*/           OPC_EmitInteger, MVT::i1, 0, 
/*37568*/           OPC_EmitInteger, MVT::i1, 0, 
/*37571*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37574*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37577*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37594*/         /*SwitchType*/ 42, MVT::v2f32,// ->37638
/*37596*/           OPC_EmitMergeInputChains1_0,
/*37597*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37600*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37603*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37606*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37609*/           OPC_EmitInteger, MVT::i1, 0, 
/*37612*/           OPC_EmitInteger, MVT::i1, 0, 
/*37615*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37618*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37621*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37638*/         /*SwitchType*/ 42, MVT::v4f32,// ->37682
/*37640*/           OPC_EmitMergeInputChains1_0,
/*37641*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37644*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37647*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37650*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37653*/           OPC_EmitInteger, MVT::i1, 0, 
/*37656*/           OPC_EmitInteger, MVT::i1, 0, 
/*37659*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37662*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37665*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37682*/         0, // EndSwitchType
/*37683*/       /*Scope*/ 27|128,1/*155*/, /*->37840*/
/*37685*/         OPC_CheckChild2Type, MVT::v16f32,
/*37687*/         OPC_RecordChild3, // #2 = $rsrc
/*37688*/         OPC_CheckChild3Type, MVT::v8i32,
/*37690*/         OPC_RecordChild4, // #3 = $sampler
/*37691*/         OPC_RecordChild5, // #4 = $dmask
/*37692*/         OPC_RecordChild6, // #5 = $unorm
/*37693*/         OPC_RecordChild7, // #6 = $glc
/*37694*/         OPC_MoveChild, 8,
/*37696*/         OPC_RecordNode, // #7 = $slc
/*37697*/         OPC_MoveParent,
/*37698*/         OPC_MoveChild, 9,
/*37700*/         OPC_RecordNode, // #8 = $lwe
/*37701*/         OPC_MoveParent,
/*37702*/         OPC_MoveChild, 10,
/*37704*/         OPC_RecordNode, // #9 = $da
/*37705*/         OPC_MoveParent,
/*37706*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37751
/*37709*/           OPC_EmitMergeInputChains1_0,
/*37710*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37713*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37716*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37719*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37722*/           OPC_EmitInteger, MVT::i1, 0, 
/*37725*/           OPC_EmitInteger, MVT::i1, 0, 
/*37728*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37731*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37734*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37751*/         /*SwitchType*/ 42, MVT::v2f32,// ->37795
/*37753*/           OPC_EmitMergeInputChains1_0,
/*37754*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37757*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37760*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37763*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37766*/           OPC_EmitInteger, MVT::i1, 0, 
/*37769*/           OPC_EmitInteger, MVT::i1, 0, 
/*37772*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37775*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37778*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37795*/         /*SwitchType*/ 42, MVT::v4f32,// ->37839
/*37797*/           OPC_EmitMergeInputChains1_0,
/*37798*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37801*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37804*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37807*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37810*/           OPC_EmitInteger, MVT::i1, 0, 
/*37813*/           OPC_EmitInteger, MVT::i1, 0, 
/*37816*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37819*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37822*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37839*/         0, // EndSwitchType
/*37840*/       0, /*End of Scope*/
/*37841*/     /*Scope*/ 23|128,6/*791*/, /*->38634*/
/*37843*/       OPC_CheckChild1Integer, 39|128,3/*423*/, 
/*37846*/       OPC_RecordChild2, // #1 = $addr
/*37847*/       OPC_Scope, 27|128,1/*155*/, /*->38005*/ // 5 children in Scope
/*37850*/         OPC_CheckChild2Type, MVT::f32,
/*37852*/         OPC_RecordChild3, // #2 = $rsrc
/*37853*/         OPC_CheckChild3Type, MVT::v8i32,
/*37855*/         OPC_RecordChild4, // #3 = $sampler
/*37856*/         OPC_RecordChild5, // #4 = $dmask
/*37857*/         OPC_RecordChild6, // #5 = $unorm
/*37858*/         OPC_RecordChild7, // #6 = $glc
/*37859*/         OPC_MoveChild, 8,
/*37861*/         OPC_RecordNode, // #7 = $slc
/*37862*/         OPC_MoveParent,
/*37863*/         OPC_MoveChild, 9,
/*37865*/         OPC_RecordNode, // #8 = $lwe
/*37866*/         OPC_MoveParent,
/*37867*/         OPC_MoveChild, 10,
/*37869*/         OPC_RecordNode, // #9 = $da
/*37870*/         OPC_MoveParent,
/*37871*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37916
/*37874*/           OPC_EmitMergeInputChains1_0,
/*37875*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37878*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37881*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37884*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37887*/           OPC_EmitInteger, MVT::i1, 0, 
/*37890*/           OPC_EmitInteger, MVT::i1, 0, 
/*37893*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37896*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37899*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 423:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37916*/         /*SwitchType*/ 42, MVT::v2f32,// ->37960
/*37918*/           OPC_EmitMergeInputChains1_0,
/*37919*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37922*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37925*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37928*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37931*/           OPC_EmitInteger, MVT::i1, 0, 
/*37934*/           OPC_EmitInteger, MVT::i1, 0, 
/*37937*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37940*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37943*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 423:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37960*/         /*SwitchType*/ 42, MVT::v4f32,// ->38004
/*37962*/           OPC_EmitMergeInputChains1_0,
/*37963*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37966*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37969*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37972*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37975*/           OPC_EmitInteger, MVT::i1, 0, 
/*37978*/           OPC_EmitInteger, MVT::i1, 0, 
/*37981*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37984*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37987*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 423:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38004*/         0, // EndSwitchType
/*38005*/       /*Scope*/ 27|128,1/*155*/, /*->38162*/
/*38007*/         OPC_CheckChild2Type, MVT::v2f32,
/*38009*/         OPC_RecordChild3, // #2 = $rsrc
/*38010*/         OPC_CheckChild3Type, MVT::v8i32,
/*38012*/         OPC_RecordChild4, // #3 = $sampler
/*38013*/         OPC_RecordChild5, // #4 = $dmask
/*38014*/         OPC_RecordChild6, // #5 = $unorm
/*38015*/         OPC_RecordChild7, // #6 = $glc
/*38016*/         OPC_MoveChild, 8,
/*38018*/         OPC_RecordNode, // #7 = $slc
/*38019*/         OPC_MoveParent,
/*38020*/         OPC_MoveChild, 9,
/*38022*/         OPC_RecordNode, // #8 = $lwe
/*38023*/         OPC_MoveParent,
/*38024*/         OPC_MoveChild, 10,
/*38026*/         OPC_RecordNode, // #9 = $da
/*38027*/         OPC_MoveParent,
/*38028*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38073
/*38031*/           OPC_EmitMergeInputChains1_0,
/*38032*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38035*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38038*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38041*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38044*/           OPC_EmitInteger, MVT::i1, 0, 
/*38047*/           OPC_EmitInteger, MVT::i1, 0, 
/*38050*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38053*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38056*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 423:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38073*/         /*SwitchType*/ 42, MVT::v2f32,// ->38117
/*38075*/           OPC_EmitMergeInputChains1_0,
/*38076*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38079*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38082*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38085*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38088*/           OPC_EmitInteger, MVT::i1, 0, 
/*38091*/           OPC_EmitInteger, MVT::i1, 0, 
/*38094*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38097*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38100*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 423:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38117*/         /*SwitchType*/ 42, MVT::v4f32,// ->38161
/*38119*/           OPC_EmitMergeInputChains1_0,
/*38120*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38123*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38126*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38129*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38132*/           OPC_EmitInteger, MVT::i1, 0, 
/*38135*/           OPC_EmitInteger, MVT::i1, 0, 
/*38138*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38141*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38144*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 423:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38161*/         0, // EndSwitchType
/*38162*/       /*Scope*/ 27|128,1/*155*/, /*->38319*/
/*38164*/         OPC_CheckChild2Type, MVT::v4f32,
/*38166*/         OPC_RecordChild3, // #2 = $rsrc
/*38167*/         OPC_CheckChild3Type, MVT::v8i32,
/*38169*/         OPC_RecordChild4, // #3 = $sampler
/*38170*/         OPC_RecordChild5, // #4 = $dmask
/*38171*/         OPC_RecordChild6, // #5 = $unorm
/*38172*/         OPC_RecordChild7, // #6 = $glc
/*38173*/         OPC_MoveChild, 8,
/*38175*/         OPC_RecordNode, // #7 = $slc
/*38176*/         OPC_MoveParent,
/*38177*/         OPC_MoveChild, 9,
/*38179*/         OPC_RecordNode, // #8 = $lwe
/*38180*/         OPC_MoveParent,
/*38181*/         OPC_MoveChild, 10,
/*38183*/         OPC_RecordNode, // #9 = $da
/*38184*/         OPC_MoveParent,
/*38185*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38230
/*38188*/           OPC_EmitMergeInputChains1_0,
/*38189*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38192*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38195*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38198*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38201*/           OPC_EmitInteger, MVT::i1, 0, 
/*38204*/           OPC_EmitInteger, MVT::i1, 0, 
/*38207*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38210*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38213*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 423:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38230*/         /*SwitchType*/ 42, MVT::v2f32,// ->38274
/*38232*/           OPC_EmitMergeInputChains1_0,
/*38233*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38236*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38239*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38242*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38245*/           OPC_EmitInteger, MVT::i1, 0, 
/*38248*/           OPC_EmitInteger, MVT::i1, 0, 
/*38251*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38254*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38257*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 423:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38274*/         /*SwitchType*/ 42, MVT::v4f32,// ->38318
/*38276*/           OPC_EmitMergeInputChains1_0,
/*38277*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38280*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38283*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38286*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38289*/           OPC_EmitInteger, MVT::i1, 0, 
/*38292*/           OPC_EmitInteger, MVT::i1, 0, 
/*38295*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38298*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38301*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 423:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38318*/         0, // EndSwitchType
/*38319*/       /*Scope*/ 27|128,1/*155*/, /*->38476*/
/*38321*/         OPC_CheckChild2Type, MVT::v8f32,
/*38323*/         OPC_RecordChild3, // #2 = $rsrc
/*38324*/         OPC_CheckChild3Type, MVT::v8i32,
/*38326*/         OPC_RecordChild4, // #3 = $sampler
/*38327*/         OPC_RecordChild5, // #4 = $dmask
/*38328*/         OPC_RecordChild6, // #5 = $unorm
/*38329*/         OPC_RecordChild7, // #6 = $glc
/*38330*/         OPC_MoveChild, 8,
/*38332*/         OPC_RecordNode, // #7 = $slc
/*38333*/         OPC_MoveParent,
/*38334*/         OPC_MoveChild, 9,
/*38336*/         OPC_RecordNode, // #8 = $lwe
/*38337*/         OPC_MoveParent,
/*38338*/         OPC_MoveChild, 10,
/*38340*/         OPC_RecordNode, // #9 = $da
/*38341*/         OPC_MoveParent,
/*38342*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38387
/*38345*/           OPC_EmitMergeInputChains1_0,
/*38346*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38349*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38352*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38355*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38358*/           OPC_EmitInteger, MVT::i1, 0, 
/*38361*/           OPC_EmitInteger, MVT::i1, 0, 
/*38364*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38367*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38370*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 423:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38387*/         /*SwitchType*/ 42, MVT::v2f32,// ->38431
/*38389*/           OPC_EmitMergeInputChains1_0,
/*38390*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38393*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38396*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38399*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38402*/           OPC_EmitInteger, MVT::i1, 0, 
/*38405*/           OPC_EmitInteger, MVT::i1, 0, 
/*38408*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38411*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38414*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 423:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38431*/         /*SwitchType*/ 42, MVT::v4f32,// ->38475
/*38433*/           OPC_EmitMergeInputChains1_0,
/*38434*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38437*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38440*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38443*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38446*/           OPC_EmitInteger, MVT::i1, 0, 
/*38449*/           OPC_EmitInteger, MVT::i1, 0, 
/*38452*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38455*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38458*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 423:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38475*/         0, // EndSwitchType
/*38476*/       /*Scope*/ 27|128,1/*155*/, /*->38633*/
/*38478*/         OPC_CheckChild2Type, MVT::v16f32,
/*38480*/         OPC_RecordChild3, // #2 = $rsrc
/*38481*/         OPC_CheckChild3Type, MVT::v8i32,
/*38483*/         OPC_RecordChild4, // #3 = $sampler
/*38484*/         OPC_RecordChild5, // #4 = $dmask
/*38485*/         OPC_RecordChild6, // #5 = $unorm
/*38486*/         OPC_RecordChild7, // #6 = $glc
/*38487*/         OPC_MoveChild, 8,
/*38489*/         OPC_RecordNode, // #7 = $slc
/*38490*/         OPC_MoveParent,
/*38491*/         OPC_MoveChild, 9,
/*38493*/         OPC_RecordNode, // #8 = $lwe
/*38494*/         OPC_MoveParent,
/*38495*/         OPC_MoveChild, 10,
/*38497*/         OPC_RecordNode, // #9 = $da
/*38498*/         OPC_MoveParent,
/*38499*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38544
/*38502*/           OPC_EmitMergeInputChains1_0,
/*38503*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38506*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38509*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38512*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38515*/           OPC_EmitInteger, MVT::i1, 0, 
/*38518*/           OPC_EmitInteger, MVT::i1, 0, 
/*38521*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38524*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38527*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 423:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38544*/         /*SwitchType*/ 42, MVT::v2f32,// ->38588
/*38546*/           OPC_EmitMergeInputChains1_0,
/*38547*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38550*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38553*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38556*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38559*/           OPC_EmitInteger, MVT::i1, 0, 
/*38562*/           OPC_EmitInteger, MVT::i1, 0, 
/*38565*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38568*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38571*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 423:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38588*/         /*SwitchType*/ 42, MVT::v4f32,// ->38632
/*38590*/           OPC_EmitMergeInputChains1_0,
/*38591*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38594*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38597*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38600*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38603*/           OPC_EmitInteger, MVT::i1, 0, 
/*38606*/           OPC_EmitInteger, MVT::i1, 0, 
/*38609*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38612*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38615*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 423:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38632*/         0, // EndSwitchType
/*38633*/       0, /*End of Scope*/
/*38634*/     /*Scope*/ 23|128,6/*791*/, /*->39427*/
/*38636*/       OPC_CheckChild1Integer, 48|128,3/*432*/, 
/*38639*/       OPC_RecordChild2, // #1 = $addr
/*38640*/       OPC_Scope, 27|128,1/*155*/, /*->38798*/ // 5 children in Scope
/*38643*/         OPC_CheckChild2Type, MVT::f32,
/*38645*/         OPC_RecordChild3, // #2 = $rsrc
/*38646*/         OPC_CheckChild3Type, MVT::v8i32,
/*38648*/         OPC_RecordChild4, // #3 = $sampler
/*38649*/         OPC_RecordChild5, // #4 = $dmask
/*38650*/         OPC_RecordChild6, // #5 = $unorm
/*38651*/         OPC_RecordChild7, // #6 = $glc
/*38652*/         OPC_MoveChild, 8,
/*38654*/         OPC_RecordNode, // #7 = $slc
/*38655*/         OPC_MoveParent,
/*38656*/         OPC_MoveChild, 9,
/*38658*/         OPC_RecordNode, // #8 = $lwe
/*38659*/         OPC_MoveParent,
/*38660*/         OPC_MoveChild, 10,
/*38662*/         OPC_RecordNode, // #9 = $da
/*38663*/         OPC_MoveParent,
/*38664*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38709
/*38667*/           OPC_EmitMergeInputChains1_0,
/*38668*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38671*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38674*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38677*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38680*/           OPC_EmitInteger, MVT::i1, 0, 
/*38683*/           OPC_EmitInteger, MVT::i1, 0, 
/*38686*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38689*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38692*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38709*/         /*SwitchType*/ 42, MVT::v2f32,// ->38753
/*38711*/           OPC_EmitMergeInputChains1_0,
/*38712*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38715*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38718*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38721*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38724*/           OPC_EmitInteger, MVT::i1, 0, 
/*38727*/           OPC_EmitInteger, MVT::i1, 0, 
/*38730*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38733*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38736*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38753*/         /*SwitchType*/ 42, MVT::v4f32,// ->38797
/*38755*/           OPC_EmitMergeInputChains1_0,
/*38756*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38759*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38762*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38765*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38768*/           OPC_EmitInteger, MVT::i1, 0, 
/*38771*/           OPC_EmitInteger, MVT::i1, 0, 
/*38774*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38777*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38780*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38797*/         0, // EndSwitchType
/*38798*/       /*Scope*/ 27|128,1/*155*/, /*->38955*/
/*38800*/         OPC_CheckChild2Type, MVT::v2f32,
/*38802*/         OPC_RecordChild3, // #2 = $rsrc
/*38803*/         OPC_CheckChild3Type, MVT::v8i32,
/*38805*/         OPC_RecordChild4, // #3 = $sampler
/*38806*/         OPC_RecordChild5, // #4 = $dmask
/*38807*/         OPC_RecordChild6, // #5 = $unorm
/*38808*/         OPC_RecordChild7, // #6 = $glc
/*38809*/         OPC_MoveChild, 8,
/*38811*/         OPC_RecordNode, // #7 = $slc
/*38812*/         OPC_MoveParent,
/*38813*/         OPC_MoveChild, 9,
/*38815*/         OPC_RecordNode, // #8 = $lwe
/*38816*/         OPC_MoveParent,
/*38817*/         OPC_MoveChild, 10,
/*38819*/         OPC_RecordNode, // #9 = $da
/*38820*/         OPC_MoveParent,
/*38821*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38866
/*38824*/           OPC_EmitMergeInputChains1_0,
/*38825*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38828*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38831*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38834*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38837*/           OPC_EmitInteger, MVT::i1, 0, 
/*38840*/           OPC_EmitInteger, MVT::i1, 0, 
/*38843*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38846*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38849*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38866*/         /*SwitchType*/ 42, MVT::v2f32,// ->38910
/*38868*/           OPC_EmitMergeInputChains1_0,
/*38869*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38872*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38875*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38878*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38881*/           OPC_EmitInteger, MVT::i1, 0, 
/*38884*/           OPC_EmitInteger, MVT::i1, 0, 
/*38887*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38890*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38893*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38910*/         /*SwitchType*/ 42, MVT::v4f32,// ->38954
/*38912*/           OPC_EmitMergeInputChains1_0,
/*38913*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38916*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38919*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38922*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38925*/           OPC_EmitInteger, MVT::i1, 0, 
/*38928*/           OPC_EmitInteger, MVT::i1, 0, 
/*38931*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38934*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38937*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38954*/         0, // EndSwitchType
/*38955*/       /*Scope*/ 27|128,1/*155*/, /*->39112*/
/*38957*/         OPC_CheckChild2Type, MVT::v4f32,
/*38959*/         OPC_RecordChild3, // #2 = $rsrc
/*38960*/         OPC_CheckChild3Type, MVT::v8i32,
/*38962*/         OPC_RecordChild4, // #3 = $sampler
/*38963*/         OPC_RecordChild5, // #4 = $dmask
/*38964*/         OPC_RecordChild6, // #5 = $unorm
/*38965*/         OPC_RecordChild7, // #6 = $glc
/*38966*/         OPC_MoveChild, 8,
/*38968*/         OPC_RecordNode, // #7 = $slc
/*38969*/         OPC_MoveParent,
/*38970*/         OPC_MoveChild, 9,
/*38972*/         OPC_RecordNode, // #8 = $lwe
/*38973*/         OPC_MoveParent,
/*38974*/         OPC_MoveChild, 10,
/*38976*/         OPC_RecordNode, // #9 = $da
/*38977*/         OPC_MoveParent,
/*38978*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39023
/*38981*/           OPC_EmitMergeInputChains1_0,
/*38982*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38985*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38988*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38991*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38994*/           OPC_EmitInteger, MVT::i1, 0, 
/*38997*/           OPC_EmitInteger, MVT::i1, 0, 
/*39000*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39003*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39006*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39023*/         /*SwitchType*/ 42, MVT::v2f32,// ->39067
/*39025*/           OPC_EmitMergeInputChains1_0,
/*39026*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39029*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39032*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39035*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39038*/           OPC_EmitInteger, MVT::i1, 0, 
/*39041*/           OPC_EmitInteger, MVT::i1, 0, 
/*39044*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39047*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39050*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39067*/         /*SwitchType*/ 42, MVT::v4f32,// ->39111
/*39069*/           OPC_EmitMergeInputChains1_0,
/*39070*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39073*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39076*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39079*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39082*/           OPC_EmitInteger, MVT::i1, 0, 
/*39085*/           OPC_EmitInteger, MVT::i1, 0, 
/*39088*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39091*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39094*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39111*/         0, // EndSwitchType
/*39112*/       /*Scope*/ 27|128,1/*155*/, /*->39269*/
/*39114*/         OPC_CheckChild2Type, MVT::v8f32,
/*39116*/         OPC_RecordChild3, // #2 = $rsrc
/*39117*/         OPC_CheckChild3Type, MVT::v8i32,
/*39119*/         OPC_RecordChild4, // #3 = $sampler
/*39120*/         OPC_RecordChild5, // #4 = $dmask
/*39121*/         OPC_RecordChild6, // #5 = $unorm
/*39122*/         OPC_RecordChild7, // #6 = $glc
/*39123*/         OPC_MoveChild, 8,
/*39125*/         OPC_RecordNode, // #7 = $slc
/*39126*/         OPC_MoveParent,
/*39127*/         OPC_MoveChild, 9,
/*39129*/         OPC_RecordNode, // #8 = $lwe
/*39130*/         OPC_MoveParent,
/*39131*/         OPC_MoveChild, 10,
/*39133*/         OPC_RecordNode, // #9 = $da
/*39134*/         OPC_MoveParent,
/*39135*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39180
/*39138*/           OPC_EmitMergeInputChains1_0,
/*39139*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39142*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39145*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39148*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39151*/           OPC_EmitInteger, MVT::i1, 0, 
/*39154*/           OPC_EmitInteger, MVT::i1, 0, 
/*39157*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39160*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39163*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39180*/         /*SwitchType*/ 42, MVT::v2f32,// ->39224
/*39182*/           OPC_EmitMergeInputChains1_0,
/*39183*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39186*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39189*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39192*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39195*/           OPC_EmitInteger, MVT::i1, 0, 
/*39198*/           OPC_EmitInteger, MVT::i1, 0, 
/*39201*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39204*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39207*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39224*/         /*SwitchType*/ 42, MVT::v4f32,// ->39268
/*39226*/           OPC_EmitMergeInputChains1_0,
/*39227*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39230*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39233*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39236*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39239*/           OPC_EmitInteger, MVT::i1, 0, 
/*39242*/           OPC_EmitInteger, MVT::i1, 0, 
/*39245*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39248*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39251*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39268*/         0, // EndSwitchType
/*39269*/       /*Scope*/ 27|128,1/*155*/, /*->39426*/
/*39271*/         OPC_CheckChild2Type, MVT::v16f32,
/*39273*/         OPC_RecordChild3, // #2 = $rsrc
/*39274*/         OPC_CheckChild3Type, MVT::v8i32,
/*39276*/         OPC_RecordChild4, // #3 = $sampler
/*39277*/         OPC_RecordChild5, // #4 = $dmask
/*39278*/         OPC_RecordChild6, // #5 = $unorm
/*39279*/         OPC_RecordChild7, // #6 = $glc
/*39280*/         OPC_MoveChild, 8,
/*39282*/         OPC_RecordNode, // #7 = $slc
/*39283*/         OPC_MoveParent,
/*39284*/         OPC_MoveChild, 9,
/*39286*/         OPC_RecordNode, // #8 = $lwe
/*39287*/         OPC_MoveParent,
/*39288*/         OPC_MoveChild, 10,
/*39290*/         OPC_RecordNode, // #9 = $da
/*39291*/         OPC_MoveParent,
/*39292*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39337
/*39295*/           OPC_EmitMergeInputChains1_0,
/*39296*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39299*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39302*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39305*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39308*/           OPC_EmitInteger, MVT::i1, 0, 
/*39311*/           OPC_EmitInteger, MVT::i1, 0, 
/*39314*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39317*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39320*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39337*/         /*SwitchType*/ 42, MVT::v2f32,// ->39381
/*39339*/           OPC_EmitMergeInputChains1_0,
/*39340*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39343*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39346*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39349*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39352*/           OPC_EmitInteger, MVT::i1, 0, 
/*39355*/           OPC_EmitInteger, MVT::i1, 0, 
/*39358*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39361*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39364*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39381*/         /*SwitchType*/ 42, MVT::v4f32,// ->39425
/*39383*/           OPC_EmitMergeInputChains1_0,
/*39384*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39387*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39390*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39393*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39396*/           OPC_EmitInteger, MVT::i1, 0, 
/*39399*/           OPC_EmitInteger, MVT::i1, 0, 
/*39402*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39405*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39408*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39425*/         0, // EndSwitchType
/*39426*/       0, /*End of Scope*/
/*39427*/     /*Scope*/ 23|128,6/*791*/, /*->40220*/
/*39429*/       OPC_CheckChild1Integer, 50|128,3/*434*/, 
/*39432*/       OPC_RecordChild2, // #1 = $addr
/*39433*/       OPC_Scope, 27|128,1/*155*/, /*->39591*/ // 5 children in Scope
/*39436*/         OPC_CheckChild2Type, MVT::f32,
/*39438*/         OPC_RecordChild3, // #2 = $rsrc
/*39439*/         OPC_CheckChild3Type, MVT::v8i32,
/*39441*/         OPC_RecordChild4, // #3 = $sampler
/*39442*/         OPC_RecordChild5, // #4 = $dmask
/*39443*/         OPC_RecordChild6, // #5 = $unorm
/*39444*/         OPC_RecordChild7, // #6 = $glc
/*39445*/         OPC_MoveChild, 8,
/*39447*/         OPC_RecordNode, // #7 = $slc
/*39448*/         OPC_MoveParent,
/*39449*/         OPC_MoveChild, 9,
/*39451*/         OPC_RecordNode, // #8 = $lwe
/*39452*/         OPC_MoveParent,
/*39453*/         OPC_MoveChild, 10,
/*39455*/         OPC_RecordNode, // #9 = $da
/*39456*/         OPC_MoveParent,
/*39457*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39502
/*39460*/           OPC_EmitMergeInputChains1_0,
/*39461*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39464*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39467*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39470*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39473*/           OPC_EmitInteger, MVT::i1, 0, 
/*39476*/           OPC_EmitInteger, MVT::i1, 0, 
/*39479*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39482*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39485*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39502*/         /*SwitchType*/ 42, MVT::v2f32,// ->39546
/*39504*/           OPC_EmitMergeInputChains1_0,
/*39505*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39508*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39511*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39514*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39517*/           OPC_EmitInteger, MVT::i1, 0, 
/*39520*/           OPC_EmitInteger, MVT::i1, 0, 
/*39523*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39526*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39529*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39546*/         /*SwitchType*/ 42, MVT::v4f32,// ->39590
/*39548*/           OPC_EmitMergeInputChains1_0,
/*39549*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39552*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39555*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39558*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39561*/           OPC_EmitInteger, MVT::i1, 0, 
/*39564*/           OPC_EmitInteger, MVT::i1, 0, 
/*39567*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39570*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39573*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39590*/         0, // EndSwitchType
/*39591*/       /*Scope*/ 27|128,1/*155*/, /*->39748*/
/*39593*/         OPC_CheckChild2Type, MVT::v2f32,
/*39595*/         OPC_RecordChild3, // #2 = $rsrc
/*39596*/         OPC_CheckChild3Type, MVT::v8i32,
/*39598*/         OPC_RecordChild4, // #3 = $sampler
/*39599*/         OPC_RecordChild5, // #4 = $dmask
/*39600*/         OPC_RecordChild6, // #5 = $unorm
/*39601*/         OPC_RecordChild7, // #6 = $glc
/*39602*/         OPC_MoveChild, 8,
/*39604*/         OPC_RecordNode, // #7 = $slc
/*39605*/         OPC_MoveParent,
/*39606*/         OPC_MoveChild, 9,
/*39608*/         OPC_RecordNode, // #8 = $lwe
/*39609*/         OPC_MoveParent,
/*39610*/         OPC_MoveChild, 10,
/*39612*/         OPC_RecordNode, // #9 = $da
/*39613*/         OPC_MoveParent,
/*39614*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39659
/*39617*/           OPC_EmitMergeInputChains1_0,
/*39618*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39621*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39624*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39627*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39630*/           OPC_EmitInteger, MVT::i1, 0, 
/*39633*/           OPC_EmitInteger, MVT::i1, 0, 
/*39636*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39639*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39642*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39659*/         /*SwitchType*/ 42, MVT::v2f32,// ->39703
/*39661*/           OPC_EmitMergeInputChains1_0,
/*39662*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39665*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39668*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39671*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39674*/           OPC_EmitInteger, MVT::i1, 0, 
/*39677*/           OPC_EmitInteger, MVT::i1, 0, 
/*39680*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39683*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39686*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39703*/         /*SwitchType*/ 42, MVT::v4f32,// ->39747
/*39705*/           OPC_EmitMergeInputChains1_0,
/*39706*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39709*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39712*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39715*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39718*/           OPC_EmitInteger, MVT::i1, 0, 
/*39721*/           OPC_EmitInteger, MVT::i1, 0, 
/*39724*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39727*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39730*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39747*/         0, // EndSwitchType
/*39748*/       /*Scope*/ 27|128,1/*155*/, /*->39905*/
/*39750*/         OPC_CheckChild2Type, MVT::v4f32,
/*39752*/         OPC_RecordChild3, // #2 = $rsrc
/*39753*/         OPC_CheckChild3Type, MVT::v8i32,
/*39755*/         OPC_RecordChild4, // #3 = $sampler
/*39756*/         OPC_RecordChild5, // #4 = $dmask
/*39757*/         OPC_RecordChild6, // #5 = $unorm
/*39758*/         OPC_RecordChild7, // #6 = $glc
/*39759*/         OPC_MoveChild, 8,
/*39761*/         OPC_RecordNode, // #7 = $slc
/*39762*/         OPC_MoveParent,
/*39763*/         OPC_MoveChild, 9,
/*39765*/         OPC_RecordNode, // #8 = $lwe
/*39766*/         OPC_MoveParent,
/*39767*/         OPC_MoveChild, 10,
/*39769*/         OPC_RecordNode, // #9 = $da
/*39770*/         OPC_MoveParent,
/*39771*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39816
/*39774*/           OPC_EmitMergeInputChains1_0,
/*39775*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39778*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39781*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39784*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39787*/           OPC_EmitInteger, MVT::i1, 0, 
/*39790*/           OPC_EmitInteger, MVT::i1, 0, 
/*39793*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39796*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39799*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39816*/         /*SwitchType*/ 42, MVT::v2f32,// ->39860
/*39818*/           OPC_EmitMergeInputChains1_0,
/*39819*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39822*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39825*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39828*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39831*/           OPC_EmitInteger, MVT::i1, 0, 
/*39834*/           OPC_EmitInteger, MVT::i1, 0, 
/*39837*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39840*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39843*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39860*/         /*SwitchType*/ 42, MVT::v4f32,// ->39904
/*39862*/           OPC_EmitMergeInputChains1_0,
/*39863*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39866*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39869*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39872*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39875*/           OPC_EmitInteger, MVT::i1, 0, 
/*39878*/           OPC_EmitInteger, MVT::i1, 0, 
/*39881*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39884*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39887*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39904*/         0, // EndSwitchType
/*39905*/       /*Scope*/ 27|128,1/*155*/, /*->40062*/
/*39907*/         OPC_CheckChild2Type, MVT::v8f32,
/*39909*/         OPC_RecordChild3, // #2 = $rsrc
/*39910*/         OPC_CheckChild3Type, MVT::v8i32,
/*39912*/         OPC_RecordChild4, // #3 = $sampler
/*39913*/         OPC_RecordChild5, // #4 = $dmask
/*39914*/         OPC_RecordChild6, // #5 = $unorm
/*39915*/         OPC_RecordChild7, // #6 = $glc
/*39916*/         OPC_MoveChild, 8,
/*39918*/         OPC_RecordNode, // #7 = $slc
/*39919*/         OPC_MoveParent,
/*39920*/         OPC_MoveChild, 9,
/*39922*/         OPC_RecordNode, // #8 = $lwe
/*39923*/         OPC_MoveParent,
/*39924*/         OPC_MoveChild, 10,
/*39926*/         OPC_RecordNode, // #9 = $da
/*39927*/         OPC_MoveParent,
/*39928*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39973
/*39931*/           OPC_EmitMergeInputChains1_0,
/*39932*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39935*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39938*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39941*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39944*/           OPC_EmitInteger, MVT::i1, 0, 
/*39947*/           OPC_EmitInteger, MVT::i1, 0, 
/*39950*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39953*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39956*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39973*/         /*SwitchType*/ 42, MVT::v2f32,// ->40017
/*39975*/           OPC_EmitMergeInputChains1_0,
/*39976*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39979*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39982*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39985*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39988*/           OPC_EmitInteger, MVT::i1, 0, 
/*39991*/           OPC_EmitInteger, MVT::i1, 0, 
/*39994*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39997*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40000*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40017*/         /*SwitchType*/ 42, MVT::v4f32,// ->40061
/*40019*/           OPC_EmitMergeInputChains1_0,
/*40020*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40023*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40026*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40029*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40032*/           OPC_EmitInteger, MVT::i1, 0, 
/*40035*/           OPC_EmitInteger, MVT::i1, 0, 
/*40038*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40041*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40044*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40061*/         0, // EndSwitchType
/*40062*/       /*Scope*/ 27|128,1/*155*/, /*->40219*/
/*40064*/         OPC_CheckChild2Type, MVT::v16f32,
/*40066*/         OPC_RecordChild3, // #2 = $rsrc
/*40067*/         OPC_CheckChild3Type, MVT::v8i32,
/*40069*/         OPC_RecordChild4, // #3 = $sampler
/*40070*/         OPC_RecordChild5, // #4 = $dmask
/*40071*/         OPC_RecordChild6, // #5 = $unorm
/*40072*/         OPC_RecordChild7, // #6 = $glc
/*40073*/         OPC_MoveChild, 8,
/*40075*/         OPC_RecordNode, // #7 = $slc
/*40076*/         OPC_MoveParent,
/*40077*/         OPC_MoveChild, 9,
/*40079*/         OPC_RecordNode, // #8 = $lwe
/*40080*/         OPC_MoveParent,
/*40081*/         OPC_MoveChild, 10,
/*40083*/         OPC_RecordNode, // #9 = $da
/*40084*/         OPC_MoveParent,
/*40085*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40130
/*40088*/           OPC_EmitMergeInputChains1_0,
/*40089*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40092*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40095*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40098*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40101*/           OPC_EmitInteger, MVT::i1, 0, 
/*40104*/           OPC_EmitInteger, MVT::i1, 0, 
/*40107*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40110*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40113*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40130*/         /*SwitchType*/ 42, MVT::v2f32,// ->40174
/*40132*/           OPC_EmitMergeInputChains1_0,
/*40133*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40136*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40139*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40142*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40145*/           OPC_EmitInteger, MVT::i1, 0, 
/*40148*/           OPC_EmitInteger, MVT::i1, 0, 
/*40151*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40154*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40157*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40174*/         /*SwitchType*/ 42, MVT::v4f32,// ->40218
/*40176*/           OPC_EmitMergeInputChains1_0,
/*40177*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40180*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40183*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40186*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40189*/           OPC_EmitInteger, MVT::i1, 0, 
/*40192*/           OPC_EmitInteger, MVT::i1, 0, 
/*40195*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40198*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40201*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40218*/         0, // EndSwitchType
/*40219*/       0, /*End of Scope*/
/*40220*/     /*Scope*/ 23|128,6/*791*/, /*->41013*/
/*40222*/       OPC_CheckChild1Integer, 51|128,3/*435*/, 
/*40225*/       OPC_RecordChild2, // #1 = $addr
/*40226*/       OPC_Scope, 27|128,1/*155*/, /*->40384*/ // 5 children in Scope
/*40229*/         OPC_CheckChild2Type, MVT::f32,
/*40231*/         OPC_RecordChild3, // #2 = $rsrc
/*40232*/         OPC_CheckChild3Type, MVT::v8i32,
/*40234*/         OPC_RecordChild4, // #3 = $sampler
/*40235*/         OPC_RecordChild5, // #4 = $dmask
/*40236*/         OPC_RecordChild6, // #5 = $unorm
/*40237*/         OPC_RecordChild7, // #6 = $glc
/*40238*/         OPC_MoveChild, 8,
/*40240*/         OPC_RecordNode, // #7 = $slc
/*40241*/         OPC_MoveParent,
/*40242*/         OPC_MoveChild, 9,
/*40244*/         OPC_RecordNode, // #8 = $lwe
/*40245*/         OPC_MoveParent,
/*40246*/         OPC_MoveChild, 10,
/*40248*/         OPC_RecordNode, // #9 = $da
/*40249*/         OPC_MoveParent,
/*40250*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40295
/*40253*/           OPC_EmitMergeInputChains1_0,
/*40254*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40257*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40260*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40263*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40266*/           OPC_EmitInteger, MVT::i1, 0, 
/*40269*/           OPC_EmitInteger, MVT::i1, 0, 
/*40272*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40275*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40278*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40295*/         /*SwitchType*/ 42, MVT::v2f32,// ->40339
/*40297*/           OPC_EmitMergeInputChains1_0,
/*40298*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40301*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40304*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40307*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40310*/           OPC_EmitInteger, MVT::i1, 0, 
/*40313*/           OPC_EmitInteger, MVT::i1, 0, 
/*40316*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40319*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40322*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40339*/         /*SwitchType*/ 42, MVT::v4f32,// ->40383
/*40341*/           OPC_EmitMergeInputChains1_0,
/*40342*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40345*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40348*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40351*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40354*/           OPC_EmitInteger, MVT::i1, 0, 
/*40357*/           OPC_EmitInteger, MVT::i1, 0, 
/*40360*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40363*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40366*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40383*/         0, // EndSwitchType
/*40384*/       /*Scope*/ 27|128,1/*155*/, /*->40541*/
/*40386*/         OPC_CheckChild2Type, MVT::v2f32,
/*40388*/         OPC_RecordChild3, // #2 = $rsrc
/*40389*/         OPC_CheckChild3Type, MVT::v8i32,
/*40391*/         OPC_RecordChild4, // #3 = $sampler
/*40392*/         OPC_RecordChild5, // #4 = $dmask
/*40393*/         OPC_RecordChild6, // #5 = $unorm
/*40394*/         OPC_RecordChild7, // #6 = $glc
/*40395*/         OPC_MoveChild, 8,
/*40397*/         OPC_RecordNode, // #7 = $slc
/*40398*/         OPC_MoveParent,
/*40399*/         OPC_MoveChild, 9,
/*40401*/         OPC_RecordNode, // #8 = $lwe
/*40402*/         OPC_MoveParent,
/*40403*/         OPC_MoveChild, 10,
/*40405*/         OPC_RecordNode, // #9 = $da
/*40406*/         OPC_MoveParent,
/*40407*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40452
/*40410*/           OPC_EmitMergeInputChains1_0,
/*40411*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40414*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40417*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40420*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40423*/           OPC_EmitInteger, MVT::i1, 0, 
/*40426*/           OPC_EmitInteger, MVT::i1, 0, 
/*40429*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40432*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40435*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40452*/         /*SwitchType*/ 42, MVT::v2f32,// ->40496
/*40454*/           OPC_EmitMergeInputChains1_0,
/*40455*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40458*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40461*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40464*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40467*/           OPC_EmitInteger, MVT::i1, 0, 
/*40470*/           OPC_EmitInteger, MVT::i1, 0, 
/*40473*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40476*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40479*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40496*/         /*SwitchType*/ 42, MVT::v4f32,// ->40540
/*40498*/           OPC_EmitMergeInputChains1_0,
/*40499*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40502*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40505*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40508*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40511*/           OPC_EmitInteger, MVT::i1, 0, 
/*40514*/           OPC_EmitInteger, MVT::i1, 0, 
/*40517*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40520*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40523*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40540*/         0, // EndSwitchType
/*40541*/       /*Scope*/ 27|128,1/*155*/, /*->40698*/
/*40543*/         OPC_CheckChild2Type, MVT::v4f32,
/*40545*/         OPC_RecordChild3, // #2 = $rsrc
/*40546*/         OPC_CheckChild3Type, MVT::v8i32,
/*40548*/         OPC_RecordChild4, // #3 = $sampler
/*40549*/         OPC_RecordChild5, // #4 = $dmask
/*40550*/         OPC_RecordChild6, // #5 = $unorm
/*40551*/         OPC_RecordChild7, // #6 = $glc
/*40552*/         OPC_MoveChild, 8,
/*40554*/         OPC_RecordNode, // #7 = $slc
/*40555*/         OPC_MoveParent,
/*40556*/         OPC_MoveChild, 9,
/*40558*/         OPC_RecordNode, // #8 = $lwe
/*40559*/         OPC_MoveParent,
/*40560*/         OPC_MoveChild, 10,
/*40562*/         OPC_RecordNode, // #9 = $da
/*40563*/         OPC_MoveParent,
/*40564*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40609
/*40567*/           OPC_EmitMergeInputChains1_0,
/*40568*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40571*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40574*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40577*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40580*/           OPC_EmitInteger, MVT::i1, 0, 
/*40583*/           OPC_EmitInteger, MVT::i1, 0, 
/*40586*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40589*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40592*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40609*/         /*SwitchType*/ 42, MVT::v2f32,// ->40653
/*40611*/           OPC_EmitMergeInputChains1_0,
/*40612*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40615*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40618*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40621*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40624*/           OPC_EmitInteger, MVT::i1, 0, 
/*40627*/           OPC_EmitInteger, MVT::i1, 0, 
/*40630*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40633*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40636*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40653*/         /*SwitchType*/ 42, MVT::v4f32,// ->40697
/*40655*/           OPC_EmitMergeInputChains1_0,
/*40656*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40659*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40662*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40665*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40668*/           OPC_EmitInteger, MVT::i1, 0, 
/*40671*/           OPC_EmitInteger, MVT::i1, 0, 
/*40674*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40677*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40680*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40697*/         0, // EndSwitchType
/*40698*/       /*Scope*/ 27|128,1/*155*/, /*->40855*/
/*40700*/         OPC_CheckChild2Type, MVT::v8f32,
/*40702*/         OPC_RecordChild3, // #2 = $rsrc
/*40703*/         OPC_CheckChild3Type, MVT::v8i32,
/*40705*/         OPC_RecordChild4, // #3 = $sampler
/*40706*/         OPC_RecordChild5, // #4 = $dmask
/*40707*/         OPC_RecordChild6, // #5 = $unorm
/*40708*/         OPC_RecordChild7, // #6 = $glc
/*40709*/         OPC_MoveChild, 8,
/*40711*/         OPC_RecordNode, // #7 = $slc
/*40712*/         OPC_MoveParent,
/*40713*/         OPC_MoveChild, 9,
/*40715*/         OPC_RecordNode, // #8 = $lwe
/*40716*/         OPC_MoveParent,
/*40717*/         OPC_MoveChild, 10,
/*40719*/         OPC_RecordNode, // #9 = $da
/*40720*/         OPC_MoveParent,
/*40721*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40766
/*40724*/           OPC_EmitMergeInputChains1_0,
/*40725*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40728*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40731*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40734*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40737*/           OPC_EmitInteger, MVT::i1, 0, 
/*40740*/           OPC_EmitInteger, MVT::i1, 0, 
/*40743*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40746*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40749*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40766*/         /*SwitchType*/ 42, MVT::v2f32,// ->40810
/*40768*/           OPC_EmitMergeInputChains1_0,
/*40769*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40772*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40775*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40778*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40781*/           OPC_EmitInteger, MVT::i1, 0, 
/*40784*/           OPC_EmitInteger, MVT::i1, 0, 
/*40787*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40790*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40793*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40810*/         /*SwitchType*/ 42, MVT::v4f32,// ->40854
/*40812*/           OPC_EmitMergeInputChains1_0,
/*40813*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40816*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40819*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40822*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40825*/           OPC_EmitInteger, MVT::i1, 0, 
/*40828*/           OPC_EmitInteger, MVT::i1, 0, 
/*40831*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40834*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40837*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40854*/         0, // EndSwitchType
/*40855*/       /*Scope*/ 27|128,1/*155*/, /*->41012*/
/*40857*/         OPC_CheckChild2Type, MVT::v16f32,
/*40859*/         OPC_RecordChild3, // #2 = $rsrc
/*40860*/         OPC_CheckChild3Type, MVT::v8i32,
/*40862*/         OPC_RecordChild4, // #3 = $sampler
/*40863*/         OPC_RecordChild5, // #4 = $dmask
/*40864*/         OPC_RecordChild6, // #5 = $unorm
/*40865*/         OPC_RecordChild7, // #6 = $glc
/*40866*/         OPC_MoveChild, 8,
/*40868*/         OPC_RecordNode, // #7 = $slc
/*40869*/         OPC_MoveParent,
/*40870*/         OPC_MoveChild, 9,
/*40872*/         OPC_RecordNode, // #8 = $lwe
/*40873*/         OPC_MoveParent,
/*40874*/         OPC_MoveChild, 10,
/*40876*/         OPC_RecordNode, // #9 = $da
/*40877*/         OPC_MoveParent,
/*40878*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40923
/*40881*/           OPC_EmitMergeInputChains1_0,
/*40882*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40885*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40888*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40891*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40894*/           OPC_EmitInteger, MVT::i1, 0, 
/*40897*/           OPC_EmitInteger, MVT::i1, 0, 
/*40900*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40903*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40906*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40923*/         /*SwitchType*/ 42, MVT::v2f32,// ->40967
/*40925*/           OPC_EmitMergeInputChains1_0,
/*40926*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40929*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40932*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40935*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40938*/           OPC_EmitInteger, MVT::i1, 0, 
/*40941*/           OPC_EmitInteger, MVT::i1, 0, 
/*40944*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40947*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40950*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40967*/         /*SwitchType*/ 42, MVT::v4f32,// ->41011
/*40969*/           OPC_EmitMergeInputChains1_0,
/*40970*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40973*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40976*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40979*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40982*/           OPC_EmitInteger, MVT::i1, 0, 
/*40985*/           OPC_EmitInteger, MVT::i1, 0, 
/*40988*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40991*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40994*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41011*/         0, // EndSwitchType
/*41012*/       0, /*End of Scope*/
/*41013*/     /*Scope*/ 23|128,6/*791*/, /*->41806*/
/*41015*/       OPC_CheckChild1Integer, 54|128,3/*438*/, 
/*41018*/       OPC_RecordChild2, // #1 = $addr
/*41019*/       OPC_Scope, 27|128,1/*155*/, /*->41177*/ // 5 children in Scope
/*41022*/         OPC_CheckChild2Type, MVT::f32,
/*41024*/         OPC_RecordChild3, // #2 = $rsrc
/*41025*/         OPC_CheckChild3Type, MVT::v8i32,
/*41027*/         OPC_RecordChild4, // #3 = $sampler
/*41028*/         OPC_RecordChild5, // #4 = $dmask
/*41029*/         OPC_RecordChild6, // #5 = $unorm
/*41030*/         OPC_RecordChild7, // #6 = $glc
/*41031*/         OPC_MoveChild, 8,
/*41033*/         OPC_RecordNode, // #7 = $slc
/*41034*/         OPC_MoveParent,
/*41035*/         OPC_MoveChild, 9,
/*41037*/         OPC_RecordNode, // #8 = $lwe
/*41038*/         OPC_MoveParent,
/*41039*/         OPC_MoveChild, 10,
/*41041*/         OPC_RecordNode, // #9 = $da
/*41042*/         OPC_MoveParent,
/*41043*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41088
/*41046*/           OPC_EmitMergeInputChains1_0,
/*41047*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41050*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41053*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41056*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41059*/           OPC_EmitInteger, MVT::i1, 0, 
/*41062*/           OPC_EmitInteger, MVT::i1, 0, 
/*41065*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41068*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41071*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41088*/         /*SwitchType*/ 42, MVT::v2f32,// ->41132
/*41090*/           OPC_EmitMergeInputChains1_0,
/*41091*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41094*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41097*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41100*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41103*/           OPC_EmitInteger, MVT::i1, 0, 
/*41106*/           OPC_EmitInteger, MVT::i1, 0, 
/*41109*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41112*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41115*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41132*/         /*SwitchType*/ 42, MVT::v4f32,// ->41176
/*41134*/           OPC_EmitMergeInputChains1_0,
/*41135*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41138*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41141*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41144*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41147*/           OPC_EmitInteger, MVT::i1, 0, 
/*41150*/           OPC_EmitInteger, MVT::i1, 0, 
/*41153*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41156*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41159*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41176*/         0, // EndSwitchType
/*41177*/       /*Scope*/ 27|128,1/*155*/, /*->41334*/
/*41179*/         OPC_CheckChild2Type, MVT::v2f32,
/*41181*/         OPC_RecordChild3, // #2 = $rsrc
/*41182*/         OPC_CheckChild3Type, MVT::v8i32,
/*41184*/         OPC_RecordChild4, // #3 = $sampler
/*41185*/         OPC_RecordChild5, // #4 = $dmask
/*41186*/         OPC_RecordChild6, // #5 = $unorm
/*41187*/         OPC_RecordChild7, // #6 = $glc
/*41188*/         OPC_MoveChild, 8,
/*41190*/         OPC_RecordNode, // #7 = $slc
/*41191*/         OPC_MoveParent,
/*41192*/         OPC_MoveChild, 9,
/*41194*/         OPC_RecordNode, // #8 = $lwe
/*41195*/         OPC_MoveParent,
/*41196*/         OPC_MoveChild, 10,
/*41198*/         OPC_RecordNode, // #9 = $da
/*41199*/         OPC_MoveParent,
/*41200*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41245
/*41203*/           OPC_EmitMergeInputChains1_0,
/*41204*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41207*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41210*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41213*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41216*/           OPC_EmitInteger, MVT::i1, 0, 
/*41219*/           OPC_EmitInteger, MVT::i1, 0, 
/*41222*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41225*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41228*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41245*/         /*SwitchType*/ 42, MVT::v2f32,// ->41289
/*41247*/           OPC_EmitMergeInputChains1_0,
/*41248*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41251*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41254*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41257*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41260*/           OPC_EmitInteger, MVT::i1, 0, 
/*41263*/           OPC_EmitInteger, MVT::i1, 0, 
/*41266*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41269*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41272*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41289*/         /*SwitchType*/ 42, MVT::v4f32,// ->41333
/*41291*/           OPC_EmitMergeInputChains1_0,
/*41292*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41295*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41298*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41301*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41304*/           OPC_EmitInteger, MVT::i1, 0, 
/*41307*/           OPC_EmitInteger, MVT::i1, 0, 
/*41310*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41313*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41316*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41333*/         0, // EndSwitchType
/*41334*/       /*Scope*/ 27|128,1/*155*/, /*->41491*/
/*41336*/         OPC_CheckChild2Type, MVT::v4f32,
/*41338*/         OPC_RecordChild3, // #2 = $rsrc
/*41339*/         OPC_CheckChild3Type, MVT::v8i32,
/*41341*/         OPC_RecordChild4, // #3 = $sampler
/*41342*/         OPC_RecordChild5, // #4 = $dmask
/*41343*/         OPC_RecordChild6, // #5 = $unorm
/*41344*/         OPC_RecordChild7, // #6 = $glc
/*41345*/         OPC_MoveChild, 8,
/*41347*/         OPC_RecordNode, // #7 = $slc
/*41348*/         OPC_MoveParent,
/*41349*/         OPC_MoveChild, 9,
/*41351*/         OPC_RecordNode, // #8 = $lwe
/*41352*/         OPC_MoveParent,
/*41353*/         OPC_MoveChild, 10,
/*41355*/         OPC_RecordNode, // #9 = $da
/*41356*/         OPC_MoveParent,
/*41357*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41402
/*41360*/           OPC_EmitMergeInputChains1_0,
/*41361*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41364*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41367*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41370*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41373*/           OPC_EmitInteger, MVT::i1, 0, 
/*41376*/           OPC_EmitInteger, MVT::i1, 0, 
/*41379*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41382*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41385*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41402*/         /*SwitchType*/ 42, MVT::v2f32,// ->41446
/*41404*/           OPC_EmitMergeInputChains1_0,
/*41405*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41408*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41411*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41414*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41417*/           OPC_EmitInteger, MVT::i1, 0, 
/*41420*/           OPC_EmitInteger, MVT::i1, 0, 
/*41423*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41426*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41429*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41446*/         /*SwitchType*/ 42, MVT::v4f32,// ->41490
/*41448*/           OPC_EmitMergeInputChains1_0,
/*41449*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41452*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41455*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41458*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41461*/           OPC_EmitInteger, MVT::i1, 0, 
/*41464*/           OPC_EmitInteger, MVT::i1, 0, 
/*41467*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41470*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41473*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41490*/         0, // EndSwitchType
/*41491*/       /*Scope*/ 27|128,1/*155*/, /*->41648*/
/*41493*/         OPC_CheckChild2Type, MVT::v8f32,
/*41495*/         OPC_RecordChild3, // #2 = $rsrc
/*41496*/         OPC_CheckChild3Type, MVT::v8i32,
/*41498*/         OPC_RecordChild4, // #3 = $sampler
/*41499*/         OPC_RecordChild5, // #4 = $dmask
/*41500*/         OPC_RecordChild6, // #5 = $unorm
/*41501*/         OPC_RecordChild7, // #6 = $glc
/*41502*/         OPC_MoveChild, 8,
/*41504*/         OPC_RecordNode, // #7 = $slc
/*41505*/         OPC_MoveParent,
/*41506*/         OPC_MoveChild, 9,
/*41508*/         OPC_RecordNode, // #8 = $lwe
/*41509*/         OPC_MoveParent,
/*41510*/         OPC_MoveChild, 10,
/*41512*/         OPC_RecordNode, // #9 = $da
/*41513*/         OPC_MoveParent,
/*41514*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41559
/*41517*/           OPC_EmitMergeInputChains1_0,
/*41518*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41521*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41524*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41527*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41530*/           OPC_EmitInteger, MVT::i1, 0, 
/*41533*/           OPC_EmitInteger, MVT::i1, 0, 
/*41536*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41539*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41542*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41559*/         /*SwitchType*/ 42, MVT::v2f32,// ->41603
/*41561*/           OPC_EmitMergeInputChains1_0,
/*41562*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41565*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41568*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41571*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41574*/           OPC_EmitInteger, MVT::i1, 0, 
/*41577*/           OPC_EmitInteger, MVT::i1, 0, 
/*41580*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41583*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41586*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41603*/         /*SwitchType*/ 42, MVT::v4f32,// ->41647
/*41605*/           OPC_EmitMergeInputChains1_0,
/*41606*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41609*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41612*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41615*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41618*/           OPC_EmitInteger, MVT::i1, 0, 
/*41621*/           OPC_EmitInteger, MVT::i1, 0, 
/*41624*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41627*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41630*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41647*/         0, // EndSwitchType
/*41648*/       /*Scope*/ 27|128,1/*155*/, /*->41805*/
/*41650*/         OPC_CheckChild2Type, MVT::v16f32,
/*41652*/         OPC_RecordChild3, // #2 = $rsrc
/*41653*/         OPC_CheckChild3Type, MVT::v8i32,
/*41655*/         OPC_RecordChild4, // #3 = $sampler
/*41656*/         OPC_RecordChild5, // #4 = $dmask
/*41657*/         OPC_RecordChild6, // #5 = $unorm
/*41658*/         OPC_RecordChild7, // #6 = $glc
/*41659*/         OPC_MoveChild, 8,
/*41661*/         OPC_RecordNode, // #7 = $slc
/*41662*/         OPC_MoveParent,
/*41663*/         OPC_MoveChild, 9,
/*41665*/         OPC_RecordNode, // #8 = $lwe
/*41666*/         OPC_MoveParent,
/*41667*/         OPC_MoveChild, 10,
/*41669*/         OPC_RecordNode, // #9 = $da
/*41670*/         OPC_MoveParent,
/*41671*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41716
/*41674*/           OPC_EmitMergeInputChains1_0,
/*41675*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41678*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41681*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41684*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41687*/           OPC_EmitInteger, MVT::i1, 0, 
/*41690*/           OPC_EmitInteger, MVT::i1, 0, 
/*41693*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41696*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41699*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41716*/         /*SwitchType*/ 42, MVT::v2f32,// ->41760
/*41718*/           OPC_EmitMergeInputChains1_0,
/*41719*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41722*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41725*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41728*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41731*/           OPC_EmitInteger, MVT::i1, 0, 
/*41734*/           OPC_EmitInteger, MVT::i1, 0, 
/*41737*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41740*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41743*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41760*/         /*SwitchType*/ 42, MVT::v4f32,// ->41804
/*41762*/           OPC_EmitMergeInputChains1_0,
/*41763*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41766*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41769*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41772*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41775*/           OPC_EmitInteger, MVT::i1, 0, 
/*41778*/           OPC_EmitInteger, MVT::i1, 0, 
/*41781*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41784*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41787*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41804*/         0, // EndSwitchType
/*41805*/       0, /*End of Scope*/
/*41806*/     /*Scope*/ 23|128,6/*791*/, /*->42599*/
/*41808*/       OPC_CheckChild1Integer, 40|128,3/*424*/, 
/*41811*/       OPC_RecordChild2, // #1 = $addr
/*41812*/       OPC_Scope, 27|128,1/*155*/, /*->41970*/ // 5 children in Scope
/*41815*/         OPC_CheckChild2Type, MVT::f32,
/*41817*/         OPC_RecordChild3, // #2 = $rsrc
/*41818*/         OPC_CheckChild3Type, MVT::v8i32,
/*41820*/         OPC_RecordChild4, // #3 = $sampler
/*41821*/         OPC_RecordChild5, // #4 = $dmask
/*41822*/         OPC_RecordChild6, // #5 = $unorm
/*41823*/         OPC_RecordChild7, // #6 = $glc
/*41824*/         OPC_MoveChild, 8,
/*41826*/         OPC_RecordNode, // #7 = $slc
/*41827*/         OPC_MoveParent,
/*41828*/         OPC_MoveChild, 9,
/*41830*/         OPC_RecordNode, // #8 = $lwe
/*41831*/         OPC_MoveParent,
/*41832*/         OPC_MoveChild, 10,
/*41834*/         OPC_RecordNode, // #9 = $da
/*41835*/         OPC_MoveParent,
/*41836*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41881
/*41839*/           OPC_EmitMergeInputChains1_0,
/*41840*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41843*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41846*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41849*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41852*/           OPC_EmitInteger, MVT::i1, 0, 
/*41855*/           OPC_EmitInteger, MVT::i1, 0, 
/*41858*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41861*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41864*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 424:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41881*/         /*SwitchType*/ 42, MVT::v2f32,// ->41925
/*41883*/           OPC_EmitMergeInputChains1_0,
/*41884*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41887*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41890*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41893*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41896*/           OPC_EmitInteger, MVT::i1, 0, 
/*41899*/           OPC_EmitInteger, MVT::i1, 0, 
/*41902*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41905*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41908*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 424:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41925*/         /*SwitchType*/ 42, MVT::v4f32,// ->41969
/*41927*/           OPC_EmitMergeInputChains1_0,
/*41928*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41931*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41934*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41937*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41940*/           OPC_EmitInteger, MVT::i1, 0, 
/*41943*/           OPC_EmitInteger, MVT::i1, 0, 
/*41946*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41949*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41952*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 424:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41969*/         0, // EndSwitchType
/*41970*/       /*Scope*/ 27|128,1/*155*/, /*->42127*/
/*41972*/         OPC_CheckChild2Type, MVT::v2f32,
/*41974*/         OPC_RecordChild3, // #2 = $rsrc
/*41975*/         OPC_CheckChild3Type, MVT::v8i32,
/*41977*/         OPC_RecordChild4, // #3 = $sampler
/*41978*/         OPC_RecordChild5, // #4 = $dmask
/*41979*/         OPC_RecordChild6, // #5 = $unorm
/*41980*/         OPC_RecordChild7, // #6 = $glc
/*41981*/         OPC_MoveChild, 8,
/*41983*/         OPC_RecordNode, // #7 = $slc
/*41984*/         OPC_MoveParent,
/*41985*/         OPC_MoveChild, 9,
/*41987*/         OPC_RecordNode, // #8 = $lwe
/*41988*/         OPC_MoveParent,
/*41989*/         OPC_MoveChild, 10,
/*41991*/         OPC_RecordNode, // #9 = $da
/*41992*/         OPC_MoveParent,
/*41993*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42038
/*41996*/           OPC_EmitMergeInputChains1_0,
/*41997*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42000*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42003*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42006*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42009*/           OPC_EmitInteger, MVT::i1, 0, 
/*42012*/           OPC_EmitInteger, MVT::i1, 0, 
/*42015*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42018*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42021*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 424:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42038*/         /*SwitchType*/ 42, MVT::v2f32,// ->42082
/*42040*/           OPC_EmitMergeInputChains1_0,
/*42041*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42044*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42047*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42050*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42053*/           OPC_EmitInteger, MVT::i1, 0, 
/*42056*/           OPC_EmitInteger, MVT::i1, 0, 
/*42059*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42062*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42065*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 424:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42082*/         /*SwitchType*/ 42, MVT::v4f32,// ->42126
/*42084*/           OPC_EmitMergeInputChains1_0,
/*42085*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42088*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42091*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42094*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42097*/           OPC_EmitInteger, MVT::i1, 0, 
/*42100*/           OPC_EmitInteger, MVT::i1, 0, 
/*42103*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42106*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42109*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 424:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42126*/         0, // EndSwitchType
/*42127*/       /*Scope*/ 27|128,1/*155*/, /*->42284*/
/*42129*/         OPC_CheckChild2Type, MVT::v4f32,
/*42131*/         OPC_RecordChild3, // #2 = $rsrc
/*42132*/         OPC_CheckChild3Type, MVT::v8i32,
/*42134*/         OPC_RecordChild4, // #3 = $sampler
/*42135*/         OPC_RecordChild5, // #4 = $dmask
/*42136*/         OPC_RecordChild6, // #5 = $unorm
/*42137*/         OPC_RecordChild7, // #6 = $glc
/*42138*/         OPC_MoveChild, 8,
/*42140*/         OPC_RecordNode, // #7 = $slc
/*42141*/         OPC_MoveParent,
/*42142*/         OPC_MoveChild, 9,
/*42144*/         OPC_RecordNode, // #8 = $lwe
/*42145*/         OPC_MoveParent,
/*42146*/         OPC_MoveChild, 10,
/*42148*/         OPC_RecordNode, // #9 = $da
/*42149*/         OPC_MoveParent,
/*42150*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42195
/*42153*/           OPC_EmitMergeInputChains1_0,
/*42154*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42157*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42160*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42163*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42166*/           OPC_EmitInteger, MVT::i1, 0, 
/*42169*/           OPC_EmitInteger, MVT::i1, 0, 
/*42172*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42175*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42178*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 424:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42195*/         /*SwitchType*/ 42, MVT::v2f32,// ->42239
/*42197*/           OPC_EmitMergeInputChains1_0,
/*42198*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42201*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42204*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42207*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42210*/           OPC_EmitInteger, MVT::i1, 0, 
/*42213*/           OPC_EmitInteger, MVT::i1, 0, 
/*42216*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42219*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42222*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 424:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42239*/         /*SwitchType*/ 42, MVT::v4f32,// ->42283
/*42241*/           OPC_EmitMergeInputChains1_0,
/*42242*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42245*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42248*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42251*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42254*/           OPC_EmitInteger, MVT::i1, 0, 
/*42257*/           OPC_EmitInteger, MVT::i1, 0, 
/*42260*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42263*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42266*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 424:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42283*/         0, // EndSwitchType
/*42284*/       /*Scope*/ 27|128,1/*155*/, /*->42441*/
/*42286*/         OPC_CheckChild2Type, MVT::v8f32,
/*42288*/         OPC_RecordChild3, // #2 = $rsrc
/*42289*/         OPC_CheckChild3Type, MVT::v8i32,
/*42291*/         OPC_RecordChild4, // #3 = $sampler
/*42292*/         OPC_RecordChild5, // #4 = $dmask
/*42293*/         OPC_RecordChild6, // #5 = $unorm
/*42294*/         OPC_RecordChild7, // #6 = $glc
/*42295*/         OPC_MoveChild, 8,
/*42297*/         OPC_RecordNode, // #7 = $slc
/*42298*/         OPC_MoveParent,
/*42299*/         OPC_MoveChild, 9,
/*42301*/         OPC_RecordNode, // #8 = $lwe
/*42302*/         OPC_MoveParent,
/*42303*/         OPC_MoveChild, 10,
/*42305*/         OPC_RecordNode, // #9 = $da
/*42306*/         OPC_MoveParent,
/*42307*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42352
/*42310*/           OPC_EmitMergeInputChains1_0,
/*42311*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42314*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42317*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42320*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42323*/           OPC_EmitInteger, MVT::i1, 0, 
/*42326*/           OPC_EmitInteger, MVT::i1, 0, 
/*42329*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42332*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42335*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 424:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42352*/         /*SwitchType*/ 42, MVT::v2f32,// ->42396
/*42354*/           OPC_EmitMergeInputChains1_0,
/*42355*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42358*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42361*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42364*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42367*/           OPC_EmitInteger, MVT::i1, 0, 
/*42370*/           OPC_EmitInteger, MVT::i1, 0, 
/*42373*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42376*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42379*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 424:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42396*/         /*SwitchType*/ 42, MVT::v4f32,// ->42440
/*42398*/           OPC_EmitMergeInputChains1_0,
/*42399*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42402*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42405*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42408*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42411*/           OPC_EmitInteger, MVT::i1, 0, 
/*42414*/           OPC_EmitInteger, MVT::i1, 0, 
/*42417*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42420*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42423*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 424:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42440*/         0, // EndSwitchType
/*42441*/       /*Scope*/ 27|128,1/*155*/, /*->42598*/
/*42443*/         OPC_CheckChild2Type, MVT::v16f32,
/*42445*/         OPC_RecordChild3, // #2 = $rsrc
/*42446*/         OPC_CheckChild3Type, MVT::v8i32,
/*42448*/         OPC_RecordChild4, // #3 = $sampler
/*42449*/         OPC_RecordChild5, // #4 = $dmask
/*42450*/         OPC_RecordChild6, // #5 = $unorm
/*42451*/         OPC_RecordChild7, // #6 = $glc
/*42452*/         OPC_MoveChild, 8,
/*42454*/         OPC_RecordNode, // #7 = $slc
/*42455*/         OPC_MoveParent,
/*42456*/         OPC_MoveChild, 9,
/*42458*/         OPC_RecordNode, // #8 = $lwe
/*42459*/         OPC_MoveParent,
/*42460*/         OPC_MoveChild, 10,
/*42462*/         OPC_RecordNode, // #9 = $da
/*42463*/         OPC_MoveParent,
/*42464*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42509
/*42467*/           OPC_EmitMergeInputChains1_0,
/*42468*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42471*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42474*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42477*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42480*/           OPC_EmitInteger, MVT::i1, 0, 
/*42483*/           OPC_EmitInteger, MVT::i1, 0, 
/*42486*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42489*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42492*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 424:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42509*/         /*SwitchType*/ 42, MVT::v2f32,// ->42553
/*42511*/           OPC_EmitMergeInputChains1_0,
/*42512*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42515*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42518*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42521*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42524*/           OPC_EmitInteger, MVT::i1, 0, 
/*42527*/           OPC_EmitInteger, MVT::i1, 0, 
/*42530*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42533*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42536*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 424:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42553*/         /*SwitchType*/ 42, MVT::v4f32,// ->42597
/*42555*/           OPC_EmitMergeInputChains1_0,
/*42556*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42559*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42562*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42565*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42568*/           OPC_EmitInteger, MVT::i1, 0, 
/*42571*/           OPC_EmitInteger, MVT::i1, 0, 
/*42574*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42577*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42580*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 424:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42597*/         0, // EndSwitchType
/*42598*/       0, /*End of Scope*/
/*42599*/     /*Scope*/ 23|128,6/*791*/, /*->43392*/
/*42601*/       OPC_CheckChild1Integer, 41|128,3/*425*/, 
/*42604*/       OPC_RecordChild2, // #1 = $addr
/*42605*/       OPC_Scope, 27|128,1/*155*/, /*->42763*/ // 5 children in Scope
/*42608*/         OPC_CheckChild2Type, MVT::f32,
/*42610*/         OPC_RecordChild3, // #2 = $rsrc
/*42611*/         OPC_CheckChild3Type, MVT::v8i32,
/*42613*/         OPC_RecordChild4, // #3 = $sampler
/*42614*/         OPC_RecordChild5, // #4 = $dmask
/*42615*/         OPC_RecordChild6, // #5 = $unorm
/*42616*/         OPC_RecordChild7, // #6 = $glc
/*42617*/         OPC_MoveChild, 8,
/*42619*/         OPC_RecordNode, // #7 = $slc
/*42620*/         OPC_MoveParent,
/*42621*/         OPC_MoveChild, 9,
/*42623*/         OPC_RecordNode, // #8 = $lwe
/*42624*/         OPC_MoveParent,
/*42625*/         OPC_MoveChild, 10,
/*42627*/         OPC_RecordNode, // #9 = $da
/*42628*/         OPC_MoveParent,
/*42629*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42674
/*42632*/           OPC_EmitMergeInputChains1_0,
/*42633*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42636*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42639*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42642*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42645*/           OPC_EmitInteger, MVT::i1, 0, 
/*42648*/           OPC_EmitInteger, MVT::i1, 0, 
/*42651*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42654*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42657*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 425:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42674*/         /*SwitchType*/ 42, MVT::v2f32,// ->42718
/*42676*/           OPC_EmitMergeInputChains1_0,
/*42677*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42680*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42683*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42686*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42689*/           OPC_EmitInteger, MVT::i1, 0, 
/*42692*/           OPC_EmitInteger, MVT::i1, 0, 
/*42695*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42698*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42701*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 425:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42718*/         /*SwitchType*/ 42, MVT::v4f32,// ->42762
/*42720*/           OPC_EmitMergeInputChains1_0,
/*42721*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42724*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42727*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42730*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42733*/           OPC_EmitInteger, MVT::i1, 0, 
/*42736*/           OPC_EmitInteger, MVT::i1, 0, 
/*42739*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42742*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42745*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 425:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42762*/         0, // EndSwitchType
/*42763*/       /*Scope*/ 27|128,1/*155*/, /*->42920*/
/*42765*/         OPC_CheckChild2Type, MVT::v2f32,
/*42767*/         OPC_RecordChild3, // #2 = $rsrc
/*42768*/         OPC_CheckChild3Type, MVT::v8i32,
/*42770*/         OPC_RecordChild4, // #3 = $sampler
/*42771*/         OPC_RecordChild5, // #4 = $dmask
/*42772*/         OPC_RecordChild6, // #5 = $unorm
/*42773*/         OPC_RecordChild7, // #6 = $glc
/*42774*/         OPC_MoveChild, 8,
/*42776*/         OPC_RecordNode, // #7 = $slc
/*42777*/         OPC_MoveParent,
/*42778*/         OPC_MoveChild, 9,
/*42780*/         OPC_RecordNode, // #8 = $lwe
/*42781*/         OPC_MoveParent,
/*42782*/         OPC_MoveChild, 10,
/*42784*/         OPC_RecordNode, // #9 = $da
/*42785*/         OPC_MoveParent,
/*42786*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42831
/*42789*/           OPC_EmitMergeInputChains1_0,
/*42790*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42793*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42796*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42799*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42802*/           OPC_EmitInteger, MVT::i1, 0, 
/*42805*/           OPC_EmitInteger, MVT::i1, 0, 
/*42808*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42811*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42814*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 425:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42831*/         /*SwitchType*/ 42, MVT::v2f32,// ->42875
/*42833*/           OPC_EmitMergeInputChains1_0,
/*42834*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42837*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42840*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42843*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42846*/           OPC_EmitInteger, MVT::i1, 0, 
/*42849*/           OPC_EmitInteger, MVT::i1, 0, 
/*42852*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42855*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42858*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 425:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42875*/         /*SwitchType*/ 42, MVT::v4f32,// ->42919
/*42877*/           OPC_EmitMergeInputChains1_0,
/*42878*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42881*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42884*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42887*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42890*/           OPC_EmitInteger, MVT::i1, 0, 
/*42893*/           OPC_EmitInteger, MVT::i1, 0, 
/*42896*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42899*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42902*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 425:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42919*/         0, // EndSwitchType
/*42920*/       /*Scope*/ 27|128,1/*155*/, /*->43077*/
/*42922*/         OPC_CheckChild2Type, MVT::v4f32,
/*42924*/         OPC_RecordChild3, // #2 = $rsrc
/*42925*/         OPC_CheckChild3Type, MVT::v8i32,
/*42927*/         OPC_RecordChild4, // #3 = $sampler
/*42928*/         OPC_RecordChild5, // #4 = $dmask
/*42929*/         OPC_RecordChild6, // #5 = $unorm
/*42930*/         OPC_RecordChild7, // #6 = $glc
/*42931*/         OPC_MoveChild, 8,
/*42933*/         OPC_RecordNode, // #7 = $slc
/*42934*/         OPC_MoveParent,
/*42935*/         OPC_MoveChild, 9,
/*42937*/         OPC_RecordNode, // #8 = $lwe
/*42938*/         OPC_MoveParent,
/*42939*/         OPC_MoveChild, 10,
/*42941*/         OPC_RecordNode, // #9 = $da
/*42942*/         OPC_MoveParent,
/*42943*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42988
/*42946*/           OPC_EmitMergeInputChains1_0,
/*42947*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42950*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42953*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42956*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42959*/           OPC_EmitInteger, MVT::i1, 0, 
/*42962*/           OPC_EmitInteger, MVT::i1, 0, 
/*42965*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42968*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42971*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 425:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42988*/         /*SwitchType*/ 42, MVT::v2f32,// ->43032
/*42990*/           OPC_EmitMergeInputChains1_0,
/*42991*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42994*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42997*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43000*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43003*/           OPC_EmitInteger, MVT::i1, 0, 
/*43006*/           OPC_EmitInteger, MVT::i1, 0, 
/*43009*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43012*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43015*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 425:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43032*/         /*SwitchType*/ 42, MVT::v4f32,// ->43076
/*43034*/           OPC_EmitMergeInputChains1_0,
/*43035*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43038*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43041*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43044*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43047*/           OPC_EmitInteger, MVT::i1, 0, 
/*43050*/           OPC_EmitInteger, MVT::i1, 0, 
/*43053*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43056*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43059*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 425:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43076*/         0, // EndSwitchType
/*43077*/       /*Scope*/ 27|128,1/*155*/, /*->43234*/
/*43079*/         OPC_CheckChild2Type, MVT::v8f32,
/*43081*/         OPC_RecordChild3, // #2 = $rsrc
/*43082*/         OPC_CheckChild3Type, MVT::v8i32,
/*43084*/         OPC_RecordChild4, // #3 = $sampler
/*43085*/         OPC_RecordChild5, // #4 = $dmask
/*43086*/         OPC_RecordChild6, // #5 = $unorm
/*43087*/         OPC_RecordChild7, // #6 = $glc
/*43088*/         OPC_MoveChild, 8,
/*43090*/         OPC_RecordNode, // #7 = $slc
/*43091*/         OPC_MoveParent,
/*43092*/         OPC_MoveChild, 9,
/*43094*/         OPC_RecordNode, // #8 = $lwe
/*43095*/         OPC_MoveParent,
/*43096*/         OPC_MoveChild, 10,
/*43098*/         OPC_RecordNode, // #9 = $da
/*43099*/         OPC_MoveParent,
/*43100*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43145
/*43103*/           OPC_EmitMergeInputChains1_0,
/*43104*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43107*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43110*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43113*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43116*/           OPC_EmitInteger, MVT::i1, 0, 
/*43119*/           OPC_EmitInteger, MVT::i1, 0, 
/*43122*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43125*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43128*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 425:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43145*/         /*SwitchType*/ 42, MVT::v2f32,// ->43189
/*43147*/           OPC_EmitMergeInputChains1_0,
/*43148*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43151*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43154*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43157*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43160*/           OPC_EmitInteger, MVT::i1, 0, 
/*43163*/           OPC_EmitInteger, MVT::i1, 0, 
/*43166*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43169*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43172*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 425:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43189*/         /*SwitchType*/ 42, MVT::v4f32,// ->43233
/*43191*/           OPC_EmitMergeInputChains1_0,
/*43192*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43195*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43198*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43201*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43204*/           OPC_EmitInteger, MVT::i1, 0, 
/*43207*/           OPC_EmitInteger, MVT::i1, 0, 
/*43210*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43213*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43216*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 425:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43233*/         0, // EndSwitchType
/*43234*/       /*Scope*/ 27|128,1/*155*/, /*->43391*/
/*43236*/         OPC_CheckChild2Type, MVT::v16f32,
/*43238*/         OPC_RecordChild3, // #2 = $rsrc
/*43239*/         OPC_CheckChild3Type, MVT::v8i32,
/*43241*/         OPC_RecordChild4, // #3 = $sampler
/*43242*/         OPC_RecordChild5, // #4 = $dmask
/*43243*/         OPC_RecordChild6, // #5 = $unorm
/*43244*/         OPC_RecordChild7, // #6 = $glc
/*43245*/         OPC_MoveChild, 8,
/*43247*/         OPC_RecordNode, // #7 = $slc
/*43248*/         OPC_MoveParent,
/*43249*/         OPC_MoveChild, 9,
/*43251*/         OPC_RecordNode, // #8 = $lwe
/*43252*/         OPC_MoveParent,
/*43253*/         OPC_MoveChild, 10,
/*43255*/         OPC_RecordNode, // #9 = $da
/*43256*/         OPC_MoveParent,
/*43257*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43302
/*43260*/           OPC_EmitMergeInputChains1_0,
/*43261*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43264*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43267*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43270*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43273*/           OPC_EmitInteger, MVT::i1, 0, 
/*43276*/           OPC_EmitInteger, MVT::i1, 0, 
/*43279*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43282*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43285*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 425:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43302*/         /*SwitchType*/ 42, MVT::v2f32,// ->43346
/*43304*/           OPC_EmitMergeInputChains1_0,
/*43305*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43308*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43311*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43314*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43317*/           OPC_EmitInteger, MVT::i1, 0, 
/*43320*/           OPC_EmitInteger, MVT::i1, 0, 
/*43323*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43326*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43329*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 425:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43346*/         /*SwitchType*/ 42, MVT::v4f32,// ->43390
/*43348*/           OPC_EmitMergeInputChains1_0,
/*43349*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43352*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43355*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43358*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43361*/           OPC_EmitInteger, MVT::i1, 0, 
/*43364*/           OPC_EmitInteger, MVT::i1, 0, 
/*43367*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43370*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43373*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 425:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43390*/         0, // EndSwitchType
/*43391*/       0, /*End of Scope*/
/*43392*/     /*Scope*/ 23|128,6/*791*/, /*->44185*/
/*43394*/       OPC_CheckChild1Integer, 56|128,3/*440*/, 
/*43397*/       OPC_RecordChild2, // #1 = $addr
/*43398*/       OPC_Scope, 27|128,1/*155*/, /*->43556*/ // 5 children in Scope
/*43401*/         OPC_CheckChild2Type, MVT::f32,
/*43403*/         OPC_RecordChild3, // #2 = $rsrc
/*43404*/         OPC_CheckChild3Type, MVT::v8i32,
/*43406*/         OPC_RecordChild4, // #3 = $sampler
/*43407*/         OPC_RecordChild5, // #4 = $dmask
/*43408*/         OPC_RecordChild6, // #5 = $unorm
/*43409*/         OPC_RecordChild7, // #6 = $glc
/*43410*/         OPC_MoveChild, 8,
/*43412*/         OPC_RecordNode, // #7 = $slc
/*43413*/         OPC_MoveParent,
/*43414*/         OPC_MoveChild, 9,
/*43416*/         OPC_RecordNode, // #8 = $lwe
/*43417*/         OPC_MoveParent,
/*43418*/         OPC_MoveChild, 10,
/*43420*/         OPC_RecordNode, // #9 = $da
/*43421*/         OPC_MoveParent,
/*43422*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43467
/*43425*/           OPC_EmitMergeInputChains1_0,
/*43426*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43429*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43432*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43435*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43438*/           OPC_EmitInteger, MVT::i1, 0, 
/*43441*/           OPC_EmitInteger, MVT::i1, 0, 
/*43444*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43447*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43450*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43467*/         /*SwitchType*/ 42, MVT::v2f32,// ->43511
/*43469*/           OPC_EmitMergeInputChains1_0,
/*43470*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43473*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43476*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43479*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43482*/           OPC_EmitInteger, MVT::i1, 0, 
/*43485*/           OPC_EmitInteger, MVT::i1, 0, 
/*43488*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43491*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43494*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43511*/         /*SwitchType*/ 42, MVT::v4f32,// ->43555
/*43513*/           OPC_EmitMergeInputChains1_0,
/*43514*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43517*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43520*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43523*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43526*/           OPC_EmitInteger, MVT::i1, 0, 
/*43529*/           OPC_EmitInteger, MVT::i1, 0, 
/*43532*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43535*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43538*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43555*/         0, // EndSwitchType
/*43556*/       /*Scope*/ 27|128,1/*155*/, /*->43713*/
/*43558*/         OPC_CheckChild2Type, MVT::v2f32,
/*43560*/         OPC_RecordChild3, // #2 = $rsrc
/*43561*/         OPC_CheckChild3Type, MVT::v8i32,
/*43563*/         OPC_RecordChild4, // #3 = $sampler
/*43564*/         OPC_RecordChild5, // #4 = $dmask
/*43565*/         OPC_RecordChild6, // #5 = $unorm
/*43566*/         OPC_RecordChild7, // #6 = $glc
/*43567*/         OPC_MoveChild, 8,
/*43569*/         OPC_RecordNode, // #7 = $slc
/*43570*/         OPC_MoveParent,
/*43571*/         OPC_MoveChild, 9,
/*43573*/         OPC_RecordNode, // #8 = $lwe
/*43574*/         OPC_MoveParent,
/*43575*/         OPC_MoveChild, 10,
/*43577*/         OPC_RecordNode, // #9 = $da
/*43578*/         OPC_MoveParent,
/*43579*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43624
/*43582*/           OPC_EmitMergeInputChains1_0,
/*43583*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43586*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43589*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43592*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43595*/           OPC_EmitInteger, MVT::i1, 0, 
/*43598*/           OPC_EmitInteger, MVT::i1, 0, 
/*43601*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43604*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43607*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43624*/         /*SwitchType*/ 42, MVT::v2f32,// ->43668
/*43626*/           OPC_EmitMergeInputChains1_0,
/*43627*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43630*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43633*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43636*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43639*/           OPC_EmitInteger, MVT::i1, 0, 
/*43642*/           OPC_EmitInteger, MVT::i1, 0, 
/*43645*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43648*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43651*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43668*/         /*SwitchType*/ 42, MVT::v4f32,// ->43712
/*43670*/           OPC_EmitMergeInputChains1_0,
/*43671*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43674*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43677*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43680*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43683*/           OPC_EmitInteger, MVT::i1, 0, 
/*43686*/           OPC_EmitInteger, MVT::i1, 0, 
/*43689*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43692*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43695*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43712*/         0, // EndSwitchType
/*43713*/       /*Scope*/ 27|128,1/*155*/, /*->43870*/
/*43715*/         OPC_CheckChild2Type, MVT::v4f32,
/*43717*/         OPC_RecordChild3, // #2 = $rsrc
/*43718*/         OPC_CheckChild3Type, MVT::v8i32,
/*43720*/         OPC_RecordChild4, // #3 = $sampler
/*43721*/         OPC_RecordChild5, // #4 = $dmask
/*43722*/         OPC_RecordChild6, // #5 = $unorm
/*43723*/         OPC_RecordChild7, // #6 = $glc
/*43724*/         OPC_MoveChild, 8,
/*43726*/         OPC_RecordNode, // #7 = $slc
/*43727*/         OPC_MoveParent,
/*43728*/         OPC_MoveChild, 9,
/*43730*/         OPC_RecordNode, // #8 = $lwe
/*43731*/         OPC_MoveParent,
/*43732*/         OPC_MoveChild, 10,
/*43734*/         OPC_RecordNode, // #9 = $da
/*43735*/         OPC_MoveParent,
/*43736*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43781
/*43739*/           OPC_EmitMergeInputChains1_0,
/*43740*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43743*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43746*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43749*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43752*/           OPC_EmitInteger, MVT::i1, 0, 
/*43755*/           OPC_EmitInteger, MVT::i1, 0, 
/*43758*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43761*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43764*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43781*/         /*SwitchType*/ 42, MVT::v2f32,// ->43825
/*43783*/           OPC_EmitMergeInputChains1_0,
/*43784*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43787*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43790*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43793*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43796*/           OPC_EmitInteger, MVT::i1, 0, 
/*43799*/           OPC_EmitInteger, MVT::i1, 0, 
/*43802*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43805*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43808*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43825*/         /*SwitchType*/ 42, MVT::v4f32,// ->43869
/*43827*/           OPC_EmitMergeInputChains1_0,
/*43828*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43831*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43834*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43837*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43840*/           OPC_EmitInteger, MVT::i1, 0, 
/*43843*/           OPC_EmitInteger, MVT::i1, 0, 
/*43846*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43849*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43852*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43869*/         0, // EndSwitchType
/*43870*/       /*Scope*/ 27|128,1/*155*/, /*->44027*/
/*43872*/         OPC_CheckChild2Type, MVT::v8f32,
/*43874*/         OPC_RecordChild3, // #2 = $rsrc
/*43875*/         OPC_CheckChild3Type, MVT::v8i32,
/*43877*/         OPC_RecordChild4, // #3 = $sampler
/*43878*/         OPC_RecordChild5, // #4 = $dmask
/*43879*/         OPC_RecordChild6, // #5 = $unorm
/*43880*/         OPC_RecordChild7, // #6 = $glc
/*43881*/         OPC_MoveChild, 8,
/*43883*/         OPC_RecordNode, // #7 = $slc
/*43884*/         OPC_MoveParent,
/*43885*/         OPC_MoveChild, 9,
/*43887*/         OPC_RecordNode, // #8 = $lwe
/*43888*/         OPC_MoveParent,
/*43889*/         OPC_MoveChild, 10,
/*43891*/         OPC_RecordNode, // #9 = $da
/*43892*/         OPC_MoveParent,
/*43893*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43938
/*43896*/           OPC_EmitMergeInputChains1_0,
/*43897*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43900*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43903*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43906*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43909*/           OPC_EmitInteger, MVT::i1, 0, 
/*43912*/           OPC_EmitInteger, MVT::i1, 0, 
/*43915*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43918*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43921*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43938*/         /*SwitchType*/ 42, MVT::v2f32,// ->43982
/*43940*/           OPC_EmitMergeInputChains1_0,
/*43941*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43944*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43947*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43950*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43953*/           OPC_EmitInteger, MVT::i1, 0, 
/*43956*/           OPC_EmitInteger, MVT::i1, 0, 
/*43959*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43962*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43965*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43982*/         /*SwitchType*/ 42, MVT::v4f32,// ->44026
/*43984*/           OPC_EmitMergeInputChains1_0,
/*43985*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43988*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43991*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43994*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43997*/           OPC_EmitInteger, MVT::i1, 0, 
/*44000*/           OPC_EmitInteger, MVT::i1, 0, 
/*44003*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44006*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44009*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44026*/         0, // EndSwitchType
/*44027*/       /*Scope*/ 27|128,1/*155*/, /*->44184*/
/*44029*/         OPC_CheckChild2Type, MVT::v16f32,
/*44031*/         OPC_RecordChild3, // #2 = $rsrc
/*44032*/         OPC_CheckChild3Type, MVT::v8i32,
/*44034*/         OPC_RecordChild4, // #3 = $sampler
/*44035*/         OPC_RecordChild5, // #4 = $dmask
/*44036*/         OPC_RecordChild6, // #5 = $unorm
/*44037*/         OPC_RecordChild7, // #6 = $glc
/*44038*/         OPC_MoveChild, 8,
/*44040*/         OPC_RecordNode, // #7 = $slc
/*44041*/         OPC_MoveParent,
/*44042*/         OPC_MoveChild, 9,
/*44044*/         OPC_RecordNode, // #8 = $lwe
/*44045*/         OPC_MoveParent,
/*44046*/         OPC_MoveChild, 10,
/*44048*/         OPC_RecordNode, // #9 = $da
/*44049*/         OPC_MoveParent,
/*44050*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44095
/*44053*/           OPC_EmitMergeInputChains1_0,
/*44054*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44057*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44060*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44063*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44066*/           OPC_EmitInteger, MVT::i1, 0, 
/*44069*/           OPC_EmitInteger, MVT::i1, 0, 
/*44072*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44075*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44078*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44095*/         /*SwitchType*/ 42, MVT::v2f32,// ->44139
/*44097*/           OPC_EmitMergeInputChains1_0,
/*44098*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44101*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44104*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44107*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44110*/           OPC_EmitInteger, MVT::i1, 0, 
/*44113*/           OPC_EmitInteger, MVT::i1, 0, 
/*44116*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44119*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44122*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44139*/         /*SwitchType*/ 42, MVT::v4f32,// ->44183
/*44141*/           OPC_EmitMergeInputChains1_0,
/*44142*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44145*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44148*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44151*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44154*/           OPC_EmitInteger, MVT::i1, 0, 
/*44157*/           OPC_EmitInteger, MVT::i1, 0, 
/*44160*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44163*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44166*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44183*/         0, // EndSwitchType
/*44184*/       0, /*End of Scope*/
/*44185*/     /*Scope*/ 23|128,6/*791*/, /*->44978*/
/*44187*/       OPC_CheckChild1Integer, 44|128,3/*428*/, 
/*44190*/       OPC_RecordChild2, // #1 = $addr
/*44191*/       OPC_Scope, 27|128,1/*155*/, /*->44349*/ // 5 children in Scope
/*44194*/         OPC_CheckChild2Type, MVT::f32,
/*44196*/         OPC_RecordChild3, // #2 = $rsrc
/*44197*/         OPC_CheckChild3Type, MVT::v8i32,
/*44199*/         OPC_RecordChild4, // #3 = $sampler
/*44200*/         OPC_RecordChild5, // #4 = $dmask
/*44201*/         OPC_RecordChild6, // #5 = $unorm
/*44202*/         OPC_RecordChild7, // #6 = $glc
/*44203*/         OPC_MoveChild, 8,
/*44205*/         OPC_RecordNode, // #7 = $slc
/*44206*/         OPC_MoveParent,
/*44207*/         OPC_MoveChild, 9,
/*44209*/         OPC_RecordNode, // #8 = $lwe
/*44210*/         OPC_MoveParent,
/*44211*/         OPC_MoveChild, 10,
/*44213*/         OPC_RecordNode, // #9 = $da
/*44214*/         OPC_MoveParent,
/*44215*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44260
/*44218*/           OPC_EmitMergeInputChains1_0,
/*44219*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44222*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44225*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44228*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44231*/           OPC_EmitInteger, MVT::i1, 0, 
/*44234*/           OPC_EmitInteger, MVT::i1, 0, 
/*44237*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44240*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44243*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44260*/         /*SwitchType*/ 42, MVT::v2f32,// ->44304
/*44262*/           OPC_EmitMergeInputChains1_0,
/*44263*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44266*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44269*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44272*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44275*/           OPC_EmitInteger, MVT::i1, 0, 
/*44278*/           OPC_EmitInteger, MVT::i1, 0, 
/*44281*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44284*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44287*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44304*/         /*SwitchType*/ 42, MVT::v4f32,// ->44348
/*44306*/           OPC_EmitMergeInputChains1_0,
/*44307*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44310*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44313*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44316*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44319*/           OPC_EmitInteger, MVT::i1, 0, 
/*44322*/           OPC_EmitInteger, MVT::i1, 0, 
/*44325*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44328*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44331*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44348*/         0, // EndSwitchType
/*44349*/       /*Scope*/ 27|128,1/*155*/, /*->44506*/
/*44351*/         OPC_CheckChild2Type, MVT::v2f32,
/*44353*/         OPC_RecordChild3, // #2 = $rsrc
/*44354*/         OPC_CheckChild3Type, MVT::v8i32,
/*44356*/         OPC_RecordChild4, // #3 = $sampler
/*44357*/         OPC_RecordChild5, // #4 = $dmask
/*44358*/         OPC_RecordChild6, // #5 = $unorm
/*44359*/         OPC_RecordChild7, // #6 = $glc
/*44360*/         OPC_MoveChild, 8,
/*44362*/         OPC_RecordNode, // #7 = $slc
/*44363*/         OPC_MoveParent,
/*44364*/         OPC_MoveChild, 9,
/*44366*/         OPC_RecordNode, // #8 = $lwe
/*44367*/         OPC_MoveParent,
/*44368*/         OPC_MoveChild, 10,
/*44370*/         OPC_RecordNode, // #9 = $da
/*44371*/         OPC_MoveParent,
/*44372*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44417
/*44375*/           OPC_EmitMergeInputChains1_0,
/*44376*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44379*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44382*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44385*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44388*/           OPC_EmitInteger, MVT::i1, 0, 
/*44391*/           OPC_EmitInteger, MVT::i1, 0, 
/*44394*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44397*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44400*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44417*/         /*SwitchType*/ 42, MVT::v2f32,// ->44461
/*44419*/           OPC_EmitMergeInputChains1_0,
/*44420*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44423*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44426*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44429*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44432*/           OPC_EmitInteger, MVT::i1, 0, 
/*44435*/           OPC_EmitInteger, MVT::i1, 0, 
/*44438*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44441*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44444*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44461*/         /*SwitchType*/ 42, MVT::v4f32,// ->44505
/*44463*/           OPC_EmitMergeInputChains1_0,
/*44464*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44467*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44470*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44473*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44476*/           OPC_EmitInteger, MVT::i1, 0, 
/*44479*/           OPC_EmitInteger, MVT::i1, 0, 
/*44482*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44485*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44488*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44505*/         0, // EndSwitchType
/*44506*/       /*Scope*/ 27|128,1/*155*/, /*->44663*/
/*44508*/         OPC_CheckChild2Type, MVT::v4f32,
/*44510*/         OPC_RecordChild3, // #2 = $rsrc
/*44511*/         OPC_CheckChild3Type, MVT::v8i32,
/*44513*/         OPC_RecordChild4, // #3 = $sampler
/*44514*/         OPC_RecordChild5, // #4 = $dmask
/*44515*/         OPC_RecordChild6, // #5 = $unorm
/*44516*/         OPC_RecordChild7, // #6 = $glc
/*44517*/         OPC_MoveChild, 8,
/*44519*/         OPC_RecordNode, // #7 = $slc
/*44520*/         OPC_MoveParent,
/*44521*/         OPC_MoveChild, 9,
/*44523*/         OPC_RecordNode, // #8 = $lwe
/*44524*/         OPC_MoveParent,
/*44525*/         OPC_MoveChild, 10,
/*44527*/         OPC_RecordNode, // #9 = $da
/*44528*/         OPC_MoveParent,
/*44529*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44574
/*44532*/           OPC_EmitMergeInputChains1_0,
/*44533*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44536*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44539*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44542*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44545*/           OPC_EmitInteger, MVT::i1, 0, 
/*44548*/           OPC_EmitInteger, MVT::i1, 0, 
/*44551*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44554*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44557*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44574*/         /*SwitchType*/ 42, MVT::v2f32,// ->44618
/*44576*/           OPC_EmitMergeInputChains1_0,
/*44577*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44580*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44583*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44586*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44589*/           OPC_EmitInteger, MVT::i1, 0, 
/*44592*/           OPC_EmitInteger, MVT::i1, 0, 
/*44595*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44598*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44601*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44618*/         /*SwitchType*/ 42, MVT::v4f32,// ->44662
/*44620*/           OPC_EmitMergeInputChains1_0,
/*44621*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44624*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44627*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44630*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44633*/           OPC_EmitInteger, MVT::i1, 0, 
/*44636*/           OPC_EmitInteger, MVT::i1, 0, 
/*44639*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44642*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44645*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44662*/         0, // EndSwitchType
/*44663*/       /*Scope*/ 27|128,1/*155*/, /*->44820*/
/*44665*/         OPC_CheckChild2Type, MVT::v8f32,
/*44667*/         OPC_RecordChild3, // #2 = $rsrc
/*44668*/         OPC_CheckChild3Type, MVT::v8i32,
/*44670*/         OPC_RecordChild4, // #3 = $sampler
/*44671*/         OPC_RecordChild5, // #4 = $dmask
/*44672*/         OPC_RecordChild6, // #5 = $unorm
/*44673*/         OPC_RecordChild7, // #6 = $glc
/*44674*/         OPC_MoveChild, 8,
/*44676*/         OPC_RecordNode, // #7 = $slc
/*44677*/         OPC_MoveParent,
/*44678*/         OPC_MoveChild, 9,
/*44680*/         OPC_RecordNode, // #8 = $lwe
/*44681*/         OPC_MoveParent,
/*44682*/         OPC_MoveChild, 10,
/*44684*/         OPC_RecordNode, // #9 = $da
/*44685*/         OPC_MoveParent,
/*44686*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44731
/*44689*/           OPC_EmitMergeInputChains1_0,
/*44690*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44693*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44696*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44699*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44702*/           OPC_EmitInteger, MVT::i1, 0, 
/*44705*/           OPC_EmitInteger, MVT::i1, 0, 
/*44708*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44711*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44714*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44731*/         /*SwitchType*/ 42, MVT::v2f32,// ->44775
/*44733*/           OPC_EmitMergeInputChains1_0,
/*44734*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44737*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44740*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44743*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44746*/           OPC_EmitInteger, MVT::i1, 0, 
/*44749*/           OPC_EmitInteger, MVT::i1, 0, 
/*44752*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44755*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44758*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44775*/         /*SwitchType*/ 42, MVT::v4f32,// ->44819
/*44777*/           OPC_EmitMergeInputChains1_0,
/*44778*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44781*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44784*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44787*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44790*/           OPC_EmitInteger, MVT::i1, 0, 
/*44793*/           OPC_EmitInteger, MVT::i1, 0, 
/*44796*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44799*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44802*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44819*/         0, // EndSwitchType
/*44820*/       /*Scope*/ 27|128,1/*155*/, /*->44977*/
/*44822*/         OPC_CheckChild2Type, MVT::v16f32,
/*44824*/         OPC_RecordChild3, // #2 = $rsrc
/*44825*/         OPC_CheckChild3Type, MVT::v8i32,
/*44827*/         OPC_RecordChild4, // #3 = $sampler
/*44828*/         OPC_RecordChild5, // #4 = $dmask
/*44829*/         OPC_RecordChild6, // #5 = $unorm
/*44830*/         OPC_RecordChild7, // #6 = $glc
/*44831*/         OPC_MoveChild, 8,
/*44833*/         OPC_RecordNode, // #7 = $slc
/*44834*/         OPC_MoveParent,
/*44835*/         OPC_MoveChild, 9,
/*44837*/         OPC_RecordNode, // #8 = $lwe
/*44838*/         OPC_MoveParent,
/*44839*/         OPC_MoveChild, 10,
/*44841*/         OPC_RecordNode, // #9 = $da
/*44842*/         OPC_MoveParent,
/*44843*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44888
/*44846*/           OPC_EmitMergeInputChains1_0,
/*44847*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44850*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44853*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44856*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44859*/           OPC_EmitInteger, MVT::i1, 0, 
/*44862*/           OPC_EmitInteger, MVT::i1, 0, 
/*44865*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44868*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44871*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44888*/         /*SwitchType*/ 42, MVT::v2f32,// ->44932
/*44890*/           OPC_EmitMergeInputChains1_0,
/*44891*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44894*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44897*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44900*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44903*/           OPC_EmitInteger, MVT::i1, 0, 
/*44906*/           OPC_EmitInteger, MVT::i1, 0, 
/*44909*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44912*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44915*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44932*/         /*SwitchType*/ 42, MVT::v4f32,// ->44976
/*44934*/           OPC_EmitMergeInputChains1_0,
/*44935*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44938*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44941*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44944*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44947*/           OPC_EmitInteger, MVT::i1, 0, 
/*44950*/           OPC_EmitInteger, MVT::i1, 0, 
/*44953*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44956*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44959*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44976*/         0, // EndSwitchType
/*44977*/       0, /*End of Scope*/
/*44978*/     /*Scope*/ 23|128,6/*791*/, /*->45771*/
/*44980*/       OPC_CheckChild1Integer, 45|128,3/*429*/, 
/*44983*/       OPC_RecordChild2, // #1 = $addr
/*44984*/       OPC_Scope, 27|128,1/*155*/, /*->45142*/ // 5 children in Scope
/*44987*/         OPC_CheckChild2Type, MVT::f32,
/*44989*/         OPC_RecordChild3, // #2 = $rsrc
/*44990*/         OPC_CheckChild3Type, MVT::v8i32,
/*44992*/         OPC_RecordChild4, // #3 = $sampler
/*44993*/         OPC_RecordChild5, // #4 = $dmask
/*44994*/         OPC_RecordChild6, // #5 = $unorm
/*44995*/         OPC_RecordChild7, // #6 = $glc
/*44996*/         OPC_MoveChild, 8,
/*44998*/         OPC_RecordNode, // #7 = $slc
/*44999*/         OPC_MoveParent,
/*45000*/         OPC_MoveChild, 9,
/*45002*/         OPC_RecordNode, // #8 = $lwe
/*45003*/         OPC_MoveParent,
/*45004*/         OPC_MoveChild, 10,
/*45006*/         OPC_RecordNode, // #9 = $da
/*45007*/         OPC_MoveParent,
/*45008*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45053
/*45011*/           OPC_EmitMergeInputChains1_0,
/*45012*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45015*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45018*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45021*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45024*/           OPC_EmitInteger, MVT::i1, 0, 
/*45027*/           OPC_EmitInteger, MVT::i1, 0, 
/*45030*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45033*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45036*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45053*/         /*SwitchType*/ 42, MVT::v2f32,// ->45097
/*45055*/           OPC_EmitMergeInputChains1_0,
/*45056*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45059*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45062*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45065*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45068*/           OPC_EmitInteger, MVT::i1, 0, 
/*45071*/           OPC_EmitInteger, MVT::i1, 0, 
/*45074*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45077*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45080*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45097*/         /*SwitchType*/ 42, MVT::v4f32,// ->45141
/*45099*/           OPC_EmitMergeInputChains1_0,
/*45100*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45103*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45106*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45109*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45112*/           OPC_EmitInteger, MVT::i1, 0, 
/*45115*/           OPC_EmitInteger, MVT::i1, 0, 
/*45118*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45121*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45124*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45141*/         0, // EndSwitchType
/*45142*/       /*Scope*/ 27|128,1/*155*/, /*->45299*/
/*45144*/         OPC_CheckChild2Type, MVT::v2f32,
/*45146*/         OPC_RecordChild3, // #2 = $rsrc
/*45147*/         OPC_CheckChild3Type, MVT::v8i32,
/*45149*/         OPC_RecordChild4, // #3 = $sampler
/*45150*/         OPC_RecordChild5, // #4 = $dmask
/*45151*/         OPC_RecordChild6, // #5 = $unorm
/*45152*/         OPC_RecordChild7, // #6 = $glc
/*45153*/         OPC_MoveChild, 8,
/*45155*/         OPC_RecordNode, // #7 = $slc
/*45156*/         OPC_MoveParent,
/*45157*/         OPC_MoveChild, 9,
/*45159*/         OPC_RecordNode, // #8 = $lwe
/*45160*/         OPC_MoveParent,
/*45161*/         OPC_MoveChild, 10,
/*45163*/         OPC_RecordNode, // #9 = $da
/*45164*/         OPC_MoveParent,
/*45165*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45210
/*45168*/           OPC_EmitMergeInputChains1_0,
/*45169*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45172*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45175*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45178*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45181*/           OPC_EmitInteger, MVT::i1, 0, 
/*45184*/           OPC_EmitInteger, MVT::i1, 0, 
/*45187*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45190*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45193*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45210*/         /*SwitchType*/ 42, MVT::v2f32,// ->45254
/*45212*/           OPC_EmitMergeInputChains1_0,
/*45213*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45216*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45219*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45222*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45225*/           OPC_EmitInteger, MVT::i1, 0, 
/*45228*/           OPC_EmitInteger, MVT::i1, 0, 
/*45231*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45234*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45237*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45254*/         /*SwitchType*/ 42, MVT::v4f32,// ->45298
/*45256*/           OPC_EmitMergeInputChains1_0,
/*45257*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45260*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45263*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45266*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45269*/           OPC_EmitInteger, MVT::i1, 0, 
/*45272*/           OPC_EmitInteger, MVT::i1, 0, 
/*45275*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45278*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45281*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45298*/         0, // EndSwitchType
/*45299*/       /*Scope*/ 27|128,1/*155*/, /*->45456*/
/*45301*/         OPC_CheckChild2Type, MVT::v4f32,
/*45303*/         OPC_RecordChild3, // #2 = $rsrc
/*45304*/         OPC_CheckChild3Type, MVT::v8i32,
/*45306*/         OPC_RecordChild4, // #3 = $sampler
/*45307*/         OPC_RecordChild5, // #4 = $dmask
/*45308*/         OPC_RecordChild6, // #5 = $unorm
/*45309*/         OPC_RecordChild7, // #6 = $glc
/*45310*/         OPC_MoveChild, 8,
/*45312*/         OPC_RecordNode, // #7 = $slc
/*45313*/         OPC_MoveParent,
/*45314*/         OPC_MoveChild, 9,
/*45316*/         OPC_RecordNode, // #8 = $lwe
/*45317*/         OPC_MoveParent,
/*45318*/         OPC_MoveChild, 10,
/*45320*/         OPC_RecordNode, // #9 = $da
/*45321*/         OPC_MoveParent,
/*45322*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45367
/*45325*/           OPC_EmitMergeInputChains1_0,
/*45326*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45329*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45332*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45335*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45338*/           OPC_EmitInteger, MVT::i1, 0, 
/*45341*/           OPC_EmitInteger, MVT::i1, 0, 
/*45344*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45347*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45350*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45367*/         /*SwitchType*/ 42, MVT::v2f32,// ->45411
/*45369*/           OPC_EmitMergeInputChains1_0,
/*45370*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45373*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45376*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45379*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45382*/           OPC_EmitInteger, MVT::i1, 0, 
/*45385*/           OPC_EmitInteger, MVT::i1, 0, 
/*45388*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45391*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45394*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45411*/         /*SwitchType*/ 42, MVT::v4f32,// ->45455
/*45413*/           OPC_EmitMergeInputChains1_0,
/*45414*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45417*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45420*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45423*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45426*/           OPC_EmitInteger, MVT::i1, 0, 
/*45429*/           OPC_EmitInteger, MVT::i1, 0, 
/*45432*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45435*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45438*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45455*/         0, // EndSwitchType
/*45456*/       /*Scope*/ 27|128,1/*155*/, /*->45613*/
/*45458*/         OPC_CheckChild2Type, MVT::v8f32,
/*45460*/         OPC_RecordChild3, // #2 = $rsrc
/*45461*/         OPC_CheckChild3Type, MVT::v8i32,
/*45463*/         OPC_RecordChild4, // #3 = $sampler
/*45464*/         OPC_RecordChild5, // #4 = $dmask
/*45465*/         OPC_RecordChild6, // #5 = $unorm
/*45466*/         OPC_RecordChild7, // #6 = $glc
/*45467*/         OPC_MoveChild, 8,
/*45469*/         OPC_RecordNode, // #7 = $slc
/*45470*/         OPC_MoveParent,
/*45471*/         OPC_MoveChild, 9,
/*45473*/         OPC_RecordNode, // #8 = $lwe
/*45474*/         OPC_MoveParent,
/*45475*/         OPC_MoveChild, 10,
/*45477*/         OPC_RecordNode, // #9 = $da
/*45478*/         OPC_MoveParent,
/*45479*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45524
/*45482*/           OPC_EmitMergeInputChains1_0,
/*45483*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45486*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45489*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45492*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45495*/           OPC_EmitInteger, MVT::i1, 0, 
/*45498*/           OPC_EmitInteger, MVT::i1, 0, 
/*45501*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45504*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45507*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45524*/         /*SwitchType*/ 42, MVT::v2f32,// ->45568
/*45526*/           OPC_EmitMergeInputChains1_0,
/*45527*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45530*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45533*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45536*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45539*/           OPC_EmitInteger, MVT::i1, 0, 
/*45542*/           OPC_EmitInteger, MVT::i1, 0, 
/*45545*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45548*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45551*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45568*/         /*SwitchType*/ 42, MVT::v4f32,// ->45612
/*45570*/           OPC_EmitMergeInputChains1_0,
/*45571*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45574*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45577*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45580*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45583*/           OPC_EmitInteger, MVT::i1, 0, 
/*45586*/           OPC_EmitInteger, MVT::i1, 0, 
/*45589*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45592*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45595*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45612*/         0, // EndSwitchType
/*45613*/       /*Scope*/ 27|128,1/*155*/, /*->45770*/
/*45615*/         OPC_CheckChild2Type, MVT::v16f32,
/*45617*/         OPC_RecordChild3, // #2 = $rsrc
/*45618*/         OPC_CheckChild3Type, MVT::v8i32,
/*45620*/         OPC_RecordChild4, // #3 = $sampler
/*45621*/         OPC_RecordChild5, // #4 = $dmask
/*45622*/         OPC_RecordChild6, // #5 = $unorm
/*45623*/         OPC_RecordChild7, // #6 = $glc
/*45624*/         OPC_MoveChild, 8,
/*45626*/         OPC_RecordNode, // #7 = $slc
/*45627*/         OPC_MoveParent,
/*45628*/         OPC_MoveChild, 9,
/*45630*/         OPC_RecordNode, // #8 = $lwe
/*45631*/         OPC_MoveParent,
/*45632*/         OPC_MoveChild, 10,
/*45634*/         OPC_RecordNode, // #9 = $da
/*45635*/         OPC_MoveParent,
/*45636*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45681
/*45639*/           OPC_EmitMergeInputChains1_0,
/*45640*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45643*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45646*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45649*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45652*/           OPC_EmitInteger, MVT::i1, 0, 
/*45655*/           OPC_EmitInteger, MVT::i1, 0, 
/*45658*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45661*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45664*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45681*/         /*SwitchType*/ 42, MVT::v2f32,// ->45725
/*45683*/           OPC_EmitMergeInputChains1_0,
/*45684*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45687*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45690*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45693*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45696*/           OPC_EmitInteger, MVT::i1, 0, 
/*45699*/           OPC_EmitInteger, MVT::i1, 0, 
/*45702*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45705*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45708*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45725*/         /*SwitchType*/ 42, MVT::v4f32,// ->45769
/*45727*/           OPC_EmitMergeInputChains1_0,
/*45728*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45731*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45734*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45737*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45740*/           OPC_EmitInteger, MVT::i1, 0, 
/*45743*/           OPC_EmitInteger, MVT::i1, 0, 
/*45746*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45749*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45752*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45769*/         0, // EndSwitchType
/*45770*/       0, /*End of Scope*/
/*45771*/     /*Scope*/ 23|128,6/*791*/, /*->46564*/
/*45773*/       OPC_CheckChild1Integer, 73|128,3/*457*/, 
/*45776*/       OPC_RecordChild2, // #1 = $addr
/*45777*/       OPC_Scope, 27|128,1/*155*/, /*->45935*/ // 5 children in Scope
/*45780*/         OPC_CheckChild2Type, MVT::f32,
/*45782*/         OPC_RecordChild3, // #2 = $rsrc
/*45783*/         OPC_CheckChild3Type, MVT::v8i32,
/*45785*/         OPC_RecordChild4, // #3 = $sampler
/*45786*/         OPC_RecordChild5, // #4 = $dmask
/*45787*/         OPC_RecordChild6, // #5 = $unorm
/*45788*/         OPC_RecordChild7, // #6 = $glc
/*45789*/         OPC_MoveChild, 8,
/*45791*/         OPC_RecordNode, // #7 = $slc
/*45792*/         OPC_MoveParent,
/*45793*/         OPC_MoveChild, 9,
/*45795*/         OPC_RecordNode, // #8 = $lwe
/*45796*/         OPC_MoveParent,
/*45797*/         OPC_MoveChild, 10,
/*45799*/         OPC_RecordNode, // #9 = $da
/*45800*/         OPC_MoveParent,
/*45801*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45846
/*45804*/           OPC_EmitMergeInputChains1_0,
/*45805*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45808*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45811*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45814*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45817*/           OPC_EmitInteger, MVT::i1, 0, 
/*45820*/           OPC_EmitInteger, MVT::i1, 0, 
/*45823*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45826*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45829*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 457:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45846*/         /*SwitchType*/ 42, MVT::v2f32,// ->45890
/*45848*/           OPC_EmitMergeInputChains1_0,
/*45849*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45852*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45855*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45858*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45861*/           OPC_EmitInteger, MVT::i1, 0, 
/*45864*/           OPC_EmitInteger, MVT::i1, 0, 
/*45867*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45870*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45873*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 457:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45890*/         /*SwitchType*/ 42, MVT::v4f32,// ->45934
/*45892*/           OPC_EmitMergeInputChains1_0,
/*45893*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45896*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45899*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45902*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45905*/           OPC_EmitInteger, MVT::i1, 0, 
/*45908*/           OPC_EmitInteger, MVT::i1, 0, 
/*45911*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45914*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45917*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 457:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45934*/         0, // EndSwitchType
/*45935*/       /*Scope*/ 27|128,1/*155*/, /*->46092*/
/*45937*/         OPC_CheckChild2Type, MVT::v2f32,
/*45939*/         OPC_RecordChild3, // #2 = $rsrc
/*45940*/         OPC_CheckChild3Type, MVT::v8i32,
/*45942*/         OPC_RecordChild4, // #3 = $sampler
/*45943*/         OPC_RecordChild5, // #4 = $dmask
/*45944*/         OPC_RecordChild6, // #5 = $unorm
/*45945*/         OPC_RecordChild7, // #6 = $glc
/*45946*/         OPC_MoveChild, 8,
/*45948*/         OPC_RecordNode, // #7 = $slc
/*45949*/         OPC_MoveParent,
/*45950*/         OPC_MoveChild, 9,
/*45952*/         OPC_RecordNode, // #8 = $lwe
/*45953*/         OPC_MoveParent,
/*45954*/         OPC_MoveChild, 10,
/*45956*/         OPC_RecordNode, // #9 = $da
/*45957*/         OPC_MoveParent,
/*45958*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46003
/*45961*/           OPC_EmitMergeInputChains1_0,
/*45962*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45965*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45968*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45971*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45974*/           OPC_EmitInteger, MVT::i1, 0, 
/*45977*/           OPC_EmitInteger, MVT::i1, 0, 
/*45980*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45983*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45986*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 457:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46003*/         /*SwitchType*/ 42, MVT::v2f32,// ->46047
/*46005*/           OPC_EmitMergeInputChains1_0,
/*46006*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46009*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46012*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46015*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46018*/           OPC_EmitInteger, MVT::i1, 0, 
/*46021*/           OPC_EmitInteger, MVT::i1, 0, 
/*46024*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46027*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46030*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 457:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46047*/         /*SwitchType*/ 42, MVT::v4f32,// ->46091
/*46049*/           OPC_EmitMergeInputChains1_0,
/*46050*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46053*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46056*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46059*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46062*/           OPC_EmitInteger, MVT::i1, 0, 
/*46065*/           OPC_EmitInteger, MVT::i1, 0, 
/*46068*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46071*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46074*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 457:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46091*/         0, // EndSwitchType
/*46092*/       /*Scope*/ 27|128,1/*155*/, /*->46249*/
/*46094*/         OPC_CheckChild2Type, MVT::v4f32,
/*46096*/         OPC_RecordChild3, // #2 = $rsrc
/*46097*/         OPC_CheckChild3Type, MVT::v8i32,
/*46099*/         OPC_RecordChild4, // #3 = $sampler
/*46100*/         OPC_RecordChild5, // #4 = $dmask
/*46101*/         OPC_RecordChild6, // #5 = $unorm
/*46102*/         OPC_RecordChild7, // #6 = $glc
/*46103*/         OPC_MoveChild, 8,
/*46105*/         OPC_RecordNode, // #7 = $slc
/*46106*/         OPC_MoveParent,
/*46107*/         OPC_MoveChild, 9,
/*46109*/         OPC_RecordNode, // #8 = $lwe
/*46110*/         OPC_MoveParent,
/*46111*/         OPC_MoveChild, 10,
/*46113*/         OPC_RecordNode, // #9 = $da
/*46114*/         OPC_MoveParent,
/*46115*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46160
/*46118*/           OPC_EmitMergeInputChains1_0,
/*46119*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46122*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46125*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46128*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46131*/           OPC_EmitInteger, MVT::i1, 0, 
/*46134*/           OPC_EmitInteger, MVT::i1, 0, 
/*46137*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46140*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46143*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 457:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46160*/         /*SwitchType*/ 42, MVT::v2f32,// ->46204
/*46162*/           OPC_EmitMergeInputChains1_0,
/*46163*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46166*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46169*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46172*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46175*/           OPC_EmitInteger, MVT::i1, 0, 
/*46178*/           OPC_EmitInteger, MVT::i1, 0, 
/*46181*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46184*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46187*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 457:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46204*/         /*SwitchType*/ 42, MVT::v4f32,// ->46248
/*46206*/           OPC_EmitMergeInputChains1_0,
/*46207*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46210*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46213*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46216*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46219*/           OPC_EmitInteger, MVT::i1, 0, 
/*46222*/           OPC_EmitInteger, MVT::i1, 0, 
/*46225*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46228*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46231*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 457:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46248*/         0, // EndSwitchType
/*46249*/       /*Scope*/ 27|128,1/*155*/, /*->46406*/
/*46251*/         OPC_CheckChild2Type, MVT::v8f32,
/*46253*/         OPC_RecordChild3, // #2 = $rsrc
/*46254*/         OPC_CheckChild3Type, MVT::v8i32,
/*46256*/         OPC_RecordChild4, // #3 = $sampler
/*46257*/         OPC_RecordChild5, // #4 = $dmask
/*46258*/         OPC_RecordChild6, // #5 = $unorm
/*46259*/         OPC_RecordChild7, // #6 = $glc
/*46260*/         OPC_MoveChild, 8,
/*46262*/         OPC_RecordNode, // #7 = $slc
/*46263*/         OPC_MoveParent,
/*46264*/         OPC_MoveChild, 9,
/*46266*/         OPC_RecordNode, // #8 = $lwe
/*46267*/         OPC_MoveParent,
/*46268*/         OPC_MoveChild, 10,
/*46270*/         OPC_RecordNode, // #9 = $da
/*46271*/         OPC_MoveParent,
/*46272*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46317
/*46275*/           OPC_EmitMergeInputChains1_0,
/*46276*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46279*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46282*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46285*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46288*/           OPC_EmitInteger, MVT::i1, 0, 
/*46291*/           OPC_EmitInteger, MVT::i1, 0, 
/*46294*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46297*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46300*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 457:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46317*/         /*SwitchType*/ 42, MVT::v2f32,// ->46361
/*46319*/           OPC_EmitMergeInputChains1_0,
/*46320*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46323*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46326*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46329*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46332*/           OPC_EmitInteger, MVT::i1, 0, 
/*46335*/           OPC_EmitInteger, MVT::i1, 0, 
/*46338*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46341*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46344*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 457:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46361*/         /*SwitchType*/ 42, MVT::v4f32,// ->46405
/*46363*/           OPC_EmitMergeInputChains1_0,
/*46364*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46367*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46370*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46373*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46376*/           OPC_EmitInteger, MVT::i1, 0, 
/*46379*/           OPC_EmitInteger, MVT::i1, 0, 
/*46382*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46385*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46388*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 457:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46405*/         0, // EndSwitchType
/*46406*/       /*Scope*/ 27|128,1/*155*/, /*->46563*/
/*46408*/         OPC_CheckChild2Type, MVT::v16f32,
/*46410*/         OPC_RecordChild3, // #2 = $rsrc
/*46411*/         OPC_CheckChild3Type, MVT::v8i32,
/*46413*/         OPC_RecordChild4, // #3 = $sampler
/*46414*/         OPC_RecordChild5, // #4 = $dmask
/*46415*/         OPC_RecordChild6, // #5 = $unorm
/*46416*/         OPC_RecordChild7, // #6 = $glc
/*46417*/         OPC_MoveChild, 8,
/*46419*/         OPC_RecordNode, // #7 = $slc
/*46420*/         OPC_MoveParent,
/*46421*/         OPC_MoveChild, 9,
/*46423*/         OPC_RecordNode, // #8 = $lwe
/*46424*/         OPC_MoveParent,
/*46425*/         OPC_MoveChild, 10,
/*46427*/         OPC_RecordNode, // #9 = $da
/*46428*/         OPC_MoveParent,
/*46429*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46474
/*46432*/           OPC_EmitMergeInputChains1_0,
/*46433*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46436*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46439*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46442*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46445*/           OPC_EmitInteger, MVT::i1, 0, 
/*46448*/           OPC_EmitInteger, MVT::i1, 0, 
/*46451*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46454*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46457*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 457:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46474*/         /*SwitchType*/ 42, MVT::v2f32,// ->46518
/*46476*/           OPC_EmitMergeInputChains1_0,
/*46477*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46480*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46483*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46486*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46489*/           OPC_EmitInteger, MVT::i1, 0, 
/*46492*/           OPC_EmitInteger, MVT::i1, 0, 
/*46495*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46498*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46501*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 457:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46518*/         /*SwitchType*/ 42, MVT::v4f32,// ->46562
/*46520*/           OPC_EmitMergeInputChains1_0,
/*46521*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46524*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46527*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46530*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46533*/           OPC_EmitInteger, MVT::i1, 0, 
/*46536*/           OPC_EmitInteger, MVT::i1, 0, 
/*46539*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46542*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46545*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 457:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46562*/         0, // EndSwitchType
/*46563*/       0, /*End of Scope*/
/*46564*/     /*Scope*/ 23|128,6/*791*/, /*->47357*/
/*46566*/       OPC_CheckChild1Integer, 64|128,3/*448*/, 
/*46569*/       OPC_RecordChild2, // #1 = $addr
/*46570*/       OPC_Scope, 27|128,1/*155*/, /*->46728*/ // 5 children in Scope
/*46573*/         OPC_CheckChild2Type, MVT::f32,
/*46575*/         OPC_RecordChild3, // #2 = $rsrc
/*46576*/         OPC_CheckChild3Type, MVT::v8i32,
/*46578*/         OPC_RecordChild4, // #3 = $sampler
/*46579*/         OPC_RecordChild5, // #4 = $dmask
/*46580*/         OPC_RecordChild6, // #5 = $unorm
/*46581*/         OPC_RecordChild7, // #6 = $glc
/*46582*/         OPC_MoveChild, 8,
/*46584*/         OPC_RecordNode, // #7 = $slc
/*46585*/         OPC_MoveParent,
/*46586*/         OPC_MoveChild, 9,
/*46588*/         OPC_RecordNode, // #8 = $lwe
/*46589*/         OPC_MoveParent,
/*46590*/         OPC_MoveChild, 10,
/*46592*/         OPC_RecordNode, // #9 = $da
/*46593*/         OPC_MoveParent,
/*46594*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46639
/*46597*/           OPC_EmitMergeInputChains1_0,
/*46598*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46601*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46604*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46607*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46610*/           OPC_EmitInteger, MVT::i1, 0, 
/*46613*/           OPC_EmitInteger, MVT::i1, 0, 
/*46616*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46619*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46622*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 448:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46639*/         /*SwitchType*/ 42, MVT::v2f32,// ->46683
/*46641*/           OPC_EmitMergeInputChains1_0,
/*46642*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46645*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46648*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46651*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46654*/           OPC_EmitInteger, MVT::i1, 0, 
/*46657*/           OPC_EmitInteger, MVT::i1, 0, 
/*46660*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46663*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46666*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 448:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46683*/         /*SwitchType*/ 42, MVT::v4f32,// ->46727
/*46685*/           OPC_EmitMergeInputChains1_0,
/*46686*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46689*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46692*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46695*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46698*/           OPC_EmitInteger, MVT::i1, 0, 
/*46701*/           OPC_EmitInteger, MVT::i1, 0, 
/*46704*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46707*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46710*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 448:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46727*/         0, // EndSwitchType
/*46728*/       /*Scope*/ 27|128,1/*155*/, /*->46885*/
/*46730*/         OPC_CheckChild2Type, MVT::v2f32,
/*46732*/         OPC_RecordChild3, // #2 = $rsrc
/*46733*/         OPC_CheckChild3Type, MVT::v8i32,
/*46735*/         OPC_RecordChild4, // #3 = $sampler
/*46736*/         OPC_RecordChild5, // #4 = $dmask
/*46737*/         OPC_RecordChild6, // #5 = $unorm
/*46738*/         OPC_RecordChild7, // #6 = $glc
/*46739*/         OPC_MoveChild, 8,
/*46741*/         OPC_RecordNode, // #7 = $slc
/*46742*/         OPC_MoveParent,
/*46743*/         OPC_MoveChild, 9,
/*46745*/         OPC_RecordNode, // #8 = $lwe
/*46746*/         OPC_MoveParent,
/*46747*/         OPC_MoveChild, 10,
/*46749*/         OPC_RecordNode, // #9 = $da
/*46750*/         OPC_MoveParent,
/*46751*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46796
/*46754*/           OPC_EmitMergeInputChains1_0,
/*46755*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46758*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46761*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46764*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46767*/           OPC_EmitInteger, MVT::i1, 0, 
/*46770*/           OPC_EmitInteger, MVT::i1, 0, 
/*46773*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46776*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46779*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 448:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46796*/         /*SwitchType*/ 42, MVT::v2f32,// ->46840
/*46798*/           OPC_EmitMergeInputChains1_0,
/*46799*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46802*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46805*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46808*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46811*/           OPC_EmitInteger, MVT::i1, 0, 
/*46814*/           OPC_EmitInteger, MVT::i1, 0, 
/*46817*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46820*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46823*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 448:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46840*/         /*SwitchType*/ 42, MVT::v4f32,// ->46884
/*46842*/           OPC_EmitMergeInputChains1_0,
/*46843*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46846*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46849*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46852*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46855*/           OPC_EmitInteger, MVT::i1, 0, 
/*46858*/           OPC_EmitInteger, MVT::i1, 0, 
/*46861*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46864*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46867*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 448:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46884*/         0, // EndSwitchType
/*46885*/       /*Scope*/ 27|128,1/*155*/, /*->47042*/
/*46887*/         OPC_CheckChild2Type, MVT::v4f32,
/*46889*/         OPC_RecordChild3, // #2 = $rsrc
/*46890*/         OPC_CheckChild3Type, MVT::v8i32,
/*46892*/         OPC_RecordChild4, // #3 = $sampler
/*46893*/         OPC_RecordChild5, // #4 = $dmask
/*46894*/         OPC_RecordChild6, // #5 = $unorm
/*46895*/         OPC_RecordChild7, // #6 = $glc
/*46896*/         OPC_MoveChild, 8,
/*46898*/         OPC_RecordNode, // #7 = $slc
/*46899*/         OPC_MoveParent,
/*46900*/         OPC_MoveChild, 9,
/*46902*/         OPC_RecordNode, // #8 = $lwe
/*46903*/         OPC_MoveParent,
/*46904*/         OPC_MoveChild, 10,
/*46906*/         OPC_RecordNode, // #9 = $da
/*46907*/         OPC_MoveParent,
/*46908*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46953
/*46911*/           OPC_EmitMergeInputChains1_0,
/*46912*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46915*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46918*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46921*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46924*/           OPC_EmitInteger, MVT::i1, 0, 
/*46927*/           OPC_EmitInteger, MVT::i1, 0, 
/*46930*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46933*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46936*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 448:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46953*/         /*SwitchType*/ 42, MVT::v2f32,// ->46997
/*46955*/           OPC_EmitMergeInputChains1_0,
/*46956*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46959*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46962*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46965*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46968*/           OPC_EmitInteger, MVT::i1, 0, 
/*46971*/           OPC_EmitInteger, MVT::i1, 0, 
/*46974*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46977*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46980*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 448:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46997*/         /*SwitchType*/ 42, MVT::v4f32,// ->47041
/*46999*/           OPC_EmitMergeInputChains1_0,
/*47000*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47003*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47006*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47009*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47012*/           OPC_EmitInteger, MVT::i1, 0, 
/*47015*/           OPC_EmitInteger, MVT::i1, 0, 
/*47018*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47021*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47024*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 448:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47041*/         0, // EndSwitchType
/*47042*/       /*Scope*/ 27|128,1/*155*/, /*->47199*/
/*47044*/         OPC_CheckChild2Type, MVT::v8f32,
/*47046*/         OPC_RecordChild3, // #2 = $rsrc
/*47047*/         OPC_CheckChild3Type, MVT::v8i32,
/*47049*/         OPC_RecordChild4, // #3 = $sampler
/*47050*/         OPC_RecordChild5, // #4 = $dmask
/*47051*/         OPC_RecordChild6, // #5 = $unorm
/*47052*/         OPC_RecordChild7, // #6 = $glc
/*47053*/         OPC_MoveChild, 8,
/*47055*/         OPC_RecordNode, // #7 = $slc
/*47056*/         OPC_MoveParent,
/*47057*/         OPC_MoveChild, 9,
/*47059*/         OPC_RecordNode, // #8 = $lwe
/*47060*/         OPC_MoveParent,
/*47061*/         OPC_MoveChild, 10,
/*47063*/         OPC_RecordNode, // #9 = $da
/*47064*/         OPC_MoveParent,
/*47065*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47110
/*47068*/           OPC_EmitMergeInputChains1_0,
/*47069*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47072*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47075*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47078*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47081*/           OPC_EmitInteger, MVT::i1, 0, 
/*47084*/           OPC_EmitInteger, MVT::i1, 0, 
/*47087*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47090*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47093*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 448:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47110*/         /*SwitchType*/ 42, MVT::v2f32,// ->47154
/*47112*/           OPC_EmitMergeInputChains1_0,
/*47113*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47116*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47119*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47122*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47125*/           OPC_EmitInteger, MVT::i1, 0, 
/*47128*/           OPC_EmitInteger, MVT::i1, 0, 
/*47131*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47134*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47137*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 448:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47154*/         /*SwitchType*/ 42, MVT::v4f32,// ->47198
/*47156*/           OPC_EmitMergeInputChains1_0,
/*47157*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47160*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47163*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47166*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47169*/           OPC_EmitInteger, MVT::i1, 0, 
/*47172*/           OPC_EmitInteger, MVT::i1, 0, 
/*47175*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47178*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47181*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 448:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47198*/         0, // EndSwitchType
/*47199*/       /*Scope*/ 27|128,1/*155*/, /*->47356*/
/*47201*/         OPC_CheckChild2Type, MVT::v16f32,
/*47203*/         OPC_RecordChild3, // #2 = $rsrc
/*47204*/         OPC_CheckChild3Type, MVT::v8i32,
/*47206*/         OPC_RecordChild4, // #3 = $sampler
/*47207*/         OPC_RecordChild5, // #4 = $dmask
/*47208*/         OPC_RecordChild6, // #5 = $unorm
/*47209*/         OPC_RecordChild7, // #6 = $glc
/*47210*/         OPC_MoveChild, 8,
/*47212*/         OPC_RecordNode, // #7 = $slc
/*47213*/         OPC_MoveParent,
/*47214*/         OPC_MoveChild, 9,
/*47216*/         OPC_RecordNode, // #8 = $lwe
/*47217*/         OPC_MoveParent,
/*47218*/         OPC_MoveChild, 10,
/*47220*/         OPC_RecordNode, // #9 = $da
/*47221*/         OPC_MoveParent,
/*47222*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47267
/*47225*/           OPC_EmitMergeInputChains1_0,
/*47226*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47229*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47232*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47235*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47238*/           OPC_EmitInteger, MVT::i1, 0, 
/*47241*/           OPC_EmitInteger, MVT::i1, 0, 
/*47244*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47247*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47250*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 448:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47267*/         /*SwitchType*/ 42, MVT::v2f32,// ->47311
/*47269*/           OPC_EmitMergeInputChains1_0,
/*47270*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47273*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47276*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47279*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47282*/           OPC_EmitInteger, MVT::i1, 0, 
/*47285*/           OPC_EmitInteger, MVT::i1, 0, 
/*47288*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47291*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47294*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 448:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47311*/         /*SwitchType*/ 42, MVT::v4f32,// ->47355
/*47313*/           OPC_EmitMergeInputChains1_0,
/*47314*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47317*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47320*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47323*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47326*/           OPC_EmitInteger, MVT::i1, 0, 
/*47329*/           OPC_EmitInteger, MVT::i1, 0, 
/*47332*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47335*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47338*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 448:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47355*/         0, // EndSwitchType
/*47356*/       0, /*End of Scope*/
/*47357*/     /*Scope*/ 23|128,6/*791*/, /*->48150*/
/*47359*/       OPC_CheckChild1Integer, 68|128,3/*452*/, 
/*47362*/       OPC_RecordChild2, // #1 = $addr
/*47363*/       OPC_Scope, 27|128,1/*155*/, /*->47521*/ // 5 children in Scope
/*47366*/         OPC_CheckChild2Type, MVT::f32,
/*47368*/         OPC_RecordChild3, // #2 = $rsrc
/*47369*/         OPC_CheckChild3Type, MVT::v8i32,
/*47371*/         OPC_RecordChild4, // #3 = $sampler
/*47372*/         OPC_RecordChild5, // #4 = $dmask
/*47373*/         OPC_RecordChild6, // #5 = $unorm
/*47374*/         OPC_RecordChild7, // #6 = $glc
/*47375*/         OPC_MoveChild, 8,
/*47377*/         OPC_RecordNode, // #7 = $slc
/*47378*/         OPC_MoveParent,
/*47379*/         OPC_MoveChild, 9,
/*47381*/         OPC_RecordNode, // #8 = $lwe
/*47382*/         OPC_MoveParent,
/*47383*/         OPC_MoveChild, 10,
/*47385*/         OPC_RecordNode, // #9 = $da
/*47386*/         OPC_MoveParent,
/*47387*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47432
/*47390*/           OPC_EmitMergeInputChains1_0,
/*47391*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47394*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47397*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47400*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47403*/           OPC_EmitInteger, MVT::i1, 0, 
/*47406*/           OPC_EmitInteger, MVT::i1, 0, 
/*47409*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47412*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47415*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 452:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47432*/         /*SwitchType*/ 42, MVT::v2f32,// ->47476
/*47434*/           OPC_EmitMergeInputChains1_0,
/*47435*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47438*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47441*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47444*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47447*/           OPC_EmitInteger, MVT::i1, 0, 
/*47450*/           OPC_EmitInteger, MVT::i1, 0, 
/*47453*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47456*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47459*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 452:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47476*/         /*SwitchType*/ 42, MVT::v4f32,// ->47520
/*47478*/           OPC_EmitMergeInputChains1_0,
/*47479*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47482*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47485*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47488*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47491*/           OPC_EmitInteger, MVT::i1, 0, 
/*47494*/           OPC_EmitInteger, MVT::i1, 0, 
/*47497*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47500*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47503*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 452:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47520*/         0, // EndSwitchType
/*47521*/       /*Scope*/ 27|128,1/*155*/, /*->47678*/
/*47523*/         OPC_CheckChild2Type, MVT::v2f32,
/*47525*/         OPC_RecordChild3, // #2 = $rsrc
/*47526*/         OPC_CheckChild3Type, MVT::v8i32,
/*47528*/         OPC_RecordChild4, // #3 = $sampler
/*47529*/         OPC_RecordChild5, // #4 = $dmask
/*47530*/         OPC_RecordChild6, // #5 = $unorm
/*47531*/         OPC_RecordChild7, // #6 = $glc
/*47532*/         OPC_MoveChild, 8,
/*47534*/         OPC_RecordNode, // #7 = $slc
/*47535*/         OPC_MoveParent,
/*47536*/         OPC_MoveChild, 9,
/*47538*/         OPC_RecordNode, // #8 = $lwe
/*47539*/         OPC_MoveParent,
/*47540*/         OPC_MoveChild, 10,
/*47542*/         OPC_RecordNode, // #9 = $da
/*47543*/         OPC_MoveParent,
/*47544*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47589
/*47547*/           OPC_EmitMergeInputChains1_0,
/*47548*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47551*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47554*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47557*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47560*/           OPC_EmitInteger, MVT::i1, 0, 
/*47563*/           OPC_EmitInteger, MVT::i1, 0, 
/*47566*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47569*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47572*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 452:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47589*/         /*SwitchType*/ 42, MVT::v2f32,// ->47633
/*47591*/           OPC_EmitMergeInputChains1_0,
/*47592*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47595*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47598*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47601*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47604*/           OPC_EmitInteger, MVT::i1, 0, 
/*47607*/           OPC_EmitInteger, MVT::i1, 0, 
/*47610*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47613*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47616*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 452:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47633*/         /*SwitchType*/ 42, MVT::v4f32,// ->47677
/*47635*/           OPC_EmitMergeInputChains1_0,
/*47636*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47639*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47642*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47645*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47648*/           OPC_EmitInteger, MVT::i1, 0, 
/*47651*/           OPC_EmitInteger, MVT::i1, 0, 
/*47654*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47657*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47660*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 452:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47677*/         0, // EndSwitchType
/*47678*/       /*Scope*/ 27|128,1/*155*/, /*->47835*/
/*47680*/         OPC_CheckChild2Type, MVT::v4f32,
/*47682*/         OPC_RecordChild3, // #2 = $rsrc
/*47683*/         OPC_CheckChild3Type, MVT::v8i32,
/*47685*/         OPC_RecordChild4, // #3 = $sampler
/*47686*/         OPC_RecordChild5, // #4 = $dmask
/*47687*/         OPC_RecordChild6, // #5 = $unorm
/*47688*/         OPC_RecordChild7, // #6 = $glc
/*47689*/         OPC_MoveChild, 8,
/*47691*/         OPC_RecordNode, // #7 = $slc
/*47692*/         OPC_MoveParent,
/*47693*/         OPC_MoveChild, 9,
/*47695*/         OPC_RecordNode, // #8 = $lwe
/*47696*/         OPC_MoveParent,
/*47697*/         OPC_MoveChild, 10,
/*47699*/         OPC_RecordNode, // #9 = $da
/*47700*/         OPC_MoveParent,
/*47701*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47746
/*47704*/           OPC_EmitMergeInputChains1_0,
/*47705*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47708*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47711*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47714*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47717*/           OPC_EmitInteger, MVT::i1, 0, 
/*47720*/           OPC_EmitInteger, MVT::i1, 0, 
/*47723*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47726*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47729*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 452:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47746*/         /*SwitchType*/ 42, MVT::v2f32,// ->47790
/*47748*/           OPC_EmitMergeInputChains1_0,
/*47749*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47752*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47755*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47758*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47761*/           OPC_EmitInteger, MVT::i1, 0, 
/*47764*/           OPC_EmitInteger, MVT::i1, 0, 
/*47767*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47770*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47773*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 452:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47790*/         /*SwitchType*/ 42, MVT::v4f32,// ->47834
/*47792*/           OPC_EmitMergeInputChains1_0,
/*47793*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47796*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47799*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47802*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47805*/           OPC_EmitInteger, MVT::i1, 0, 
/*47808*/           OPC_EmitInteger, MVT::i1, 0, 
/*47811*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47814*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47817*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 452:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47834*/         0, // EndSwitchType
/*47835*/       /*Scope*/ 27|128,1/*155*/, /*->47992*/
/*47837*/         OPC_CheckChild2Type, MVT::v8f32,
/*47839*/         OPC_RecordChild3, // #2 = $rsrc
/*47840*/         OPC_CheckChild3Type, MVT::v8i32,
/*47842*/         OPC_RecordChild4, // #3 = $sampler
/*47843*/         OPC_RecordChild5, // #4 = $dmask
/*47844*/         OPC_RecordChild6, // #5 = $unorm
/*47845*/         OPC_RecordChild7, // #6 = $glc
/*47846*/         OPC_MoveChild, 8,
/*47848*/         OPC_RecordNode, // #7 = $slc
/*47849*/         OPC_MoveParent,
/*47850*/         OPC_MoveChild, 9,
/*47852*/         OPC_RecordNode, // #8 = $lwe
/*47853*/         OPC_MoveParent,
/*47854*/         OPC_MoveChild, 10,
/*47856*/         OPC_RecordNode, // #9 = $da
/*47857*/         OPC_MoveParent,
/*47858*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47903
/*47861*/           OPC_EmitMergeInputChains1_0,
/*47862*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47865*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47868*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47871*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47874*/           OPC_EmitInteger, MVT::i1, 0, 
/*47877*/           OPC_EmitInteger, MVT::i1, 0, 
/*47880*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47883*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47886*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 452:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47903*/         /*SwitchType*/ 42, MVT::v2f32,// ->47947
/*47905*/           OPC_EmitMergeInputChains1_0,
/*47906*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47909*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47912*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47915*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47918*/           OPC_EmitInteger, MVT::i1, 0, 
/*47921*/           OPC_EmitInteger, MVT::i1, 0, 
/*47924*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47927*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47930*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 452:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47947*/         /*SwitchType*/ 42, MVT::v4f32,// ->47991
/*47949*/           OPC_EmitMergeInputChains1_0,
/*47950*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47953*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47956*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47959*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47962*/           OPC_EmitInteger, MVT::i1, 0, 
/*47965*/           OPC_EmitInteger, MVT::i1, 0, 
/*47968*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47971*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47974*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 452:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47991*/         0, // EndSwitchType
/*47992*/       /*Scope*/ 27|128,1/*155*/, /*->48149*/
/*47994*/         OPC_CheckChild2Type, MVT::v16f32,
/*47996*/         OPC_RecordChild3, // #2 = $rsrc
/*47997*/         OPC_CheckChild3Type, MVT::v8i32,
/*47999*/         OPC_RecordChild4, // #3 = $sampler
/*48000*/         OPC_RecordChild5, // #4 = $dmask
/*48001*/         OPC_RecordChild6, // #5 = $unorm
/*48002*/         OPC_RecordChild7, // #6 = $glc
/*48003*/         OPC_MoveChild, 8,
/*48005*/         OPC_RecordNode, // #7 = $slc
/*48006*/         OPC_MoveParent,
/*48007*/         OPC_MoveChild, 9,
/*48009*/         OPC_RecordNode, // #8 = $lwe
/*48010*/         OPC_MoveParent,
/*48011*/         OPC_MoveChild, 10,
/*48013*/         OPC_RecordNode, // #9 = $da
/*48014*/         OPC_MoveParent,
/*48015*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48060
/*48018*/           OPC_EmitMergeInputChains1_0,
/*48019*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48022*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48025*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48028*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48031*/           OPC_EmitInteger, MVT::i1, 0, 
/*48034*/           OPC_EmitInteger, MVT::i1, 0, 
/*48037*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48040*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48043*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 452:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48060*/         /*SwitchType*/ 42, MVT::v2f32,// ->48104
/*48062*/           OPC_EmitMergeInputChains1_0,
/*48063*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48066*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48069*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48072*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48075*/           OPC_EmitInteger, MVT::i1, 0, 
/*48078*/           OPC_EmitInteger, MVT::i1, 0, 
/*48081*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48084*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48087*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 452:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48104*/         /*SwitchType*/ 42, MVT::v4f32,// ->48148
/*48106*/           OPC_EmitMergeInputChains1_0,
/*48107*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48110*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48113*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48116*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48119*/           OPC_EmitInteger, MVT::i1, 0, 
/*48122*/           OPC_EmitInteger, MVT::i1, 0, 
/*48125*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48128*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48131*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 452:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48148*/         0, // EndSwitchType
/*48149*/       0, /*End of Scope*/
/*48150*/     /*Scope*/ 23|128,6/*791*/, /*->48943*/
/*48152*/       OPC_CheckChild1Integer, 67|128,3/*451*/, 
/*48155*/       OPC_RecordChild2, // #1 = $addr
/*48156*/       OPC_Scope, 27|128,1/*155*/, /*->48314*/ // 5 children in Scope
/*48159*/         OPC_CheckChild2Type, MVT::f32,
/*48161*/         OPC_RecordChild3, // #2 = $rsrc
/*48162*/         OPC_CheckChild3Type, MVT::v8i32,
/*48164*/         OPC_RecordChild4, // #3 = $sampler
/*48165*/         OPC_RecordChild5, // #4 = $dmask
/*48166*/         OPC_RecordChild6, // #5 = $unorm
/*48167*/         OPC_RecordChild7, // #6 = $glc
/*48168*/         OPC_MoveChild, 8,
/*48170*/         OPC_RecordNode, // #7 = $slc
/*48171*/         OPC_MoveParent,
/*48172*/         OPC_MoveChild, 9,
/*48174*/         OPC_RecordNode, // #8 = $lwe
/*48175*/         OPC_MoveParent,
/*48176*/         OPC_MoveChild, 10,
/*48178*/         OPC_RecordNode, // #9 = $da
/*48179*/         OPC_MoveParent,
/*48180*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48225
/*48183*/           OPC_EmitMergeInputChains1_0,
/*48184*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48187*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48190*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48193*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48196*/           OPC_EmitInteger, MVT::i1, 0, 
/*48199*/           OPC_EmitInteger, MVT::i1, 0, 
/*48202*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48205*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48208*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 451:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48225*/         /*SwitchType*/ 42, MVT::v2f32,// ->48269
/*48227*/           OPC_EmitMergeInputChains1_0,
/*48228*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48231*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48234*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48237*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48240*/           OPC_EmitInteger, MVT::i1, 0, 
/*48243*/           OPC_EmitInteger, MVT::i1, 0, 
/*48246*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48249*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48252*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 451:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48269*/         /*SwitchType*/ 42, MVT::v4f32,// ->48313
/*48271*/           OPC_EmitMergeInputChains1_0,
/*48272*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48275*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48278*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48281*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48284*/           OPC_EmitInteger, MVT::i1, 0, 
/*48287*/           OPC_EmitInteger, MVT::i1, 0, 
/*48290*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48293*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48296*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 451:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48313*/         0, // EndSwitchType
/*48314*/       /*Scope*/ 27|128,1/*155*/, /*->48471*/
/*48316*/         OPC_CheckChild2Type, MVT::v2f32,
/*48318*/         OPC_RecordChild3, // #2 = $rsrc
/*48319*/         OPC_CheckChild3Type, MVT::v8i32,
/*48321*/         OPC_RecordChild4, // #3 = $sampler
/*48322*/         OPC_RecordChild5, // #4 = $dmask
/*48323*/         OPC_RecordChild6, // #5 = $unorm
/*48324*/         OPC_RecordChild7, // #6 = $glc
/*48325*/         OPC_MoveChild, 8,
/*48327*/         OPC_RecordNode, // #7 = $slc
/*48328*/         OPC_MoveParent,
/*48329*/         OPC_MoveChild, 9,
/*48331*/         OPC_RecordNode, // #8 = $lwe
/*48332*/         OPC_MoveParent,
/*48333*/         OPC_MoveChild, 10,
/*48335*/         OPC_RecordNode, // #9 = $da
/*48336*/         OPC_MoveParent,
/*48337*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48382
/*48340*/           OPC_EmitMergeInputChains1_0,
/*48341*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48344*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48347*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48350*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48353*/           OPC_EmitInteger, MVT::i1, 0, 
/*48356*/           OPC_EmitInteger, MVT::i1, 0, 
/*48359*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48362*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48365*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 451:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48382*/         /*SwitchType*/ 42, MVT::v2f32,// ->48426
/*48384*/           OPC_EmitMergeInputChains1_0,
/*48385*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48388*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48391*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48394*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48397*/           OPC_EmitInteger, MVT::i1, 0, 
/*48400*/           OPC_EmitInteger, MVT::i1, 0, 
/*48403*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48406*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48409*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 451:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48426*/         /*SwitchType*/ 42, MVT::v4f32,// ->48470
/*48428*/           OPC_EmitMergeInputChains1_0,
/*48429*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48432*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48435*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48438*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48441*/           OPC_EmitInteger, MVT::i1, 0, 
/*48444*/           OPC_EmitInteger, MVT::i1, 0, 
/*48447*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48450*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48453*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 451:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48470*/         0, // EndSwitchType
/*48471*/       /*Scope*/ 27|128,1/*155*/, /*->48628*/
/*48473*/         OPC_CheckChild2Type, MVT::v4f32,
/*48475*/         OPC_RecordChild3, // #2 = $rsrc
/*48476*/         OPC_CheckChild3Type, MVT::v8i32,
/*48478*/         OPC_RecordChild4, // #3 = $sampler
/*48479*/         OPC_RecordChild5, // #4 = $dmask
/*48480*/         OPC_RecordChild6, // #5 = $unorm
/*48481*/         OPC_RecordChild7, // #6 = $glc
/*48482*/         OPC_MoveChild, 8,
/*48484*/         OPC_RecordNode, // #7 = $slc
/*48485*/         OPC_MoveParent,
/*48486*/         OPC_MoveChild, 9,
/*48488*/         OPC_RecordNode, // #8 = $lwe
/*48489*/         OPC_MoveParent,
/*48490*/         OPC_MoveChild, 10,
/*48492*/         OPC_RecordNode, // #9 = $da
/*48493*/         OPC_MoveParent,
/*48494*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48539
/*48497*/           OPC_EmitMergeInputChains1_0,
/*48498*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48501*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48504*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48507*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48510*/           OPC_EmitInteger, MVT::i1, 0, 
/*48513*/           OPC_EmitInteger, MVT::i1, 0, 
/*48516*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48519*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48522*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 451:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48539*/         /*SwitchType*/ 42, MVT::v2f32,// ->48583
/*48541*/           OPC_EmitMergeInputChains1_0,
/*48542*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48545*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48548*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48551*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48554*/           OPC_EmitInteger, MVT::i1, 0, 
/*48557*/           OPC_EmitInteger, MVT::i1, 0, 
/*48560*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48563*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48566*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 451:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48583*/         /*SwitchType*/ 42, MVT::v4f32,// ->48627
/*48585*/           OPC_EmitMergeInputChains1_0,
/*48586*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48589*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48592*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48595*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48598*/           OPC_EmitInteger, MVT::i1, 0, 
/*48601*/           OPC_EmitInteger, MVT::i1, 0, 
/*48604*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48607*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48610*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 451:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48627*/         0, // EndSwitchType
/*48628*/       /*Scope*/ 27|128,1/*155*/, /*->48785*/
/*48630*/         OPC_CheckChild2Type, MVT::v8f32,
/*48632*/         OPC_RecordChild3, // #2 = $rsrc
/*48633*/         OPC_CheckChild3Type, MVT::v8i32,
/*48635*/         OPC_RecordChild4, // #3 = $sampler
/*48636*/         OPC_RecordChild5, // #4 = $dmask
/*48637*/         OPC_RecordChild6, // #5 = $unorm
/*48638*/         OPC_RecordChild7, // #6 = $glc
/*48639*/         OPC_MoveChild, 8,
/*48641*/         OPC_RecordNode, // #7 = $slc
/*48642*/         OPC_MoveParent,
/*48643*/         OPC_MoveChild, 9,
/*48645*/         OPC_RecordNode, // #8 = $lwe
/*48646*/         OPC_MoveParent,
/*48647*/         OPC_MoveChild, 10,
/*48649*/         OPC_RecordNode, // #9 = $da
/*48650*/         OPC_MoveParent,
/*48651*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48696
/*48654*/           OPC_EmitMergeInputChains1_0,
/*48655*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48658*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48661*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48664*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48667*/           OPC_EmitInteger, MVT::i1, 0, 
/*48670*/           OPC_EmitInteger, MVT::i1, 0, 
/*48673*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48676*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48679*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 451:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48696*/         /*SwitchType*/ 42, MVT::v2f32,// ->48740
/*48698*/           OPC_EmitMergeInputChains1_0,
/*48699*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48702*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48705*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48708*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48711*/           OPC_EmitInteger, MVT::i1, 0, 
/*48714*/           OPC_EmitInteger, MVT::i1, 0, 
/*48717*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48720*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48723*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 451:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48740*/         /*SwitchType*/ 42, MVT::v4f32,// ->48784
/*48742*/           OPC_EmitMergeInputChains1_0,
/*48743*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48746*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48749*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48752*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48755*/           OPC_EmitInteger, MVT::i1, 0, 
/*48758*/           OPC_EmitInteger, MVT::i1, 0, 
/*48761*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48764*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48767*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 451:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48784*/         0, // EndSwitchType
/*48785*/       /*Scope*/ 27|128,1/*155*/, /*->48942*/
/*48787*/         OPC_CheckChild2Type, MVT::v16f32,
/*48789*/         OPC_RecordChild3, // #2 = $rsrc
/*48790*/         OPC_CheckChild3Type, MVT::v8i32,
/*48792*/         OPC_RecordChild4, // #3 = $sampler
/*48793*/         OPC_RecordChild5, // #4 = $dmask
/*48794*/         OPC_RecordChild6, // #5 = $unorm
/*48795*/         OPC_RecordChild7, // #6 = $glc
/*48796*/         OPC_MoveChild, 8,
/*48798*/         OPC_RecordNode, // #7 = $slc
/*48799*/         OPC_MoveParent,
/*48800*/         OPC_MoveChild, 9,
/*48802*/         OPC_RecordNode, // #8 = $lwe
/*48803*/         OPC_MoveParent,
/*48804*/         OPC_MoveChild, 10,
/*48806*/         OPC_RecordNode, // #9 = $da
/*48807*/         OPC_MoveParent,
/*48808*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48853
/*48811*/           OPC_EmitMergeInputChains1_0,
/*48812*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48815*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48818*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48821*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48824*/           OPC_EmitInteger, MVT::i1, 0, 
/*48827*/           OPC_EmitInteger, MVT::i1, 0, 
/*48830*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48833*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48836*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 451:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48853*/         /*SwitchType*/ 42, MVT::v2f32,// ->48897
/*48855*/           OPC_EmitMergeInputChains1_0,
/*48856*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48859*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48862*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48865*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48868*/           OPC_EmitInteger, MVT::i1, 0, 
/*48871*/           OPC_EmitInteger, MVT::i1, 0, 
/*48874*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48877*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48880*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 451:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48897*/         /*SwitchType*/ 42, MVT::v4f32,// ->48941
/*48899*/           OPC_EmitMergeInputChains1_0,
/*48900*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48903*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48906*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48909*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48912*/           OPC_EmitInteger, MVT::i1, 0, 
/*48915*/           OPC_EmitInteger, MVT::i1, 0, 
/*48918*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48921*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48924*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 451:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48941*/         0, // EndSwitchType
/*48942*/       0, /*End of Scope*/
/*48943*/     /*Scope*/ 23|128,6/*791*/, /*->49736*/
/*48945*/       OPC_CheckChild1Integer, 70|128,3/*454*/, 
/*48948*/       OPC_RecordChild2, // #1 = $addr
/*48949*/       OPC_Scope, 27|128,1/*155*/, /*->49107*/ // 5 children in Scope
/*48952*/         OPC_CheckChild2Type, MVT::f32,
/*48954*/         OPC_RecordChild3, // #2 = $rsrc
/*48955*/         OPC_CheckChild3Type, MVT::v8i32,
/*48957*/         OPC_RecordChild4, // #3 = $sampler
/*48958*/         OPC_RecordChild5, // #4 = $dmask
/*48959*/         OPC_RecordChild6, // #5 = $unorm
/*48960*/         OPC_RecordChild7, // #6 = $glc
/*48961*/         OPC_MoveChild, 8,
/*48963*/         OPC_RecordNode, // #7 = $slc
/*48964*/         OPC_MoveParent,
/*48965*/         OPC_MoveChild, 9,
/*48967*/         OPC_RecordNode, // #8 = $lwe
/*48968*/         OPC_MoveParent,
/*48969*/         OPC_MoveChild, 10,
/*48971*/         OPC_RecordNode, // #9 = $da
/*48972*/         OPC_MoveParent,
/*48973*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49018
/*48976*/           OPC_EmitMergeInputChains1_0,
/*48977*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48980*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48983*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48986*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48989*/           OPC_EmitInteger, MVT::i1, 0, 
/*48992*/           OPC_EmitInteger, MVT::i1, 0, 
/*48995*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48998*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49001*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 454:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49018*/         /*SwitchType*/ 42, MVT::v2f32,// ->49062
/*49020*/           OPC_EmitMergeInputChains1_0,
/*49021*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49024*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49027*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49030*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49033*/           OPC_EmitInteger, MVT::i1, 0, 
/*49036*/           OPC_EmitInteger, MVT::i1, 0, 
/*49039*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49042*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49045*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 454:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49062*/         /*SwitchType*/ 42, MVT::v4f32,// ->49106
/*49064*/           OPC_EmitMergeInputChains1_0,
/*49065*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49068*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49071*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49074*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49077*/           OPC_EmitInteger, MVT::i1, 0, 
/*49080*/           OPC_EmitInteger, MVT::i1, 0, 
/*49083*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49086*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49089*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 454:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49106*/         0, // EndSwitchType
/*49107*/       /*Scope*/ 27|128,1/*155*/, /*->49264*/
/*49109*/         OPC_CheckChild2Type, MVT::v2f32,
/*49111*/         OPC_RecordChild3, // #2 = $rsrc
/*49112*/         OPC_CheckChild3Type, MVT::v8i32,
/*49114*/         OPC_RecordChild4, // #3 = $sampler
/*49115*/         OPC_RecordChild5, // #4 = $dmask
/*49116*/         OPC_RecordChild6, // #5 = $unorm
/*49117*/         OPC_RecordChild7, // #6 = $glc
/*49118*/         OPC_MoveChild, 8,
/*49120*/         OPC_RecordNode, // #7 = $slc
/*49121*/         OPC_MoveParent,
/*49122*/         OPC_MoveChild, 9,
/*49124*/         OPC_RecordNode, // #8 = $lwe
/*49125*/         OPC_MoveParent,
/*49126*/         OPC_MoveChild, 10,
/*49128*/         OPC_RecordNode, // #9 = $da
/*49129*/         OPC_MoveParent,
/*49130*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49175
/*49133*/           OPC_EmitMergeInputChains1_0,
/*49134*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49137*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49140*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49143*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49146*/           OPC_EmitInteger, MVT::i1, 0, 
/*49149*/           OPC_EmitInteger, MVT::i1, 0, 
/*49152*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49155*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49158*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 454:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49175*/         /*SwitchType*/ 42, MVT::v2f32,// ->49219
/*49177*/           OPC_EmitMergeInputChains1_0,
/*49178*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49181*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49184*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49187*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49190*/           OPC_EmitInteger, MVT::i1, 0, 
/*49193*/           OPC_EmitInteger, MVT::i1, 0, 
/*49196*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49199*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49202*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 454:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49219*/         /*SwitchType*/ 42, MVT::v4f32,// ->49263
/*49221*/           OPC_EmitMergeInputChains1_0,
/*49222*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49225*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49228*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49231*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49234*/           OPC_EmitInteger, MVT::i1, 0, 
/*49237*/           OPC_EmitInteger, MVT::i1, 0, 
/*49240*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49243*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49246*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 454:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49263*/         0, // EndSwitchType
/*49264*/       /*Scope*/ 27|128,1/*155*/, /*->49421*/
/*49266*/         OPC_CheckChild2Type, MVT::v4f32,
/*49268*/         OPC_RecordChild3, // #2 = $rsrc
/*49269*/         OPC_CheckChild3Type, MVT::v8i32,
/*49271*/         OPC_RecordChild4, // #3 = $sampler
/*49272*/         OPC_RecordChild5, // #4 = $dmask
/*49273*/         OPC_RecordChild6, // #5 = $unorm
/*49274*/         OPC_RecordChild7, // #6 = $glc
/*49275*/         OPC_MoveChild, 8,
/*49277*/         OPC_RecordNode, // #7 = $slc
/*49278*/         OPC_MoveParent,
/*49279*/         OPC_MoveChild, 9,
/*49281*/         OPC_RecordNode, // #8 = $lwe
/*49282*/         OPC_MoveParent,
/*49283*/         OPC_MoveChild, 10,
/*49285*/         OPC_RecordNode, // #9 = $da
/*49286*/         OPC_MoveParent,
/*49287*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49332
/*49290*/           OPC_EmitMergeInputChains1_0,
/*49291*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49294*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49297*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49300*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49303*/           OPC_EmitInteger, MVT::i1, 0, 
/*49306*/           OPC_EmitInteger, MVT::i1, 0, 
/*49309*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49312*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49315*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 454:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49332*/         /*SwitchType*/ 42, MVT::v2f32,// ->49376
/*49334*/           OPC_EmitMergeInputChains1_0,
/*49335*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49338*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49341*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49344*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49347*/           OPC_EmitInteger, MVT::i1, 0, 
/*49350*/           OPC_EmitInteger, MVT::i1, 0, 
/*49353*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49356*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49359*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 454:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49376*/         /*SwitchType*/ 42, MVT::v4f32,// ->49420
/*49378*/           OPC_EmitMergeInputChains1_0,
/*49379*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49382*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49385*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49388*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49391*/           OPC_EmitInteger, MVT::i1, 0, 
/*49394*/           OPC_EmitInteger, MVT::i1, 0, 
/*49397*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49400*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49403*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 454:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49420*/         0, // EndSwitchType
/*49421*/       /*Scope*/ 27|128,1/*155*/, /*->49578*/
/*49423*/         OPC_CheckChild2Type, MVT::v8f32,
/*49425*/         OPC_RecordChild3, // #2 = $rsrc
/*49426*/         OPC_CheckChild3Type, MVT::v8i32,
/*49428*/         OPC_RecordChild4, // #3 = $sampler
/*49429*/         OPC_RecordChild5, // #4 = $dmask
/*49430*/         OPC_RecordChild6, // #5 = $unorm
/*49431*/         OPC_RecordChild7, // #6 = $glc
/*49432*/         OPC_MoveChild, 8,
/*49434*/         OPC_RecordNode, // #7 = $slc
/*49435*/         OPC_MoveParent,
/*49436*/         OPC_MoveChild, 9,
/*49438*/         OPC_RecordNode, // #8 = $lwe
/*49439*/         OPC_MoveParent,
/*49440*/         OPC_MoveChild, 10,
/*49442*/         OPC_RecordNode, // #9 = $da
/*49443*/         OPC_MoveParent,
/*49444*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49489
/*49447*/           OPC_EmitMergeInputChains1_0,
/*49448*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49451*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49454*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49457*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49460*/           OPC_EmitInteger, MVT::i1, 0, 
/*49463*/           OPC_EmitInteger, MVT::i1, 0, 
/*49466*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49469*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49472*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 454:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49489*/         /*SwitchType*/ 42, MVT::v2f32,// ->49533
/*49491*/           OPC_EmitMergeInputChains1_0,
/*49492*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49495*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49498*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49501*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49504*/           OPC_EmitInteger, MVT::i1, 0, 
/*49507*/           OPC_EmitInteger, MVT::i1, 0, 
/*49510*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49513*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49516*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 454:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49533*/         /*SwitchType*/ 42, MVT::v4f32,// ->49577
/*49535*/           OPC_EmitMergeInputChains1_0,
/*49536*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49539*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49542*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49545*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49548*/           OPC_EmitInteger, MVT::i1, 0, 
/*49551*/           OPC_EmitInteger, MVT::i1, 0, 
/*49554*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49557*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49560*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 454:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49577*/         0, // EndSwitchType
/*49578*/       /*Scope*/ 27|128,1/*155*/, /*->49735*/
/*49580*/         OPC_CheckChild2Type, MVT::v16f32,
/*49582*/         OPC_RecordChild3, // #2 = $rsrc
/*49583*/         OPC_CheckChild3Type, MVT::v8i32,
/*49585*/         OPC_RecordChild4, // #3 = $sampler
/*49586*/         OPC_RecordChild5, // #4 = $dmask
/*49587*/         OPC_RecordChild6, // #5 = $unorm
/*49588*/         OPC_RecordChild7, // #6 = $glc
/*49589*/         OPC_MoveChild, 8,
/*49591*/         OPC_RecordNode, // #7 = $slc
/*49592*/         OPC_MoveParent,
/*49593*/         OPC_MoveChild, 9,
/*49595*/         OPC_RecordNode, // #8 = $lwe
/*49596*/         OPC_MoveParent,
/*49597*/         OPC_MoveChild, 10,
/*49599*/         OPC_RecordNode, // #9 = $da
/*49600*/         OPC_MoveParent,
/*49601*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49646
/*49604*/           OPC_EmitMergeInputChains1_0,
/*49605*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49608*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49611*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49614*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49617*/           OPC_EmitInteger, MVT::i1, 0, 
/*49620*/           OPC_EmitInteger, MVT::i1, 0, 
/*49623*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49626*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49629*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 454:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49646*/         /*SwitchType*/ 42, MVT::v2f32,// ->49690
/*49648*/           OPC_EmitMergeInputChains1_0,
/*49649*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49652*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49655*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49658*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49661*/           OPC_EmitInteger, MVT::i1, 0, 
/*49664*/           OPC_EmitInteger, MVT::i1, 0, 
/*49667*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49670*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49673*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 454:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49690*/         /*SwitchType*/ 42, MVT::v4f32,// ->49734
/*49692*/           OPC_EmitMergeInputChains1_0,
/*49693*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49696*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49699*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49702*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49705*/           OPC_EmitInteger, MVT::i1, 0, 
/*49708*/           OPC_EmitInteger, MVT::i1, 0, 
/*49711*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49714*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49717*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 454:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49734*/         0, // EndSwitchType
/*49735*/       0, /*End of Scope*/
/*49736*/     /*Scope*/ 23|128,6/*791*/, /*->50529*/
/*49738*/       OPC_CheckChild1Integer, 38|128,3/*422*/, 
/*49741*/       OPC_RecordChild2, // #1 = $addr
/*49742*/       OPC_Scope, 27|128,1/*155*/, /*->49900*/ // 5 children in Scope
/*49745*/         OPC_CheckChild2Type, MVT::f32,
/*49747*/         OPC_RecordChild3, // #2 = $rsrc
/*49748*/         OPC_CheckChild3Type, MVT::v8i32,
/*49750*/         OPC_RecordChild4, // #3 = $sampler
/*49751*/         OPC_RecordChild5, // #4 = $dmask
/*49752*/         OPC_RecordChild6, // #5 = $unorm
/*49753*/         OPC_RecordChild7, // #6 = $glc
/*49754*/         OPC_MoveChild, 8,
/*49756*/         OPC_RecordNode, // #7 = $slc
/*49757*/         OPC_MoveParent,
/*49758*/         OPC_MoveChild, 9,
/*49760*/         OPC_RecordNode, // #8 = $lwe
/*49761*/         OPC_MoveParent,
/*49762*/         OPC_MoveChild, 10,
/*49764*/         OPC_RecordNode, // #9 = $da
/*49765*/         OPC_MoveParent,
/*49766*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49811
/*49769*/           OPC_EmitMergeInputChains1_0,
/*49770*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49773*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49776*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49779*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49782*/           OPC_EmitInteger, MVT::i1, 0, 
/*49785*/           OPC_EmitInteger, MVT::i1, 0, 
/*49788*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49791*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49794*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 422:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49811*/         /*SwitchType*/ 42, MVT::v2f32,// ->49855
/*49813*/           OPC_EmitMergeInputChains1_0,
/*49814*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49817*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49820*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49823*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49826*/           OPC_EmitInteger, MVT::i1, 0, 
/*49829*/           OPC_EmitInteger, MVT::i1, 0, 
/*49832*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49835*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49838*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 422:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49855*/         /*SwitchType*/ 42, MVT::v4f32,// ->49899
/*49857*/           OPC_EmitMergeInputChains1_0,
/*49858*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49861*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49864*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49867*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49870*/           OPC_EmitInteger, MVT::i1, 0, 
/*49873*/           OPC_EmitInteger, MVT::i1, 0, 
/*49876*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49879*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49882*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 422:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49899*/         0, // EndSwitchType
/*49900*/       /*Scope*/ 27|128,1/*155*/, /*->50057*/
/*49902*/         OPC_CheckChild2Type, MVT::v2f32,
/*49904*/         OPC_RecordChild3, // #2 = $rsrc
/*49905*/         OPC_CheckChild3Type, MVT::v8i32,
/*49907*/         OPC_RecordChild4, // #3 = $sampler
/*49908*/         OPC_RecordChild5, // #4 = $dmask
/*49909*/         OPC_RecordChild6, // #5 = $unorm
/*49910*/         OPC_RecordChild7, // #6 = $glc
/*49911*/         OPC_MoveChild, 8,
/*49913*/         OPC_RecordNode, // #7 = $slc
/*49914*/         OPC_MoveParent,
/*49915*/         OPC_MoveChild, 9,
/*49917*/         OPC_RecordNode, // #8 = $lwe
/*49918*/         OPC_MoveParent,
/*49919*/         OPC_MoveChild, 10,
/*49921*/         OPC_RecordNode, // #9 = $da
/*49922*/         OPC_MoveParent,
/*49923*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49968
/*49926*/           OPC_EmitMergeInputChains1_0,
/*49927*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49930*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49933*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49936*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49939*/           OPC_EmitInteger, MVT::i1, 0, 
/*49942*/           OPC_EmitInteger, MVT::i1, 0, 
/*49945*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49948*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49951*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 422:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49968*/         /*SwitchType*/ 42, MVT::v2f32,// ->50012
/*49970*/           OPC_EmitMergeInputChains1_0,
/*49971*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49974*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49977*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49980*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49983*/           OPC_EmitInteger, MVT::i1, 0, 
/*49986*/           OPC_EmitInteger, MVT::i1, 0, 
/*49989*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49992*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49995*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 422:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50012*/         /*SwitchType*/ 42, MVT::v4f32,// ->50056
/*50014*/           OPC_EmitMergeInputChains1_0,
/*50015*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50018*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50021*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50024*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50027*/           OPC_EmitInteger, MVT::i1, 0, 
/*50030*/           OPC_EmitInteger, MVT::i1, 0, 
/*50033*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50036*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50039*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 422:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50056*/         0, // EndSwitchType
/*50057*/       /*Scope*/ 27|128,1/*155*/, /*->50214*/
/*50059*/         OPC_CheckChild2Type, MVT::v4f32,
/*50061*/         OPC_RecordChild3, // #2 = $rsrc
/*50062*/         OPC_CheckChild3Type, MVT::v8i32,
/*50064*/         OPC_RecordChild4, // #3 = $sampler
/*50065*/         OPC_RecordChild5, // #4 = $dmask
/*50066*/         OPC_RecordChild6, // #5 = $unorm
/*50067*/         OPC_RecordChild7, // #6 = $glc
/*50068*/         OPC_MoveChild, 8,
/*50070*/         OPC_RecordNode, // #7 = $slc
/*50071*/         OPC_MoveParent,
/*50072*/         OPC_MoveChild, 9,
/*50074*/         OPC_RecordNode, // #8 = $lwe
/*50075*/         OPC_MoveParent,
/*50076*/         OPC_MoveChild, 10,
/*50078*/         OPC_RecordNode, // #9 = $da
/*50079*/         OPC_MoveParent,
/*50080*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50125
/*50083*/           OPC_EmitMergeInputChains1_0,
/*50084*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50087*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50090*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50093*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50096*/           OPC_EmitInteger, MVT::i1, 0, 
/*50099*/           OPC_EmitInteger, MVT::i1, 0, 
/*50102*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50105*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50108*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 422:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50125*/         /*SwitchType*/ 42, MVT::v2f32,// ->50169
/*50127*/           OPC_EmitMergeInputChains1_0,
/*50128*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50131*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50134*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50137*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50140*/           OPC_EmitInteger, MVT::i1, 0, 
/*50143*/           OPC_EmitInteger, MVT::i1, 0, 
/*50146*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50149*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50152*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 422:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50169*/         /*SwitchType*/ 42, MVT::v4f32,// ->50213
/*50171*/           OPC_EmitMergeInputChains1_0,
/*50172*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50175*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50178*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50181*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50184*/           OPC_EmitInteger, MVT::i1, 0, 
/*50187*/           OPC_EmitInteger, MVT::i1, 0, 
/*50190*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50193*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50196*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 422:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50213*/         0, // EndSwitchType
/*50214*/       /*Scope*/ 27|128,1/*155*/, /*->50371*/
/*50216*/         OPC_CheckChild2Type, MVT::v8f32,
/*50218*/         OPC_RecordChild3, // #2 = $rsrc
/*50219*/         OPC_CheckChild3Type, MVT::v8i32,
/*50221*/         OPC_RecordChild4, // #3 = $sampler
/*50222*/         OPC_RecordChild5, // #4 = $dmask
/*50223*/         OPC_RecordChild6, // #5 = $unorm
/*50224*/         OPC_RecordChild7, // #6 = $glc
/*50225*/         OPC_MoveChild, 8,
/*50227*/         OPC_RecordNode, // #7 = $slc
/*50228*/         OPC_MoveParent,
/*50229*/         OPC_MoveChild, 9,
/*50231*/         OPC_RecordNode, // #8 = $lwe
/*50232*/         OPC_MoveParent,
/*50233*/         OPC_MoveChild, 10,
/*50235*/         OPC_RecordNode, // #9 = $da
/*50236*/         OPC_MoveParent,
/*50237*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50282
/*50240*/           OPC_EmitMergeInputChains1_0,
/*50241*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50244*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50247*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50250*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50253*/           OPC_EmitInteger, MVT::i1, 0, 
/*50256*/           OPC_EmitInteger, MVT::i1, 0, 
/*50259*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50262*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50265*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 422:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50282*/         /*SwitchType*/ 42, MVT::v2f32,// ->50326
/*50284*/           OPC_EmitMergeInputChains1_0,
/*50285*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50288*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50291*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50294*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50297*/           OPC_EmitInteger, MVT::i1, 0, 
/*50300*/           OPC_EmitInteger, MVT::i1, 0, 
/*50303*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50306*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50309*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 422:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50326*/         /*SwitchType*/ 42, MVT::v4f32,// ->50370
/*50328*/           OPC_EmitMergeInputChains1_0,
/*50329*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50332*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50335*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50338*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50341*/           OPC_EmitInteger, MVT::i1, 0, 
/*50344*/           OPC_EmitInteger, MVT::i1, 0, 
/*50347*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50350*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50353*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 422:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50370*/         0, // EndSwitchType
/*50371*/       /*Scope*/ 27|128,1/*155*/, /*->50528*/
/*50373*/         OPC_CheckChild2Type, MVT::v16f32,
/*50375*/         OPC_RecordChild3, // #2 = $rsrc
/*50376*/         OPC_CheckChild3Type, MVT::v8i32,
/*50378*/         OPC_RecordChild4, // #3 = $sampler
/*50379*/         OPC_RecordChild5, // #4 = $dmask
/*50380*/         OPC_RecordChild6, // #5 = $unorm
/*50381*/         OPC_RecordChild7, // #6 = $glc
/*50382*/         OPC_MoveChild, 8,
/*50384*/         OPC_RecordNode, // #7 = $slc
/*50385*/         OPC_MoveParent,
/*50386*/         OPC_MoveChild, 9,
/*50388*/         OPC_RecordNode, // #8 = $lwe
/*50389*/         OPC_MoveParent,
/*50390*/         OPC_MoveChild, 10,
/*50392*/         OPC_RecordNode, // #9 = $da
/*50393*/         OPC_MoveParent,
/*50394*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50439
/*50397*/           OPC_EmitMergeInputChains1_0,
/*50398*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50401*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50404*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50407*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50410*/           OPC_EmitInteger, MVT::i1, 0, 
/*50413*/           OPC_EmitInteger, MVT::i1, 0, 
/*50416*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50419*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50422*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 422:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50439*/         /*SwitchType*/ 42, MVT::v2f32,// ->50483
/*50441*/           OPC_EmitMergeInputChains1_0,
/*50442*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50445*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50448*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50451*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50454*/           OPC_EmitInteger, MVT::i1, 0, 
/*50457*/           OPC_EmitInteger, MVT::i1, 0, 
/*50460*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50463*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50466*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 422:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50483*/         /*SwitchType*/ 42, MVT::v4f32,// ->50527
/*50485*/           OPC_EmitMergeInputChains1_0,
/*50486*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50489*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50492*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50495*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50498*/           OPC_EmitInteger, MVT::i1, 0, 
/*50501*/           OPC_EmitInteger, MVT::i1, 0, 
/*50504*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50507*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50510*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 422:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50527*/         0, // EndSwitchType
/*50528*/       0, /*End of Scope*/
/*50529*/     /*Scope*/ 23|128,6/*791*/, /*->51322*/
/*50531*/       OPC_CheckChild1Integer, 37|128,3/*421*/, 
/*50534*/       OPC_RecordChild2, // #1 = $addr
/*50535*/       OPC_Scope, 27|128,1/*155*/, /*->50693*/ // 5 children in Scope
/*50538*/         OPC_CheckChild2Type, MVT::f32,
/*50540*/         OPC_RecordChild3, // #2 = $rsrc
/*50541*/         OPC_CheckChild3Type, MVT::v8i32,
/*50543*/         OPC_RecordChild4, // #3 = $sampler
/*50544*/         OPC_RecordChild5, // #4 = $dmask
/*50545*/         OPC_RecordChild6, // #5 = $unorm
/*50546*/         OPC_RecordChild7, // #6 = $glc
/*50547*/         OPC_MoveChild, 8,
/*50549*/         OPC_RecordNode, // #7 = $slc
/*50550*/         OPC_MoveParent,
/*50551*/         OPC_MoveChild, 9,
/*50553*/         OPC_RecordNode, // #8 = $lwe
/*50554*/         OPC_MoveParent,
/*50555*/         OPC_MoveChild, 10,
/*50557*/         OPC_RecordNode, // #9 = $da
/*50558*/         OPC_MoveParent,
/*50559*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50604
/*50562*/           OPC_EmitMergeInputChains1_0,
/*50563*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50566*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50569*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50572*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50575*/           OPC_EmitInteger, MVT::i1, 0, 
/*50578*/           OPC_EmitInteger, MVT::i1, 0, 
/*50581*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50584*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50587*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 421:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50604*/         /*SwitchType*/ 42, MVT::v2f32,// ->50648
/*50606*/           OPC_EmitMergeInputChains1_0,
/*50607*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50610*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50613*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50616*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50619*/           OPC_EmitInteger, MVT::i1, 0, 
/*50622*/           OPC_EmitInteger, MVT::i1, 0, 
/*50625*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50628*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50631*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 421:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50648*/         /*SwitchType*/ 42, MVT::v4f32,// ->50692
/*50650*/           OPC_EmitMergeInputChains1_0,
/*50651*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50654*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50657*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50660*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50663*/           OPC_EmitInteger, MVT::i1, 0, 
/*50666*/           OPC_EmitInteger, MVT::i1, 0, 
/*50669*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50672*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50675*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 421:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50692*/         0, // EndSwitchType
/*50693*/       /*Scope*/ 27|128,1/*155*/, /*->50850*/
/*50695*/         OPC_CheckChild2Type, MVT::v2f32,
/*50697*/         OPC_RecordChild3, // #2 = $rsrc
/*50698*/         OPC_CheckChild3Type, MVT::v8i32,
/*50700*/         OPC_RecordChild4, // #3 = $sampler
/*50701*/         OPC_RecordChild5, // #4 = $dmask
/*50702*/         OPC_RecordChild6, // #5 = $unorm
/*50703*/         OPC_RecordChild7, // #6 = $glc
/*50704*/         OPC_MoveChild, 8,
/*50706*/         OPC_RecordNode, // #7 = $slc
/*50707*/         OPC_MoveParent,
/*50708*/         OPC_MoveChild, 9,
/*50710*/         OPC_RecordNode, // #8 = $lwe
/*50711*/         OPC_MoveParent,
/*50712*/         OPC_MoveChild, 10,
/*50714*/         OPC_RecordNode, // #9 = $da
/*50715*/         OPC_MoveParent,
/*50716*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50761
/*50719*/           OPC_EmitMergeInputChains1_0,
/*50720*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50723*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50726*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50729*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50732*/           OPC_EmitInteger, MVT::i1, 0, 
/*50735*/           OPC_EmitInteger, MVT::i1, 0, 
/*50738*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50741*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50744*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 421:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50761*/         /*SwitchType*/ 42, MVT::v2f32,// ->50805
/*50763*/           OPC_EmitMergeInputChains1_0,
/*50764*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50767*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50770*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50773*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50776*/           OPC_EmitInteger, MVT::i1, 0, 
/*50779*/           OPC_EmitInteger, MVT::i1, 0, 
/*50782*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50785*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50788*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 421:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50805*/         /*SwitchType*/ 42, MVT::v4f32,// ->50849
/*50807*/           OPC_EmitMergeInputChains1_0,
/*50808*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50811*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50814*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50817*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50820*/           OPC_EmitInteger, MVT::i1, 0, 
/*50823*/           OPC_EmitInteger, MVT::i1, 0, 
/*50826*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50829*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50832*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 421:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50849*/         0, // EndSwitchType
/*50850*/       /*Scope*/ 27|128,1/*155*/, /*->51007*/
/*50852*/         OPC_CheckChild2Type, MVT::v4f32,
/*50854*/         OPC_RecordChild3, // #2 = $rsrc
/*50855*/         OPC_CheckChild3Type, MVT::v8i32,
/*50857*/         OPC_RecordChild4, // #3 = $sampler
/*50858*/         OPC_RecordChild5, // #4 = $dmask
/*50859*/         OPC_RecordChild6, // #5 = $unorm
/*50860*/         OPC_RecordChild7, // #6 = $glc
/*50861*/         OPC_MoveChild, 8,
/*50863*/         OPC_RecordNode, // #7 = $slc
/*50864*/         OPC_MoveParent,
/*50865*/         OPC_MoveChild, 9,
/*50867*/         OPC_RecordNode, // #8 = $lwe
/*50868*/         OPC_MoveParent,
/*50869*/         OPC_MoveChild, 10,
/*50871*/         OPC_RecordNode, // #9 = $da
/*50872*/         OPC_MoveParent,
/*50873*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50918
/*50876*/           OPC_EmitMergeInputChains1_0,
/*50877*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50880*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50883*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50886*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50889*/           OPC_EmitInteger, MVT::i1, 0, 
/*50892*/           OPC_EmitInteger, MVT::i1, 0, 
/*50895*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50898*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50901*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 421:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50918*/         /*SwitchType*/ 42, MVT::v2f32,// ->50962
/*50920*/           OPC_EmitMergeInputChains1_0,
/*50921*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50924*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50927*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50930*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50933*/           OPC_EmitInteger, MVT::i1, 0, 
/*50936*/           OPC_EmitInteger, MVT::i1, 0, 
/*50939*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50942*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50945*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 421:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50962*/         /*SwitchType*/ 42, MVT::v4f32,// ->51006
/*50964*/           OPC_EmitMergeInputChains1_0,
/*50965*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50968*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50971*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50974*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50977*/           OPC_EmitInteger, MVT::i1, 0, 
/*50980*/           OPC_EmitInteger, MVT::i1, 0, 
/*50983*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50986*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50989*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 421:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51006*/         0, // EndSwitchType
/*51007*/       /*Scope*/ 27|128,1/*155*/, /*->51164*/
/*51009*/         OPC_CheckChild2Type, MVT::v8f32,
/*51011*/         OPC_RecordChild3, // #2 = $rsrc
/*51012*/         OPC_CheckChild3Type, MVT::v8i32,
/*51014*/         OPC_RecordChild4, // #3 = $sampler
/*51015*/         OPC_RecordChild5, // #4 = $dmask
/*51016*/         OPC_RecordChild6, // #5 = $unorm
/*51017*/         OPC_RecordChild7, // #6 = $glc
/*51018*/         OPC_MoveChild, 8,
/*51020*/         OPC_RecordNode, // #7 = $slc
/*51021*/         OPC_MoveParent,
/*51022*/         OPC_MoveChild, 9,
/*51024*/         OPC_RecordNode, // #8 = $lwe
/*51025*/         OPC_MoveParent,
/*51026*/         OPC_MoveChild, 10,
/*51028*/         OPC_RecordNode, // #9 = $da
/*51029*/         OPC_MoveParent,
/*51030*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51075
/*51033*/           OPC_EmitMergeInputChains1_0,
/*51034*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51037*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51040*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51043*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51046*/           OPC_EmitInteger, MVT::i1, 0, 
/*51049*/           OPC_EmitInteger, MVT::i1, 0, 
/*51052*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51055*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51058*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 421:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51075*/         /*SwitchType*/ 42, MVT::v2f32,// ->51119
/*51077*/           OPC_EmitMergeInputChains1_0,
/*51078*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51081*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51084*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51087*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51090*/           OPC_EmitInteger, MVT::i1, 0, 
/*51093*/           OPC_EmitInteger, MVT::i1, 0, 
/*51096*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51099*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51102*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 421:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51119*/         /*SwitchType*/ 42, MVT::v4f32,// ->51163
/*51121*/           OPC_EmitMergeInputChains1_0,
/*51122*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51125*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51128*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51131*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51134*/           OPC_EmitInteger, MVT::i1, 0, 
/*51137*/           OPC_EmitInteger, MVT::i1, 0, 
/*51140*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51143*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51146*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 421:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51163*/         0, // EndSwitchType
/*51164*/       /*Scope*/ 27|128,1/*155*/, /*->51321*/
/*51166*/         OPC_CheckChild2Type, MVT::v16f32,
/*51168*/         OPC_RecordChild3, // #2 = $rsrc
/*51169*/         OPC_CheckChild3Type, MVT::v8i32,
/*51171*/         OPC_RecordChild4, // #3 = $sampler
/*51172*/         OPC_RecordChild5, // #4 = $dmask
/*51173*/         OPC_RecordChild6, // #5 = $unorm
/*51174*/         OPC_RecordChild7, // #6 = $glc
/*51175*/         OPC_MoveChild, 8,
/*51177*/         OPC_RecordNode, // #7 = $slc
/*51178*/         OPC_MoveParent,
/*51179*/         OPC_MoveChild, 9,
/*51181*/         OPC_RecordNode, // #8 = $lwe
/*51182*/         OPC_MoveParent,
/*51183*/         OPC_MoveChild, 10,
/*51185*/         OPC_RecordNode, // #9 = $da
/*51186*/         OPC_MoveParent,
/*51187*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51232
/*51190*/           OPC_EmitMergeInputChains1_0,
/*51191*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51194*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51197*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51200*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51203*/           OPC_EmitInteger, MVT::i1, 0, 
/*51206*/           OPC_EmitInteger, MVT::i1, 0, 
/*51209*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51212*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51215*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 421:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51232*/         /*SwitchType*/ 42, MVT::v2f32,// ->51276
/*51234*/           OPC_EmitMergeInputChains1_0,
/*51235*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51238*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51241*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51244*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51247*/           OPC_EmitInteger, MVT::i1, 0, 
/*51250*/           OPC_EmitInteger, MVT::i1, 0, 
/*51253*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51256*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51259*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 421:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51276*/         /*SwitchType*/ 42, MVT::v4f32,// ->51320
/*51278*/           OPC_EmitMergeInputChains1_0,
/*51279*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51282*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51285*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51288*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51291*/           OPC_EmitInteger, MVT::i1, 0, 
/*51294*/           OPC_EmitInteger, MVT::i1, 0, 
/*51297*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51300*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51303*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 421:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51320*/         0, // EndSwitchType
/*51321*/       0, /*End of Scope*/
/*51322*/     /*Scope*/ 23|128,6/*791*/, /*->52115*/
/*51324*/       OPC_CheckChild1Integer, 72|128,3/*456*/, 
/*51327*/       OPC_RecordChild2, // #1 = $addr
/*51328*/       OPC_Scope, 27|128,1/*155*/, /*->51486*/ // 5 children in Scope
/*51331*/         OPC_CheckChild2Type, MVT::f32,
/*51333*/         OPC_RecordChild3, // #2 = $rsrc
/*51334*/         OPC_CheckChild3Type, MVT::v8i32,
/*51336*/         OPC_RecordChild4, // #3 = $sampler
/*51337*/         OPC_RecordChild5, // #4 = $dmask
/*51338*/         OPC_RecordChild6, // #5 = $unorm
/*51339*/         OPC_RecordChild7, // #6 = $glc
/*51340*/         OPC_MoveChild, 8,
/*51342*/         OPC_RecordNode, // #7 = $slc
/*51343*/         OPC_MoveParent,
/*51344*/         OPC_MoveChild, 9,
/*51346*/         OPC_RecordNode, // #8 = $lwe
/*51347*/         OPC_MoveParent,
/*51348*/         OPC_MoveChild, 10,
/*51350*/         OPC_RecordNode, // #9 = $da
/*51351*/         OPC_MoveParent,
/*51352*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51397
/*51355*/           OPC_EmitMergeInputChains1_0,
/*51356*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51359*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51362*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51365*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51368*/           OPC_EmitInteger, MVT::i1, 0, 
/*51371*/           OPC_EmitInteger, MVT::i1, 0, 
/*51374*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51377*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51380*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 456:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51397*/         /*SwitchType*/ 42, MVT::v2f32,// ->51441
/*51399*/           OPC_EmitMergeInputChains1_0,
/*51400*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51403*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51406*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51409*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51412*/           OPC_EmitInteger, MVT::i1, 0, 
/*51415*/           OPC_EmitInteger, MVT::i1, 0, 
/*51418*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51421*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51424*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 456:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51441*/         /*SwitchType*/ 42, MVT::v4f32,// ->51485
/*51443*/           OPC_EmitMergeInputChains1_0,
/*51444*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51447*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51450*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51453*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51456*/           OPC_EmitInteger, MVT::i1, 0, 
/*51459*/           OPC_EmitInteger, MVT::i1, 0, 
/*51462*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51465*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51468*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 456:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51485*/         0, // EndSwitchType
/*51486*/       /*Scope*/ 27|128,1/*155*/, /*->51643*/
/*51488*/         OPC_CheckChild2Type, MVT::v2f32,
/*51490*/         OPC_RecordChild3, // #2 = $rsrc
/*51491*/         OPC_CheckChild3Type, MVT::v8i32,
/*51493*/         OPC_RecordChild4, // #3 = $sampler
/*51494*/         OPC_RecordChild5, // #4 = $dmask
/*51495*/         OPC_RecordChild6, // #5 = $unorm
/*51496*/         OPC_RecordChild7, // #6 = $glc
/*51497*/         OPC_MoveChild, 8,
/*51499*/         OPC_RecordNode, // #7 = $slc
/*51500*/         OPC_MoveParent,
/*51501*/         OPC_MoveChild, 9,
/*51503*/         OPC_RecordNode, // #8 = $lwe
/*51504*/         OPC_MoveParent,
/*51505*/         OPC_MoveChild, 10,
/*51507*/         OPC_RecordNode, // #9 = $da
/*51508*/         OPC_MoveParent,
/*51509*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51554
/*51512*/           OPC_EmitMergeInputChains1_0,
/*51513*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51516*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51519*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51522*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51525*/           OPC_EmitInteger, MVT::i1, 0, 
/*51528*/           OPC_EmitInteger, MVT::i1, 0, 
/*51531*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51534*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51537*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 456:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51554*/         /*SwitchType*/ 42, MVT::v2f32,// ->51598
/*51556*/           OPC_EmitMergeInputChains1_0,
/*51557*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51560*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51563*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51566*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51569*/           OPC_EmitInteger, MVT::i1, 0, 
/*51572*/           OPC_EmitInteger, MVT::i1, 0, 
/*51575*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51578*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51581*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 456:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51598*/         /*SwitchType*/ 42, MVT::v4f32,// ->51642
/*51600*/           OPC_EmitMergeInputChains1_0,
/*51601*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51604*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51607*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51610*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51613*/           OPC_EmitInteger, MVT::i1, 0, 
/*51616*/           OPC_EmitInteger, MVT::i1, 0, 
/*51619*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51622*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51625*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 456:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51642*/         0, // EndSwitchType
/*51643*/       /*Scope*/ 27|128,1/*155*/, /*->51800*/
/*51645*/         OPC_CheckChild2Type, MVT::v4f32,
/*51647*/         OPC_RecordChild3, // #2 = $rsrc
/*51648*/         OPC_CheckChild3Type, MVT::v8i32,
/*51650*/         OPC_RecordChild4, // #3 = $sampler
/*51651*/         OPC_RecordChild5, // #4 = $dmask
/*51652*/         OPC_RecordChild6, // #5 = $unorm
/*51653*/         OPC_RecordChild7, // #6 = $glc
/*51654*/         OPC_MoveChild, 8,
/*51656*/         OPC_RecordNode, // #7 = $slc
/*51657*/         OPC_MoveParent,
/*51658*/         OPC_MoveChild, 9,
/*51660*/         OPC_RecordNode, // #8 = $lwe
/*51661*/         OPC_MoveParent,
/*51662*/         OPC_MoveChild, 10,
/*51664*/         OPC_RecordNode, // #9 = $da
/*51665*/         OPC_MoveParent,
/*51666*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51711
/*51669*/           OPC_EmitMergeInputChains1_0,
/*51670*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51673*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51676*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51679*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51682*/           OPC_EmitInteger, MVT::i1, 0, 
/*51685*/           OPC_EmitInteger, MVT::i1, 0, 
/*51688*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51691*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51694*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 456:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51711*/         /*SwitchType*/ 42, MVT::v2f32,// ->51755
/*51713*/           OPC_EmitMergeInputChains1_0,
/*51714*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51717*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51720*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51723*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51726*/           OPC_EmitInteger, MVT::i1, 0, 
/*51729*/           OPC_EmitInteger, MVT::i1, 0, 
/*51732*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51735*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51738*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 456:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51755*/         /*SwitchType*/ 42, MVT::v4f32,// ->51799
/*51757*/           OPC_EmitMergeInputChains1_0,
/*51758*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51761*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51764*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51767*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51770*/           OPC_EmitInteger, MVT::i1, 0, 
/*51773*/           OPC_EmitInteger, MVT::i1, 0, 
/*51776*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51779*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51782*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 456:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51799*/         0, // EndSwitchType
/*51800*/       /*Scope*/ 27|128,1/*155*/, /*->51957*/
/*51802*/         OPC_CheckChild2Type, MVT::v8f32,
/*51804*/         OPC_RecordChild3, // #2 = $rsrc
/*51805*/         OPC_CheckChild3Type, MVT::v8i32,
/*51807*/         OPC_RecordChild4, // #3 = $sampler
/*51808*/         OPC_RecordChild5, // #4 = $dmask
/*51809*/         OPC_RecordChild6, // #5 = $unorm
/*51810*/         OPC_RecordChild7, // #6 = $glc
/*51811*/         OPC_MoveChild, 8,
/*51813*/         OPC_RecordNode, // #7 = $slc
/*51814*/         OPC_MoveParent,
/*51815*/         OPC_MoveChild, 9,
/*51817*/         OPC_RecordNode, // #8 = $lwe
/*51818*/         OPC_MoveParent,
/*51819*/         OPC_MoveChild, 10,
/*51821*/         OPC_RecordNode, // #9 = $da
/*51822*/         OPC_MoveParent,
/*51823*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51868
/*51826*/           OPC_EmitMergeInputChains1_0,
/*51827*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51830*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51833*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51836*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51839*/           OPC_EmitInteger, MVT::i1, 0, 
/*51842*/           OPC_EmitInteger, MVT::i1, 0, 
/*51845*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51848*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51851*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 456:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51868*/         /*SwitchType*/ 42, MVT::v2f32,// ->51912
/*51870*/           OPC_EmitMergeInputChains1_0,
/*51871*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51874*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51877*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51880*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51883*/           OPC_EmitInteger, MVT::i1, 0, 
/*51886*/           OPC_EmitInteger, MVT::i1, 0, 
/*51889*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51892*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51895*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 456:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51912*/         /*SwitchType*/ 42, MVT::v4f32,// ->51956
/*51914*/           OPC_EmitMergeInputChains1_0,
/*51915*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51918*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51921*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51924*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51927*/           OPC_EmitInteger, MVT::i1, 0, 
/*51930*/           OPC_EmitInteger, MVT::i1, 0, 
/*51933*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51936*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51939*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 456:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51956*/         0, // EndSwitchType
/*51957*/       /*Scope*/ 27|128,1/*155*/, /*->52114*/
/*51959*/         OPC_CheckChild2Type, MVT::v16f32,
/*51961*/         OPC_RecordChild3, // #2 = $rsrc
/*51962*/         OPC_CheckChild3Type, MVT::v8i32,
/*51964*/         OPC_RecordChild4, // #3 = $sampler
/*51965*/         OPC_RecordChild5, // #4 = $dmask
/*51966*/         OPC_RecordChild6, // #5 = $unorm
/*51967*/         OPC_RecordChild7, // #6 = $glc
/*51968*/         OPC_MoveChild, 8,
/*51970*/         OPC_RecordNode, // #7 = $slc
/*51971*/         OPC_MoveParent,
/*51972*/         OPC_MoveChild, 9,
/*51974*/         OPC_RecordNode, // #8 = $lwe
/*51975*/         OPC_MoveParent,
/*51976*/         OPC_MoveChild, 10,
/*51978*/         OPC_RecordNode, // #9 = $da
/*51979*/         OPC_MoveParent,
/*51980*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52025
/*51983*/           OPC_EmitMergeInputChains1_0,
/*51984*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51987*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51990*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51993*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51996*/           OPC_EmitInteger, MVT::i1, 0, 
/*51999*/           OPC_EmitInteger, MVT::i1, 0, 
/*52002*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52005*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52008*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 456:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52025*/         /*SwitchType*/ 42, MVT::v2f32,// ->52069
/*52027*/           OPC_EmitMergeInputChains1_0,
/*52028*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52031*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52034*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52037*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52040*/           OPC_EmitInteger, MVT::i1, 0, 
/*52043*/           OPC_EmitInteger, MVT::i1, 0, 
/*52046*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52049*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52052*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 456:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52069*/         /*SwitchType*/ 42, MVT::v4f32,// ->52113
/*52071*/           OPC_EmitMergeInputChains1_0,
/*52072*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52075*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52078*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52081*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52084*/           OPC_EmitInteger, MVT::i1, 0, 
/*52087*/           OPC_EmitInteger, MVT::i1, 0, 
/*52090*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52093*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52096*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 456:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52113*/         0, // EndSwitchType
/*52114*/       0, /*End of Scope*/
/*52115*/     /*Scope*/ 23|128,6/*791*/, /*->52908*/
/*52117*/       OPC_CheckChild1Integer, 62|128,3/*446*/, 
/*52120*/       OPC_RecordChild2, // #1 = $addr
/*52121*/       OPC_Scope, 27|128,1/*155*/, /*->52279*/ // 5 children in Scope
/*52124*/         OPC_CheckChild2Type, MVT::f32,
/*52126*/         OPC_RecordChild3, // #2 = $rsrc
/*52127*/         OPC_CheckChild3Type, MVT::v8i32,
/*52129*/         OPC_RecordChild4, // #3 = $sampler
/*52130*/         OPC_RecordChild5, // #4 = $dmask
/*52131*/         OPC_RecordChild6, // #5 = $unorm
/*52132*/         OPC_RecordChild7, // #6 = $glc
/*52133*/         OPC_MoveChild, 8,
/*52135*/         OPC_RecordNode, // #7 = $slc
/*52136*/         OPC_MoveParent,
/*52137*/         OPC_MoveChild, 9,
/*52139*/         OPC_RecordNode, // #8 = $lwe
/*52140*/         OPC_MoveParent,
/*52141*/         OPC_MoveChild, 10,
/*52143*/         OPC_RecordNode, // #9 = $da
/*52144*/         OPC_MoveParent,
/*52145*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52190
/*52148*/           OPC_EmitMergeInputChains1_0,
/*52149*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52152*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52155*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52158*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52161*/           OPC_EmitInteger, MVT::i1, 0, 
/*52164*/           OPC_EmitInteger, MVT::i1, 0, 
/*52167*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52170*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52173*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52190*/         /*SwitchType*/ 42, MVT::v2f32,// ->52234
/*52192*/           OPC_EmitMergeInputChains1_0,
/*52193*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52196*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52199*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52202*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52205*/           OPC_EmitInteger, MVT::i1, 0, 
/*52208*/           OPC_EmitInteger, MVT::i1, 0, 
/*52211*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52214*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52217*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52234*/         /*SwitchType*/ 42, MVT::v4f32,// ->52278
/*52236*/           OPC_EmitMergeInputChains1_0,
/*52237*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52240*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52243*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52246*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52249*/           OPC_EmitInteger, MVT::i1, 0, 
/*52252*/           OPC_EmitInteger, MVT::i1, 0, 
/*52255*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52258*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52261*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52278*/         0, // EndSwitchType
/*52279*/       /*Scope*/ 27|128,1/*155*/, /*->52436*/
/*52281*/         OPC_CheckChild2Type, MVT::v2f32,
/*52283*/         OPC_RecordChild3, // #2 = $rsrc
/*52284*/         OPC_CheckChild3Type, MVT::v8i32,
/*52286*/         OPC_RecordChild4, // #3 = $sampler
/*52287*/         OPC_RecordChild5, // #4 = $dmask
/*52288*/         OPC_RecordChild6, // #5 = $unorm
/*52289*/         OPC_RecordChild7, // #6 = $glc
/*52290*/         OPC_MoveChild, 8,
/*52292*/         OPC_RecordNode, // #7 = $slc
/*52293*/         OPC_MoveParent,
/*52294*/         OPC_MoveChild, 9,
/*52296*/         OPC_RecordNode, // #8 = $lwe
/*52297*/         OPC_MoveParent,
/*52298*/         OPC_MoveChild, 10,
/*52300*/         OPC_RecordNode, // #9 = $da
/*52301*/         OPC_MoveParent,
/*52302*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52347
/*52305*/           OPC_EmitMergeInputChains1_0,
/*52306*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52309*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52312*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52315*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52318*/           OPC_EmitInteger, MVT::i1, 0, 
/*52321*/           OPC_EmitInteger, MVT::i1, 0, 
/*52324*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52327*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52330*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52347*/         /*SwitchType*/ 42, MVT::v2f32,// ->52391
/*52349*/           OPC_EmitMergeInputChains1_0,
/*52350*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52353*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52356*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52359*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52362*/           OPC_EmitInteger, MVT::i1, 0, 
/*52365*/           OPC_EmitInteger, MVT::i1, 0, 
/*52368*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52371*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52374*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52391*/         /*SwitchType*/ 42, MVT::v4f32,// ->52435
/*52393*/           OPC_EmitMergeInputChains1_0,
/*52394*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52397*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52400*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52403*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52406*/           OPC_EmitInteger, MVT::i1, 0, 
/*52409*/           OPC_EmitInteger, MVT::i1, 0, 
/*52412*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52415*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52418*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52435*/         0, // EndSwitchType
/*52436*/       /*Scope*/ 27|128,1/*155*/, /*->52593*/
/*52438*/         OPC_CheckChild2Type, MVT::v4f32,
/*52440*/         OPC_RecordChild3, // #2 = $rsrc
/*52441*/         OPC_CheckChild3Type, MVT::v8i32,
/*52443*/         OPC_RecordChild4, // #3 = $sampler
/*52444*/         OPC_RecordChild5, // #4 = $dmask
/*52445*/         OPC_RecordChild6, // #5 = $unorm
/*52446*/         OPC_RecordChild7, // #6 = $glc
/*52447*/         OPC_MoveChild, 8,
/*52449*/         OPC_RecordNode, // #7 = $slc
/*52450*/         OPC_MoveParent,
/*52451*/         OPC_MoveChild, 9,
/*52453*/         OPC_RecordNode, // #8 = $lwe
/*52454*/         OPC_MoveParent,
/*52455*/         OPC_MoveChild, 10,
/*52457*/         OPC_RecordNode, // #9 = $da
/*52458*/         OPC_MoveParent,
/*52459*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52504
/*52462*/           OPC_EmitMergeInputChains1_0,
/*52463*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52466*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52469*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52472*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52475*/           OPC_EmitInteger, MVT::i1, 0, 
/*52478*/           OPC_EmitInteger, MVT::i1, 0, 
/*52481*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52484*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52487*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52504*/         /*SwitchType*/ 42, MVT::v2f32,// ->52548
/*52506*/           OPC_EmitMergeInputChains1_0,
/*52507*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52510*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52513*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52516*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52519*/           OPC_EmitInteger, MVT::i1, 0, 
/*52522*/           OPC_EmitInteger, MVT::i1, 0, 
/*52525*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52528*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52531*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52548*/         /*SwitchType*/ 42, MVT::v4f32,// ->52592
/*52550*/           OPC_EmitMergeInputChains1_0,
/*52551*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52554*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52557*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52560*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52563*/           OPC_EmitInteger, MVT::i1, 0, 
/*52566*/           OPC_EmitInteger, MVT::i1, 0, 
/*52569*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52572*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52575*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52592*/         0, // EndSwitchType
/*52593*/       /*Scope*/ 27|128,1/*155*/, /*->52750*/
/*52595*/         OPC_CheckChild2Type, MVT::v8f32,
/*52597*/         OPC_RecordChild3, // #2 = $rsrc
/*52598*/         OPC_CheckChild3Type, MVT::v8i32,
/*52600*/         OPC_RecordChild4, // #3 = $sampler
/*52601*/         OPC_RecordChild5, // #4 = $dmask
/*52602*/         OPC_RecordChild6, // #5 = $unorm
/*52603*/         OPC_RecordChild7, // #6 = $glc
/*52604*/         OPC_MoveChild, 8,
/*52606*/         OPC_RecordNode, // #7 = $slc
/*52607*/         OPC_MoveParent,
/*52608*/         OPC_MoveChild, 9,
/*52610*/         OPC_RecordNode, // #8 = $lwe
/*52611*/         OPC_MoveParent,
/*52612*/         OPC_MoveChild, 10,
/*52614*/         OPC_RecordNode, // #9 = $da
/*52615*/         OPC_MoveParent,
/*52616*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52661
/*52619*/           OPC_EmitMergeInputChains1_0,
/*52620*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52623*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52626*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52629*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52632*/           OPC_EmitInteger, MVT::i1, 0, 
/*52635*/           OPC_EmitInteger, MVT::i1, 0, 
/*52638*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52641*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52644*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52661*/         /*SwitchType*/ 42, MVT::v2f32,// ->52705
/*52663*/           OPC_EmitMergeInputChains1_0,
/*52664*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52667*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52670*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52673*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52676*/           OPC_EmitInteger, MVT::i1, 0, 
/*52679*/           OPC_EmitInteger, MVT::i1, 0, 
/*52682*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52685*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52688*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52705*/         /*SwitchType*/ 42, MVT::v4f32,// ->52749
/*52707*/           OPC_EmitMergeInputChains1_0,
/*52708*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52711*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52714*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52717*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52720*/           OPC_EmitInteger, MVT::i1, 0, 
/*52723*/           OPC_EmitInteger, MVT::i1, 0, 
/*52726*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52729*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52732*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52749*/         0, // EndSwitchType
/*52750*/       /*Scope*/ 27|128,1/*155*/, /*->52907*/
/*52752*/         OPC_CheckChild2Type, MVT::v16f32,
/*52754*/         OPC_RecordChild3, // #2 = $rsrc
/*52755*/         OPC_CheckChild3Type, MVT::v8i32,
/*52757*/         OPC_RecordChild4, // #3 = $sampler
/*52758*/         OPC_RecordChild5, // #4 = $dmask
/*52759*/         OPC_RecordChild6, // #5 = $unorm
/*52760*/         OPC_RecordChild7, // #6 = $glc
/*52761*/         OPC_MoveChild, 8,
/*52763*/         OPC_RecordNode, // #7 = $slc
/*52764*/         OPC_MoveParent,
/*52765*/         OPC_MoveChild, 9,
/*52767*/         OPC_RecordNode, // #8 = $lwe
/*52768*/         OPC_MoveParent,
/*52769*/         OPC_MoveChild, 10,
/*52771*/         OPC_RecordNode, // #9 = $da
/*52772*/         OPC_MoveParent,
/*52773*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52818
/*52776*/           OPC_EmitMergeInputChains1_0,
/*52777*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52780*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52783*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52786*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52789*/           OPC_EmitInteger, MVT::i1, 0, 
/*52792*/           OPC_EmitInteger, MVT::i1, 0, 
/*52795*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52798*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52801*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52818*/         /*SwitchType*/ 42, MVT::v2f32,// ->52862
/*52820*/           OPC_EmitMergeInputChains1_0,
/*52821*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52824*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52827*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52830*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52833*/           OPC_EmitInteger, MVT::i1, 0, 
/*52836*/           OPC_EmitInteger, MVT::i1, 0, 
/*52839*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52842*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52845*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52862*/         /*SwitchType*/ 42, MVT::v4f32,// ->52906
/*52864*/           OPC_EmitMergeInputChains1_0,
/*52865*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52868*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52871*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52874*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52877*/           OPC_EmitInteger, MVT::i1, 0, 
/*52880*/           OPC_EmitInteger, MVT::i1, 0, 
/*52883*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52886*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52889*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52906*/         0, // EndSwitchType
/*52907*/       0, /*End of Scope*/
/*52908*/     /*Scope*/ 23|128,6/*791*/, /*->53701*/
/*52910*/       OPC_CheckChild1Integer, 61|128,3/*445*/, 
/*52913*/       OPC_RecordChild2, // #1 = $addr
/*52914*/       OPC_Scope, 27|128,1/*155*/, /*->53072*/ // 5 children in Scope
/*52917*/         OPC_CheckChild2Type, MVT::f32,
/*52919*/         OPC_RecordChild3, // #2 = $rsrc
/*52920*/         OPC_CheckChild3Type, MVT::v8i32,
/*52922*/         OPC_RecordChild4, // #3 = $sampler
/*52923*/         OPC_RecordChild5, // #4 = $dmask
/*52924*/         OPC_RecordChild6, // #5 = $unorm
/*52925*/         OPC_RecordChild7, // #6 = $glc
/*52926*/         OPC_MoveChild, 8,
/*52928*/         OPC_RecordNode, // #7 = $slc
/*52929*/         OPC_MoveParent,
/*52930*/         OPC_MoveChild, 9,
/*52932*/         OPC_RecordNode, // #8 = $lwe
/*52933*/         OPC_MoveParent,
/*52934*/         OPC_MoveChild, 10,
/*52936*/         OPC_RecordNode, // #9 = $da
/*52937*/         OPC_MoveParent,
/*52938*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52983
/*52941*/           OPC_EmitMergeInputChains1_0,
/*52942*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52945*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52948*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52951*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52954*/           OPC_EmitInteger, MVT::i1, 0, 
/*52957*/           OPC_EmitInteger, MVT::i1, 0, 
/*52960*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52963*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52966*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52983*/         /*SwitchType*/ 42, MVT::v2f32,// ->53027
/*52985*/           OPC_EmitMergeInputChains1_0,
/*52986*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52989*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52992*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52995*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52998*/           OPC_EmitInteger, MVT::i1, 0, 
/*53001*/           OPC_EmitInteger, MVT::i1, 0, 
/*53004*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53007*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53010*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53027*/         /*SwitchType*/ 42, MVT::v4f32,// ->53071
/*53029*/           OPC_EmitMergeInputChains1_0,
/*53030*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53033*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53036*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53039*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53042*/           OPC_EmitInteger, MVT::i1, 0, 
/*53045*/           OPC_EmitInteger, MVT::i1, 0, 
/*53048*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53051*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53054*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53071*/         0, // EndSwitchType
/*53072*/       /*Scope*/ 27|128,1/*155*/, /*->53229*/
/*53074*/         OPC_CheckChild2Type, MVT::v2f32,
/*53076*/         OPC_RecordChild3, // #2 = $rsrc
/*53077*/         OPC_CheckChild3Type, MVT::v8i32,
/*53079*/         OPC_RecordChild4, // #3 = $sampler
/*53080*/         OPC_RecordChild5, // #4 = $dmask
/*53081*/         OPC_RecordChild6, // #5 = $unorm
/*53082*/         OPC_RecordChild7, // #6 = $glc
/*53083*/         OPC_MoveChild, 8,
/*53085*/         OPC_RecordNode, // #7 = $slc
/*53086*/         OPC_MoveParent,
/*53087*/         OPC_MoveChild, 9,
/*53089*/         OPC_RecordNode, // #8 = $lwe
/*53090*/         OPC_MoveParent,
/*53091*/         OPC_MoveChild, 10,
/*53093*/         OPC_RecordNode, // #9 = $da
/*53094*/         OPC_MoveParent,
/*53095*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53140
/*53098*/           OPC_EmitMergeInputChains1_0,
/*53099*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53102*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53105*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53108*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53111*/           OPC_EmitInteger, MVT::i1, 0, 
/*53114*/           OPC_EmitInteger, MVT::i1, 0, 
/*53117*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53120*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53123*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53140*/         /*SwitchType*/ 42, MVT::v2f32,// ->53184
/*53142*/           OPC_EmitMergeInputChains1_0,
/*53143*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53146*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53149*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53152*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53155*/           OPC_EmitInteger, MVT::i1, 0, 
/*53158*/           OPC_EmitInteger, MVT::i1, 0, 
/*53161*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53164*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53167*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53184*/         /*SwitchType*/ 42, MVT::v4f32,// ->53228
/*53186*/           OPC_EmitMergeInputChains1_0,
/*53187*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53190*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53193*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53196*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53199*/           OPC_EmitInteger, MVT::i1, 0, 
/*53202*/           OPC_EmitInteger, MVT::i1, 0, 
/*53205*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53208*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53211*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53228*/         0, // EndSwitchType
/*53229*/       /*Scope*/ 27|128,1/*155*/, /*->53386*/
/*53231*/         OPC_CheckChild2Type, MVT::v4f32,
/*53233*/         OPC_RecordChild3, // #2 = $rsrc
/*53234*/         OPC_CheckChild3Type, MVT::v8i32,
/*53236*/         OPC_RecordChild4, // #3 = $sampler
/*53237*/         OPC_RecordChild5, // #4 = $dmask
/*53238*/         OPC_RecordChild6, // #5 = $unorm
/*53239*/         OPC_RecordChild7, // #6 = $glc
/*53240*/         OPC_MoveChild, 8,
/*53242*/         OPC_RecordNode, // #7 = $slc
/*53243*/         OPC_MoveParent,
/*53244*/         OPC_MoveChild, 9,
/*53246*/         OPC_RecordNode, // #8 = $lwe
/*53247*/         OPC_MoveParent,
/*53248*/         OPC_MoveChild, 10,
/*53250*/         OPC_RecordNode, // #9 = $da
/*53251*/         OPC_MoveParent,
/*53252*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53297
/*53255*/           OPC_EmitMergeInputChains1_0,
/*53256*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53259*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53262*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53265*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53268*/           OPC_EmitInteger, MVT::i1, 0, 
/*53271*/           OPC_EmitInteger, MVT::i1, 0, 
/*53274*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53277*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53280*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53297*/         /*SwitchType*/ 42, MVT::v2f32,// ->53341
/*53299*/           OPC_EmitMergeInputChains1_0,
/*53300*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53303*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53306*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53309*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53312*/           OPC_EmitInteger, MVT::i1, 0, 
/*53315*/           OPC_EmitInteger, MVT::i1, 0, 
/*53318*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53321*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53324*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53341*/         /*SwitchType*/ 42, MVT::v4f32,// ->53385
/*53343*/           OPC_EmitMergeInputChains1_0,
/*53344*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53347*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53350*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53353*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53356*/           OPC_EmitInteger, MVT::i1, 0, 
/*53359*/           OPC_EmitInteger, MVT::i1, 0, 
/*53362*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53365*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53368*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53385*/         0, // EndSwitchType
/*53386*/       /*Scope*/ 27|128,1/*155*/, /*->53543*/
/*53388*/         OPC_CheckChild2Type, MVT::v8f32,
/*53390*/         OPC_RecordChild3, // #2 = $rsrc
/*53391*/         OPC_CheckChild3Type, MVT::v8i32,
/*53393*/         OPC_RecordChild4, // #3 = $sampler
/*53394*/         OPC_RecordChild5, // #4 = $dmask
/*53395*/         OPC_RecordChild6, // #5 = $unorm
/*53396*/         OPC_RecordChild7, // #6 = $glc
/*53397*/         OPC_MoveChild, 8,
/*53399*/         OPC_RecordNode, // #7 = $slc
/*53400*/         OPC_MoveParent,
/*53401*/         OPC_MoveChild, 9,
/*53403*/         OPC_RecordNode, // #8 = $lwe
/*53404*/         OPC_MoveParent,
/*53405*/         OPC_MoveChild, 10,
/*53407*/         OPC_RecordNode, // #9 = $da
/*53408*/         OPC_MoveParent,
/*53409*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53454
/*53412*/           OPC_EmitMergeInputChains1_0,
/*53413*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53416*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53419*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53422*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53425*/           OPC_EmitInteger, MVT::i1, 0, 
/*53428*/           OPC_EmitInteger, MVT::i1, 0, 
/*53431*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53434*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53437*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53454*/         /*SwitchType*/ 42, MVT::v2f32,// ->53498
/*53456*/           OPC_EmitMergeInputChains1_0,
/*53457*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53460*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53463*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53466*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53469*/           OPC_EmitInteger, MVT::i1, 0, 
/*53472*/           OPC_EmitInteger, MVT::i1, 0, 
/*53475*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53478*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53481*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53498*/         /*SwitchType*/ 42, MVT::v4f32,// ->53542
/*53500*/           OPC_EmitMergeInputChains1_0,
/*53501*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53504*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53507*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53510*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53513*/           OPC_EmitInteger, MVT::i1, 0, 
/*53516*/           OPC_EmitInteger, MVT::i1, 0, 
/*53519*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53522*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53525*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53542*/         0, // EndSwitchType
/*53543*/       /*Scope*/ 27|128,1/*155*/, /*->53700*/
/*53545*/         OPC_CheckChild2Type, MVT::v16f32,
/*53547*/         OPC_RecordChild3, // #2 = $rsrc
/*53548*/         OPC_CheckChild3Type, MVT::v8i32,
/*53550*/         OPC_RecordChild4, // #3 = $sampler
/*53551*/         OPC_RecordChild5, // #4 = $dmask
/*53552*/         OPC_RecordChild6, // #5 = $unorm
/*53553*/         OPC_RecordChild7, // #6 = $glc
/*53554*/         OPC_MoveChild, 8,
/*53556*/         OPC_RecordNode, // #7 = $slc
/*53557*/         OPC_MoveParent,
/*53558*/         OPC_MoveChild, 9,
/*53560*/         OPC_RecordNode, // #8 = $lwe
/*53561*/         OPC_MoveParent,
/*53562*/         OPC_MoveChild, 10,
/*53564*/         OPC_RecordNode, // #9 = $da
/*53565*/         OPC_MoveParent,
/*53566*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53611
/*53569*/           OPC_EmitMergeInputChains1_0,
/*53570*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53573*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53576*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53579*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53582*/           OPC_EmitInteger, MVT::i1, 0, 
/*53585*/           OPC_EmitInteger, MVT::i1, 0, 
/*53588*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53591*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53594*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53611*/         /*SwitchType*/ 42, MVT::v2f32,// ->53655
/*53613*/           OPC_EmitMergeInputChains1_0,
/*53614*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53617*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53620*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53623*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53626*/           OPC_EmitInteger, MVT::i1, 0, 
/*53629*/           OPC_EmitInteger, MVT::i1, 0, 
/*53632*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53635*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53638*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53655*/         /*SwitchType*/ 42, MVT::v4f32,// ->53699
/*53657*/           OPC_EmitMergeInputChains1_0,
/*53658*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53661*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53664*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53667*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53670*/           OPC_EmitInteger, MVT::i1, 0, 
/*53673*/           OPC_EmitInteger, MVT::i1, 0, 
/*53676*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53679*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53682*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53699*/         0, // EndSwitchType
/*53700*/       0, /*End of Scope*/
/*53701*/     /*Scope*/ 23|128,6/*791*/, /*->54494*/
/*53703*/       OPC_CheckChild1Integer, 58|128,3/*442*/, 
/*53706*/       OPC_RecordChild2, // #1 = $addr
/*53707*/       OPC_Scope, 27|128,1/*155*/, /*->53865*/ // 5 children in Scope
/*53710*/         OPC_CheckChild2Type, MVT::f32,
/*53712*/         OPC_RecordChild3, // #2 = $rsrc
/*53713*/         OPC_CheckChild3Type, MVT::v8i32,
/*53715*/         OPC_RecordChild4, // #3 = $sampler
/*53716*/         OPC_RecordChild5, // #4 = $dmask
/*53717*/         OPC_RecordChild6, // #5 = $unorm
/*53718*/         OPC_RecordChild7, // #6 = $glc
/*53719*/         OPC_MoveChild, 8,
/*53721*/         OPC_RecordNode, // #7 = $slc
/*53722*/         OPC_MoveParent,
/*53723*/         OPC_MoveChild, 9,
/*53725*/         OPC_RecordNode, // #8 = $lwe
/*53726*/         OPC_MoveParent,
/*53727*/         OPC_MoveChild, 10,
/*53729*/         OPC_RecordNode, // #9 = $da
/*53730*/         OPC_MoveParent,
/*53731*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53776
/*53734*/           OPC_EmitMergeInputChains1_0,
/*53735*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53738*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53741*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53744*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53747*/           OPC_EmitInteger, MVT::i1, 0, 
/*53750*/           OPC_EmitInteger, MVT::i1, 0, 
/*53753*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53756*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53759*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53776*/         /*SwitchType*/ 42, MVT::v2f32,// ->53820
/*53778*/           OPC_EmitMergeInputChains1_0,
/*53779*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53782*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53785*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53788*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53791*/           OPC_EmitInteger, MVT::i1, 0, 
/*53794*/           OPC_EmitInteger, MVT::i1, 0, 
/*53797*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53800*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53803*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53820*/         /*SwitchType*/ 42, MVT::v4f32,// ->53864
/*53822*/           OPC_EmitMergeInputChains1_0,
/*53823*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53826*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53829*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53832*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53835*/           OPC_EmitInteger, MVT::i1, 0, 
/*53838*/           OPC_EmitInteger, MVT::i1, 0, 
/*53841*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53844*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53847*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53864*/         0, // EndSwitchType
/*53865*/       /*Scope*/ 27|128,1/*155*/, /*->54022*/
/*53867*/         OPC_CheckChild2Type, MVT::v2f32,
/*53869*/         OPC_RecordChild3, // #2 = $rsrc
/*53870*/         OPC_CheckChild3Type, MVT::v8i32,
/*53872*/         OPC_RecordChild4, // #3 = $sampler
/*53873*/         OPC_RecordChild5, // #4 = $dmask
/*53874*/         OPC_RecordChild6, // #5 = $unorm
/*53875*/         OPC_RecordChild7, // #6 = $glc
/*53876*/         OPC_MoveChild, 8,
/*53878*/         OPC_RecordNode, // #7 = $slc
/*53879*/         OPC_MoveParent,
/*53880*/         OPC_MoveChild, 9,
/*53882*/         OPC_RecordNode, // #8 = $lwe
/*53883*/         OPC_MoveParent,
/*53884*/         OPC_MoveChild, 10,
/*53886*/         OPC_RecordNode, // #9 = $da
/*53887*/         OPC_MoveParent,
/*53888*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53933
/*53891*/           OPC_EmitMergeInputChains1_0,
/*53892*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53895*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53898*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53901*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53904*/           OPC_EmitInteger, MVT::i1, 0, 
/*53907*/           OPC_EmitInteger, MVT::i1, 0, 
/*53910*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53913*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53916*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53933*/         /*SwitchType*/ 42, MVT::v2f32,// ->53977
/*53935*/           OPC_EmitMergeInputChains1_0,
/*53936*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53939*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53942*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53945*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53948*/           OPC_EmitInteger, MVT::i1, 0, 
/*53951*/           OPC_EmitInteger, MVT::i1, 0, 
/*53954*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53957*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53960*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53977*/         /*SwitchType*/ 42, MVT::v4f32,// ->54021
/*53979*/           OPC_EmitMergeInputChains1_0,
/*53980*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53983*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53986*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53989*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53992*/           OPC_EmitInteger, MVT::i1, 0, 
/*53995*/           OPC_EmitInteger, MVT::i1, 0, 
/*53998*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54001*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54004*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54021*/         0, // EndSwitchType
/*54022*/       /*Scope*/ 27|128,1/*155*/, /*->54179*/
/*54024*/         OPC_CheckChild2Type, MVT::v4f32,
/*54026*/         OPC_RecordChild3, // #2 = $rsrc
/*54027*/         OPC_CheckChild3Type, MVT::v8i32,
/*54029*/         OPC_RecordChild4, // #3 = $sampler
/*54030*/         OPC_RecordChild5, // #4 = $dmask
/*54031*/         OPC_RecordChild6, // #5 = $unorm
/*54032*/         OPC_RecordChild7, // #6 = $glc
/*54033*/         OPC_MoveChild, 8,
/*54035*/         OPC_RecordNode, // #7 = $slc
/*54036*/         OPC_MoveParent,
/*54037*/         OPC_MoveChild, 9,
/*54039*/         OPC_RecordNode, // #8 = $lwe
/*54040*/         OPC_MoveParent,
/*54041*/         OPC_MoveChild, 10,
/*54043*/         OPC_RecordNode, // #9 = $da
/*54044*/         OPC_MoveParent,
/*54045*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54090
/*54048*/           OPC_EmitMergeInputChains1_0,
/*54049*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54052*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54055*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54058*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54061*/           OPC_EmitInteger, MVT::i1, 0, 
/*54064*/           OPC_EmitInteger, MVT::i1, 0, 
/*54067*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54070*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54073*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54090*/         /*SwitchType*/ 42, MVT::v2f32,// ->54134
/*54092*/           OPC_EmitMergeInputChains1_0,
/*54093*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54096*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54099*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54102*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54105*/           OPC_EmitInteger, MVT::i1, 0, 
/*54108*/           OPC_EmitInteger, MVT::i1, 0, 
/*54111*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54114*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54117*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54134*/         /*SwitchType*/ 42, MVT::v4f32,// ->54178
/*54136*/           OPC_EmitMergeInputChains1_0,
/*54137*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54140*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54143*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54146*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54149*/           OPC_EmitInteger, MVT::i1, 0, 
/*54152*/           OPC_EmitInteger, MVT::i1, 0, 
/*54155*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54158*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54161*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54178*/         0, // EndSwitchType
/*54179*/       /*Scope*/ 27|128,1/*155*/, /*->54336*/
/*54181*/         OPC_CheckChild2Type, MVT::v8f32,
/*54183*/         OPC_RecordChild3, // #2 = $rsrc
/*54184*/         OPC_CheckChild3Type, MVT::v8i32,
/*54186*/         OPC_RecordChild4, // #3 = $sampler
/*54187*/         OPC_RecordChild5, // #4 = $dmask
/*54188*/         OPC_RecordChild6, // #5 = $unorm
/*54189*/         OPC_RecordChild7, // #6 = $glc
/*54190*/         OPC_MoveChild, 8,
/*54192*/         OPC_RecordNode, // #7 = $slc
/*54193*/         OPC_MoveParent,
/*54194*/         OPC_MoveChild, 9,
/*54196*/         OPC_RecordNode, // #8 = $lwe
/*54197*/         OPC_MoveParent,
/*54198*/         OPC_MoveChild, 10,
/*54200*/         OPC_RecordNode, // #9 = $da
/*54201*/         OPC_MoveParent,
/*54202*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54247
/*54205*/           OPC_EmitMergeInputChains1_0,
/*54206*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54209*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54212*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54215*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54218*/           OPC_EmitInteger, MVT::i1, 0, 
/*54221*/           OPC_EmitInteger, MVT::i1, 0, 
/*54224*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54227*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54230*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54247*/         /*SwitchType*/ 42, MVT::v2f32,// ->54291
/*54249*/           OPC_EmitMergeInputChains1_0,
/*54250*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54253*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54256*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54259*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54262*/           OPC_EmitInteger, MVT::i1, 0, 
/*54265*/           OPC_EmitInteger, MVT::i1, 0, 
/*54268*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54271*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54274*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54291*/         /*SwitchType*/ 42, MVT::v4f32,// ->54335
/*54293*/           OPC_EmitMergeInputChains1_0,
/*54294*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54297*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54300*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54303*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54306*/           OPC_EmitInteger, MVT::i1, 0, 
/*54309*/           OPC_EmitInteger, MVT::i1, 0, 
/*54312*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54315*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54318*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54335*/         0, // EndSwitchType
/*54336*/       /*Scope*/ 27|128,1/*155*/, /*->54493*/
/*54338*/         OPC_CheckChild2Type, MVT::v16f32,
/*54340*/         OPC_RecordChild3, // #2 = $rsrc
/*54341*/         OPC_CheckChild3Type, MVT::v8i32,
/*54343*/         OPC_RecordChild4, // #3 = $sampler
/*54344*/         OPC_RecordChild5, // #4 = $dmask
/*54345*/         OPC_RecordChild6, // #5 = $unorm
/*54346*/         OPC_RecordChild7, // #6 = $glc
/*54347*/         OPC_MoveChild, 8,
/*54349*/         OPC_RecordNode, // #7 = $slc
/*54350*/         OPC_MoveParent,
/*54351*/         OPC_MoveChild, 9,
/*54353*/         OPC_RecordNode, // #8 = $lwe
/*54354*/         OPC_MoveParent,
/*54355*/         OPC_MoveChild, 10,
/*54357*/         OPC_RecordNode, // #9 = $da
/*54358*/         OPC_MoveParent,
/*54359*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54404
/*54362*/           OPC_EmitMergeInputChains1_0,
/*54363*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54366*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54369*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54372*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54375*/           OPC_EmitInteger, MVT::i1, 0, 
/*54378*/           OPC_EmitInteger, MVT::i1, 0, 
/*54381*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54384*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54387*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54404*/         /*SwitchType*/ 42, MVT::v2f32,// ->54448
/*54406*/           OPC_EmitMergeInputChains1_0,
/*54407*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54410*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54413*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54416*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54419*/           OPC_EmitInteger, MVT::i1, 0, 
/*54422*/           OPC_EmitInteger, MVT::i1, 0, 
/*54425*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54428*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54431*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54448*/         /*SwitchType*/ 42, MVT::v4f32,// ->54492
/*54450*/           OPC_EmitMergeInputChains1_0,
/*54451*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54454*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54457*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54460*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54463*/           OPC_EmitInteger, MVT::i1, 0, 
/*54466*/           OPC_EmitInteger, MVT::i1, 0, 
/*54469*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54472*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54475*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54492*/         0, // EndSwitchType
/*54493*/       0, /*End of Scope*/
/*54494*/     /*Scope*/ 23|128,6/*791*/, /*->55287*/
/*54496*/       OPC_CheckChild1Integer, 49|128,3/*433*/, 
/*54499*/       OPC_RecordChild2, // #1 = $addr
/*54500*/       OPC_Scope, 27|128,1/*155*/, /*->54658*/ // 5 children in Scope
/*54503*/         OPC_CheckChild2Type, MVT::f32,
/*54505*/         OPC_RecordChild3, // #2 = $rsrc
/*54506*/         OPC_CheckChild3Type, MVT::v8i32,
/*54508*/         OPC_RecordChild4, // #3 = $sampler
/*54509*/         OPC_RecordChild5, // #4 = $dmask
/*54510*/         OPC_RecordChild6, // #5 = $unorm
/*54511*/         OPC_RecordChild7, // #6 = $glc
/*54512*/         OPC_MoveChild, 8,
/*54514*/         OPC_RecordNode, // #7 = $slc
/*54515*/         OPC_MoveParent,
/*54516*/         OPC_MoveChild, 9,
/*54518*/         OPC_RecordNode, // #8 = $lwe
/*54519*/         OPC_MoveParent,
/*54520*/         OPC_MoveChild, 10,
/*54522*/         OPC_RecordNode, // #9 = $da
/*54523*/         OPC_MoveParent,
/*54524*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54569
/*54527*/           OPC_EmitMergeInputChains1_0,
/*54528*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54531*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54534*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54537*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54540*/           OPC_EmitInteger, MVT::i1, 0, 
/*54543*/           OPC_EmitInteger, MVT::i1, 0, 
/*54546*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54549*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54552*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54569*/         /*SwitchType*/ 42, MVT::v2f32,// ->54613
/*54571*/           OPC_EmitMergeInputChains1_0,
/*54572*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54575*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54578*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54581*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54584*/           OPC_EmitInteger, MVT::i1, 0, 
/*54587*/           OPC_EmitInteger, MVT::i1, 0, 
/*54590*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54593*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54596*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54613*/         /*SwitchType*/ 42, MVT::v4f32,// ->54657
/*54615*/           OPC_EmitMergeInputChains1_0,
/*54616*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54619*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54622*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54625*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54628*/           OPC_EmitInteger, MVT::i1, 0, 
/*54631*/           OPC_EmitInteger, MVT::i1, 0, 
/*54634*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54637*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54640*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54657*/         0, // EndSwitchType
/*54658*/       /*Scope*/ 27|128,1/*155*/, /*->54815*/
/*54660*/         OPC_CheckChild2Type, MVT::v2f32,
/*54662*/         OPC_RecordChild3, // #2 = $rsrc
/*54663*/         OPC_CheckChild3Type, MVT::v8i32,
/*54665*/         OPC_RecordChild4, // #3 = $sampler
/*54666*/         OPC_RecordChild5, // #4 = $dmask
/*54667*/         OPC_RecordChild6, // #5 = $unorm
/*54668*/         OPC_RecordChild7, // #6 = $glc
/*54669*/         OPC_MoveChild, 8,
/*54671*/         OPC_RecordNode, // #7 = $slc
/*54672*/         OPC_MoveParent,
/*54673*/         OPC_MoveChild, 9,
/*54675*/         OPC_RecordNode, // #8 = $lwe
/*54676*/         OPC_MoveParent,
/*54677*/         OPC_MoveChild, 10,
/*54679*/         OPC_RecordNode, // #9 = $da
/*54680*/         OPC_MoveParent,
/*54681*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54726
/*54684*/           OPC_EmitMergeInputChains1_0,
/*54685*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54688*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54691*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54694*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54697*/           OPC_EmitInteger, MVT::i1, 0, 
/*54700*/           OPC_EmitInteger, MVT::i1, 0, 
/*54703*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54706*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54709*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54726*/         /*SwitchType*/ 42, MVT::v2f32,// ->54770
/*54728*/           OPC_EmitMergeInputChains1_0,
/*54729*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54732*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54735*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54738*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54741*/           OPC_EmitInteger, MVT::i1, 0, 
/*54744*/           OPC_EmitInteger, MVT::i1, 0, 
/*54747*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54750*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54753*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54770*/         /*SwitchType*/ 42, MVT::v4f32,// ->54814
/*54772*/           OPC_EmitMergeInputChains1_0,
/*54773*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54776*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54779*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54782*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54785*/           OPC_EmitInteger, MVT::i1, 0, 
/*54788*/           OPC_EmitInteger, MVT::i1, 0, 
/*54791*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54794*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54797*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54814*/         0, // EndSwitchType
/*54815*/       /*Scope*/ 27|128,1/*155*/, /*->54972*/
/*54817*/         OPC_CheckChild2Type, MVT::v4f32,
/*54819*/         OPC_RecordChild3, // #2 = $rsrc
/*54820*/         OPC_CheckChild3Type, MVT::v8i32,
/*54822*/         OPC_RecordChild4, // #3 = $sampler
/*54823*/         OPC_RecordChild5, // #4 = $dmask
/*54824*/         OPC_RecordChild6, // #5 = $unorm
/*54825*/         OPC_RecordChild7, // #6 = $glc
/*54826*/         OPC_MoveChild, 8,
/*54828*/         OPC_RecordNode, // #7 = $slc
/*54829*/         OPC_MoveParent,
/*54830*/         OPC_MoveChild, 9,
/*54832*/         OPC_RecordNode, // #8 = $lwe
/*54833*/         OPC_MoveParent,
/*54834*/         OPC_MoveChild, 10,
/*54836*/         OPC_RecordNode, // #9 = $da
/*54837*/         OPC_MoveParent,
/*54838*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54883
/*54841*/           OPC_EmitMergeInputChains1_0,
/*54842*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54845*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54848*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54851*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54854*/           OPC_EmitInteger, MVT::i1, 0, 
/*54857*/           OPC_EmitInteger, MVT::i1, 0, 
/*54860*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54863*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54866*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54883*/         /*SwitchType*/ 42, MVT::v2f32,// ->54927
/*54885*/           OPC_EmitMergeInputChains1_0,
/*54886*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54889*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54892*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54895*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54898*/           OPC_EmitInteger, MVT::i1, 0, 
/*54901*/           OPC_EmitInteger, MVT::i1, 0, 
/*54904*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54907*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54910*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54927*/         /*SwitchType*/ 42, MVT::v4f32,// ->54971
/*54929*/           OPC_EmitMergeInputChains1_0,
/*54930*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54933*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54936*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54939*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54942*/           OPC_EmitInteger, MVT::i1, 0, 
/*54945*/           OPC_EmitInteger, MVT::i1, 0, 
/*54948*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54951*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54954*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54971*/         0, // EndSwitchType
/*54972*/       /*Scope*/ 27|128,1/*155*/, /*->55129*/
/*54974*/         OPC_CheckChild2Type, MVT::v8f32,
/*54976*/         OPC_RecordChild3, // #2 = $rsrc
/*54977*/         OPC_CheckChild3Type, MVT::v8i32,
/*54979*/         OPC_RecordChild4, // #3 = $sampler
/*54980*/         OPC_RecordChild5, // #4 = $dmask
/*54981*/         OPC_RecordChild6, // #5 = $unorm
/*54982*/         OPC_RecordChild7, // #6 = $glc
/*54983*/         OPC_MoveChild, 8,
/*54985*/         OPC_RecordNode, // #7 = $slc
/*54986*/         OPC_MoveParent,
/*54987*/         OPC_MoveChild, 9,
/*54989*/         OPC_RecordNode, // #8 = $lwe
/*54990*/         OPC_MoveParent,
/*54991*/         OPC_MoveChild, 10,
/*54993*/         OPC_RecordNode, // #9 = $da
/*54994*/         OPC_MoveParent,
/*54995*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55040
/*54998*/           OPC_EmitMergeInputChains1_0,
/*54999*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55002*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55005*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55008*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55011*/           OPC_EmitInteger, MVT::i1, 0, 
/*55014*/           OPC_EmitInteger, MVT::i1, 0, 
/*55017*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55020*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55023*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55040*/         /*SwitchType*/ 42, MVT::v2f32,// ->55084
/*55042*/           OPC_EmitMergeInputChains1_0,
/*55043*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55046*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55049*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55052*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55055*/           OPC_EmitInteger, MVT::i1, 0, 
/*55058*/           OPC_EmitInteger, MVT::i1, 0, 
/*55061*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55064*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55067*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55084*/         /*SwitchType*/ 42, MVT::v4f32,// ->55128
/*55086*/           OPC_EmitMergeInputChains1_0,
/*55087*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55090*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55093*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55096*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55099*/           OPC_EmitInteger, MVT::i1, 0, 
/*55102*/           OPC_EmitInteger, MVT::i1, 0, 
/*55105*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55108*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55111*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55128*/         0, // EndSwitchType
/*55129*/       /*Scope*/ 27|128,1/*155*/, /*->55286*/
/*55131*/         OPC_CheckChild2Type, MVT::v16f32,
/*55133*/         OPC_RecordChild3, // #2 = $rsrc
/*55134*/         OPC_CheckChild3Type, MVT::v8i32,
/*55136*/         OPC_RecordChild4, // #3 = $sampler
/*55137*/         OPC_RecordChild5, // #4 = $dmask
/*55138*/         OPC_RecordChild6, // #5 = $unorm
/*55139*/         OPC_RecordChild7, // #6 = $glc
/*55140*/         OPC_MoveChild, 8,
/*55142*/         OPC_RecordNode, // #7 = $slc
/*55143*/         OPC_MoveParent,
/*55144*/         OPC_MoveChild, 9,
/*55146*/         OPC_RecordNode, // #8 = $lwe
/*55147*/         OPC_MoveParent,
/*55148*/         OPC_MoveChild, 10,
/*55150*/         OPC_RecordNode, // #9 = $da
/*55151*/         OPC_MoveParent,
/*55152*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55197
/*55155*/           OPC_EmitMergeInputChains1_0,
/*55156*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55159*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55162*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55165*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55168*/           OPC_EmitInteger, MVT::i1, 0, 
/*55171*/           OPC_EmitInteger, MVT::i1, 0, 
/*55174*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55177*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55180*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55197*/         /*SwitchType*/ 42, MVT::v2f32,// ->55241
/*55199*/           OPC_EmitMergeInputChains1_0,
/*55200*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55203*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55206*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55209*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55212*/           OPC_EmitInteger, MVT::i1, 0, 
/*55215*/           OPC_EmitInteger, MVT::i1, 0, 
/*55218*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55221*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55224*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55241*/         /*SwitchType*/ 42, MVT::v4f32,// ->55285
/*55243*/           OPC_EmitMergeInputChains1_0,
/*55244*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55247*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55250*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55253*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55256*/           OPC_EmitInteger, MVT::i1, 0, 
/*55259*/           OPC_EmitInteger, MVT::i1, 0, 
/*55262*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55265*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55268*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55285*/         0, // EndSwitchType
/*55286*/       0, /*End of Scope*/
/*55287*/     /*Scope*/ 23|128,6/*791*/, /*->56080*/
/*55289*/       OPC_CheckChild1Integer, 53|128,3/*437*/, 
/*55292*/       OPC_RecordChild2, // #1 = $addr
/*55293*/       OPC_Scope, 27|128,1/*155*/, /*->55451*/ // 5 children in Scope
/*55296*/         OPC_CheckChild2Type, MVT::f32,
/*55298*/         OPC_RecordChild3, // #2 = $rsrc
/*55299*/         OPC_CheckChild3Type, MVT::v8i32,
/*55301*/         OPC_RecordChild4, // #3 = $sampler
/*55302*/         OPC_RecordChild5, // #4 = $dmask
/*55303*/         OPC_RecordChild6, // #5 = $unorm
/*55304*/         OPC_RecordChild7, // #6 = $glc
/*55305*/         OPC_MoveChild, 8,
/*55307*/         OPC_RecordNode, // #7 = $slc
/*55308*/         OPC_MoveParent,
/*55309*/         OPC_MoveChild, 9,
/*55311*/         OPC_RecordNode, // #8 = $lwe
/*55312*/         OPC_MoveParent,
/*55313*/         OPC_MoveChild, 10,
/*55315*/         OPC_RecordNode, // #9 = $da
/*55316*/         OPC_MoveParent,
/*55317*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55362
/*55320*/           OPC_EmitMergeInputChains1_0,
/*55321*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55324*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55327*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55330*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55333*/           OPC_EmitInteger, MVT::i1, 0, 
/*55336*/           OPC_EmitInteger, MVT::i1, 0, 
/*55339*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55342*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55345*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55362*/         /*SwitchType*/ 42, MVT::v2f32,// ->55406
/*55364*/           OPC_EmitMergeInputChains1_0,
/*55365*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55368*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55371*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55374*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55377*/           OPC_EmitInteger, MVT::i1, 0, 
/*55380*/           OPC_EmitInteger, MVT::i1, 0, 
/*55383*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55386*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55389*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55406*/         /*SwitchType*/ 42, MVT::v4f32,// ->55450
/*55408*/           OPC_EmitMergeInputChains1_0,
/*55409*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55412*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55415*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55418*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55421*/           OPC_EmitInteger, MVT::i1, 0, 
/*55424*/           OPC_EmitInteger, MVT::i1, 0, 
/*55427*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55430*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55433*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55450*/         0, // EndSwitchType
/*55451*/       /*Scope*/ 27|128,1/*155*/, /*->55608*/
/*55453*/         OPC_CheckChild2Type, MVT::v2f32,
/*55455*/         OPC_RecordChild3, // #2 = $rsrc
/*55456*/         OPC_CheckChild3Type, MVT::v8i32,
/*55458*/         OPC_RecordChild4, // #3 = $sampler
/*55459*/         OPC_RecordChild5, // #4 = $dmask
/*55460*/         OPC_RecordChild6, // #5 = $unorm
/*55461*/         OPC_RecordChild7, // #6 = $glc
/*55462*/         OPC_MoveChild, 8,
/*55464*/         OPC_RecordNode, // #7 = $slc
/*55465*/         OPC_MoveParent,
/*55466*/         OPC_MoveChild, 9,
/*55468*/         OPC_RecordNode, // #8 = $lwe
/*55469*/         OPC_MoveParent,
/*55470*/         OPC_MoveChild, 10,
/*55472*/         OPC_RecordNode, // #9 = $da
/*55473*/         OPC_MoveParent,
/*55474*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55519
/*55477*/           OPC_EmitMergeInputChains1_0,
/*55478*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55481*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55484*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55487*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55490*/           OPC_EmitInteger, MVT::i1, 0, 
/*55493*/           OPC_EmitInteger, MVT::i1, 0, 
/*55496*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55499*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55502*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55519*/         /*SwitchType*/ 42, MVT::v2f32,// ->55563
/*55521*/           OPC_EmitMergeInputChains1_0,
/*55522*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55525*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55528*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55531*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55534*/           OPC_EmitInteger, MVT::i1, 0, 
/*55537*/           OPC_EmitInteger, MVT::i1, 0, 
/*55540*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55543*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55546*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55563*/         /*SwitchType*/ 42, MVT::v4f32,// ->55607
/*55565*/           OPC_EmitMergeInputChains1_0,
/*55566*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55569*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55572*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55575*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55578*/           OPC_EmitInteger, MVT::i1, 0, 
/*55581*/           OPC_EmitInteger, MVT::i1, 0, 
/*55584*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55587*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55590*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55607*/         0, // EndSwitchType
/*55608*/       /*Scope*/ 27|128,1/*155*/, /*->55765*/
/*55610*/         OPC_CheckChild2Type, MVT::v4f32,
/*55612*/         OPC_RecordChild3, // #2 = $rsrc
/*55613*/         OPC_CheckChild3Type, MVT::v8i32,
/*55615*/         OPC_RecordChild4, // #3 = $sampler
/*55616*/         OPC_RecordChild5, // #4 = $dmask
/*55617*/         OPC_RecordChild6, // #5 = $unorm
/*55618*/         OPC_RecordChild7, // #6 = $glc
/*55619*/         OPC_MoveChild, 8,
/*55621*/         OPC_RecordNode, // #7 = $slc
/*55622*/         OPC_MoveParent,
/*55623*/         OPC_MoveChild, 9,
/*55625*/         OPC_RecordNode, // #8 = $lwe
/*55626*/         OPC_MoveParent,
/*55627*/         OPC_MoveChild, 10,
/*55629*/         OPC_RecordNode, // #9 = $da
/*55630*/         OPC_MoveParent,
/*55631*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55676
/*55634*/           OPC_EmitMergeInputChains1_0,
/*55635*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55638*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55641*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55644*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55647*/           OPC_EmitInteger, MVT::i1, 0, 
/*55650*/           OPC_EmitInteger, MVT::i1, 0, 
/*55653*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55656*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55659*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55676*/         /*SwitchType*/ 42, MVT::v2f32,// ->55720
/*55678*/           OPC_EmitMergeInputChains1_0,
/*55679*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55682*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55685*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55688*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55691*/           OPC_EmitInteger, MVT::i1, 0, 
/*55694*/           OPC_EmitInteger, MVT::i1, 0, 
/*55697*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55700*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55703*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55720*/         /*SwitchType*/ 42, MVT::v4f32,// ->55764
/*55722*/           OPC_EmitMergeInputChains1_0,
/*55723*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55726*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55729*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55732*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55735*/           OPC_EmitInteger, MVT::i1, 0, 
/*55738*/           OPC_EmitInteger, MVT::i1, 0, 
/*55741*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55744*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55747*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55764*/         0, // EndSwitchType
/*55765*/       /*Scope*/ 27|128,1/*155*/, /*->55922*/
/*55767*/         OPC_CheckChild2Type, MVT::v8f32,
/*55769*/         OPC_RecordChild3, // #2 = $rsrc
/*55770*/         OPC_CheckChild3Type, MVT::v8i32,
/*55772*/         OPC_RecordChild4, // #3 = $sampler
/*55773*/         OPC_RecordChild5, // #4 = $dmask
/*55774*/         OPC_RecordChild6, // #5 = $unorm
/*55775*/         OPC_RecordChild7, // #6 = $glc
/*55776*/         OPC_MoveChild, 8,
/*55778*/         OPC_RecordNode, // #7 = $slc
/*55779*/         OPC_MoveParent,
/*55780*/         OPC_MoveChild, 9,
/*55782*/         OPC_RecordNode, // #8 = $lwe
/*55783*/         OPC_MoveParent,
/*55784*/         OPC_MoveChild, 10,
/*55786*/         OPC_RecordNode, // #9 = $da
/*55787*/         OPC_MoveParent,
/*55788*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55833
/*55791*/           OPC_EmitMergeInputChains1_0,
/*55792*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55795*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55798*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55801*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55804*/           OPC_EmitInteger, MVT::i1, 0, 
/*55807*/           OPC_EmitInteger, MVT::i1, 0, 
/*55810*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55813*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55816*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55833*/         /*SwitchType*/ 42, MVT::v2f32,// ->55877
/*55835*/           OPC_EmitMergeInputChains1_0,
/*55836*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55839*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55842*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55845*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55848*/           OPC_EmitInteger, MVT::i1, 0, 
/*55851*/           OPC_EmitInteger, MVT::i1, 0, 
/*55854*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55857*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55860*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55877*/         /*SwitchType*/ 42, MVT::v4f32,// ->55921
/*55879*/           OPC_EmitMergeInputChains1_0,
/*55880*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55883*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55886*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55889*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55892*/           OPC_EmitInteger, MVT::i1, 0, 
/*55895*/           OPC_EmitInteger, MVT::i1, 0, 
/*55898*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55901*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55904*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55921*/         0, // EndSwitchType
/*55922*/       /*Scope*/ 27|128,1/*155*/, /*->56079*/
/*55924*/         OPC_CheckChild2Type, MVT::v16f32,
/*55926*/         OPC_RecordChild3, // #2 = $rsrc
/*55927*/         OPC_CheckChild3Type, MVT::v8i32,
/*55929*/         OPC_RecordChild4, // #3 = $sampler
/*55930*/         OPC_RecordChild5, // #4 = $dmask
/*55931*/         OPC_RecordChild6, // #5 = $unorm
/*55932*/         OPC_RecordChild7, // #6 = $glc
/*55933*/         OPC_MoveChild, 8,
/*55935*/         OPC_RecordNode, // #7 = $slc
/*55936*/         OPC_MoveParent,
/*55937*/         OPC_MoveChild, 9,
/*55939*/         OPC_RecordNode, // #8 = $lwe
/*55940*/         OPC_MoveParent,
/*55941*/         OPC_MoveChild, 10,
/*55943*/         OPC_RecordNode, // #9 = $da
/*55944*/         OPC_MoveParent,
/*55945*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55990
/*55948*/           OPC_EmitMergeInputChains1_0,
/*55949*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55952*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55955*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55958*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55961*/           OPC_EmitInteger, MVT::i1, 0, 
/*55964*/           OPC_EmitInteger, MVT::i1, 0, 
/*55967*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55970*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55973*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55990*/         /*SwitchType*/ 42, MVT::v2f32,// ->56034
/*55992*/           OPC_EmitMergeInputChains1_0,
/*55993*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55996*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55999*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56002*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56005*/           OPC_EmitInteger, MVT::i1, 0, 
/*56008*/           OPC_EmitInteger, MVT::i1, 0, 
/*56011*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56014*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56017*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56034*/         /*SwitchType*/ 42, MVT::v4f32,// ->56078
/*56036*/           OPC_EmitMergeInputChains1_0,
/*56037*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56040*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56043*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56046*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56049*/           OPC_EmitInteger, MVT::i1, 0, 
/*56052*/           OPC_EmitInteger, MVT::i1, 0, 
/*56055*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56058*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56061*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56078*/         0, // EndSwitchType
/*56079*/       0, /*End of Scope*/
/*56080*/     /*Scope*/ 23|128,6/*791*/, /*->56873*/
/*56082*/       OPC_CheckChild1Integer, 52|128,3/*436*/, 
/*56085*/       OPC_RecordChild2, // #1 = $addr
/*56086*/       OPC_Scope, 27|128,1/*155*/, /*->56244*/ // 5 children in Scope
/*56089*/         OPC_CheckChild2Type, MVT::f32,
/*56091*/         OPC_RecordChild3, // #2 = $rsrc
/*56092*/         OPC_CheckChild3Type, MVT::v8i32,
/*56094*/         OPC_RecordChild4, // #3 = $sampler
/*56095*/         OPC_RecordChild5, // #4 = $dmask
/*56096*/         OPC_RecordChild6, // #5 = $unorm
/*56097*/         OPC_RecordChild7, // #6 = $glc
/*56098*/         OPC_MoveChild, 8,
/*56100*/         OPC_RecordNode, // #7 = $slc
/*56101*/         OPC_MoveParent,
/*56102*/         OPC_MoveChild, 9,
/*56104*/         OPC_RecordNode, // #8 = $lwe
/*56105*/         OPC_MoveParent,
/*56106*/         OPC_MoveChild, 10,
/*56108*/         OPC_RecordNode, // #9 = $da
/*56109*/         OPC_MoveParent,
/*56110*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56155
/*56113*/           OPC_EmitMergeInputChains1_0,
/*56114*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56117*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56120*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56123*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56126*/           OPC_EmitInteger, MVT::i1, 0, 
/*56129*/           OPC_EmitInteger, MVT::i1, 0, 
/*56132*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56135*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56138*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56155*/         /*SwitchType*/ 42, MVT::v2f32,// ->56199
/*56157*/           OPC_EmitMergeInputChains1_0,
/*56158*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56161*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56164*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56167*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56170*/           OPC_EmitInteger, MVT::i1, 0, 
/*56173*/           OPC_EmitInteger, MVT::i1, 0, 
/*56176*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56179*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56182*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56199*/         /*SwitchType*/ 42, MVT::v4f32,// ->56243
/*56201*/           OPC_EmitMergeInputChains1_0,
/*56202*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56205*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56208*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56211*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56214*/           OPC_EmitInteger, MVT::i1, 0, 
/*56217*/           OPC_EmitInteger, MVT::i1, 0, 
/*56220*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56223*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56226*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56243*/         0, // EndSwitchType
/*56244*/       /*Scope*/ 27|128,1/*155*/, /*->56401*/
/*56246*/         OPC_CheckChild2Type, MVT::v2f32,
/*56248*/         OPC_RecordChild3, // #2 = $rsrc
/*56249*/         OPC_CheckChild3Type, MVT::v8i32,
/*56251*/         OPC_RecordChild4, // #3 = $sampler
/*56252*/         OPC_RecordChild5, // #4 = $dmask
/*56253*/         OPC_RecordChild6, // #5 = $unorm
/*56254*/         OPC_RecordChild7, // #6 = $glc
/*56255*/         OPC_MoveChild, 8,
/*56257*/         OPC_RecordNode, // #7 = $slc
/*56258*/         OPC_MoveParent,
/*56259*/         OPC_MoveChild, 9,
/*56261*/         OPC_RecordNode, // #8 = $lwe
/*56262*/         OPC_MoveParent,
/*56263*/         OPC_MoveChild, 10,
/*56265*/         OPC_RecordNode, // #9 = $da
/*56266*/         OPC_MoveParent,
/*56267*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56312
/*56270*/           OPC_EmitMergeInputChains1_0,
/*56271*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56274*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56277*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56280*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56283*/           OPC_EmitInteger, MVT::i1, 0, 
/*56286*/           OPC_EmitInteger, MVT::i1, 0, 
/*56289*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56292*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56295*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56312*/         /*SwitchType*/ 42, MVT::v2f32,// ->56356
/*56314*/           OPC_EmitMergeInputChains1_0,
/*56315*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56318*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56321*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56324*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56327*/           OPC_EmitInteger, MVT::i1, 0, 
/*56330*/           OPC_EmitInteger, MVT::i1, 0, 
/*56333*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56336*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56339*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56356*/         /*SwitchType*/ 42, MVT::v4f32,// ->56400
/*56358*/           OPC_EmitMergeInputChains1_0,
/*56359*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56362*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56365*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56368*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56371*/           OPC_EmitInteger, MVT::i1, 0, 
/*56374*/           OPC_EmitInteger, MVT::i1, 0, 
/*56377*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56380*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56383*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56400*/         0, // EndSwitchType
/*56401*/       /*Scope*/ 27|128,1/*155*/, /*->56558*/
/*56403*/         OPC_CheckChild2Type, MVT::v4f32,
/*56405*/         OPC_RecordChild3, // #2 = $rsrc
/*56406*/         OPC_CheckChild3Type, MVT::v8i32,
/*56408*/         OPC_RecordChild4, // #3 = $sampler
/*56409*/         OPC_RecordChild5, // #4 = $dmask
/*56410*/         OPC_RecordChild6, // #5 = $unorm
/*56411*/         OPC_RecordChild7, // #6 = $glc
/*56412*/         OPC_MoveChild, 8,
/*56414*/         OPC_RecordNode, // #7 = $slc
/*56415*/         OPC_MoveParent,
/*56416*/         OPC_MoveChild, 9,
/*56418*/         OPC_RecordNode, // #8 = $lwe
/*56419*/         OPC_MoveParent,
/*56420*/         OPC_MoveChild, 10,
/*56422*/         OPC_RecordNode, // #9 = $da
/*56423*/         OPC_MoveParent,
/*56424*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56469
/*56427*/           OPC_EmitMergeInputChains1_0,
/*56428*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56431*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56434*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56437*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56440*/           OPC_EmitInteger, MVT::i1, 0, 
/*56443*/           OPC_EmitInteger, MVT::i1, 0, 
/*56446*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56449*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56452*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56469*/         /*SwitchType*/ 42, MVT::v2f32,// ->56513
/*56471*/           OPC_EmitMergeInputChains1_0,
/*56472*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56475*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56478*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56481*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56484*/           OPC_EmitInteger, MVT::i1, 0, 
/*56487*/           OPC_EmitInteger, MVT::i1, 0, 
/*56490*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56493*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56496*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56513*/         /*SwitchType*/ 42, MVT::v4f32,// ->56557
/*56515*/           OPC_EmitMergeInputChains1_0,
/*56516*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56519*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56522*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56525*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56528*/           OPC_EmitInteger, MVT::i1, 0, 
/*56531*/           OPC_EmitInteger, MVT::i1, 0, 
/*56534*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56537*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56540*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56557*/         0, // EndSwitchType
/*56558*/       /*Scope*/ 27|128,1/*155*/, /*->56715*/
/*56560*/         OPC_CheckChild2Type, MVT::v8f32,
/*56562*/         OPC_RecordChild3, // #2 = $rsrc
/*56563*/         OPC_CheckChild3Type, MVT::v8i32,
/*56565*/         OPC_RecordChild4, // #3 = $sampler
/*56566*/         OPC_RecordChild5, // #4 = $dmask
/*56567*/         OPC_RecordChild6, // #5 = $unorm
/*56568*/         OPC_RecordChild7, // #6 = $glc
/*56569*/         OPC_MoveChild, 8,
/*56571*/         OPC_RecordNode, // #7 = $slc
/*56572*/         OPC_MoveParent,
/*56573*/         OPC_MoveChild, 9,
/*56575*/         OPC_RecordNode, // #8 = $lwe
/*56576*/         OPC_MoveParent,
/*56577*/         OPC_MoveChild, 10,
/*56579*/         OPC_RecordNode, // #9 = $da
/*56580*/         OPC_MoveParent,
/*56581*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56626
/*56584*/           OPC_EmitMergeInputChains1_0,
/*56585*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56588*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56591*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56594*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56597*/           OPC_EmitInteger, MVT::i1, 0, 
/*56600*/           OPC_EmitInteger, MVT::i1, 0, 
/*56603*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56606*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56609*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56626*/         /*SwitchType*/ 42, MVT::v2f32,// ->56670
/*56628*/           OPC_EmitMergeInputChains1_0,
/*56629*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56632*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56635*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56638*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56641*/           OPC_EmitInteger, MVT::i1, 0, 
/*56644*/           OPC_EmitInteger, MVT::i1, 0, 
/*56647*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56650*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56653*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56670*/         /*SwitchType*/ 42, MVT::v4f32,// ->56714
/*56672*/           OPC_EmitMergeInputChains1_0,
/*56673*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56676*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56679*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56682*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56685*/           OPC_EmitInteger, MVT::i1, 0, 
/*56688*/           OPC_EmitInteger, MVT::i1, 0, 
/*56691*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56694*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56697*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56714*/         0, // EndSwitchType
/*56715*/       /*Scope*/ 27|128,1/*155*/, /*->56872*/
/*56717*/         OPC_CheckChild2Type, MVT::v16f32,
/*56719*/         OPC_RecordChild3, // #2 = $rsrc
/*56720*/         OPC_CheckChild3Type, MVT::v8i32,
/*56722*/         OPC_RecordChild4, // #3 = $sampler
/*56723*/         OPC_RecordChild5, // #4 = $dmask
/*56724*/         OPC_RecordChild6, // #5 = $unorm
/*56725*/         OPC_RecordChild7, // #6 = $glc
/*56726*/         OPC_MoveChild, 8,
/*56728*/         OPC_RecordNode, // #7 = $slc
/*56729*/         OPC_MoveParent,
/*56730*/         OPC_MoveChild, 9,
/*56732*/         OPC_RecordNode, // #8 = $lwe
/*56733*/         OPC_MoveParent,
/*56734*/         OPC_MoveChild, 10,
/*56736*/         OPC_RecordNode, // #9 = $da
/*56737*/         OPC_MoveParent,
/*56738*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56783
/*56741*/           OPC_EmitMergeInputChains1_0,
/*56742*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56745*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56748*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56751*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56754*/           OPC_EmitInteger, MVT::i1, 0, 
/*56757*/           OPC_EmitInteger, MVT::i1, 0, 
/*56760*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56763*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56766*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56783*/         /*SwitchType*/ 42, MVT::v2f32,// ->56827
/*56785*/           OPC_EmitMergeInputChains1_0,
/*56786*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56789*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56792*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56795*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56798*/           OPC_EmitInteger, MVT::i1, 0, 
/*56801*/           OPC_EmitInteger, MVT::i1, 0, 
/*56804*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56807*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56810*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56827*/         /*SwitchType*/ 42, MVT::v4f32,// ->56871
/*56829*/           OPC_EmitMergeInputChains1_0,
/*56830*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56833*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56836*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56839*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56842*/           OPC_EmitInteger, MVT::i1, 0, 
/*56845*/           OPC_EmitInteger, MVT::i1, 0, 
/*56848*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56851*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56854*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56871*/         0, // EndSwitchType
/*56872*/       0, /*End of Scope*/
/*56873*/     /*Scope*/ 23|128,6/*791*/, /*->57666*/
/*56875*/       OPC_CheckChild1Integer, 55|128,3/*439*/, 
/*56878*/       OPC_RecordChild2, // #1 = $addr
/*56879*/       OPC_Scope, 27|128,1/*155*/, /*->57037*/ // 5 children in Scope
/*56882*/         OPC_CheckChild2Type, MVT::f32,
/*56884*/         OPC_RecordChild3, // #2 = $rsrc
/*56885*/         OPC_CheckChild3Type, MVT::v8i32,
/*56887*/         OPC_RecordChild4, // #3 = $sampler
/*56888*/         OPC_RecordChild5, // #4 = $dmask
/*56889*/         OPC_RecordChild6, // #5 = $unorm
/*56890*/         OPC_RecordChild7, // #6 = $glc
/*56891*/         OPC_MoveChild, 8,
/*56893*/         OPC_RecordNode, // #7 = $slc
/*56894*/         OPC_MoveParent,
/*56895*/         OPC_MoveChild, 9,
/*56897*/         OPC_RecordNode, // #8 = $lwe
/*56898*/         OPC_MoveParent,
/*56899*/         OPC_MoveChild, 10,
/*56901*/         OPC_RecordNode, // #9 = $da
/*56902*/         OPC_MoveParent,
/*56903*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56948
/*56906*/           OPC_EmitMergeInputChains1_0,
/*56907*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56910*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56913*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56916*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56919*/           OPC_EmitInteger, MVT::i1, 0, 
/*56922*/           OPC_EmitInteger, MVT::i1, 0, 
/*56925*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56928*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56931*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56948*/         /*SwitchType*/ 42, MVT::v2f32,// ->56992
/*56950*/           OPC_EmitMergeInputChains1_0,
/*56951*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56954*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56957*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56960*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56963*/           OPC_EmitInteger, MVT::i1, 0, 
/*56966*/           OPC_EmitInteger, MVT::i1, 0, 
/*56969*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56972*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56975*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56992*/         /*SwitchType*/ 42, MVT::v4f32,// ->57036
/*56994*/           OPC_EmitMergeInputChains1_0,
/*56995*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56998*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57001*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57004*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57007*/           OPC_EmitInteger, MVT::i1, 0, 
/*57010*/           OPC_EmitInteger, MVT::i1, 0, 
/*57013*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57016*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57019*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57036*/         0, // EndSwitchType
/*57037*/       /*Scope*/ 27|128,1/*155*/, /*->57194*/
/*57039*/         OPC_CheckChild2Type, MVT::v2f32,
/*57041*/         OPC_RecordChild3, // #2 = $rsrc
/*57042*/         OPC_CheckChild3Type, MVT::v8i32,
/*57044*/         OPC_RecordChild4, // #3 = $sampler
/*57045*/         OPC_RecordChild5, // #4 = $dmask
/*57046*/         OPC_RecordChild6, // #5 = $unorm
/*57047*/         OPC_RecordChild7, // #6 = $glc
/*57048*/         OPC_MoveChild, 8,
/*57050*/         OPC_RecordNode, // #7 = $slc
/*57051*/         OPC_MoveParent,
/*57052*/         OPC_MoveChild, 9,
/*57054*/         OPC_RecordNode, // #8 = $lwe
/*57055*/         OPC_MoveParent,
/*57056*/         OPC_MoveChild, 10,
/*57058*/         OPC_RecordNode, // #9 = $da
/*57059*/         OPC_MoveParent,
/*57060*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57105
/*57063*/           OPC_EmitMergeInputChains1_0,
/*57064*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57067*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57070*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57073*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57076*/           OPC_EmitInteger, MVT::i1, 0, 
/*57079*/           OPC_EmitInteger, MVT::i1, 0, 
/*57082*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57085*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57088*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57105*/         /*SwitchType*/ 42, MVT::v2f32,// ->57149
/*57107*/           OPC_EmitMergeInputChains1_0,
/*57108*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57111*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57114*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57117*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57120*/           OPC_EmitInteger, MVT::i1, 0, 
/*57123*/           OPC_EmitInteger, MVT::i1, 0, 
/*57126*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57129*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57132*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57149*/         /*SwitchType*/ 42, MVT::v4f32,// ->57193
/*57151*/           OPC_EmitMergeInputChains1_0,
/*57152*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57155*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57158*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57161*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57164*/           OPC_EmitInteger, MVT::i1, 0, 
/*57167*/           OPC_EmitInteger, MVT::i1, 0, 
/*57170*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57173*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57176*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57193*/         0, // EndSwitchType
/*57194*/       /*Scope*/ 27|128,1/*155*/, /*->57351*/
/*57196*/         OPC_CheckChild2Type, MVT::v4f32,
/*57198*/         OPC_RecordChild3, // #2 = $rsrc
/*57199*/         OPC_CheckChild3Type, MVT::v8i32,
/*57201*/         OPC_RecordChild4, // #3 = $sampler
/*57202*/         OPC_RecordChild5, // #4 = $dmask
/*57203*/         OPC_RecordChild6, // #5 = $unorm
/*57204*/         OPC_RecordChild7, // #6 = $glc
/*57205*/         OPC_MoveChild, 8,
/*57207*/         OPC_RecordNode, // #7 = $slc
/*57208*/         OPC_MoveParent,
/*57209*/         OPC_MoveChild, 9,
/*57211*/         OPC_RecordNode, // #8 = $lwe
/*57212*/         OPC_MoveParent,
/*57213*/         OPC_MoveChild, 10,
/*57215*/         OPC_RecordNode, // #9 = $da
/*57216*/         OPC_MoveParent,
/*57217*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57262
/*57220*/           OPC_EmitMergeInputChains1_0,
/*57221*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57224*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57227*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57230*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57233*/           OPC_EmitInteger, MVT::i1, 0, 
/*57236*/           OPC_EmitInteger, MVT::i1, 0, 
/*57239*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57242*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57245*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57262*/         /*SwitchType*/ 42, MVT::v2f32,// ->57306
/*57264*/           OPC_EmitMergeInputChains1_0,
/*57265*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57268*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57271*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57274*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57277*/           OPC_EmitInteger, MVT::i1, 0, 
/*57280*/           OPC_EmitInteger, MVT::i1, 0, 
/*57283*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57286*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57289*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57306*/         /*SwitchType*/ 42, MVT::v4f32,// ->57350
/*57308*/           OPC_EmitMergeInputChains1_0,
/*57309*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57312*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57315*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57318*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57321*/           OPC_EmitInteger, MVT::i1, 0, 
/*57324*/           OPC_EmitInteger, MVT::i1, 0, 
/*57327*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57330*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57333*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57350*/         0, // EndSwitchType
/*57351*/       /*Scope*/ 27|128,1/*155*/, /*->57508*/
/*57353*/         OPC_CheckChild2Type, MVT::v8f32,
/*57355*/         OPC_RecordChild3, // #2 = $rsrc
/*57356*/         OPC_CheckChild3Type, MVT::v8i32,
/*57358*/         OPC_RecordChild4, // #3 = $sampler
/*57359*/         OPC_RecordChild5, // #4 = $dmask
/*57360*/         OPC_RecordChild6, // #5 = $unorm
/*57361*/         OPC_RecordChild7, // #6 = $glc
/*57362*/         OPC_MoveChild, 8,
/*57364*/         OPC_RecordNode, // #7 = $slc
/*57365*/         OPC_MoveParent,
/*57366*/         OPC_MoveChild, 9,
/*57368*/         OPC_RecordNode, // #8 = $lwe
/*57369*/         OPC_MoveParent,
/*57370*/         OPC_MoveChild, 10,
/*57372*/         OPC_RecordNode, // #9 = $da
/*57373*/         OPC_MoveParent,
/*57374*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57419
/*57377*/           OPC_EmitMergeInputChains1_0,
/*57378*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57381*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57384*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57387*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57390*/           OPC_EmitInteger, MVT::i1, 0, 
/*57393*/           OPC_EmitInteger, MVT::i1, 0, 
/*57396*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57399*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57402*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57419*/         /*SwitchType*/ 42, MVT::v2f32,// ->57463
/*57421*/           OPC_EmitMergeInputChains1_0,
/*57422*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57425*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57428*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57431*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57434*/           OPC_EmitInteger, MVT::i1, 0, 
/*57437*/           OPC_EmitInteger, MVT::i1, 0, 
/*57440*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57443*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57446*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57463*/         /*SwitchType*/ 42, MVT::v4f32,// ->57507
/*57465*/           OPC_EmitMergeInputChains1_0,
/*57466*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57469*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57472*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57475*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57478*/           OPC_EmitInteger, MVT::i1, 0, 
/*57481*/           OPC_EmitInteger, MVT::i1, 0, 
/*57484*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57487*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57490*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57507*/         0, // EndSwitchType
/*57508*/       /*Scope*/ 27|128,1/*155*/, /*->57665*/
/*57510*/         OPC_CheckChild2Type, MVT::v16f32,
/*57512*/         OPC_RecordChild3, // #2 = $rsrc
/*57513*/         OPC_CheckChild3Type, MVT::v8i32,
/*57515*/         OPC_RecordChild4, // #3 = $sampler
/*57516*/         OPC_RecordChild5, // #4 = $dmask
/*57517*/         OPC_RecordChild6, // #5 = $unorm
/*57518*/         OPC_RecordChild7, // #6 = $glc
/*57519*/         OPC_MoveChild, 8,
/*57521*/         OPC_RecordNode, // #7 = $slc
/*57522*/         OPC_MoveParent,
/*57523*/         OPC_MoveChild, 9,
/*57525*/         OPC_RecordNode, // #8 = $lwe
/*57526*/         OPC_MoveParent,
/*57527*/         OPC_MoveChild, 10,
/*57529*/         OPC_RecordNode, // #9 = $da
/*57530*/         OPC_MoveParent,
/*57531*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57576
/*57534*/           OPC_EmitMergeInputChains1_0,
/*57535*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57538*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57541*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57544*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57547*/           OPC_EmitInteger, MVT::i1, 0, 
/*57550*/           OPC_EmitInteger, MVT::i1, 0, 
/*57553*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57556*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57559*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57576*/         /*SwitchType*/ 42, MVT::v2f32,// ->57620
/*57578*/           OPC_EmitMergeInputChains1_0,
/*57579*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57582*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57585*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57588*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57591*/           OPC_EmitInteger, MVT::i1, 0, 
/*57594*/           OPC_EmitInteger, MVT::i1, 0, 
/*57597*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57600*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57603*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57620*/         /*SwitchType*/ 42, MVT::v4f32,// ->57664
/*57622*/           OPC_EmitMergeInputChains1_0,
/*57623*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57626*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57629*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57632*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57635*/           OPC_EmitInteger, MVT::i1, 0, 
/*57638*/           OPC_EmitInteger, MVT::i1, 0, 
/*57641*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57644*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57647*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57664*/         0, // EndSwitchType
/*57665*/       0, /*End of Scope*/
/*57666*/     /*Scope*/ 23|128,6/*791*/, /*->58459*/
/*57668*/       OPC_CheckChild1Integer, 43|128,3/*427*/, 
/*57671*/       OPC_RecordChild2, // #1 = $addr
/*57672*/       OPC_Scope, 27|128,1/*155*/, /*->57830*/ // 5 children in Scope
/*57675*/         OPC_CheckChild2Type, MVT::f32,
/*57677*/         OPC_RecordChild3, // #2 = $rsrc
/*57678*/         OPC_CheckChild3Type, MVT::v8i32,
/*57680*/         OPC_RecordChild4, // #3 = $sampler
/*57681*/         OPC_RecordChild5, // #4 = $dmask
/*57682*/         OPC_RecordChild6, // #5 = $unorm
/*57683*/         OPC_RecordChild7, // #6 = $glc
/*57684*/         OPC_MoveChild, 8,
/*57686*/         OPC_RecordNode, // #7 = $slc
/*57687*/         OPC_MoveParent,
/*57688*/         OPC_MoveChild, 9,
/*57690*/         OPC_RecordNode, // #8 = $lwe
/*57691*/         OPC_MoveParent,
/*57692*/         OPC_MoveChild, 10,
/*57694*/         OPC_RecordNode, // #9 = $da
/*57695*/         OPC_MoveParent,
/*57696*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57741
/*57699*/           OPC_EmitMergeInputChains1_0,
/*57700*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57703*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57706*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57709*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57712*/           OPC_EmitInteger, MVT::i1, 0, 
/*57715*/           OPC_EmitInteger, MVT::i1, 0, 
/*57718*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57721*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57724*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57741*/         /*SwitchType*/ 42, MVT::v2f32,// ->57785
/*57743*/           OPC_EmitMergeInputChains1_0,
/*57744*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57747*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57750*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57753*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57756*/           OPC_EmitInteger, MVT::i1, 0, 
/*57759*/           OPC_EmitInteger, MVT::i1, 0, 
/*57762*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57765*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57768*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57785*/         /*SwitchType*/ 42, MVT::v4f32,// ->57829
/*57787*/           OPC_EmitMergeInputChains1_0,
/*57788*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57791*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57794*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57797*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57800*/           OPC_EmitInteger, MVT::i1, 0, 
/*57803*/           OPC_EmitInteger, MVT::i1, 0, 
/*57806*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57809*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57812*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57829*/         0, // EndSwitchType
/*57830*/       /*Scope*/ 27|128,1/*155*/, /*->57987*/
/*57832*/         OPC_CheckChild2Type, MVT::v2f32,
/*57834*/         OPC_RecordChild3, // #2 = $rsrc
/*57835*/         OPC_CheckChild3Type, MVT::v8i32,
/*57837*/         OPC_RecordChild4, // #3 = $sampler
/*57838*/         OPC_RecordChild5, // #4 = $dmask
/*57839*/         OPC_RecordChild6, // #5 = $unorm
/*57840*/         OPC_RecordChild7, // #6 = $glc
/*57841*/         OPC_MoveChild, 8,
/*57843*/         OPC_RecordNode, // #7 = $slc
/*57844*/         OPC_MoveParent,
/*57845*/         OPC_MoveChild, 9,
/*57847*/         OPC_RecordNode, // #8 = $lwe
/*57848*/         OPC_MoveParent,
/*57849*/         OPC_MoveChild, 10,
/*57851*/         OPC_RecordNode, // #9 = $da
/*57852*/         OPC_MoveParent,
/*57853*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57898
/*57856*/           OPC_EmitMergeInputChains1_0,
/*57857*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57860*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57863*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57866*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57869*/           OPC_EmitInteger, MVT::i1, 0, 
/*57872*/           OPC_EmitInteger, MVT::i1, 0, 
/*57875*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57878*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57881*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57898*/         /*SwitchType*/ 42, MVT::v2f32,// ->57942
/*57900*/           OPC_EmitMergeInputChains1_0,
/*57901*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57904*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57907*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57910*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57913*/           OPC_EmitInteger, MVT::i1, 0, 
/*57916*/           OPC_EmitInteger, MVT::i1, 0, 
/*57919*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57922*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57925*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57942*/         /*SwitchType*/ 42, MVT::v4f32,// ->57986
/*57944*/           OPC_EmitMergeInputChains1_0,
/*57945*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57948*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57951*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57954*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57957*/           OPC_EmitInteger, MVT::i1, 0, 
/*57960*/           OPC_EmitInteger, MVT::i1, 0, 
/*57963*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57966*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57969*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57986*/         0, // EndSwitchType
/*57987*/       /*Scope*/ 27|128,1/*155*/, /*->58144*/
/*57989*/         OPC_CheckChild2Type, MVT::v4f32,
/*57991*/         OPC_RecordChild3, // #2 = $rsrc
/*57992*/         OPC_CheckChild3Type, MVT::v8i32,
/*57994*/         OPC_RecordChild4, // #3 = $sampler
/*57995*/         OPC_RecordChild5, // #4 = $dmask
/*57996*/         OPC_RecordChild6, // #5 = $unorm
/*57997*/         OPC_RecordChild7, // #6 = $glc
/*57998*/         OPC_MoveChild, 8,
/*58000*/         OPC_RecordNode, // #7 = $slc
/*58001*/         OPC_MoveParent,
/*58002*/         OPC_MoveChild, 9,
/*58004*/         OPC_RecordNode, // #8 = $lwe
/*58005*/         OPC_MoveParent,
/*58006*/         OPC_MoveChild, 10,
/*58008*/         OPC_RecordNode, // #9 = $da
/*58009*/         OPC_MoveParent,
/*58010*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58055
/*58013*/           OPC_EmitMergeInputChains1_0,
/*58014*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58017*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58020*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58023*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58026*/           OPC_EmitInteger, MVT::i1, 0, 
/*58029*/           OPC_EmitInteger, MVT::i1, 0, 
/*58032*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58035*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58038*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58055*/         /*SwitchType*/ 42, MVT::v2f32,// ->58099
/*58057*/           OPC_EmitMergeInputChains1_0,
/*58058*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58061*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58064*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58067*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58070*/           OPC_EmitInteger, MVT::i1, 0, 
/*58073*/           OPC_EmitInteger, MVT::i1, 0, 
/*58076*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58079*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58082*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58099*/         /*SwitchType*/ 42, MVT::v4f32,// ->58143
/*58101*/           OPC_EmitMergeInputChains1_0,
/*58102*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58105*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58108*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58111*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58114*/           OPC_EmitInteger, MVT::i1, 0, 
/*58117*/           OPC_EmitInteger, MVT::i1, 0, 
/*58120*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58123*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58126*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58143*/         0, // EndSwitchType
/*58144*/       /*Scope*/ 27|128,1/*155*/, /*->58301*/
/*58146*/         OPC_CheckChild2Type, MVT::v8f32,
/*58148*/         OPC_RecordChild3, // #2 = $rsrc
/*58149*/         OPC_CheckChild3Type, MVT::v8i32,
/*58151*/         OPC_RecordChild4, // #3 = $sampler
/*58152*/         OPC_RecordChild5, // #4 = $dmask
/*58153*/         OPC_RecordChild6, // #5 = $unorm
/*58154*/         OPC_RecordChild7, // #6 = $glc
/*58155*/         OPC_MoveChild, 8,
/*58157*/         OPC_RecordNode, // #7 = $slc
/*58158*/         OPC_MoveParent,
/*58159*/         OPC_MoveChild, 9,
/*58161*/         OPC_RecordNode, // #8 = $lwe
/*58162*/         OPC_MoveParent,
/*58163*/         OPC_MoveChild, 10,
/*58165*/         OPC_RecordNode, // #9 = $da
/*58166*/         OPC_MoveParent,
/*58167*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58212
/*58170*/           OPC_EmitMergeInputChains1_0,
/*58171*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58174*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58177*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58180*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58183*/           OPC_EmitInteger, MVT::i1, 0, 
/*58186*/           OPC_EmitInteger, MVT::i1, 0, 
/*58189*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58192*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58195*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58212*/         /*SwitchType*/ 42, MVT::v2f32,// ->58256
/*58214*/           OPC_EmitMergeInputChains1_0,
/*58215*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58218*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58221*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58224*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58227*/           OPC_EmitInteger, MVT::i1, 0, 
/*58230*/           OPC_EmitInteger, MVT::i1, 0, 
/*58233*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58236*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58239*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58256*/         /*SwitchType*/ 42, MVT::v4f32,// ->58300
/*58258*/           OPC_EmitMergeInputChains1_0,
/*58259*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58262*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58265*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58268*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58271*/           OPC_EmitInteger, MVT::i1, 0, 
/*58274*/           OPC_EmitInteger, MVT::i1, 0, 
/*58277*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58280*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58283*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58300*/         0, // EndSwitchType
/*58301*/       /*Scope*/ 27|128,1/*155*/, /*->58458*/
/*58303*/         OPC_CheckChild2Type, MVT::v16f32,
/*58305*/         OPC_RecordChild3, // #2 = $rsrc
/*58306*/         OPC_CheckChild3Type, MVT::v8i32,
/*58308*/         OPC_RecordChild4, // #3 = $sampler
/*58309*/         OPC_RecordChild5, // #4 = $dmask
/*58310*/         OPC_RecordChild6, // #5 = $unorm
/*58311*/         OPC_RecordChild7, // #6 = $glc
/*58312*/         OPC_MoveChild, 8,
/*58314*/         OPC_RecordNode, // #7 = $slc
/*58315*/         OPC_MoveParent,
/*58316*/         OPC_MoveChild, 9,
/*58318*/         OPC_RecordNode, // #8 = $lwe
/*58319*/         OPC_MoveParent,
/*58320*/         OPC_MoveChild, 10,
/*58322*/         OPC_RecordNode, // #9 = $da
/*58323*/         OPC_MoveParent,
/*58324*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58369
/*58327*/           OPC_EmitMergeInputChains1_0,
/*58328*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58331*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58334*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58337*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58340*/           OPC_EmitInteger, MVT::i1, 0, 
/*58343*/           OPC_EmitInteger, MVT::i1, 0, 
/*58346*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58349*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58352*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58369*/         /*SwitchType*/ 42, MVT::v2f32,// ->58413
/*58371*/           OPC_EmitMergeInputChains1_0,
/*58372*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58375*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58378*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58381*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58384*/           OPC_EmitInteger, MVT::i1, 0, 
/*58387*/           OPC_EmitInteger, MVT::i1, 0, 
/*58390*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58393*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58396*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58413*/         /*SwitchType*/ 42, MVT::v4f32,// ->58457
/*58415*/           OPC_EmitMergeInputChains1_0,
/*58416*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58419*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58422*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58425*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58428*/           OPC_EmitInteger, MVT::i1, 0, 
/*58431*/           OPC_EmitInteger, MVT::i1, 0, 
/*58434*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58437*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58440*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58457*/         0, // EndSwitchType
/*58458*/       0, /*End of Scope*/
/*58459*/     /*Scope*/ 23|128,6/*791*/, /*->59252*/
/*58461*/       OPC_CheckChild1Integer, 42|128,3/*426*/, 
/*58464*/       OPC_RecordChild2, // #1 = $addr
/*58465*/       OPC_Scope, 27|128,1/*155*/, /*->58623*/ // 5 children in Scope
/*58468*/         OPC_CheckChild2Type, MVT::f32,
/*58470*/         OPC_RecordChild3, // #2 = $rsrc
/*58471*/         OPC_CheckChild3Type, MVT::v8i32,
/*58473*/         OPC_RecordChild4, // #3 = $sampler
/*58474*/         OPC_RecordChild5, // #4 = $dmask
/*58475*/         OPC_RecordChild6, // #5 = $unorm
/*58476*/         OPC_RecordChild7, // #6 = $glc
/*58477*/         OPC_MoveChild, 8,
/*58479*/         OPC_RecordNode, // #7 = $slc
/*58480*/         OPC_MoveParent,
/*58481*/         OPC_MoveChild, 9,
/*58483*/         OPC_RecordNode, // #8 = $lwe
/*58484*/         OPC_MoveParent,
/*58485*/         OPC_MoveChild, 10,
/*58487*/         OPC_RecordNode, // #9 = $da
/*58488*/         OPC_MoveParent,
/*58489*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58534
/*58492*/           OPC_EmitMergeInputChains1_0,
/*58493*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58496*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58499*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58502*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58505*/           OPC_EmitInteger, MVT::i1, 0, 
/*58508*/           OPC_EmitInteger, MVT::i1, 0, 
/*58511*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58514*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58517*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 426:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58534*/         /*SwitchType*/ 42, MVT::v2f32,// ->58578
/*58536*/           OPC_EmitMergeInputChains1_0,
/*58537*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58540*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58543*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58546*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58549*/           OPC_EmitInteger, MVT::i1, 0, 
/*58552*/           OPC_EmitInteger, MVT::i1, 0, 
/*58555*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58558*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58561*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 426:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58578*/         /*SwitchType*/ 42, MVT::v4f32,// ->58622
/*58580*/           OPC_EmitMergeInputChains1_0,
/*58581*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58584*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58587*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58590*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58593*/           OPC_EmitInteger, MVT::i1, 0, 
/*58596*/           OPC_EmitInteger, MVT::i1, 0, 
/*58599*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58602*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58605*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 426:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58622*/         0, // EndSwitchType
/*58623*/       /*Scope*/ 27|128,1/*155*/, /*->58780*/
/*58625*/         OPC_CheckChild2Type, MVT::v2f32,
/*58627*/         OPC_RecordChild3, // #2 = $rsrc
/*58628*/         OPC_CheckChild3Type, MVT::v8i32,
/*58630*/         OPC_RecordChild4, // #3 = $sampler
/*58631*/         OPC_RecordChild5, // #4 = $dmask
/*58632*/         OPC_RecordChild6, // #5 = $unorm
/*58633*/         OPC_RecordChild7, // #6 = $glc
/*58634*/         OPC_MoveChild, 8,
/*58636*/         OPC_RecordNode, // #7 = $slc
/*58637*/         OPC_MoveParent,
/*58638*/         OPC_MoveChild, 9,
/*58640*/         OPC_RecordNode, // #8 = $lwe
/*58641*/         OPC_MoveParent,
/*58642*/         OPC_MoveChild, 10,
/*58644*/         OPC_RecordNode, // #9 = $da
/*58645*/         OPC_MoveParent,
/*58646*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58691
/*58649*/           OPC_EmitMergeInputChains1_0,
/*58650*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58653*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58656*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58659*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58662*/           OPC_EmitInteger, MVT::i1, 0, 
/*58665*/           OPC_EmitInteger, MVT::i1, 0, 
/*58668*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58671*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58674*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 426:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58691*/         /*SwitchType*/ 42, MVT::v2f32,// ->58735
/*58693*/           OPC_EmitMergeInputChains1_0,
/*58694*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58697*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58700*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58703*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58706*/           OPC_EmitInteger, MVT::i1, 0, 
/*58709*/           OPC_EmitInteger, MVT::i1, 0, 
/*58712*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58715*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58718*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 426:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58735*/         /*SwitchType*/ 42, MVT::v4f32,// ->58779
/*58737*/           OPC_EmitMergeInputChains1_0,
/*58738*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58741*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58744*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58747*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58750*/           OPC_EmitInteger, MVT::i1, 0, 
/*58753*/           OPC_EmitInteger, MVT::i1, 0, 
/*58756*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58759*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58762*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 426:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58779*/         0, // EndSwitchType
/*58780*/       /*Scope*/ 27|128,1/*155*/, /*->58937*/
/*58782*/         OPC_CheckChild2Type, MVT::v4f32,
/*58784*/         OPC_RecordChild3, // #2 = $rsrc
/*58785*/         OPC_CheckChild3Type, MVT::v8i32,
/*58787*/         OPC_RecordChild4, // #3 = $sampler
/*58788*/         OPC_RecordChild5, // #4 = $dmask
/*58789*/         OPC_RecordChild6, // #5 = $unorm
/*58790*/         OPC_RecordChild7, // #6 = $glc
/*58791*/         OPC_MoveChild, 8,
/*58793*/         OPC_RecordNode, // #7 = $slc
/*58794*/         OPC_MoveParent,
/*58795*/         OPC_MoveChild, 9,
/*58797*/         OPC_RecordNode, // #8 = $lwe
/*58798*/         OPC_MoveParent,
/*58799*/         OPC_MoveChild, 10,
/*58801*/         OPC_RecordNode, // #9 = $da
/*58802*/         OPC_MoveParent,
/*58803*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58848
/*58806*/           OPC_EmitMergeInputChains1_0,
/*58807*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58810*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58813*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58816*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58819*/           OPC_EmitInteger, MVT::i1, 0, 
/*58822*/           OPC_EmitInteger, MVT::i1, 0, 
/*58825*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58828*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58831*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 426:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58848*/         /*SwitchType*/ 42, MVT::v2f32,// ->58892
/*58850*/           OPC_EmitMergeInputChains1_0,
/*58851*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58854*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58857*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58860*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58863*/           OPC_EmitInteger, MVT::i1, 0, 
/*58866*/           OPC_EmitInteger, MVT::i1, 0, 
/*58869*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58872*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58875*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 426:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58892*/         /*SwitchType*/ 42, MVT::v4f32,// ->58936
/*58894*/           OPC_EmitMergeInputChains1_0,
/*58895*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58898*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58901*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58904*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58907*/           OPC_EmitInteger, MVT::i1, 0, 
/*58910*/           OPC_EmitInteger, MVT::i1, 0, 
/*58913*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58916*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58919*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 426:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58936*/         0, // EndSwitchType
/*58937*/       /*Scope*/ 27|128,1/*155*/, /*->59094*/
/*58939*/         OPC_CheckChild2Type, MVT::v8f32,
/*58941*/         OPC_RecordChild3, // #2 = $rsrc
/*58942*/         OPC_CheckChild3Type, MVT::v8i32,
/*58944*/         OPC_RecordChild4, // #3 = $sampler
/*58945*/         OPC_RecordChild5, // #4 = $dmask
/*58946*/         OPC_RecordChild6, // #5 = $unorm
/*58947*/         OPC_RecordChild7, // #6 = $glc
/*58948*/         OPC_MoveChild, 8,
/*58950*/         OPC_RecordNode, // #7 = $slc
/*58951*/         OPC_MoveParent,
/*58952*/         OPC_MoveChild, 9,
/*58954*/         OPC_RecordNode, // #8 = $lwe
/*58955*/         OPC_MoveParent,
/*58956*/         OPC_MoveChild, 10,
/*58958*/         OPC_RecordNode, // #9 = $da
/*58959*/         OPC_MoveParent,
/*58960*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59005
/*58963*/           OPC_EmitMergeInputChains1_0,
/*58964*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58967*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58970*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58973*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58976*/           OPC_EmitInteger, MVT::i1, 0, 
/*58979*/           OPC_EmitInteger, MVT::i1, 0, 
/*58982*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58985*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58988*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 426:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59005*/         /*SwitchType*/ 42, MVT::v2f32,// ->59049
/*59007*/           OPC_EmitMergeInputChains1_0,
/*59008*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59011*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59014*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59017*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59020*/           OPC_EmitInteger, MVT::i1, 0, 
/*59023*/           OPC_EmitInteger, MVT::i1, 0, 
/*59026*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59029*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59032*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 426:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59049*/         /*SwitchType*/ 42, MVT::v4f32,// ->59093
/*59051*/           OPC_EmitMergeInputChains1_0,
/*59052*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59055*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59058*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59061*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59064*/           OPC_EmitInteger, MVT::i1, 0, 
/*59067*/           OPC_EmitInteger, MVT::i1, 0, 
/*59070*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59073*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59076*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 426:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59093*/         0, // EndSwitchType
/*59094*/       /*Scope*/ 27|128,1/*155*/, /*->59251*/
/*59096*/         OPC_CheckChild2Type, MVT::v16f32,
/*59098*/         OPC_RecordChild3, // #2 = $rsrc
/*59099*/         OPC_CheckChild3Type, MVT::v8i32,
/*59101*/         OPC_RecordChild4, // #3 = $sampler
/*59102*/         OPC_RecordChild5, // #4 = $dmask
/*59103*/         OPC_RecordChild6, // #5 = $unorm
/*59104*/         OPC_RecordChild7, // #6 = $glc
/*59105*/         OPC_MoveChild, 8,
/*59107*/         OPC_RecordNode, // #7 = $slc
/*59108*/         OPC_MoveParent,
/*59109*/         OPC_MoveChild, 9,
/*59111*/         OPC_RecordNode, // #8 = $lwe
/*59112*/         OPC_MoveParent,
/*59113*/         OPC_MoveChild, 10,
/*59115*/         OPC_RecordNode, // #9 = $da
/*59116*/         OPC_MoveParent,
/*59117*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59162
/*59120*/           OPC_EmitMergeInputChains1_0,
/*59121*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59124*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59127*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59130*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59133*/           OPC_EmitInteger, MVT::i1, 0, 
/*59136*/           OPC_EmitInteger, MVT::i1, 0, 
/*59139*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59142*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59145*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 426:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59162*/         /*SwitchType*/ 42, MVT::v2f32,// ->59206
/*59164*/           OPC_EmitMergeInputChains1_0,
/*59165*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59168*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59171*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59174*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59177*/           OPC_EmitInteger, MVT::i1, 0, 
/*59180*/           OPC_EmitInteger, MVT::i1, 0, 
/*59183*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59186*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59189*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 426:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59206*/         /*SwitchType*/ 42, MVT::v4f32,// ->59250
/*59208*/           OPC_EmitMergeInputChains1_0,
/*59209*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59212*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59215*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59218*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59221*/           OPC_EmitInteger, MVT::i1, 0, 
/*59224*/           OPC_EmitInteger, MVT::i1, 0, 
/*59227*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59230*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59233*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 426:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59250*/         0, // EndSwitchType
/*59251*/       0, /*End of Scope*/
/*59252*/     /*Scope*/ 23|128,6/*791*/, /*->60045*/
/*59254*/       OPC_CheckChild1Integer, 57|128,3/*441*/, 
/*59257*/       OPC_RecordChild2, // #1 = $addr
/*59258*/       OPC_Scope, 27|128,1/*155*/, /*->59416*/ // 5 children in Scope
/*59261*/         OPC_CheckChild2Type, MVT::f32,
/*59263*/         OPC_RecordChild3, // #2 = $rsrc
/*59264*/         OPC_CheckChild3Type, MVT::v8i32,
/*59266*/         OPC_RecordChild4, // #3 = $sampler
/*59267*/         OPC_RecordChild5, // #4 = $dmask
/*59268*/         OPC_RecordChild6, // #5 = $unorm
/*59269*/         OPC_RecordChild7, // #6 = $glc
/*59270*/         OPC_MoveChild, 8,
/*59272*/         OPC_RecordNode, // #7 = $slc
/*59273*/         OPC_MoveParent,
/*59274*/         OPC_MoveChild, 9,
/*59276*/         OPC_RecordNode, // #8 = $lwe
/*59277*/         OPC_MoveParent,
/*59278*/         OPC_MoveChild, 10,
/*59280*/         OPC_RecordNode, // #9 = $da
/*59281*/         OPC_MoveParent,
/*59282*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59327
/*59285*/           OPC_EmitMergeInputChains1_0,
/*59286*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59289*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59292*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59295*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59298*/           OPC_EmitInteger, MVT::i1, 0, 
/*59301*/           OPC_EmitInteger, MVT::i1, 0, 
/*59304*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59307*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59310*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59327*/         /*SwitchType*/ 42, MVT::v2f32,// ->59371
/*59329*/           OPC_EmitMergeInputChains1_0,
/*59330*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59333*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59336*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59339*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59342*/           OPC_EmitInteger, MVT::i1, 0, 
/*59345*/           OPC_EmitInteger, MVT::i1, 0, 
/*59348*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59351*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59354*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59371*/         /*SwitchType*/ 42, MVT::v4f32,// ->59415
/*59373*/           OPC_EmitMergeInputChains1_0,
/*59374*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59377*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59380*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59383*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59386*/           OPC_EmitInteger, MVT::i1, 0, 
/*59389*/           OPC_EmitInteger, MVT::i1, 0, 
/*59392*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59395*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59398*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59415*/         0, // EndSwitchType
/*59416*/       /*Scope*/ 27|128,1/*155*/, /*->59573*/
/*59418*/         OPC_CheckChild2Type, MVT::v2f32,
/*59420*/         OPC_RecordChild3, // #2 = $rsrc
/*59421*/         OPC_CheckChild3Type, MVT::v8i32,
/*59423*/         OPC_RecordChild4, // #3 = $sampler
/*59424*/         OPC_RecordChild5, // #4 = $dmask
/*59425*/         OPC_RecordChild6, // #5 = $unorm
/*59426*/         OPC_RecordChild7, // #6 = $glc
/*59427*/         OPC_MoveChild, 8,
/*59429*/         OPC_RecordNode, // #7 = $slc
/*59430*/         OPC_MoveParent,
/*59431*/         OPC_MoveChild, 9,
/*59433*/         OPC_RecordNode, // #8 = $lwe
/*59434*/         OPC_MoveParent,
/*59435*/         OPC_MoveChild, 10,
/*59437*/         OPC_RecordNode, // #9 = $da
/*59438*/         OPC_MoveParent,
/*59439*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59484
/*59442*/           OPC_EmitMergeInputChains1_0,
/*59443*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59446*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59449*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59452*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59455*/           OPC_EmitInteger, MVT::i1, 0, 
/*59458*/           OPC_EmitInteger, MVT::i1, 0, 
/*59461*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59464*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59467*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59484*/         /*SwitchType*/ 42, MVT::v2f32,// ->59528
/*59486*/           OPC_EmitMergeInputChains1_0,
/*59487*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59490*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59493*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59496*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59499*/           OPC_EmitInteger, MVT::i1, 0, 
/*59502*/           OPC_EmitInteger, MVT::i1, 0, 
/*59505*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59508*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59511*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59528*/         /*SwitchType*/ 42, MVT::v4f32,// ->59572
/*59530*/           OPC_EmitMergeInputChains1_0,
/*59531*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59534*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59537*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59540*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59543*/           OPC_EmitInteger, MVT::i1, 0, 
/*59546*/           OPC_EmitInteger, MVT::i1, 0, 
/*59549*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59552*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59555*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59572*/         0, // EndSwitchType
/*59573*/       /*Scope*/ 27|128,1/*155*/, /*->59730*/
/*59575*/         OPC_CheckChild2Type, MVT::v4f32,
/*59577*/         OPC_RecordChild3, // #2 = $rsrc
/*59578*/         OPC_CheckChild3Type, MVT::v8i32,
/*59580*/         OPC_RecordChild4, // #3 = $sampler
/*59581*/         OPC_RecordChild5, // #4 = $dmask
/*59582*/         OPC_RecordChild6, // #5 = $unorm
/*59583*/         OPC_RecordChild7, // #6 = $glc
/*59584*/         OPC_MoveChild, 8,
/*59586*/         OPC_RecordNode, // #7 = $slc
/*59587*/         OPC_MoveParent,
/*59588*/         OPC_MoveChild, 9,
/*59590*/         OPC_RecordNode, // #8 = $lwe
/*59591*/         OPC_MoveParent,
/*59592*/         OPC_MoveChild, 10,
/*59594*/         OPC_RecordNode, // #9 = $da
/*59595*/         OPC_MoveParent,
/*59596*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59641
/*59599*/           OPC_EmitMergeInputChains1_0,
/*59600*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59603*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59606*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59609*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59612*/           OPC_EmitInteger, MVT::i1, 0, 
/*59615*/           OPC_EmitInteger, MVT::i1, 0, 
/*59618*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59621*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59624*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59641*/         /*SwitchType*/ 42, MVT::v2f32,// ->59685
/*59643*/           OPC_EmitMergeInputChains1_0,
/*59644*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59647*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59650*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59653*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59656*/           OPC_EmitInteger, MVT::i1, 0, 
/*59659*/           OPC_EmitInteger, MVT::i1, 0, 
/*59662*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59665*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59668*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59685*/         /*SwitchType*/ 42, MVT::v4f32,// ->59729
/*59687*/           OPC_EmitMergeInputChains1_0,
/*59688*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59691*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59694*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59697*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59700*/           OPC_EmitInteger, MVT::i1, 0, 
/*59703*/           OPC_EmitInteger, MVT::i1, 0, 
/*59706*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59709*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59712*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59729*/         0, // EndSwitchType
/*59730*/       /*Scope*/ 27|128,1/*155*/, /*->59887*/
/*59732*/         OPC_CheckChild2Type, MVT::v8f32,
/*59734*/         OPC_RecordChild3, // #2 = $rsrc
/*59735*/         OPC_CheckChild3Type, MVT::v8i32,
/*59737*/         OPC_RecordChild4, // #3 = $sampler
/*59738*/         OPC_RecordChild5, // #4 = $dmask
/*59739*/         OPC_RecordChild6, // #5 = $unorm
/*59740*/         OPC_RecordChild7, // #6 = $glc
/*59741*/         OPC_MoveChild, 8,
/*59743*/         OPC_RecordNode, // #7 = $slc
/*59744*/         OPC_MoveParent,
/*59745*/         OPC_MoveChild, 9,
/*59747*/         OPC_RecordNode, // #8 = $lwe
/*59748*/         OPC_MoveParent,
/*59749*/         OPC_MoveChild, 10,
/*59751*/         OPC_RecordNode, // #9 = $da
/*59752*/         OPC_MoveParent,
/*59753*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59798
/*59756*/           OPC_EmitMergeInputChains1_0,
/*59757*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59760*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59763*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59766*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59769*/           OPC_EmitInteger, MVT::i1, 0, 
/*59772*/           OPC_EmitInteger, MVT::i1, 0, 
/*59775*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59778*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59781*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59798*/         /*SwitchType*/ 42, MVT::v2f32,// ->59842
/*59800*/           OPC_EmitMergeInputChains1_0,
/*59801*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59804*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59807*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59810*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59813*/           OPC_EmitInteger, MVT::i1, 0, 
/*59816*/           OPC_EmitInteger, MVT::i1, 0, 
/*59819*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59822*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59825*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59842*/         /*SwitchType*/ 42, MVT::v4f32,// ->59886
/*59844*/           OPC_EmitMergeInputChains1_0,
/*59845*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59848*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59851*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59854*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59857*/           OPC_EmitInteger, MVT::i1, 0, 
/*59860*/           OPC_EmitInteger, MVT::i1, 0, 
/*59863*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59866*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59869*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59886*/         0, // EndSwitchType
/*59887*/       /*Scope*/ 27|128,1/*155*/, /*->60044*/
/*59889*/         OPC_CheckChild2Type, MVT::v16f32,
/*59891*/         OPC_RecordChild3, // #2 = $rsrc
/*59892*/         OPC_CheckChild3Type, MVT::v8i32,
/*59894*/         OPC_RecordChild4, // #3 = $sampler
/*59895*/         OPC_RecordChild5, // #4 = $dmask
/*59896*/         OPC_RecordChild6, // #5 = $unorm
/*59897*/         OPC_RecordChild7, // #6 = $glc
/*59898*/         OPC_MoveChild, 8,
/*59900*/         OPC_RecordNode, // #7 = $slc
/*59901*/         OPC_MoveParent,
/*59902*/         OPC_MoveChild, 9,
/*59904*/         OPC_RecordNode, // #8 = $lwe
/*59905*/         OPC_MoveParent,
/*59906*/         OPC_MoveChild, 10,
/*59908*/         OPC_RecordNode, // #9 = $da
/*59909*/         OPC_MoveParent,
/*59910*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59955
/*59913*/           OPC_EmitMergeInputChains1_0,
/*59914*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59917*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59920*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59923*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59926*/           OPC_EmitInteger, MVT::i1, 0, 
/*59929*/           OPC_EmitInteger, MVT::i1, 0, 
/*59932*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59935*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59938*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59955*/         /*SwitchType*/ 42, MVT::v2f32,// ->59999
/*59957*/           OPC_EmitMergeInputChains1_0,
/*59958*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59961*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59964*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59967*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59970*/           OPC_EmitInteger, MVT::i1, 0, 
/*59973*/           OPC_EmitInteger, MVT::i1, 0, 
/*59976*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59979*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59982*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59999*/         /*SwitchType*/ 42, MVT::v4f32,// ->60043
/*60001*/           OPC_EmitMergeInputChains1_0,
/*60002*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60005*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60008*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60011*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60014*/           OPC_EmitInteger, MVT::i1, 0, 
/*60017*/           OPC_EmitInteger, MVT::i1, 0, 
/*60020*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60023*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60026*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60043*/         0, // EndSwitchType
/*60044*/       0, /*End of Scope*/
/*60045*/     /*Scope*/ 23|128,6/*791*/, /*->60838*/
/*60047*/       OPC_CheckChild1Integer, 47|128,3/*431*/, 
/*60050*/       OPC_RecordChild2, // #1 = $addr
/*60051*/       OPC_Scope, 27|128,1/*155*/, /*->60209*/ // 5 children in Scope
/*60054*/         OPC_CheckChild2Type, MVT::f32,
/*60056*/         OPC_RecordChild3, // #2 = $rsrc
/*60057*/         OPC_CheckChild3Type, MVT::v8i32,
/*60059*/         OPC_RecordChild4, // #3 = $sampler
/*60060*/         OPC_RecordChild5, // #4 = $dmask
/*60061*/         OPC_RecordChild6, // #5 = $unorm
/*60062*/         OPC_RecordChild7, // #6 = $glc
/*60063*/         OPC_MoveChild, 8,
/*60065*/         OPC_RecordNode, // #7 = $slc
/*60066*/         OPC_MoveParent,
/*60067*/         OPC_MoveChild, 9,
/*60069*/         OPC_RecordNode, // #8 = $lwe
/*60070*/         OPC_MoveParent,
/*60071*/         OPC_MoveChild, 10,
/*60073*/         OPC_RecordNode, // #9 = $da
/*60074*/         OPC_MoveParent,
/*60075*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60120
/*60078*/           OPC_EmitMergeInputChains1_0,
/*60079*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60082*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60085*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60088*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60091*/           OPC_EmitInteger, MVT::i1, 0, 
/*60094*/           OPC_EmitInteger, MVT::i1, 0, 
/*60097*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60100*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60103*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60120*/         /*SwitchType*/ 42, MVT::v2f32,// ->60164
/*60122*/           OPC_EmitMergeInputChains1_0,
/*60123*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60126*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60129*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60132*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60135*/           OPC_EmitInteger, MVT::i1, 0, 
/*60138*/           OPC_EmitInteger, MVT::i1, 0, 
/*60141*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60144*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60147*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60164*/         /*SwitchType*/ 42, MVT::v4f32,// ->60208
/*60166*/           OPC_EmitMergeInputChains1_0,
/*60167*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60170*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60173*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60176*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60179*/           OPC_EmitInteger, MVT::i1, 0, 
/*60182*/           OPC_EmitInteger, MVT::i1, 0, 
/*60185*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60188*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60191*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60208*/         0, // EndSwitchType
/*60209*/       /*Scope*/ 27|128,1/*155*/, /*->60366*/
/*60211*/         OPC_CheckChild2Type, MVT::v2f32,
/*60213*/         OPC_RecordChild3, // #2 = $rsrc
/*60214*/         OPC_CheckChild3Type, MVT::v8i32,
/*60216*/         OPC_RecordChild4, // #3 = $sampler
/*60217*/         OPC_RecordChild5, // #4 = $dmask
/*60218*/         OPC_RecordChild6, // #5 = $unorm
/*60219*/         OPC_RecordChild7, // #6 = $glc
/*60220*/         OPC_MoveChild, 8,
/*60222*/         OPC_RecordNode, // #7 = $slc
/*60223*/         OPC_MoveParent,
/*60224*/         OPC_MoveChild, 9,
/*60226*/         OPC_RecordNode, // #8 = $lwe
/*60227*/         OPC_MoveParent,
/*60228*/         OPC_MoveChild, 10,
/*60230*/         OPC_RecordNode, // #9 = $da
/*60231*/         OPC_MoveParent,
/*60232*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60277
/*60235*/           OPC_EmitMergeInputChains1_0,
/*60236*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60239*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60242*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60245*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60248*/           OPC_EmitInteger, MVT::i1, 0, 
/*60251*/           OPC_EmitInteger, MVT::i1, 0, 
/*60254*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60257*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60260*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60277*/         /*SwitchType*/ 42, MVT::v2f32,// ->60321
/*60279*/           OPC_EmitMergeInputChains1_0,
/*60280*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60283*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60286*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60289*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60292*/           OPC_EmitInteger, MVT::i1, 0, 
/*60295*/           OPC_EmitInteger, MVT::i1, 0, 
/*60298*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60301*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60304*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60321*/         /*SwitchType*/ 42, MVT::v4f32,// ->60365
/*60323*/           OPC_EmitMergeInputChains1_0,
/*60324*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60327*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60330*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60333*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60336*/           OPC_EmitInteger, MVT::i1, 0, 
/*60339*/           OPC_EmitInteger, MVT::i1, 0, 
/*60342*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60345*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60348*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60365*/         0, // EndSwitchType
/*60366*/       /*Scope*/ 27|128,1/*155*/, /*->60523*/
/*60368*/         OPC_CheckChild2Type, MVT::v4f32,
/*60370*/         OPC_RecordChild3, // #2 = $rsrc
/*60371*/         OPC_CheckChild3Type, MVT::v8i32,
/*60373*/         OPC_RecordChild4, // #3 = $sampler
/*60374*/         OPC_RecordChild5, // #4 = $dmask
/*60375*/         OPC_RecordChild6, // #5 = $unorm
/*60376*/         OPC_RecordChild7, // #6 = $glc
/*60377*/         OPC_MoveChild, 8,
/*60379*/         OPC_RecordNode, // #7 = $slc
/*60380*/         OPC_MoveParent,
/*60381*/         OPC_MoveChild, 9,
/*60383*/         OPC_RecordNode, // #8 = $lwe
/*60384*/         OPC_MoveParent,
/*60385*/         OPC_MoveChild, 10,
/*60387*/         OPC_RecordNode, // #9 = $da
/*60388*/         OPC_MoveParent,
/*60389*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60434
/*60392*/           OPC_EmitMergeInputChains1_0,
/*60393*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60396*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60399*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60402*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60405*/           OPC_EmitInteger, MVT::i1, 0, 
/*60408*/           OPC_EmitInteger, MVT::i1, 0, 
/*60411*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60414*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60417*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60434*/         /*SwitchType*/ 42, MVT::v2f32,// ->60478
/*60436*/           OPC_EmitMergeInputChains1_0,
/*60437*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60440*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60443*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60446*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60449*/           OPC_EmitInteger, MVT::i1, 0, 
/*60452*/           OPC_EmitInteger, MVT::i1, 0, 
/*60455*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60458*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60461*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60478*/         /*SwitchType*/ 42, MVT::v4f32,// ->60522
/*60480*/           OPC_EmitMergeInputChains1_0,
/*60481*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60484*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60487*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60490*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60493*/           OPC_EmitInteger, MVT::i1, 0, 
/*60496*/           OPC_EmitInteger, MVT::i1, 0, 
/*60499*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60502*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60505*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60522*/         0, // EndSwitchType
/*60523*/       /*Scope*/ 27|128,1/*155*/, /*->60680*/
/*60525*/         OPC_CheckChild2Type, MVT::v8f32,
/*60527*/         OPC_RecordChild3, // #2 = $rsrc
/*60528*/         OPC_CheckChild3Type, MVT::v8i32,
/*60530*/         OPC_RecordChild4, // #3 = $sampler
/*60531*/         OPC_RecordChild5, // #4 = $dmask
/*60532*/         OPC_RecordChild6, // #5 = $unorm
/*60533*/         OPC_RecordChild7, // #6 = $glc
/*60534*/         OPC_MoveChild, 8,
/*60536*/         OPC_RecordNode, // #7 = $slc
/*60537*/         OPC_MoveParent,
/*60538*/         OPC_MoveChild, 9,
/*60540*/         OPC_RecordNode, // #8 = $lwe
/*60541*/         OPC_MoveParent,
/*60542*/         OPC_MoveChild, 10,
/*60544*/         OPC_RecordNode, // #9 = $da
/*60545*/         OPC_MoveParent,
/*60546*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60591
/*60549*/           OPC_EmitMergeInputChains1_0,
/*60550*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60553*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60556*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60559*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60562*/           OPC_EmitInteger, MVT::i1, 0, 
/*60565*/           OPC_EmitInteger, MVT::i1, 0, 
/*60568*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60571*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60574*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60591*/         /*SwitchType*/ 42, MVT::v2f32,// ->60635
/*60593*/           OPC_EmitMergeInputChains1_0,
/*60594*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60597*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60600*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60603*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60606*/           OPC_EmitInteger, MVT::i1, 0, 
/*60609*/           OPC_EmitInteger, MVT::i1, 0, 
/*60612*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60615*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60618*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60635*/         /*SwitchType*/ 42, MVT::v4f32,// ->60679
/*60637*/           OPC_EmitMergeInputChains1_0,
/*60638*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60641*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60644*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60647*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60650*/           OPC_EmitInteger, MVT::i1, 0, 
/*60653*/           OPC_EmitInteger, MVT::i1, 0, 
/*60656*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60659*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60662*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60679*/         0, // EndSwitchType
/*60680*/       /*Scope*/ 27|128,1/*155*/, /*->60837*/
/*60682*/         OPC_CheckChild2Type, MVT::v16f32,
/*60684*/         OPC_RecordChild3, // #2 = $rsrc
/*60685*/         OPC_CheckChild3Type, MVT::v8i32,
/*60687*/         OPC_RecordChild4, // #3 = $sampler
/*60688*/         OPC_RecordChild5, // #4 = $dmask
/*60689*/         OPC_RecordChild6, // #5 = $unorm
/*60690*/         OPC_RecordChild7, // #6 = $glc
/*60691*/         OPC_MoveChild, 8,
/*60693*/         OPC_RecordNode, // #7 = $slc
/*60694*/         OPC_MoveParent,
/*60695*/         OPC_MoveChild, 9,
/*60697*/         OPC_RecordNode, // #8 = $lwe
/*60698*/         OPC_MoveParent,
/*60699*/         OPC_MoveChild, 10,
/*60701*/         OPC_RecordNode, // #9 = $da
/*60702*/         OPC_MoveParent,
/*60703*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60748
/*60706*/           OPC_EmitMergeInputChains1_0,
/*60707*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60710*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60713*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60716*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60719*/           OPC_EmitInteger, MVT::i1, 0, 
/*60722*/           OPC_EmitInteger, MVT::i1, 0, 
/*60725*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60728*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60731*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60748*/         /*SwitchType*/ 42, MVT::v2f32,// ->60792
/*60750*/           OPC_EmitMergeInputChains1_0,
/*60751*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60754*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60757*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60760*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60763*/           OPC_EmitInteger, MVT::i1, 0, 
/*60766*/           OPC_EmitInteger, MVT::i1, 0, 
/*60769*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60772*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60775*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60792*/         /*SwitchType*/ 42, MVT::v4f32,// ->60836
/*60794*/           OPC_EmitMergeInputChains1_0,
/*60795*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60798*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60801*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60804*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60807*/           OPC_EmitInteger, MVT::i1, 0, 
/*60810*/           OPC_EmitInteger, MVT::i1, 0, 
/*60813*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60816*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60819*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60836*/         0, // EndSwitchType
/*60837*/       0, /*End of Scope*/
/*60838*/     /*Scope*/ 23|128,6/*791*/, /*->61631*/
/*60840*/       OPC_CheckChild1Integer, 46|128,3/*430*/, 
/*60843*/       OPC_RecordChild2, // #1 = $addr
/*60844*/       OPC_Scope, 27|128,1/*155*/, /*->61002*/ // 5 children in Scope
/*60847*/         OPC_CheckChild2Type, MVT::f32,
/*60849*/         OPC_RecordChild3, // #2 = $rsrc
/*60850*/         OPC_CheckChild3Type, MVT::v8i32,
/*60852*/         OPC_RecordChild4, // #3 = $sampler
/*60853*/         OPC_RecordChild5, // #4 = $dmask
/*60854*/         OPC_RecordChild6, // #5 = $unorm
/*60855*/         OPC_RecordChild7, // #6 = $glc
/*60856*/         OPC_MoveChild, 8,
/*60858*/         OPC_RecordNode, // #7 = $slc
/*60859*/         OPC_MoveParent,
/*60860*/         OPC_MoveChild, 9,
/*60862*/         OPC_RecordNode, // #8 = $lwe
/*60863*/         OPC_MoveParent,
/*60864*/         OPC_MoveChild, 10,
/*60866*/         OPC_RecordNode, // #9 = $da
/*60867*/         OPC_MoveParent,
/*60868*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60913
/*60871*/           OPC_EmitMergeInputChains1_0,
/*60872*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60875*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60878*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60881*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60884*/           OPC_EmitInteger, MVT::i1, 0, 
/*60887*/           OPC_EmitInteger, MVT::i1, 0, 
/*60890*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60893*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60896*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60913*/         /*SwitchType*/ 42, MVT::v2f32,// ->60957
/*60915*/           OPC_EmitMergeInputChains1_0,
/*60916*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60919*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60922*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60925*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60928*/           OPC_EmitInteger, MVT::i1, 0, 
/*60931*/           OPC_EmitInteger, MVT::i1, 0, 
/*60934*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60937*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60940*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60957*/         /*SwitchType*/ 42, MVT::v4f32,// ->61001
/*60959*/           OPC_EmitMergeInputChains1_0,
/*60960*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60963*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60966*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60969*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60972*/           OPC_EmitInteger, MVT::i1, 0, 
/*60975*/           OPC_EmitInteger, MVT::i1, 0, 
/*60978*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60981*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60984*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61001*/         0, // EndSwitchType
/*61002*/       /*Scope*/ 27|128,1/*155*/, /*->61159*/
/*61004*/         OPC_CheckChild2Type, MVT::v2f32,
/*61006*/         OPC_RecordChild3, // #2 = $rsrc
/*61007*/         OPC_CheckChild3Type, MVT::v8i32,
/*61009*/         OPC_RecordChild4, // #3 = $sampler
/*61010*/         OPC_RecordChild5, // #4 = $dmask
/*61011*/         OPC_RecordChild6, // #5 = $unorm
/*61012*/         OPC_RecordChild7, // #6 = $glc
/*61013*/         OPC_MoveChild, 8,
/*61015*/         OPC_RecordNode, // #7 = $slc
/*61016*/         OPC_MoveParent,
/*61017*/         OPC_MoveChild, 9,
/*61019*/         OPC_RecordNode, // #8 = $lwe
/*61020*/         OPC_MoveParent,
/*61021*/         OPC_MoveChild, 10,
/*61023*/         OPC_RecordNode, // #9 = $da
/*61024*/         OPC_MoveParent,
/*61025*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61070
/*61028*/           OPC_EmitMergeInputChains1_0,
/*61029*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61032*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61035*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61038*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61041*/           OPC_EmitInteger, MVT::i1, 0, 
/*61044*/           OPC_EmitInteger, MVT::i1, 0, 
/*61047*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61050*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61053*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61070*/         /*SwitchType*/ 42, MVT::v2f32,// ->61114
/*61072*/           OPC_EmitMergeInputChains1_0,
/*61073*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61076*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61079*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61082*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61085*/           OPC_EmitInteger, MVT::i1, 0, 
/*61088*/           OPC_EmitInteger, MVT::i1, 0, 
/*61091*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61094*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61097*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61114*/         /*SwitchType*/ 42, MVT::v4f32,// ->61158
/*61116*/           OPC_EmitMergeInputChains1_0,
/*61117*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61120*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61123*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61126*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61129*/           OPC_EmitInteger, MVT::i1, 0, 
/*61132*/           OPC_EmitInteger, MVT::i1, 0, 
/*61135*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61138*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61141*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61158*/         0, // EndSwitchType
/*61159*/       /*Scope*/ 27|128,1/*155*/, /*->61316*/
/*61161*/         OPC_CheckChild2Type, MVT::v4f32,
/*61163*/         OPC_RecordChild3, // #2 = $rsrc
/*61164*/         OPC_CheckChild3Type, MVT::v8i32,
/*61166*/         OPC_RecordChild4, // #3 = $sampler
/*61167*/         OPC_RecordChild5, // #4 = $dmask
/*61168*/         OPC_RecordChild6, // #5 = $unorm
/*61169*/         OPC_RecordChild7, // #6 = $glc
/*61170*/         OPC_MoveChild, 8,
/*61172*/         OPC_RecordNode, // #7 = $slc
/*61173*/         OPC_MoveParent,
/*61174*/         OPC_MoveChild, 9,
/*61176*/         OPC_RecordNode, // #8 = $lwe
/*61177*/         OPC_MoveParent,
/*61178*/         OPC_MoveChild, 10,
/*61180*/         OPC_RecordNode, // #9 = $da
/*61181*/         OPC_MoveParent,
/*61182*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61227
/*61185*/           OPC_EmitMergeInputChains1_0,
/*61186*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61189*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61192*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61195*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61198*/           OPC_EmitInteger, MVT::i1, 0, 
/*61201*/           OPC_EmitInteger, MVT::i1, 0, 
/*61204*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61207*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61210*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61227*/         /*SwitchType*/ 42, MVT::v2f32,// ->61271
/*61229*/           OPC_EmitMergeInputChains1_0,
/*61230*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61233*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61236*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61239*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61242*/           OPC_EmitInteger, MVT::i1, 0, 
/*61245*/           OPC_EmitInteger, MVT::i1, 0, 
/*61248*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61251*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61254*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61271*/         /*SwitchType*/ 42, MVT::v4f32,// ->61315
/*61273*/           OPC_EmitMergeInputChains1_0,
/*61274*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61277*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61280*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61283*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61286*/           OPC_EmitInteger, MVT::i1, 0, 
/*61289*/           OPC_EmitInteger, MVT::i1, 0, 
/*61292*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61295*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61298*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61315*/         0, // EndSwitchType
/*61316*/       /*Scope*/ 27|128,1/*155*/, /*->61473*/
/*61318*/         OPC_CheckChild2Type, MVT::v8f32,
/*61320*/         OPC_RecordChild3, // #2 = $rsrc
/*61321*/         OPC_CheckChild3Type, MVT::v8i32,
/*61323*/         OPC_RecordChild4, // #3 = $sampler
/*61324*/         OPC_RecordChild5, // #4 = $dmask
/*61325*/         OPC_RecordChild6, // #5 = $unorm
/*61326*/         OPC_RecordChild7, // #6 = $glc
/*61327*/         OPC_MoveChild, 8,
/*61329*/         OPC_RecordNode, // #7 = $slc
/*61330*/         OPC_MoveParent,
/*61331*/         OPC_MoveChild, 9,
/*61333*/         OPC_RecordNode, // #8 = $lwe
/*61334*/         OPC_MoveParent,
/*61335*/         OPC_MoveChild, 10,
/*61337*/         OPC_RecordNode, // #9 = $da
/*61338*/         OPC_MoveParent,
/*61339*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61384
/*61342*/           OPC_EmitMergeInputChains1_0,
/*61343*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61346*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61349*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61352*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61355*/           OPC_EmitInteger, MVT::i1, 0, 
/*61358*/           OPC_EmitInteger, MVT::i1, 0, 
/*61361*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61364*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61367*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61384*/         /*SwitchType*/ 42, MVT::v2f32,// ->61428
/*61386*/           OPC_EmitMergeInputChains1_0,
/*61387*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61390*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61393*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61396*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61399*/           OPC_EmitInteger, MVT::i1, 0, 
/*61402*/           OPC_EmitInteger, MVT::i1, 0, 
/*61405*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61408*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61411*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61428*/         /*SwitchType*/ 42, MVT::v4f32,// ->61472
/*61430*/           OPC_EmitMergeInputChains1_0,
/*61431*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61434*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61437*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61440*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61443*/           OPC_EmitInteger, MVT::i1, 0, 
/*61446*/           OPC_EmitInteger, MVT::i1, 0, 
/*61449*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61452*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61455*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61472*/         0, // EndSwitchType
/*61473*/       /*Scope*/ 27|128,1/*155*/, /*->61630*/
/*61475*/         OPC_CheckChild2Type, MVT::v16f32,
/*61477*/         OPC_RecordChild3, // #2 = $rsrc
/*61478*/         OPC_CheckChild3Type, MVT::v8i32,
/*61480*/         OPC_RecordChild4, // #3 = $sampler
/*61481*/         OPC_RecordChild5, // #4 = $dmask
/*61482*/         OPC_RecordChild6, // #5 = $unorm
/*61483*/         OPC_RecordChild7, // #6 = $glc
/*61484*/         OPC_MoveChild, 8,
/*61486*/         OPC_RecordNode, // #7 = $slc
/*61487*/         OPC_MoveParent,
/*61488*/         OPC_MoveChild, 9,
/*61490*/         OPC_RecordNode, // #8 = $lwe
/*61491*/         OPC_MoveParent,
/*61492*/         OPC_MoveChild, 10,
/*61494*/         OPC_RecordNode, // #9 = $da
/*61495*/         OPC_MoveParent,
/*61496*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61541
/*61499*/           OPC_EmitMergeInputChains1_0,
/*61500*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61503*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61506*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61509*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61512*/           OPC_EmitInteger, MVT::i1, 0, 
/*61515*/           OPC_EmitInteger, MVT::i1, 0, 
/*61518*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61521*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61524*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61541*/         /*SwitchType*/ 42, MVT::v2f32,// ->61585
/*61543*/           OPC_EmitMergeInputChains1_0,
/*61544*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61547*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61550*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61553*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61556*/           OPC_EmitInteger, MVT::i1, 0, 
/*61559*/           OPC_EmitInteger, MVT::i1, 0, 
/*61562*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61565*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61568*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61585*/         /*SwitchType*/ 42, MVT::v4f32,// ->61629
/*61587*/           OPC_EmitMergeInputChains1_0,
/*61588*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61591*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61594*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61597*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61600*/           OPC_EmitInteger, MVT::i1, 0, 
/*61603*/           OPC_EmitInteger, MVT::i1, 0, 
/*61606*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61609*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61612*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61629*/         0, // EndSwitchType
/*61630*/       0, /*End of Scope*/
/*61631*/     /*Scope*/ 23|128,6/*791*/, /*->62424*/
/*61633*/       OPC_CheckChild1Integer, 30|128,3/*414*/, 
/*61636*/       OPC_RecordChild2, // #1 = $addr
/*61637*/       OPC_Scope, 27|128,1/*155*/, /*->61795*/ // 5 children in Scope
/*61640*/         OPC_CheckChild2Type, MVT::f32,
/*61642*/         OPC_RecordChild3, // #2 = $rsrc
/*61643*/         OPC_CheckChild3Type, MVT::v8i32,
/*61645*/         OPC_RecordChild4, // #3 = $sampler
/*61646*/         OPC_RecordChild5, // #4 = $dmask
/*61647*/         OPC_RecordChild6, // #5 = $unorm
/*61648*/         OPC_RecordChild7, // #6 = $glc
/*61649*/         OPC_MoveChild, 8,
/*61651*/         OPC_RecordNode, // #7 = $slc
/*61652*/         OPC_MoveParent,
/*61653*/         OPC_MoveChild, 9,
/*61655*/         OPC_RecordNode, // #8 = $lwe
/*61656*/         OPC_MoveParent,
/*61657*/         OPC_MoveChild, 10,
/*61659*/         OPC_RecordNode, // #9 = $da
/*61660*/         OPC_MoveParent,
/*61661*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61706
/*61664*/           OPC_EmitMergeInputChains1_0,
/*61665*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61668*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61671*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61674*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61677*/           OPC_EmitInteger, MVT::i1, 0, 
/*61680*/           OPC_EmitInteger, MVT::i1, 0, 
/*61683*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61686*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61689*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 414:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61706*/         /*SwitchType*/ 42, MVT::v2f32,// ->61750
/*61708*/           OPC_EmitMergeInputChains1_0,
/*61709*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61712*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61715*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61718*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61721*/           OPC_EmitInteger, MVT::i1, 0, 
/*61724*/           OPC_EmitInteger, MVT::i1, 0, 
/*61727*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61730*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61733*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 414:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61750*/         /*SwitchType*/ 42, MVT::v4f32,// ->61794
/*61752*/           OPC_EmitMergeInputChains1_0,
/*61753*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61756*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61759*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61762*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61765*/           OPC_EmitInteger, MVT::i1, 0, 
/*61768*/           OPC_EmitInteger, MVT::i1, 0, 
/*61771*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61774*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61777*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 414:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61794*/         0, // EndSwitchType
/*61795*/       /*Scope*/ 27|128,1/*155*/, /*->61952*/
/*61797*/         OPC_CheckChild2Type, MVT::v2f32,
/*61799*/         OPC_RecordChild3, // #2 = $rsrc
/*61800*/         OPC_CheckChild3Type, MVT::v8i32,
/*61802*/         OPC_RecordChild4, // #3 = $sampler
/*61803*/         OPC_RecordChild5, // #4 = $dmask
/*61804*/         OPC_RecordChild6, // #5 = $unorm
/*61805*/         OPC_RecordChild7, // #6 = $glc
/*61806*/         OPC_MoveChild, 8,
/*61808*/         OPC_RecordNode, // #7 = $slc
/*61809*/         OPC_MoveParent,
/*61810*/         OPC_MoveChild, 9,
/*61812*/         OPC_RecordNode, // #8 = $lwe
/*61813*/         OPC_MoveParent,
/*61814*/         OPC_MoveChild, 10,
/*61816*/         OPC_RecordNode, // #9 = $da
/*61817*/         OPC_MoveParent,
/*61818*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61863
/*61821*/           OPC_EmitMergeInputChains1_0,
/*61822*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61825*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61828*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61831*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61834*/           OPC_EmitInteger, MVT::i1, 0, 
/*61837*/           OPC_EmitInteger, MVT::i1, 0, 
/*61840*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61843*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61846*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 414:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61863*/         /*SwitchType*/ 42, MVT::v2f32,// ->61907
/*61865*/           OPC_EmitMergeInputChains1_0,
/*61866*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61869*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61872*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61875*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61878*/           OPC_EmitInteger, MVT::i1, 0, 
/*61881*/           OPC_EmitInteger, MVT::i1, 0, 
/*61884*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61887*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61890*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 414:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61907*/         /*SwitchType*/ 42, MVT::v4f32,// ->61951
/*61909*/           OPC_EmitMergeInputChains1_0,
/*61910*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61913*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61916*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61919*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61922*/           OPC_EmitInteger, MVT::i1, 0, 
/*61925*/           OPC_EmitInteger, MVT::i1, 0, 
/*61928*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61931*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61934*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 414:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61951*/         0, // EndSwitchType
/*61952*/       /*Scope*/ 27|128,1/*155*/, /*->62109*/
/*61954*/         OPC_CheckChild2Type, MVT::v4f32,
/*61956*/         OPC_RecordChild3, // #2 = $rsrc
/*61957*/         OPC_CheckChild3Type, MVT::v8i32,
/*61959*/         OPC_RecordChild4, // #3 = $sampler
/*61960*/         OPC_RecordChild5, // #4 = $dmask
/*61961*/         OPC_RecordChild6, // #5 = $unorm
/*61962*/         OPC_RecordChild7, // #6 = $glc
/*61963*/         OPC_MoveChild, 8,
/*61965*/         OPC_RecordNode, // #7 = $slc
/*61966*/         OPC_MoveParent,
/*61967*/         OPC_MoveChild, 9,
/*61969*/         OPC_RecordNode, // #8 = $lwe
/*61970*/         OPC_MoveParent,
/*61971*/         OPC_MoveChild, 10,
/*61973*/         OPC_RecordNode, // #9 = $da
/*61974*/         OPC_MoveParent,
/*61975*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->62020
/*61978*/           OPC_EmitMergeInputChains1_0,
/*61979*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61982*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61985*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61988*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61991*/           OPC_EmitInteger, MVT::i1, 0, 
/*61994*/           OPC_EmitInteger, MVT::i1, 0, 
/*61997*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62000*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62003*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 414:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62020*/         /*SwitchType*/ 42, MVT::v2f32,// ->62064
/*62022*/           OPC_EmitMergeInputChains1_0,
/*62023*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62026*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62029*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62032*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62035*/           OPC_EmitInteger, MVT::i1, 0, 
/*62038*/           OPC_EmitInteger, MVT::i1, 0, 
/*62041*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62044*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62047*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 414:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62064*/         /*SwitchType*/ 42, MVT::v4f32,// ->62108
/*62066*/           OPC_EmitMergeInputChains1_0,
/*62067*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62070*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62073*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62076*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62079*/           OPC_EmitInteger, MVT::i1, 0, 
/*62082*/           OPC_EmitInteger, MVT::i1, 0, 
/*62085*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62088*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62091*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 414:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62108*/         0, // EndSwitchType
/*62109*/       /*Scope*/ 27|128,1/*155*/, /*->62266*/
/*62111*/         OPC_CheckChild2Type, MVT::v8f32,
/*62113*/         OPC_RecordChild3, // #2 = $rsrc
/*62114*/         OPC_CheckChild3Type, MVT::v8i32,
/*62116*/         OPC_RecordChild4, // #3 = $sampler
/*62117*/         OPC_RecordChild5, // #4 = $dmask
/*62118*/         OPC_RecordChild6, // #5 = $unorm
/*62119*/         OPC_RecordChild7, // #6 = $glc
/*62120*/         OPC_MoveChild, 8,
/*62122*/         OPC_RecordNode, // #7 = $slc
/*62123*/         OPC_MoveParent,
/*62124*/         OPC_MoveChild, 9,
/*62126*/         OPC_RecordNode, // #8 = $lwe
/*62127*/         OPC_MoveParent,
/*62128*/         OPC_MoveChild, 10,
/*62130*/         OPC_RecordNode, // #9 = $da
/*62131*/         OPC_MoveParent,
/*62132*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->62177
/*62135*/           OPC_EmitMergeInputChains1_0,
/*62136*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62139*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62142*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62145*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62148*/           OPC_EmitInteger, MVT::i1, 0, 
/*62151*/           OPC_EmitInteger, MVT::i1, 0, 
/*62154*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62157*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62160*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 414:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62177*/         /*SwitchType*/ 42, MVT::v2f32,// ->62221
/*62179*/           OPC_EmitMergeInputChains1_0,
/*62180*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62183*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62186*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62189*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62192*/           OPC_EmitInteger, MVT::i1, 0, 
/*62195*/           OPC_EmitInteger, MVT::i1, 0, 
/*62198*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62201*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62204*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 414:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62221*/         /*SwitchType*/ 42, MVT::v4f32,// ->62265
/*62223*/           OPC_EmitMergeInputChains1_0,
/*62224*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62227*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62230*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62233*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62236*/           OPC_EmitInteger, MVT::i1, 0, 
/*62239*/           OPC_EmitInteger, MVT::i1, 0, 
/*62242*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62245*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62248*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 414:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62265*/         0, // EndSwitchType
/*62266*/       /*Scope*/ 27|128,1/*155*/, /*->62423*/
/*62268*/         OPC_CheckChild2Type, MVT::v16f32,
/*62270*/         OPC_RecordChild3, // #2 = $rsrc
/*62271*/         OPC_CheckChild3Type, MVT::v8i32,
/*62273*/         OPC_RecordChild4, // #3 = $sampler
/*62274*/         OPC_RecordChild5, // #4 = $dmask
/*62275*/         OPC_RecordChild6, // #5 = $unorm
/*62276*/         OPC_RecordChild7, // #6 = $glc
/*62277*/         OPC_MoveChild, 8,
/*62279*/         OPC_RecordNode, // #7 = $slc
/*62280*/         OPC_MoveParent,
/*62281*/         OPC_MoveChild, 9,
/*62283*/         OPC_RecordNode, // #8 = $lwe
/*62284*/         OPC_MoveParent,
/*62285*/         OPC_MoveChild, 10,
/*62287*/         OPC_RecordNode, // #9 = $da
/*62288*/         OPC_MoveParent,
/*62289*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->62334
/*62292*/           OPC_EmitMergeInputChains1_0,
/*62293*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62296*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62299*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62302*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62305*/           OPC_EmitInteger, MVT::i1, 0, 
/*62308*/           OPC_EmitInteger, MVT::i1, 0, 
/*62311*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62314*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62317*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 414:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62334*/         /*SwitchType*/ 42, MVT::v2f32,// ->62378
/*62336*/           OPC_EmitMergeInputChains1_0,
/*62337*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62340*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62343*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62346*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62349*/           OPC_EmitInteger, MVT::i1, 0, 
/*62352*/           OPC_EmitInteger, MVT::i1, 0, 
/*62355*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62358*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62361*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 414:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62378*/         /*SwitchType*/ 42, MVT::v4f32,// ->62422
/*62380*/           OPC_EmitMergeInputChains1_0,
/*62381*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62384*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62387*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62390*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62393*/           OPC_EmitInteger, MVT::i1, 0, 
/*62396*/           OPC_EmitInteger, MVT::i1, 0, 
/*62399*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62402*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62405*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 414:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62422*/         0, // EndSwitchType
/*62423*/       0, /*End of Scope*/
/*62424*/     0, /*End of Scope*/
/*62425*/   /*SwitchOpcode*/ 60|128,3/*444*/, TARGET_VAL(AMDGPUISD::TBUFFER_STORE_FORMAT),// ->62873
/*62429*/     OPC_RecordMemRef,
/*62430*/     OPC_RecordNode, // #0 = 'SItbuffer_store' chained node
/*62431*/     OPC_RecordChild1, // #1 = $rsrc
/*62432*/     OPC_RecordChild2, // #2 = $vdata
/*62433*/     OPC_Scope, 108, /*->62543*/ // 3 children in Scope
/*62435*/       OPC_CheckChild2Type, MVT::i32,
/*62437*/       OPC_CheckChild3Integer, 1, 
/*62439*/       OPC_RecordChild4, // #3 = $vaddr
/*62440*/       OPC_RecordChild5, // #4 = $soffset
/*62441*/       OPC_RecordChild6, // #5 = $inst_offset
/*62442*/       OPC_MoveChild6,
/*62443*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62446*/       OPC_MoveParent,
/*62447*/       OPC_RecordChild7, // #6 = $dfmt
/*62448*/       OPC_MoveChild7,
/*62449*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62452*/       OPC_MoveParent,
/*62453*/       OPC_MoveChild, 8,
/*62455*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62458*/       OPC_RecordNode, // #7 = $nfmt
/*62459*/       OPC_MoveParent,
/*62460*/       OPC_MoveChild, 9,
/*62462*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62465*/       OPC_RecordNode, // #8 = $offen
/*62466*/       OPC_MoveParent,
/*62467*/       OPC_MoveChild, 10,
/*62469*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62472*/       OPC_RecordNode, // #9 = $idxen
/*62473*/       OPC_MoveParent,
/*62474*/       OPC_MoveChild, 11,
/*62476*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62479*/       OPC_RecordNode, // #10 = $glc
/*62480*/       OPC_MoveParent,
/*62481*/       OPC_MoveChild, 12,
/*62483*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62486*/       OPC_RecordNode, // #11 = $slc
/*62487*/       OPC_MoveParent,
/*62488*/       OPC_MoveChild, 13,
/*62490*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62493*/       OPC_RecordNode, // #12 = $tfe
/*62494*/       OPC_MoveParent,
/*62495*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*62497*/       OPC_EmitMergeInputChains1_0,
/*62498*/       OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*62501*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62504*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62507*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*62510*/       OPC_EmitInteger, MVT::i1, 0, 
/*62513*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*62516*/       OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*62519*/       OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*62522*/       OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*62525*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X), 0|OPFL_Chain|OPFL_MemRefs,
                    13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, i32:i32:$vdata, 1:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_X ?:i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*62543*/     /*Scope*/ 108, /*->62652*/
/*62544*/       OPC_CheckChild2Type, MVT::v2i32,
/*62546*/       OPC_CheckChild3Integer, 2, 
/*62548*/       OPC_RecordChild4, // #3 = $vaddr
/*62549*/       OPC_RecordChild5, // #4 = $soffset
/*62550*/       OPC_RecordChild6, // #5 = $inst_offset
/*62551*/       OPC_MoveChild6,
/*62552*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62555*/       OPC_MoveParent,
/*62556*/       OPC_RecordChild7, // #6 = $dfmt
/*62557*/       OPC_MoveChild7,
/*62558*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62561*/       OPC_MoveParent,
/*62562*/       OPC_MoveChild, 8,
/*62564*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62567*/       OPC_RecordNode, // #7 = $nfmt
/*62568*/       OPC_MoveParent,
/*62569*/       OPC_MoveChild, 9,
/*62571*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62574*/       OPC_RecordNode, // #8 = $offen
/*62575*/       OPC_MoveParent,
/*62576*/       OPC_MoveChild, 10,
/*62578*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62581*/       OPC_RecordNode, // #9 = $idxen
/*62582*/       OPC_MoveParent,
/*62583*/       OPC_MoveChild, 11,
/*62585*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62588*/       OPC_RecordNode, // #10 = $glc
/*62589*/       OPC_MoveParent,
/*62590*/       OPC_MoveChild, 12,
/*62592*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62595*/       OPC_RecordNode, // #11 = $slc
/*62596*/       OPC_MoveParent,
/*62597*/       OPC_MoveChild, 13,
/*62599*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62602*/       OPC_RecordNode, // #12 = $tfe
/*62603*/       OPC_MoveParent,
/*62604*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*62606*/       OPC_EmitMergeInputChains1_0,
/*62607*/       OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*62610*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62613*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62616*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*62619*/       OPC_EmitInteger, MVT::i1, 0, 
/*62622*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*62625*/       OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*62628*/       OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*62631*/       OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*62634*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY), 0|OPFL_Chain|OPFL_MemRefs,
                    13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v2i32:v2i32:$vdata, 2:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_XY ?:v2i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*62652*/     /*Scope*/ 90|128,1/*218*/, /*->62872*/
/*62654*/       OPC_CheckChild2Type, MVT::v4i32,
/*62656*/       OPC_Scope, 106, /*->62764*/ // 2 children in Scope
/*62658*/         OPC_CheckChild3Integer, 3, 
/*62660*/         OPC_RecordChild4, // #3 = $vaddr
/*62661*/         OPC_RecordChild5, // #4 = $soffset
/*62662*/         OPC_RecordChild6, // #5 = $inst_offset
/*62663*/         OPC_MoveChild6,
/*62664*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62667*/         OPC_MoveParent,
/*62668*/         OPC_RecordChild7, // #6 = $dfmt
/*62669*/         OPC_MoveChild7,
/*62670*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62673*/         OPC_MoveParent,
/*62674*/         OPC_MoveChild, 8,
/*62676*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62679*/         OPC_RecordNode, // #7 = $nfmt
/*62680*/         OPC_MoveParent,
/*62681*/         OPC_MoveChild, 9,
/*62683*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62686*/         OPC_RecordNode, // #8 = $offen
/*62687*/         OPC_MoveParent,
/*62688*/         OPC_MoveChild, 10,
/*62690*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62693*/         OPC_RecordNode, // #9 = $idxen
/*62694*/         OPC_MoveParent,
/*62695*/         OPC_MoveChild, 11,
/*62697*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62700*/         OPC_RecordNode, // #10 = $glc
/*62701*/         OPC_MoveParent,
/*62702*/         OPC_MoveChild, 12,
/*62704*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62707*/         OPC_RecordNode, // #11 = $slc
/*62708*/         OPC_MoveParent,
/*62709*/         OPC_MoveChild, 13,
/*62711*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62714*/         OPC_RecordNode, // #12 = $tfe
/*62715*/         OPC_MoveParent,
/*62716*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*62718*/         OPC_EmitMergeInputChains1_0,
/*62719*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*62722*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62725*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62728*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*62731*/         OPC_EmitInteger, MVT::i1, 0, 
/*62734*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*62737*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*62740*/         OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*62743*/         OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*62746*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ), 0|OPFL_Chain|OPFL_MemRefs,
                      13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 3:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*62764*/       /*Scope*/ 106, /*->62871*/
/*62765*/         OPC_CheckChild3Integer, 4, 
/*62767*/         OPC_RecordChild4, // #3 = $vaddr
/*62768*/         OPC_RecordChild5, // #4 = $soffset
/*62769*/         OPC_RecordChild6, // #5 = $inst_offset
/*62770*/         OPC_MoveChild6,
/*62771*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62774*/         OPC_MoveParent,
/*62775*/         OPC_RecordChild7, // #6 = $dfmt
/*62776*/         OPC_MoveChild7,
/*62777*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62780*/         OPC_MoveParent,
/*62781*/         OPC_MoveChild, 8,
/*62783*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62786*/         OPC_RecordNode, // #7 = $nfmt
/*62787*/         OPC_MoveParent,
/*62788*/         OPC_MoveChild, 9,
/*62790*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62793*/         OPC_RecordNode, // #8 = $offen
/*62794*/         OPC_MoveParent,
/*62795*/         OPC_MoveChild, 10,
/*62797*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62800*/         OPC_RecordNode, // #9 = $idxen
/*62801*/         OPC_MoveParent,
/*62802*/         OPC_MoveChild, 11,
/*62804*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62807*/         OPC_RecordNode, // #10 = $glc
/*62808*/         OPC_MoveParent,
/*62809*/         OPC_MoveChild, 12,
/*62811*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62814*/         OPC_RecordNode, // #11 = $slc
/*62815*/         OPC_MoveParent,
/*62816*/         OPC_MoveChild, 13,
/*62818*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62821*/         OPC_RecordNode, // #12 = $tfe
/*62822*/         OPC_MoveParent,
/*62823*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*62825*/         OPC_EmitMergeInputChains1_0,
/*62826*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*62829*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62832*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62835*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*62838*/         OPC_EmitInteger, MVT::i1, 0, 
/*62841*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*62844*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*62847*/         OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*62850*/         OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*62853*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW), 0|OPFL_Chain|OPFL_MemRefs,
                      13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 4:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*62871*/       0, /*End of Scope*/
/*62872*/     0, /*End of Scope*/
/*62873*/   /*SwitchOpcode*/ 25|128,24/*3097*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->65974
/*62877*/     OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*62878*/     OPC_Scope, 49|128,4/*561*/, /*->63442*/ // 24 children in Scope
/*62881*/       OPC_CheckChild1Integer, 91|128,2/*347*/, 
/*62884*/       OPC_RecordChild2, // #1 = $vdata
/*62885*/       OPC_Scope, 55|128,1/*183*/, /*->63071*/ // 3 children in Scope
/*62888*/         OPC_CheckChild2Type, MVT::f32,
/*62890*/         OPC_RecordChild3, // #2 = $rsrc
/*62891*/         OPC_Scope, 78, /*->62971*/ // 2 children in Scope
/*62893*/           OPC_CheckChild4Integer, 0, 
/*62895*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*62896*/           OPC_RecordChild6, // #4 = $glc
/*62897*/           OPC_MoveChild6,
/*62898*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62901*/           OPC_MoveParent,
/*62902*/           OPC_RecordChild7, // #5 = $slc
/*62903*/           OPC_MoveChild7,
/*62904*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62907*/           OPC_MoveParent,
/*62908*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*62910*/           OPC_Scope, 29, /*->62941*/ // 2 children in Scope
/*62912*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*62915*/             OPC_EmitMergeInputChains1_0,
/*62916*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*62919*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*62922*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62925*/             OPC_EmitInteger, MVT::i1, 0, 
/*62928*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 347:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_FORMAT_X_OFFEN_exact ?:f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*62941*/           /*Scope*/ 28, /*->62970*/
/*62942*/             OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*62945*/             OPC_EmitMergeInputChains1_0,
/*62946*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*62949*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*62952*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62955*/             OPC_EmitInteger, MVT::i1, 0, 
/*62958*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 347:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_FORMAT_X_OFFSET_exact ?:f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*62970*/           0, /*End of Scope*/
/*62971*/         /*Scope*/ 98, /*->63070*/
/*62972*/           OPC_RecordChild4, // #3 = $vindex
/*62973*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*62974*/           OPC_RecordChild6, // #5 = $glc
/*62975*/           OPC_MoveChild6,
/*62976*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62979*/           OPC_MoveParent,
/*62980*/           OPC_RecordChild7, // #6 = $slc
/*62981*/           OPC_MoveChild7,
/*62982*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62985*/           OPC_MoveParent,
/*62986*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*62988*/           OPC_Scope, 49, /*->63039*/ // 2 children in Scope
/*62990*/             OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*62993*/             OPC_EmitMergeInputChains1_0,
/*62994*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*62997*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63000*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63003*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*63014*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63017*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63020*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63023*/             OPC_EmitInteger, MVT::i1, 0, 
/*63026*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 347:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_FORMAT_X_BOTHEN_exact ?:f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63039*/           /*Scope*/ 29, /*->63069*/
/*63040*/             OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*63043*/             OPC_EmitMergeInputChains1_0,
/*63044*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63047*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63050*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63053*/             OPC_EmitInteger, MVT::i1, 0, 
/*63056*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 347:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_FORMAT_X_IDXEN_exact ?:f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63069*/           0, /*End of Scope*/
/*63070*/         0, /*End of Scope*/
/*63071*/       /*Scope*/ 55|128,1/*183*/, /*->63256*/
/*63073*/         OPC_CheckChild2Type, MVT::v2f32,
/*63075*/         OPC_RecordChild3, // #2 = $rsrc
/*63076*/         OPC_Scope, 78, /*->63156*/ // 2 children in Scope
/*63078*/           OPC_CheckChild4Integer, 0, 
/*63080*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63081*/           OPC_RecordChild6, // #4 = $glc
/*63082*/           OPC_MoveChild6,
/*63083*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63086*/           OPC_MoveParent,
/*63087*/           OPC_RecordChild7, // #5 = $slc
/*63088*/           OPC_MoveChild7,
/*63089*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63092*/           OPC_MoveParent,
/*63093*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63095*/           OPC_Scope, 29, /*->63126*/ // 2 children in Scope
/*63097*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*63100*/             OPC_EmitMergeInputChains1_0,
/*63101*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63104*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63107*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63110*/             OPC_EmitInteger, MVT::i1, 0, 
/*63113*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 347:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_FORMAT_XY_OFFEN_exact ?:v2f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63126*/           /*Scope*/ 28, /*->63155*/
/*63127*/             OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*63130*/             OPC_EmitMergeInputChains1_0,
/*63131*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63134*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63137*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63140*/             OPC_EmitInteger, MVT::i1, 0, 
/*63143*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 347:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_FORMAT_XY_OFFSET_exact ?:v2f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63155*/           0, /*End of Scope*/
/*63156*/         /*Scope*/ 98, /*->63255*/
/*63157*/           OPC_RecordChild4, // #3 = $vindex
/*63158*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63159*/           OPC_RecordChild6, // #5 = $glc
/*63160*/           OPC_MoveChild6,
/*63161*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63164*/           OPC_MoveParent,
/*63165*/           OPC_RecordChild7, // #6 = $slc
/*63166*/           OPC_MoveChild7,
/*63167*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63170*/           OPC_MoveParent,
/*63171*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63173*/           OPC_Scope, 49, /*->63224*/ // 2 children in Scope
/*63175*/             OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*63178*/             OPC_EmitMergeInputChains1_0,
/*63179*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*63182*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63185*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63188*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*63199*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63202*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63205*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63208*/             OPC_EmitInteger, MVT::i1, 0, 
/*63211*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 347:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_FORMAT_XY_BOTHEN_exact ?:v2f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63224*/           /*Scope*/ 29, /*->63254*/
/*63225*/             OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*63228*/             OPC_EmitMergeInputChains1_0,
/*63229*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63232*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63235*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63238*/             OPC_EmitInteger, MVT::i1, 0, 
/*63241*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 347:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_FORMAT_XY_IDXEN_exact ?:v2f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63254*/           0, /*End of Scope*/
/*63255*/         0, /*End of Scope*/
/*63256*/       /*Scope*/ 55|128,1/*183*/, /*->63441*/
/*63258*/         OPC_CheckChild2Type, MVT::v4f32,
/*63260*/         OPC_RecordChild3, // #2 = $rsrc
/*63261*/         OPC_Scope, 78, /*->63341*/ // 2 children in Scope
/*63263*/           OPC_CheckChild4Integer, 0, 
/*63265*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63266*/           OPC_RecordChild6, // #4 = $glc
/*63267*/           OPC_MoveChild6,
/*63268*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63271*/           OPC_MoveParent,
/*63272*/           OPC_RecordChild7, // #5 = $slc
/*63273*/           OPC_MoveChild7,
/*63274*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63277*/           OPC_MoveParent,
/*63278*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63280*/           OPC_Scope, 29, /*->63311*/ // 2 children in Scope
/*63282*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*63285*/             OPC_EmitMergeInputChains1_0,
/*63286*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63289*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63292*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63295*/             OPC_EmitInteger, MVT::i1, 0, 
/*63298*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 347:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_OFFEN_exact ?:v4f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63311*/           /*Scope*/ 28, /*->63340*/
/*63312*/             OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*63315*/             OPC_EmitMergeInputChains1_0,
/*63316*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63319*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63322*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63325*/             OPC_EmitInteger, MVT::i1, 0, 
/*63328*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 347:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_OFFSET_exact ?:v4f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63340*/           0, /*End of Scope*/
/*63341*/         /*Scope*/ 98, /*->63440*/
/*63342*/           OPC_RecordChild4, // #3 = $vindex
/*63343*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63344*/           OPC_RecordChild6, // #5 = $glc
/*63345*/           OPC_MoveChild6,
/*63346*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63349*/           OPC_MoveParent,
/*63350*/           OPC_RecordChild7, // #6 = $slc
/*63351*/           OPC_MoveChild7,
/*63352*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63355*/           OPC_MoveParent,
/*63356*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63358*/           OPC_Scope, 49, /*->63409*/ // 2 children in Scope
/*63360*/             OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*63363*/             OPC_EmitMergeInputChains1_0,
/*63364*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*63367*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63370*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63373*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*63384*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63387*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63390*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63393*/             OPC_EmitInteger, MVT::i1, 0, 
/*63396*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 347:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_BOTHEN_exact ?:v4f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63409*/           /*Scope*/ 29, /*->63439*/
/*63410*/             OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*63413*/             OPC_EmitMergeInputChains1_0,
/*63414*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63417*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63420*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63423*/             OPC_EmitInteger, MVT::i1, 0, 
/*63426*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 347:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_IDXEN_exact ?:v4f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63439*/           0, /*End of Scope*/
/*63440*/         0, /*End of Scope*/
/*63441*/       0, /*End of Scope*/
/*63442*/     /*Scope*/ 49|128,4/*561*/, /*->64005*/
/*63444*/       OPC_CheckChild1Integer, 90|128,2/*346*/, 
/*63447*/       OPC_RecordChild2, // #1 = $vdata
/*63448*/       OPC_Scope, 55|128,1/*183*/, /*->63634*/ // 3 children in Scope
/*63451*/         OPC_CheckChild2Type, MVT::f32,
/*63453*/         OPC_RecordChild3, // #2 = $rsrc
/*63454*/         OPC_Scope, 78, /*->63534*/ // 2 children in Scope
/*63456*/           OPC_CheckChild4Integer, 0, 
/*63458*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63459*/           OPC_RecordChild6, // #4 = $glc
/*63460*/           OPC_MoveChild6,
/*63461*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63464*/           OPC_MoveParent,
/*63465*/           OPC_RecordChild7, // #5 = $slc
/*63466*/           OPC_MoveChild7,
/*63467*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63470*/           OPC_MoveParent,
/*63471*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63473*/           OPC_Scope, 29, /*->63504*/ // 2 children in Scope
/*63475*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*63478*/             OPC_EmitMergeInputChains1_0,
/*63479*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63482*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63485*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63488*/             OPC_EmitInteger, MVT::i1, 0, 
/*63491*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 346:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_DWORD_OFFEN_exact ?:f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63504*/           /*Scope*/ 28, /*->63533*/
/*63505*/             OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*63508*/             OPC_EmitMergeInputChains1_0,
/*63509*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63512*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63515*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63518*/             OPC_EmitInteger, MVT::i1, 0, 
/*63521*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 346:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORD_OFFSET_exact ?:f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63533*/           0, /*End of Scope*/
/*63534*/         /*Scope*/ 98, /*->63633*/
/*63535*/           OPC_RecordChild4, // #3 = $vindex
/*63536*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63537*/           OPC_RecordChild6, // #5 = $glc
/*63538*/           OPC_MoveChild6,
/*63539*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63542*/           OPC_MoveParent,
/*63543*/           OPC_RecordChild7, // #6 = $slc
/*63544*/           OPC_MoveChild7,
/*63545*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63548*/           OPC_MoveParent,
/*63549*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63551*/           OPC_Scope, 49, /*->63602*/ // 2 children in Scope
/*63553*/             OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*63556*/             OPC_EmitMergeInputChains1_0,
/*63557*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*63560*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63563*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63566*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*63577*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63580*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63583*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63586*/             OPC_EmitInteger, MVT::i1, 0, 
/*63589*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 346:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_DWORD_BOTHEN_exact ?:f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63602*/           /*Scope*/ 29, /*->63632*/
/*63603*/             OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*63606*/             OPC_EmitMergeInputChains1_0,
/*63607*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63610*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63613*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63616*/             OPC_EmitInteger, MVT::i1, 0, 
/*63619*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 346:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_DWORD_IDXEN_exact ?:f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63632*/           0, /*End of Scope*/
/*63633*/         0, /*End of Scope*/
/*63634*/       /*Scope*/ 55|128,1/*183*/, /*->63819*/
/*63636*/         OPC_CheckChild2Type, MVT::v2f32,
/*63638*/         OPC_RecordChild3, // #2 = $rsrc
/*63639*/         OPC_Scope, 78, /*->63719*/ // 2 children in Scope
/*63641*/           OPC_CheckChild4Integer, 0, 
/*63643*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63644*/           OPC_RecordChild6, // #4 = $glc
/*63645*/           OPC_MoveChild6,
/*63646*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63649*/           OPC_MoveParent,
/*63650*/           OPC_RecordChild7, // #5 = $slc
/*63651*/           OPC_MoveChild7,
/*63652*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63655*/           OPC_MoveParent,
/*63656*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63658*/           OPC_Scope, 29, /*->63689*/ // 2 children in Scope
/*63660*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*63663*/             OPC_EmitMergeInputChains1_0,
/*63664*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63667*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63670*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63673*/             OPC_EmitInteger, MVT::i1, 0, 
/*63676*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 346:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_DWORDX2_OFFEN_exact ?:v2f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63689*/           /*Scope*/ 28, /*->63718*/
/*63690*/             OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*63693*/             OPC_EmitMergeInputChains1_0,
/*63694*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63697*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63700*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63703*/             OPC_EmitInteger, MVT::i1, 0, 
/*63706*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 346:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX2_OFFSET_exact ?:v2f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63718*/           0, /*End of Scope*/
/*63719*/         /*Scope*/ 98, /*->63818*/
/*63720*/           OPC_RecordChild4, // #3 = $vindex
/*63721*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63722*/           OPC_RecordChild6, // #5 = $glc
/*63723*/           OPC_MoveChild6,
/*63724*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63727*/           OPC_MoveParent,
/*63728*/           OPC_RecordChild7, // #6 = $slc
/*63729*/           OPC_MoveChild7,
/*63730*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63733*/           OPC_MoveParent,
/*63734*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63736*/           OPC_Scope, 49, /*->63787*/ // 2 children in Scope
/*63738*/             OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*63741*/             OPC_EmitMergeInputChains1_0,
/*63742*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*63745*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63748*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63751*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*63762*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63765*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63768*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63771*/             OPC_EmitInteger, MVT::i1, 0, 
/*63774*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 346:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_DWORDX2_BOTHEN_exact ?:v2f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63787*/           /*Scope*/ 29, /*->63817*/
/*63788*/             OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*63791*/             OPC_EmitMergeInputChains1_0,
/*63792*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63795*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63798*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63801*/             OPC_EmitInteger, MVT::i1, 0, 
/*63804*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 346:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_DWORDX2_IDXEN_exact ?:v2f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63817*/           0, /*End of Scope*/
/*63818*/         0, /*End of Scope*/
/*63819*/       /*Scope*/ 55|128,1/*183*/, /*->64004*/
/*63821*/         OPC_CheckChild2Type, MVT::v4f32,
/*63823*/         OPC_RecordChild3, // #2 = $rsrc
/*63824*/         OPC_Scope, 78, /*->63904*/ // 2 children in Scope
/*63826*/           OPC_CheckChild4Integer, 0, 
/*63828*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63829*/           OPC_RecordChild6, // #4 = $glc
/*63830*/           OPC_MoveChild6,
/*63831*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63834*/           OPC_MoveParent,
/*63835*/           OPC_RecordChild7, // #5 = $slc
/*63836*/           OPC_MoveChild7,
/*63837*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63840*/           OPC_MoveParent,
/*63841*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63843*/           OPC_Scope, 29, /*->63874*/ // 2 children in Scope
/*63845*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*63848*/             OPC_EmitMergeInputChains1_0,
/*63849*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63852*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63855*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63858*/             OPC_EmitInteger, MVT::i1, 0, 
/*63861*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 346:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_DWORDX4_OFFEN_exact ?:v4f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63874*/           /*Scope*/ 28, /*->63903*/
/*63875*/             OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*63878*/             OPC_EmitMergeInputChains1_0,
/*63879*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63882*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63885*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63888*/             OPC_EmitInteger, MVT::i1, 0, 
/*63891*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 346:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX4_OFFSET_exact ?:v4f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63903*/           0, /*End of Scope*/
/*63904*/         /*Scope*/ 98, /*->64003*/
/*63905*/           OPC_RecordChild4, // #3 = $vindex
/*63906*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63907*/           OPC_RecordChild6, // #5 = $glc
/*63908*/           OPC_MoveChild6,
/*63909*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63912*/           OPC_MoveParent,
/*63913*/           OPC_RecordChild7, // #6 = $slc
/*63914*/           OPC_MoveChild7,
/*63915*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63918*/           OPC_MoveParent,
/*63919*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63921*/           OPC_Scope, 49, /*->63972*/ // 2 children in Scope
/*63923*/             OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*63926*/             OPC_EmitMergeInputChains1_0,
/*63927*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*63930*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63933*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63936*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*63947*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63950*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63953*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63956*/             OPC_EmitInteger, MVT::i1, 0, 
/*63959*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 346:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_DWORDX4_BOTHEN_exact ?:v4f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63972*/           /*Scope*/ 29, /*->64002*/
/*63973*/             OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*63976*/             OPC_EmitMergeInputChains1_0,
/*63977*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63980*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63983*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63986*/             OPC_EmitInteger, MVT::i1, 0, 
/*63989*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 346:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_DWORDX4_IDXEN_exact ?:v4f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64002*/           0, /*End of Scope*/
/*64003*/         0, /*End of Scope*/
/*64004*/       0, /*End of Scope*/
/*64005*/     /*Scope*/ 64|128,2/*320*/, /*->64327*/
/*64007*/       OPC_CheckChild1Integer, 11|128,48/*6155*/, 
/*64010*/       OPC_RecordChild2, // #1 = $src
/*64011*/       OPC_RecordChild3, // #2 = $arraybase
/*64012*/       OPC_MoveChild3,
/*64013*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64016*/       OPC_MoveParent,
/*64017*/       OPC_Scope, 76, /*->64095*/ // 4 children in Scope
/*64019*/         OPC_CheckChild4Integer, 0, 
/*64021*/         OPC_RecordChild5, // #3 = $mask
/*64022*/         OPC_MoveChild5,
/*64023*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64026*/         OPC_MoveParent,
/*64027*/         OPC_Scope, 32, /*->64061*/ // 2 children in Scope
/*64029*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*64031*/           OPC_EmitMergeInputChains1_0,
/*64032*/           OPC_EmitInteger, MVT::i32, 0, 
/*64035*/           OPC_EmitConvertToTarget, 2,
/*64037*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64041*/           OPC_EmitConvertToTarget, 3,
/*64043*/           OPC_EmitInteger, MVT::i32, 32, 
/*64046*/           OPC_EmitInteger, MVT::i32, 0, 
/*64049*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6155:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 32:i32, 0:i32)
/*64061*/         /*Scope*/ 32, /*->64094*/
/*64062*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64064*/           OPC_EmitMergeInputChains1_0,
/*64065*/           OPC_EmitInteger, MVT::i32, 0, 
/*64068*/           OPC_EmitConvertToTarget, 2,
/*64070*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64074*/           OPC_EmitConvertToTarget, 3,
/*64076*/           OPC_EmitInteger, MVT::i32, 64, 
/*64079*/           OPC_EmitInteger, MVT::i32, 0, 
/*64082*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6155:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 64:i32, 0:i32)
/*64094*/         0, /*End of Scope*/
/*64095*/       /*Scope*/ 76, /*->64172*/
/*64096*/         OPC_CheckChild4Integer, 1, 
/*64098*/         OPC_RecordChild5, // #3 = $mask
/*64099*/         OPC_MoveChild5,
/*64100*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64103*/         OPC_MoveParent,
/*64104*/         OPC_Scope, 32, /*->64138*/ // 2 children in Scope
/*64106*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*64108*/           OPC_EmitMergeInputChains1_0,
/*64109*/           OPC_EmitInteger, MVT::i32, 0, 
/*64112*/           OPC_EmitConvertToTarget, 2,
/*64114*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64118*/           OPC_EmitConvertToTarget, 3,
/*64120*/           OPC_EmitInteger, MVT::i32, 33, 
/*64123*/           OPC_EmitInteger, MVT::i32, 0, 
/*64126*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6155:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 33:i32, 0:i32)
/*64138*/         /*Scope*/ 32, /*->64171*/
/*64139*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64141*/           OPC_EmitMergeInputChains1_0,
/*64142*/           OPC_EmitInteger, MVT::i32, 0, 
/*64145*/           OPC_EmitConvertToTarget, 2,
/*64147*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64151*/           OPC_EmitConvertToTarget, 3,
/*64153*/           OPC_EmitInteger, MVT::i32, 65, 
/*64156*/           OPC_EmitInteger, MVT::i32, 0, 
/*64159*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6155:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 65:i32, 0:i32)
/*64171*/         0, /*End of Scope*/
/*64172*/       /*Scope*/ 76, /*->64249*/
/*64173*/         OPC_CheckChild4Integer, 2, 
/*64175*/         OPC_RecordChild5, // #3 = $mask
/*64176*/         OPC_MoveChild5,
/*64177*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64180*/         OPC_MoveParent,
/*64181*/         OPC_Scope, 32, /*->64215*/ // 2 children in Scope
/*64183*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*64185*/           OPC_EmitMergeInputChains1_0,
/*64186*/           OPC_EmitInteger, MVT::i32, 0, 
/*64189*/           OPC_EmitConvertToTarget, 2,
/*64191*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64195*/           OPC_EmitConvertToTarget, 3,
/*64197*/           OPC_EmitInteger, MVT::i32, 34, 
/*64200*/           OPC_EmitInteger, MVT::i32, 0, 
/*64203*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6155:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 34:i32, 0:i32)
/*64215*/         /*Scope*/ 32, /*->64248*/
/*64216*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64218*/           OPC_EmitMergeInputChains1_0,
/*64219*/           OPC_EmitInteger, MVT::i32, 0, 
/*64222*/           OPC_EmitConvertToTarget, 2,
/*64224*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64228*/           OPC_EmitConvertToTarget, 3,
/*64230*/           OPC_EmitInteger, MVT::i32, 66, 
/*64233*/           OPC_EmitInteger, MVT::i32, 0, 
/*64236*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6155:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 66:i32, 0:i32)
/*64248*/         0, /*End of Scope*/
/*64249*/       /*Scope*/ 76, /*->64326*/
/*64250*/         OPC_CheckChild4Integer, 3, 
/*64252*/         OPC_RecordChild5, // #3 = $mask
/*64253*/         OPC_MoveChild5,
/*64254*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64257*/         OPC_MoveParent,
/*64258*/         OPC_Scope, 32, /*->64292*/ // 2 children in Scope
/*64260*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*64262*/           OPC_EmitMergeInputChains1_0,
/*64263*/           OPC_EmitInteger, MVT::i32, 0, 
/*64266*/           OPC_EmitConvertToTarget, 2,
/*64268*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64272*/           OPC_EmitConvertToTarget, 3,
/*64274*/           OPC_EmitInteger, MVT::i32, 35, 
/*64277*/           OPC_EmitInteger, MVT::i32, 0, 
/*64280*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6155:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 35:i32, 0:i32)
/*64292*/         /*Scope*/ 32, /*->64325*/
/*64293*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64295*/           OPC_EmitMergeInputChains1_0,
/*64296*/           OPC_EmitInteger, MVT::i32, 0, 
/*64299*/           OPC_EmitConvertToTarget, 2,
/*64301*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64305*/           OPC_EmitConvertToTarget, 3,
/*64307*/           OPC_EmitInteger, MVT::i32, 67, 
/*64310*/           OPC_EmitInteger, MVT::i32, 0, 
/*64313*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6155:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 67:i32, 0:i32)
/*64325*/         0, /*End of Scope*/
/*64326*/       0, /*End of Scope*/
/*64327*/     /*Scope*/ 22, /*->64350*/
/*64328*/       OPC_CheckChild1Integer, 113|128,3/*497*/, 
/*64331*/       OPC_RecordChild2, // #1 = $simm16
/*64332*/       OPC_MoveChild2,
/*64333*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64336*/       OPC_CheckPredicate, 29, // Predicate_SIMM16bit
/*64338*/       OPC_MoveParent,
/*64339*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64341*/       OPC_EmitMergeInputChains1_0,
/*64342*/       OPC_EmitConvertToTarget, 1,
/*64344*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SLEEP), 0|OPFL_Chain,
                    1/*#Ops*/, 2, 
                // Src: (intrinsic_void 497:iPTR, (imm:i32)<<P:Predicate_SIMM16bit>>:$simm16) - Complexity = 12
                // Dst: (S_SLEEP (imm:i32):$simm16)
/*64350*/     /*Scope*/ 22, /*->64373*/
/*64351*/       OPC_CheckChild1Integer, 108|128,3/*492*/, 
/*64354*/       OPC_RecordChild2, // #1 = $simm16
/*64355*/       OPC_MoveChild2,
/*64356*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64359*/       OPC_CheckPredicate, 29, // Predicate_SIMM16bit
/*64361*/       OPC_MoveParent,
/*64362*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64364*/       OPC_EmitMergeInputChains1_0,
/*64365*/       OPC_EmitConvertToTarget, 1,
/*64367*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_INCPERFLEVEL), 0|OPFL_Chain,
                    1/*#Ops*/, 2, 
                // Src: (intrinsic_void 492:iPTR, (imm:i32)<<P:Predicate_SIMM16bit>>:$simm16) - Complexity = 12
                // Dst: (S_INCPERFLEVEL (imm:i32):$simm16)
/*64373*/     /*Scope*/ 22, /*->64396*/
/*64374*/       OPC_CheckChild1Integer, 106|128,3/*490*/, 
/*64377*/       OPC_RecordChild2, // #1 = $simm16
/*64378*/       OPC_MoveChild2,
/*64379*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64382*/       OPC_CheckPredicate, 29, // Predicate_SIMM16bit
/*64384*/       OPC_MoveParent,
/*64385*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64387*/       OPC_EmitMergeInputChains1_0,
/*64388*/       OPC_EmitConvertToTarget, 1,
/*64390*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DECPERFLEVEL), 0|OPFL_Chain,
                    1/*#Ops*/, 2, 
                // Src: (intrinsic_void 490:iPTR, (imm:i32)<<P:Predicate_SIMM16bit>>:$simm16) - Complexity = 12
                // Dst: (S_DECPERFLEVEL (imm:i32):$simm16)
/*64396*/     /*Scope*/ 49, /*->64446*/
/*64397*/       OPC_CheckChild1Integer, 41|128,33/*4265*/, 
/*64400*/       OPC_RecordChild2, // #1 = $rw_gpr
/*64401*/       OPC_RecordChild3, // #2 = $index_gpr
/*64402*/       OPC_RecordChild4, // #3 = $rat_id
/*64403*/       OPC_MoveChild4,
/*64404*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64407*/       OPC_MoveParent,
/*64408*/       OPC_Scope, 17, /*->64427*/ // 2 children in Scope
/*64410*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*64412*/         OPC_EmitMergeInputChains1_0,
/*64413*/         OPC_EmitConvertToTarget, 3,
/*64415*/         OPC_EmitInteger, MVT::i32, 0, 
/*64418*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_TYPED_cm), 0|OPFL_Chain,
                      4/*#Ops*/, 1, 2, 4, 5, 
                  // Src: (intrinsic_void 4265:iPTR, R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id) - Complexity = 11
                  // Dst: (RAT_STORE_TYPED_cm R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id)
/*64427*/       /*Scope*/ 17, /*->64445*/
/*64428*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*64430*/         OPC_EmitMergeInputChains1_0,
/*64431*/         OPC_EmitConvertToTarget, 3,
/*64433*/         OPC_EmitInteger, MVT::i32, 0, 
/*64436*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_TYPED_eg), 0|OPFL_Chain,
                      4/*#Ops*/, 1, 2, 4, 5, 
                  // Src: (intrinsic_void 4265:iPTR, R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id) - Complexity = 11
                  // Dst: (RAT_STORE_TYPED_eg R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id)
/*64445*/       0, /*End of Scope*/
/*64446*/     /*Scope*/ 11, /*->64458*/
/*64447*/       OPC_CheckChild1Integer, 39|128,33/*4263*/, 
/*64450*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64452*/       OPC_EmitMergeInputChains1_0,
/*64453*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::GROUP_BARRIER), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 4263:iPTR) - Complexity = 8
                // Dst: (GROUP_BARRIER)
/*64458*/     /*Scope*/ 11, /*->64470*/
/*64459*/       OPC_CheckChild1Integer, 101|128,3/*485*/, 
/*64462*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64464*/       OPC_EmitMergeInputChains1_0,
/*64465*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_BARRIER), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 485:iPTR) - Complexity = 8
                // Dst: (S_BARRIER)
/*64470*/     /*Scope*/ 16, /*->64487*/
/*64471*/       OPC_CheckChild1Integer, 114|128,3/*498*/, 
/*64474*/       OPC_RecordChild2, // #1 = $simm16
/*64475*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64477*/       OPC_EmitMergeInputChains1_0,
/*64478*/       OPC_EmitNodeXForm, 0, 1, // as_i16imm
/*64481*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_WAITCNT), 0|OPFL_Chain,
                    1/*#Ops*/, 2, 
                // Src: (intrinsic_void 498:iPTR, i32:i32:$simm16) - Complexity = 8
                // Dst: (S_WAITCNT (as_i16imm:i32 ?:i32:$simm16))
/*64487*/     /*Scope*/ 11, /*->64499*/
/*64488*/       OPC_CheckChild1Integer, 102|128,3/*486*/, 
/*64491*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64493*/       OPC_EmitMergeInputChains1_0,
/*64494*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_INV), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 486:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_INV)
/*64499*/     /*Scope*/ 11, /*->64511*/
/*64500*/       OPC_CheckChild1Integer, 103|128,3/*487*/, 
/*64503*/       OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*64505*/       OPC_EmitMergeInputChains1_0,
/*64506*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_INV_VOL), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 487:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_INV_VOL)
/*64511*/     /*Scope*/ 11, /*->64523*/
/*64512*/       OPC_CheckChild1Integer, 104|128,3/*488*/, 
/*64515*/       OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*64517*/       OPC_EmitMergeInputChains1_0,
/*64518*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_WB), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 488:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_WB)
/*64523*/     /*Scope*/ 11, /*->64535*/
/*64524*/       OPC_CheckChild1Integer, 105|128,3/*489*/, 
/*64527*/       OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*64529*/       OPC_EmitMergeInputChains1_0,
/*64530*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_WB_VOL), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 489:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_WB_VOL)
/*64535*/     /*Scope*/ 11, /*->64547*/
/*64536*/       OPC_CheckChild1Integer, 93|128,2/*349*/, 
/*64539*/       OPC_CheckPatternPredicate, 14, // (true) && (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS)
/*64541*/       OPC_EmitMergeInputChains1_0,
/*64542*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_WBINVL1_SC), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 349:iPTR) - Complexity = 8
                // Dst: (BUFFER_WBINVL1_SC)
/*64547*/     /*Scope*/ 11, /*->64559*/
/*64548*/       OPC_CheckChild1Integer, 92|128,2/*348*/, 
/*64551*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64553*/       OPC_EmitMergeInputChains1_0,
/*64554*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_WBINVL1), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 348:iPTR) - Complexity = 8
                // Dst: (BUFFER_WBINVL1)
/*64559*/     /*Scope*/ 11, /*->64571*/
/*64560*/       OPC_CheckChild1Integer, 94|128,2/*350*/, 
/*64563*/       OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*64565*/       OPC_EmitMergeInputChains1_0,
/*64566*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_WBINVL1_VOL), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 350:iPTR) - Complexity = 8
                // Dst: (BUFFER_WBINVL1_VOL)
/*64571*/     /*Scope*/ 11, /*->64583*/
/*64572*/       OPC_CheckChild1Integer, 123|128,3/*507*/, 
/*64575*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64577*/       OPC_EmitMergeInputChains1_0,
/*64578*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::WAVE_BARRIER), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 507:iPTR) - Complexity = 8
                // Dst: (WAVE_BARRIER)
/*64583*/     /*Scope*/ 20, /*->64604*/
/*64584*/       OPC_CheckChild1Integer, 7|128,48/*6151*/, 
/*64587*/       OPC_RecordChild2, // #1 = $saved
/*64588*/       OPC_RecordChild3, // #2 = $target
/*64589*/       OPC_MoveChild3,
/*64590*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*64593*/       OPC_MoveParent,
/*64594*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64596*/       OPC_EmitMergeInputChains1_0,
/*64597*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_LOOP), 0|OPFL_Chain,
                    2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_void 6151:iPTR, i64:i64:$saved, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_LOOP i64:i64:$saved, (bb:Other):$target)
/*64604*/     /*Scope*/ 13, /*->64618*/
/*64605*/       OPC_CheckChild1Integer, 3|128,48/*6147*/, 
/*64608*/       OPC_RecordChild2, // #1 = $saved
/*64609*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64611*/       OPC_EmitMergeInputChains1_0,
/*64612*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_END_CF), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (intrinsic_void 6147:iPTR, i64:i64:$saved) - Complexity = 8
                // Dst: (SI_END_CF i64:i64:$saved)
/*64618*/     /*Scope*/ 8|128,1/*136*/, /*->64756*/
/*64620*/       OPC_CheckChild1Integer, 54|128,47/*6070*/, 
/*64623*/       OPC_Scope, 16, /*->64641*/ // 2 children in Scope
/*64625*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64627*/         OPC_EmitMergeInputChains1_0,
/*64628*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*64635*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                      1/*#Ops*/, 1, 
                  // Src: (intrinsic_void 6070:iPTR) - Complexity = 8
                  // Dst: (SI_KILL 3212836864:i32)
/*64641*/       /*Scope*/ 113, /*->64755*/
/*64642*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*64644*/         OPC_EmitMergeInputChains1_0,
/*64645*/         OPC_EmitInteger, MVT::i32, 0, 
/*64648*/         OPC_EmitInteger, MVT::i32, 0, 
/*64651*/         OPC_EmitInteger, MVT::i32, 1, 
/*64654*/         OPC_EmitInteger, MVT::i32, 0, 
/*64657*/         OPC_EmitInteger, MVT::i32, 0, 
/*64660*/         OPC_EmitInteger, MVT::i32, 0, 
/*64663*/         OPC_EmitRegister, MVT::f32, AMDGPU::ONE,
/*64666*/         OPC_EmitInteger, MVT::i32, 0, 
/*64669*/         OPC_EmitInteger, MVT::i32, 0, 
/*64672*/         OPC_EmitInteger, MVT::i32, 0, 
/*64675*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*64687*/         OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*64690*/         OPC_EmitInteger, MVT::i32, 0, 
/*64693*/         OPC_EmitInteger, MVT::i32, 0, 
/*64696*/         OPC_EmitInteger, MVT::i32, 0, 
/*64699*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*64711*/         OPC_EmitInteger, MVT::i32, 1, 
/*64714*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*64717*/         OPC_EmitInteger, MVT::i32, 0, 
/*64720*/         OPC_EmitInteger, MVT::i32, 0, 
/*64723*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                      MVT::i32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*64749*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                      1/*#Ops*/, 21, 
                  // Src: (intrinsic_void 6070:iPTR) - Complexity = 8
                  // Dst: (MASK_WRITE (KILLGT:i32 ONE:f32, ZERO:f32))
/*64755*/       0, /*End of Scope*/
/*64756*/     /*Scope*/ 37|128,4/*549*/, /*->65307*/
/*64758*/       OPC_CheckChild1Integer, 74|128,3/*458*/, 
/*64761*/       OPC_RecordChild2, // #1 = $data
/*64762*/       OPC_Scope, 51|128,1/*179*/, /*->64944*/ // 3 children in Scope
/*64765*/         OPC_CheckChild2Type, MVT::f32,
/*64767*/         OPC_RecordChild3, // #2 = $addr
/*64768*/         OPC_Scope, 57, /*->64827*/ // 3 children in Scope
/*64770*/           OPC_CheckChild3Type, MVT::i32,
/*64772*/           OPC_RecordChild4, // #3 = $rsrc
/*64773*/           OPC_CheckChild4Type, MVT::v8i32,
/*64775*/           OPC_RecordChild5, // #4 = $dmask
/*64776*/           OPC_RecordChild6, // #5 = $glc
/*64777*/           OPC_RecordChild7, // #6 = $slc
/*64778*/           OPC_MoveChild, 8,
/*64780*/           OPC_RecordNode, // #7 = $lwe
/*64781*/           OPC_MoveParent,
/*64782*/           OPC_MoveChild, 9,
/*64784*/           OPC_RecordNode, // #8 = $da
/*64785*/           OPC_MoveParent,
/*64786*/           OPC_EmitMergeInputChains1_0,
/*64787*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*64790*/           OPC_EmitInteger, MVT::i1, 1, 
/*64793*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64796*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64799*/           OPC_EmitInteger, MVT::i1, 0, 
/*64802*/           OPC_EmitInteger, MVT::i1, 0, 
/*64805*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*64808*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*64811*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V1_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 458:iPTR, f32:f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V1_V1 ?:f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*64827*/         /*Scope*/ 57, /*->64885*/
/*64828*/           OPC_CheckChild3Type, MVT::v2i32,
/*64830*/           OPC_RecordChild4, // #3 = $rsrc
/*64831*/           OPC_CheckChild4Type, MVT::v8i32,
/*64833*/           OPC_RecordChild5, // #4 = $dmask
/*64834*/           OPC_RecordChild6, // #5 = $glc
/*64835*/           OPC_RecordChild7, // #6 = $slc
/*64836*/           OPC_MoveChild, 8,
/*64838*/           OPC_RecordNode, // #7 = $lwe
/*64839*/           OPC_MoveParent,
/*64840*/           OPC_MoveChild, 9,
/*64842*/           OPC_RecordNode, // #8 = $da
/*64843*/           OPC_MoveParent,
/*64844*/           OPC_EmitMergeInputChains1_0,
/*64845*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*64848*/           OPC_EmitInteger, MVT::i1, 1, 
/*64851*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64854*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64857*/           OPC_EmitInteger, MVT::i1, 0, 
/*64860*/           OPC_EmitInteger, MVT::i1, 0, 
/*64863*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*64866*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*64869*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V1_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 458:iPTR, f32:f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V1_V2 ?:f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*64885*/         /*Scope*/ 57, /*->64943*/
/*64886*/           OPC_CheckChild3Type, MVT::v4i32,
/*64888*/           OPC_RecordChild4, // #3 = $rsrc
/*64889*/           OPC_CheckChild4Type, MVT::v8i32,
/*64891*/           OPC_RecordChild5, // #4 = $dmask
/*64892*/           OPC_RecordChild6, // #5 = $glc
/*64893*/           OPC_RecordChild7, // #6 = $slc
/*64894*/           OPC_MoveChild, 8,
/*64896*/           OPC_RecordNode, // #7 = $lwe
/*64897*/           OPC_MoveParent,
/*64898*/           OPC_MoveChild, 9,
/*64900*/           OPC_RecordNode, // #8 = $da
/*64901*/           OPC_MoveParent,
/*64902*/           OPC_EmitMergeInputChains1_0,
/*64903*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*64906*/           OPC_EmitInteger, MVT::i1, 1, 
/*64909*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64912*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64915*/           OPC_EmitInteger, MVT::i1, 0, 
/*64918*/           OPC_EmitInteger, MVT::i1, 0, 
/*64921*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*64924*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*64927*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V1_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 458:iPTR, f32:f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V1_V4 ?:f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*64943*/         0, /*End of Scope*/
/*64944*/       /*Scope*/ 51|128,1/*179*/, /*->65125*/
/*64946*/         OPC_CheckChild2Type, MVT::v2f32,
/*64948*/         OPC_RecordChild3, // #2 = $addr
/*64949*/         OPC_Scope, 57, /*->65008*/ // 3 children in Scope
/*64951*/           OPC_CheckChild3Type, MVT::i32,
/*64953*/           OPC_RecordChild4, // #3 = $rsrc
/*64954*/           OPC_CheckChild4Type, MVT::v8i32,
/*64956*/           OPC_RecordChild5, // #4 = $dmask
/*64957*/           OPC_RecordChild6, // #5 = $glc
/*64958*/           OPC_RecordChild7, // #6 = $slc
/*64959*/           OPC_MoveChild, 8,
/*64961*/           OPC_RecordNode, // #7 = $lwe
/*64962*/           OPC_MoveParent,
/*64963*/           OPC_MoveChild, 9,
/*64965*/           OPC_RecordNode, // #8 = $da
/*64966*/           OPC_MoveParent,
/*64967*/           OPC_EmitMergeInputChains1_0,
/*64968*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*64971*/           OPC_EmitInteger, MVT::i1, 1, 
/*64974*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64977*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64980*/           OPC_EmitInteger, MVT::i1, 0, 
/*64983*/           OPC_EmitInteger, MVT::i1, 0, 
/*64986*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*64989*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*64992*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V2_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 458:iPTR, v2f32:v2f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V2_V1 ?:v2f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65008*/         /*Scope*/ 57, /*->65066*/
/*65009*/           OPC_CheckChild3Type, MVT::v2i32,
/*65011*/           OPC_RecordChild4, // #3 = $rsrc
/*65012*/           OPC_CheckChild4Type, MVT::v8i32,
/*65014*/           OPC_RecordChild5, // #4 = $dmask
/*65015*/           OPC_RecordChild6, // #5 = $glc
/*65016*/           OPC_RecordChild7, // #6 = $slc
/*65017*/           OPC_MoveChild, 8,
/*65019*/           OPC_RecordNode, // #7 = $lwe
/*65020*/           OPC_MoveParent,
/*65021*/           OPC_MoveChild, 9,
/*65023*/           OPC_RecordNode, // #8 = $da
/*65024*/           OPC_MoveParent,
/*65025*/           OPC_EmitMergeInputChains1_0,
/*65026*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65029*/           OPC_EmitInteger, MVT::i1, 1, 
/*65032*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65035*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65038*/           OPC_EmitInteger, MVT::i1, 0, 
/*65041*/           OPC_EmitInteger, MVT::i1, 0, 
/*65044*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65047*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65050*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V2_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 458:iPTR, v2f32:v2f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V2_V2 ?:v2f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65066*/         /*Scope*/ 57, /*->65124*/
/*65067*/           OPC_CheckChild3Type, MVT::v4i32,
/*65069*/           OPC_RecordChild4, // #3 = $rsrc
/*65070*/           OPC_CheckChild4Type, MVT::v8i32,
/*65072*/           OPC_RecordChild5, // #4 = $dmask
/*65073*/           OPC_RecordChild6, // #5 = $glc
/*65074*/           OPC_RecordChild7, // #6 = $slc
/*65075*/           OPC_MoveChild, 8,
/*65077*/           OPC_RecordNode, // #7 = $lwe
/*65078*/           OPC_MoveParent,
/*65079*/           OPC_MoveChild, 9,
/*65081*/           OPC_RecordNode, // #8 = $da
/*65082*/           OPC_MoveParent,
/*65083*/           OPC_EmitMergeInputChains1_0,
/*65084*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65087*/           OPC_EmitInteger, MVT::i1, 1, 
/*65090*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65093*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65096*/           OPC_EmitInteger, MVT::i1, 0, 
/*65099*/           OPC_EmitInteger, MVT::i1, 0, 
/*65102*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65105*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65108*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V2_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 458:iPTR, v2f32:v2f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V2_V4 ?:v2f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65124*/         0, /*End of Scope*/
/*65125*/       /*Scope*/ 51|128,1/*179*/, /*->65306*/
/*65127*/         OPC_CheckChild2Type, MVT::v4f32,
/*65129*/         OPC_RecordChild3, // #2 = $addr
/*65130*/         OPC_Scope, 57, /*->65189*/ // 3 children in Scope
/*65132*/           OPC_CheckChild3Type, MVT::i32,
/*65134*/           OPC_RecordChild4, // #3 = $rsrc
/*65135*/           OPC_CheckChild4Type, MVT::v8i32,
/*65137*/           OPC_RecordChild5, // #4 = $dmask
/*65138*/           OPC_RecordChild6, // #5 = $glc
/*65139*/           OPC_RecordChild7, // #6 = $slc
/*65140*/           OPC_MoveChild, 8,
/*65142*/           OPC_RecordNode, // #7 = $lwe
/*65143*/           OPC_MoveParent,
/*65144*/           OPC_MoveChild, 9,
/*65146*/           OPC_RecordNode, // #8 = $da
/*65147*/           OPC_MoveParent,
/*65148*/           OPC_EmitMergeInputChains1_0,
/*65149*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65152*/           OPC_EmitInteger, MVT::i1, 1, 
/*65155*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65158*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65161*/           OPC_EmitInteger, MVT::i1, 0, 
/*65164*/           OPC_EmitInteger, MVT::i1, 0, 
/*65167*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65170*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65173*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V4_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 458:iPTR, v4f32:v4f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V4_V1 ?:v4f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65189*/         /*Scope*/ 57, /*->65247*/
/*65190*/           OPC_CheckChild3Type, MVT::v2i32,
/*65192*/           OPC_RecordChild4, // #3 = $rsrc
/*65193*/           OPC_CheckChild4Type, MVT::v8i32,
/*65195*/           OPC_RecordChild5, // #4 = $dmask
/*65196*/           OPC_RecordChild6, // #5 = $glc
/*65197*/           OPC_RecordChild7, // #6 = $slc
/*65198*/           OPC_MoveChild, 8,
/*65200*/           OPC_RecordNode, // #7 = $lwe
/*65201*/           OPC_MoveParent,
/*65202*/           OPC_MoveChild, 9,
/*65204*/           OPC_RecordNode, // #8 = $da
/*65205*/           OPC_MoveParent,
/*65206*/           OPC_EmitMergeInputChains1_0,
/*65207*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65210*/           OPC_EmitInteger, MVT::i1, 1, 
/*65213*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65216*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65219*/           OPC_EmitInteger, MVT::i1, 0, 
/*65222*/           OPC_EmitInteger, MVT::i1, 0, 
/*65225*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65228*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65231*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V4_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 458:iPTR, v4f32:v4f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V4_V2 ?:v4f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65247*/         /*Scope*/ 57, /*->65305*/
/*65248*/           OPC_CheckChild3Type, MVT::v4i32,
/*65250*/           OPC_RecordChild4, // #3 = $rsrc
/*65251*/           OPC_CheckChild4Type, MVT::v8i32,
/*65253*/           OPC_RecordChild5, // #4 = $dmask
/*65254*/           OPC_RecordChild6, // #5 = $glc
/*65255*/           OPC_RecordChild7, // #6 = $slc
/*65256*/           OPC_MoveChild, 8,
/*65258*/           OPC_RecordNode, // #7 = $lwe
/*65259*/           OPC_MoveParent,
/*65260*/           OPC_MoveChild, 9,
/*65262*/           OPC_RecordNode, // #8 = $da
/*65263*/           OPC_MoveParent,
/*65264*/           OPC_EmitMergeInputChains1_0,
/*65265*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65268*/           OPC_EmitInteger, MVT::i1, 1, 
/*65271*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65274*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65277*/           OPC_EmitInteger, MVT::i1, 0, 
/*65280*/           OPC_EmitInteger, MVT::i1, 0, 
/*65283*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65286*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65289*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V4_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 458:iPTR, v4f32:v4f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V4_V4 ?:v4f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65305*/         0, /*End of Scope*/
/*65306*/       0, /*End of Scope*/
/*65307*/     /*Scope*/ 37|128,4/*549*/, /*->65858*/
/*65309*/       OPC_CheckChild1Integer, 75|128,3/*459*/, 
/*65312*/       OPC_RecordChild2, // #1 = $data
/*65313*/       OPC_Scope, 51|128,1/*179*/, /*->65495*/ // 3 children in Scope
/*65316*/         OPC_CheckChild2Type, MVT::f32,
/*65318*/         OPC_RecordChild3, // #2 = $addr
/*65319*/         OPC_Scope, 57, /*->65378*/ // 3 children in Scope
/*65321*/           OPC_CheckChild3Type, MVT::i32,
/*65323*/           OPC_RecordChild4, // #3 = $rsrc
/*65324*/           OPC_CheckChild4Type, MVT::v8i32,
/*65326*/           OPC_RecordChild5, // #4 = $dmask
/*65327*/           OPC_RecordChild6, // #5 = $glc
/*65328*/           OPC_RecordChild7, // #6 = $slc
/*65329*/           OPC_MoveChild, 8,
/*65331*/           OPC_RecordNode, // #7 = $lwe
/*65332*/           OPC_MoveParent,
/*65333*/           OPC_MoveChild, 9,
/*65335*/           OPC_RecordNode, // #8 = $da
/*65336*/           OPC_MoveParent,
/*65337*/           OPC_EmitMergeInputChains1_0,
/*65338*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65341*/           OPC_EmitInteger, MVT::i1, 1, 
/*65344*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65347*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65350*/           OPC_EmitInteger, MVT::i1, 0, 
/*65353*/           OPC_EmitInteger, MVT::i1, 0, 
/*65356*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65359*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65362*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V1_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 459:iPTR, f32:f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V1_V1 ?:f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65378*/         /*Scope*/ 57, /*->65436*/
/*65379*/           OPC_CheckChild3Type, MVT::v2i32,
/*65381*/           OPC_RecordChild4, // #3 = $rsrc
/*65382*/           OPC_CheckChild4Type, MVT::v8i32,
/*65384*/           OPC_RecordChild5, // #4 = $dmask
/*65385*/           OPC_RecordChild6, // #5 = $glc
/*65386*/           OPC_RecordChild7, // #6 = $slc
/*65387*/           OPC_MoveChild, 8,
/*65389*/           OPC_RecordNode, // #7 = $lwe
/*65390*/           OPC_MoveParent,
/*65391*/           OPC_MoveChild, 9,
/*65393*/           OPC_RecordNode, // #8 = $da
/*65394*/           OPC_MoveParent,
/*65395*/           OPC_EmitMergeInputChains1_0,
/*65396*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65399*/           OPC_EmitInteger, MVT::i1, 1, 
/*65402*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65405*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65408*/           OPC_EmitInteger, MVT::i1, 0, 
/*65411*/           OPC_EmitInteger, MVT::i1, 0, 
/*65414*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65417*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65420*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V1_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 459:iPTR, f32:f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V1_V2 ?:f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65436*/         /*Scope*/ 57, /*->65494*/
/*65437*/           OPC_CheckChild3Type, MVT::v4i32,
/*65439*/           OPC_RecordChild4, // #3 = $rsrc
/*65440*/           OPC_CheckChild4Type, MVT::v8i32,
/*65442*/           OPC_RecordChild5, // #4 = $dmask
/*65443*/           OPC_RecordChild6, // #5 = $glc
/*65444*/           OPC_RecordChild7, // #6 = $slc
/*65445*/           OPC_MoveChild, 8,
/*65447*/           OPC_RecordNode, // #7 = $lwe
/*65448*/           OPC_MoveParent,
/*65449*/           OPC_MoveChild, 9,
/*65451*/           OPC_RecordNode, // #8 = $da
/*65452*/           OPC_MoveParent,
/*65453*/           OPC_EmitMergeInputChains1_0,
/*65454*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65457*/           OPC_EmitInteger, MVT::i1, 1, 
/*65460*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65463*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65466*/           OPC_EmitInteger, MVT::i1, 0, 
/*65469*/           OPC_EmitInteger, MVT::i1, 0, 
/*65472*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65475*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65478*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V1_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 459:iPTR, f32:f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V1_V4 ?:f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65494*/         0, /*End of Scope*/
/*65495*/       /*Scope*/ 51|128,1/*179*/, /*->65676*/
/*65497*/         OPC_CheckChild2Type, MVT::v2f32,
/*65499*/         OPC_RecordChild3, // #2 = $addr
/*65500*/         OPC_Scope, 57, /*->65559*/ // 3 children in Scope
/*65502*/           OPC_CheckChild3Type, MVT::i32,
/*65504*/           OPC_RecordChild4, // #3 = $rsrc
/*65505*/           OPC_CheckChild4Type, MVT::v8i32,
/*65507*/           OPC_RecordChild5, // #4 = $dmask
/*65508*/           OPC_RecordChild6, // #5 = $glc
/*65509*/           OPC_RecordChild7, // #6 = $slc
/*65510*/           OPC_MoveChild, 8,
/*65512*/           OPC_RecordNode, // #7 = $lwe
/*65513*/           OPC_MoveParent,
/*65514*/           OPC_MoveChild, 9,
/*65516*/           OPC_RecordNode, // #8 = $da
/*65517*/           OPC_MoveParent,
/*65518*/           OPC_EmitMergeInputChains1_0,
/*65519*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65522*/           OPC_EmitInteger, MVT::i1, 1, 
/*65525*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65528*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65531*/           OPC_EmitInteger, MVT::i1, 0, 
/*65534*/           OPC_EmitInteger, MVT::i1, 0, 
/*65537*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65540*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65543*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V2_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 459:iPTR, v2f32:v2f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V2_V1 ?:v2f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65559*/         /*Scope*/ 57, /*->65617*/
/*65560*/           OPC_CheckChild3Type, MVT::v2i32,
/*65562*/           OPC_RecordChild4, // #3 = $rsrc
/*65563*/           OPC_CheckChild4Type, MVT::v8i32,
/*65565*/           OPC_RecordChild5, // #4 = $dmask
/*65566*/           OPC_RecordChild6, // #5 = $glc
/*65567*/           OPC_RecordChild7, // #6 = $slc
/*65568*/           OPC_MoveChild, 8,
/*65570*/           OPC_RecordNode, // #7 = $lwe
/*65571*/           OPC_MoveParent,
/*65572*/           OPC_MoveChild, 9,
/*65574*/           OPC_RecordNode, // #8 = $da
/*65575*/           OPC_MoveParent,
/*65576*/           OPC_EmitMergeInputChains1_0,
/*65577*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65580*/           OPC_EmitInteger, MVT::i1, 1, 
/*65583*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65586*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65589*/           OPC_EmitInteger, MVT::i1, 0, 
/*65592*/           OPC_EmitInteger, MVT::i1, 0, 
/*65595*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65598*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65601*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V2_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 459:iPTR, v2f32:v2f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V2_V2 ?:v2f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65617*/         /*Scope*/ 57, /*->65675*/
/*65618*/           OPC_CheckChild3Type, MVT::v4i32,
/*65620*/           OPC_RecordChild4, // #3 = $rsrc
/*65621*/           OPC_CheckChild4Type, MVT::v8i32,
/*65623*/           OPC_RecordChild5, // #4 = $dmask
/*65624*/           OPC_RecordChild6, // #5 = $glc
/*65625*/           OPC_RecordChild7, // #6 = $slc
/*65626*/           OPC_MoveChild, 8,
/*65628*/           OPC_RecordNode, // #7 = $lwe
/*65629*/           OPC_MoveParent,
/*65630*/           OPC_MoveChild, 9,
/*65632*/           OPC_RecordNode, // #8 = $da
/*65633*/           OPC_MoveParent,
/*65634*/           OPC_EmitMergeInputChains1_0,
/*65635*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65638*/           OPC_EmitInteger, MVT::i1, 1, 
/*65641*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65644*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65647*/           OPC_EmitInteger, MVT::i1, 0, 
/*65650*/           OPC_EmitInteger, MVT::i1, 0, 
/*65653*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65656*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65659*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V2_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 459:iPTR, v2f32:v2f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V2_V4 ?:v2f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65675*/         0, /*End of Scope*/
/*65676*/       /*Scope*/ 51|128,1/*179*/, /*->65857*/
/*65678*/         OPC_CheckChild2Type, MVT::v4f32,
/*65680*/         OPC_RecordChild3, // #2 = $addr
/*65681*/         OPC_Scope, 57, /*->65740*/ // 3 children in Scope
/*65683*/           OPC_CheckChild3Type, MVT::i32,
/*65685*/           OPC_RecordChild4, // #3 = $rsrc
/*65686*/           OPC_CheckChild4Type, MVT::v8i32,
/*65688*/           OPC_RecordChild5, // #4 = $dmask
/*65689*/           OPC_RecordChild6, // #5 = $glc
/*65690*/           OPC_RecordChild7, // #6 = $slc
/*65691*/           OPC_MoveChild, 8,
/*65693*/           OPC_RecordNode, // #7 = $lwe
/*65694*/           OPC_MoveParent,
/*65695*/           OPC_MoveChild, 9,
/*65697*/           OPC_RecordNode, // #8 = $da
/*65698*/           OPC_MoveParent,
/*65699*/           OPC_EmitMergeInputChains1_0,
/*65700*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65703*/           OPC_EmitInteger, MVT::i1, 1, 
/*65706*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65709*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65712*/           OPC_EmitInteger, MVT::i1, 0, 
/*65715*/           OPC_EmitInteger, MVT::i1, 0, 
/*65718*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65721*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65724*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V4_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 459:iPTR, v4f32:v4f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V4_V1 ?:v4f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65740*/         /*Scope*/ 57, /*->65798*/
/*65741*/           OPC_CheckChild3Type, MVT::v2i32,
/*65743*/           OPC_RecordChild4, // #3 = $rsrc
/*65744*/           OPC_CheckChild4Type, MVT::v8i32,
/*65746*/           OPC_RecordChild5, // #4 = $dmask
/*65747*/           OPC_RecordChild6, // #5 = $glc
/*65748*/           OPC_RecordChild7, // #6 = $slc
/*65749*/           OPC_MoveChild, 8,
/*65751*/           OPC_RecordNode, // #7 = $lwe
/*65752*/           OPC_MoveParent,
/*65753*/           OPC_MoveChild, 9,
/*65755*/           OPC_RecordNode, // #8 = $da
/*65756*/           OPC_MoveParent,
/*65757*/           OPC_EmitMergeInputChains1_0,
/*65758*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65761*/           OPC_EmitInteger, MVT::i1, 1, 
/*65764*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65767*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65770*/           OPC_EmitInteger, MVT::i1, 0, 
/*65773*/           OPC_EmitInteger, MVT::i1, 0, 
/*65776*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65779*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65782*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V4_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 459:iPTR, v4f32:v4f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V4_V2 ?:v4f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65798*/         /*Scope*/ 57, /*->65856*/
/*65799*/           OPC_CheckChild3Type, MVT::v4i32,
/*65801*/           OPC_RecordChild4, // #3 = $rsrc
/*65802*/           OPC_CheckChild4Type, MVT::v8i32,
/*65804*/           OPC_RecordChild5, // #4 = $dmask
/*65805*/           OPC_RecordChild6, // #5 = $glc
/*65806*/           OPC_RecordChild7, // #6 = $slc
/*65807*/           OPC_MoveChild, 8,
/*65809*/           OPC_RecordNode, // #7 = $lwe
/*65810*/           OPC_MoveParent,
/*65811*/           OPC_MoveChild, 9,
/*65813*/           OPC_RecordNode, // #8 = $da
/*65814*/           OPC_MoveParent,
/*65815*/           OPC_EmitMergeInputChains1_0,
/*65816*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65819*/           OPC_EmitInteger, MVT::i1, 1, 
/*65822*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65825*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65828*/           OPC_EmitInteger, MVT::i1, 0, 
/*65831*/           OPC_EmitInteger, MVT::i1, 0, 
/*65834*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65837*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65840*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V4_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 459:iPTR, v4f32:v4f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V4_V4 ?:v4f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65856*/         0, /*End of Scope*/
/*65857*/       0, /*End of Scope*/
/*65858*/     /*Scope*/ 114, /*->65973*/
/*65859*/       OPC_CheckChild1Integer, 53|128,47/*6069*/, 
/*65862*/       OPC_RecordChild2, // #1 = $src0
/*65863*/       OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*65865*/       OPC_EmitMergeInputChains1_0,
/*65866*/       OPC_EmitInteger, MVT::i32, 0, 
/*65869*/       OPC_EmitInteger, MVT::i32, 0, 
/*65872*/       OPC_EmitInteger, MVT::i32, 1, 
/*65875*/       OPC_EmitInteger, MVT::i32, 0, 
/*65878*/       OPC_EmitInteger, MVT::i32, 0, 
/*65881*/       OPC_EmitInteger, MVT::i32, 0, 
/*65884*/       OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*65887*/       OPC_EmitInteger, MVT::i32, 0, 
/*65890*/       OPC_EmitInteger, MVT::i32, 0, 
/*65893*/       OPC_EmitInteger, MVT::i32, 0, 
/*65896*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*65908*/       OPC_EmitInteger, MVT::i32, 0, 
/*65911*/       OPC_EmitInteger, MVT::i32, 0, 
/*65914*/       OPC_EmitInteger, MVT::i32, 0, 
/*65917*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*65929*/       OPC_EmitInteger, MVT::i32, 1, 
/*65932*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*65935*/       OPC_EmitInteger, MVT::i32, 0, 
/*65938*/       OPC_EmitInteger, MVT::i32, 0, 
/*65941*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 1, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*65967*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                    1/*#Ops*/, 21, 
                // Src: (intrinsic_void 6069:iPTR, f32:f32:$src0) - Complexity = 8
                // Dst: (MASK_WRITE (KILLGT:i32 ZERO:f32, ?:f32:$src0))
/*65973*/     0, /*End of Scope*/
/*65974*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ISD::ATOMIC_LOAD),// ->66161
/*65978*/     OPC_RecordMemRef,
/*65979*/     OPC_RecordNode, // #0 = 'atomic_load' chained node
/*65980*/     OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:slc
/*65981*/     OPC_Scope, 122, /*->66105*/ // 2 children in Scope
/*65983*/       OPC_CheckPredicate, 5, // Predicate_mubuf_load_atomic
/*65985*/       OPC_SwitchType /*2 cases */, 57, MVT::i32,// ->66045
/*65988*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*65990*/         OPC_Scope, 23, /*->66015*/ // 2 children in Scope
/*65992*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*65995*/           OPC_EmitMergeInputChains1_0,
/*65996*/           OPC_EmitInteger, MVT::i1, 1, 
/*65999*/           OPC_EmitInteger, MVT::i1, 0, 
/*66002*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 9, 6, 10, 
                    // Src: (atomic_load:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_mubuf_load_atomic>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 1:i1, ?:i1:$slc, 0:i1)
/*66015*/         /*Scope*/ 28, /*->66044*/
/*66016*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4
/*66019*/           OPC_EmitMergeInputChains1_0,
/*66020*/           OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*66023*/           OPC_EmitInteger, MVT::i1, 1, 
/*66026*/           OPC_EmitInteger, MVT::i1, 0, 
/*66029*/           OPC_EmitInteger, MVT::i1, 0, 
/*66032*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 3, 5, 6, 7, 8, 
                    // Src: (atomic_load:i32 (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_mubuf_load_atomic>> - Complexity = 16
                    // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 1:i1, 0:i1, 0:i1)
/*66044*/         0, /*End of Scope*/
/*66045*/       /*SwitchType*/ 57, MVT::i64,// ->66104
/*66047*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*66049*/         OPC_Scope, 23, /*->66074*/ // 2 children in Scope
/*66051*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*66054*/           OPC_EmitMergeInputChains1_0,
/*66055*/           OPC_EmitInteger, MVT::i1, 1, 
/*66058*/           OPC_EmitInteger, MVT::i1, 0, 
/*66061*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 7/*#Ops*/, 3, 2, 4, 5, 9, 6, 10, 
                    // Src: (atomic_load:i64 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_mubuf_load_atomic>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:i64 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 1:i1, ?:i1:$slc, 0:i1)
/*66074*/         /*Scope*/ 28, /*->66103*/
/*66075*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4
/*66078*/           OPC_EmitMergeInputChains1_0,
/*66079*/           OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*66082*/           OPC_EmitInteger, MVT::i1, 1, 
/*66085*/           OPC_EmitInteger, MVT::i1, 0, 
/*66088*/           OPC_EmitInteger, MVT::i1, 0, 
/*66091*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 3, 5, 6, 7, 8, 
                    // Src: (atomic_load:i64 (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_mubuf_load_atomic>> - Complexity = 16
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:i64 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 1:i1, 0:i1, 0:i1)
/*66103*/         0, /*End of Scope*/
/*66104*/       0, // EndSwitchType
/*66105*/     /*Scope*/ 54, /*->66160*/
/*66106*/       OPC_CheckChild1Type, MVT::i64,
/*66108*/       OPC_CheckPredicate, 17, // Predicate_atomic_flat_load
/*66110*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->66135
/*66113*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*66115*/         OPC_EmitMergeInputChains1_0,
/*66116*/         OPC_EmitInteger, MVT::i1, 1, 
/*66119*/         OPC_EmitInteger, MVT::i1, 0, 
/*66122*/         OPC_EmitInteger, MVT::i1, 0, 
/*66125*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load:i32 i64:i64:$addr)<<P:Predicate_atomic_flat_load>> - Complexity = 4
                  // Dst: (FLAT_LOAD_DWORD:i32 ?:i64:$addr, 1:i1, 0:i1, 0:i1)
/*66135*/       /*SwitchType*/ 22, MVT::i64,// ->66159
/*66137*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*66139*/         OPC_EmitMergeInputChains1_0,
/*66140*/         OPC_EmitInteger, MVT::i1, 1, 
/*66143*/         OPC_EmitInteger, MVT::i1, 0, 
/*66146*/         OPC_EmitInteger, MVT::i1, 0, 
/*66149*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load:i64 i64:i64:$addr)<<P:Predicate_atomic_flat_load>> - Complexity = 4
                  // Dst: (FLAT_LOAD_DWORDX2:i64 ?:i64:$addr, 1:i1, 0:i1, 0:i1)
/*66159*/       0, // EndSwitchType
/*66160*/     0, /*End of Scope*/
/*66161*/   /*SwitchOpcode*/ 65|128,1/*193*/, TARGET_VAL(ISD::ATOMIC_STORE),// ->66358
/*66165*/     OPC_RecordMemRef,
/*66166*/     OPC_RecordNode, // #0 = 'atomic_store' chained node
/*66167*/     OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:slc
/*66168*/     OPC_Scope, 127, /*->66297*/ // 2 children in Scope
/*66170*/       OPC_RecordChild2, // #2 = $val
/*66171*/       OPC_Scope, 61, /*->66234*/ // 2 children in Scope
/*66173*/         OPC_CheckChild2Type, MVT::i32,
/*66175*/         OPC_CheckPredicate, 25, // Predicate_global_store_atomic
/*66177*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*66179*/         OPC_Scope, 23, /*->66204*/ // 2 children in Scope
/*66181*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*66184*/           OPC_EmitMergeInputChains1_0,
/*66185*/           OPC_EmitInteger, MVT::i1, 1, 
/*66188*/           OPC_EmitInteger, MVT::i1, 0, 
/*66191*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 2, 4, 3, 5, 6, 10, 7, 11, 
                    // Src: (atomic_store (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$val)<<P:Predicate_global_store_atomic>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORD_ADDR64 ?:i32:$val, ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 1:i1, ?:i1:$slc, 0:i1)
/*66204*/         /*Scope*/ 28, /*->66233*/
/*66205*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5
/*66208*/           OPC_EmitMergeInputChains1_0,
/*66209*/           OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*66212*/           OPC_EmitInteger, MVT::i1, 1, 
/*66215*/           OPC_EmitInteger, MVT::i1, 0, 
/*66218*/           OPC_EmitInteger, MVT::i1, 0, 
/*66221*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 2, 3, 4, 6, 7, 8, 9, 
                    // Src: (atomic_store (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset), i32:i32:$val)<<P:Predicate_global_store_atomic>> - Complexity = 16
                    // Dst: (BUFFER_STORE_DWORD_OFFSET ?:i32:$val, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 1:i1, 0:i1, 0:i1)
/*66233*/         0, /*End of Scope*/
/*66234*/       /*Scope*/ 61, /*->66296*/
/*66235*/         OPC_CheckChild2Type, MVT::i64,
/*66237*/         OPC_CheckPredicate, 25, // Predicate_global_store_atomic
/*66239*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*66241*/         OPC_Scope, 23, /*->66266*/ // 2 children in Scope
/*66243*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*66246*/           OPC_EmitMergeInputChains1_0,
/*66247*/           OPC_EmitInteger, MVT::i1, 1, 
/*66250*/           OPC_EmitInteger, MVT::i1, 0, 
/*66253*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 2, 4, 3, 5, 6, 10, 7, 11, 
                    // Src: (atomic_store (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$val)<<P:Predicate_global_store_atomic>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORDX2_ADDR64 ?:i64:$val, ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 1:i1, ?:i1:$slc, 0:i1)
/*66266*/         /*Scope*/ 28, /*->66295*/
/*66267*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5
/*66270*/           OPC_EmitMergeInputChains1_0,
/*66271*/           OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*66274*/           OPC_EmitInteger, MVT::i1, 1, 
/*66277*/           OPC_EmitInteger, MVT::i1, 0, 
/*66280*/           OPC_EmitInteger, MVT::i1, 0, 
/*66283*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 2, 3, 4, 6, 7, 8, 9, 
                    // Src: (atomic_store (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset), i64:i64:$val)<<P:Predicate_global_store_atomic>> - Complexity = 16
                    // Dst: (BUFFER_STORE_DWORDX2_OFFSET ?:i64:$val, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 1:i1, 0:i1, 0:i1)
/*66295*/         0, /*End of Scope*/
/*66296*/       0, /*End of Scope*/
/*66297*/     /*Scope*/ 59, /*->66357*/
/*66298*/       OPC_CheckChild1Type, MVT::i64,
/*66300*/       OPC_RecordChild2, // #2 = $data
/*66301*/       OPC_Scope, 26, /*->66329*/ // 2 children in Scope
/*66303*/         OPC_CheckChild2Type, MVT::i32,
/*66305*/         OPC_CheckPredicate, 28, // Predicate_atomic_flat_store
/*66307*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*66309*/         OPC_EmitMergeInputChains1_0,
/*66310*/         OPC_EmitInteger, MVT::i1, 1, 
/*66313*/         OPC_EmitInteger, MVT::i1, 0, 
/*66316*/         OPC_EmitInteger, MVT::i1, 0, 
/*66319*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (atomic_store i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_flat_store>> - Complexity = 4
                  // Dst: (FLAT_STORE_DWORD ?:i64:$addr, ?:i32:$data, 1:i1, 0:i1, 0:i1)
/*66329*/       /*Scope*/ 26, /*->66356*/
/*66330*/         OPC_CheckChild2Type, MVT::i64,
/*66332*/         OPC_CheckPredicate, 28, // Predicate_atomic_flat_store
/*66334*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*66336*/         OPC_EmitMergeInputChains1_0,
/*66337*/         OPC_EmitInteger, MVT::i1, 1, 
/*66340*/         OPC_EmitInteger, MVT::i1, 0, 
/*66343*/         OPC_EmitInteger, MVT::i1, 0, 
/*66346*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (atomic_store i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_flat_store>> - Complexity = 4
                  // Dst: (FLAT_STORE_DWORDX2 ?:i64:$addr, ?:i64:$data, 1:i1, 0:i1, 0:i1)
/*66356*/       0, /*End of Scope*/
/*66357*/     0, /*End of Scope*/
/*66358*/   /*SwitchOpcode*/ 67|128,3/*451*/, TARGET_VAL(ISD::SRL),// ->66813
/*66362*/     OPC_Scope, 22|128,1/*150*/, /*->66515*/ // 2 children in Scope
/*66365*/       OPC_MoveChild0,
/*66366*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*66369*/       OPC_RecordChild0, // #0 = $src
/*66370*/       OPC_MoveChild1,
/*66371*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*66374*/       OPC_CheckChild0Integer, 32, 
/*66376*/       OPC_RecordChild1, // #1 = $width
/*66377*/       OPC_CheckType, MVT::i32,
/*66379*/       OPC_MoveParent,
/*66380*/       OPC_CheckPredicate, 30, // Predicate_shl_oneuse
/*66382*/       OPC_MoveParent,
/*66383*/       OPC_MoveChild1,
/*66384*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*66387*/       OPC_CheckChild0Integer, 32, 
/*66389*/       OPC_CheckChild1Same, 1,
/*66391*/       OPC_CheckType, MVT::i32,
/*66393*/       OPC_MoveParent,
/*66394*/       OPC_CheckType, MVT::i32,
/*66396*/       OPC_Scope, 101, /*->66499*/ // 2 children in Scope
/*66398*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66400*/         OPC_EmitInteger, MVT::i32, 0, 
/*66403*/         OPC_EmitInteger, MVT::i32, 0, 
/*66406*/         OPC_EmitInteger, MVT::i32, 0, 
/*66409*/         OPC_EmitInteger, MVT::i32, 0, 
/*66412*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66424*/         OPC_EmitInteger, MVT::i32, 0, 
/*66427*/         OPC_EmitInteger, MVT::i32, 0, 
/*66430*/         OPC_EmitInteger, MVT::i32, 0, 
/*66433*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66445*/         OPC_EmitInteger, MVT::i32, 0, 
/*66448*/         OPC_EmitInteger, MVT::i32, 0, 
/*66451*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66463*/         OPC_EmitInteger, MVT::i32, 1, 
/*66466*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*66469*/         OPC_EmitInteger, MVT::i32, 0, 
/*66472*/         OPC_EmitInteger, MVT::i32, 0, 
/*66475*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                      MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (srl:i32 (shl:i32 i32:i32:$src, (sub:i32 32:i32, i32:i32:$width))<<P:Predicate_shl_oneuse>>, (sub:i32 32:i32, i32:i32:$width)) - Complexity = 23
                  // Dst: (BFE_UINT_eg:i32 ?:i32:$src, 0:i32, ?:i32:$width)
/*66499*/       /*Scope*/ 14, /*->66514*/
/*66500*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66502*/         OPC_EmitInteger, MVT::i32, 0, 
/*66505*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                      MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                  // Src: (srl:i32 (shl:i32 i32:i32:$src, (sub:i32 32:i32, i32:i32:$width))<<P:Predicate_shl_oneuse>>, (sub:i32 32:i32, i32:i32:$width)) - Complexity = 23
                  // Dst: (V_BFE_U32:i32 ?:i32:$src, 0:i32, ?:i32:$width)
/*66514*/       0, /*End of Scope*/
/*66515*/     /*Scope*/ 39|128,2/*295*/, /*->66812*/
/*66517*/       OPC_RecordChild0, // #0 = $src0
/*66518*/       OPC_RecordChild1, // #1 = $src1
/*66519*/       OPC_Scope, 108|128,1/*236*/, /*->66758*/ // 3 children in Scope
/*66522*/         OPC_CheckChild1Type, MVT::i32,
/*66524*/         OPC_SwitchType /*2 cases */, 88|128,1/*216*/, MVT::i32,// ->66744
/*66528*/           OPC_Scope, 11, /*->66541*/ // 3 children in Scope
/*66530*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66532*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHR_B32), 0,
                          MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                      // Src: (srl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                      // Dst: (S_LSHR_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*66541*/           /*Scope*/ 100, /*->66642*/
/*66542*/             OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*66544*/             OPC_EmitInteger, MVT::i32, 0, 
/*66547*/             OPC_EmitInteger, MVT::i32, 0, 
/*66550*/             OPC_EmitInteger, MVT::i32, 1, 
/*66553*/             OPC_EmitInteger, MVT::i32, 0, 
/*66556*/             OPC_EmitInteger, MVT::i32, 0, 
/*66559*/             OPC_EmitInteger, MVT::i32, 0, 
/*66562*/             OPC_EmitInteger, MVT::i32, 0, 
/*66565*/             OPC_EmitInteger, MVT::i32, 0, 
/*66568*/             OPC_EmitInteger, MVT::i32, 0, 
/*66571*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66583*/             OPC_EmitInteger, MVT::i32, 0, 
/*66586*/             OPC_EmitInteger, MVT::i32, 0, 
/*66589*/             OPC_EmitInteger, MVT::i32, 0, 
/*66592*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66604*/             OPC_EmitInteger, MVT::i32, 1, 
/*66607*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*66610*/             OPC_EmitInteger, MVT::i32, 0, 
/*66613*/             OPC_EmitInteger, MVT::i32, 0, 
/*66616*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHR_r600), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (LSHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*66642*/           /*Scope*/ 100, /*->66743*/
/*66643*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66645*/             OPC_EmitInteger, MVT::i32, 0, 
/*66648*/             OPC_EmitInteger, MVT::i32, 0, 
/*66651*/             OPC_EmitInteger, MVT::i32, 1, 
/*66654*/             OPC_EmitInteger, MVT::i32, 0, 
/*66657*/             OPC_EmitInteger, MVT::i32, 0, 
/*66660*/             OPC_EmitInteger, MVT::i32, 0, 
/*66663*/             OPC_EmitInteger, MVT::i32, 0, 
/*66666*/             OPC_EmitInteger, MVT::i32, 0, 
/*66669*/             OPC_EmitInteger, MVT::i32, 0, 
/*66672*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66684*/             OPC_EmitInteger, MVT::i32, 0, 
/*66687*/             OPC_EmitInteger, MVT::i32, 0, 
/*66690*/             OPC_EmitInteger, MVT::i32, 0, 
/*66693*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66705*/             OPC_EmitInteger, MVT::i32, 1, 
/*66708*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*66711*/             OPC_EmitInteger, MVT::i32, 0, 
/*66714*/             OPC_EmitInteger, MVT::i32, 0, 
/*66717*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHR_eg), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (LSHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*66743*/           0, /*End of Scope*/
/*66744*/         /*SwitchType*/ 11, MVT::i64,// ->66757
/*66746*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66748*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHR_B64), 0,
                        MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (srl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHR_B64:i64:i1 i64:i64:$src0, i32:i32:$src1)
/*66757*/         0, // EndSwitchType
/*66758*/       /*Scope*/ 14, /*->66773*/
/*66759*/         OPC_CheckChild1Type, MVT::i16,
/*66761*/         OPC_CheckType, MVT::i16,
/*66763*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*66765*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LSHRREV_B16_e64), 0,
                      MVT::i16, 2/*#Ops*/, 1, 0, 
                  // Src: (srl:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_LSHRREV_B16_e64:i16 ?:i16:$src1, ?:i16:$src0)
/*66773*/       /*Scope*/ 37, /*->66811*/
/*66774*/         OPC_CheckChild1Type, MVT::v2i16,
/*66776*/         OPC_CheckType, MVT::v2i16,
/*66778*/         OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*66781*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*66784*/         OPC_EmitInteger, MVT::i32, 0, 
/*66787*/         OPC_EmitInteger, MVT::i32, 0, 
/*66790*/         OPC_EmitInteger, MVT::i32, 0, 
/*66793*/         OPC_EmitInteger, MVT::i32, 0, 
/*66796*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_LSHRREV_B16), 0,
                      MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (srl:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_LSHRREV_B16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*66811*/       0, /*End of Scope*/
/*66812*/     0, /*End of Scope*/
/*66813*/   /*SwitchOpcode*/ 67|128,3/*451*/, TARGET_VAL(ISD::SRA),// ->67268
/*66817*/     OPC_Scope, 22|128,1/*150*/, /*->66970*/ // 2 children in Scope
/*66820*/       OPC_MoveChild0,
/*66821*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*66824*/       OPC_RecordChild0, // #0 = $src
/*66825*/       OPC_MoveChild1,
/*66826*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*66829*/       OPC_CheckChild0Integer, 32, 
/*66831*/       OPC_RecordChild1, // #1 = $width
/*66832*/       OPC_CheckType, MVT::i32,
/*66834*/       OPC_MoveParent,
/*66835*/       OPC_CheckPredicate, 30, // Predicate_shl_oneuse
/*66837*/       OPC_MoveParent,
/*66838*/       OPC_MoveChild1,
/*66839*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*66842*/       OPC_CheckChild0Integer, 32, 
/*66844*/       OPC_CheckChild1Same, 1,
/*66846*/       OPC_CheckType, MVT::i32,
/*66848*/       OPC_MoveParent,
/*66849*/       OPC_CheckType, MVT::i32,
/*66851*/       OPC_Scope, 101, /*->66954*/ // 2 children in Scope
/*66853*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66855*/         OPC_EmitInteger, MVT::i32, 0, 
/*66858*/         OPC_EmitInteger, MVT::i32, 0, 
/*66861*/         OPC_EmitInteger, MVT::i32, 0, 
/*66864*/         OPC_EmitInteger, MVT::i32, 0, 
/*66867*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66879*/         OPC_EmitInteger, MVT::i32, 0, 
/*66882*/         OPC_EmitInteger, MVT::i32, 0, 
/*66885*/         OPC_EmitInteger, MVT::i32, 0, 
/*66888*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66900*/         OPC_EmitInteger, MVT::i32, 0, 
/*66903*/         OPC_EmitInteger, MVT::i32, 0, 
/*66906*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66918*/         OPC_EmitInteger, MVT::i32, 1, 
/*66921*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*66924*/         OPC_EmitInteger, MVT::i32, 0, 
/*66927*/         OPC_EmitInteger, MVT::i32, 0, 
/*66930*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                      MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (sra:i32 (shl:i32 i32:i32:$src, (sub:i32 32:i32, i32:i32:$width))<<P:Predicate_shl_oneuse>>, (sub:i32 32:i32, i32:i32:$width)) - Complexity = 23
                  // Dst: (BFE_INT_eg:i32 ?:i32:$src, 0:i32, ?:i32:$width)
/*66954*/       /*Scope*/ 14, /*->66969*/
/*66955*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66957*/         OPC_EmitInteger, MVT::i32, 0, 
/*66960*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_I32), 0,
                      MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                  // Src: (sra:i32 (shl:i32 i32:i32:$src, (sub:i32 32:i32, i32:i32:$width))<<P:Predicate_shl_oneuse>>, (sub:i32 32:i32, i32:i32:$width)) - Complexity = 23
                  // Dst: (V_BFE_I32:i32 ?:i32:$src, 0:i32, ?:i32:$width)
/*66969*/       0, /*End of Scope*/
/*66970*/     /*Scope*/ 39|128,2/*295*/, /*->67267*/
/*66972*/       OPC_RecordChild0, // #0 = $src0
/*66973*/       OPC_RecordChild1, // #1 = $src1
/*66974*/       OPC_Scope, 108|128,1/*236*/, /*->67213*/ // 3 children in Scope
/*66977*/         OPC_CheckChild1Type, MVT::i32,
/*66979*/         OPC_SwitchType /*2 cases */, 88|128,1/*216*/, MVT::i32,// ->67199
/*66983*/           OPC_Scope, 11, /*->66996*/ // 3 children in Scope
/*66985*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66987*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                          MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                      // Src: (sra:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                      // Dst: (S_ASHR_I32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*66996*/           /*Scope*/ 100, /*->67097*/
/*66997*/             OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*66999*/             OPC_EmitInteger, MVT::i32, 0, 
/*67002*/             OPC_EmitInteger, MVT::i32, 0, 
/*67005*/             OPC_EmitInteger, MVT::i32, 1, 
/*67008*/             OPC_EmitInteger, MVT::i32, 0, 
/*67011*/             OPC_EmitInteger, MVT::i32, 0, 
/*67014*/             OPC_EmitInteger, MVT::i32, 0, 
/*67017*/             OPC_EmitInteger, MVT::i32, 0, 
/*67020*/             OPC_EmitInteger, MVT::i32, 0, 
/*67023*/             OPC_EmitInteger, MVT::i32, 0, 
/*67026*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67038*/             OPC_EmitInteger, MVT::i32, 0, 
/*67041*/             OPC_EmitInteger, MVT::i32, 0, 
/*67044*/             OPC_EmitInteger, MVT::i32, 0, 
/*67047*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67059*/             OPC_EmitInteger, MVT::i32, 1, 
/*67062*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*67065*/             OPC_EmitInteger, MVT::i32, 0, 
/*67068*/             OPC_EmitInteger, MVT::i32, 0, 
/*67071*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ASHR_r600), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (ASHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*67097*/           /*Scope*/ 100, /*->67198*/
/*67098*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*67100*/             OPC_EmitInteger, MVT::i32, 0, 
/*67103*/             OPC_EmitInteger, MVT::i32, 0, 
/*67106*/             OPC_EmitInteger, MVT::i32, 1, 
/*67109*/             OPC_EmitInteger, MVT::i32, 0, 
/*67112*/             OPC_EmitInteger, MVT::i32, 0, 
/*67115*/             OPC_EmitInteger, MVT::i32, 0, 
/*67118*/             OPC_EmitInteger, MVT::i32, 0, 
/*67121*/             OPC_EmitInteger, MVT::i32, 0, 
/*67124*/             OPC_EmitInteger, MVT::i32, 0, 
/*67127*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67139*/             OPC_EmitInteger, MVT::i32, 0, 
/*67142*/             OPC_EmitInteger, MVT::i32, 0, 
/*67145*/             OPC_EmitInteger, MVT::i32, 0, 
/*67148*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67160*/             OPC_EmitInteger, MVT::i32, 1, 
/*67163*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*67166*/             OPC_EmitInteger, MVT::i32, 0, 
/*67169*/             OPC_EmitInteger, MVT::i32, 0, 
/*67172*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ASHR_eg), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (ASHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*67198*/           0, /*End of Scope*/
/*67199*/         /*SwitchType*/ 11, MVT::i64,// ->67212
/*67201*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67203*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ASHR_I64), 0,
                        MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (sra:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_ASHR_I64:i64:i1 i64:i64:$src0, i32:i32:$src1)
/*67212*/         0, // EndSwitchType
/*67213*/       /*Scope*/ 14, /*->67228*/
/*67214*/         OPC_CheckChild1Type, MVT::i16,
/*67216*/         OPC_CheckType, MVT::i16,
/*67218*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*67220*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ASHRREV_I16_e64), 0,
                      MVT::i16, 2/*#Ops*/, 1, 0, 
                  // Src: (sra:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_ASHRREV_I16_e64:i16 ?:i16:$src1, ?:i16:$src0)
/*67228*/       /*Scope*/ 37, /*->67266*/
/*67229*/         OPC_CheckChild1Type, MVT::v2i16,
/*67231*/         OPC_CheckType, MVT::v2i16,
/*67233*/         OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*67236*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*67239*/         OPC_EmitInteger, MVT::i32, 0, 
/*67242*/         OPC_EmitInteger, MVT::i32, 0, 
/*67245*/         OPC_EmitInteger, MVT::i32, 0, 
/*67248*/         OPC_EmitInteger, MVT::i32, 0, 
/*67251*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_ASHRREV_I16), 0,
                      MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (sra:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_ASHRREV_I16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*67266*/       0, /*End of Scope*/
/*67267*/     0, /*End of Scope*/
/*67268*/   /*SwitchOpcode*/ 100|128,2/*356*/, TARGET_VAL(ISD::ATOMIC_SWAP),// ->67628
/*67272*/     OPC_RecordMemRef,
/*67273*/     OPC_RecordNode, // #0 = 'atomic_swap' chained node
/*67274*/     OPC_Scope, 0|128,1/*128*/, /*->67405*/ // 3 children in Scope
/*67277*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*67278*/       OPC_RecordChild2, // #2 = $vdata_in
/*67279*/       OPC_Scope, 82, /*->67363*/ // 2 children in Scope
/*67281*/         OPC_CheckPredicate, 31, // Predicate_atomic_swap_global
/*67283*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->67323
/*67286*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67288*/           OPC_Scope, 16, /*->67306*/ // 2 children in Scope
/*67290*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*67293*/             OPC_EmitMergeInputChains1_0,
/*67294*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_swap:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SWAP_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67306*/           /*Scope*/ 15, /*->67322*/
/*67307*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*67310*/             OPC_EmitMergeInputChains1_0,
/*67311*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_swap:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SWAP_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67322*/           0, /*End of Scope*/
/*67323*/         /*SwitchType*/ 37, MVT::i64,// ->67362
/*67325*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67327*/           OPC_Scope, 16, /*->67345*/ // 2 children in Scope
/*67329*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*67332*/             OPC_EmitMergeInputChains1_0,
/*67333*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_swap:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SWAP_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67345*/           /*Scope*/ 15, /*->67361*/
/*67346*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*67349*/             OPC_EmitMergeInputChains1_0,
/*67350*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_swap:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SWAP_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67361*/           0, /*End of Scope*/
/*67362*/         0, // EndSwitchType
/*67363*/       /*Scope*/ 40, /*->67404*/
/*67364*/         OPC_CheckPredicate, 32, // Predicate_atomic_swap_flat
/*67366*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->67385
/*67369*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*67371*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*67374*/           OPC_EmitMergeInputChains1_0,
/*67375*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_swap:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_swap_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SWAP_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*67385*/         /*SwitchType*/ 16, MVT::i64,// ->67403
/*67387*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*67389*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*67392*/           OPC_EmitMergeInputChains1_0,
/*67393*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_swap:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_swap_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SWAP_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*67403*/         0, // EndSwitchType
/*67404*/       0, /*End of Scope*/
/*67405*/     /*Scope*/ 55, /*->67461*/
/*67406*/       OPC_CaptureGlueInput,
/*67407*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*67408*/       OPC_RecordChild2, // #2 = $value
/*67409*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_swap_local
/*67411*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->67436
/*67414*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67416*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*67419*/         OPC_EmitMergeInputChains1_0,
/*67420*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67423*/         OPC_EmitInteger, MVT::i1, 0, 
/*67426*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_swap_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_swap_local>> - Complexity = 13
                  // Dst: (DS_WRXCHG_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*67436*/       /*SwitchType*/ 22, MVT::i64,// ->67460
/*67438*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67440*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*67443*/         OPC_EmitMergeInputChains1_0,
/*67444*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67447*/         OPC_EmitInteger, MVT::i1, 0, 
/*67450*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_swap_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_swap_local>> - Complexity = 13
                  // Dst: (DS_WRXCHG_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*67460*/       0, // EndSwitchType
/*67461*/     /*Scope*/ 36|128,1/*164*/, /*->67627*/
/*67463*/       OPC_RecordChild1, // #1 = $addr
/*67464*/       OPC_Scope, 49, /*->67515*/ // 2 children in Scope
/*67466*/         OPC_CheckChild1Type, MVT::i64,
/*67468*/         OPC_RecordChild2, // #2 = $data
/*67469*/         OPC_CheckPredicate, 31, // Predicate_atomic_swap_global
/*67471*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->67493
/*67474*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*67476*/           OPC_EmitMergeInputChains1_0,
/*67477*/           OPC_EmitInteger, MVT::i1, 0, 
/*67480*/           OPC_EmitInteger, MVT::i1, 0, 
/*67483*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_swap:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_swap_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SWAP_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*67493*/         /*SwitchType*/ 19, MVT::i64,// ->67514
/*67495*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*67497*/           OPC_EmitMergeInputChains1_0,
/*67498*/           OPC_EmitInteger, MVT::i1, 0, 
/*67501*/           OPC_EmitInteger, MVT::i1, 0, 
/*67504*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_swap:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_swap_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SWAP_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*67514*/         0, // EndSwitchType
/*67515*/       /*Scope*/ 110, /*->67626*/
/*67516*/         OPC_CheckChild1Type, MVT::i32,
/*67518*/         OPC_RecordChild2, // #2 = $data
/*67519*/         OPC_CheckType, MVT::i32,
/*67521*/         OPC_Scope, 42, /*->67565*/ // 2 children in Scope
/*67523*/           OPC_CheckPredicate, 33, // Predicate_atomic_swap_global_noret
/*67525*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*67527*/           OPC_EmitMergeInputChains1_0,
/*67528*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*67534*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*67537*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*67546*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_XCHG_INT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*67554*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*67557*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_swap:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_swap_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_XCHG_INT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*67565*/         /*Scope*/ 59, /*->67625*/
/*67566*/           OPC_CheckPredicate, 18, // Predicate_atomic_swap_local
/*67568*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*67570*/           OPC_EmitMergeInputChains1_0,
/*67571*/           OPC_EmitInteger, MVT::i32, 0, 
/*67574*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67586*/           OPC_EmitInteger, MVT::i32, 0, 
/*67589*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67601*/           OPC_EmitInteger, MVT::i32, 1, 
/*67604*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*67607*/           OPC_EmitInteger, MVT::i32, 0, 
/*67610*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_WRXCHG_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_swap:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_swap_local>> - Complexity = 4
                    // Dst: (LDS_WRXCHG_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*67625*/         0, /*End of Scope*/
/*67626*/       0, /*End of Scope*/
/*67627*/     0, /*End of Scope*/
/*67628*/   /*SwitchOpcode*/ 113|128,3/*497*/, TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->68129
/*67632*/     OPC_RecordMemRef,
/*67633*/     OPC_RecordNode, // #0 = 'atomic_load_add' chained node
/*67634*/     OPC_Scope, 0|128,1/*128*/, /*->67765*/ // 3 children in Scope
/*67637*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*67638*/       OPC_RecordChild2, // #2 = $vdata_in
/*67639*/       OPC_Scope, 82, /*->67723*/ // 2 children in Scope
/*67641*/         OPC_CheckPredicate, 31, // Predicate_atomic_add_global
/*67643*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->67683
/*67646*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67648*/           OPC_Scope, 16, /*->67666*/ // 2 children in Scope
/*67650*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*67653*/             OPC_EmitMergeInputChains1_0,
/*67654*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_add:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_ADD_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67666*/           /*Scope*/ 15, /*->67682*/
/*67667*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*67670*/             OPC_EmitMergeInputChains1_0,
/*67671*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_add:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_ADD_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67682*/           0, /*End of Scope*/
/*67683*/         /*SwitchType*/ 37, MVT::i64,// ->67722
/*67685*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67687*/           OPC_Scope, 16, /*->67705*/ // 2 children in Scope
/*67689*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*67692*/             OPC_EmitMergeInputChains1_0,
/*67693*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_add:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_ADD_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67705*/           /*Scope*/ 15, /*->67721*/
/*67706*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*67709*/             OPC_EmitMergeInputChains1_0,
/*67710*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_add:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_ADD_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67721*/           0, /*End of Scope*/
/*67722*/         0, // EndSwitchType
/*67723*/       /*Scope*/ 40, /*->67764*/
/*67724*/         OPC_CheckPredicate, 32, // Predicate_atomic_add_flat
/*67726*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->67745
/*67729*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*67731*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*67734*/           OPC_EmitMergeInputChains1_0,
/*67735*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_add:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_add_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_ADD_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*67745*/         /*SwitchType*/ 16, MVT::i64,// ->67763
/*67747*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*67749*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*67752*/           OPC_EmitMergeInputChains1_0,
/*67753*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_add:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_add_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_ADD_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*67763*/         0, // EndSwitchType
/*67764*/       0, /*End of Scope*/
/*67765*/     /*Scope*/ 55, /*->67821*/
/*67766*/       OPC_CaptureGlueInput,
/*67767*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*67768*/       OPC_RecordChild2, // #2 = $value
/*67769*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_add_local
/*67771*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->67796
/*67774*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67776*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*67779*/         OPC_EmitMergeInputChains1_0,
/*67780*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67783*/         OPC_EmitInteger, MVT::i1, 0, 
/*67786*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_ADD_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_add_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 13
                  // Dst: (DS_ADD_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*67796*/       /*SwitchType*/ 22, MVT::i64,// ->67820
/*67798*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67800*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*67803*/         OPC_EmitMergeInputChains1_0,
/*67804*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67807*/         OPC_EmitInteger, MVT::i1, 0, 
/*67810*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_ADD_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_add_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 13
                  // Dst: (DS_ADD_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*67820*/       0, // EndSwitchType
/*67821*/     /*Scope*/ 49|128,2/*305*/, /*->68128*/
/*67823*/       OPC_RecordChild1, // #1 = $ptr
/*67824*/       OPC_Scope, 122|128,1/*250*/, /*->68077*/ // 2 children in Scope
/*67827*/         OPC_CheckChild1Type, MVT::i32,
/*67829*/         OPC_CheckType, MVT::i32,
/*67831*/         OPC_Scope, 63, /*->67896*/ // 3 children in Scope
/*67833*/           OPC_CheckChild2Integer, 1, 
/*67835*/           OPC_CheckPredicate, 33, // Predicate_atomic_add_global_noret
/*67837*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*67839*/           OPC_EmitMergeInputChains1_0,
/*67840*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #2
/*67846*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67858*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*67865*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*67868*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 2, 4, 5,  // Results = #6
/*67877*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_INC_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 6, 1,  // Results = #7
/*67885*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*67888*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 7, 8, 
                    // Src: (atomic_load_add:i32 i32:i32:$ptr, 1:i32)<<P:Predicate_atomic_add_global_noret>> - Complexity = 9
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_INC_UINT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (MOV_IMM_I32:i32 -1:i32), sub0:i32), ?:i32:$ptr), sub1:i32)
/*67896*/         /*Scope*/ 72, /*->67969*/
/*67897*/           OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67908*/           OPC_CheckPredicate, 33, // Predicate_atomic_add_global_noret
/*67910*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*67912*/           OPC_EmitMergeInputChains1_0,
/*67913*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #2
/*67919*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67931*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*67938*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*67941*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 2, 4, 5,  // Results = #6
/*67950*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_DEC_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 6, 1,  // Results = #7
/*67958*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*67961*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 7, 8, 
                    // Src: (atomic_load_add:i32 i32:i32:$ptr, -1:i32)<<P:Predicate_atomic_add_global_noret>> - Complexity = 9
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_DEC_UINT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (MOV_IMM_I32:i32 -1:i32), sub0:i32), ?:i32:$ptr), sub1:i32)
/*67969*/         /*Scope*/ 106, /*->68076*/
/*67970*/           OPC_RecordChild2, // #2 = $data
/*67971*/           OPC_Scope, 42, /*->68015*/ // 2 children in Scope
/*67973*/             OPC_CheckPredicate, 33, // Predicate_atomic_add_global_noret
/*67975*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*67977*/             OPC_EmitMergeInputChains1_0,
/*67978*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*67984*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*67987*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*67996*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_ADD_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*68004*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*68007*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                          MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (atomic_load_add:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_add_global_noret>> - Complexity = 4
                      // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_ADD_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*68015*/           /*Scope*/ 59, /*->68075*/
/*68016*/             OPC_CheckPredicate, 18, // Predicate_atomic_load_add_local
/*68018*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*68020*/             OPC_EmitMergeInputChains1_0,
/*68021*/             OPC_EmitInteger, MVT::i32, 0, 
/*68024*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68036*/             OPC_EmitInteger, MVT::i32, 0, 
/*68039*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68051*/             OPC_EmitInteger, MVT::i32, 1, 
/*68054*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*68057*/             OPC_EmitInteger, MVT::i32, 0, 
/*68060*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_ADD_RET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                      // Src: (atomic_load_add:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_add_local>> - Complexity = 4
                      // Dst: (LDS_ADD_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*68075*/           0, /*End of Scope*/
/*68076*/         0, /*End of Scope*/
/*68077*/       /*Scope*/ 49, /*->68127*/
/*68078*/         OPC_CheckChild1Type, MVT::i64,
/*68080*/         OPC_RecordChild2, // #2 = $data
/*68081*/         OPC_CheckPredicate, 31, // Predicate_atomic_add_global
/*68083*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->68105
/*68086*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*68088*/           OPC_EmitMergeInputChains1_0,
/*68089*/           OPC_EmitInteger, MVT::i1, 0, 
/*68092*/           OPC_EmitInteger, MVT::i1, 0, 
/*68095*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_add:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_add_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_ADD_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*68105*/         /*SwitchType*/ 19, MVT::i64,// ->68126
/*68107*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*68109*/           OPC_EmitMergeInputChains1_0,
/*68110*/           OPC_EmitInteger, MVT::i1, 0, 
/*68113*/           OPC_EmitInteger, MVT::i1, 0, 
/*68116*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_add:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_add_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_ADD_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*68126*/         0, // EndSwitchType
/*68127*/       0, /*End of Scope*/
/*68128*/     0, /*End of Scope*/
/*68129*/   /*SwitchOpcode*/ 113|128,3/*497*/, TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->68630
/*68133*/     OPC_RecordMemRef,
/*68134*/     OPC_RecordNode, // #0 = 'atomic_load_sub' chained node
/*68135*/     OPC_Scope, 0|128,1/*128*/, /*->68266*/ // 3 children in Scope
/*68138*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*68139*/       OPC_RecordChild2, // #2 = $vdata_in
/*68140*/       OPC_Scope, 82, /*->68224*/ // 2 children in Scope
/*68142*/         OPC_CheckPredicate, 31, // Predicate_atomic_sub_global
/*68144*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->68184
/*68147*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68149*/           OPC_Scope, 16, /*->68167*/ // 2 children in Scope
/*68151*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*68154*/             OPC_EmitMergeInputChains1_0,
/*68155*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_sub:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SUB_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68167*/           /*Scope*/ 15, /*->68183*/
/*68168*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*68171*/             OPC_EmitMergeInputChains1_0,
/*68172*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_sub:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SUB_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68183*/           0, /*End of Scope*/
/*68184*/         /*SwitchType*/ 37, MVT::i64,// ->68223
/*68186*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68188*/           OPC_Scope, 16, /*->68206*/ // 2 children in Scope
/*68190*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*68193*/             OPC_EmitMergeInputChains1_0,
/*68194*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_sub:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SUB_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68206*/           /*Scope*/ 15, /*->68222*/
/*68207*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*68210*/             OPC_EmitMergeInputChains1_0,
/*68211*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_sub:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SUB_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68222*/           0, /*End of Scope*/
/*68223*/         0, // EndSwitchType
/*68224*/       /*Scope*/ 40, /*->68265*/
/*68225*/         OPC_CheckPredicate, 32, // Predicate_atomic_sub_flat
/*68227*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->68246
/*68230*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*68232*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*68235*/           OPC_EmitMergeInputChains1_0,
/*68236*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_sub:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_sub_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SUB_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*68246*/         /*SwitchType*/ 16, MVT::i64,// ->68264
/*68248*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*68250*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*68253*/           OPC_EmitMergeInputChains1_0,
/*68254*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_sub:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_sub_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SUB_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*68264*/         0, // EndSwitchType
/*68265*/       0, /*End of Scope*/
/*68266*/     /*Scope*/ 55, /*->68322*/
/*68267*/       OPC_CaptureGlueInput,
/*68268*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*68269*/       OPC_RecordChild2, // #2 = $value
/*68270*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_sub_local
/*68272*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->68297
/*68275*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68277*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*68280*/         OPC_EmitMergeInputChains1_0,
/*68281*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68284*/         OPC_EmitInteger, MVT::i1, 0, 
/*68287*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_SUB_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_sub_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 13
                  // Dst: (DS_SUB_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*68297*/       /*SwitchType*/ 22, MVT::i64,// ->68321
/*68299*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68301*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*68304*/         OPC_EmitMergeInputChains1_0,
/*68305*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68308*/         OPC_EmitInteger, MVT::i1, 0, 
/*68311*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_SUB_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_sub_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 13
                  // Dst: (DS_SUB_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*68321*/       0, // EndSwitchType
/*68322*/     /*Scope*/ 49|128,2/*305*/, /*->68629*/
/*68324*/       OPC_RecordChild1, // #1 = $ptr
/*68325*/       OPC_Scope, 122|128,1/*250*/, /*->68578*/ // 2 children in Scope
/*68328*/         OPC_CheckChild1Type, MVT::i32,
/*68330*/         OPC_CheckType, MVT::i32,
/*68332*/         OPC_Scope, 72, /*->68406*/ // 3 children in Scope
/*68334*/           OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68345*/           OPC_CheckPredicate, 33, // Predicate_atomic_sub_global_noret
/*68347*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*68349*/           OPC_EmitMergeInputChains1_0,
/*68350*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #2
/*68356*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68368*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*68375*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*68378*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 2, 4, 5,  // Results = #6
/*68387*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_INC_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 6, 1,  // Results = #7
/*68395*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*68398*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 7, 8, 
                    // Src: (atomic_load_sub:i32 i32:i32:$ptr, -1:i32)<<P:Predicate_atomic_sub_global_noret>> - Complexity = 9
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_INC_UINT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (MOV_IMM_I32:i32 -1:i32), sub0:i32), ?:i32:$ptr), sub1:i32)
/*68406*/         /*Scope*/ 63, /*->68470*/
/*68407*/           OPC_CheckChild2Integer, 1, 
/*68409*/           OPC_CheckPredicate, 33, // Predicate_atomic_sub_global_noret
/*68411*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*68413*/           OPC_EmitMergeInputChains1_0,
/*68414*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #2
/*68420*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68432*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*68439*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*68442*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 2, 4, 5,  // Results = #6
/*68451*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_DEC_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 6, 1,  // Results = #7
/*68459*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*68462*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 7, 8, 
                    // Src: (atomic_load_sub:i32 i32:i32:$ptr, 1:i32)<<P:Predicate_atomic_sub_global_noret>> - Complexity = 9
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_DEC_UINT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (MOV_IMM_I32:i32 -1:i32), sub0:i32), ?:i32:$ptr), sub1:i32)
/*68470*/         /*Scope*/ 106, /*->68577*/
/*68471*/           OPC_RecordChild2, // #2 = $data
/*68472*/           OPC_Scope, 42, /*->68516*/ // 2 children in Scope
/*68474*/             OPC_CheckPredicate, 33, // Predicate_atomic_sub_global_noret
/*68476*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*68478*/             OPC_EmitMergeInputChains1_0,
/*68479*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*68485*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*68488*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*68497*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_SUB_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*68505*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*68508*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                          MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (atomic_load_sub:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_sub_global_noret>> - Complexity = 4
                      // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_SUB_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*68516*/           /*Scope*/ 59, /*->68576*/
/*68517*/             OPC_CheckPredicate, 18, // Predicate_atomic_load_sub_local
/*68519*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*68521*/             OPC_EmitMergeInputChains1_0,
/*68522*/             OPC_EmitInteger, MVT::i32, 0, 
/*68525*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68537*/             OPC_EmitInteger, MVT::i32, 0, 
/*68540*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68552*/             OPC_EmitInteger, MVT::i32, 1, 
/*68555*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*68558*/             OPC_EmitInteger, MVT::i32, 0, 
/*68561*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_SUB_RET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                      // Src: (atomic_load_sub:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_sub_local>> - Complexity = 4
                      // Dst: (LDS_SUB_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*68576*/           0, /*End of Scope*/
/*68577*/         0, /*End of Scope*/
/*68578*/       /*Scope*/ 49, /*->68628*/
/*68579*/         OPC_CheckChild1Type, MVT::i64,
/*68581*/         OPC_RecordChild2, // #2 = $data
/*68582*/         OPC_CheckPredicate, 31, // Predicate_atomic_sub_global
/*68584*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->68606
/*68587*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*68589*/           OPC_EmitMergeInputChains1_0,
/*68590*/           OPC_EmitInteger, MVT::i1, 0, 
/*68593*/           OPC_EmitInteger, MVT::i1, 0, 
/*68596*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_sub:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_sub_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SUB_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*68606*/         /*SwitchType*/ 19, MVT::i64,// ->68627
/*68608*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*68610*/           OPC_EmitMergeInputChains1_0,
/*68611*/           OPC_EmitInteger, MVT::i1, 0, 
/*68614*/           OPC_EmitInteger, MVT::i1, 0, 
/*68617*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_sub:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_sub_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SUB_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*68627*/         0, // EndSwitchType
/*68628*/       0, /*End of Scope*/
/*68629*/     0, /*End of Scope*/
/*68630*/   /*SwitchOpcode*/ 100|128,2/*356*/, TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->68990
/*68634*/     OPC_RecordMemRef,
/*68635*/     OPC_RecordNode, // #0 = 'atomic_load_min' chained node
/*68636*/     OPC_Scope, 0|128,1/*128*/, /*->68767*/ // 3 children in Scope
/*68639*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*68640*/       OPC_RecordChild2, // #2 = $vdata_in
/*68641*/       OPC_Scope, 82, /*->68725*/ // 2 children in Scope
/*68643*/         OPC_CheckPredicate, 31, // Predicate_atomic_min_global
/*68645*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->68685
/*68648*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68650*/           OPC_Scope, 16, /*->68668*/ // 2 children in Scope
/*68652*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*68655*/             OPC_EmitMergeInputChains1_0,
/*68656*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_min:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68668*/           /*Scope*/ 15, /*->68684*/
/*68669*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*68672*/             OPC_EmitMergeInputChains1_0,
/*68673*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_min:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68684*/           0, /*End of Scope*/
/*68685*/         /*SwitchType*/ 37, MVT::i64,// ->68724
/*68687*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68689*/           OPC_Scope, 16, /*->68707*/ // 2 children in Scope
/*68691*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*68694*/             OPC_EmitMergeInputChains1_0,
/*68695*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_min:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SMIN_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68707*/           /*Scope*/ 15, /*->68723*/
/*68708*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*68711*/             OPC_EmitMergeInputChains1_0,
/*68712*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_min:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SMIN_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68723*/           0, /*End of Scope*/
/*68724*/         0, // EndSwitchType
/*68725*/       /*Scope*/ 40, /*->68766*/
/*68726*/         OPC_CheckPredicate, 32, // Predicate_atomic_min_flat
/*68728*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->68747
/*68731*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*68733*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*68736*/           OPC_EmitMergeInputChains1_0,
/*68737*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_min:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_min_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SMIN_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*68747*/         /*SwitchType*/ 16, MVT::i64,// ->68765
/*68749*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*68751*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*68754*/           OPC_EmitMergeInputChains1_0,
/*68755*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_min:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_min_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SMIN_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*68765*/         0, // EndSwitchType
/*68766*/       0, /*End of Scope*/
/*68767*/     /*Scope*/ 55, /*->68823*/
/*68768*/       OPC_CaptureGlueInput,
/*68769*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*68770*/       OPC_RecordChild2, // #2 = $value
/*68771*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_min_local
/*68773*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->68798
/*68776*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68778*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*68781*/         OPC_EmitMergeInputChains1_0,
/*68782*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68785*/         OPC_EmitInteger, MVT::i1, 0, 
/*68788*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_min_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_min_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_I32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*68798*/       /*SwitchType*/ 22, MVT::i64,// ->68822
/*68800*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68802*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*68805*/         OPC_EmitMergeInputChains1_0,
/*68806*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68809*/         OPC_EmitInteger, MVT::i1, 0, 
/*68812*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_I64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_min_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_min_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_I64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*68822*/       0, // EndSwitchType
/*68823*/     /*Scope*/ 36|128,1/*164*/, /*->68989*/
/*68825*/       OPC_RecordChild1, // #1 = $addr
/*68826*/       OPC_Scope, 49, /*->68877*/ // 2 children in Scope
/*68828*/         OPC_CheckChild1Type, MVT::i64,
/*68830*/         OPC_RecordChild2, // #2 = $data
/*68831*/         OPC_CheckPredicate, 31, // Predicate_atomic_min_global
/*68833*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->68855
/*68836*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*68838*/           OPC_EmitMergeInputChains1_0,
/*68839*/           OPC_EmitInteger, MVT::i1, 0, 
/*68842*/           OPC_EmitInteger, MVT::i1, 0, 
/*68845*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_min:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_min_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SMIN_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*68855*/         /*SwitchType*/ 19, MVT::i64,// ->68876
/*68857*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*68859*/           OPC_EmitMergeInputChains1_0,
/*68860*/           OPC_EmitInteger, MVT::i1, 0, 
/*68863*/           OPC_EmitInteger, MVT::i1, 0, 
/*68866*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_min:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_min_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SMIN_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*68876*/         0, // EndSwitchType
/*68877*/       /*Scope*/ 110, /*->68988*/
/*68878*/         OPC_CheckChild1Type, MVT::i32,
/*68880*/         OPC_RecordChild2, // #2 = $data
/*68881*/         OPC_CheckType, MVT::i32,
/*68883*/         OPC_Scope, 42, /*->68927*/ // 2 children in Scope
/*68885*/           OPC_CheckPredicate, 33, // Predicate_atomic_min_global_noret
/*68887*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*68889*/           OPC_EmitMergeInputChains1_0,
/*68890*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*68896*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*68899*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*68908*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_MIN_INT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*68916*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*68919*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_min:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_min_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_MIN_INT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*68927*/         /*Scope*/ 59, /*->68987*/
/*68928*/           OPC_CheckPredicate, 18, // Predicate_atomic_load_min_local
/*68930*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*68932*/           OPC_EmitMergeInputChains1_0,
/*68933*/           OPC_EmitInteger, MVT::i32, 0, 
/*68936*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68948*/           OPC_EmitInteger, MVT::i32, 0, 
/*68951*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68963*/           OPC_EmitInteger, MVT::i32, 1, 
/*68966*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*68969*/           OPC_EmitInteger, MVT::i32, 0, 
/*68972*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MIN_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_min:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_min_local>> - Complexity = 4
                    // Dst: (LDS_MIN_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*68987*/         0, /*End of Scope*/
/*68988*/       0, /*End of Scope*/
/*68989*/     0, /*End of Scope*/
/*68990*/   /*SwitchOpcode*/ 100|128,2/*356*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMIN),// ->69350
/*68994*/     OPC_RecordMemRef,
/*68995*/     OPC_RecordNode, // #0 = 'atomic_load_umin' chained node
/*68996*/     OPC_Scope, 0|128,1/*128*/, /*->69127*/ // 3 children in Scope
/*68999*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*69000*/       OPC_RecordChild2, // #2 = $vdata_in
/*69001*/       OPC_Scope, 82, /*->69085*/ // 2 children in Scope
/*69003*/         OPC_CheckPredicate, 31, // Predicate_atomic_umin_global
/*69005*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->69045
/*69008*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69010*/           OPC_Scope, 16, /*->69028*/ // 2 children in Scope
/*69012*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*69015*/             OPC_EmitMergeInputChains1_0,
/*69016*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_umin:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_UMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69028*/           /*Scope*/ 15, /*->69044*/
/*69029*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*69032*/             OPC_EmitMergeInputChains1_0,
/*69033*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_umin:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_UMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69044*/           0, /*End of Scope*/
/*69045*/         /*SwitchType*/ 37, MVT::i64,// ->69084
/*69047*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69049*/           OPC_Scope, 16, /*->69067*/ // 2 children in Scope
/*69051*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*69054*/             OPC_EmitMergeInputChains1_0,
/*69055*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_umin:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_UMIN_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69067*/           /*Scope*/ 15, /*->69083*/
/*69068*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*69071*/             OPC_EmitMergeInputChains1_0,
/*69072*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_umin:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_UMIN_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69083*/           0, /*End of Scope*/
/*69084*/         0, // EndSwitchType
/*69085*/       /*Scope*/ 40, /*->69126*/
/*69086*/         OPC_CheckPredicate, 32, // Predicate_atomic_umin_flat
/*69088*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->69107
/*69091*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69093*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*69096*/           OPC_EmitMergeInputChains1_0,
/*69097*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_umin:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_umin_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_UMIN_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*69107*/         /*SwitchType*/ 16, MVT::i64,// ->69125
/*69109*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69111*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*69114*/           OPC_EmitMergeInputChains1_0,
/*69115*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_umin:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_umin_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_UMIN_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*69125*/         0, // EndSwitchType
/*69126*/       0, /*End of Scope*/
/*69127*/     /*Scope*/ 55, /*->69183*/
/*69128*/       OPC_CaptureGlueInput,
/*69129*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*69130*/       OPC_RecordChild2, // #2 = $value
/*69131*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_umin_local
/*69133*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->69158
/*69136*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69138*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69141*/         OPC_EmitMergeInputChains1_0,
/*69142*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69145*/         OPC_EmitInteger, MVT::i1, 0, 
/*69148*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umin_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_umin_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69158*/       /*SwitchType*/ 22, MVT::i64,// ->69182
/*69160*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69162*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69165*/         OPC_EmitMergeInputChains1_0,
/*69166*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69169*/         OPC_EmitInteger, MVT::i1, 0, 
/*69172*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umin_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_umin_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69182*/       0, // EndSwitchType
/*69183*/     /*Scope*/ 36|128,1/*164*/, /*->69349*/
/*69185*/       OPC_RecordChild1, // #1 = $addr
/*69186*/       OPC_Scope, 49, /*->69237*/ // 2 children in Scope
/*69188*/         OPC_CheckChild1Type, MVT::i64,
/*69190*/         OPC_RecordChild2, // #2 = $data
/*69191*/         OPC_CheckPredicate, 31, // Predicate_atomic_umin_global
/*69193*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->69215
/*69196*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69198*/           OPC_EmitMergeInputChains1_0,
/*69199*/           OPC_EmitInteger, MVT::i1, 0, 
/*69202*/           OPC_EmitInteger, MVT::i1, 0, 
/*69205*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_umin:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_umin_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_UMIN_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*69215*/         /*SwitchType*/ 19, MVT::i64,// ->69236
/*69217*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69219*/           OPC_EmitMergeInputChains1_0,
/*69220*/           OPC_EmitInteger, MVT::i1, 0, 
/*69223*/           OPC_EmitInteger, MVT::i1, 0, 
/*69226*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_umin:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_umin_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_UMIN_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*69236*/         0, // EndSwitchType
/*69237*/       /*Scope*/ 110, /*->69348*/
/*69238*/         OPC_CheckChild1Type, MVT::i32,
/*69240*/         OPC_RecordChild2, // #2 = $data
/*69241*/         OPC_CheckType, MVT::i32,
/*69243*/         OPC_Scope, 42, /*->69287*/ // 2 children in Scope
/*69245*/           OPC_CheckPredicate, 33, // Predicate_atomic_umin_global_noret
/*69247*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*69249*/           OPC_EmitMergeInputChains1_0,
/*69250*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*69256*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*69259*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*69268*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_MIN_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*69276*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*69279*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_umin:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_umin_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_MIN_UINT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*69287*/         /*Scope*/ 59, /*->69347*/
/*69288*/           OPC_CheckPredicate, 18, // Predicate_atomic_load_umin_local
/*69290*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*69292*/           OPC_EmitMergeInputChains1_0,
/*69293*/           OPC_EmitInteger, MVT::i32, 0, 
/*69296*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*69308*/           OPC_EmitInteger, MVT::i32, 0, 
/*69311*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*69323*/           OPC_EmitInteger, MVT::i32, 1, 
/*69326*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*69329*/           OPC_EmitInteger, MVT::i32, 0, 
/*69332*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MIN_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umin_local>> - Complexity = 4
                    // Dst: (LDS_MIN_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*69347*/         0, /*End of Scope*/
/*69348*/       0, /*End of Scope*/
/*69349*/     0, /*End of Scope*/
/*69350*/   /*SwitchOpcode*/ 100|128,2/*356*/, TARGET_VAL(ISD::ATOMIC_LOAD_MAX),// ->69710
/*69354*/     OPC_RecordMemRef,
/*69355*/     OPC_RecordNode, // #0 = 'atomic_load_max' chained node
/*69356*/     OPC_Scope, 0|128,1/*128*/, /*->69487*/ // 3 children in Scope
/*69359*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*69360*/       OPC_RecordChild2, // #2 = $vdata_in
/*69361*/       OPC_Scope, 82, /*->69445*/ // 2 children in Scope
/*69363*/         OPC_CheckPredicate, 31, // Predicate_atomic_max_global
/*69365*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->69405
/*69368*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69370*/           OPC_Scope, 16, /*->69388*/ // 2 children in Scope
/*69372*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*69375*/             OPC_EmitMergeInputChains1_0,
/*69376*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_max:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69388*/           /*Scope*/ 15, /*->69404*/
/*69389*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*69392*/             OPC_EmitMergeInputChains1_0,
/*69393*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_max:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69404*/           0, /*End of Scope*/
/*69405*/         /*SwitchType*/ 37, MVT::i64,// ->69444
/*69407*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69409*/           OPC_Scope, 16, /*->69427*/ // 2 children in Scope
/*69411*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*69414*/             OPC_EmitMergeInputChains1_0,
/*69415*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_max:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SMAX_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69427*/           /*Scope*/ 15, /*->69443*/
/*69428*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*69431*/             OPC_EmitMergeInputChains1_0,
/*69432*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_max:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SMAX_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69443*/           0, /*End of Scope*/
/*69444*/         0, // EndSwitchType
/*69445*/       /*Scope*/ 40, /*->69486*/
/*69446*/         OPC_CheckPredicate, 32, // Predicate_atomic_max_flat
/*69448*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->69467
/*69451*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69453*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*69456*/           OPC_EmitMergeInputChains1_0,
/*69457*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_max:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_max_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SMAX_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*69467*/         /*SwitchType*/ 16, MVT::i64,// ->69485
/*69469*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69471*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*69474*/           OPC_EmitMergeInputChains1_0,
/*69475*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_max:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_max_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SMAX_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*69485*/         0, // EndSwitchType
/*69486*/       0, /*End of Scope*/
/*69487*/     /*Scope*/ 55, /*->69543*/
/*69488*/       OPC_CaptureGlueInput,
/*69489*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*69490*/       OPC_RecordChild2, // #2 = $value
/*69491*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_max_local
/*69493*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->69518
/*69496*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69498*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69501*/         OPC_EmitMergeInputChains1_0,
/*69502*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69505*/         OPC_EmitInteger, MVT::i1, 0, 
/*69508*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_max_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_max_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_I32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69518*/       /*SwitchType*/ 22, MVT::i64,// ->69542
/*69520*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69522*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69525*/         OPC_EmitMergeInputChains1_0,
/*69526*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69529*/         OPC_EmitInteger, MVT::i1, 0, 
/*69532*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_I64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_max_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_max_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_I64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69542*/       0, // EndSwitchType
/*69543*/     /*Scope*/ 36|128,1/*164*/, /*->69709*/
/*69545*/       OPC_RecordChild1, // #1 = $addr
/*69546*/       OPC_Scope, 49, /*->69597*/ // 2 children in Scope
/*69548*/         OPC_CheckChild1Type, MVT::i64,
/*69550*/         OPC_RecordChild2, // #2 = $data
/*69551*/         OPC_CheckPredicate, 31, // Predicate_atomic_max_global
/*69553*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->69575
/*69556*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69558*/           OPC_EmitMergeInputChains1_0,
/*69559*/           OPC_EmitInteger, MVT::i1, 0, 
/*69562*/           OPC_EmitInteger, MVT::i1, 0, 
/*69565*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_max:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_max_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SMAX_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*69575*/         /*SwitchType*/ 19, MVT::i64,// ->69596
/*69577*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69579*/           OPC_EmitMergeInputChains1_0,
/*69580*/           OPC_EmitInteger, MVT::i1, 0, 
/*69583*/           OPC_EmitInteger, MVT::i1, 0, 
/*69586*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_max:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_max_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SMAX_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*69596*/         0, // EndSwitchType
/*69597*/       /*Scope*/ 110, /*->69708*/
/*69598*/         OPC_CheckChild1Type, MVT::i32,
/*69600*/         OPC_RecordChild2, // #2 = $data
/*69601*/         OPC_CheckType, MVT::i32,
/*69603*/         OPC_Scope, 42, /*->69647*/ // 2 children in Scope
/*69605*/           OPC_CheckPredicate, 33, // Predicate_atomic_max_global_noret
/*69607*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*69609*/           OPC_EmitMergeInputChains1_0,
/*69610*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*69616*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*69619*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*69628*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_MAX_INT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*69636*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*69639*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_max:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_max_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_MAX_INT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*69647*/         /*Scope*/ 59, /*->69707*/
/*69648*/           OPC_CheckPredicate, 18, // Predicate_atomic_load_max_local
/*69650*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*69652*/           OPC_EmitMergeInputChains1_0,
/*69653*/           OPC_EmitInteger, MVT::i32, 0, 
/*69656*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*69668*/           OPC_EmitInteger, MVT::i32, 0, 
/*69671*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*69683*/           OPC_EmitInteger, MVT::i32, 1, 
/*69686*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*69689*/           OPC_EmitInteger, MVT::i32, 0, 
/*69692*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MAX_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_max:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_max_local>> - Complexity = 4
                    // Dst: (LDS_MAX_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*69707*/         0, /*End of Scope*/
/*69708*/       0, /*End of Scope*/
/*69709*/     0, /*End of Scope*/
/*69710*/   /*SwitchOpcode*/ 100|128,2/*356*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMAX),// ->70070
/*69714*/     OPC_RecordMemRef,
/*69715*/     OPC_RecordNode, // #0 = 'atomic_load_umax' chained node
/*69716*/     OPC_Scope, 0|128,1/*128*/, /*->69847*/ // 3 children in Scope
/*69719*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*69720*/       OPC_RecordChild2, // #2 = $vdata_in
/*69721*/       OPC_Scope, 82, /*->69805*/ // 2 children in Scope
/*69723*/         OPC_CheckPredicate, 31, // Predicate_atomic_umax_global
/*69725*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->69765
/*69728*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69730*/           OPC_Scope, 16, /*->69748*/ // 2 children in Scope
/*69732*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*69735*/             OPC_EmitMergeInputChains1_0,
/*69736*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_umax:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_UMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69748*/           /*Scope*/ 15, /*->69764*/
/*69749*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*69752*/             OPC_EmitMergeInputChains1_0,
/*69753*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_umax:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_UMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69764*/           0, /*End of Scope*/
/*69765*/         /*SwitchType*/ 37, MVT::i64,// ->69804
/*69767*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69769*/           OPC_Scope, 16, /*->69787*/ // 2 children in Scope
/*69771*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*69774*/             OPC_EmitMergeInputChains1_0,
/*69775*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_umax:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_UMAX_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69787*/           /*Scope*/ 15, /*->69803*/
/*69788*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*69791*/             OPC_EmitMergeInputChains1_0,
/*69792*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_umax:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_UMAX_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69803*/           0, /*End of Scope*/
/*69804*/         0, // EndSwitchType
/*69805*/       /*Scope*/ 40, /*->69846*/
/*69806*/         OPC_CheckPredicate, 32, // Predicate_atomic_umax_flat
/*69808*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->69827
/*69811*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69813*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*69816*/           OPC_EmitMergeInputChains1_0,
/*69817*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_umax:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_umax_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_UMAX_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*69827*/         /*SwitchType*/ 16, MVT::i64,// ->69845
/*69829*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69831*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*69834*/           OPC_EmitMergeInputChains1_0,
/*69835*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_umax:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_umax_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_UMAX_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*69845*/         0, // EndSwitchType
/*69846*/       0, /*End of Scope*/
/*69847*/     /*Scope*/ 55, /*->69903*/
/*69848*/       OPC_CaptureGlueInput,
/*69849*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*69850*/       OPC_RecordChild2, // #2 = $value
/*69851*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_umax_local
/*69853*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->69878
/*69856*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69858*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69861*/         OPC_EmitMergeInputChains1_0,
/*69862*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69865*/         OPC_EmitInteger, MVT::i1, 0, 
/*69868*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umax_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_umax_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69878*/       /*SwitchType*/ 22, MVT::i64,// ->69902
/*69880*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69882*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69885*/         OPC_EmitMergeInputChains1_0,
/*69886*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69889*/         OPC_EmitInteger, MVT::i1, 0, 
/*69892*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umax_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_umax_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69902*/       0, // EndSwitchType
/*69903*/     /*Scope*/ 36|128,1/*164*/, /*->70069*/
/*69905*/       OPC_RecordChild1, // #1 = $addr
/*69906*/       OPC_Scope, 49, /*->69957*/ // 2 children in Scope
/*69908*/         OPC_CheckChild1Type, MVT::i64,
/*69910*/         OPC_RecordChild2, // #2 = $data
/*69911*/         OPC_CheckPredicate, 31, // Predicate_atomic_umax_global
/*69913*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->69935
/*69916*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69918*/           OPC_EmitMergeInputChains1_0,
/*69919*/           OPC_EmitInteger, MVT::i1, 0, 
/*69922*/           OPC_EmitInteger, MVT::i1, 0, 
/*69925*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_umax:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_umax_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_UMAX_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*69935*/         /*SwitchType*/ 19, MVT::i64,// ->69956
/*69937*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69939*/           OPC_EmitMergeInputChains1_0,
/*69940*/           OPC_EmitInteger, MVT::i1, 0, 
/*69943*/           OPC_EmitInteger, MVT::i1, 0, 
/*69946*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_umax:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_umax_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_UMAX_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*69956*/         0, // EndSwitchType
/*69957*/       /*Scope*/ 110, /*->70068*/
/*69958*/         OPC_CheckChild1Type, MVT::i32,
/*69960*/         OPC_RecordChild2, // #2 = $data
/*69961*/         OPC_CheckType, MVT::i32,
/*69963*/         OPC_Scope, 42, /*->70007*/ // 2 children in Scope
/*69965*/           OPC_CheckPredicate, 33, // Predicate_atomic_umax_global_noret
/*69967*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*69969*/           OPC_EmitMergeInputChains1_0,
/*69970*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*69976*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*69979*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*69988*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_MAX_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*69996*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*69999*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_umax:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_umax_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_MAX_UINT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*70007*/         /*Scope*/ 59, /*->70067*/
/*70008*/           OPC_CheckPredicate, 18, // Predicate_atomic_load_umax_local
/*70010*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*70012*/           OPC_EmitMergeInputChains1_0,
/*70013*/           OPC_EmitInteger, MVT::i32, 0, 
/*70016*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*70028*/           OPC_EmitInteger, MVT::i32, 0, 
/*70031*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*70043*/           OPC_EmitInteger, MVT::i32, 1, 
/*70046*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*70049*/           OPC_EmitInteger, MVT::i32, 0, 
/*70052*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MAX_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umax_local>> - Complexity = 4
                    // Dst: (LDS_MAX_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*70067*/         0, /*End of Scope*/
/*70068*/       0, /*End of Scope*/
/*70069*/     0, /*End of Scope*/
/*70070*/   /*SwitchOpcode*/ 100|128,2/*356*/, TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->70430
/*70074*/     OPC_RecordMemRef,
/*70075*/     OPC_RecordNode, // #0 = 'atomic_load_and' chained node
/*70076*/     OPC_Scope, 0|128,1/*128*/, /*->70207*/ // 3 children in Scope
/*70079*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*70080*/       OPC_RecordChild2, // #2 = $vdata_in
/*70081*/       OPC_Scope, 82, /*->70165*/ // 2 children in Scope
/*70083*/         OPC_CheckPredicate, 31, // Predicate_atomic_and_global
/*70085*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->70125
/*70088*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70090*/           OPC_Scope, 16, /*->70108*/ // 2 children in Scope
/*70092*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*70095*/             OPC_EmitMergeInputChains1_0,
/*70096*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_and:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_AND_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70108*/           /*Scope*/ 15, /*->70124*/
/*70109*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*70112*/             OPC_EmitMergeInputChains1_0,
/*70113*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_and:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_AND_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70124*/           0, /*End of Scope*/
/*70125*/         /*SwitchType*/ 37, MVT::i64,// ->70164
/*70127*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70129*/           OPC_Scope, 16, /*->70147*/ // 2 children in Scope
/*70131*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*70134*/             OPC_EmitMergeInputChains1_0,
/*70135*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_and:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_AND_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70147*/           /*Scope*/ 15, /*->70163*/
/*70148*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*70151*/             OPC_EmitMergeInputChains1_0,
/*70152*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_and:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_AND_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70163*/           0, /*End of Scope*/
/*70164*/         0, // EndSwitchType
/*70165*/       /*Scope*/ 40, /*->70206*/
/*70166*/         OPC_CheckPredicate, 32, // Predicate_atomic_and_flat
/*70168*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->70187
/*70171*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70173*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*70176*/           OPC_EmitMergeInputChains1_0,
/*70177*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_and:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_and_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_AND_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*70187*/         /*SwitchType*/ 16, MVT::i64,// ->70205
/*70189*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70191*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*70194*/           OPC_EmitMergeInputChains1_0,
/*70195*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_and:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_and_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_AND_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*70205*/         0, // EndSwitchType
/*70206*/       0, /*End of Scope*/
/*70207*/     /*Scope*/ 55, /*->70263*/
/*70208*/       OPC_CaptureGlueInput,
/*70209*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*70210*/       OPC_RecordChild2, // #2 = $value
/*70211*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_and_local
/*70213*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->70238
/*70216*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70218*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*70221*/         OPC_EmitMergeInputChains1_0,
/*70222*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*70225*/         OPC_EmitInteger, MVT::i1, 0, 
/*70228*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_AND_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_and_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_and_local>> - Complexity = 13
                  // Dst: (DS_AND_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*70238*/       /*SwitchType*/ 22, MVT::i64,// ->70262
/*70240*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70242*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*70245*/         OPC_EmitMergeInputChains1_0,
/*70246*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*70249*/         OPC_EmitInteger, MVT::i1, 0, 
/*70252*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_AND_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_and_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_and_local>> - Complexity = 13
                  // Dst: (DS_AND_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*70262*/       0, // EndSwitchType
/*70263*/     /*Scope*/ 36|128,1/*164*/, /*->70429*/
/*70265*/       OPC_RecordChild1, // #1 = $addr
/*70266*/       OPC_Scope, 49, /*->70317*/ // 2 children in Scope
/*70268*/         OPC_CheckChild1Type, MVT::i64,
/*70270*/         OPC_RecordChild2, // #2 = $data
/*70271*/         OPC_CheckPredicate, 31, // Predicate_atomic_and_global
/*70273*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->70295
/*70276*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70278*/           OPC_EmitMergeInputChains1_0,
/*70279*/           OPC_EmitInteger, MVT::i1, 0, 
/*70282*/           OPC_EmitInteger, MVT::i1, 0, 
/*70285*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_and:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_and_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_AND_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*70295*/         /*SwitchType*/ 19, MVT::i64,// ->70316
/*70297*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70299*/           OPC_EmitMergeInputChains1_0,
/*70300*/           OPC_EmitInteger, MVT::i1, 0, 
/*70303*/           OPC_EmitInteger, MVT::i1, 0, 
/*70306*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_and:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_and_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_AND_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*70316*/         0, // EndSwitchType
/*70317*/       /*Scope*/ 110, /*->70428*/
/*70318*/         OPC_CheckChild1Type, MVT::i32,
/*70320*/         OPC_RecordChild2, // #2 = $data
/*70321*/         OPC_CheckType, MVT::i32,
/*70323*/         OPC_Scope, 42, /*->70367*/ // 2 children in Scope
/*70325*/           OPC_CheckPredicate, 33, // Predicate_atomic_and_global_noret
/*70327*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*70329*/           OPC_EmitMergeInputChains1_0,
/*70330*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*70336*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*70339*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*70348*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_AND_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*70356*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*70359*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_and:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_and_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_AND_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*70367*/         /*Scope*/ 59, /*->70427*/
/*70368*/           OPC_CheckPredicate, 18, // Predicate_atomic_load_and_local
/*70370*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*70372*/           OPC_EmitMergeInputChains1_0,
/*70373*/           OPC_EmitInteger, MVT::i32, 0, 
/*70376*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*70388*/           OPC_EmitInteger, MVT::i32, 0, 
/*70391*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*70403*/           OPC_EmitInteger, MVT::i32, 1, 
/*70406*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*70409*/           OPC_EmitInteger, MVT::i32, 0, 
/*70412*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_AND_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_and:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_and_local>> - Complexity = 4
                    // Dst: (LDS_AND_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*70427*/         0, /*End of Scope*/
/*70428*/       0, /*End of Scope*/
/*70429*/     0, /*End of Scope*/
/*70430*/   /*SwitchOpcode*/ 100|128,2/*356*/, TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->70790
/*70434*/     OPC_RecordMemRef,
/*70435*/     OPC_RecordNode, // #0 = 'atomic_load_or' chained node
/*70436*/     OPC_Scope, 0|128,1/*128*/, /*->70567*/ // 3 children in Scope
/*70439*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*70440*/       OPC_RecordChild2, // #2 = $vdata_in
/*70441*/       OPC_Scope, 82, /*->70525*/ // 2 children in Scope
/*70443*/         OPC_CheckPredicate, 31, // Predicate_atomic_or_global
/*70445*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->70485
/*70448*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70450*/           OPC_Scope, 16, /*->70468*/ // 2 children in Scope
/*70452*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*70455*/             OPC_EmitMergeInputChains1_0,
/*70456*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_or:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_OR_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70468*/           /*Scope*/ 15, /*->70484*/
/*70469*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*70472*/             OPC_EmitMergeInputChains1_0,
/*70473*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_or:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_OR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70484*/           0, /*End of Scope*/
/*70485*/         /*SwitchType*/ 37, MVT::i64,// ->70524
/*70487*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70489*/           OPC_Scope, 16, /*->70507*/ // 2 children in Scope
/*70491*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*70494*/             OPC_EmitMergeInputChains1_0,
/*70495*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_or:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_OR_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70507*/           /*Scope*/ 15, /*->70523*/
/*70508*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*70511*/             OPC_EmitMergeInputChains1_0,
/*70512*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_or:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_OR_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70523*/           0, /*End of Scope*/
/*70524*/         0, // EndSwitchType
/*70525*/       /*Scope*/ 40, /*->70566*/
/*70526*/         OPC_CheckPredicate, 32, // Predicate_atomic_or_flat
/*70528*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->70547
/*70531*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70533*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*70536*/           OPC_EmitMergeInputChains1_0,
/*70537*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_or:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_or_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_OR_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*70547*/         /*SwitchType*/ 16, MVT::i64,// ->70565
/*70549*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70551*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*70554*/           OPC_EmitMergeInputChains1_0,
/*70555*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_or:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_or_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_OR_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*70565*/         0, // EndSwitchType
/*70566*/       0, /*End of Scope*/
/*70567*/     /*Scope*/ 55, /*->70623*/
/*70568*/       OPC_CaptureGlueInput,
/*70569*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*70570*/       OPC_RecordChild2, // #2 = $value
/*70571*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_or_local
/*70573*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->70598
/*70576*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70578*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*70581*/         OPC_EmitMergeInputChains1_0,
/*70582*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*70585*/         OPC_EmitInteger, MVT::i1, 0, 
/*70588*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_OR_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_or_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_or_local>> - Complexity = 13
                  // Dst: (DS_OR_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*70598*/       /*SwitchType*/ 22, MVT::i64,// ->70622
/*70600*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70602*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*70605*/         OPC_EmitMergeInputChains1_0,
/*70606*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*70609*/         OPC_EmitInteger, MVT::i1, 0, 
/*70612*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_OR_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_or_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_or_local>> - Complexity = 13
                  // Dst: (DS_OR_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*70622*/       0, // EndSwitchType
/*70623*/     /*Scope*/ 36|128,1/*164*/, /*->70789*/
/*70625*/       OPC_RecordChild1, // #1 = $addr
/*70626*/       OPC_Scope, 49, /*->70677*/ // 2 children in Scope
/*70628*/         OPC_CheckChild1Type, MVT::i64,
/*70630*/         OPC_RecordChild2, // #2 = $data
/*70631*/         OPC_CheckPredicate, 31, // Predicate_atomic_or_global
/*70633*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->70655
/*70636*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70638*/           OPC_EmitMergeInputChains1_0,
/*70639*/           OPC_EmitInteger, MVT::i1, 0, 
/*70642*/           OPC_EmitInteger, MVT::i1, 0, 
/*70645*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_or:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_or_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_OR_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*70655*/         /*SwitchType*/ 19, MVT::i64,// ->70676
/*70657*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70659*/           OPC_EmitMergeInputChains1_0,
/*70660*/           OPC_EmitInteger, MVT::i1, 0, 
/*70663*/           OPC_EmitInteger, MVT::i1, 0, 
/*70666*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_or:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_or_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_OR_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*70676*/         0, // EndSwitchType
/*70677*/       /*Scope*/ 110, /*->70788*/
/*70678*/         OPC_CheckChild1Type, MVT::i32,
/*70680*/         OPC_RecordChild2, // #2 = $data
/*70681*/         OPC_CheckType, MVT::i32,
/*70683*/         OPC_Scope, 42, /*->70727*/ // 2 children in Scope
/*70685*/           OPC_CheckPredicate, 33, // Predicate_atomic_or_global_noret
/*70687*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*70689*/           OPC_EmitMergeInputChains1_0,
/*70690*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*70696*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*70699*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*70708*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_OR_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*70716*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*70719*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_or:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_or_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_OR_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*70727*/         /*Scope*/ 59, /*->70787*/
/*70728*/           OPC_CheckPredicate, 18, // Predicate_atomic_load_or_local
/*70730*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*70732*/           OPC_EmitMergeInputChains1_0,
/*70733*/           OPC_EmitInteger, MVT::i32, 0, 
/*70736*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*70748*/           OPC_EmitInteger, MVT::i32, 0, 
/*70751*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*70763*/           OPC_EmitInteger, MVT::i32, 1, 
/*70766*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*70769*/           OPC_EmitInteger, MVT::i32, 0, 
/*70772*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_OR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_or:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_or_local>> - Complexity = 4
                    // Dst: (LDS_OR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*70787*/         0, /*End of Scope*/
/*70788*/       0, /*End of Scope*/
/*70789*/     0, /*End of Scope*/
/*70790*/   /*SwitchOpcode*/ 100|128,2/*356*/, TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->71150
/*70794*/     OPC_RecordMemRef,
/*70795*/     OPC_RecordNode, // #0 = 'atomic_load_xor' chained node
/*70796*/     OPC_Scope, 0|128,1/*128*/, /*->70927*/ // 3 children in Scope
/*70799*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*70800*/       OPC_RecordChild2, // #2 = $vdata_in
/*70801*/       OPC_Scope, 82, /*->70885*/ // 2 children in Scope
/*70803*/         OPC_CheckPredicate, 31, // Predicate_atomic_xor_global
/*70805*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->70845
/*70808*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70810*/           OPC_Scope, 16, /*->70828*/ // 2 children in Scope
/*70812*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*70815*/             OPC_EmitMergeInputChains1_0,
/*70816*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_xor:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_XOR_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70828*/           /*Scope*/ 15, /*->70844*/
/*70829*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*70832*/             OPC_EmitMergeInputChains1_0,
/*70833*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_xor:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_XOR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70844*/           0, /*End of Scope*/
/*70845*/         /*SwitchType*/ 37, MVT::i64,// ->70884
/*70847*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70849*/           OPC_Scope, 16, /*->70867*/ // 2 children in Scope
/*70851*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*70854*/             OPC_EmitMergeInputChains1_0,
/*70855*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_xor:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_XOR_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70867*/           /*Scope*/ 15, /*->70883*/
/*70868*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*70871*/             OPC_EmitMergeInputChains1_0,
/*70872*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_xor:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_XOR_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70883*/           0, /*End of Scope*/
/*70884*/         0, // EndSwitchType
/*70885*/       /*Scope*/ 40, /*->70926*/
/*70886*/         OPC_CheckPredicate, 32, // Predicate_atomic_xor_flat
/*70888*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->70907
/*70891*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70893*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*70896*/           OPC_EmitMergeInputChains1_0,
/*70897*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_xor:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_xor_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_XOR_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*70907*/         /*SwitchType*/ 16, MVT::i64,// ->70925
/*70909*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70911*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*70914*/           OPC_EmitMergeInputChains1_0,
/*70915*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_xor:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_xor_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_XOR_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*70925*/         0, // EndSwitchType
/*70926*/       0, /*End of Scope*/
/*70927*/     /*Scope*/ 55, /*->70983*/
/*70928*/       OPC_CaptureGlueInput,
/*70929*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*70930*/       OPC_RecordChild2, // #2 = $value
/*70931*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_xor_local
/*70933*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->70958
/*70936*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70938*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*70941*/         OPC_EmitMergeInputChains1_0,
/*70942*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*70945*/         OPC_EmitInteger, MVT::i1, 0, 
/*70948*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_XOR_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_xor_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_xor_local>> - Complexity = 13
                  // Dst: (DS_XOR_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*70958*/       /*SwitchType*/ 22, MVT::i64,// ->70982
/*70960*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70962*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*70965*/         OPC_EmitMergeInputChains1_0,
/*70966*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*70969*/         OPC_EmitInteger, MVT::i1, 0, 
/*70972*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_XOR_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_xor_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_xor_local>> - Complexity = 13
                  // Dst: (DS_XOR_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*70982*/       0, // EndSwitchType
/*70983*/     /*Scope*/ 36|128,1/*164*/, /*->71149*/
/*70985*/       OPC_RecordChild1, // #1 = $addr
/*70986*/       OPC_Scope, 49, /*->71037*/ // 2 children in Scope
/*70988*/         OPC_CheckChild1Type, MVT::i64,
/*70990*/         OPC_RecordChild2, // #2 = $data
/*70991*/         OPC_CheckPredicate, 31, // Predicate_atomic_xor_global
/*70993*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->71015
/*70996*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70998*/           OPC_EmitMergeInputChains1_0,
/*70999*/           OPC_EmitInteger, MVT::i1, 0, 
/*71002*/           OPC_EmitInteger, MVT::i1, 0, 
/*71005*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_xor:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_xor_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_XOR_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*71015*/         /*SwitchType*/ 19, MVT::i64,// ->71036
/*71017*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71019*/           OPC_EmitMergeInputChains1_0,
/*71020*/           OPC_EmitInteger, MVT::i1, 0, 
/*71023*/           OPC_EmitInteger, MVT::i1, 0, 
/*71026*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_xor:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_xor_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_XOR_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*71036*/         0, // EndSwitchType
/*71037*/       /*Scope*/ 110, /*->71148*/
/*71038*/         OPC_CheckChild1Type, MVT::i32,
/*71040*/         OPC_RecordChild2, // #2 = $data
/*71041*/         OPC_CheckType, MVT::i32,
/*71043*/         OPC_Scope, 42, /*->71087*/ // 2 children in Scope
/*71045*/           OPC_CheckPredicate, 33, // Predicate_atomic_xor_global_noret
/*71047*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*71049*/           OPC_EmitMergeInputChains1_0,
/*71050*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*71056*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*71059*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*71068*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_XOR_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*71076*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*71079*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_xor:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_xor_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_XOR_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*71087*/         /*Scope*/ 59, /*->71147*/
/*71088*/           OPC_CheckPredicate, 18, // Predicate_atomic_load_xor_local
/*71090*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*71092*/           OPC_EmitMergeInputChains1_0,
/*71093*/           OPC_EmitInteger, MVT::i32, 0, 
/*71096*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*71108*/           OPC_EmitInteger, MVT::i32, 0, 
/*71111*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*71123*/           OPC_EmitInteger, MVT::i32, 1, 
/*71126*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*71129*/           OPC_EmitInteger, MVT::i32, 0, 
/*71132*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_XOR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_xor:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_xor_local>> - Complexity = 4
                    // Dst: (LDS_XOR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*71147*/         0, /*End of Scope*/
/*71148*/       0, /*End of Scope*/
/*71149*/     0, /*End of Scope*/
/*71150*/   /*SwitchOpcode*/ 113|128,1/*241*/, TARGET_VAL(AMDGPUISD::ATOMIC_INC),// ->71395
/*71154*/     OPC_RecordMemRef,
/*71155*/     OPC_RecordNode, // #0 = 'SIatomic_inc' chained node
/*71156*/     OPC_Scope, 0|128,1/*128*/, /*->71287*/ // 3 children in Scope
/*71159*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*71160*/       OPC_RecordChild2, // #2 = $vdata_in
/*71161*/       OPC_Scope, 82, /*->71245*/ // 2 children in Scope
/*71163*/         OPC_CheckPredicate, 31, // Predicate_atomic_inc_global
/*71165*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->71205
/*71168*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71170*/           OPC_Scope, 16, /*->71188*/ // 2 children in Scope
/*71172*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*71175*/             OPC_EmitMergeInputChains1_0,
/*71176*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (SIatomic_inc:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_INC_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71188*/           /*Scope*/ 15, /*->71204*/
/*71189*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*71192*/             OPC_EmitMergeInputChains1_0,
/*71193*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (SIatomic_inc:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_INC_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71204*/           0, /*End of Scope*/
/*71205*/         /*SwitchType*/ 37, MVT::i64,// ->71244
/*71207*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71209*/           OPC_Scope, 16, /*->71227*/ // 2 children in Scope
/*71211*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*71214*/             OPC_EmitMergeInputChains1_0,
/*71215*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (SIatomic_inc:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_INC_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71227*/           /*Scope*/ 15, /*->71243*/
/*71228*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*71231*/             OPC_EmitMergeInputChains1_0,
/*71232*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (SIatomic_inc:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_INC_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71243*/           0, /*End of Scope*/
/*71244*/         0, // EndSwitchType
/*71245*/       /*Scope*/ 40, /*->71286*/
/*71246*/         OPC_CheckPredicate, 32, // Predicate_atomic_inc_flat
/*71248*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->71267
/*71251*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71253*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*71256*/           OPC_EmitMergeInputChains1_0,
/*71257*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_inc:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_inc_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_INC_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*71267*/         /*SwitchType*/ 16, MVT::i64,// ->71285
/*71269*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71271*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*71274*/           OPC_EmitMergeInputChains1_0,
/*71275*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_inc:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_inc_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_INC_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*71285*/         0, // EndSwitchType
/*71286*/       0, /*End of Scope*/
/*71287*/     /*Scope*/ 55, /*->71343*/
/*71288*/       OPC_CaptureGlueInput,
/*71289*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*71290*/       OPC_RecordChild2, // #2 = $value
/*71291*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_inc_local
/*71293*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->71318
/*71296*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71298*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*71301*/         OPC_EmitMergeInputChains1_0,
/*71302*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*71305*/         OPC_EmitInteger, MVT::i1, 0, 
/*71308*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_INC_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_inc_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_inc_local>> - Complexity = 13
                  // Dst: (DS_INC_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*71318*/       /*SwitchType*/ 22, MVT::i64,// ->71342
/*71320*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71322*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*71325*/         OPC_EmitMergeInputChains1_0,
/*71326*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*71329*/         OPC_EmitInteger, MVT::i1, 0, 
/*71332*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_INC_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_inc_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_inc_local>> - Complexity = 13
                  // Dst: (DS_INC_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*71342*/       0, // EndSwitchType
/*71343*/     /*Scope*/ 50, /*->71394*/
/*71344*/       OPC_RecordChild1, // #1 = $addr
/*71345*/       OPC_CheckChild1Type, MVT::i64,
/*71347*/       OPC_RecordChild2, // #2 = $data
/*71348*/       OPC_CheckPredicate, 31, // Predicate_atomic_inc_global
/*71350*/       OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->71372
/*71353*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71355*/         OPC_EmitMergeInputChains1_0,
/*71356*/         OPC_EmitInteger, MVT::i1, 0, 
/*71359*/         OPC_EmitInteger, MVT::i1, 0, 
/*71362*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (SIatomic_inc:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_inc_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_INC_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*71372*/       /*SwitchType*/ 19, MVT::i64,// ->71393
/*71374*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71376*/         OPC_EmitMergeInputChains1_0,
/*71377*/         OPC_EmitInteger, MVT::i1, 0, 
/*71380*/         OPC_EmitInteger, MVT::i1, 0, 
/*71383*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (SIatomic_inc:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_inc_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_INC_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*71393*/       0, // EndSwitchType
/*71394*/     0, /*End of Scope*/
/*71395*/   /*SwitchOpcode*/ 113|128,1/*241*/, TARGET_VAL(AMDGPUISD::ATOMIC_DEC),// ->71640
/*71399*/     OPC_RecordMemRef,
/*71400*/     OPC_RecordNode, // #0 = 'SIatomic_dec' chained node
/*71401*/     OPC_Scope, 0|128,1/*128*/, /*->71532*/ // 3 children in Scope
/*71404*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*71405*/       OPC_RecordChild2, // #2 = $vdata_in
/*71406*/       OPC_Scope, 82, /*->71490*/ // 2 children in Scope
/*71408*/         OPC_CheckPredicate, 31, // Predicate_atomic_dec_global
/*71410*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->71450
/*71413*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71415*/           OPC_Scope, 16, /*->71433*/ // 2 children in Scope
/*71417*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*71420*/             OPC_EmitMergeInputChains1_0,
/*71421*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (SIatomic_dec:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_DEC_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71433*/           /*Scope*/ 15, /*->71449*/
/*71434*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*71437*/             OPC_EmitMergeInputChains1_0,
/*71438*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (SIatomic_dec:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_DEC_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71449*/           0, /*End of Scope*/
/*71450*/         /*SwitchType*/ 37, MVT::i64,// ->71489
/*71452*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71454*/           OPC_Scope, 16, /*->71472*/ // 2 children in Scope
/*71456*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*71459*/             OPC_EmitMergeInputChains1_0,
/*71460*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (SIatomic_dec:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_DEC_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71472*/           /*Scope*/ 15, /*->71488*/
/*71473*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*71476*/             OPC_EmitMergeInputChains1_0,
/*71477*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (SIatomic_dec:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_DEC_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71488*/           0, /*End of Scope*/
/*71489*/         0, // EndSwitchType
/*71490*/       /*Scope*/ 40, /*->71531*/
/*71491*/         OPC_CheckPredicate, 32, // Predicate_atomic_dec_flat
/*71493*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->71512
/*71496*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71498*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*71501*/           OPC_EmitMergeInputChains1_0,
/*71502*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_dec:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_dec_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_DEC_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*71512*/         /*SwitchType*/ 16, MVT::i64,// ->71530
/*71514*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71516*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*71519*/           OPC_EmitMergeInputChains1_0,
/*71520*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_dec:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_dec_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_DEC_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*71530*/         0, // EndSwitchType
/*71531*/       0, /*End of Scope*/
/*71532*/     /*Scope*/ 55, /*->71588*/
/*71533*/       OPC_CaptureGlueInput,
/*71534*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*71535*/       OPC_RecordChild2, // #2 = $value
/*71536*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_dec_local
/*71538*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->71563
/*71541*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71543*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*71546*/         OPC_EmitMergeInputChains1_0,
/*71547*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*71550*/         OPC_EmitInteger, MVT::i1, 0, 
/*71553*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_DEC_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_dec_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_dec_local>> - Complexity = 13
                  // Dst: (DS_DEC_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*71563*/       /*SwitchType*/ 22, MVT::i64,// ->71587
/*71565*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71567*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*71570*/         OPC_EmitMergeInputChains1_0,
/*71571*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*71574*/         OPC_EmitInteger, MVT::i1, 0, 
/*71577*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_DEC_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_dec_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_dec_local>> - Complexity = 13
                  // Dst: (DS_DEC_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*71587*/       0, // EndSwitchType
/*71588*/     /*Scope*/ 50, /*->71639*/
/*71589*/       OPC_RecordChild1, // #1 = $addr
/*71590*/       OPC_CheckChild1Type, MVT::i64,
/*71592*/       OPC_RecordChild2, // #2 = $data
/*71593*/       OPC_CheckPredicate, 31, // Predicate_atomic_dec_global
/*71595*/       OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->71617
/*71598*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71600*/         OPC_EmitMergeInputChains1_0,
/*71601*/         OPC_EmitInteger, MVT::i1, 0, 
/*71604*/         OPC_EmitInteger, MVT::i1, 0, 
/*71607*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (SIatomic_dec:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_dec_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_DEC_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*71617*/       /*SwitchType*/ 19, MVT::i64,// ->71638
/*71619*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71621*/         OPC_EmitMergeInputChains1_0,
/*71622*/         OPC_EmitInteger, MVT::i1, 0, 
/*71625*/         OPC_EmitInteger, MVT::i1, 0, 
/*71628*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (SIatomic_dec:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_dec_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_DEC_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*71638*/       0, // EndSwitchType
/*71639*/     0, /*End of Scope*/
/*71640*/   /*SwitchOpcode*/ 23|128,8/*1047*/, TARGET_VAL(AMDGPUISD::SETCC),// ->72691
/*71644*/     OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_modifiers
/*71645*/     OPC_Scope, 113|128,2/*369*/, /*->72017*/ // 4 children in Scope
/*71648*/       OPC_CheckChild0Type, MVT::f32,
/*71650*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*71651*/       OPC_MoveChild2,
/*71652*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*71655*/       OPC_Scope, 29, /*->71686*/ // 12 children in Scope
/*71657*/         OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*71659*/         OPC_MoveParent,
/*71660*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71662*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71665*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71668*/         OPC_EmitInteger, MVT::i1, 0, 
/*71671*/         OPC_EmitInteger, MVT::i32, 0, 
/*71674*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 21
                  // Dst: (V_CMP_EQ_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71686*/       /*Scope*/ 29, /*->71716*/
/*71687*/         OPC_CheckPredicate, 35, // Predicate_COND_ONE
/*71689*/         OPC_MoveParent,
/*71690*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71692*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71695*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71698*/         OPC_EmitInteger, MVT::i1, 0, 
/*71701*/         OPC_EmitInteger, MVT::i32, 0, 
/*71704*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = 21
                  // Dst: (V_CMP_NEQ_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71716*/       /*Scope*/ 29, /*->71746*/
/*71717*/         OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*71719*/         OPC_MoveParent,
/*71720*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71722*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71725*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71728*/         OPC_EmitInteger, MVT::i1, 0, 
/*71731*/         OPC_EmitInteger, MVT::i32, 0, 
/*71734*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 21
                  // Dst: (V_CMP_GT_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71746*/       /*Scope*/ 29, /*->71776*/
/*71747*/         OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*71749*/         OPC_MoveParent,
/*71750*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71752*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71755*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71758*/         OPC_EmitInteger, MVT::i1, 0, 
/*71761*/         OPC_EmitInteger, MVT::i32, 0, 
/*71764*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 21
                  // Dst: (V_CMP_GE_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71776*/       /*Scope*/ 29, /*->71806*/
/*71777*/         OPC_CheckPredicate, 38, // Predicate_COND_OLT
/*71779*/         OPC_MoveParent,
/*71780*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71782*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71785*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71788*/         OPC_EmitInteger, MVT::i1, 0, 
/*71791*/         OPC_EmitInteger, MVT::i32, 0, 
/*71794*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = 21
                  // Dst: (V_CMP_LT_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71806*/       /*Scope*/ 29, /*->71836*/
/*71807*/         OPC_CheckPredicate, 39, // Predicate_COND_OLE
/*71809*/         OPC_MoveParent,
/*71810*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71812*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71815*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71818*/         OPC_EmitInteger, MVT::i1, 0, 
/*71821*/         OPC_EmitInteger, MVT::i32, 0, 
/*71824*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = 21
                  // Dst: (V_CMP_LE_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71836*/       /*Scope*/ 29, /*->71866*/
/*71837*/         OPC_CheckPredicate, 40, // Predicate_COND_UEQ
/*71839*/         OPC_MoveParent,
/*71840*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71842*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71845*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71848*/         OPC_EmitInteger, MVT::i1, 0, 
/*71851*/         OPC_EmitInteger, MVT::i32, 0, 
/*71854*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = 21
                  // Dst: (V_CMP_NLG_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71866*/       /*Scope*/ 29, /*->71896*/
/*71867*/         OPC_CheckPredicate, 41, // Predicate_COND_UNE
/*71869*/         OPC_MoveParent,
/*71870*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71872*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71875*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71878*/         OPC_EmitInteger, MVT::i1, 0, 
/*71881*/         OPC_EmitInteger, MVT::i32, 0, 
/*71884*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = 21
                  // Dst: (V_CMP_NEQ_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71896*/       /*Scope*/ 29, /*->71926*/
/*71897*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*71899*/         OPC_MoveParent,
/*71900*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71902*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71905*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71908*/         OPC_EmitInteger, MVT::i1, 0, 
/*71911*/         OPC_EmitInteger, MVT::i32, 0, 
/*71914*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = 21
                  // Dst: (V_CMP_NLE_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71926*/       /*Scope*/ 29, /*->71956*/
/*71927*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*71929*/         OPC_MoveParent,
/*71930*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71932*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71935*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71938*/         OPC_EmitInteger, MVT::i1, 0, 
/*71941*/         OPC_EmitInteger, MVT::i32, 0, 
/*71944*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = 21
                  // Dst: (V_CMP_NLT_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71956*/       /*Scope*/ 29, /*->71986*/
/*71957*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*71959*/         OPC_MoveParent,
/*71960*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71962*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71965*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71968*/         OPC_EmitInteger, MVT::i1, 0, 
/*71971*/         OPC_EmitInteger, MVT::i32, 0, 
/*71974*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = 21
                  // Dst: (V_CMP_NGE_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71986*/       /*Scope*/ 29, /*->72016*/
/*71987*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*71989*/         OPC_MoveParent,
/*71990*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71992*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71995*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71998*/         OPC_EmitInteger, MVT::i1, 0, 
/*72001*/         OPC_EmitInteger, MVT::i32, 0, 
/*72004*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = 21
                  // Dst: (V_CMP_NGT_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*72016*/       0, /*End of Scope*/
/*72017*/     /*Scope*/ 113|128,2/*369*/, /*->72388*/
/*72019*/       OPC_CheckChild0Type, MVT::f64,
/*72021*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*72022*/       OPC_MoveChild2,
/*72023*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*72026*/       OPC_Scope, 29, /*->72057*/ // 12 children in Scope
/*72028*/         OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*72030*/         OPC_MoveParent,
/*72031*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72033*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72036*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72039*/         OPC_EmitInteger, MVT::i1, 0, 
/*72042*/         OPC_EmitInteger, MVT::i32, 0, 
/*72045*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 21
                  // Dst: (V_CMP_EQ_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72057*/       /*Scope*/ 29, /*->72087*/
/*72058*/         OPC_CheckPredicate, 35, // Predicate_COND_ONE
/*72060*/         OPC_MoveParent,
/*72061*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72063*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72066*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72069*/         OPC_EmitInteger, MVT::i1, 0, 
/*72072*/         OPC_EmitInteger, MVT::i32, 0, 
/*72075*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = 21
                  // Dst: (V_CMP_NEQ_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72087*/       /*Scope*/ 29, /*->72117*/
/*72088*/         OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*72090*/         OPC_MoveParent,
/*72091*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72093*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72096*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72099*/         OPC_EmitInteger, MVT::i1, 0, 
/*72102*/         OPC_EmitInteger, MVT::i32, 0, 
/*72105*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 21
                  // Dst: (V_CMP_GT_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72117*/       /*Scope*/ 29, /*->72147*/
/*72118*/         OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*72120*/         OPC_MoveParent,
/*72121*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72123*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72126*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72129*/         OPC_EmitInteger, MVT::i1, 0, 
/*72132*/         OPC_EmitInteger, MVT::i32, 0, 
/*72135*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 21
                  // Dst: (V_CMP_GE_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72147*/       /*Scope*/ 29, /*->72177*/
/*72148*/         OPC_CheckPredicate, 38, // Predicate_COND_OLT
/*72150*/         OPC_MoveParent,
/*72151*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72153*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72156*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72159*/         OPC_EmitInteger, MVT::i1, 0, 
/*72162*/         OPC_EmitInteger, MVT::i32, 0, 
/*72165*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = 21
                  // Dst: (V_CMP_LT_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72177*/       /*Scope*/ 29, /*->72207*/
/*72178*/         OPC_CheckPredicate, 39, // Predicate_COND_OLE
/*72180*/         OPC_MoveParent,
/*72181*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72183*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72186*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72189*/         OPC_EmitInteger, MVT::i1, 0, 
/*72192*/         OPC_EmitInteger, MVT::i32, 0, 
/*72195*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = 21
                  // Dst: (V_CMP_LE_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72207*/       /*Scope*/ 29, /*->72237*/
/*72208*/         OPC_CheckPredicate, 40, // Predicate_COND_UEQ
/*72210*/         OPC_MoveParent,
/*72211*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72213*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72216*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72219*/         OPC_EmitInteger, MVT::i1, 0, 
/*72222*/         OPC_EmitInteger, MVT::i32, 0, 
/*72225*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = 21
                  // Dst: (V_CMP_NLG_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72237*/       /*Scope*/ 29, /*->72267*/
/*72238*/         OPC_CheckPredicate, 41, // Predicate_COND_UNE
/*72240*/         OPC_MoveParent,
/*72241*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72243*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72246*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72249*/         OPC_EmitInteger, MVT::i1, 0, 
/*72252*/         OPC_EmitInteger, MVT::i32, 0, 
/*72255*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = 21
                  // Dst: (V_CMP_NEQ_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72267*/       /*Scope*/ 29, /*->72297*/
/*72268*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*72270*/         OPC_MoveParent,
/*72271*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72273*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72276*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72279*/         OPC_EmitInteger, MVT::i1, 0, 
/*72282*/         OPC_EmitInteger, MVT::i32, 0, 
/*72285*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = 21
                  // Dst: (V_CMP_NLE_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72297*/       /*Scope*/ 29, /*->72327*/
/*72298*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*72300*/         OPC_MoveParent,
/*72301*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72303*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72306*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72309*/         OPC_EmitInteger, MVT::i1, 0, 
/*72312*/         OPC_EmitInteger, MVT::i32, 0, 
/*72315*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = 21
                  // Dst: (V_CMP_NLT_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72327*/       /*Scope*/ 29, /*->72357*/
/*72328*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*72330*/         OPC_MoveParent,
/*72331*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72333*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72336*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72339*/         OPC_EmitInteger, MVT::i1, 0, 
/*72342*/         OPC_EmitInteger, MVT::i32, 0, 
/*72345*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = 21
                  // Dst: (V_CMP_NGE_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72357*/       /*Scope*/ 29, /*->72387*/
/*72358*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*72360*/         OPC_MoveParent,
/*72361*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72363*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72366*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72369*/         OPC_EmitInteger, MVT::i1, 0, 
/*72372*/         OPC_EmitInteger, MVT::i32, 0, 
/*72375*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = 21
                  // Dst: (V_CMP_NGT_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72387*/       0, /*End of Scope*/
/*72388*/     /*Scope*/ 21|128,1/*149*/, /*->72539*/
/*72390*/       OPC_CheckChild0Type, MVT::i32,
/*72392*/       OPC_RecordChild1, // #1 = $src1
/*72393*/       OPC_MoveChild2,
/*72394*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*72397*/       OPC_Scope, 13, /*->72412*/ // 10 children in Scope
/*72399*/         OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*72401*/         OPC_MoveParent,
/*72402*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72404*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 3
                  // Dst: (V_CMP_EQ_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*72412*/       /*Scope*/ 13, /*->72426*/
/*72413*/         OPC_CheckPredicate, 47, // Predicate_COND_NE
/*72415*/         OPC_MoveParent,
/*72416*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72418*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = 3
                  // Dst: (V_CMP_NE_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*72426*/       /*Scope*/ 13, /*->72440*/
/*72427*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*72429*/         OPC_MoveParent,
/*72430*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72432*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*72440*/       /*Scope*/ 13, /*->72454*/
/*72441*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*72443*/         OPC_MoveParent,
/*72444*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72446*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*72454*/       /*Scope*/ 13, /*->72468*/
/*72455*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*72457*/         OPC_MoveParent,
/*72458*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72460*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*72468*/       /*Scope*/ 13, /*->72482*/
/*72469*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*72471*/         OPC_MoveParent,
/*72472*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72474*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*72482*/       /*Scope*/ 13, /*->72496*/
/*72483*/         OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*72485*/         OPC_MoveParent,
/*72486*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72488*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_I32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*72496*/       /*Scope*/ 13, /*->72510*/
/*72497*/         OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*72499*/         OPC_MoveParent,
/*72500*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72502*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_I32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*72510*/       /*Scope*/ 13, /*->72524*/
/*72511*/         OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*72513*/         OPC_MoveParent,
/*72514*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72516*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_I32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*72524*/       /*Scope*/ 13, /*->72538*/
/*72525*/         OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*72527*/         OPC_MoveParent,
/*72528*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72530*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_I32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*72538*/       0, /*End of Scope*/
/*72539*/     /*Scope*/ 21|128,1/*149*/, /*->72690*/
/*72541*/       OPC_CheckChild0Type, MVT::i64,
/*72543*/       OPC_RecordChild1, // #1 = $src1
/*72544*/       OPC_MoveChild2,
/*72545*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*72548*/       OPC_Scope, 13, /*->72563*/ // 10 children in Scope
/*72550*/         OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*72552*/         OPC_MoveParent,
/*72553*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72555*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 3
                  // Dst: (V_CMP_EQ_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72563*/       /*Scope*/ 13, /*->72577*/
/*72564*/         OPC_CheckPredicate, 47, // Predicate_COND_NE
/*72566*/         OPC_MoveParent,
/*72567*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72569*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = 3
                  // Dst: (V_CMP_NE_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72577*/       /*Scope*/ 13, /*->72591*/
/*72578*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*72580*/         OPC_MoveParent,
/*72581*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72583*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72591*/       /*Scope*/ 13, /*->72605*/
/*72592*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*72594*/         OPC_MoveParent,
/*72595*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72597*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72605*/       /*Scope*/ 13, /*->72619*/
/*72606*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*72608*/         OPC_MoveParent,
/*72609*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72611*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72619*/       /*Scope*/ 13, /*->72633*/
/*72620*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*72622*/         OPC_MoveParent,
/*72623*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72625*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72633*/       /*Scope*/ 13, /*->72647*/
/*72634*/         OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*72636*/         OPC_MoveParent,
/*72637*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72639*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_I64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72647*/       /*Scope*/ 13, /*->72661*/
/*72648*/         OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*72650*/         OPC_MoveParent,
/*72651*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72653*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_I64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72661*/       /*Scope*/ 13, /*->72675*/
/*72662*/         OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*72664*/         OPC_MoveParent,
/*72665*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72667*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_I64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72675*/       /*Scope*/ 13, /*->72689*/
/*72676*/         OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*72678*/         OPC_MoveParent,
/*72679*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72681*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_I64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72689*/       0, /*End of Scope*/
/*72690*/     0, /*End of Scope*/
/*72691*/   /*SwitchOpcode*/ 126, TARGET_VAL(AMDGPUISD::R600_EXPORT),// ->72820
/*72694*/     OPC_RecordNode, // #0 = 'R600_EXPORT' chained node
/*72695*/     OPC_RecordChild1, // #1 = $src
/*72696*/     OPC_CheckChild1Type, MVT::v4f32,
/*72698*/     OPC_RecordChild2, // #2 = $base
/*72699*/     OPC_MoveChild2,
/*72700*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72703*/     OPC_CheckType, MVT::i32,
/*72705*/     OPC_MoveParent,
/*72706*/     OPC_RecordChild3, // #3 = $type
/*72707*/     OPC_MoveChild3,
/*72708*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72711*/     OPC_CheckType, MVT::i32,
/*72713*/     OPC_MoveParent,
/*72714*/     OPC_RecordChild4, // #4 = $swz_x
/*72715*/     OPC_MoveChild4,
/*72716*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72719*/     OPC_CheckType, MVT::i32,
/*72721*/     OPC_MoveParent,
/*72722*/     OPC_RecordChild5, // #5 = $swz_y
/*72723*/     OPC_MoveChild5,
/*72724*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72727*/     OPC_CheckType, MVT::i32,
/*72729*/     OPC_MoveParent,
/*72730*/     OPC_RecordChild6, // #6 = $swz_z
/*72731*/     OPC_MoveChild6,
/*72732*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72735*/     OPC_CheckType, MVT::i32,
/*72737*/     OPC_MoveParent,
/*72738*/     OPC_RecordChild7, // #7 = $swz_w
/*72739*/     OPC_MoveChild7,
/*72740*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72743*/     OPC_CheckType, MVT::i32,
/*72745*/     OPC_MoveParent,
/*72746*/     OPC_Scope, 35, /*->72783*/ // 2 children in Scope
/*72748*/       OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*72750*/       OPC_EmitMergeInputChains1_0,
/*72751*/       OPC_EmitConvertToTarget, 3,
/*72753*/       OPC_EmitConvertToTarget, 2,
/*72755*/       OPC_EmitConvertToTarget, 4,
/*72757*/       OPC_EmitConvertToTarget, 5,
/*72759*/       OPC_EmitConvertToTarget, 6,
/*72761*/       OPC_EmitConvertToTarget, 7,
/*72763*/       OPC_EmitInteger, MVT::i32, 39, 
/*72766*/       OPC_EmitInteger, MVT::i32, 0, 
/*72769*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                    9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (R600_EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (R600_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 39:i32, 0:i32)
/*72783*/     /*Scope*/ 35, /*->72819*/
/*72784*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*72786*/       OPC_EmitMergeInputChains1_0,
/*72787*/       OPC_EmitConvertToTarget, 3,
/*72789*/       OPC_EmitConvertToTarget, 2,
/*72791*/       OPC_EmitConvertToTarget, 4,
/*72793*/       OPC_EmitConvertToTarget, 5,
/*72795*/       OPC_EmitConvertToTarget, 6,
/*72797*/       OPC_EmitConvertToTarget, 7,
/*72799*/       OPC_EmitInteger, MVT::i32, 83, 
/*72802*/       OPC_EmitInteger, MVT::i32, 0, 
/*72805*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                    9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (R600_EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (EG_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 83:i32, 0:i32)
/*72819*/     0, /*End of Scope*/
/*72820*/   /*SwitchOpcode*/ 27|128,9|128,1/*17563*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->90388
/*72825*/     OPC_Scope, 57, /*->72884*/ // 98 children in Scope
/*72827*/       OPC_CheckChild0Integer, 87|128,3/*471*/, 
/*72830*/       OPC_RecordChild1, // #0 = $src
/*72831*/       OPC_CheckChild1Type, MVT::i32,
/*72833*/       OPC_RecordChild2, // #1 = $dpp_ctrl
/*72834*/       OPC_MoveChild2,
/*72835*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72838*/       OPC_MoveParent,
/*72839*/       OPC_RecordChild3, // #2 = $row_mask
/*72840*/       OPC_MoveChild3,
/*72841*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72844*/       OPC_MoveParent,
/*72845*/       OPC_RecordChild4, // #3 = $bank_mask
/*72846*/       OPC_MoveChild4,
/*72847*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72850*/       OPC_MoveParent,
/*72851*/       OPC_RecordChild5, // #4 = $bound_ctrl
/*72852*/       OPC_MoveChild5,
/*72853*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72856*/       OPC_MoveParent,
/*72857*/       OPC_CheckType, MVT::i32,
/*72859*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*72861*/       OPC_EmitNodeXForm, 2, 1, // as_i32imm
/*72864*/       OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*72867*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*72870*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*72873*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_dpp), 0,
                    MVT::i32, 5/*#Ops*/, 0, 5, 6, 7, 8, 
                // Src: (intrinsic_wo_chain:i32 471:iPTR, i32:i32:$src, (imm:i32):$dpp_ctrl, (imm:i32):$row_mask, (imm:i32):$bank_mask, (imm:i1):$bound_ctrl) - Complexity = 20
                // Dst: (V_MOV_B32_dpp:i32 ?:i32:$src, (as_i32imm:i32 ?:i32:$dpp_ctrl), (as_i32imm:i32 ?:i32:$row_mask), (as_i32imm:i32 ?:i32:$bank_mask), (as_i1imm:i1 ?:i1:$bound_ctrl))
/*72884*/     /*Scope*/ 19, /*->72904*/
/*72885*/       OPC_CheckChild0Integer, 109|128,2/*365*/, 
/*72888*/       OPC_RecordChild1, // #0 = $DS1Addr1Offset:addr:offset
/*72889*/       OPC_RecordChild2, // #1 = $data0
/*72890*/       OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*72892*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectDS1Addr1Offset:$ #2 #3
/*72895*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_PERMUTE_B32), 0,
                    MVT::i32, 3/*#Ops*/, 2, 1, 3, 
                // Src: (intrinsic_wo_chain:i32 365:iPTR, (DS1Addr1Offset:i32 i32:i32:$addr, i16:i16:$offset), i32:i32:$data0) - Complexity = 17
                // Dst: (DS_PERMUTE_B32:i32 i32:i32:$addr, i32:i32:$data0, i16:i16:$offset)
/*72904*/     /*Scope*/ 19, /*->72924*/
/*72905*/       OPC_CheckChild0Integer, 108|128,2/*364*/, 
/*72908*/       OPC_RecordChild1, // #0 = $DS1Addr1Offset:addr:offset
/*72909*/       OPC_RecordChild2, // #1 = $data0
/*72910*/       OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*72912*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectDS1Addr1Offset:$ #2 #3
/*72915*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_BPERMUTE_B32), 0,
                    MVT::i32, 3/*#Ops*/, 2, 1, 3, 
                // Src: (intrinsic_wo_chain:i32 364:iPTR, (DS1Addr1Offset:i32 i32:i32:$addr, i16:i16:$offset), i32:i32:$data0) - Complexity = 17
                // Dst: (DS_BPERMUTE_B32:i32 i32:i32:$addr, i32:i32:$data0, i16:i16:$offset)
/*72924*/     /*Scope*/ 27, /*->72952*/
/*72925*/       OPC_CheckChild0Integer, 110|128,2/*366*/, 
/*72928*/       OPC_RecordChild1, // #0 = $src
/*72929*/       OPC_RecordChild2, // #1 = $offset16
/*72930*/       OPC_MoveChild2,
/*72931*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72934*/       OPC_MoveParent,
/*72935*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72937*/       OPC_EmitNodeXForm, 0, 1, // as_i16imm
/*72940*/       OPC_EmitInteger, MVT::i1, 0, 
/*72943*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_SWIZZLE_B32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 366:iPTR, i32:i32:$src, (imm:i32):$offset16) - Complexity = 11
                // Dst: (DS_SWIZZLE_B32:i32 ?:i32:$src, (as_i16imm:i16 ?:i32:$offset16), 0:i1)
/*72952*/     /*Scope*/ 13, /*->72966*/
/*72953*/       OPC_CheckChild0Integer, 96|128,3/*480*/, 
/*72956*/       OPC_RecordChild1, // #0 = $src0
/*72957*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72959*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_READFIRSTLANE_B32), 0,
                    MVT::i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:i32 480:iPTR, i32:i32:$src0) - Complexity = 8
                // Dst: (V_READFIRSTLANE_B32:i32 i32:i32:$src0)
/*72966*/     /*Scope*/ 13, /*->72980*/
/*72967*/       OPC_CheckChild0Integer, 97|128,3/*481*/, 
/*72970*/       OPC_RecordChild1, // #0 = $src0
/*72971*/       OPC_RecordChild2, // #1 = $src1
/*72972*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_READLANE_B32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 481:iPTR, i32:i32:$src0, i32:i32:$src1) - Complexity = 8
                // Dst: (V_READLANE_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*72980*/     /*Scope*/ 14, /*->72995*/
/*72981*/       OPC_CheckChild0Integer, 0|128,48/*6144*/, 
/*72984*/       OPC_RecordChild1, // #0 = $src
/*72985*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72987*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_BREAK), 0,
                    MVT::i64, MVT::i1, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:i64 6144:iPTR, i64:i64:$src) - Complexity = 8
                // Dst: (SI_BREAK:i64:i1 i64:i64:$src)
/*72995*/     /*Scope*/ 16, /*->73012*/
/*72996*/       OPC_CheckChild0Integer, 6|128,48/*6150*/, 
/*72999*/       OPC_RecordChild1, // #0 = $vcc
/*73000*/       OPC_RecordChild2, // #1 = $src
/*73001*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73003*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_IF_BREAK), 0,
                    MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i64 6150:iPTR, i1:i1:$vcc, i64:i64:$src) - Complexity = 8
                // Dst: (SI_IF_BREAK:i64:i1 i1:i1:$vcc, i64:i64:$src)
/*73012*/     /*Scope*/ 16, /*->73029*/
/*73013*/       OPC_CheckChild0Integer, 2|128,48/*6146*/, 
/*73016*/       OPC_RecordChild1, // #0 = $src0
/*73017*/       OPC_RecordChild2, // #1 = $src1
/*73018*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73020*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_ELSE_BREAK), 0,
                    MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i64 6146:iPTR, i64:i64:$src0, i64:i64:$src1) - Complexity = 8
                // Dst: (SI_ELSE_BREAK:i64:i1 i64:i64:$src0, i64:i64:$src1)
/*73029*/     /*Scope*/ 11, /*->73041*/
/*73030*/       OPC_CheckChild0Integer, 91|128,3/*475*/, 
/*73033*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73035*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_PS_LIVE), 0,
                    MVT::i1, 0/*#Ops*/, 
                // Src: (intrinsic_wo_chain:i1 475:iPTR) - Complexity = 8
                // Dst: (SI_PS_LIVE:i1)
/*73041*/     /*Scope*/ 11, /*->73053*/
/*73042*/       OPC_CheckChild0Integer, 119|128,2/*375*/, 
/*73045*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73047*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GET_GROUPSTATICSIZE), 0,
                    MVT::i32, 0/*#Ops*/, 
                // Src: (intrinsic_wo_chain:i32 375:iPTR) - Complexity = 8
                // Dst: (GET_GROUPSTATICSIZE:i32)
/*73053*/     /*Scope*/ 29, /*->73083*/
/*73054*/       OPC_CheckChild0Integer, 101|128,2/*357*/, 
/*73057*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*73058*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*73059*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*73060*/       OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*73063*/       OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*73066*/       OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*73069*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_PK_U8_F32), 0,
                    MVT::i32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:i32 357:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:i32 i32:i32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CVT_PK_U8_F32:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i32:i32:$src2_modifiers, i32:i32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*73083*/     /*Scope*/ 59, /*->73143*/
/*73084*/       OPC_CheckChild0Integer, 117|128,2/*373*/, 
/*73087*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*73088*/       OPC_SwitchType /*2 cases */, 34, MVT::i32,// ->73125
/*73091*/         OPC_Scope, 15, /*->73108*/ // 2 children in Scope
/*73093*/           OPC_CheckChild1Type, MVT::f64,
/*73095*/           OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*73098*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_EXP_I32_F64_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (intrinsic_wo_chain:i32 373:iPTR, (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                    // Dst: (V_FREXP_EXP_I32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*73108*/         /*Scope*/ 15, /*->73124*/
/*73109*/           OPC_CheckChild1Type, MVT::f32,
/*73111*/           OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*73114*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_EXP_I32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (intrinsic_wo_chain:i32 373:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                    // Dst: (V_FREXP_EXP_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*73124*/         0, /*End of Scope*/
/*73125*/       /*SwitchType*/ 15, MVT::i16,// ->73142
/*73127*/         OPC_CheckChild1Type, MVT::f16,
/*73129*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*73132*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_EXP_I16_F16_e64), 0,
                      MVT::i16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:i16 373:iPTR, (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_EXP_I16_F16_e64:i16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*73142*/       0, // EndSwitchType
/*73143*/     /*Scope*/ 13, /*->73157*/
/*73144*/       OPC_CheckChild0Integer, 86|128,3/*470*/, 
/*73147*/       OPC_RecordChild1, // #0 = $src0
/*73148*/       OPC_RecordChild2, // #1 = $src1
/*73149*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MBCNT_LO_U32_B32_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 470:iPTR, i32:i32:$src0, i32:i32:$src1) - Complexity = -992
                // Dst: (V_MBCNT_LO_U32_B32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*73157*/     /*Scope*/ 13, /*->73171*/
/*73158*/       OPC_CheckChild0Integer, 85|128,3/*469*/, 
/*73161*/       OPC_RecordChild1, // #0 = $src0
/*73162*/       OPC_RecordChild2, // #1 = $src1
/*73163*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MBCNT_HI_U32_B32_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 469:iPTR, i32:i32:$src0, i32:i32:$src1) - Complexity = -992
                // Dst: (V_MBCNT_HI_U32_B32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*73171*/     /*Scope*/ 15, /*->73187*/
/*73172*/       OPC_CheckChild0Integer, 83|128,3/*467*/, 
/*73175*/       OPC_RecordChild1, // #0 = $src0
/*73176*/       OPC_RecordChild2, // #1 = $src1
/*73177*/       OPC_RecordChild3, // #2 = $src2
/*73178*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LERP_U8), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 467:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_LERP_U8:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*73187*/     /*Scope*/ 15, /*->73203*/
/*73188*/       OPC_CheckChild0Integer, 117|128,3/*501*/, 
/*73191*/       OPC_RecordChild1, // #0 = $src0
/*73192*/       OPC_RecordChild2, // #1 = $src1
/*73193*/       OPC_RecordChild3, // #2 = $src2
/*73194*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U8), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 501:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_SAD_U8:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*73203*/     /*Scope*/ 15, /*->73219*/
/*73204*/       OPC_CheckChild0Integer, 115|128,3/*499*/, 
/*73207*/       OPC_RecordChild1, // #0 = $src0
/*73208*/       OPC_RecordChild2, // #1 = $src1
/*73209*/       OPC_RecordChild3, // #2 = $src2
/*73210*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_HI_U8), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 499:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_SAD_HI_U8:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*73219*/     /*Scope*/ 15, /*->73235*/
/*73220*/       OPC_CheckChild0Integer, 116|128,3/*500*/, 
/*73223*/       OPC_RecordChild1, // #0 = $src0
/*73224*/       OPC_RecordChild2, // #1 = $src1
/*73225*/       OPC_RecordChild3, // #2 = $src2
/*73226*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U16), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 500:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_SAD_U16:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*73235*/     /*Scope*/ 15, /*->73251*/
/*73236*/       OPC_CheckChild0Integer, 90|128,3/*474*/, 
/*73239*/       OPC_RecordChild1, // #0 = $src0
/*73240*/       OPC_RecordChild2, // #1 = $src1
/*73241*/       OPC_RecordChild3, // #2 = $src2
/*73242*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MSAD_U8), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 474:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_MSAD_U8:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*73251*/     /*Scope*/ 15, /*->73267*/
/*73252*/       OPC_CheckChild0Integer, 88|128,3/*472*/, 
/*73255*/       OPC_RecordChild1, // #0 = $src0
/*73256*/       OPC_RecordChild2, // #1 = $src1
/*73257*/       OPC_RecordChild3, // #2 = $src2
/*73258*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MQSAD_PK_U16_U8), 0,
                    MVT::i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i64 472:iPTR, i64:i64:$src0, i32:i32:$src1, i64:i64:$src2) - Complexity = -992
                // Dst: (V_MQSAD_PK_U16_U8:i64 i64:i64:$src0, i32:i32:$src1, i64:i64:$src2)
/*73267*/     /*Scope*/ 15, /*->73283*/
/*73268*/       OPC_CheckChild0Integer, 92|128,3/*476*/, 
/*73271*/       OPC_RecordChild1, // #0 = $src0
/*73272*/       OPC_RecordChild2, // #1 = $src1
/*73273*/       OPC_RecordChild3, // #2 = $src2
/*73274*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_QSAD_PK_U16_U8), 0,
                    MVT::i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i64 476:iPTR, i64:i64:$src0, i32:i32:$src1, i64:i64:$src2) - Complexity = -992
                // Dst: (V_QSAD_PK_U16_U8:i64 i64:i64:$src0, i32:i32:$src1, i64:i64:$src2)
/*73283*/     /*Scope*/ 29, /*->73313*/
/*73284*/       OPC_CheckChild0Integer, 97|128,2/*353*/, 
/*73287*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*73288*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*73289*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*73290*/       OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*73293*/       OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*73296*/       OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*73299*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBEID_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 353:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBEID_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*73313*/     /*Scope*/ 29, /*->73343*/
/*73314*/       OPC_CheckChild0Integer, 99|128,2/*355*/, 
/*73317*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*73318*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*73319*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*73320*/       OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*73323*/       OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*73326*/       OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*73329*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBESC_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 355:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBESC_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*73343*/     /*Scope*/ 29, /*->73373*/
/*73344*/       OPC_CheckChild0Integer, 100|128,2/*356*/, 
/*73347*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*73348*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*73349*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*73350*/       OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*73353*/       OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*73356*/       OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*73359*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBETC_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 356:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBETC_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*73373*/     /*Scope*/ 29, /*->73403*/
/*73374*/       OPC_CheckChild0Integer, 98|128,2/*354*/, 
/*73377*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*73378*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*73379*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*73380*/       OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*73383*/       OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*73386*/       OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*73389*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBEMA_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 354:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBEMA_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*73403*/     /*Scope*/ 57, /*->73461*/
/*73404*/       OPC_CheckChild0Integer, 118|128,2/*374*/, 
/*73407*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*73408*/       OPC_SwitchType /*3 cases */, 15, MVT::f64,// ->73426
/*73411*/         OPC_CheckChild1Type, MVT::f64,
/*73413*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*73416*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_MANT_F64_e64), 0,
                      MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:f64 374:iPTR, (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_MANT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*73426*/       /*SwitchType*/ 15, MVT::f32,// ->73443
/*73428*/         OPC_CheckChild1Type, MVT::f32,
/*73430*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*73433*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_MANT_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:f32 374:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_MANT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*73443*/       /*SwitchType*/ 15, MVT::f16,// ->73460
/*73445*/         OPC_CheckChild1Type, MVT::f16,
/*73447*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*73450*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_MANT_F16_e64), 0,
                      MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:f16 374:iPTR, (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_MANT_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*73460*/       0, // EndSwitchType
/*73461*/     /*Scope*/ 21, /*->73483*/
/*73462*/       OPC_CheckChild0Integer, 84|128,3/*468*/, 
/*73465*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*73466*/       OPC_CheckChild1Type, MVT::f32,
/*73468*/       OPC_CheckType, MVT::f32,
/*73470*/       OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*73473*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LOG_CLAMP_F32_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (intrinsic_wo_chain:f32 468:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                // Dst: (V_LOG_CLAMP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*73483*/     /*Scope*/ 15, /*->73499*/
/*73484*/       OPC_CheckChild0Integer, 89|128,3/*473*/, 
/*73487*/       OPC_RecordChild1, // #0 = $src0
/*73488*/       OPC_RecordChild2, // #1 = $src1
/*73489*/       OPC_RecordChild3, // #2 = $src2
/*73490*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MQSAD_U32_U8), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 473:iPTR, i64:i64:$src0, i32:i32:$src1, v4i32:v4i32:$src2) - Complexity = -992
                // Dst: (V_MQSAD_U32_U8:v4i32 i64:i64:$src0, i32:i32:$src1, v4i32:v4i32:$src2)
/*73499*/     /*Scope*/ 35|128,2/*291*/, /*->73792*/
/*73501*/       OPC_CheckChild0Integer, 83|128,47/*6099*/, 
/*73504*/       OPC_RecordChild1, // #0 = $addr
/*73505*/       OPC_Scope, 94, /*->73601*/ // 3 children in Scope
/*73507*/         OPC_CheckChild1Type, MVT::i32,
/*73509*/         OPC_RecordChild2, // #1 = $rsrc
/*73510*/         OPC_RecordChild3, // #2 = $dmask
/*73511*/         OPC_MoveChild3,
/*73512*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73515*/         OPC_MoveParent,
/*73516*/         OPC_RecordChild4, // #3 = $unorm
/*73517*/         OPC_MoveChild4,
/*73518*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73521*/         OPC_MoveParent,
/*73522*/         OPC_RecordChild5, // #4 = $r128
/*73523*/         OPC_MoveChild5,
/*73524*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73527*/         OPC_MoveParent,
/*73528*/         OPC_RecordChild6, // #5 = $da
/*73529*/         OPC_MoveChild6,
/*73530*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73533*/         OPC_MoveParent,
/*73534*/         OPC_RecordChild7, // #6 = $glc
/*73535*/         OPC_MoveChild7,
/*73536*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73539*/         OPC_MoveParent,
/*73540*/         OPC_MoveChild, 8,
/*73542*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73545*/         OPC_RecordNode, // #7 = $slc
/*73546*/         OPC_MoveParent,
/*73547*/         OPC_MoveChild, 9,
/*73549*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73552*/         OPC_RecordNode, // #8 = $tfe
/*73553*/         OPC_MoveParent,
/*73554*/         OPC_MoveChild, 10,
/*73556*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73559*/         OPC_RecordNode, // #9 = $lwe
/*73560*/         OPC_MoveParent,
/*73561*/         OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*73564*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*73567*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*73570*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*73573*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*73576*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*73579*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*73582*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*73585*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V1), 0,
                      MVT::v4f32, 10/*#Ops*/, 0, 1, 10, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (intrinsic_wo_chain:v4f32 6099:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i32):$unorm, (imm:i32):$r128, (imm:i32):$da, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe, (imm:i32):$lwe) - Complexity = 32
                  // Dst: (IMAGE_LOAD_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*73601*/       /*Scope*/ 94, /*->73696*/
/*73602*/         OPC_CheckChild1Type, MVT::v2i32,
/*73604*/         OPC_RecordChild2, // #1 = $rsrc
/*73605*/         OPC_RecordChild3, // #2 = $dmask
/*73606*/         OPC_MoveChild3,
/*73607*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73610*/         OPC_MoveParent,
/*73611*/         OPC_RecordChild4, // #3 = $unorm
/*73612*/         OPC_MoveChild4,
/*73613*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73616*/         OPC_MoveParent,
/*73617*/         OPC_RecordChild5, // #4 = $r128
/*73618*/         OPC_MoveChild5,
/*73619*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73622*/         OPC_MoveParent,
/*73623*/         OPC_RecordChild6, // #5 = $da
/*73624*/         OPC_MoveChild6,
/*73625*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73628*/         OPC_MoveParent,
/*73629*/         OPC_RecordChild7, // #6 = $glc
/*73630*/         OPC_MoveChild7,
/*73631*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73634*/         OPC_MoveParent,
/*73635*/         OPC_MoveChild, 8,
/*73637*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73640*/         OPC_RecordNode, // #7 = $slc
/*73641*/         OPC_MoveParent,
/*73642*/         OPC_MoveChild, 9,
/*73644*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73647*/         OPC_RecordNode, // #8 = $tfe
/*73648*/         OPC_MoveParent,
/*73649*/         OPC_MoveChild, 10,
/*73651*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73654*/         OPC_RecordNode, // #9 = $lwe
/*73655*/         OPC_MoveParent,
/*73656*/         OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*73659*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*73662*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*73665*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*73668*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*73671*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*73674*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*73677*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*73680*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                      MVT::v4f32, 10/*#Ops*/, 0, 1, 10, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (intrinsic_wo_chain:v4f32 6099:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i32):$unorm, (imm:i32):$r128, (imm:i32):$da, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe, (imm:i32):$lwe) - Complexity = 32
                  // Dst: (IMAGE_LOAD_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*73696*/       /*Scope*/ 94, /*->73791*/
/*73697*/         OPC_CheckChild1Type, MVT::v4i32,
/*73699*/         OPC_RecordChild2, // #1 = $rsrc
/*73700*/         OPC_RecordChild3, // #2 = $dmask
/*73701*/         OPC_MoveChild3,
/*73702*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73705*/         OPC_MoveParent,
/*73706*/         OPC_RecordChild4, // #3 = $unorm
/*73707*/         OPC_MoveChild4,
/*73708*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73711*/         OPC_MoveParent,
/*73712*/         OPC_RecordChild5, // #4 = $r128
/*73713*/         OPC_MoveChild5,
/*73714*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73717*/         OPC_MoveParent,
/*73718*/         OPC_RecordChild6, // #5 = $da
/*73719*/         OPC_MoveChild6,
/*73720*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73723*/         OPC_MoveParent,
/*73724*/         OPC_RecordChild7, // #6 = $glc
/*73725*/         OPC_MoveChild7,
/*73726*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73729*/         OPC_MoveParent,
/*73730*/         OPC_MoveChild, 8,
/*73732*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73735*/         OPC_RecordNode, // #7 = $slc
/*73736*/         OPC_MoveParent,
/*73737*/         OPC_MoveChild, 9,
/*73739*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73742*/         OPC_RecordNode, // #8 = $tfe
/*73743*/         OPC_MoveParent,
/*73744*/         OPC_MoveChild, 10,
/*73746*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73749*/         OPC_RecordNode, // #9 = $lwe
/*73750*/         OPC_MoveParent,
/*73751*/         OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*73754*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*73757*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*73760*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*73763*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*73766*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*73769*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*73772*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*73775*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                      MVT::v4f32, 10/*#Ops*/, 0, 1, 10, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (intrinsic_wo_chain:v4f32 6099:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i32):$unorm, (imm:i32):$r128, (imm:i32):$da, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe, (imm:i32):$lwe) - Complexity = 32
                  // Dst: (IMAGE_LOAD_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*73791*/       0, /*End of Scope*/
/*73792*/     /*Scope*/ 35|128,2/*291*/, /*->74085*/
/*73794*/       OPC_CheckChild0Integer, 84|128,47/*6100*/, 
/*73797*/       OPC_RecordChild1, // #0 = $addr
/*73798*/       OPC_Scope, 94, /*->73894*/ // 3 children in Scope
/*73800*/         OPC_CheckChild1Type, MVT::i32,
/*73802*/         OPC_RecordChild2, // #1 = $rsrc
/*73803*/         OPC_RecordChild3, // #2 = $dmask
/*73804*/         OPC_MoveChild3,
/*73805*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73808*/         OPC_MoveParent,
/*73809*/         OPC_RecordChild4, // #3 = $unorm
/*73810*/         OPC_MoveChild4,
/*73811*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73814*/         OPC_MoveParent,
/*73815*/         OPC_RecordChild5, // #4 = $r128
/*73816*/         OPC_MoveChild5,
/*73817*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73820*/         OPC_MoveParent,
/*73821*/         OPC_RecordChild6, // #5 = $da
/*73822*/         OPC_MoveChild6,
/*73823*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73826*/         OPC_MoveParent,
/*73827*/         OPC_RecordChild7, // #6 = $glc
/*73828*/         OPC_MoveChild7,
/*73829*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73832*/         OPC_MoveParent,
/*73833*/         OPC_MoveChild, 8,
/*73835*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73838*/         OPC_RecordNode, // #7 = $slc
/*73839*/         OPC_MoveParent,
/*73840*/         OPC_MoveChild, 9,
/*73842*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73845*/         OPC_RecordNode, // #8 = $tfe
/*73846*/         OPC_MoveParent,
/*73847*/         OPC_MoveChild, 10,
/*73849*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73852*/         OPC_RecordNode, // #9 = $lwe
/*73853*/         OPC_MoveParent,
/*73854*/         OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*73857*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*73860*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*73863*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*73866*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*73869*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*73872*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*73875*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*73878*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V1), 0,
                      MVT::v4f32, 10/*#Ops*/, 0, 1, 10, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (intrinsic_wo_chain:v4f32 6100:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i32):$unorm, (imm:i32):$r128, (imm:i32):$da, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe, (imm:i32):$lwe) - Complexity = 32
                  // Dst: (IMAGE_LOAD_MIP_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*73894*/       /*Scope*/ 94, /*->73989*/
/*73895*/         OPC_CheckChild1Type, MVT::v2i32,
/*73897*/         OPC_RecordChild2, // #1 = $rsrc
/*73898*/         OPC_RecordChild3, // #2 = $dmask
/*73899*/         OPC_MoveChild3,
/*73900*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73903*/         OPC_MoveParent,
/*73904*/         OPC_RecordChild4, // #3 = $unorm
/*73905*/         OPC_MoveChild4,
/*73906*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73909*/         OPC_MoveParent,
/*73910*/         OPC_RecordChild5, // #4 = $r128
/*73911*/         OPC_MoveChild5,
/*73912*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73915*/         OPC_MoveParent,
/*73916*/         OPC_RecordChild6, // #5 = $da
/*73917*/         OPC_MoveChild6,
/*73918*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73921*/         OPC_MoveParent,
/*73922*/         OPC_RecordChild7, // #6 = $glc
/*73923*/         OPC_MoveChild7,
/*73924*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73927*/         OPC_MoveParent,
/*73928*/         OPC_MoveChild, 8,
/*73930*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73933*/         OPC_RecordNode, // #7 = $slc
/*73934*/         OPC_MoveParent,
/*73935*/         OPC_MoveChild, 9,
/*73937*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73940*/         OPC_RecordNode, // #8 = $tfe
/*73941*/         OPC_MoveParent,
/*73942*/         OPC_MoveChild, 10,
/*73944*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73947*/         OPC_RecordNode, // #9 = $lwe
/*73948*/         OPC_MoveParent,
/*73949*/         OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*73952*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*73955*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*73958*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*73961*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*73964*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*73967*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*73970*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*73973*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                      MVT::v4f32, 10/*#Ops*/, 0, 1, 10, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (intrinsic_wo_chain:v4f32 6100:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i32):$unorm, (imm:i32):$r128, (imm:i32):$da, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe, (imm:i32):$lwe) - Complexity = 32
                  // Dst: (IMAGE_LOAD_MIP_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*73989*/       /*Scope*/ 94, /*->74084*/
/*73990*/         OPC_CheckChild1Type, MVT::v4i32,
/*73992*/         OPC_RecordChild2, // #1 = $rsrc
/*73993*/         OPC_RecordChild3, // #2 = $dmask
/*73994*/         OPC_MoveChild3,
/*73995*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73998*/         OPC_MoveParent,
/*73999*/         OPC_RecordChild4, // #3 = $unorm
/*74000*/         OPC_MoveChild4,
/*74001*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74004*/         OPC_MoveParent,
/*74005*/         OPC_RecordChild5, // #4 = $r128
/*74006*/         OPC_MoveChild5,
/*74007*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74010*/         OPC_MoveParent,
/*74011*/         OPC_RecordChild6, // #5 = $da
/*74012*/         OPC_MoveChild6,
/*74013*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74016*/         OPC_MoveParent,
/*74017*/         OPC_RecordChild7, // #6 = $glc
/*74018*/         OPC_MoveChild7,
/*74019*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74022*/         OPC_MoveParent,
/*74023*/         OPC_MoveChild, 8,
/*74025*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74028*/         OPC_RecordNode, // #7 = $slc
/*74029*/         OPC_MoveParent,
/*74030*/         OPC_MoveChild, 9,
/*74032*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74035*/         OPC_RecordNode, // #8 = $tfe
/*74036*/         OPC_MoveParent,
/*74037*/         OPC_MoveChild, 10,
/*74039*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74042*/         OPC_RecordNode, // #9 = $lwe
/*74043*/         OPC_MoveParent,
/*74044*/         OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*74047*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*74050*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74053*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74056*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74059*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74062*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74065*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74068*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                      MVT::v4f32, 10/*#Ops*/, 0, 1, 10, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (intrinsic_wo_chain:v4f32 6100:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i32):$unorm, (imm:i32):$r128, (imm:i32):$da, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe, (imm:i32):$lwe) - Complexity = 32
                  // Dst: (IMAGE_LOAD_MIP_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74084*/       0, /*End of Scope*/
/*74085*/     /*Scope*/ 98, /*->74184*/
/*74086*/       OPC_CheckChild0Integer, 82|128,47/*6098*/, 
/*74089*/       OPC_RecordChild1, // #0 = $addr
/*74090*/       OPC_CheckChild1Type, MVT::i32,
/*74092*/       OPC_RecordChild2, // #1 = $rsrc
/*74093*/       OPC_RecordChild3, // #2 = $dmask
/*74094*/       OPC_MoveChild3,
/*74095*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74098*/       OPC_MoveParent,
/*74099*/       OPC_RecordChild4, // #3 = $unorm
/*74100*/       OPC_MoveChild4,
/*74101*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74104*/       OPC_MoveParent,
/*74105*/       OPC_RecordChild5, // #4 = $r128
/*74106*/       OPC_MoveChild5,
/*74107*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74110*/       OPC_MoveParent,
/*74111*/       OPC_RecordChild6, // #5 = $da
/*74112*/       OPC_MoveChild6,
/*74113*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74116*/       OPC_MoveParent,
/*74117*/       OPC_RecordChild7, // #6 = $glc
/*74118*/       OPC_MoveChild7,
/*74119*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74122*/       OPC_MoveParent,
/*74123*/       OPC_MoveChild, 8,
/*74125*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74128*/       OPC_RecordNode, // #7 = $slc
/*74129*/       OPC_MoveParent,
/*74130*/       OPC_MoveChild, 9,
/*74132*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74135*/       OPC_RecordNode, // #8 = $tfe
/*74136*/       OPC_MoveParent,
/*74137*/       OPC_MoveChild, 10,
/*74139*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74142*/       OPC_RecordNode, // #9 = $lwe
/*74143*/       OPC_MoveParent,
/*74144*/       OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*74147*/       OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*74150*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74153*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74156*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74159*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74162*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74165*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74168*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                    MVT::v4f32, 10/*#Ops*/, 0, 1, 10, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (intrinsic_wo_chain:v4f32 6098:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i32):$unorm, (imm:i32):$r128, (imm:i32):$da, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe, (imm:i32):$lwe) - Complexity = 32
                // Dst: (IMAGE_GET_RESINFO_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74184*/     /*Scope*/ 26, /*->74211*/
/*74185*/       OPC_CheckChild0Integer, 38|128,33/*4262*/, 
/*74188*/       OPC_RecordChild1, // #0 = $src0
/*74189*/       OPC_Scope, 9, /*->74200*/ // 2 children in Scope
/*74191*/         OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*74193*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CUBE_r600_pseudo), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 4262:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_r600_pseudo:v4f32 v4f32:v4f32:$src0)
/*74200*/       /*Scope*/ 9, /*->74210*/
/*74201*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*74203*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CUBE_eg_pseudo), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 4262:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_eg_pseudo:v4f32 v4f32:v4f32:$src0)
/*74210*/       0, /*End of Scope*/
/*74211*/     /*Scope*/ 10|128,1/*138*/, /*->74351*/
/*74213*/       OPC_CheckChild0Integer, 57|128,47/*6073*/, 
/*74216*/       OPC_RecordChild1, // #0 = $addr
/*74217*/       OPC_Scope, 65, /*->74284*/ // 2 children in Scope
/*74219*/         OPC_CheckChild1Type, MVT::v2i32,
/*74221*/         OPC_RecordChild2, // #1 = $rsrc
/*74222*/         OPC_RecordChild3, // #2 = $sampler
/*74223*/         OPC_RecordChild4, // #3 = $dmask
/*74224*/         OPC_RecordChild5, // #4 = $unorm
/*74225*/         OPC_RecordChild6, // #5 = $r128
/*74226*/         OPC_RecordChild7, // #6 = $da
/*74227*/         OPC_MoveChild, 8,
/*74229*/         OPC_RecordNode, // #7 = $glc
/*74230*/         OPC_MoveParent,
/*74231*/         OPC_MoveChild, 9,
/*74233*/         OPC_RecordNode, // #8 = $slc
/*74234*/         OPC_MoveParent,
/*74235*/         OPC_MoveChild, 10,
/*74237*/         OPC_RecordNode, // #9 = $tfe
/*74238*/         OPC_MoveParent,
/*74239*/         OPC_MoveChild, 11,
/*74241*/         OPC_RecordNode, // #10 = $lwe
/*74242*/         OPC_MoveParent,
/*74243*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74246*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74249*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74252*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74255*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74258*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74261*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74264*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74267*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6073:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74284*/       /*Scope*/ 65, /*->74350*/
/*74285*/         OPC_CheckChild1Type, MVT::v4i32,
/*74287*/         OPC_RecordChild2, // #1 = $rsrc
/*74288*/         OPC_RecordChild3, // #2 = $sampler
/*74289*/         OPC_RecordChild4, // #3 = $dmask
/*74290*/         OPC_RecordChild5, // #4 = $unorm
/*74291*/         OPC_RecordChild6, // #5 = $r128
/*74292*/         OPC_RecordChild7, // #6 = $da
/*74293*/         OPC_MoveChild, 8,
/*74295*/         OPC_RecordNode, // #7 = $glc
/*74296*/         OPC_MoveParent,
/*74297*/         OPC_MoveChild, 9,
/*74299*/         OPC_RecordNode, // #8 = $slc
/*74300*/         OPC_MoveParent,
/*74301*/         OPC_MoveChild, 10,
/*74303*/         OPC_RecordNode, // #9 = $tfe
/*74304*/         OPC_MoveParent,
/*74305*/         OPC_MoveChild, 11,
/*74307*/         OPC_RecordNode, // #10 = $lwe
/*74308*/         OPC_MoveParent,
/*74309*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74312*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74315*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74318*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74321*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74324*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74327*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74330*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74333*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6073:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74350*/       0, /*End of Scope*/
/*74351*/     /*Scope*/ 69, /*->74421*/
/*74352*/       OPC_CheckChild0Integer, 74|128,47/*6090*/, 
/*74355*/       OPC_RecordChild1, // #0 = $addr
/*74356*/       OPC_CheckChild1Type, MVT::v4i32,
/*74358*/       OPC_RecordChild2, // #1 = $rsrc
/*74359*/       OPC_RecordChild3, // #2 = $sampler
/*74360*/       OPC_RecordChild4, // #3 = $dmask
/*74361*/       OPC_RecordChild5, // #4 = $unorm
/*74362*/       OPC_RecordChild6, // #5 = $r128
/*74363*/       OPC_RecordChild7, // #6 = $da
/*74364*/       OPC_MoveChild, 8,
/*74366*/       OPC_RecordNode, // #7 = $glc
/*74367*/       OPC_MoveParent,
/*74368*/       OPC_MoveChild, 9,
/*74370*/       OPC_RecordNode, // #8 = $slc
/*74371*/       OPC_MoveParent,
/*74372*/       OPC_MoveChild, 10,
/*74374*/       OPC_RecordNode, // #9 = $tfe
/*74375*/       OPC_MoveParent,
/*74376*/       OPC_MoveChild, 11,
/*74378*/       OPC_RecordNode, // #10 = $lwe
/*74379*/       OPC_MoveParent,
/*74380*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74383*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74386*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74389*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74392*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74395*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74398*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74401*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74404*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V4), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6090:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74421*/     /*Scope*/ 69, /*->74491*/
/*74422*/       OPC_CheckChild0Integer, 76|128,47/*6092*/, 
/*74425*/       OPC_RecordChild1, // #0 = $addr
/*74426*/       OPC_CheckChild1Type, MVT::v4i32,
/*74428*/       OPC_RecordChild2, // #1 = $rsrc
/*74429*/       OPC_RecordChild3, // #2 = $sampler
/*74430*/       OPC_RecordChild4, // #3 = $dmask
/*74431*/       OPC_RecordChild5, // #4 = $unorm
/*74432*/       OPC_RecordChild6, // #5 = $r128
/*74433*/       OPC_RecordChild7, // #6 = $da
/*74434*/       OPC_MoveChild, 8,
/*74436*/       OPC_RecordNode, // #7 = $glc
/*74437*/       OPC_MoveParent,
/*74438*/       OPC_MoveChild, 9,
/*74440*/       OPC_RecordNode, // #8 = $slc
/*74441*/       OPC_MoveParent,
/*74442*/       OPC_MoveChild, 10,
/*74444*/       OPC_RecordNode, // #9 = $tfe
/*74445*/       OPC_MoveParent,
/*74446*/       OPC_MoveChild, 11,
/*74448*/       OPC_RecordNode, // #10 = $lwe
/*74449*/       OPC_MoveParent,
/*74450*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74453*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74456*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74459*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74462*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74465*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74468*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74471*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74474*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V4), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6092:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74491*/     /*Scope*/ 69, /*->74561*/
/*74492*/       OPC_CheckChild0Integer, 58|128,47/*6074*/, 
/*74495*/       OPC_RecordChild1, // #0 = $addr
/*74496*/       OPC_CheckChild1Type, MVT::v4i32,
/*74498*/       OPC_RecordChild2, // #1 = $rsrc
/*74499*/       OPC_RecordChild3, // #2 = $sampler
/*74500*/       OPC_RecordChild4, // #3 = $dmask
/*74501*/       OPC_RecordChild5, // #4 = $unorm
/*74502*/       OPC_RecordChild6, // #5 = $r128
/*74503*/       OPC_RecordChild7, // #6 = $da
/*74504*/       OPC_MoveChild, 8,
/*74506*/       OPC_RecordNode, // #7 = $glc
/*74507*/       OPC_MoveParent,
/*74508*/       OPC_MoveChild, 9,
/*74510*/       OPC_RecordNode, // #8 = $slc
/*74511*/       OPC_MoveParent,
/*74512*/       OPC_MoveChild, 10,
/*74514*/       OPC_RecordNode, // #9 = $tfe
/*74515*/       OPC_MoveParent,
/*74516*/       OPC_MoveChild, 11,
/*74518*/       OPC_RecordNode, // #10 = $lwe
/*74519*/       OPC_MoveParent,
/*74520*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74523*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74526*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74529*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74532*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74535*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74538*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74541*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74544*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V4), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6074:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74561*/     /*Scope*/ 10|128,1/*138*/, /*->74701*/
/*74563*/       OPC_CheckChild0Integer, 59|128,47/*6075*/, 
/*74566*/       OPC_RecordChild1, // #0 = $addr
/*74567*/       OPC_Scope, 65, /*->74634*/ // 2 children in Scope
/*74569*/         OPC_CheckChild1Type, MVT::v4i32,
/*74571*/         OPC_RecordChild2, // #1 = $rsrc
/*74572*/         OPC_RecordChild3, // #2 = $sampler
/*74573*/         OPC_RecordChild4, // #3 = $dmask
/*74574*/         OPC_RecordChild5, // #4 = $unorm
/*74575*/         OPC_RecordChild6, // #5 = $r128
/*74576*/         OPC_RecordChild7, // #6 = $da
/*74577*/         OPC_MoveChild, 8,
/*74579*/         OPC_RecordNode, // #7 = $glc
/*74580*/         OPC_MoveParent,
/*74581*/         OPC_MoveChild, 9,
/*74583*/         OPC_RecordNode, // #8 = $slc
/*74584*/         OPC_MoveParent,
/*74585*/         OPC_MoveChild, 10,
/*74587*/         OPC_RecordNode, // #9 = $tfe
/*74588*/         OPC_MoveParent,
/*74589*/         OPC_MoveChild, 11,
/*74591*/         OPC_RecordNode, // #10 = $lwe
/*74592*/         OPC_MoveParent,
/*74593*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74596*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74599*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74602*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74605*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74608*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74611*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74614*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74617*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6075:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74634*/       /*Scope*/ 65, /*->74700*/
/*74635*/         OPC_CheckChild1Type, MVT::v8i32,
/*74637*/         OPC_RecordChild2, // #1 = $rsrc
/*74638*/         OPC_RecordChild3, // #2 = $sampler
/*74639*/         OPC_RecordChild4, // #3 = $dmask
/*74640*/         OPC_RecordChild5, // #4 = $unorm
/*74641*/         OPC_RecordChild6, // #5 = $r128
/*74642*/         OPC_RecordChild7, // #6 = $da
/*74643*/         OPC_MoveChild, 8,
/*74645*/         OPC_RecordNode, // #7 = $glc
/*74646*/         OPC_MoveParent,
/*74647*/         OPC_MoveChild, 9,
/*74649*/         OPC_RecordNode, // #8 = $slc
/*74650*/         OPC_MoveParent,
/*74651*/         OPC_MoveChild, 10,
/*74653*/         OPC_RecordNode, // #9 = $tfe
/*74654*/         OPC_MoveParent,
/*74655*/         OPC_MoveChild, 11,
/*74657*/         OPC_RecordNode, // #10 = $lwe
/*74658*/         OPC_MoveParent,
/*74659*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74662*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74665*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74668*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74671*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74674*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74677*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74680*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74683*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6075:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74700*/       0, /*End of Scope*/
/*74701*/     /*Scope*/ 10|128,1/*138*/, /*->74841*/
/*74703*/       OPC_CheckChild0Integer, 78|128,47/*6094*/, 
/*74706*/       OPC_RecordChild1, // #0 = $addr
/*74707*/       OPC_Scope, 65, /*->74774*/ // 2 children in Scope
/*74709*/         OPC_CheckChild1Type, MVT::v2i32,
/*74711*/         OPC_RecordChild2, // #1 = $rsrc
/*74712*/         OPC_RecordChild3, // #2 = $sampler
/*74713*/         OPC_RecordChild4, // #3 = $dmask
/*74714*/         OPC_RecordChild5, // #4 = $unorm
/*74715*/         OPC_RecordChild6, // #5 = $r128
/*74716*/         OPC_RecordChild7, // #6 = $da
/*74717*/         OPC_MoveChild, 8,
/*74719*/         OPC_RecordNode, // #7 = $glc
/*74720*/         OPC_MoveParent,
/*74721*/         OPC_MoveChild, 9,
/*74723*/         OPC_RecordNode, // #8 = $slc
/*74724*/         OPC_MoveParent,
/*74725*/         OPC_MoveChild, 10,
/*74727*/         OPC_RecordNode, // #9 = $tfe
/*74728*/         OPC_MoveParent,
/*74729*/         OPC_MoveChild, 11,
/*74731*/         OPC_RecordNode, // #10 = $lwe
/*74732*/         OPC_MoveParent,
/*74733*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74736*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74739*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74742*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74745*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74748*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74751*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74754*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74757*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6094:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_LZ_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74774*/       /*Scope*/ 65, /*->74840*/
/*74775*/         OPC_CheckChild1Type, MVT::v4i32,
/*74777*/         OPC_RecordChild2, // #1 = $rsrc
/*74778*/         OPC_RecordChild3, // #2 = $sampler
/*74779*/         OPC_RecordChild4, // #3 = $dmask
/*74780*/         OPC_RecordChild5, // #4 = $unorm
/*74781*/         OPC_RecordChild6, // #5 = $r128
/*74782*/         OPC_RecordChild7, // #6 = $da
/*74783*/         OPC_MoveChild, 8,
/*74785*/         OPC_RecordNode, // #7 = $glc
/*74786*/         OPC_MoveParent,
/*74787*/         OPC_MoveChild, 9,
/*74789*/         OPC_RecordNode, // #8 = $slc
/*74790*/         OPC_MoveParent,
/*74791*/         OPC_MoveChild, 10,
/*74793*/         OPC_RecordNode, // #9 = $tfe
/*74794*/         OPC_MoveParent,
/*74795*/         OPC_MoveChild, 11,
/*74797*/         OPC_RecordNode, // #10 = $lwe
/*74798*/         OPC_MoveParent,
/*74799*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74802*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74805*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74808*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74811*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74814*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74817*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74820*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74823*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6094:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_LZ_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74840*/       0, /*End of Scope*/
/*74841*/     /*Scope*/ 69, /*->74911*/
/*74842*/       OPC_CheckChild0Integer, 62|128,47/*6078*/, 
/*74845*/       OPC_RecordChild1, // #0 = $addr
/*74846*/       OPC_CheckChild1Type, MVT::v4i32,
/*74848*/       OPC_RecordChild2, // #1 = $rsrc
/*74849*/       OPC_RecordChild3, // #2 = $sampler
/*74850*/       OPC_RecordChild4, // #3 = $dmask
/*74851*/       OPC_RecordChild5, // #4 = $unorm
/*74852*/       OPC_RecordChild6, // #5 = $r128
/*74853*/       OPC_RecordChild7, // #6 = $da
/*74854*/       OPC_MoveChild, 8,
/*74856*/       OPC_RecordNode, // #7 = $glc
/*74857*/       OPC_MoveParent,
/*74858*/       OPC_MoveChild, 9,
/*74860*/       OPC_RecordNode, // #8 = $slc
/*74861*/       OPC_MoveParent,
/*74862*/       OPC_MoveChild, 10,
/*74864*/       OPC_RecordNode, // #9 = $tfe
/*74865*/       OPC_MoveParent,
/*74866*/       OPC_MoveChild, 11,
/*74868*/       OPC_RecordNode, // #10 = $lwe
/*74869*/       OPC_MoveParent,
/*74870*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74873*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74876*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74879*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74882*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74885*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74888*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74891*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74894*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V4), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6078:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74911*/     /*Scope*/ 10|128,1/*138*/, /*->75051*/
/*74913*/       OPC_CheckChild0Integer, 67|128,47/*6083*/, 
/*74916*/       OPC_RecordChild1, // #0 = $addr
/*74917*/       OPC_Scope, 65, /*->74984*/ // 2 children in Scope
/*74919*/         OPC_CheckChild1Type, MVT::v4i32,
/*74921*/         OPC_RecordChild2, // #1 = $rsrc
/*74922*/         OPC_RecordChild3, // #2 = $sampler
/*74923*/         OPC_RecordChild4, // #3 = $dmask
/*74924*/         OPC_RecordChild5, // #4 = $unorm
/*74925*/         OPC_RecordChild6, // #5 = $r128
/*74926*/         OPC_RecordChild7, // #6 = $da
/*74927*/         OPC_MoveChild, 8,
/*74929*/         OPC_RecordNode, // #7 = $glc
/*74930*/         OPC_MoveParent,
/*74931*/         OPC_MoveChild, 9,
/*74933*/         OPC_RecordNode, // #8 = $slc
/*74934*/         OPC_MoveParent,
/*74935*/         OPC_MoveChild, 10,
/*74937*/         OPC_RecordNode, // #9 = $tfe
/*74938*/         OPC_MoveParent,
/*74939*/         OPC_MoveChild, 11,
/*74941*/         OPC_RecordNode, // #10 = $lwe
/*74942*/         OPC_MoveParent,
/*74943*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*74946*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*74949*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*74952*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*74955*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*74958*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*74961*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*74964*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*74967*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6083:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*74984*/       /*Scope*/ 65, /*->75050*/
/*74985*/         OPC_CheckChild1Type, MVT::v8i32,
/*74987*/         OPC_RecordChild2, // #1 = $rsrc
/*74988*/         OPC_RecordChild3, // #2 = $sampler
/*74989*/         OPC_RecordChild4, // #3 = $dmask
/*74990*/         OPC_RecordChild5, // #4 = $unorm
/*74991*/         OPC_RecordChild6, // #5 = $r128
/*74992*/         OPC_RecordChild7, // #6 = $da
/*74993*/         OPC_MoveChild, 8,
/*74995*/         OPC_RecordNode, // #7 = $glc
/*74996*/         OPC_MoveParent,
/*74997*/         OPC_MoveChild, 9,
/*74999*/         OPC_RecordNode, // #8 = $slc
/*75000*/         OPC_MoveParent,
/*75001*/         OPC_MoveChild, 10,
/*75003*/         OPC_RecordNode, // #9 = $tfe
/*75004*/         OPC_MoveParent,
/*75005*/         OPC_MoveChild, 11,
/*75007*/         OPC_RecordNode, // #10 = $lwe
/*75008*/         OPC_MoveParent,
/*75009*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75012*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75015*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75018*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75021*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75024*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75027*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75030*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75033*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6083:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75050*/       0, /*End of Scope*/
/*75051*/     /*Scope*/ 10|128,1/*138*/, /*->75191*/
/*75053*/       OPC_CheckChild0Integer, 69|128,47/*6085*/, 
/*75056*/       OPC_RecordChild1, // #0 = $addr
/*75057*/       OPC_Scope, 65, /*->75124*/ // 2 children in Scope
/*75059*/         OPC_CheckChild1Type, MVT::v4i32,
/*75061*/         OPC_RecordChild2, // #1 = $rsrc
/*75062*/         OPC_RecordChild3, // #2 = $sampler
/*75063*/         OPC_RecordChild4, // #3 = $dmask
/*75064*/         OPC_RecordChild5, // #4 = $unorm
/*75065*/         OPC_RecordChild6, // #5 = $r128
/*75066*/         OPC_RecordChild7, // #6 = $da
/*75067*/         OPC_MoveChild, 8,
/*75069*/         OPC_RecordNode, // #7 = $glc
/*75070*/         OPC_MoveParent,
/*75071*/         OPC_MoveChild, 9,
/*75073*/         OPC_RecordNode, // #8 = $slc
/*75074*/         OPC_MoveParent,
/*75075*/         OPC_MoveChild, 10,
/*75077*/         OPC_RecordNode, // #9 = $tfe
/*75078*/         OPC_MoveParent,
/*75079*/         OPC_MoveChild, 11,
/*75081*/         OPC_RecordNode, // #10 = $lwe
/*75082*/         OPC_MoveParent,
/*75083*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75086*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75089*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75092*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75095*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75098*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75101*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75104*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75107*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6085:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75124*/       /*Scope*/ 65, /*->75190*/
/*75125*/         OPC_CheckChild1Type, MVT::v8i32,
/*75127*/         OPC_RecordChild2, // #1 = $rsrc
/*75128*/         OPC_RecordChild3, // #2 = $sampler
/*75129*/         OPC_RecordChild4, // #3 = $dmask
/*75130*/         OPC_RecordChild5, // #4 = $unorm
/*75131*/         OPC_RecordChild6, // #5 = $r128
/*75132*/         OPC_RecordChild7, // #6 = $da
/*75133*/         OPC_MoveChild, 8,
/*75135*/         OPC_RecordNode, // #7 = $glc
/*75136*/         OPC_MoveParent,
/*75137*/         OPC_MoveChild, 9,
/*75139*/         OPC_RecordNode, // #8 = $slc
/*75140*/         OPC_MoveParent,
/*75141*/         OPC_MoveChild, 10,
/*75143*/         OPC_RecordNode, // #9 = $tfe
/*75144*/         OPC_MoveParent,
/*75145*/         OPC_MoveChild, 11,
/*75147*/         OPC_RecordNode, // #10 = $lwe
/*75148*/         OPC_MoveParent,
/*75149*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75152*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75155*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75158*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75161*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75164*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75167*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75170*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75173*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6085:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75190*/       0, /*End of Scope*/
/*75191*/     /*Scope*/ 10|128,1/*138*/, /*->75331*/
/*75193*/       OPC_CheckChild0Integer, 63|128,47/*6079*/, 
/*75196*/       OPC_RecordChild1, // #0 = $addr
/*75197*/       OPC_Scope, 65, /*->75264*/ // 2 children in Scope
/*75199*/         OPC_CheckChild1Type, MVT::v4i32,
/*75201*/         OPC_RecordChild2, // #1 = $rsrc
/*75202*/         OPC_RecordChild3, // #2 = $sampler
/*75203*/         OPC_RecordChild4, // #3 = $dmask
/*75204*/         OPC_RecordChild5, // #4 = $unorm
/*75205*/         OPC_RecordChild6, // #5 = $r128
/*75206*/         OPC_RecordChild7, // #6 = $da
/*75207*/         OPC_MoveChild, 8,
/*75209*/         OPC_RecordNode, // #7 = $glc
/*75210*/         OPC_MoveParent,
/*75211*/         OPC_MoveChild, 9,
/*75213*/         OPC_RecordNode, // #8 = $slc
/*75214*/         OPC_MoveParent,
/*75215*/         OPC_MoveChild, 10,
/*75217*/         OPC_RecordNode, // #9 = $tfe
/*75218*/         OPC_MoveParent,
/*75219*/         OPC_MoveChild, 11,
/*75221*/         OPC_RecordNode, // #10 = $lwe
/*75222*/         OPC_MoveParent,
/*75223*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75226*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75229*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75232*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75235*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75238*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75241*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75244*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75247*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6079:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75264*/       /*Scope*/ 65, /*->75330*/
/*75265*/         OPC_CheckChild1Type, MVT::v8i32,
/*75267*/         OPC_RecordChild2, // #1 = $rsrc
/*75268*/         OPC_RecordChild3, // #2 = $sampler
/*75269*/         OPC_RecordChild4, // #3 = $dmask
/*75270*/         OPC_RecordChild5, // #4 = $unorm
/*75271*/         OPC_RecordChild6, // #5 = $r128
/*75272*/         OPC_RecordChild7, // #6 = $da
/*75273*/         OPC_MoveChild, 8,
/*75275*/         OPC_RecordNode, // #7 = $glc
/*75276*/         OPC_MoveParent,
/*75277*/         OPC_MoveChild, 9,
/*75279*/         OPC_RecordNode, // #8 = $slc
/*75280*/         OPC_MoveParent,
/*75281*/         OPC_MoveChild, 10,
/*75283*/         OPC_RecordNode, // #9 = $tfe
/*75284*/         OPC_MoveParent,
/*75285*/         OPC_MoveChild, 11,
/*75287*/         OPC_RecordNode, // #10 = $lwe
/*75288*/         OPC_MoveParent,
/*75289*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75292*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75295*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75298*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75301*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75304*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75307*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75310*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75313*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6079:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75330*/       0, /*End of Scope*/
/*75331*/     /*Scope*/ 69, /*->75401*/
/*75332*/       OPC_CheckChild0Integer, 64|128,47/*6080*/, 
/*75335*/       OPC_RecordChild1, // #0 = $addr
/*75336*/       OPC_CheckChild1Type, MVT::v8i32,
/*75338*/       OPC_RecordChild2, // #1 = $rsrc
/*75339*/       OPC_RecordChild3, // #2 = $sampler
/*75340*/       OPC_RecordChild4, // #3 = $dmask
/*75341*/       OPC_RecordChild5, // #4 = $unorm
/*75342*/       OPC_RecordChild6, // #5 = $r128
/*75343*/       OPC_RecordChild7, // #6 = $da
/*75344*/       OPC_MoveChild, 8,
/*75346*/       OPC_RecordNode, // #7 = $glc
/*75347*/       OPC_MoveParent,
/*75348*/       OPC_MoveChild, 9,
/*75350*/       OPC_RecordNode, // #8 = $slc
/*75351*/       OPC_MoveParent,
/*75352*/       OPC_MoveChild, 10,
/*75354*/       OPC_RecordNode, // #9 = $tfe
/*75355*/       OPC_MoveParent,
/*75356*/       OPC_MoveChild, 11,
/*75358*/       OPC_RecordNode, // #10 = $lwe
/*75359*/       OPC_MoveParent,
/*75360*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75363*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75366*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75369*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75372*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75375*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75378*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75381*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75384*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V8), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6080:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75401*/     /*Scope*/ 69, /*->75471*/
/*75402*/       OPC_CheckChild0Integer, 71|128,47/*6087*/, 
/*75405*/       OPC_RecordChild1, // #0 = $addr
/*75406*/       OPC_CheckChild1Type, MVT::v4i32,
/*75408*/       OPC_RecordChild2, // #1 = $rsrc
/*75409*/       OPC_RecordChild3, // #2 = $sampler
/*75410*/       OPC_RecordChild4, // #3 = $dmask
/*75411*/       OPC_RecordChild5, // #4 = $unorm
/*75412*/       OPC_RecordChild6, // #5 = $r128
/*75413*/       OPC_RecordChild7, // #6 = $da
/*75414*/       OPC_MoveChild, 8,
/*75416*/       OPC_RecordNode, // #7 = $glc
/*75417*/       OPC_MoveParent,
/*75418*/       OPC_MoveChild, 9,
/*75420*/       OPC_RecordNode, // #8 = $slc
/*75421*/       OPC_MoveParent,
/*75422*/       OPC_MoveChild, 10,
/*75424*/       OPC_RecordNode, // #9 = $tfe
/*75425*/       OPC_MoveParent,
/*75426*/       OPC_MoveChild, 11,
/*75428*/       OPC_RecordNode, // #10 = $lwe
/*75429*/       OPC_MoveParent,
/*75430*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75433*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75436*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75439*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75442*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75445*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75448*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75451*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75454*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V4), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6087:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_LZ_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75471*/     /*Scope*/ 69, /*->75541*/
/*75472*/       OPC_CheckChild0Integer, 80|128,47/*6096*/, 
/*75475*/       OPC_RecordChild1, // #0 = $addr
/*75476*/       OPC_CheckChild1Type, MVT::v4i32,
/*75478*/       OPC_RecordChild2, // #1 = $rsrc
/*75479*/       OPC_RecordChild3, // #2 = $sampler
/*75480*/       OPC_RecordChild4, // #3 = $dmask
/*75481*/       OPC_RecordChild5, // #4 = $unorm
/*75482*/       OPC_RecordChild6, // #5 = $r128
/*75483*/       OPC_RecordChild7, // #6 = $da
/*75484*/       OPC_MoveChild, 8,
/*75486*/       OPC_RecordNode, // #7 = $glc
/*75487*/       OPC_MoveParent,
/*75488*/       OPC_MoveChild, 9,
/*75490*/       OPC_RecordNode, // #8 = $slc
/*75491*/       OPC_MoveParent,
/*75492*/       OPC_MoveChild, 10,
/*75494*/       OPC_RecordNode, // #9 = $tfe
/*75495*/       OPC_MoveParent,
/*75496*/       OPC_MoveChild, 11,
/*75498*/       OPC_RecordNode, // #10 = $lwe
/*75499*/       OPC_MoveParent,
/*75500*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75503*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75506*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75509*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75512*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75515*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75518*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75521*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75524*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V4), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6096:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75541*/     /*Scope*/ 10|128,1/*138*/, /*->75681*/
/*75543*/       OPC_CheckChild0Integer, 75|128,47/*6091*/, 
/*75546*/       OPC_RecordChild1, // #0 = $addr
/*75547*/       OPC_Scope, 65, /*->75614*/ // 2 children in Scope
/*75549*/         OPC_CheckChild1Type, MVT::v4i32,
/*75551*/         OPC_RecordChild2, // #1 = $rsrc
/*75552*/         OPC_RecordChild3, // #2 = $sampler
/*75553*/         OPC_RecordChild4, // #3 = $dmask
/*75554*/         OPC_RecordChild5, // #4 = $unorm
/*75555*/         OPC_RecordChild6, // #5 = $r128
/*75556*/         OPC_RecordChild7, // #6 = $da
/*75557*/         OPC_MoveChild, 8,
/*75559*/         OPC_RecordNode, // #7 = $glc
/*75560*/         OPC_MoveParent,
/*75561*/         OPC_MoveChild, 9,
/*75563*/         OPC_RecordNode, // #8 = $slc
/*75564*/         OPC_MoveParent,
/*75565*/         OPC_MoveChild, 10,
/*75567*/         OPC_RecordNode, // #9 = $tfe
/*75568*/         OPC_MoveParent,
/*75569*/         OPC_MoveChild, 11,
/*75571*/         OPC_RecordNode, // #10 = $lwe
/*75572*/         OPC_MoveParent,
/*75573*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75576*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75579*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75582*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75585*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75588*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75591*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75594*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75597*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6091:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75614*/       /*Scope*/ 65, /*->75680*/
/*75615*/         OPC_CheckChild1Type, MVT::v8i32,
/*75617*/         OPC_RecordChild2, // #1 = $rsrc
/*75618*/         OPC_RecordChild3, // #2 = $sampler
/*75619*/         OPC_RecordChild4, // #3 = $dmask
/*75620*/         OPC_RecordChild5, // #4 = $unorm
/*75621*/         OPC_RecordChild6, // #5 = $r128
/*75622*/         OPC_RecordChild7, // #6 = $da
/*75623*/         OPC_MoveChild, 8,
/*75625*/         OPC_RecordNode, // #7 = $glc
/*75626*/         OPC_MoveParent,
/*75627*/         OPC_MoveChild, 9,
/*75629*/         OPC_RecordNode, // #8 = $slc
/*75630*/         OPC_MoveParent,
/*75631*/         OPC_MoveChild, 10,
/*75633*/         OPC_RecordNode, // #9 = $tfe
/*75634*/         OPC_MoveParent,
/*75635*/         OPC_MoveChild, 11,
/*75637*/         OPC_RecordNode, // #10 = $lwe
/*75638*/         OPC_MoveParent,
/*75639*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75642*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75645*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75648*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75651*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75654*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75657*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75660*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75663*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6091:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75680*/       0, /*End of Scope*/
/*75681*/     /*Scope*/ 10|128,1/*138*/, /*->75821*/
/*75683*/       OPC_CheckChild0Integer, 77|128,47/*6093*/, 
/*75686*/       OPC_RecordChild1, // #0 = $addr
/*75687*/       OPC_Scope, 65, /*->75754*/ // 2 children in Scope
/*75689*/         OPC_CheckChild1Type, MVT::v4i32,
/*75691*/         OPC_RecordChild2, // #1 = $rsrc
/*75692*/         OPC_RecordChild3, // #2 = $sampler
/*75693*/         OPC_RecordChild4, // #3 = $dmask
/*75694*/         OPC_RecordChild5, // #4 = $unorm
/*75695*/         OPC_RecordChild6, // #5 = $r128
/*75696*/         OPC_RecordChild7, // #6 = $da
/*75697*/         OPC_MoveChild, 8,
/*75699*/         OPC_RecordNode, // #7 = $glc
/*75700*/         OPC_MoveParent,
/*75701*/         OPC_MoveChild, 9,
/*75703*/         OPC_RecordNode, // #8 = $slc
/*75704*/         OPC_MoveParent,
/*75705*/         OPC_MoveChild, 10,
/*75707*/         OPC_RecordNode, // #9 = $tfe
/*75708*/         OPC_MoveParent,
/*75709*/         OPC_MoveChild, 11,
/*75711*/         OPC_RecordNode, // #10 = $lwe
/*75712*/         OPC_MoveParent,
/*75713*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75716*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75719*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75722*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75725*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75728*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75731*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75734*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75737*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6093:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_L_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75754*/       /*Scope*/ 65, /*->75820*/
/*75755*/         OPC_CheckChild1Type, MVT::v8i32,
/*75757*/         OPC_RecordChild2, // #1 = $rsrc
/*75758*/         OPC_RecordChild3, // #2 = $sampler
/*75759*/         OPC_RecordChild4, // #3 = $dmask
/*75760*/         OPC_RecordChild5, // #4 = $unorm
/*75761*/         OPC_RecordChild6, // #5 = $r128
/*75762*/         OPC_RecordChild7, // #6 = $da
/*75763*/         OPC_MoveChild, 8,
/*75765*/         OPC_RecordNode, // #7 = $glc
/*75766*/         OPC_MoveParent,
/*75767*/         OPC_MoveChild, 9,
/*75769*/         OPC_RecordNode, // #8 = $slc
/*75770*/         OPC_MoveParent,
/*75771*/         OPC_MoveChild, 10,
/*75773*/         OPC_RecordNode, // #9 = $tfe
/*75774*/         OPC_MoveParent,
/*75775*/         OPC_MoveChild, 11,
/*75777*/         OPC_RecordNode, // #10 = $lwe
/*75778*/         OPC_MoveParent,
/*75779*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75782*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75785*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75788*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75791*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75794*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75797*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75800*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75803*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6093:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_L_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75820*/       0, /*End of Scope*/
/*75821*/     /*Scope*/ 10|128,1/*138*/, /*->75961*/
/*75823*/       OPC_CheckChild0Integer, 61|128,47/*6077*/, 
/*75826*/       OPC_RecordChild1, // #0 = $addr
/*75827*/       OPC_Scope, 65, /*->75894*/ // 2 children in Scope
/*75829*/         OPC_CheckChild1Type, MVT::v4i32,
/*75831*/         OPC_RecordChild2, // #1 = $rsrc
/*75832*/         OPC_RecordChild3, // #2 = $sampler
/*75833*/         OPC_RecordChild4, // #3 = $dmask
/*75834*/         OPC_RecordChild5, // #4 = $unorm
/*75835*/         OPC_RecordChild6, // #5 = $r128
/*75836*/         OPC_RecordChild7, // #6 = $da
/*75837*/         OPC_MoveChild, 8,
/*75839*/         OPC_RecordNode, // #7 = $glc
/*75840*/         OPC_MoveParent,
/*75841*/         OPC_MoveChild, 9,
/*75843*/         OPC_RecordNode, // #8 = $slc
/*75844*/         OPC_MoveParent,
/*75845*/         OPC_MoveChild, 10,
/*75847*/         OPC_RecordNode, // #9 = $tfe
/*75848*/         OPC_MoveParent,
/*75849*/         OPC_MoveChild, 11,
/*75851*/         OPC_RecordNode, // #10 = $lwe
/*75852*/         OPC_MoveParent,
/*75853*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75856*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75859*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75862*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75865*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75868*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75871*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75874*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75877*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6077:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75894*/       /*Scope*/ 65, /*->75960*/
/*75895*/         OPC_CheckChild1Type, MVT::v8i32,
/*75897*/         OPC_RecordChild2, // #1 = $rsrc
/*75898*/         OPC_RecordChild3, // #2 = $sampler
/*75899*/         OPC_RecordChild4, // #3 = $dmask
/*75900*/         OPC_RecordChild5, // #4 = $unorm
/*75901*/         OPC_RecordChild6, // #5 = $r128
/*75902*/         OPC_RecordChild7, // #6 = $da
/*75903*/         OPC_MoveChild, 8,
/*75905*/         OPC_RecordNode, // #7 = $glc
/*75906*/         OPC_MoveParent,
/*75907*/         OPC_MoveChild, 9,
/*75909*/         OPC_RecordNode, // #8 = $slc
/*75910*/         OPC_MoveParent,
/*75911*/         OPC_MoveChild, 10,
/*75913*/         OPC_RecordNode, // #9 = $tfe
/*75914*/         OPC_MoveParent,
/*75915*/         OPC_MoveChild, 11,
/*75917*/         OPC_RecordNode, // #10 = $lwe
/*75918*/         OPC_MoveParent,
/*75919*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75922*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75925*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75928*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*75931*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*75934*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*75937*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*75940*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*75943*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6077:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*75960*/       0, /*End of Scope*/
/*75961*/     /*Scope*/ 69, /*->76031*/
/*75962*/       OPC_CheckChild0Integer, 60|128,47/*6076*/, 
/*75965*/       OPC_RecordChild1, // #0 = $addr
/*75966*/       OPC_CheckChild1Type, MVT::v8i32,
/*75968*/       OPC_RecordChild2, // #1 = $rsrc
/*75969*/       OPC_RecordChild3, // #2 = $sampler
/*75970*/       OPC_RecordChild4, // #3 = $dmask
/*75971*/       OPC_RecordChild5, // #4 = $unorm
/*75972*/       OPC_RecordChild6, // #5 = $r128
/*75973*/       OPC_RecordChild7, // #6 = $da
/*75974*/       OPC_MoveChild, 8,
/*75976*/       OPC_RecordNode, // #7 = $glc
/*75977*/       OPC_MoveParent,
/*75978*/       OPC_MoveChild, 9,
/*75980*/       OPC_RecordNode, // #8 = $slc
/*75981*/       OPC_MoveParent,
/*75982*/       OPC_MoveChild, 10,
/*75984*/       OPC_RecordNode, // #9 = $tfe
/*75985*/       OPC_MoveParent,
/*75986*/       OPC_MoveChild, 11,
/*75988*/       OPC_RecordNode, // #10 = $lwe
/*75989*/       OPC_MoveParent,
/*75990*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*75993*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*75996*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*75999*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76002*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76005*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76008*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76011*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76014*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V8), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6076:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_B_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76031*/     /*Scope*/ 69, /*->76101*/
/*76032*/       OPC_CheckChild0Integer, 79|128,47/*6095*/, 
/*76035*/       OPC_RecordChild1, // #0 = $addr
/*76036*/       OPC_CheckChild1Type, MVT::v4i32,
/*76038*/       OPC_RecordChild2, // #1 = $rsrc
/*76039*/       OPC_RecordChild3, // #2 = $sampler
/*76040*/       OPC_RecordChild4, // #3 = $dmask
/*76041*/       OPC_RecordChild5, // #4 = $unorm
/*76042*/       OPC_RecordChild6, // #5 = $r128
/*76043*/       OPC_RecordChild7, // #6 = $da
/*76044*/       OPC_MoveChild, 8,
/*76046*/       OPC_RecordNode, // #7 = $glc
/*76047*/       OPC_MoveParent,
/*76048*/       OPC_MoveChild, 9,
/*76050*/       OPC_RecordNode, // #8 = $slc
/*76051*/       OPC_MoveParent,
/*76052*/       OPC_MoveChild, 10,
/*76054*/       OPC_RecordNode, // #9 = $tfe
/*76055*/       OPC_MoveParent,
/*76056*/       OPC_MoveChild, 11,
/*76058*/       OPC_RecordNode, // #10 = $lwe
/*76059*/       OPC_MoveParent,
/*76060*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76063*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76066*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76069*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76072*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76075*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76078*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76081*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76084*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V4), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6095:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_LZ_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76101*/     /*Scope*/ 10|128,1/*138*/, /*->76241*/
/*76103*/       OPC_CheckChild0Integer, 73|128,47/*6089*/, 
/*76106*/       OPC_RecordChild1, // #0 = $addr
/*76107*/       OPC_Scope, 65, /*->76174*/ // 2 children in Scope
/*76109*/         OPC_CheckChild1Type, MVT::v4i32,
/*76111*/         OPC_RecordChild2, // #1 = $rsrc
/*76112*/         OPC_RecordChild3, // #2 = $sampler
/*76113*/         OPC_RecordChild4, // #3 = $dmask
/*76114*/         OPC_RecordChild5, // #4 = $unorm
/*76115*/         OPC_RecordChild6, // #5 = $r128
/*76116*/         OPC_RecordChild7, // #6 = $da
/*76117*/         OPC_MoveChild, 8,
/*76119*/         OPC_RecordNode, // #7 = $glc
/*76120*/         OPC_MoveParent,
/*76121*/         OPC_MoveChild, 9,
/*76123*/         OPC_RecordNode, // #8 = $slc
/*76124*/         OPC_MoveParent,
/*76125*/         OPC_MoveChild, 10,
/*76127*/         OPC_RecordNode, // #9 = $tfe
/*76128*/         OPC_MoveParent,
/*76129*/         OPC_MoveChild, 11,
/*76131*/         OPC_RecordNode, // #10 = $lwe
/*76132*/         OPC_MoveParent,
/*76133*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76136*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76139*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76142*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76145*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76148*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76151*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76154*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76157*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6089:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76174*/       /*Scope*/ 65, /*->76240*/
/*76175*/         OPC_CheckChild1Type, MVT::v8i32,
/*76177*/         OPC_RecordChild2, // #1 = $rsrc
/*76178*/         OPC_RecordChild3, // #2 = $sampler
/*76179*/         OPC_RecordChild4, // #3 = $dmask
/*76180*/         OPC_RecordChild5, // #4 = $unorm
/*76181*/         OPC_RecordChild6, // #5 = $r128
/*76182*/         OPC_RecordChild7, // #6 = $da
/*76183*/         OPC_MoveChild, 8,
/*76185*/         OPC_RecordNode, // #7 = $glc
/*76186*/         OPC_MoveParent,
/*76187*/         OPC_MoveChild, 9,
/*76189*/         OPC_RecordNode, // #8 = $slc
/*76190*/         OPC_MoveParent,
/*76191*/         OPC_MoveChild, 10,
/*76193*/         OPC_RecordNode, // #9 = $tfe
/*76194*/         OPC_MoveParent,
/*76195*/         OPC_MoveChild, 11,
/*76197*/         OPC_RecordNode, // #10 = $lwe
/*76198*/         OPC_MoveParent,
/*76199*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76202*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76205*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76208*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76211*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76214*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76217*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76220*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76223*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6089:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76240*/       0, /*End of Scope*/
/*76241*/     /*Scope*/ 69, /*->76311*/
/*76242*/       OPC_CheckChild0Integer, 68|128,47/*6084*/, 
/*76245*/       OPC_RecordChild1, // #0 = $addr
/*76246*/       OPC_CheckChild1Type, MVT::v8i32,
/*76248*/       OPC_RecordChild2, // #1 = $rsrc
/*76249*/       OPC_RecordChild3, // #2 = $sampler
/*76250*/       OPC_RecordChild4, // #3 = $dmask
/*76251*/       OPC_RecordChild5, // #4 = $unorm
/*76252*/       OPC_RecordChild6, // #5 = $r128
/*76253*/       OPC_RecordChild7, // #6 = $da
/*76254*/       OPC_MoveChild, 8,
/*76256*/       OPC_RecordNode, // #7 = $glc
/*76257*/       OPC_MoveParent,
/*76258*/       OPC_MoveChild, 9,
/*76260*/       OPC_RecordNode, // #8 = $slc
/*76261*/       OPC_MoveParent,
/*76262*/       OPC_MoveChild, 10,
/*76264*/       OPC_RecordNode, // #9 = $tfe
/*76265*/       OPC_MoveParent,
/*76266*/       OPC_MoveChild, 11,
/*76268*/       OPC_RecordNode, // #10 = $lwe
/*76269*/       OPC_MoveParent,
/*76270*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76273*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76276*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76279*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76282*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76285*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76288*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76291*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76294*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V8), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6084:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76311*/     /*Scope*/ 69, /*->76381*/
/*76312*/       OPC_CheckChild0Integer, 70|128,47/*6086*/, 
/*76315*/       OPC_RecordChild1, // #0 = $addr
/*76316*/       OPC_CheckChild1Type, MVT::v8i32,
/*76318*/       OPC_RecordChild2, // #1 = $rsrc
/*76319*/       OPC_RecordChild3, // #2 = $sampler
/*76320*/       OPC_RecordChild4, // #3 = $dmask
/*76321*/       OPC_RecordChild5, // #4 = $unorm
/*76322*/       OPC_RecordChild6, // #5 = $r128
/*76323*/       OPC_RecordChild7, // #6 = $da
/*76324*/       OPC_MoveChild, 8,
/*76326*/       OPC_RecordNode, // #7 = $glc
/*76327*/       OPC_MoveParent,
/*76328*/       OPC_MoveChild, 9,
/*76330*/       OPC_RecordNode, // #8 = $slc
/*76331*/       OPC_MoveParent,
/*76332*/       OPC_MoveChild, 10,
/*76334*/       OPC_RecordNode, // #9 = $tfe
/*76335*/       OPC_MoveParent,
/*76336*/       OPC_MoveChild, 11,
/*76338*/       OPC_RecordNode, // #10 = $lwe
/*76339*/       OPC_MoveParent,
/*76340*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76343*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76346*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76349*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76352*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76355*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76358*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76361*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76364*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V8), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6086:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_L_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76381*/     /*Scope*/ 69, /*->76451*/
/*76382*/       OPC_CheckChild0Integer, 66|128,47/*6082*/, 
/*76385*/       OPC_RecordChild1, // #0 = $addr
/*76386*/       OPC_CheckChild1Type, MVT::v8i32,
/*76388*/       OPC_RecordChild2, // #1 = $rsrc
/*76389*/       OPC_RecordChild3, // #2 = $sampler
/*76390*/       OPC_RecordChild4, // #3 = $dmask
/*76391*/       OPC_RecordChild5, // #4 = $unorm
/*76392*/       OPC_RecordChild6, // #5 = $r128
/*76393*/       OPC_RecordChild7, // #6 = $da
/*76394*/       OPC_MoveChild, 8,
/*76396*/       OPC_RecordNode, // #7 = $glc
/*76397*/       OPC_MoveParent,
/*76398*/       OPC_MoveChild, 9,
/*76400*/       OPC_RecordNode, // #8 = $slc
/*76401*/       OPC_MoveParent,
/*76402*/       OPC_MoveChild, 10,
/*76404*/       OPC_RecordNode, // #9 = $tfe
/*76405*/       OPC_MoveParent,
/*76406*/       OPC_MoveChild, 11,
/*76408*/       OPC_RecordNode, // #10 = $lwe
/*76409*/       OPC_MoveParent,
/*76410*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76413*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76416*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76419*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76422*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76425*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76428*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76431*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76434*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V8), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6082:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76451*/     /*Scope*/ 69, /*->76521*/
/*76452*/       OPC_CheckChild0Integer, 65|128,47/*6081*/, 
/*76455*/       OPC_RecordChild1, // #0 = $addr
/*76456*/       OPC_CheckChild1Type, MVT::v8i32,
/*76458*/       OPC_RecordChild2, // #1 = $rsrc
/*76459*/       OPC_RecordChild3, // #2 = $sampler
/*76460*/       OPC_RecordChild4, // #3 = $dmask
/*76461*/       OPC_RecordChild5, // #4 = $unorm
/*76462*/       OPC_RecordChild6, // #5 = $r128
/*76463*/       OPC_RecordChild7, // #6 = $da
/*76464*/       OPC_MoveChild, 8,
/*76466*/       OPC_RecordNode, // #7 = $glc
/*76467*/       OPC_MoveParent,
/*76468*/       OPC_MoveChild, 9,
/*76470*/       OPC_RecordNode, // #8 = $slc
/*76471*/       OPC_MoveParent,
/*76472*/       OPC_MoveChild, 10,
/*76474*/       OPC_RecordNode, // #9 = $tfe
/*76475*/       OPC_MoveParent,
/*76476*/       OPC_MoveChild, 11,
/*76478*/       OPC_RecordNode, // #10 = $lwe
/*76479*/       OPC_MoveParent,
/*76480*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76483*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76486*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76489*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76492*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76495*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76498*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76501*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76504*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V8), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6081:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76521*/     /*Scope*/ 10|128,1/*138*/, /*->76661*/
/*76523*/       OPC_CheckChild0Integer, 72|128,47/*6088*/, 
/*76526*/       OPC_RecordChild1, // #0 = $addr
/*76527*/       OPC_Scope, 65, /*->76594*/ // 2 children in Scope
/*76529*/         OPC_CheckChild1Type, MVT::v4i32,
/*76531*/         OPC_RecordChild2, // #1 = $rsrc
/*76532*/         OPC_RecordChild3, // #2 = $sampler
/*76533*/         OPC_RecordChild4, // #3 = $dmask
/*76534*/         OPC_RecordChild5, // #4 = $unorm
/*76535*/         OPC_RecordChild6, // #5 = $r128
/*76536*/         OPC_RecordChild7, // #6 = $da
/*76537*/         OPC_MoveChild, 8,
/*76539*/         OPC_RecordNode, // #7 = $glc
/*76540*/         OPC_MoveParent,
/*76541*/         OPC_MoveChild, 9,
/*76543*/         OPC_RecordNode, // #8 = $slc
/*76544*/         OPC_MoveParent,
/*76545*/         OPC_MoveChild, 10,
/*76547*/         OPC_RecordNode, // #9 = $tfe
/*76548*/         OPC_MoveParent,
/*76549*/         OPC_MoveChild, 11,
/*76551*/         OPC_RecordNode, // #10 = $lwe
/*76552*/         OPC_MoveParent,
/*76553*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76556*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76559*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76562*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76565*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76568*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76571*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76574*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76577*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6088:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76594*/       /*Scope*/ 65, /*->76660*/
/*76595*/         OPC_CheckChild1Type, MVT::v8i32,
/*76597*/         OPC_RecordChild2, // #1 = $rsrc
/*76598*/         OPC_RecordChild3, // #2 = $sampler
/*76599*/         OPC_RecordChild4, // #3 = $dmask
/*76600*/         OPC_RecordChild5, // #4 = $unorm
/*76601*/         OPC_RecordChild6, // #5 = $r128
/*76602*/         OPC_RecordChild7, // #6 = $da
/*76603*/         OPC_MoveChild, 8,
/*76605*/         OPC_RecordNode, // #7 = $glc
/*76606*/         OPC_MoveParent,
/*76607*/         OPC_MoveChild, 9,
/*76609*/         OPC_RecordNode, // #8 = $slc
/*76610*/         OPC_MoveParent,
/*76611*/         OPC_MoveChild, 10,
/*76613*/         OPC_RecordNode, // #9 = $tfe
/*76614*/         OPC_MoveParent,
/*76615*/         OPC_MoveChild, 11,
/*76617*/         OPC_RecordNode, // #10 = $lwe
/*76618*/         OPC_MoveParent,
/*76619*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76622*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76625*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76628*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76631*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76634*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76637*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76640*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76643*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6088:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76660*/       0, /*End of Scope*/
/*76661*/     /*Scope*/ 80|128,2/*336*/, /*->76999*/
/*76663*/       OPC_CheckChild0Integer, 85|128,47/*6101*/, 
/*76666*/       OPC_RecordChild1, // #0 = $addr
/*76667*/       OPC_Scope, 65, /*->76734*/ // 5 children in Scope
/*76669*/         OPC_CheckChild1Type, MVT::i32,
/*76671*/         OPC_RecordChild2, // #1 = $rsrc
/*76672*/         OPC_RecordChild3, // #2 = $sampler
/*76673*/         OPC_RecordChild4, // #3 = $dmask
/*76674*/         OPC_RecordChild5, // #4 = $unorm
/*76675*/         OPC_RecordChild6, // #5 = $r128
/*76676*/         OPC_RecordChild7, // #6 = $da
/*76677*/         OPC_MoveChild, 8,
/*76679*/         OPC_RecordNode, // #7 = $glc
/*76680*/         OPC_MoveParent,
/*76681*/         OPC_MoveChild, 9,
/*76683*/         OPC_RecordNode, // #8 = $slc
/*76684*/         OPC_MoveParent,
/*76685*/         OPC_MoveChild, 10,
/*76687*/         OPC_RecordNode, // #9 = $tfe
/*76688*/         OPC_MoveParent,
/*76689*/         OPC_MoveChild, 11,
/*76691*/         OPC_RecordNode, // #10 = $lwe
/*76692*/         OPC_MoveParent,
/*76693*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76696*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76699*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76702*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76705*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76708*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76711*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76714*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76717*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6101:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76734*/       /*Scope*/ 65, /*->76800*/
/*76735*/         OPC_CheckChild1Type, MVT::v2i32,
/*76737*/         OPC_RecordChild2, // #1 = $rsrc
/*76738*/         OPC_RecordChild3, // #2 = $sampler
/*76739*/         OPC_RecordChild4, // #3 = $dmask
/*76740*/         OPC_RecordChild5, // #4 = $unorm
/*76741*/         OPC_RecordChild6, // #5 = $r128
/*76742*/         OPC_RecordChild7, // #6 = $da
/*76743*/         OPC_MoveChild, 8,
/*76745*/         OPC_RecordNode, // #7 = $glc
/*76746*/         OPC_MoveParent,
/*76747*/         OPC_MoveChild, 9,
/*76749*/         OPC_RecordNode, // #8 = $slc
/*76750*/         OPC_MoveParent,
/*76751*/         OPC_MoveChild, 10,
/*76753*/         OPC_RecordNode, // #9 = $tfe
/*76754*/         OPC_MoveParent,
/*76755*/         OPC_MoveChild, 11,
/*76757*/         OPC_RecordNode, // #10 = $lwe
/*76758*/         OPC_MoveParent,
/*76759*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76762*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76765*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76768*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76771*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76774*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76777*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76780*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76783*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6101:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76800*/       /*Scope*/ 65, /*->76866*/
/*76801*/         OPC_CheckChild1Type, MVT::v4i32,
/*76803*/         OPC_RecordChild2, // #1 = $rsrc
/*76804*/         OPC_RecordChild3, // #2 = $sampler
/*76805*/         OPC_RecordChild4, // #3 = $dmask
/*76806*/         OPC_RecordChild5, // #4 = $unorm
/*76807*/         OPC_RecordChild6, // #5 = $r128
/*76808*/         OPC_RecordChild7, // #6 = $da
/*76809*/         OPC_MoveChild, 8,
/*76811*/         OPC_RecordNode, // #7 = $glc
/*76812*/         OPC_MoveParent,
/*76813*/         OPC_MoveChild, 9,
/*76815*/         OPC_RecordNode, // #8 = $slc
/*76816*/         OPC_MoveParent,
/*76817*/         OPC_MoveChild, 10,
/*76819*/         OPC_RecordNode, // #9 = $tfe
/*76820*/         OPC_MoveParent,
/*76821*/         OPC_MoveChild, 11,
/*76823*/         OPC_RecordNode, // #10 = $lwe
/*76824*/         OPC_MoveParent,
/*76825*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76828*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76831*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76834*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76837*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76840*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76843*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76846*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76849*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6101:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76866*/       /*Scope*/ 65, /*->76932*/
/*76867*/         OPC_CheckChild1Type, MVT::v8i32,
/*76869*/         OPC_RecordChild2, // #1 = $rsrc
/*76870*/         OPC_RecordChild3, // #2 = $sampler
/*76871*/         OPC_RecordChild4, // #3 = $dmask
/*76872*/         OPC_RecordChild5, // #4 = $unorm
/*76873*/         OPC_RecordChild6, // #5 = $r128
/*76874*/         OPC_RecordChild7, // #6 = $da
/*76875*/         OPC_MoveChild, 8,
/*76877*/         OPC_RecordNode, // #7 = $glc
/*76878*/         OPC_MoveParent,
/*76879*/         OPC_MoveChild, 9,
/*76881*/         OPC_RecordNode, // #8 = $slc
/*76882*/         OPC_MoveParent,
/*76883*/         OPC_MoveChild, 10,
/*76885*/         OPC_RecordNode, // #9 = $tfe
/*76886*/         OPC_MoveParent,
/*76887*/         OPC_MoveChild, 11,
/*76889*/         OPC_RecordNode, // #10 = $lwe
/*76890*/         OPC_MoveParent,
/*76891*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76894*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76897*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76900*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76903*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76906*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76909*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76912*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76915*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6101:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76932*/       /*Scope*/ 65, /*->76998*/
/*76933*/         OPC_CheckChild1Type, MVT::v16i32,
/*76935*/         OPC_RecordChild2, // #1 = $rsrc
/*76936*/         OPC_RecordChild3, // #2 = $sampler
/*76937*/         OPC_RecordChild4, // #3 = $dmask
/*76938*/         OPC_RecordChild5, // #4 = $unorm
/*76939*/         OPC_RecordChild6, // #5 = $r128
/*76940*/         OPC_RecordChild7, // #6 = $da
/*76941*/         OPC_MoveChild, 8,
/*76943*/         OPC_RecordNode, // #7 = $glc
/*76944*/         OPC_MoveParent,
/*76945*/         OPC_MoveChild, 9,
/*76947*/         OPC_RecordNode, // #8 = $slc
/*76948*/         OPC_MoveParent,
/*76949*/         OPC_MoveChild, 10,
/*76951*/         OPC_RecordNode, // #9 = $tfe
/*76952*/         OPC_MoveParent,
/*76953*/         OPC_MoveChild, 11,
/*76955*/         OPC_RecordNode, // #10 = $lwe
/*76956*/         OPC_MoveParent,
/*76957*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*76960*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*76963*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*76966*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*76969*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*76972*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*76975*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*76978*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*76981*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6101:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*76998*/       0, /*End of Scope*/
/*76999*/     /*Scope*/ 80|128,2/*336*/, /*->77337*/
/*77001*/       OPC_CheckChild0Integer, 114|128,47/*6130*/, 
/*77004*/       OPC_RecordChild1, // #0 = $addr
/*77005*/       OPC_Scope, 65, /*->77072*/ // 5 children in Scope
/*77007*/         OPC_CheckChild1Type, MVT::i32,
/*77009*/         OPC_RecordChild2, // #1 = $rsrc
/*77010*/         OPC_RecordChild3, // #2 = $sampler
/*77011*/         OPC_RecordChild4, // #3 = $dmask
/*77012*/         OPC_RecordChild5, // #4 = $unorm
/*77013*/         OPC_RecordChild6, // #5 = $r128
/*77014*/         OPC_RecordChild7, // #6 = $da
/*77015*/         OPC_MoveChild, 8,
/*77017*/         OPC_RecordNode, // #7 = $glc
/*77018*/         OPC_MoveParent,
/*77019*/         OPC_MoveChild, 9,
/*77021*/         OPC_RecordNode, // #8 = $slc
/*77022*/         OPC_MoveParent,
/*77023*/         OPC_MoveChild, 10,
/*77025*/         OPC_RecordNode, // #9 = $tfe
/*77026*/         OPC_MoveParent,
/*77027*/         OPC_MoveChild, 11,
/*77029*/         OPC_RecordNode, // #10 = $lwe
/*77030*/         OPC_MoveParent,
/*77031*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77034*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77037*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77040*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77043*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77046*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77049*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77052*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77055*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6130:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77072*/       /*Scope*/ 65, /*->77138*/
/*77073*/         OPC_CheckChild1Type, MVT::v2i32,
/*77075*/         OPC_RecordChild2, // #1 = $rsrc
/*77076*/         OPC_RecordChild3, // #2 = $sampler
/*77077*/         OPC_RecordChild4, // #3 = $dmask
/*77078*/         OPC_RecordChild5, // #4 = $unorm
/*77079*/         OPC_RecordChild6, // #5 = $r128
/*77080*/         OPC_RecordChild7, // #6 = $da
/*77081*/         OPC_MoveChild, 8,
/*77083*/         OPC_RecordNode, // #7 = $glc
/*77084*/         OPC_MoveParent,
/*77085*/         OPC_MoveChild, 9,
/*77087*/         OPC_RecordNode, // #8 = $slc
/*77088*/         OPC_MoveParent,
/*77089*/         OPC_MoveChild, 10,
/*77091*/         OPC_RecordNode, // #9 = $tfe
/*77092*/         OPC_MoveParent,
/*77093*/         OPC_MoveChild, 11,
/*77095*/         OPC_RecordNode, // #10 = $lwe
/*77096*/         OPC_MoveParent,
/*77097*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77100*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77103*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77106*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77109*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77112*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77115*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77118*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77121*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6130:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77138*/       /*Scope*/ 65, /*->77204*/
/*77139*/         OPC_CheckChild1Type, MVT::v4i32,
/*77141*/         OPC_RecordChild2, // #1 = $rsrc
/*77142*/         OPC_RecordChild3, // #2 = $sampler
/*77143*/         OPC_RecordChild4, // #3 = $dmask
/*77144*/         OPC_RecordChild5, // #4 = $unorm
/*77145*/         OPC_RecordChild6, // #5 = $r128
/*77146*/         OPC_RecordChild7, // #6 = $da
/*77147*/         OPC_MoveChild, 8,
/*77149*/         OPC_RecordNode, // #7 = $glc
/*77150*/         OPC_MoveParent,
/*77151*/         OPC_MoveChild, 9,
/*77153*/         OPC_RecordNode, // #8 = $slc
/*77154*/         OPC_MoveParent,
/*77155*/         OPC_MoveChild, 10,
/*77157*/         OPC_RecordNode, // #9 = $tfe
/*77158*/         OPC_MoveParent,
/*77159*/         OPC_MoveChild, 11,
/*77161*/         OPC_RecordNode, // #10 = $lwe
/*77162*/         OPC_MoveParent,
/*77163*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77166*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77169*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77172*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77175*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77178*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77181*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77184*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77187*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6130:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77204*/       /*Scope*/ 65, /*->77270*/
/*77205*/         OPC_CheckChild1Type, MVT::v8i32,
/*77207*/         OPC_RecordChild2, // #1 = $rsrc
/*77208*/         OPC_RecordChild3, // #2 = $sampler
/*77209*/         OPC_RecordChild4, // #3 = $dmask
/*77210*/         OPC_RecordChild5, // #4 = $unorm
/*77211*/         OPC_RecordChild6, // #5 = $r128
/*77212*/         OPC_RecordChild7, // #6 = $da
/*77213*/         OPC_MoveChild, 8,
/*77215*/         OPC_RecordNode, // #7 = $glc
/*77216*/         OPC_MoveParent,
/*77217*/         OPC_MoveChild, 9,
/*77219*/         OPC_RecordNode, // #8 = $slc
/*77220*/         OPC_MoveParent,
/*77221*/         OPC_MoveChild, 10,
/*77223*/         OPC_RecordNode, // #9 = $tfe
/*77224*/         OPC_MoveParent,
/*77225*/         OPC_MoveChild, 11,
/*77227*/         OPC_RecordNode, // #10 = $lwe
/*77228*/         OPC_MoveParent,
/*77229*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77232*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77235*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77238*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77241*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77244*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77247*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77250*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77253*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6130:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77270*/       /*Scope*/ 65, /*->77336*/
/*77271*/         OPC_CheckChild1Type, MVT::v16i32,
/*77273*/         OPC_RecordChild2, // #1 = $rsrc
/*77274*/         OPC_RecordChild3, // #2 = $sampler
/*77275*/         OPC_RecordChild4, // #3 = $dmask
/*77276*/         OPC_RecordChild5, // #4 = $unorm
/*77277*/         OPC_RecordChild6, // #5 = $r128
/*77278*/         OPC_RecordChild7, // #6 = $da
/*77279*/         OPC_MoveChild, 8,
/*77281*/         OPC_RecordNode, // #7 = $glc
/*77282*/         OPC_MoveParent,
/*77283*/         OPC_MoveChild, 9,
/*77285*/         OPC_RecordNode, // #8 = $slc
/*77286*/         OPC_MoveParent,
/*77287*/         OPC_MoveChild, 10,
/*77289*/         OPC_RecordNode, // #9 = $tfe
/*77290*/         OPC_MoveParent,
/*77291*/         OPC_MoveChild, 11,
/*77293*/         OPC_RecordNode, // #10 = $lwe
/*77294*/         OPC_MoveParent,
/*77295*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77298*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77301*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77304*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77307*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77310*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77313*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77316*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77319*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6130:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77336*/       0, /*End of Scope*/
/*77337*/     /*Scope*/ 80|128,2/*336*/, /*->77675*/
/*77339*/       OPC_CheckChild0Integer, 116|128,47/*6132*/, 
/*77342*/       OPC_RecordChild1, // #0 = $addr
/*77343*/       OPC_Scope, 65, /*->77410*/ // 5 children in Scope
/*77345*/         OPC_CheckChild1Type, MVT::i32,
/*77347*/         OPC_RecordChild2, // #1 = $rsrc
/*77348*/         OPC_RecordChild3, // #2 = $sampler
/*77349*/         OPC_RecordChild4, // #3 = $dmask
/*77350*/         OPC_RecordChild5, // #4 = $unorm
/*77351*/         OPC_RecordChild6, // #5 = $r128
/*77352*/         OPC_RecordChild7, // #6 = $da
/*77353*/         OPC_MoveChild, 8,
/*77355*/         OPC_RecordNode, // #7 = $glc
/*77356*/         OPC_MoveParent,
/*77357*/         OPC_MoveChild, 9,
/*77359*/         OPC_RecordNode, // #8 = $slc
/*77360*/         OPC_MoveParent,
/*77361*/         OPC_MoveChild, 10,
/*77363*/         OPC_RecordNode, // #9 = $tfe
/*77364*/         OPC_MoveParent,
/*77365*/         OPC_MoveChild, 11,
/*77367*/         OPC_RecordNode, // #10 = $lwe
/*77368*/         OPC_MoveParent,
/*77369*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77372*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77375*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77378*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77381*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77384*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77387*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77390*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77393*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6132:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77410*/       /*Scope*/ 65, /*->77476*/
/*77411*/         OPC_CheckChild1Type, MVT::v2i32,
/*77413*/         OPC_RecordChild2, // #1 = $rsrc
/*77414*/         OPC_RecordChild3, // #2 = $sampler
/*77415*/         OPC_RecordChild4, // #3 = $dmask
/*77416*/         OPC_RecordChild5, // #4 = $unorm
/*77417*/         OPC_RecordChild6, // #5 = $r128
/*77418*/         OPC_RecordChild7, // #6 = $da
/*77419*/         OPC_MoveChild, 8,
/*77421*/         OPC_RecordNode, // #7 = $glc
/*77422*/         OPC_MoveParent,
/*77423*/         OPC_MoveChild, 9,
/*77425*/         OPC_RecordNode, // #8 = $slc
/*77426*/         OPC_MoveParent,
/*77427*/         OPC_MoveChild, 10,
/*77429*/         OPC_RecordNode, // #9 = $tfe
/*77430*/         OPC_MoveParent,
/*77431*/         OPC_MoveChild, 11,
/*77433*/         OPC_RecordNode, // #10 = $lwe
/*77434*/         OPC_MoveParent,
/*77435*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77438*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77441*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77444*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77447*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77450*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77453*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77456*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77459*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6132:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77476*/       /*Scope*/ 65, /*->77542*/
/*77477*/         OPC_CheckChild1Type, MVT::v4i32,
/*77479*/         OPC_RecordChild2, // #1 = $rsrc
/*77480*/         OPC_RecordChild3, // #2 = $sampler
/*77481*/         OPC_RecordChild4, // #3 = $dmask
/*77482*/         OPC_RecordChild5, // #4 = $unorm
/*77483*/         OPC_RecordChild6, // #5 = $r128
/*77484*/         OPC_RecordChild7, // #6 = $da
/*77485*/         OPC_MoveChild, 8,
/*77487*/         OPC_RecordNode, // #7 = $glc
/*77488*/         OPC_MoveParent,
/*77489*/         OPC_MoveChild, 9,
/*77491*/         OPC_RecordNode, // #8 = $slc
/*77492*/         OPC_MoveParent,
/*77493*/         OPC_MoveChild, 10,
/*77495*/         OPC_RecordNode, // #9 = $tfe
/*77496*/         OPC_MoveParent,
/*77497*/         OPC_MoveChild, 11,
/*77499*/         OPC_RecordNode, // #10 = $lwe
/*77500*/         OPC_MoveParent,
/*77501*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77504*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77507*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77510*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77513*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77516*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77519*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77522*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77525*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6132:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77542*/       /*Scope*/ 65, /*->77608*/
/*77543*/         OPC_CheckChild1Type, MVT::v8i32,
/*77545*/         OPC_RecordChild2, // #1 = $rsrc
/*77546*/         OPC_RecordChild3, // #2 = $sampler
/*77547*/         OPC_RecordChild4, // #3 = $dmask
/*77548*/         OPC_RecordChild5, // #4 = $unorm
/*77549*/         OPC_RecordChild6, // #5 = $r128
/*77550*/         OPC_RecordChild7, // #6 = $da
/*77551*/         OPC_MoveChild, 8,
/*77553*/         OPC_RecordNode, // #7 = $glc
/*77554*/         OPC_MoveParent,
/*77555*/         OPC_MoveChild, 9,
/*77557*/         OPC_RecordNode, // #8 = $slc
/*77558*/         OPC_MoveParent,
/*77559*/         OPC_MoveChild, 10,
/*77561*/         OPC_RecordNode, // #9 = $tfe
/*77562*/         OPC_MoveParent,
/*77563*/         OPC_MoveChild, 11,
/*77565*/         OPC_RecordNode, // #10 = $lwe
/*77566*/         OPC_MoveParent,
/*77567*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77570*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77573*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77576*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77579*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77582*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77585*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77588*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77591*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6132:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77608*/       /*Scope*/ 65, /*->77674*/
/*77609*/         OPC_CheckChild1Type, MVT::v16i32,
/*77611*/         OPC_RecordChild2, // #1 = $rsrc
/*77612*/         OPC_RecordChild3, // #2 = $sampler
/*77613*/         OPC_RecordChild4, // #3 = $dmask
/*77614*/         OPC_RecordChild5, // #4 = $unorm
/*77615*/         OPC_RecordChild6, // #5 = $r128
/*77616*/         OPC_RecordChild7, // #6 = $da
/*77617*/         OPC_MoveChild, 8,
/*77619*/         OPC_RecordNode, // #7 = $glc
/*77620*/         OPC_MoveParent,
/*77621*/         OPC_MoveChild, 9,
/*77623*/         OPC_RecordNode, // #8 = $slc
/*77624*/         OPC_MoveParent,
/*77625*/         OPC_MoveChild, 10,
/*77627*/         OPC_RecordNode, // #9 = $tfe
/*77628*/         OPC_MoveParent,
/*77629*/         OPC_MoveChild, 11,
/*77631*/         OPC_RecordNode, // #10 = $lwe
/*77632*/         OPC_MoveParent,
/*77633*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77636*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77639*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77642*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77645*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77648*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77651*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77654*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77657*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6132:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77674*/       0, /*End of Scope*/
/*77675*/     /*Scope*/ 80|128,2/*336*/, /*->78013*/
/*77677*/       OPC_CheckChild0Integer, 117|128,47/*6133*/, 
/*77680*/       OPC_RecordChild1, // #0 = $addr
/*77681*/       OPC_Scope, 65, /*->77748*/ // 5 children in Scope
/*77683*/         OPC_CheckChild1Type, MVT::i32,
/*77685*/         OPC_RecordChild2, // #1 = $rsrc
/*77686*/         OPC_RecordChild3, // #2 = $sampler
/*77687*/         OPC_RecordChild4, // #3 = $dmask
/*77688*/         OPC_RecordChild5, // #4 = $unorm
/*77689*/         OPC_RecordChild6, // #5 = $r128
/*77690*/         OPC_RecordChild7, // #6 = $da
/*77691*/         OPC_MoveChild, 8,
/*77693*/         OPC_RecordNode, // #7 = $glc
/*77694*/         OPC_MoveParent,
/*77695*/         OPC_MoveChild, 9,
/*77697*/         OPC_RecordNode, // #8 = $slc
/*77698*/         OPC_MoveParent,
/*77699*/         OPC_MoveChild, 10,
/*77701*/         OPC_RecordNode, // #9 = $tfe
/*77702*/         OPC_MoveParent,
/*77703*/         OPC_MoveChild, 11,
/*77705*/         OPC_RecordNode, // #10 = $lwe
/*77706*/         OPC_MoveParent,
/*77707*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77710*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77713*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77716*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77719*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77722*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77725*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77728*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77731*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6133:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77748*/       /*Scope*/ 65, /*->77814*/
/*77749*/         OPC_CheckChild1Type, MVT::v2i32,
/*77751*/         OPC_RecordChild2, // #1 = $rsrc
/*77752*/         OPC_RecordChild3, // #2 = $sampler
/*77753*/         OPC_RecordChild4, // #3 = $dmask
/*77754*/         OPC_RecordChild5, // #4 = $unorm
/*77755*/         OPC_RecordChild6, // #5 = $r128
/*77756*/         OPC_RecordChild7, // #6 = $da
/*77757*/         OPC_MoveChild, 8,
/*77759*/         OPC_RecordNode, // #7 = $glc
/*77760*/         OPC_MoveParent,
/*77761*/         OPC_MoveChild, 9,
/*77763*/         OPC_RecordNode, // #8 = $slc
/*77764*/         OPC_MoveParent,
/*77765*/         OPC_MoveChild, 10,
/*77767*/         OPC_RecordNode, // #9 = $tfe
/*77768*/         OPC_MoveParent,
/*77769*/         OPC_MoveChild, 11,
/*77771*/         OPC_RecordNode, // #10 = $lwe
/*77772*/         OPC_MoveParent,
/*77773*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77776*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77779*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77782*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77785*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77788*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77791*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77794*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77797*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6133:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77814*/       /*Scope*/ 65, /*->77880*/
/*77815*/         OPC_CheckChild1Type, MVT::v4i32,
/*77817*/         OPC_RecordChild2, // #1 = $rsrc
/*77818*/         OPC_RecordChild3, // #2 = $sampler
/*77819*/         OPC_RecordChild4, // #3 = $dmask
/*77820*/         OPC_RecordChild5, // #4 = $unorm
/*77821*/         OPC_RecordChild6, // #5 = $r128
/*77822*/         OPC_RecordChild7, // #6 = $da
/*77823*/         OPC_MoveChild, 8,
/*77825*/         OPC_RecordNode, // #7 = $glc
/*77826*/         OPC_MoveParent,
/*77827*/         OPC_MoveChild, 9,
/*77829*/         OPC_RecordNode, // #8 = $slc
/*77830*/         OPC_MoveParent,
/*77831*/         OPC_MoveChild, 10,
/*77833*/         OPC_RecordNode, // #9 = $tfe
/*77834*/         OPC_MoveParent,
/*77835*/         OPC_MoveChild, 11,
/*77837*/         OPC_RecordNode, // #10 = $lwe
/*77838*/         OPC_MoveParent,
/*77839*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77842*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77845*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77848*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77851*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77854*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77857*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77860*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77863*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6133:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77880*/       /*Scope*/ 65, /*->77946*/
/*77881*/         OPC_CheckChild1Type, MVT::v8i32,
/*77883*/         OPC_RecordChild2, // #1 = $rsrc
/*77884*/         OPC_RecordChild3, // #2 = $sampler
/*77885*/         OPC_RecordChild4, // #3 = $dmask
/*77886*/         OPC_RecordChild5, // #4 = $unorm
/*77887*/         OPC_RecordChild6, // #5 = $r128
/*77888*/         OPC_RecordChild7, // #6 = $da
/*77889*/         OPC_MoveChild, 8,
/*77891*/         OPC_RecordNode, // #7 = $glc
/*77892*/         OPC_MoveParent,
/*77893*/         OPC_MoveChild, 9,
/*77895*/         OPC_RecordNode, // #8 = $slc
/*77896*/         OPC_MoveParent,
/*77897*/         OPC_MoveChild, 10,
/*77899*/         OPC_RecordNode, // #9 = $tfe
/*77900*/         OPC_MoveParent,
/*77901*/         OPC_MoveChild, 11,
/*77903*/         OPC_RecordNode, // #10 = $lwe
/*77904*/         OPC_MoveParent,
/*77905*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77908*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77911*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77914*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77917*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77920*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77923*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77926*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77929*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6133:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*77946*/       /*Scope*/ 65, /*->78012*/
/*77947*/         OPC_CheckChild1Type, MVT::v16i32,
/*77949*/         OPC_RecordChild2, // #1 = $rsrc
/*77950*/         OPC_RecordChild3, // #2 = $sampler
/*77951*/         OPC_RecordChild4, // #3 = $dmask
/*77952*/         OPC_RecordChild5, // #4 = $unorm
/*77953*/         OPC_RecordChild6, // #5 = $r128
/*77954*/         OPC_RecordChild7, // #6 = $da
/*77955*/         OPC_MoveChild, 8,
/*77957*/         OPC_RecordNode, // #7 = $glc
/*77958*/         OPC_MoveParent,
/*77959*/         OPC_MoveChild, 9,
/*77961*/         OPC_RecordNode, // #8 = $slc
/*77962*/         OPC_MoveParent,
/*77963*/         OPC_MoveChild, 10,
/*77965*/         OPC_RecordNode, // #9 = $tfe
/*77966*/         OPC_MoveParent,
/*77967*/         OPC_MoveChild, 11,
/*77969*/         OPC_RecordNode, // #10 = $lwe
/*77970*/         OPC_MoveParent,
/*77971*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77974*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77977*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*77980*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*77983*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*77986*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*77989*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*77992*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*77995*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6133:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78012*/       0, /*End of Scope*/
/*78013*/     /*Scope*/ 80|128,2/*336*/, /*->78351*/
/*78015*/       OPC_CheckChild0Integer, 120|128,47/*6136*/, 
/*78018*/       OPC_RecordChild1, // #0 = $addr
/*78019*/       OPC_Scope, 65, /*->78086*/ // 5 children in Scope
/*78021*/         OPC_CheckChild1Type, MVT::i32,
/*78023*/         OPC_RecordChild2, // #1 = $rsrc
/*78024*/         OPC_RecordChild3, // #2 = $sampler
/*78025*/         OPC_RecordChild4, // #3 = $dmask
/*78026*/         OPC_RecordChild5, // #4 = $unorm
/*78027*/         OPC_RecordChild6, // #5 = $r128
/*78028*/         OPC_RecordChild7, // #6 = $da
/*78029*/         OPC_MoveChild, 8,
/*78031*/         OPC_RecordNode, // #7 = $glc
/*78032*/         OPC_MoveParent,
/*78033*/         OPC_MoveChild, 9,
/*78035*/         OPC_RecordNode, // #8 = $slc
/*78036*/         OPC_MoveParent,
/*78037*/         OPC_MoveChild, 10,
/*78039*/         OPC_RecordNode, // #9 = $tfe
/*78040*/         OPC_MoveParent,
/*78041*/         OPC_MoveChild, 11,
/*78043*/         OPC_RecordNode, // #10 = $lwe
/*78044*/         OPC_MoveParent,
/*78045*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78048*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78051*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78054*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78057*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78060*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78063*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78066*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78069*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6136:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78086*/       /*Scope*/ 65, /*->78152*/
/*78087*/         OPC_CheckChild1Type, MVT::v2i32,
/*78089*/         OPC_RecordChild2, // #1 = $rsrc
/*78090*/         OPC_RecordChild3, // #2 = $sampler
/*78091*/         OPC_RecordChild4, // #3 = $dmask
/*78092*/         OPC_RecordChild5, // #4 = $unorm
/*78093*/         OPC_RecordChild6, // #5 = $r128
/*78094*/         OPC_RecordChild7, // #6 = $da
/*78095*/         OPC_MoveChild, 8,
/*78097*/         OPC_RecordNode, // #7 = $glc
/*78098*/         OPC_MoveParent,
/*78099*/         OPC_MoveChild, 9,
/*78101*/         OPC_RecordNode, // #8 = $slc
/*78102*/         OPC_MoveParent,
/*78103*/         OPC_MoveChild, 10,
/*78105*/         OPC_RecordNode, // #9 = $tfe
/*78106*/         OPC_MoveParent,
/*78107*/         OPC_MoveChild, 11,
/*78109*/         OPC_RecordNode, // #10 = $lwe
/*78110*/         OPC_MoveParent,
/*78111*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78114*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78117*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78120*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78123*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78126*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78129*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78132*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78135*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6136:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78152*/       /*Scope*/ 65, /*->78218*/
/*78153*/         OPC_CheckChild1Type, MVT::v4i32,
/*78155*/         OPC_RecordChild2, // #1 = $rsrc
/*78156*/         OPC_RecordChild3, // #2 = $sampler
/*78157*/         OPC_RecordChild4, // #3 = $dmask
/*78158*/         OPC_RecordChild5, // #4 = $unorm
/*78159*/         OPC_RecordChild6, // #5 = $r128
/*78160*/         OPC_RecordChild7, // #6 = $da
/*78161*/         OPC_MoveChild, 8,
/*78163*/         OPC_RecordNode, // #7 = $glc
/*78164*/         OPC_MoveParent,
/*78165*/         OPC_MoveChild, 9,
/*78167*/         OPC_RecordNode, // #8 = $slc
/*78168*/         OPC_MoveParent,
/*78169*/         OPC_MoveChild, 10,
/*78171*/         OPC_RecordNode, // #9 = $tfe
/*78172*/         OPC_MoveParent,
/*78173*/         OPC_MoveChild, 11,
/*78175*/         OPC_RecordNode, // #10 = $lwe
/*78176*/         OPC_MoveParent,
/*78177*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78180*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78183*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78186*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78189*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78192*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78195*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78198*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78201*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6136:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78218*/       /*Scope*/ 65, /*->78284*/
/*78219*/         OPC_CheckChild1Type, MVT::v8i32,
/*78221*/         OPC_RecordChild2, // #1 = $rsrc
/*78222*/         OPC_RecordChild3, // #2 = $sampler
/*78223*/         OPC_RecordChild4, // #3 = $dmask
/*78224*/         OPC_RecordChild5, // #4 = $unorm
/*78225*/         OPC_RecordChild6, // #5 = $r128
/*78226*/         OPC_RecordChild7, // #6 = $da
/*78227*/         OPC_MoveChild, 8,
/*78229*/         OPC_RecordNode, // #7 = $glc
/*78230*/         OPC_MoveParent,
/*78231*/         OPC_MoveChild, 9,
/*78233*/         OPC_RecordNode, // #8 = $slc
/*78234*/         OPC_MoveParent,
/*78235*/         OPC_MoveChild, 10,
/*78237*/         OPC_RecordNode, // #9 = $tfe
/*78238*/         OPC_MoveParent,
/*78239*/         OPC_MoveChild, 11,
/*78241*/         OPC_RecordNode, // #10 = $lwe
/*78242*/         OPC_MoveParent,
/*78243*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78246*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78249*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78252*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78255*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78258*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78261*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78264*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78267*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6136:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78284*/       /*Scope*/ 65, /*->78350*/
/*78285*/         OPC_CheckChild1Type, MVT::v16i32,
/*78287*/         OPC_RecordChild2, // #1 = $rsrc
/*78288*/         OPC_RecordChild3, // #2 = $sampler
/*78289*/         OPC_RecordChild4, // #3 = $dmask
/*78290*/         OPC_RecordChild5, // #4 = $unorm
/*78291*/         OPC_RecordChild6, // #5 = $r128
/*78292*/         OPC_RecordChild7, // #6 = $da
/*78293*/         OPC_MoveChild, 8,
/*78295*/         OPC_RecordNode, // #7 = $glc
/*78296*/         OPC_MoveParent,
/*78297*/         OPC_MoveChild, 9,
/*78299*/         OPC_RecordNode, // #8 = $slc
/*78300*/         OPC_MoveParent,
/*78301*/         OPC_MoveChild, 10,
/*78303*/         OPC_RecordNode, // #9 = $tfe
/*78304*/         OPC_MoveParent,
/*78305*/         OPC_MoveChild, 11,
/*78307*/         OPC_RecordNode, // #10 = $lwe
/*78308*/         OPC_MoveParent,
/*78309*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78312*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78315*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78318*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78321*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78324*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78327*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78330*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78333*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6136:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78350*/       0, /*End of Scope*/
/*78351*/     /*Scope*/ 80|128,2/*336*/, /*->78689*/
/*78353*/       OPC_CheckChild0Integer, 86|128,47/*6102*/, 
/*78356*/       OPC_RecordChild1, // #0 = $addr
/*78357*/       OPC_Scope, 65, /*->78424*/ // 5 children in Scope
/*78359*/         OPC_CheckChild1Type, MVT::i32,
/*78361*/         OPC_RecordChild2, // #1 = $rsrc
/*78362*/         OPC_RecordChild3, // #2 = $sampler
/*78363*/         OPC_RecordChild4, // #3 = $dmask
/*78364*/         OPC_RecordChild5, // #4 = $unorm
/*78365*/         OPC_RecordChild6, // #5 = $r128
/*78366*/         OPC_RecordChild7, // #6 = $da
/*78367*/         OPC_MoveChild, 8,
/*78369*/         OPC_RecordNode, // #7 = $glc
/*78370*/         OPC_MoveParent,
/*78371*/         OPC_MoveChild, 9,
/*78373*/         OPC_RecordNode, // #8 = $slc
/*78374*/         OPC_MoveParent,
/*78375*/         OPC_MoveChild, 10,
/*78377*/         OPC_RecordNode, // #9 = $tfe
/*78378*/         OPC_MoveParent,
/*78379*/         OPC_MoveChild, 11,
/*78381*/         OPC_RecordNode, // #10 = $lwe
/*78382*/         OPC_MoveParent,
/*78383*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78386*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78389*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78392*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78395*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78398*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78401*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78404*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78407*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6102:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78424*/       /*Scope*/ 65, /*->78490*/
/*78425*/         OPC_CheckChild1Type, MVT::v2i32,
/*78427*/         OPC_RecordChild2, // #1 = $rsrc
/*78428*/         OPC_RecordChild3, // #2 = $sampler
/*78429*/         OPC_RecordChild4, // #3 = $dmask
/*78430*/         OPC_RecordChild5, // #4 = $unorm
/*78431*/         OPC_RecordChild6, // #5 = $r128
/*78432*/         OPC_RecordChild7, // #6 = $da
/*78433*/         OPC_MoveChild, 8,
/*78435*/         OPC_RecordNode, // #7 = $glc
/*78436*/         OPC_MoveParent,
/*78437*/         OPC_MoveChild, 9,
/*78439*/         OPC_RecordNode, // #8 = $slc
/*78440*/         OPC_MoveParent,
/*78441*/         OPC_MoveChild, 10,
/*78443*/         OPC_RecordNode, // #9 = $tfe
/*78444*/         OPC_MoveParent,
/*78445*/         OPC_MoveChild, 11,
/*78447*/         OPC_RecordNode, // #10 = $lwe
/*78448*/         OPC_MoveParent,
/*78449*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78452*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78455*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78458*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78461*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78464*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78467*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78470*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78473*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6102:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78490*/       /*Scope*/ 65, /*->78556*/
/*78491*/         OPC_CheckChild1Type, MVT::v4i32,
/*78493*/         OPC_RecordChild2, // #1 = $rsrc
/*78494*/         OPC_RecordChild3, // #2 = $sampler
/*78495*/         OPC_RecordChild4, // #3 = $dmask
/*78496*/         OPC_RecordChild5, // #4 = $unorm
/*78497*/         OPC_RecordChild6, // #5 = $r128
/*78498*/         OPC_RecordChild7, // #6 = $da
/*78499*/         OPC_MoveChild, 8,
/*78501*/         OPC_RecordNode, // #7 = $glc
/*78502*/         OPC_MoveParent,
/*78503*/         OPC_MoveChild, 9,
/*78505*/         OPC_RecordNode, // #8 = $slc
/*78506*/         OPC_MoveParent,
/*78507*/         OPC_MoveChild, 10,
/*78509*/         OPC_RecordNode, // #9 = $tfe
/*78510*/         OPC_MoveParent,
/*78511*/         OPC_MoveChild, 11,
/*78513*/         OPC_RecordNode, // #10 = $lwe
/*78514*/         OPC_MoveParent,
/*78515*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78518*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78521*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78524*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78527*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78530*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78533*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78536*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78539*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6102:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78556*/       /*Scope*/ 65, /*->78622*/
/*78557*/         OPC_CheckChild1Type, MVT::v8i32,
/*78559*/         OPC_RecordChild2, // #1 = $rsrc
/*78560*/         OPC_RecordChild3, // #2 = $sampler
/*78561*/         OPC_RecordChild4, // #3 = $dmask
/*78562*/         OPC_RecordChild5, // #4 = $unorm
/*78563*/         OPC_RecordChild6, // #5 = $r128
/*78564*/         OPC_RecordChild7, // #6 = $da
/*78565*/         OPC_MoveChild, 8,
/*78567*/         OPC_RecordNode, // #7 = $glc
/*78568*/         OPC_MoveParent,
/*78569*/         OPC_MoveChild, 9,
/*78571*/         OPC_RecordNode, // #8 = $slc
/*78572*/         OPC_MoveParent,
/*78573*/         OPC_MoveChild, 10,
/*78575*/         OPC_RecordNode, // #9 = $tfe
/*78576*/         OPC_MoveParent,
/*78577*/         OPC_MoveChild, 11,
/*78579*/         OPC_RecordNode, // #10 = $lwe
/*78580*/         OPC_MoveParent,
/*78581*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78584*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78587*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78590*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78593*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78596*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78599*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78602*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78605*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6102:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78622*/       /*Scope*/ 65, /*->78688*/
/*78623*/         OPC_CheckChild1Type, MVT::v16i32,
/*78625*/         OPC_RecordChild2, // #1 = $rsrc
/*78626*/         OPC_RecordChild3, // #2 = $sampler
/*78627*/         OPC_RecordChild4, // #3 = $dmask
/*78628*/         OPC_RecordChild5, // #4 = $unorm
/*78629*/         OPC_RecordChild6, // #5 = $r128
/*78630*/         OPC_RecordChild7, // #6 = $da
/*78631*/         OPC_MoveChild, 8,
/*78633*/         OPC_RecordNode, // #7 = $glc
/*78634*/         OPC_MoveParent,
/*78635*/         OPC_MoveChild, 9,
/*78637*/         OPC_RecordNode, // #8 = $slc
/*78638*/         OPC_MoveParent,
/*78639*/         OPC_MoveChild, 10,
/*78641*/         OPC_RecordNode, // #9 = $tfe
/*78642*/         OPC_MoveParent,
/*78643*/         OPC_MoveChild, 11,
/*78645*/         OPC_RecordNode, // #10 = $lwe
/*78646*/         OPC_MoveParent,
/*78647*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78650*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78653*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78656*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78659*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78662*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78665*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78668*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78671*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6102:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78688*/       0, /*End of Scope*/
/*78689*/     /*Scope*/ 80|128,2/*336*/, /*->79027*/
/*78691*/       OPC_CheckChild0Integer, 87|128,47/*6103*/, 
/*78694*/       OPC_RecordChild1, // #0 = $addr
/*78695*/       OPC_Scope, 65, /*->78762*/ // 5 children in Scope
/*78697*/         OPC_CheckChild1Type, MVT::i32,
/*78699*/         OPC_RecordChild2, // #1 = $rsrc
/*78700*/         OPC_RecordChild3, // #2 = $sampler
/*78701*/         OPC_RecordChild4, // #3 = $dmask
/*78702*/         OPC_RecordChild5, // #4 = $unorm
/*78703*/         OPC_RecordChild6, // #5 = $r128
/*78704*/         OPC_RecordChild7, // #6 = $da
/*78705*/         OPC_MoveChild, 8,
/*78707*/         OPC_RecordNode, // #7 = $glc
/*78708*/         OPC_MoveParent,
/*78709*/         OPC_MoveChild, 9,
/*78711*/         OPC_RecordNode, // #8 = $slc
/*78712*/         OPC_MoveParent,
/*78713*/         OPC_MoveChild, 10,
/*78715*/         OPC_RecordNode, // #9 = $tfe
/*78716*/         OPC_MoveParent,
/*78717*/         OPC_MoveChild, 11,
/*78719*/         OPC_RecordNode, // #10 = $lwe
/*78720*/         OPC_MoveParent,
/*78721*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78724*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78727*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78730*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78733*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78736*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78739*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78742*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78745*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6103:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78762*/       /*Scope*/ 65, /*->78828*/
/*78763*/         OPC_CheckChild1Type, MVT::v2i32,
/*78765*/         OPC_RecordChild2, // #1 = $rsrc
/*78766*/         OPC_RecordChild3, // #2 = $sampler
/*78767*/         OPC_RecordChild4, // #3 = $dmask
/*78768*/         OPC_RecordChild5, // #4 = $unorm
/*78769*/         OPC_RecordChild6, // #5 = $r128
/*78770*/         OPC_RecordChild7, // #6 = $da
/*78771*/         OPC_MoveChild, 8,
/*78773*/         OPC_RecordNode, // #7 = $glc
/*78774*/         OPC_MoveParent,
/*78775*/         OPC_MoveChild, 9,
/*78777*/         OPC_RecordNode, // #8 = $slc
/*78778*/         OPC_MoveParent,
/*78779*/         OPC_MoveChild, 10,
/*78781*/         OPC_RecordNode, // #9 = $tfe
/*78782*/         OPC_MoveParent,
/*78783*/         OPC_MoveChild, 11,
/*78785*/         OPC_RecordNode, // #10 = $lwe
/*78786*/         OPC_MoveParent,
/*78787*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78790*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78793*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78796*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78799*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78802*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78805*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78808*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78811*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6103:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78828*/       /*Scope*/ 65, /*->78894*/
/*78829*/         OPC_CheckChild1Type, MVT::v4i32,
/*78831*/         OPC_RecordChild2, // #1 = $rsrc
/*78832*/         OPC_RecordChild3, // #2 = $sampler
/*78833*/         OPC_RecordChild4, // #3 = $dmask
/*78834*/         OPC_RecordChild5, // #4 = $unorm
/*78835*/         OPC_RecordChild6, // #5 = $r128
/*78836*/         OPC_RecordChild7, // #6 = $da
/*78837*/         OPC_MoveChild, 8,
/*78839*/         OPC_RecordNode, // #7 = $glc
/*78840*/         OPC_MoveParent,
/*78841*/         OPC_MoveChild, 9,
/*78843*/         OPC_RecordNode, // #8 = $slc
/*78844*/         OPC_MoveParent,
/*78845*/         OPC_MoveChild, 10,
/*78847*/         OPC_RecordNode, // #9 = $tfe
/*78848*/         OPC_MoveParent,
/*78849*/         OPC_MoveChild, 11,
/*78851*/         OPC_RecordNode, // #10 = $lwe
/*78852*/         OPC_MoveParent,
/*78853*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78856*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78859*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78862*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78865*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78868*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78871*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78874*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78877*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6103:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78894*/       /*Scope*/ 65, /*->78960*/
/*78895*/         OPC_CheckChild1Type, MVT::v8i32,
/*78897*/         OPC_RecordChild2, // #1 = $rsrc
/*78898*/         OPC_RecordChild3, // #2 = $sampler
/*78899*/         OPC_RecordChild4, // #3 = $dmask
/*78900*/         OPC_RecordChild5, // #4 = $unorm
/*78901*/         OPC_RecordChild6, // #5 = $r128
/*78902*/         OPC_RecordChild7, // #6 = $da
/*78903*/         OPC_MoveChild, 8,
/*78905*/         OPC_RecordNode, // #7 = $glc
/*78906*/         OPC_MoveParent,
/*78907*/         OPC_MoveChild, 9,
/*78909*/         OPC_RecordNode, // #8 = $slc
/*78910*/         OPC_MoveParent,
/*78911*/         OPC_MoveChild, 10,
/*78913*/         OPC_RecordNode, // #9 = $tfe
/*78914*/         OPC_MoveParent,
/*78915*/         OPC_MoveChild, 11,
/*78917*/         OPC_RecordNode, // #10 = $lwe
/*78918*/         OPC_MoveParent,
/*78919*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78922*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78925*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78928*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78931*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*78934*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*78937*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*78940*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*78943*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6103:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*78960*/       /*Scope*/ 65, /*->79026*/
/*78961*/         OPC_CheckChild1Type, MVT::v16i32,
/*78963*/         OPC_RecordChild2, // #1 = $rsrc
/*78964*/         OPC_RecordChild3, // #2 = $sampler
/*78965*/         OPC_RecordChild4, // #3 = $dmask
/*78966*/         OPC_RecordChild5, // #4 = $unorm
/*78967*/         OPC_RecordChild6, // #5 = $r128
/*78968*/         OPC_RecordChild7, // #6 = $da
/*78969*/         OPC_MoveChild, 8,
/*78971*/         OPC_RecordNode, // #7 = $glc
/*78972*/         OPC_MoveParent,
/*78973*/         OPC_MoveChild, 9,
/*78975*/         OPC_RecordNode, // #8 = $slc
/*78976*/         OPC_MoveParent,
/*78977*/         OPC_MoveChild, 10,
/*78979*/         OPC_RecordNode, // #9 = $tfe
/*78980*/         OPC_MoveParent,
/*78981*/         OPC_MoveChild, 11,
/*78983*/         OPC_RecordNode, // #10 = $lwe
/*78984*/         OPC_MoveParent,
/*78985*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*78988*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*78991*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*78994*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*78997*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79000*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79003*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79006*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79009*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6103:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79026*/       0, /*End of Scope*/
/*79027*/     /*Scope*/ 80|128,2/*336*/, /*->79365*/
/*79029*/       OPC_CheckChild0Integer, 122|128,47/*6138*/, 
/*79032*/       OPC_RecordChild1, // #0 = $addr
/*79033*/       OPC_Scope, 65, /*->79100*/ // 5 children in Scope
/*79035*/         OPC_CheckChild1Type, MVT::i32,
/*79037*/         OPC_RecordChild2, // #1 = $rsrc
/*79038*/         OPC_RecordChild3, // #2 = $sampler
/*79039*/         OPC_RecordChild4, // #3 = $dmask
/*79040*/         OPC_RecordChild5, // #4 = $unorm
/*79041*/         OPC_RecordChild6, // #5 = $r128
/*79042*/         OPC_RecordChild7, // #6 = $da
/*79043*/         OPC_MoveChild, 8,
/*79045*/         OPC_RecordNode, // #7 = $glc
/*79046*/         OPC_MoveParent,
/*79047*/         OPC_MoveChild, 9,
/*79049*/         OPC_RecordNode, // #8 = $slc
/*79050*/         OPC_MoveParent,
/*79051*/         OPC_MoveChild, 10,
/*79053*/         OPC_RecordNode, // #9 = $tfe
/*79054*/         OPC_MoveParent,
/*79055*/         OPC_MoveChild, 11,
/*79057*/         OPC_RecordNode, // #10 = $lwe
/*79058*/         OPC_MoveParent,
/*79059*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79062*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79065*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79068*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79071*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79074*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79077*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79080*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79083*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6138:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79100*/       /*Scope*/ 65, /*->79166*/
/*79101*/         OPC_CheckChild1Type, MVT::v2i32,
/*79103*/         OPC_RecordChild2, // #1 = $rsrc
/*79104*/         OPC_RecordChild3, // #2 = $sampler
/*79105*/         OPC_RecordChild4, // #3 = $dmask
/*79106*/         OPC_RecordChild5, // #4 = $unorm
/*79107*/         OPC_RecordChild6, // #5 = $r128
/*79108*/         OPC_RecordChild7, // #6 = $da
/*79109*/         OPC_MoveChild, 8,
/*79111*/         OPC_RecordNode, // #7 = $glc
/*79112*/         OPC_MoveParent,
/*79113*/         OPC_MoveChild, 9,
/*79115*/         OPC_RecordNode, // #8 = $slc
/*79116*/         OPC_MoveParent,
/*79117*/         OPC_MoveChild, 10,
/*79119*/         OPC_RecordNode, // #9 = $tfe
/*79120*/         OPC_MoveParent,
/*79121*/         OPC_MoveChild, 11,
/*79123*/         OPC_RecordNode, // #10 = $lwe
/*79124*/         OPC_MoveParent,
/*79125*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79128*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79131*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79134*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79137*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79140*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79143*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79146*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79149*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6138:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79166*/       /*Scope*/ 65, /*->79232*/
/*79167*/         OPC_CheckChild1Type, MVT::v4i32,
/*79169*/         OPC_RecordChild2, // #1 = $rsrc
/*79170*/         OPC_RecordChild3, // #2 = $sampler
/*79171*/         OPC_RecordChild4, // #3 = $dmask
/*79172*/         OPC_RecordChild5, // #4 = $unorm
/*79173*/         OPC_RecordChild6, // #5 = $r128
/*79174*/         OPC_RecordChild7, // #6 = $da
/*79175*/         OPC_MoveChild, 8,
/*79177*/         OPC_RecordNode, // #7 = $glc
/*79178*/         OPC_MoveParent,
/*79179*/         OPC_MoveChild, 9,
/*79181*/         OPC_RecordNode, // #8 = $slc
/*79182*/         OPC_MoveParent,
/*79183*/         OPC_MoveChild, 10,
/*79185*/         OPC_RecordNode, // #9 = $tfe
/*79186*/         OPC_MoveParent,
/*79187*/         OPC_MoveChild, 11,
/*79189*/         OPC_RecordNode, // #10 = $lwe
/*79190*/         OPC_MoveParent,
/*79191*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79194*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79197*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79200*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79203*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79206*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79209*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79212*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79215*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6138:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79232*/       /*Scope*/ 65, /*->79298*/
/*79233*/         OPC_CheckChild1Type, MVT::v8i32,
/*79235*/         OPC_RecordChild2, // #1 = $rsrc
/*79236*/         OPC_RecordChild3, // #2 = $sampler
/*79237*/         OPC_RecordChild4, // #3 = $dmask
/*79238*/         OPC_RecordChild5, // #4 = $unorm
/*79239*/         OPC_RecordChild6, // #5 = $r128
/*79240*/         OPC_RecordChild7, // #6 = $da
/*79241*/         OPC_MoveChild, 8,
/*79243*/         OPC_RecordNode, // #7 = $glc
/*79244*/         OPC_MoveParent,
/*79245*/         OPC_MoveChild, 9,
/*79247*/         OPC_RecordNode, // #8 = $slc
/*79248*/         OPC_MoveParent,
/*79249*/         OPC_MoveChild, 10,
/*79251*/         OPC_RecordNode, // #9 = $tfe
/*79252*/         OPC_MoveParent,
/*79253*/         OPC_MoveChild, 11,
/*79255*/         OPC_RecordNode, // #10 = $lwe
/*79256*/         OPC_MoveParent,
/*79257*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79260*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79263*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79266*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79269*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79272*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79275*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79278*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79281*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6138:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79298*/       /*Scope*/ 65, /*->79364*/
/*79299*/         OPC_CheckChild1Type, MVT::v16i32,
/*79301*/         OPC_RecordChild2, // #1 = $rsrc
/*79302*/         OPC_RecordChild3, // #2 = $sampler
/*79303*/         OPC_RecordChild4, // #3 = $dmask
/*79304*/         OPC_RecordChild5, // #4 = $unorm
/*79305*/         OPC_RecordChild6, // #5 = $r128
/*79306*/         OPC_RecordChild7, // #6 = $da
/*79307*/         OPC_MoveChild, 8,
/*79309*/         OPC_RecordNode, // #7 = $glc
/*79310*/         OPC_MoveParent,
/*79311*/         OPC_MoveChild, 9,
/*79313*/         OPC_RecordNode, // #8 = $slc
/*79314*/         OPC_MoveParent,
/*79315*/         OPC_MoveChild, 10,
/*79317*/         OPC_RecordNode, // #9 = $tfe
/*79318*/         OPC_MoveParent,
/*79319*/         OPC_MoveChild, 11,
/*79321*/         OPC_RecordNode, // #10 = $lwe
/*79322*/         OPC_MoveParent,
/*79323*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79326*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79329*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79332*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79335*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79338*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79341*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79344*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79347*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6138:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79364*/       0, /*End of Scope*/
/*79365*/     /*Scope*/ 80|128,2/*336*/, /*->79703*/
/*79367*/       OPC_CheckChild0Integer, 110|128,47/*6126*/, 
/*79370*/       OPC_RecordChild1, // #0 = $addr
/*79371*/       OPC_Scope, 65, /*->79438*/ // 5 children in Scope
/*79373*/         OPC_CheckChild1Type, MVT::i32,
/*79375*/         OPC_RecordChild2, // #1 = $rsrc
/*79376*/         OPC_RecordChild3, // #2 = $sampler
/*79377*/         OPC_RecordChild4, // #3 = $dmask
/*79378*/         OPC_RecordChild5, // #4 = $unorm
/*79379*/         OPC_RecordChild6, // #5 = $r128
/*79380*/         OPC_RecordChild7, // #6 = $da
/*79381*/         OPC_MoveChild, 8,
/*79383*/         OPC_RecordNode, // #7 = $glc
/*79384*/         OPC_MoveParent,
/*79385*/         OPC_MoveChild, 9,
/*79387*/         OPC_RecordNode, // #8 = $slc
/*79388*/         OPC_MoveParent,
/*79389*/         OPC_MoveChild, 10,
/*79391*/         OPC_RecordNode, // #9 = $tfe
/*79392*/         OPC_MoveParent,
/*79393*/         OPC_MoveChild, 11,
/*79395*/         OPC_RecordNode, // #10 = $lwe
/*79396*/         OPC_MoveParent,
/*79397*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79400*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79403*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79406*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79409*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79412*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79415*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79418*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79421*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6126:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79438*/       /*Scope*/ 65, /*->79504*/
/*79439*/         OPC_CheckChild1Type, MVT::v2i32,
/*79441*/         OPC_RecordChild2, // #1 = $rsrc
/*79442*/         OPC_RecordChild3, // #2 = $sampler
/*79443*/         OPC_RecordChild4, // #3 = $dmask
/*79444*/         OPC_RecordChild5, // #4 = $unorm
/*79445*/         OPC_RecordChild6, // #5 = $r128
/*79446*/         OPC_RecordChild7, // #6 = $da
/*79447*/         OPC_MoveChild, 8,
/*79449*/         OPC_RecordNode, // #7 = $glc
/*79450*/         OPC_MoveParent,
/*79451*/         OPC_MoveChild, 9,
/*79453*/         OPC_RecordNode, // #8 = $slc
/*79454*/         OPC_MoveParent,
/*79455*/         OPC_MoveChild, 10,
/*79457*/         OPC_RecordNode, // #9 = $tfe
/*79458*/         OPC_MoveParent,
/*79459*/         OPC_MoveChild, 11,
/*79461*/         OPC_RecordNode, // #10 = $lwe
/*79462*/         OPC_MoveParent,
/*79463*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79466*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79469*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79472*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79475*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79478*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79481*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79484*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79487*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6126:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79504*/       /*Scope*/ 65, /*->79570*/
/*79505*/         OPC_CheckChild1Type, MVT::v4i32,
/*79507*/         OPC_RecordChild2, // #1 = $rsrc
/*79508*/         OPC_RecordChild3, // #2 = $sampler
/*79509*/         OPC_RecordChild4, // #3 = $dmask
/*79510*/         OPC_RecordChild5, // #4 = $unorm
/*79511*/         OPC_RecordChild6, // #5 = $r128
/*79512*/         OPC_RecordChild7, // #6 = $da
/*79513*/         OPC_MoveChild, 8,
/*79515*/         OPC_RecordNode, // #7 = $glc
/*79516*/         OPC_MoveParent,
/*79517*/         OPC_MoveChild, 9,
/*79519*/         OPC_RecordNode, // #8 = $slc
/*79520*/         OPC_MoveParent,
/*79521*/         OPC_MoveChild, 10,
/*79523*/         OPC_RecordNode, // #9 = $tfe
/*79524*/         OPC_MoveParent,
/*79525*/         OPC_MoveChild, 11,
/*79527*/         OPC_RecordNode, // #10 = $lwe
/*79528*/         OPC_MoveParent,
/*79529*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79532*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79535*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79538*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79541*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79544*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79547*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79550*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79553*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6126:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79570*/       /*Scope*/ 65, /*->79636*/
/*79571*/         OPC_CheckChild1Type, MVT::v8i32,
/*79573*/         OPC_RecordChild2, // #1 = $rsrc
/*79574*/         OPC_RecordChild3, // #2 = $sampler
/*79575*/         OPC_RecordChild4, // #3 = $dmask
/*79576*/         OPC_RecordChild5, // #4 = $unorm
/*79577*/         OPC_RecordChild6, // #5 = $r128
/*79578*/         OPC_RecordChild7, // #6 = $da
/*79579*/         OPC_MoveChild, 8,
/*79581*/         OPC_RecordNode, // #7 = $glc
/*79582*/         OPC_MoveParent,
/*79583*/         OPC_MoveChild, 9,
/*79585*/         OPC_RecordNode, // #8 = $slc
/*79586*/         OPC_MoveParent,
/*79587*/         OPC_MoveChild, 10,
/*79589*/         OPC_RecordNode, // #9 = $tfe
/*79590*/         OPC_MoveParent,
/*79591*/         OPC_MoveChild, 11,
/*79593*/         OPC_RecordNode, // #10 = $lwe
/*79594*/         OPC_MoveParent,
/*79595*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79598*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79601*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79604*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79607*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79610*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79613*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79616*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79619*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6126:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79636*/       /*Scope*/ 65, /*->79702*/
/*79637*/         OPC_CheckChild1Type, MVT::v16i32,
/*79639*/         OPC_RecordChild2, // #1 = $rsrc
/*79640*/         OPC_RecordChild3, // #2 = $sampler
/*79641*/         OPC_RecordChild4, // #3 = $dmask
/*79642*/         OPC_RecordChild5, // #4 = $unorm
/*79643*/         OPC_RecordChild6, // #5 = $r128
/*79644*/         OPC_RecordChild7, // #6 = $da
/*79645*/         OPC_MoveChild, 8,
/*79647*/         OPC_RecordNode, // #7 = $glc
/*79648*/         OPC_MoveParent,
/*79649*/         OPC_MoveChild, 9,
/*79651*/         OPC_RecordNode, // #8 = $slc
/*79652*/         OPC_MoveParent,
/*79653*/         OPC_MoveChild, 10,
/*79655*/         OPC_RecordNode, // #9 = $tfe
/*79656*/         OPC_MoveParent,
/*79657*/         OPC_MoveChild, 11,
/*79659*/         OPC_RecordNode, // #10 = $lwe
/*79660*/         OPC_MoveParent,
/*79661*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79664*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79667*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79670*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79673*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79676*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79679*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79682*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79685*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6126:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79702*/       0, /*End of Scope*/
/*79703*/     /*Scope*/ 80|128,2/*336*/, /*->80041*/
/*79705*/       OPC_CheckChild0Integer, 111|128,47/*6127*/, 
/*79708*/       OPC_RecordChild1, // #0 = $addr
/*79709*/       OPC_Scope, 65, /*->79776*/ // 5 children in Scope
/*79711*/         OPC_CheckChild1Type, MVT::i32,
/*79713*/         OPC_RecordChild2, // #1 = $rsrc
/*79714*/         OPC_RecordChild3, // #2 = $sampler
/*79715*/         OPC_RecordChild4, // #3 = $dmask
/*79716*/         OPC_RecordChild5, // #4 = $unorm
/*79717*/         OPC_RecordChild6, // #5 = $r128
/*79718*/         OPC_RecordChild7, // #6 = $da
/*79719*/         OPC_MoveChild, 8,
/*79721*/         OPC_RecordNode, // #7 = $glc
/*79722*/         OPC_MoveParent,
/*79723*/         OPC_MoveChild, 9,
/*79725*/         OPC_RecordNode, // #8 = $slc
/*79726*/         OPC_MoveParent,
/*79727*/         OPC_MoveChild, 10,
/*79729*/         OPC_RecordNode, // #9 = $tfe
/*79730*/         OPC_MoveParent,
/*79731*/         OPC_MoveChild, 11,
/*79733*/         OPC_RecordNode, // #10 = $lwe
/*79734*/         OPC_MoveParent,
/*79735*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79738*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79741*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79744*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79747*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79750*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79753*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79756*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79759*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6127:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79776*/       /*Scope*/ 65, /*->79842*/
/*79777*/         OPC_CheckChild1Type, MVT::v2i32,
/*79779*/         OPC_RecordChild2, // #1 = $rsrc
/*79780*/         OPC_RecordChild3, // #2 = $sampler
/*79781*/         OPC_RecordChild4, // #3 = $dmask
/*79782*/         OPC_RecordChild5, // #4 = $unorm
/*79783*/         OPC_RecordChild6, // #5 = $r128
/*79784*/         OPC_RecordChild7, // #6 = $da
/*79785*/         OPC_MoveChild, 8,
/*79787*/         OPC_RecordNode, // #7 = $glc
/*79788*/         OPC_MoveParent,
/*79789*/         OPC_MoveChild, 9,
/*79791*/         OPC_RecordNode, // #8 = $slc
/*79792*/         OPC_MoveParent,
/*79793*/         OPC_MoveChild, 10,
/*79795*/         OPC_RecordNode, // #9 = $tfe
/*79796*/         OPC_MoveParent,
/*79797*/         OPC_MoveChild, 11,
/*79799*/         OPC_RecordNode, // #10 = $lwe
/*79800*/         OPC_MoveParent,
/*79801*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79804*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79807*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79810*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79813*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79816*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79819*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79822*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79825*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6127:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79842*/       /*Scope*/ 65, /*->79908*/
/*79843*/         OPC_CheckChild1Type, MVT::v4i32,
/*79845*/         OPC_RecordChild2, // #1 = $rsrc
/*79846*/         OPC_RecordChild3, // #2 = $sampler
/*79847*/         OPC_RecordChild4, // #3 = $dmask
/*79848*/         OPC_RecordChild5, // #4 = $unorm
/*79849*/         OPC_RecordChild6, // #5 = $r128
/*79850*/         OPC_RecordChild7, // #6 = $da
/*79851*/         OPC_MoveChild, 8,
/*79853*/         OPC_RecordNode, // #7 = $glc
/*79854*/         OPC_MoveParent,
/*79855*/         OPC_MoveChild, 9,
/*79857*/         OPC_RecordNode, // #8 = $slc
/*79858*/         OPC_MoveParent,
/*79859*/         OPC_MoveChild, 10,
/*79861*/         OPC_RecordNode, // #9 = $tfe
/*79862*/         OPC_MoveParent,
/*79863*/         OPC_MoveChild, 11,
/*79865*/         OPC_RecordNode, // #10 = $lwe
/*79866*/         OPC_MoveParent,
/*79867*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79870*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79873*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79876*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79879*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79882*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79885*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79888*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79891*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6127:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79908*/       /*Scope*/ 65, /*->79974*/
/*79909*/         OPC_CheckChild1Type, MVT::v8i32,
/*79911*/         OPC_RecordChild2, // #1 = $rsrc
/*79912*/         OPC_RecordChild3, // #2 = $sampler
/*79913*/         OPC_RecordChild4, // #3 = $dmask
/*79914*/         OPC_RecordChild5, // #4 = $unorm
/*79915*/         OPC_RecordChild6, // #5 = $r128
/*79916*/         OPC_RecordChild7, // #6 = $da
/*79917*/         OPC_MoveChild, 8,
/*79919*/         OPC_RecordNode, // #7 = $glc
/*79920*/         OPC_MoveParent,
/*79921*/         OPC_MoveChild, 9,
/*79923*/         OPC_RecordNode, // #8 = $slc
/*79924*/         OPC_MoveParent,
/*79925*/         OPC_MoveChild, 10,
/*79927*/         OPC_RecordNode, // #9 = $tfe
/*79928*/         OPC_MoveParent,
/*79929*/         OPC_MoveChild, 11,
/*79931*/         OPC_RecordNode, // #10 = $lwe
/*79932*/         OPC_MoveParent,
/*79933*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*79936*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*79939*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*79942*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*79945*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*79948*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*79951*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*79954*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*79957*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6127:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*79974*/       /*Scope*/ 65, /*->80040*/
/*79975*/         OPC_CheckChild1Type, MVT::v16i32,
/*79977*/         OPC_RecordChild2, // #1 = $rsrc
/*79978*/         OPC_RecordChild3, // #2 = $sampler
/*79979*/         OPC_RecordChild4, // #3 = $dmask
/*79980*/         OPC_RecordChild5, // #4 = $unorm
/*79981*/         OPC_RecordChild6, // #5 = $r128
/*79982*/         OPC_RecordChild7, // #6 = $da
/*79983*/         OPC_MoveChild, 8,
/*79985*/         OPC_RecordNode, // #7 = $glc
/*79986*/         OPC_MoveParent,
/*79987*/         OPC_MoveChild, 9,
/*79989*/         OPC_RecordNode, // #8 = $slc
/*79990*/         OPC_MoveParent,
/*79991*/         OPC_MoveChild, 10,
/*79993*/         OPC_RecordNode, // #9 = $tfe
/*79994*/         OPC_MoveParent,
/*79995*/         OPC_MoveChild, 11,
/*79997*/         OPC_RecordNode, // #10 = $lwe
/*79998*/         OPC_MoveParent,
/*79999*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80002*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80005*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80008*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80011*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80014*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80017*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80020*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80023*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6127:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80040*/       0, /*End of Scope*/
/*80041*/     /*Scope*/ 80|128,2/*336*/, /*->80379*/
/*80043*/       OPC_CheckChild0Integer, 90|128,47/*6106*/, 
/*80046*/       OPC_RecordChild1, // #0 = $addr
/*80047*/       OPC_Scope, 65, /*->80114*/ // 5 children in Scope
/*80049*/         OPC_CheckChild1Type, MVT::i32,
/*80051*/         OPC_RecordChild2, // #1 = $rsrc
/*80052*/         OPC_RecordChild3, // #2 = $sampler
/*80053*/         OPC_RecordChild4, // #3 = $dmask
/*80054*/         OPC_RecordChild5, // #4 = $unorm
/*80055*/         OPC_RecordChild6, // #5 = $r128
/*80056*/         OPC_RecordChild7, // #6 = $da
/*80057*/         OPC_MoveChild, 8,
/*80059*/         OPC_RecordNode, // #7 = $glc
/*80060*/         OPC_MoveParent,
/*80061*/         OPC_MoveChild, 9,
/*80063*/         OPC_RecordNode, // #8 = $slc
/*80064*/         OPC_MoveParent,
/*80065*/         OPC_MoveChild, 10,
/*80067*/         OPC_RecordNode, // #9 = $tfe
/*80068*/         OPC_MoveParent,
/*80069*/         OPC_MoveChild, 11,
/*80071*/         OPC_RecordNode, // #10 = $lwe
/*80072*/         OPC_MoveParent,
/*80073*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80076*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80079*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80082*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80085*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80088*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80091*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80094*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80097*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6106:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80114*/       /*Scope*/ 65, /*->80180*/
/*80115*/         OPC_CheckChild1Type, MVT::v2i32,
/*80117*/         OPC_RecordChild2, // #1 = $rsrc
/*80118*/         OPC_RecordChild3, // #2 = $sampler
/*80119*/         OPC_RecordChild4, // #3 = $dmask
/*80120*/         OPC_RecordChild5, // #4 = $unorm
/*80121*/         OPC_RecordChild6, // #5 = $r128
/*80122*/         OPC_RecordChild7, // #6 = $da
/*80123*/         OPC_MoveChild, 8,
/*80125*/         OPC_RecordNode, // #7 = $glc
/*80126*/         OPC_MoveParent,
/*80127*/         OPC_MoveChild, 9,
/*80129*/         OPC_RecordNode, // #8 = $slc
/*80130*/         OPC_MoveParent,
/*80131*/         OPC_MoveChild, 10,
/*80133*/         OPC_RecordNode, // #9 = $tfe
/*80134*/         OPC_MoveParent,
/*80135*/         OPC_MoveChild, 11,
/*80137*/         OPC_RecordNode, // #10 = $lwe
/*80138*/         OPC_MoveParent,
/*80139*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80142*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80145*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80148*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80151*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80154*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80157*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80160*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80163*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6106:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80180*/       /*Scope*/ 65, /*->80246*/
/*80181*/         OPC_CheckChild1Type, MVT::v4i32,
/*80183*/         OPC_RecordChild2, // #1 = $rsrc
/*80184*/         OPC_RecordChild3, // #2 = $sampler
/*80185*/         OPC_RecordChild4, // #3 = $dmask
/*80186*/         OPC_RecordChild5, // #4 = $unorm
/*80187*/         OPC_RecordChild6, // #5 = $r128
/*80188*/         OPC_RecordChild7, // #6 = $da
/*80189*/         OPC_MoveChild, 8,
/*80191*/         OPC_RecordNode, // #7 = $glc
/*80192*/         OPC_MoveParent,
/*80193*/         OPC_MoveChild, 9,
/*80195*/         OPC_RecordNode, // #8 = $slc
/*80196*/         OPC_MoveParent,
/*80197*/         OPC_MoveChild, 10,
/*80199*/         OPC_RecordNode, // #9 = $tfe
/*80200*/         OPC_MoveParent,
/*80201*/         OPC_MoveChild, 11,
/*80203*/         OPC_RecordNode, // #10 = $lwe
/*80204*/         OPC_MoveParent,
/*80205*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80208*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80211*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80214*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80217*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80220*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80223*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80226*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80229*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6106:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80246*/       /*Scope*/ 65, /*->80312*/
/*80247*/         OPC_CheckChild1Type, MVT::v8i32,
/*80249*/         OPC_RecordChild2, // #1 = $rsrc
/*80250*/         OPC_RecordChild3, // #2 = $sampler
/*80251*/         OPC_RecordChild4, // #3 = $dmask
/*80252*/         OPC_RecordChild5, // #4 = $unorm
/*80253*/         OPC_RecordChild6, // #5 = $r128
/*80254*/         OPC_RecordChild7, // #6 = $da
/*80255*/         OPC_MoveChild, 8,
/*80257*/         OPC_RecordNode, // #7 = $glc
/*80258*/         OPC_MoveParent,
/*80259*/         OPC_MoveChild, 9,
/*80261*/         OPC_RecordNode, // #8 = $slc
/*80262*/         OPC_MoveParent,
/*80263*/         OPC_MoveChild, 10,
/*80265*/         OPC_RecordNode, // #9 = $tfe
/*80266*/         OPC_MoveParent,
/*80267*/         OPC_MoveChild, 11,
/*80269*/         OPC_RecordNode, // #10 = $lwe
/*80270*/         OPC_MoveParent,
/*80271*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80274*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80277*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80280*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80283*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80286*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80289*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80292*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80295*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6106:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80312*/       /*Scope*/ 65, /*->80378*/
/*80313*/         OPC_CheckChild1Type, MVT::v16i32,
/*80315*/         OPC_RecordChild2, // #1 = $rsrc
/*80316*/         OPC_RecordChild3, // #2 = $sampler
/*80317*/         OPC_RecordChild4, // #3 = $dmask
/*80318*/         OPC_RecordChild5, // #4 = $unorm
/*80319*/         OPC_RecordChild6, // #5 = $r128
/*80320*/         OPC_RecordChild7, // #6 = $da
/*80321*/         OPC_MoveChild, 8,
/*80323*/         OPC_RecordNode, // #7 = $glc
/*80324*/         OPC_MoveParent,
/*80325*/         OPC_MoveChild, 9,
/*80327*/         OPC_RecordNode, // #8 = $slc
/*80328*/         OPC_MoveParent,
/*80329*/         OPC_MoveChild, 10,
/*80331*/         OPC_RecordNode, // #9 = $tfe
/*80332*/         OPC_MoveParent,
/*80333*/         OPC_MoveChild, 11,
/*80335*/         OPC_RecordNode, // #10 = $lwe
/*80336*/         OPC_MoveParent,
/*80337*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80340*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80343*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80346*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80349*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80352*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80355*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80358*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80361*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6106:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80378*/       0, /*End of Scope*/
/*80379*/     /*Scope*/ 80|128,2/*336*/, /*->80717*/
/*80381*/       OPC_CheckChild0Integer, 99|128,47/*6115*/, 
/*80384*/       OPC_RecordChild1, // #0 = $addr
/*80385*/       OPC_Scope, 65, /*->80452*/ // 5 children in Scope
/*80387*/         OPC_CheckChild1Type, MVT::i32,
/*80389*/         OPC_RecordChild2, // #1 = $rsrc
/*80390*/         OPC_RecordChild3, // #2 = $sampler
/*80391*/         OPC_RecordChild4, // #3 = $dmask
/*80392*/         OPC_RecordChild5, // #4 = $unorm
/*80393*/         OPC_RecordChild6, // #5 = $r128
/*80394*/         OPC_RecordChild7, // #6 = $da
/*80395*/         OPC_MoveChild, 8,
/*80397*/         OPC_RecordNode, // #7 = $glc
/*80398*/         OPC_MoveParent,
/*80399*/         OPC_MoveChild, 9,
/*80401*/         OPC_RecordNode, // #8 = $slc
/*80402*/         OPC_MoveParent,
/*80403*/         OPC_MoveChild, 10,
/*80405*/         OPC_RecordNode, // #9 = $tfe
/*80406*/         OPC_MoveParent,
/*80407*/         OPC_MoveChild, 11,
/*80409*/         OPC_RecordNode, // #10 = $lwe
/*80410*/         OPC_MoveParent,
/*80411*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80414*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80417*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80420*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80423*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80426*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80429*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80432*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80435*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6115:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80452*/       /*Scope*/ 65, /*->80518*/
/*80453*/         OPC_CheckChild1Type, MVT::v2i32,
/*80455*/         OPC_RecordChild2, // #1 = $rsrc
/*80456*/         OPC_RecordChild3, // #2 = $sampler
/*80457*/         OPC_RecordChild4, // #3 = $dmask
/*80458*/         OPC_RecordChild5, // #4 = $unorm
/*80459*/         OPC_RecordChild6, // #5 = $r128
/*80460*/         OPC_RecordChild7, // #6 = $da
/*80461*/         OPC_MoveChild, 8,
/*80463*/         OPC_RecordNode, // #7 = $glc
/*80464*/         OPC_MoveParent,
/*80465*/         OPC_MoveChild, 9,
/*80467*/         OPC_RecordNode, // #8 = $slc
/*80468*/         OPC_MoveParent,
/*80469*/         OPC_MoveChild, 10,
/*80471*/         OPC_RecordNode, // #9 = $tfe
/*80472*/         OPC_MoveParent,
/*80473*/         OPC_MoveChild, 11,
/*80475*/         OPC_RecordNode, // #10 = $lwe
/*80476*/         OPC_MoveParent,
/*80477*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80480*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80483*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80486*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80489*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80492*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80495*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80498*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80501*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6115:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80518*/       /*Scope*/ 65, /*->80584*/
/*80519*/         OPC_CheckChild1Type, MVT::v4i32,
/*80521*/         OPC_RecordChild2, // #1 = $rsrc
/*80522*/         OPC_RecordChild3, // #2 = $sampler
/*80523*/         OPC_RecordChild4, // #3 = $dmask
/*80524*/         OPC_RecordChild5, // #4 = $unorm
/*80525*/         OPC_RecordChild6, // #5 = $r128
/*80526*/         OPC_RecordChild7, // #6 = $da
/*80527*/         OPC_MoveChild, 8,
/*80529*/         OPC_RecordNode, // #7 = $glc
/*80530*/         OPC_MoveParent,
/*80531*/         OPC_MoveChild, 9,
/*80533*/         OPC_RecordNode, // #8 = $slc
/*80534*/         OPC_MoveParent,
/*80535*/         OPC_MoveChild, 10,
/*80537*/         OPC_RecordNode, // #9 = $tfe
/*80538*/         OPC_MoveParent,
/*80539*/         OPC_MoveChild, 11,
/*80541*/         OPC_RecordNode, // #10 = $lwe
/*80542*/         OPC_MoveParent,
/*80543*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80546*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80549*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80552*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80555*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80558*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80561*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80564*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80567*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6115:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80584*/       /*Scope*/ 65, /*->80650*/
/*80585*/         OPC_CheckChild1Type, MVT::v8i32,
/*80587*/         OPC_RecordChild2, // #1 = $rsrc
/*80588*/         OPC_RecordChild3, // #2 = $sampler
/*80589*/         OPC_RecordChild4, // #3 = $dmask
/*80590*/         OPC_RecordChild5, // #4 = $unorm
/*80591*/         OPC_RecordChild6, // #5 = $r128
/*80592*/         OPC_RecordChild7, // #6 = $da
/*80593*/         OPC_MoveChild, 8,
/*80595*/         OPC_RecordNode, // #7 = $glc
/*80596*/         OPC_MoveParent,
/*80597*/         OPC_MoveChild, 9,
/*80599*/         OPC_RecordNode, // #8 = $slc
/*80600*/         OPC_MoveParent,
/*80601*/         OPC_MoveChild, 10,
/*80603*/         OPC_RecordNode, // #9 = $tfe
/*80604*/         OPC_MoveParent,
/*80605*/         OPC_MoveChild, 11,
/*80607*/         OPC_RecordNode, // #10 = $lwe
/*80608*/         OPC_MoveParent,
/*80609*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80612*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80615*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80618*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80621*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80624*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80627*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80630*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80633*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6115:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80650*/       /*Scope*/ 65, /*->80716*/
/*80651*/         OPC_CheckChild1Type, MVT::v16i32,
/*80653*/         OPC_RecordChild2, // #1 = $rsrc
/*80654*/         OPC_RecordChild3, // #2 = $sampler
/*80655*/         OPC_RecordChild4, // #3 = $dmask
/*80656*/         OPC_RecordChild5, // #4 = $unorm
/*80657*/         OPC_RecordChild6, // #5 = $r128
/*80658*/         OPC_RecordChild7, // #6 = $da
/*80659*/         OPC_MoveChild, 8,
/*80661*/         OPC_RecordNode, // #7 = $glc
/*80662*/         OPC_MoveParent,
/*80663*/         OPC_MoveChild, 9,
/*80665*/         OPC_RecordNode, // #8 = $slc
/*80666*/         OPC_MoveParent,
/*80667*/         OPC_MoveChild, 10,
/*80669*/         OPC_RecordNode, // #9 = $tfe
/*80670*/         OPC_MoveParent,
/*80671*/         OPC_MoveChild, 11,
/*80673*/         OPC_RecordNode, // #10 = $lwe
/*80674*/         OPC_MoveParent,
/*80675*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80678*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80681*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80684*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80687*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80690*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80693*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80696*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80699*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6115:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80716*/       0, /*End of Scope*/
/*80717*/     /*Scope*/ 80|128,2/*336*/, /*->81055*/
/*80719*/       OPC_CheckChild0Integer, 101|128,47/*6117*/, 
/*80722*/       OPC_RecordChild1, // #0 = $addr
/*80723*/       OPC_Scope, 65, /*->80790*/ // 5 children in Scope
/*80725*/         OPC_CheckChild1Type, MVT::i32,
/*80727*/         OPC_RecordChild2, // #1 = $rsrc
/*80728*/         OPC_RecordChild3, // #2 = $sampler
/*80729*/         OPC_RecordChild4, // #3 = $dmask
/*80730*/         OPC_RecordChild5, // #4 = $unorm
/*80731*/         OPC_RecordChild6, // #5 = $r128
/*80732*/         OPC_RecordChild7, // #6 = $da
/*80733*/         OPC_MoveChild, 8,
/*80735*/         OPC_RecordNode, // #7 = $glc
/*80736*/         OPC_MoveParent,
/*80737*/         OPC_MoveChild, 9,
/*80739*/         OPC_RecordNode, // #8 = $slc
/*80740*/         OPC_MoveParent,
/*80741*/         OPC_MoveChild, 10,
/*80743*/         OPC_RecordNode, // #9 = $tfe
/*80744*/         OPC_MoveParent,
/*80745*/         OPC_MoveChild, 11,
/*80747*/         OPC_RecordNode, // #10 = $lwe
/*80748*/         OPC_MoveParent,
/*80749*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80752*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80755*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80758*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80761*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80764*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80767*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80770*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80773*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6117:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80790*/       /*Scope*/ 65, /*->80856*/
/*80791*/         OPC_CheckChild1Type, MVT::v2i32,
/*80793*/         OPC_RecordChild2, // #1 = $rsrc
/*80794*/         OPC_RecordChild3, // #2 = $sampler
/*80795*/         OPC_RecordChild4, // #3 = $dmask
/*80796*/         OPC_RecordChild5, // #4 = $unorm
/*80797*/         OPC_RecordChild6, // #5 = $r128
/*80798*/         OPC_RecordChild7, // #6 = $da
/*80799*/         OPC_MoveChild, 8,
/*80801*/         OPC_RecordNode, // #7 = $glc
/*80802*/         OPC_MoveParent,
/*80803*/         OPC_MoveChild, 9,
/*80805*/         OPC_RecordNode, // #8 = $slc
/*80806*/         OPC_MoveParent,
/*80807*/         OPC_MoveChild, 10,
/*80809*/         OPC_RecordNode, // #9 = $tfe
/*80810*/         OPC_MoveParent,
/*80811*/         OPC_MoveChild, 11,
/*80813*/         OPC_RecordNode, // #10 = $lwe
/*80814*/         OPC_MoveParent,
/*80815*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80818*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80821*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80824*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80827*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80830*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80833*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80836*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80839*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6117:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80856*/       /*Scope*/ 65, /*->80922*/
/*80857*/         OPC_CheckChild1Type, MVT::v4i32,
/*80859*/         OPC_RecordChild2, // #1 = $rsrc
/*80860*/         OPC_RecordChild3, // #2 = $sampler
/*80861*/         OPC_RecordChild4, // #3 = $dmask
/*80862*/         OPC_RecordChild5, // #4 = $unorm
/*80863*/         OPC_RecordChild6, // #5 = $r128
/*80864*/         OPC_RecordChild7, // #6 = $da
/*80865*/         OPC_MoveChild, 8,
/*80867*/         OPC_RecordNode, // #7 = $glc
/*80868*/         OPC_MoveParent,
/*80869*/         OPC_MoveChild, 9,
/*80871*/         OPC_RecordNode, // #8 = $slc
/*80872*/         OPC_MoveParent,
/*80873*/         OPC_MoveChild, 10,
/*80875*/         OPC_RecordNode, // #9 = $tfe
/*80876*/         OPC_MoveParent,
/*80877*/         OPC_MoveChild, 11,
/*80879*/         OPC_RecordNode, // #10 = $lwe
/*80880*/         OPC_MoveParent,
/*80881*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80884*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80887*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80890*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80893*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80896*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80899*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80902*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80905*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6117:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80922*/       /*Scope*/ 65, /*->80988*/
/*80923*/         OPC_CheckChild1Type, MVT::v8i32,
/*80925*/         OPC_RecordChild2, // #1 = $rsrc
/*80926*/         OPC_RecordChild3, // #2 = $sampler
/*80927*/         OPC_RecordChild4, // #3 = $dmask
/*80928*/         OPC_RecordChild5, // #4 = $unorm
/*80929*/         OPC_RecordChild6, // #5 = $r128
/*80930*/         OPC_RecordChild7, // #6 = $da
/*80931*/         OPC_MoveChild, 8,
/*80933*/         OPC_RecordNode, // #7 = $glc
/*80934*/         OPC_MoveParent,
/*80935*/         OPC_MoveChild, 9,
/*80937*/         OPC_RecordNode, // #8 = $slc
/*80938*/         OPC_MoveParent,
/*80939*/         OPC_MoveChild, 10,
/*80941*/         OPC_RecordNode, // #9 = $tfe
/*80942*/         OPC_MoveParent,
/*80943*/         OPC_MoveChild, 11,
/*80945*/         OPC_RecordNode, // #10 = $lwe
/*80946*/         OPC_MoveParent,
/*80947*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*80950*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*80953*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*80956*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*80959*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*80962*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*80965*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*80968*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*80971*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6117:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*80988*/       /*Scope*/ 65, /*->81054*/
/*80989*/         OPC_CheckChild1Type, MVT::v16i32,
/*80991*/         OPC_RecordChild2, // #1 = $rsrc
/*80992*/         OPC_RecordChild3, // #2 = $sampler
/*80993*/         OPC_RecordChild4, // #3 = $dmask
/*80994*/         OPC_RecordChild5, // #4 = $unorm
/*80995*/         OPC_RecordChild6, // #5 = $r128
/*80996*/         OPC_RecordChild7, // #6 = $da
/*80997*/         OPC_MoveChild, 8,
/*80999*/         OPC_RecordNode, // #7 = $glc
/*81000*/         OPC_MoveParent,
/*81001*/         OPC_MoveChild, 9,
/*81003*/         OPC_RecordNode, // #8 = $slc
/*81004*/         OPC_MoveParent,
/*81005*/         OPC_MoveChild, 10,
/*81007*/         OPC_RecordNode, // #9 = $tfe
/*81008*/         OPC_MoveParent,
/*81009*/         OPC_MoveChild, 11,
/*81011*/         OPC_RecordNode, // #10 = $lwe
/*81012*/         OPC_MoveParent,
/*81013*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81016*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81019*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81022*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81025*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81028*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81031*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81034*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81037*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6117:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81054*/       0, /*End of Scope*/
/*81055*/     /*Scope*/ 80|128,2/*336*/, /*->81393*/
/*81057*/       OPC_CheckChild0Integer, 102|128,47/*6118*/, 
/*81060*/       OPC_RecordChild1, // #0 = $addr
/*81061*/       OPC_Scope, 65, /*->81128*/ // 5 children in Scope
/*81063*/         OPC_CheckChild1Type, MVT::i32,
/*81065*/         OPC_RecordChild2, // #1 = $rsrc
/*81066*/         OPC_RecordChild3, // #2 = $sampler
/*81067*/         OPC_RecordChild4, // #3 = $dmask
/*81068*/         OPC_RecordChild5, // #4 = $unorm
/*81069*/         OPC_RecordChild6, // #5 = $r128
/*81070*/         OPC_RecordChild7, // #6 = $da
/*81071*/         OPC_MoveChild, 8,
/*81073*/         OPC_RecordNode, // #7 = $glc
/*81074*/         OPC_MoveParent,
/*81075*/         OPC_MoveChild, 9,
/*81077*/         OPC_RecordNode, // #8 = $slc
/*81078*/         OPC_MoveParent,
/*81079*/         OPC_MoveChild, 10,
/*81081*/         OPC_RecordNode, // #9 = $tfe
/*81082*/         OPC_MoveParent,
/*81083*/         OPC_MoveChild, 11,
/*81085*/         OPC_RecordNode, // #10 = $lwe
/*81086*/         OPC_MoveParent,
/*81087*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81090*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81093*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81096*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81099*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81102*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81105*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81108*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81111*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6118:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81128*/       /*Scope*/ 65, /*->81194*/
/*81129*/         OPC_CheckChild1Type, MVT::v2i32,
/*81131*/         OPC_RecordChild2, // #1 = $rsrc
/*81132*/         OPC_RecordChild3, // #2 = $sampler
/*81133*/         OPC_RecordChild4, // #3 = $dmask
/*81134*/         OPC_RecordChild5, // #4 = $unorm
/*81135*/         OPC_RecordChild6, // #5 = $r128
/*81136*/         OPC_RecordChild7, // #6 = $da
/*81137*/         OPC_MoveChild, 8,
/*81139*/         OPC_RecordNode, // #7 = $glc
/*81140*/         OPC_MoveParent,
/*81141*/         OPC_MoveChild, 9,
/*81143*/         OPC_RecordNode, // #8 = $slc
/*81144*/         OPC_MoveParent,
/*81145*/         OPC_MoveChild, 10,
/*81147*/         OPC_RecordNode, // #9 = $tfe
/*81148*/         OPC_MoveParent,
/*81149*/         OPC_MoveChild, 11,
/*81151*/         OPC_RecordNode, // #10 = $lwe
/*81152*/         OPC_MoveParent,
/*81153*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81156*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81159*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81162*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81165*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81168*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81171*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81174*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81177*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6118:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81194*/       /*Scope*/ 65, /*->81260*/
/*81195*/         OPC_CheckChild1Type, MVT::v4i32,
/*81197*/         OPC_RecordChild2, // #1 = $rsrc
/*81198*/         OPC_RecordChild3, // #2 = $sampler
/*81199*/         OPC_RecordChild4, // #3 = $dmask
/*81200*/         OPC_RecordChild5, // #4 = $unorm
/*81201*/         OPC_RecordChild6, // #5 = $r128
/*81202*/         OPC_RecordChild7, // #6 = $da
/*81203*/         OPC_MoveChild, 8,
/*81205*/         OPC_RecordNode, // #7 = $glc
/*81206*/         OPC_MoveParent,
/*81207*/         OPC_MoveChild, 9,
/*81209*/         OPC_RecordNode, // #8 = $slc
/*81210*/         OPC_MoveParent,
/*81211*/         OPC_MoveChild, 10,
/*81213*/         OPC_RecordNode, // #9 = $tfe
/*81214*/         OPC_MoveParent,
/*81215*/         OPC_MoveChild, 11,
/*81217*/         OPC_RecordNode, // #10 = $lwe
/*81218*/         OPC_MoveParent,
/*81219*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81222*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81225*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81228*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81231*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81234*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81237*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81240*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81243*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6118:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81260*/       /*Scope*/ 65, /*->81326*/
/*81261*/         OPC_CheckChild1Type, MVT::v8i32,
/*81263*/         OPC_RecordChild2, // #1 = $rsrc
/*81264*/         OPC_RecordChild3, // #2 = $sampler
/*81265*/         OPC_RecordChild4, // #3 = $dmask
/*81266*/         OPC_RecordChild5, // #4 = $unorm
/*81267*/         OPC_RecordChild6, // #5 = $r128
/*81268*/         OPC_RecordChild7, // #6 = $da
/*81269*/         OPC_MoveChild, 8,
/*81271*/         OPC_RecordNode, // #7 = $glc
/*81272*/         OPC_MoveParent,
/*81273*/         OPC_MoveChild, 9,
/*81275*/         OPC_RecordNode, // #8 = $slc
/*81276*/         OPC_MoveParent,
/*81277*/         OPC_MoveChild, 10,
/*81279*/         OPC_RecordNode, // #9 = $tfe
/*81280*/         OPC_MoveParent,
/*81281*/         OPC_MoveChild, 11,
/*81283*/         OPC_RecordNode, // #10 = $lwe
/*81284*/         OPC_MoveParent,
/*81285*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81288*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81291*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81294*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81297*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81300*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81303*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81306*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81309*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6118:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81326*/       /*Scope*/ 65, /*->81392*/
/*81327*/         OPC_CheckChild1Type, MVT::v16i32,
/*81329*/         OPC_RecordChild2, // #1 = $rsrc
/*81330*/         OPC_RecordChild3, // #2 = $sampler
/*81331*/         OPC_RecordChild4, // #3 = $dmask
/*81332*/         OPC_RecordChild5, // #4 = $unorm
/*81333*/         OPC_RecordChild6, // #5 = $r128
/*81334*/         OPC_RecordChild7, // #6 = $da
/*81335*/         OPC_MoveChild, 8,
/*81337*/         OPC_RecordNode, // #7 = $glc
/*81338*/         OPC_MoveParent,
/*81339*/         OPC_MoveChild, 9,
/*81341*/         OPC_RecordNode, // #8 = $slc
/*81342*/         OPC_MoveParent,
/*81343*/         OPC_MoveChild, 10,
/*81345*/         OPC_RecordNode, // #9 = $tfe
/*81346*/         OPC_MoveParent,
/*81347*/         OPC_MoveChild, 11,
/*81349*/         OPC_RecordNode, // #10 = $lwe
/*81350*/         OPC_MoveParent,
/*81351*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81354*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81357*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81360*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81363*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81366*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81369*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81372*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81375*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6118:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81392*/       0, /*End of Scope*/
/*81393*/     /*Scope*/ 80|128,2/*336*/, /*->81731*/
/*81395*/       OPC_CheckChild0Integer, 105|128,47/*6121*/, 
/*81398*/       OPC_RecordChild1, // #0 = $addr
/*81399*/       OPC_Scope, 65, /*->81466*/ // 5 children in Scope
/*81401*/         OPC_CheckChild1Type, MVT::i32,
/*81403*/         OPC_RecordChild2, // #1 = $rsrc
/*81404*/         OPC_RecordChild3, // #2 = $sampler
/*81405*/         OPC_RecordChild4, // #3 = $dmask
/*81406*/         OPC_RecordChild5, // #4 = $unorm
/*81407*/         OPC_RecordChild6, // #5 = $r128
/*81408*/         OPC_RecordChild7, // #6 = $da
/*81409*/         OPC_MoveChild, 8,
/*81411*/         OPC_RecordNode, // #7 = $glc
/*81412*/         OPC_MoveParent,
/*81413*/         OPC_MoveChild, 9,
/*81415*/         OPC_RecordNode, // #8 = $slc
/*81416*/         OPC_MoveParent,
/*81417*/         OPC_MoveChild, 10,
/*81419*/         OPC_RecordNode, // #9 = $tfe
/*81420*/         OPC_MoveParent,
/*81421*/         OPC_MoveChild, 11,
/*81423*/         OPC_RecordNode, // #10 = $lwe
/*81424*/         OPC_MoveParent,
/*81425*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81428*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81431*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81434*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81437*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81440*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81443*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81446*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81449*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6121:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81466*/       /*Scope*/ 65, /*->81532*/
/*81467*/         OPC_CheckChild1Type, MVT::v2i32,
/*81469*/         OPC_RecordChild2, // #1 = $rsrc
/*81470*/         OPC_RecordChild3, // #2 = $sampler
/*81471*/         OPC_RecordChild4, // #3 = $dmask
/*81472*/         OPC_RecordChild5, // #4 = $unorm
/*81473*/         OPC_RecordChild6, // #5 = $r128
/*81474*/         OPC_RecordChild7, // #6 = $da
/*81475*/         OPC_MoveChild, 8,
/*81477*/         OPC_RecordNode, // #7 = $glc
/*81478*/         OPC_MoveParent,
/*81479*/         OPC_MoveChild, 9,
/*81481*/         OPC_RecordNode, // #8 = $slc
/*81482*/         OPC_MoveParent,
/*81483*/         OPC_MoveChild, 10,
/*81485*/         OPC_RecordNode, // #9 = $tfe
/*81486*/         OPC_MoveParent,
/*81487*/         OPC_MoveChild, 11,
/*81489*/         OPC_RecordNode, // #10 = $lwe
/*81490*/         OPC_MoveParent,
/*81491*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81494*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81497*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81500*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81503*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81506*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81509*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81512*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81515*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6121:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81532*/       /*Scope*/ 65, /*->81598*/
/*81533*/         OPC_CheckChild1Type, MVT::v4i32,
/*81535*/         OPC_RecordChild2, // #1 = $rsrc
/*81536*/         OPC_RecordChild3, // #2 = $sampler
/*81537*/         OPC_RecordChild4, // #3 = $dmask
/*81538*/         OPC_RecordChild5, // #4 = $unorm
/*81539*/         OPC_RecordChild6, // #5 = $r128
/*81540*/         OPC_RecordChild7, // #6 = $da
/*81541*/         OPC_MoveChild, 8,
/*81543*/         OPC_RecordNode, // #7 = $glc
/*81544*/         OPC_MoveParent,
/*81545*/         OPC_MoveChild, 9,
/*81547*/         OPC_RecordNode, // #8 = $slc
/*81548*/         OPC_MoveParent,
/*81549*/         OPC_MoveChild, 10,
/*81551*/         OPC_RecordNode, // #9 = $tfe
/*81552*/         OPC_MoveParent,
/*81553*/         OPC_MoveChild, 11,
/*81555*/         OPC_RecordNode, // #10 = $lwe
/*81556*/         OPC_MoveParent,
/*81557*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81560*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81563*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81566*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81569*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81572*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81575*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81578*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81581*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6121:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81598*/       /*Scope*/ 65, /*->81664*/
/*81599*/         OPC_CheckChild1Type, MVT::v8i32,
/*81601*/         OPC_RecordChild2, // #1 = $rsrc
/*81602*/         OPC_RecordChild3, // #2 = $sampler
/*81603*/         OPC_RecordChild4, // #3 = $dmask
/*81604*/         OPC_RecordChild5, // #4 = $unorm
/*81605*/         OPC_RecordChild6, // #5 = $r128
/*81606*/         OPC_RecordChild7, // #6 = $da
/*81607*/         OPC_MoveChild, 8,
/*81609*/         OPC_RecordNode, // #7 = $glc
/*81610*/         OPC_MoveParent,
/*81611*/         OPC_MoveChild, 9,
/*81613*/         OPC_RecordNode, // #8 = $slc
/*81614*/         OPC_MoveParent,
/*81615*/         OPC_MoveChild, 10,
/*81617*/         OPC_RecordNode, // #9 = $tfe
/*81618*/         OPC_MoveParent,
/*81619*/         OPC_MoveChild, 11,
/*81621*/         OPC_RecordNode, // #10 = $lwe
/*81622*/         OPC_MoveParent,
/*81623*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81626*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81629*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81632*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81635*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81638*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81641*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81644*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81647*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6121:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81664*/       /*Scope*/ 65, /*->81730*/
/*81665*/         OPC_CheckChild1Type, MVT::v16i32,
/*81667*/         OPC_RecordChild2, // #1 = $rsrc
/*81668*/         OPC_RecordChild3, // #2 = $sampler
/*81669*/         OPC_RecordChild4, // #3 = $dmask
/*81670*/         OPC_RecordChild5, // #4 = $unorm
/*81671*/         OPC_RecordChild6, // #5 = $r128
/*81672*/         OPC_RecordChild7, // #6 = $da
/*81673*/         OPC_MoveChild, 8,
/*81675*/         OPC_RecordNode, // #7 = $glc
/*81676*/         OPC_MoveParent,
/*81677*/         OPC_MoveChild, 9,
/*81679*/         OPC_RecordNode, // #8 = $slc
/*81680*/         OPC_MoveParent,
/*81681*/         OPC_MoveChild, 10,
/*81683*/         OPC_RecordNode, // #9 = $tfe
/*81684*/         OPC_MoveParent,
/*81685*/         OPC_MoveChild, 11,
/*81687*/         OPC_RecordNode, // #10 = $lwe
/*81688*/         OPC_MoveParent,
/*81689*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81692*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81695*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81698*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81701*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81704*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81707*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81710*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81713*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6121:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81730*/       0, /*End of Scope*/
/*81731*/     /*Scope*/ 80|128,2/*336*/, /*->82069*/
/*81733*/       OPC_CheckChild0Integer, 91|128,47/*6107*/, 
/*81736*/       OPC_RecordChild1, // #0 = $addr
/*81737*/       OPC_Scope, 65, /*->81804*/ // 5 children in Scope
/*81739*/         OPC_CheckChild1Type, MVT::i32,
/*81741*/         OPC_RecordChild2, // #1 = $rsrc
/*81742*/         OPC_RecordChild3, // #2 = $sampler
/*81743*/         OPC_RecordChild4, // #3 = $dmask
/*81744*/         OPC_RecordChild5, // #4 = $unorm
/*81745*/         OPC_RecordChild6, // #5 = $r128
/*81746*/         OPC_RecordChild7, // #6 = $da
/*81747*/         OPC_MoveChild, 8,
/*81749*/         OPC_RecordNode, // #7 = $glc
/*81750*/         OPC_MoveParent,
/*81751*/         OPC_MoveChild, 9,
/*81753*/         OPC_RecordNode, // #8 = $slc
/*81754*/         OPC_MoveParent,
/*81755*/         OPC_MoveChild, 10,
/*81757*/         OPC_RecordNode, // #9 = $tfe
/*81758*/         OPC_MoveParent,
/*81759*/         OPC_MoveChild, 11,
/*81761*/         OPC_RecordNode, // #10 = $lwe
/*81762*/         OPC_MoveParent,
/*81763*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81766*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81769*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81772*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81775*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81778*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81781*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81784*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81787*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6107:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81804*/       /*Scope*/ 65, /*->81870*/
/*81805*/         OPC_CheckChild1Type, MVT::v2i32,
/*81807*/         OPC_RecordChild2, // #1 = $rsrc
/*81808*/         OPC_RecordChild3, // #2 = $sampler
/*81809*/         OPC_RecordChild4, // #3 = $dmask
/*81810*/         OPC_RecordChild5, // #4 = $unorm
/*81811*/         OPC_RecordChild6, // #5 = $r128
/*81812*/         OPC_RecordChild7, // #6 = $da
/*81813*/         OPC_MoveChild, 8,
/*81815*/         OPC_RecordNode, // #7 = $glc
/*81816*/         OPC_MoveParent,
/*81817*/         OPC_MoveChild, 9,
/*81819*/         OPC_RecordNode, // #8 = $slc
/*81820*/         OPC_MoveParent,
/*81821*/         OPC_MoveChild, 10,
/*81823*/         OPC_RecordNode, // #9 = $tfe
/*81824*/         OPC_MoveParent,
/*81825*/         OPC_MoveChild, 11,
/*81827*/         OPC_RecordNode, // #10 = $lwe
/*81828*/         OPC_MoveParent,
/*81829*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81832*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81835*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81838*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81841*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81844*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81847*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81850*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81853*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6107:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81870*/       /*Scope*/ 65, /*->81936*/
/*81871*/         OPC_CheckChild1Type, MVT::v4i32,
/*81873*/         OPC_RecordChild2, // #1 = $rsrc
/*81874*/         OPC_RecordChild3, // #2 = $sampler
/*81875*/         OPC_RecordChild4, // #3 = $dmask
/*81876*/         OPC_RecordChild5, // #4 = $unorm
/*81877*/         OPC_RecordChild6, // #5 = $r128
/*81878*/         OPC_RecordChild7, // #6 = $da
/*81879*/         OPC_MoveChild, 8,
/*81881*/         OPC_RecordNode, // #7 = $glc
/*81882*/         OPC_MoveParent,
/*81883*/         OPC_MoveChild, 9,
/*81885*/         OPC_RecordNode, // #8 = $slc
/*81886*/         OPC_MoveParent,
/*81887*/         OPC_MoveChild, 10,
/*81889*/         OPC_RecordNode, // #9 = $tfe
/*81890*/         OPC_MoveParent,
/*81891*/         OPC_MoveChild, 11,
/*81893*/         OPC_RecordNode, // #10 = $lwe
/*81894*/         OPC_MoveParent,
/*81895*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81898*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81901*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81904*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81907*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81910*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81913*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81916*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81919*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6107:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*81936*/       /*Scope*/ 65, /*->82002*/
/*81937*/         OPC_CheckChild1Type, MVT::v8i32,
/*81939*/         OPC_RecordChild2, // #1 = $rsrc
/*81940*/         OPC_RecordChild3, // #2 = $sampler
/*81941*/         OPC_RecordChild4, // #3 = $dmask
/*81942*/         OPC_RecordChild5, // #4 = $unorm
/*81943*/         OPC_RecordChild6, // #5 = $r128
/*81944*/         OPC_RecordChild7, // #6 = $da
/*81945*/         OPC_MoveChild, 8,
/*81947*/         OPC_RecordNode, // #7 = $glc
/*81948*/         OPC_MoveParent,
/*81949*/         OPC_MoveChild, 9,
/*81951*/         OPC_RecordNode, // #8 = $slc
/*81952*/         OPC_MoveParent,
/*81953*/         OPC_MoveChild, 10,
/*81955*/         OPC_RecordNode, // #9 = $tfe
/*81956*/         OPC_MoveParent,
/*81957*/         OPC_MoveChild, 11,
/*81959*/         OPC_RecordNode, // #10 = $lwe
/*81960*/         OPC_MoveParent,
/*81961*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*81964*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*81967*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*81970*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*81973*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*81976*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*81979*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*81982*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*81985*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6107:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82002*/       /*Scope*/ 65, /*->82068*/
/*82003*/         OPC_CheckChild1Type, MVT::v16i32,
/*82005*/         OPC_RecordChild2, // #1 = $rsrc
/*82006*/         OPC_RecordChild3, // #2 = $sampler
/*82007*/         OPC_RecordChild4, // #3 = $dmask
/*82008*/         OPC_RecordChild5, // #4 = $unorm
/*82009*/         OPC_RecordChild6, // #5 = $r128
/*82010*/         OPC_RecordChild7, // #6 = $da
/*82011*/         OPC_MoveChild, 8,
/*82013*/         OPC_RecordNode, // #7 = $glc
/*82014*/         OPC_MoveParent,
/*82015*/         OPC_MoveChild, 9,
/*82017*/         OPC_RecordNode, // #8 = $slc
/*82018*/         OPC_MoveParent,
/*82019*/         OPC_MoveChild, 10,
/*82021*/         OPC_RecordNode, // #9 = $tfe
/*82022*/         OPC_MoveParent,
/*82023*/         OPC_MoveChild, 11,
/*82025*/         OPC_RecordNode, // #10 = $lwe
/*82026*/         OPC_MoveParent,
/*82027*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82030*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82033*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82036*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82039*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82042*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82045*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82048*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82051*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6107:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82068*/       0, /*End of Scope*/
/*82069*/     /*Scope*/ 80|128,2/*336*/, /*->82407*/
/*82071*/       OPC_CheckChild0Integer, 92|128,47/*6108*/, 
/*82074*/       OPC_RecordChild1, // #0 = $addr
/*82075*/       OPC_Scope, 65, /*->82142*/ // 5 children in Scope
/*82077*/         OPC_CheckChild1Type, MVT::i32,
/*82079*/         OPC_RecordChild2, // #1 = $rsrc
/*82080*/         OPC_RecordChild3, // #2 = $sampler
/*82081*/         OPC_RecordChild4, // #3 = $dmask
/*82082*/         OPC_RecordChild5, // #4 = $unorm
/*82083*/         OPC_RecordChild6, // #5 = $r128
/*82084*/         OPC_RecordChild7, // #6 = $da
/*82085*/         OPC_MoveChild, 8,
/*82087*/         OPC_RecordNode, // #7 = $glc
/*82088*/         OPC_MoveParent,
/*82089*/         OPC_MoveChild, 9,
/*82091*/         OPC_RecordNode, // #8 = $slc
/*82092*/         OPC_MoveParent,
/*82093*/         OPC_MoveChild, 10,
/*82095*/         OPC_RecordNode, // #9 = $tfe
/*82096*/         OPC_MoveParent,
/*82097*/         OPC_MoveChild, 11,
/*82099*/         OPC_RecordNode, // #10 = $lwe
/*82100*/         OPC_MoveParent,
/*82101*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82104*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82107*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82110*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82113*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82116*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82119*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82122*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82125*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6108:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82142*/       /*Scope*/ 65, /*->82208*/
/*82143*/         OPC_CheckChild1Type, MVT::v2i32,
/*82145*/         OPC_RecordChild2, // #1 = $rsrc
/*82146*/         OPC_RecordChild3, // #2 = $sampler
/*82147*/         OPC_RecordChild4, // #3 = $dmask
/*82148*/         OPC_RecordChild5, // #4 = $unorm
/*82149*/         OPC_RecordChild6, // #5 = $r128
/*82150*/         OPC_RecordChild7, // #6 = $da
/*82151*/         OPC_MoveChild, 8,
/*82153*/         OPC_RecordNode, // #7 = $glc
/*82154*/         OPC_MoveParent,
/*82155*/         OPC_MoveChild, 9,
/*82157*/         OPC_RecordNode, // #8 = $slc
/*82158*/         OPC_MoveParent,
/*82159*/         OPC_MoveChild, 10,
/*82161*/         OPC_RecordNode, // #9 = $tfe
/*82162*/         OPC_MoveParent,
/*82163*/         OPC_MoveChild, 11,
/*82165*/         OPC_RecordNode, // #10 = $lwe
/*82166*/         OPC_MoveParent,
/*82167*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82170*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82173*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82176*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82179*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82182*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82185*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82188*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82191*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6108:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82208*/       /*Scope*/ 65, /*->82274*/
/*82209*/         OPC_CheckChild1Type, MVT::v4i32,
/*82211*/         OPC_RecordChild2, // #1 = $rsrc
/*82212*/         OPC_RecordChild3, // #2 = $sampler
/*82213*/         OPC_RecordChild4, // #3 = $dmask
/*82214*/         OPC_RecordChild5, // #4 = $unorm
/*82215*/         OPC_RecordChild6, // #5 = $r128
/*82216*/         OPC_RecordChild7, // #6 = $da
/*82217*/         OPC_MoveChild, 8,
/*82219*/         OPC_RecordNode, // #7 = $glc
/*82220*/         OPC_MoveParent,
/*82221*/         OPC_MoveChild, 9,
/*82223*/         OPC_RecordNode, // #8 = $slc
/*82224*/         OPC_MoveParent,
/*82225*/         OPC_MoveChild, 10,
/*82227*/         OPC_RecordNode, // #9 = $tfe
/*82228*/         OPC_MoveParent,
/*82229*/         OPC_MoveChild, 11,
/*82231*/         OPC_RecordNode, // #10 = $lwe
/*82232*/         OPC_MoveParent,
/*82233*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82236*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82239*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82242*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82245*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82248*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82251*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82254*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82257*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6108:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82274*/       /*Scope*/ 65, /*->82340*/
/*82275*/         OPC_CheckChild1Type, MVT::v8i32,
/*82277*/         OPC_RecordChild2, // #1 = $rsrc
/*82278*/         OPC_RecordChild3, // #2 = $sampler
/*82279*/         OPC_RecordChild4, // #3 = $dmask
/*82280*/         OPC_RecordChild5, // #4 = $unorm
/*82281*/         OPC_RecordChild6, // #5 = $r128
/*82282*/         OPC_RecordChild7, // #6 = $da
/*82283*/         OPC_MoveChild, 8,
/*82285*/         OPC_RecordNode, // #7 = $glc
/*82286*/         OPC_MoveParent,
/*82287*/         OPC_MoveChild, 9,
/*82289*/         OPC_RecordNode, // #8 = $slc
/*82290*/         OPC_MoveParent,
/*82291*/         OPC_MoveChild, 10,
/*82293*/         OPC_RecordNode, // #9 = $tfe
/*82294*/         OPC_MoveParent,
/*82295*/         OPC_MoveChild, 11,
/*82297*/         OPC_RecordNode, // #10 = $lwe
/*82298*/         OPC_MoveParent,
/*82299*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82302*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82305*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82308*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82311*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82314*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82317*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82320*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82323*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6108:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82340*/       /*Scope*/ 65, /*->82406*/
/*82341*/         OPC_CheckChild1Type, MVT::v16i32,
/*82343*/         OPC_RecordChild2, // #1 = $rsrc
/*82344*/         OPC_RecordChild3, // #2 = $sampler
/*82345*/         OPC_RecordChild4, // #3 = $dmask
/*82346*/         OPC_RecordChild5, // #4 = $unorm
/*82347*/         OPC_RecordChild6, // #5 = $r128
/*82348*/         OPC_RecordChild7, // #6 = $da
/*82349*/         OPC_MoveChild, 8,
/*82351*/         OPC_RecordNode, // #7 = $glc
/*82352*/         OPC_MoveParent,
/*82353*/         OPC_MoveChild, 9,
/*82355*/         OPC_RecordNode, // #8 = $slc
/*82356*/         OPC_MoveParent,
/*82357*/         OPC_MoveChild, 10,
/*82359*/         OPC_RecordNode, // #9 = $tfe
/*82360*/         OPC_MoveParent,
/*82361*/         OPC_MoveChild, 11,
/*82363*/         OPC_RecordNode, // #10 = $lwe
/*82364*/         OPC_MoveParent,
/*82365*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82368*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82371*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82374*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82377*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82380*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82383*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82386*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82389*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6108:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82406*/       0, /*End of Scope*/
/*82407*/     /*Scope*/ 80|128,2/*336*/, /*->82745*/
/*82409*/       OPC_CheckChild0Integer, 107|128,47/*6123*/, 
/*82412*/       OPC_RecordChild1, // #0 = $addr
/*82413*/       OPC_Scope, 65, /*->82480*/ // 5 children in Scope
/*82415*/         OPC_CheckChild1Type, MVT::i32,
/*82417*/         OPC_RecordChild2, // #1 = $rsrc
/*82418*/         OPC_RecordChild3, // #2 = $sampler
/*82419*/         OPC_RecordChild4, // #3 = $dmask
/*82420*/         OPC_RecordChild5, // #4 = $unorm
/*82421*/         OPC_RecordChild6, // #5 = $r128
/*82422*/         OPC_RecordChild7, // #6 = $da
/*82423*/         OPC_MoveChild, 8,
/*82425*/         OPC_RecordNode, // #7 = $glc
/*82426*/         OPC_MoveParent,
/*82427*/         OPC_MoveChild, 9,
/*82429*/         OPC_RecordNode, // #8 = $slc
/*82430*/         OPC_MoveParent,
/*82431*/         OPC_MoveChild, 10,
/*82433*/         OPC_RecordNode, // #9 = $tfe
/*82434*/         OPC_MoveParent,
/*82435*/         OPC_MoveChild, 11,
/*82437*/         OPC_RecordNode, // #10 = $lwe
/*82438*/         OPC_MoveParent,
/*82439*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82442*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82445*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82448*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82451*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82454*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82457*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82460*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82463*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6123:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82480*/       /*Scope*/ 65, /*->82546*/
/*82481*/         OPC_CheckChild1Type, MVT::v2i32,
/*82483*/         OPC_RecordChild2, // #1 = $rsrc
/*82484*/         OPC_RecordChild3, // #2 = $sampler
/*82485*/         OPC_RecordChild4, // #3 = $dmask
/*82486*/         OPC_RecordChild5, // #4 = $unorm
/*82487*/         OPC_RecordChild6, // #5 = $r128
/*82488*/         OPC_RecordChild7, // #6 = $da
/*82489*/         OPC_MoveChild, 8,
/*82491*/         OPC_RecordNode, // #7 = $glc
/*82492*/         OPC_MoveParent,
/*82493*/         OPC_MoveChild, 9,
/*82495*/         OPC_RecordNode, // #8 = $slc
/*82496*/         OPC_MoveParent,
/*82497*/         OPC_MoveChild, 10,
/*82499*/         OPC_RecordNode, // #9 = $tfe
/*82500*/         OPC_MoveParent,
/*82501*/         OPC_MoveChild, 11,
/*82503*/         OPC_RecordNode, // #10 = $lwe
/*82504*/         OPC_MoveParent,
/*82505*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82508*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82511*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82514*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82517*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82520*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82523*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82526*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82529*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6123:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82546*/       /*Scope*/ 65, /*->82612*/
/*82547*/         OPC_CheckChild1Type, MVT::v4i32,
/*82549*/         OPC_RecordChild2, // #1 = $rsrc
/*82550*/         OPC_RecordChild3, // #2 = $sampler
/*82551*/         OPC_RecordChild4, // #3 = $dmask
/*82552*/         OPC_RecordChild5, // #4 = $unorm
/*82553*/         OPC_RecordChild6, // #5 = $r128
/*82554*/         OPC_RecordChild7, // #6 = $da
/*82555*/         OPC_MoveChild, 8,
/*82557*/         OPC_RecordNode, // #7 = $glc
/*82558*/         OPC_MoveParent,
/*82559*/         OPC_MoveChild, 9,
/*82561*/         OPC_RecordNode, // #8 = $slc
/*82562*/         OPC_MoveParent,
/*82563*/         OPC_MoveChild, 10,
/*82565*/         OPC_RecordNode, // #9 = $tfe
/*82566*/         OPC_MoveParent,
/*82567*/         OPC_MoveChild, 11,
/*82569*/         OPC_RecordNode, // #10 = $lwe
/*82570*/         OPC_MoveParent,
/*82571*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82574*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82577*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82580*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82583*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82586*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82589*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82592*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82595*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6123:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82612*/       /*Scope*/ 65, /*->82678*/
/*82613*/         OPC_CheckChild1Type, MVT::v8i32,
/*82615*/         OPC_RecordChild2, // #1 = $rsrc
/*82616*/         OPC_RecordChild3, // #2 = $sampler
/*82617*/         OPC_RecordChild4, // #3 = $dmask
/*82618*/         OPC_RecordChild5, // #4 = $unorm
/*82619*/         OPC_RecordChild6, // #5 = $r128
/*82620*/         OPC_RecordChild7, // #6 = $da
/*82621*/         OPC_MoveChild, 8,
/*82623*/         OPC_RecordNode, // #7 = $glc
/*82624*/         OPC_MoveParent,
/*82625*/         OPC_MoveChild, 9,
/*82627*/         OPC_RecordNode, // #8 = $slc
/*82628*/         OPC_MoveParent,
/*82629*/         OPC_MoveChild, 10,
/*82631*/         OPC_RecordNode, // #9 = $tfe
/*82632*/         OPC_MoveParent,
/*82633*/         OPC_MoveChild, 11,
/*82635*/         OPC_RecordNode, // #10 = $lwe
/*82636*/         OPC_MoveParent,
/*82637*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82640*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82643*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82646*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82649*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82652*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82655*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82658*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82661*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6123:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82678*/       /*Scope*/ 65, /*->82744*/
/*82679*/         OPC_CheckChild1Type, MVT::v16i32,
/*82681*/         OPC_RecordChild2, // #1 = $rsrc
/*82682*/         OPC_RecordChild3, // #2 = $sampler
/*82683*/         OPC_RecordChild4, // #3 = $dmask
/*82684*/         OPC_RecordChild5, // #4 = $unorm
/*82685*/         OPC_RecordChild6, // #5 = $r128
/*82686*/         OPC_RecordChild7, // #6 = $da
/*82687*/         OPC_MoveChild, 8,
/*82689*/         OPC_RecordNode, // #7 = $glc
/*82690*/         OPC_MoveParent,
/*82691*/         OPC_MoveChild, 9,
/*82693*/         OPC_RecordNode, // #8 = $slc
/*82694*/         OPC_MoveParent,
/*82695*/         OPC_MoveChild, 10,
/*82697*/         OPC_RecordNode, // #9 = $tfe
/*82698*/         OPC_MoveParent,
/*82699*/         OPC_MoveChild, 11,
/*82701*/         OPC_RecordNode, // #10 = $lwe
/*82702*/         OPC_MoveParent,
/*82703*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82706*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82709*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82712*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82715*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82718*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82721*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82724*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82727*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6123:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82744*/       0, /*End of Scope*/
/*82745*/     /*Scope*/ 80|128,2/*336*/, /*->83083*/
/*82747*/       OPC_CheckChild0Integer, 95|128,47/*6111*/, 
/*82750*/       OPC_RecordChild1, // #0 = $addr
/*82751*/       OPC_Scope, 65, /*->82818*/ // 5 children in Scope
/*82753*/         OPC_CheckChild1Type, MVT::i32,
/*82755*/         OPC_RecordChild2, // #1 = $rsrc
/*82756*/         OPC_RecordChild3, // #2 = $sampler
/*82757*/         OPC_RecordChild4, // #3 = $dmask
/*82758*/         OPC_RecordChild5, // #4 = $unorm
/*82759*/         OPC_RecordChild6, // #5 = $r128
/*82760*/         OPC_RecordChild7, // #6 = $da
/*82761*/         OPC_MoveChild, 8,
/*82763*/         OPC_RecordNode, // #7 = $glc
/*82764*/         OPC_MoveParent,
/*82765*/         OPC_MoveChild, 9,
/*82767*/         OPC_RecordNode, // #8 = $slc
/*82768*/         OPC_MoveParent,
/*82769*/         OPC_MoveChild, 10,
/*82771*/         OPC_RecordNode, // #9 = $tfe
/*82772*/         OPC_MoveParent,
/*82773*/         OPC_MoveChild, 11,
/*82775*/         OPC_RecordNode, // #10 = $lwe
/*82776*/         OPC_MoveParent,
/*82777*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82780*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82783*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82786*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82789*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82792*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82795*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82798*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82801*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6111:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82818*/       /*Scope*/ 65, /*->82884*/
/*82819*/         OPC_CheckChild1Type, MVT::v2i32,
/*82821*/         OPC_RecordChild2, // #1 = $rsrc
/*82822*/         OPC_RecordChild3, // #2 = $sampler
/*82823*/         OPC_RecordChild4, // #3 = $dmask
/*82824*/         OPC_RecordChild5, // #4 = $unorm
/*82825*/         OPC_RecordChild6, // #5 = $r128
/*82826*/         OPC_RecordChild7, // #6 = $da
/*82827*/         OPC_MoveChild, 8,
/*82829*/         OPC_RecordNode, // #7 = $glc
/*82830*/         OPC_MoveParent,
/*82831*/         OPC_MoveChild, 9,
/*82833*/         OPC_RecordNode, // #8 = $slc
/*82834*/         OPC_MoveParent,
/*82835*/         OPC_MoveChild, 10,
/*82837*/         OPC_RecordNode, // #9 = $tfe
/*82838*/         OPC_MoveParent,
/*82839*/         OPC_MoveChild, 11,
/*82841*/         OPC_RecordNode, // #10 = $lwe
/*82842*/         OPC_MoveParent,
/*82843*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82846*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82849*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82852*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82855*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82858*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82861*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82864*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82867*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6111:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82884*/       /*Scope*/ 65, /*->82950*/
/*82885*/         OPC_CheckChild1Type, MVT::v4i32,
/*82887*/         OPC_RecordChild2, // #1 = $rsrc
/*82888*/         OPC_RecordChild3, // #2 = $sampler
/*82889*/         OPC_RecordChild4, // #3 = $dmask
/*82890*/         OPC_RecordChild5, // #4 = $unorm
/*82891*/         OPC_RecordChild6, // #5 = $r128
/*82892*/         OPC_RecordChild7, // #6 = $da
/*82893*/         OPC_MoveChild, 8,
/*82895*/         OPC_RecordNode, // #7 = $glc
/*82896*/         OPC_MoveParent,
/*82897*/         OPC_MoveChild, 9,
/*82899*/         OPC_RecordNode, // #8 = $slc
/*82900*/         OPC_MoveParent,
/*82901*/         OPC_MoveChild, 10,
/*82903*/         OPC_RecordNode, // #9 = $tfe
/*82904*/         OPC_MoveParent,
/*82905*/         OPC_MoveChild, 11,
/*82907*/         OPC_RecordNode, // #10 = $lwe
/*82908*/         OPC_MoveParent,
/*82909*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82912*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82915*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82918*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82921*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82924*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82927*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82930*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82933*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6111:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*82950*/       /*Scope*/ 65, /*->83016*/
/*82951*/         OPC_CheckChild1Type, MVT::v8i32,
/*82953*/         OPC_RecordChild2, // #1 = $rsrc
/*82954*/         OPC_RecordChild3, // #2 = $sampler
/*82955*/         OPC_RecordChild4, // #3 = $dmask
/*82956*/         OPC_RecordChild5, // #4 = $unorm
/*82957*/         OPC_RecordChild6, // #5 = $r128
/*82958*/         OPC_RecordChild7, // #6 = $da
/*82959*/         OPC_MoveChild, 8,
/*82961*/         OPC_RecordNode, // #7 = $glc
/*82962*/         OPC_MoveParent,
/*82963*/         OPC_MoveChild, 9,
/*82965*/         OPC_RecordNode, // #8 = $slc
/*82966*/         OPC_MoveParent,
/*82967*/         OPC_MoveChild, 10,
/*82969*/         OPC_RecordNode, // #9 = $tfe
/*82970*/         OPC_MoveParent,
/*82971*/         OPC_MoveChild, 11,
/*82973*/         OPC_RecordNode, // #10 = $lwe
/*82974*/         OPC_MoveParent,
/*82975*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*82978*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*82981*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*82984*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*82987*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*82990*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*82993*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*82996*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*82999*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6111:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83016*/       /*Scope*/ 65, /*->83082*/
/*83017*/         OPC_CheckChild1Type, MVT::v16i32,
/*83019*/         OPC_RecordChild2, // #1 = $rsrc
/*83020*/         OPC_RecordChild3, // #2 = $sampler
/*83021*/         OPC_RecordChild4, // #3 = $dmask
/*83022*/         OPC_RecordChild5, // #4 = $unorm
/*83023*/         OPC_RecordChild6, // #5 = $r128
/*83024*/         OPC_RecordChild7, // #6 = $da
/*83025*/         OPC_MoveChild, 8,
/*83027*/         OPC_RecordNode, // #7 = $glc
/*83028*/         OPC_MoveParent,
/*83029*/         OPC_MoveChild, 9,
/*83031*/         OPC_RecordNode, // #8 = $slc
/*83032*/         OPC_MoveParent,
/*83033*/         OPC_MoveChild, 10,
/*83035*/         OPC_RecordNode, // #9 = $tfe
/*83036*/         OPC_MoveParent,
/*83037*/         OPC_MoveChild, 11,
/*83039*/         OPC_RecordNode, // #10 = $lwe
/*83040*/         OPC_MoveParent,
/*83041*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83044*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83047*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83050*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83053*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83056*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83059*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83062*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83065*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6111:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83082*/       0, /*End of Scope*/
/*83083*/     /*Scope*/ 80|128,2/*336*/, /*->83421*/
/*83085*/       OPC_CheckChild0Integer, 96|128,47/*6112*/, 
/*83088*/       OPC_RecordChild1, // #0 = $addr
/*83089*/       OPC_Scope, 65, /*->83156*/ // 5 children in Scope
/*83091*/         OPC_CheckChild1Type, MVT::i32,
/*83093*/         OPC_RecordChild2, // #1 = $rsrc
/*83094*/         OPC_RecordChild3, // #2 = $sampler
/*83095*/         OPC_RecordChild4, // #3 = $dmask
/*83096*/         OPC_RecordChild5, // #4 = $unorm
/*83097*/         OPC_RecordChild6, // #5 = $r128
/*83098*/         OPC_RecordChild7, // #6 = $da
/*83099*/         OPC_MoveChild, 8,
/*83101*/         OPC_RecordNode, // #7 = $glc
/*83102*/         OPC_MoveParent,
/*83103*/         OPC_MoveChild, 9,
/*83105*/         OPC_RecordNode, // #8 = $slc
/*83106*/         OPC_MoveParent,
/*83107*/         OPC_MoveChild, 10,
/*83109*/         OPC_RecordNode, // #9 = $tfe
/*83110*/         OPC_MoveParent,
/*83111*/         OPC_MoveChild, 11,
/*83113*/         OPC_RecordNode, // #10 = $lwe
/*83114*/         OPC_MoveParent,
/*83115*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83118*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83121*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83124*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83127*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83130*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83133*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83136*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83139*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6112:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83156*/       /*Scope*/ 65, /*->83222*/
/*83157*/         OPC_CheckChild1Type, MVT::v2i32,
/*83159*/         OPC_RecordChild2, // #1 = $rsrc
/*83160*/         OPC_RecordChild3, // #2 = $sampler
/*83161*/         OPC_RecordChild4, // #3 = $dmask
/*83162*/         OPC_RecordChild5, // #4 = $unorm
/*83163*/         OPC_RecordChild6, // #5 = $r128
/*83164*/         OPC_RecordChild7, // #6 = $da
/*83165*/         OPC_MoveChild, 8,
/*83167*/         OPC_RecordNode, // #7 = $glc
/*83168*/         OPC_MoveParent,
/*83169*/         OPC_MoveChild, 9,
/*83171*/         OPC_RecordNode, // #8 = $slc
/*83172*/         OPC_MoveParent,
/*83173*/         OPC_MoveChild, 10,
/*83175*/         OPC_RecordNode, // #9 = $tfe
/*83176*/         OPC_MoveParent,
/*83177*/         OPC_MoveChild, 11,
/*83179*/         OPC_RecordNode, // #10 = $lwe
/*83180*/         OPC_MoveParent,
/*83181*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83184*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83187*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83190*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83193*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83196*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83199*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83202*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83205*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6112:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83222*/       /*Scope*/ 65, /*->83288*/
/*83223*/         OPC_CheckChild1Type, MVT::v4i32,
/*83225*/         OPC_RecordChild2, // #1 = $rsrc
/*83226*/         OPC_RecordChild3, // #2 = $sampler
/*83227*/         OPC_RecordChild4, // #3 = $dmask
/*83228*/         OPC_RecordChild5, // #4 = $unorm
/*83229*/         OPC_RecordChild6, // #5 = $r128
/*83230*/         OPC_RecordChild7, // #6 = $da
/*83231*/         OPC_MoveChild, 8,
/*83233*/         OPC_RecordNode, // #7 = $glc
/*83234*/         OPC_MoveParent,
/*83235*/         OPC_MoveChild, 9,
/*83237*/         OPC_RecordNode, // #8 = $slc
/*83238*/         OPC_MoveParent,
/*83239*/         OPC_MoveChild, 10,
/*83241*/         OPC_RecordNode, // #9 = $tfe
/*83242*/         OPC_MoveParent,
/*83243*/         OPC_MoveChild, 11,
/*83245*/         OPC_RecordNode, // #10 = $lwe
/*83246*/         OPC_MoveParent,
/*83247*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83250*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83253*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83256*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83259*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83262*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83265*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83268*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83271*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6112:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83288*/       /*Scope*/ 65, /*->83354*/
/*83289*/         OPC_CheckChild1Type, MVT::v8i32,
/*83291*/         OPC_RecordChild2, // #1 = $rsrc
/*83292*/         OPC_RecordChild3, // #2 = $sampler
/*83293*/         OPC_RecordChild4, // #3 = $dmask
/*83294*/         OPC_RecordChild5, // #4 = $unorm
/*83295*/         OPC_RecordChild6, // #5 = $r128
/*83296*/         OPC_RecordChild7, // #6 = $da
/*83297*/         OPC_MoveChild, 8,
/*83299*/         OPC_RecordNode, // #7 = $glc
/*83300*/         OPC_MoveParent,
/*83301*/         OPC_MoveChild, 9,
/*83303*/         OPC_RecordNode, // #8 = $slc
/*83304*/         OPC_MoveParent,
/*83305*/         OPC_MoveChild, 10,
/*83307*/         OPC_RecordNode, // #9 = $tfe
/*83308*/         OPC_MoveParent,
/*83309*/         OPC_MoveChild, 11,
/*83311*/         OPC_RecordNode, // #10 = $lwe
/*83312*/         OPC_MoveParent,
/*83313*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83316*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83319*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83322*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83325*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83328*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83331*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83334*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83337*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6112:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83354*/       /*Scope*/ 65, /*->83420*/
/*83355*/         OPC_CheckChild1Type, MVT::v16i32,
/*83357*/         OPC_RecordChild2, // #1 = $rsrc
/*83358*/         OPC_RecordChild3, // #2 = $sampler
/*83359*/         OPC_RecordChild4, // #3 = $dmask
/*83360*/         OPC_RecordChild5, // #4 = $unorm
/*83361*/         OPC_RecordChild6, // #5 = $r128
/*83362*/         OPC_RecordChild7, // #6 = $da
/*83363*/         OPC_MoveChild, 8,
/*83365*/         OPC_RecordNode, // #7 = $glc
/*83366*/         OPC_MoveParent,
/*83367*/         OPC_MoveChild, 9,
/*83369*/         OPC_RecordNode, // #8 = $slc
/*83370*/         OPC_MoveParent,
/*83371*/         OPC_MoveChild, 10,
/*83373*/         OPC_RecordNode, // #9 = $tfe
/*83374*/         OPC_MoveParent,
/*83375*/         OPC_MoveChild, 11,
/*83377*/         OPC_RecordNode, // #10 = $lwe
/*83378*/         OPC_MoveParent,
/*83379*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83382*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83385*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83388*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83391*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83394*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83397*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83400*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83403*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6112:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83420*/       0, /*End of Scope*/
/*83421*/     /*Scope*/ 80|128,2/*336*/, /*->83759*/
/*83423*/       OPC_CheckChild0Integer, 124|128,47/*6140*/, 
/*83426*/       OPC_RecordChild1, // #0 = $addr
/*83427*/       OPC_Scope, 65, /*->83494*/ // 5 children in Scope
/*83429*/         OPC_CheckChild1Type, MVT::i32,
/*83431*/         OPC_RecordChild2, // #1 = $rsrc
/*83432*/         OPC_RecordChild3, // #2 = $sampler
/*83433*/         OPC_RecordChild4, // #3 = $dmask
/*83434*/         OPC_RecordChild5, // #4 = $unorm
/*83435*/         OPC_RecordChild6, // #5 = $r128
/*83436*/         OPC_RecordChild7, // #6 = $da
/*83437*/         OPC_MoveChild, 8,
/*83439*/         OPC_RecordNode, // #7 = $glc
/*83440*/         OPC_MoveParent,
/*83441*/         OPC_MoveChild, 9,
/*83443*/         OPC_RecordNode, // #8 = $slc
/*83444*/         OPC_MoveParent,
/*83445*/         OPC_MoveChild, 10,
/*83447*/         OPC_RecordNode, // #9 = $tfe
/*83448*/         OPC_MoveParent,
/*83449*/         OPC_MoveChild, 11,
/*83451*/         OPC_RecordNode, // #10 = $lwe
/*83452*/         OPC_MoveParent,
/*83453*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83456*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83459*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83462*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83465*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83468*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83471*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83474*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83477*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6140:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83494*/       /*Scope*/ 65, /*->83560*/
/*83495*/         OPC_CheckChild1Type, MVT::v2i32,
/*83497*/         OPC_RecordChild2, // #1 = $rsrc
/*83498*/         OPC_RecordChild3, // #2 = $sampler
/*83499*/         OPC_RecordChild4, // #3 = $dmask
/*83500*/         OPC_RecordChild5, // #4 = $unorm
/*83501*/         OPC_RecordChild6, // #5 = $r128
/*83502*/         OPC_RecordChild7, // #6 = $da
/*83503*/         OPC_MoveChild, 8,
/*83505*/         OPC_RecordNode, // #7 = $glc
/*83506*/         OPC_MoveParent,
/*83507*/         OPC_MoveChild, 9,
/*83509*/         OPC_RecordNode, // #8 = $slc
/*83510*/         OPC_MoveParent,
/*83511*/         OPC_MoveChild, 10,
/*83513*/         OPC_RecordNode, // #9 = $tfe
/*83514*/         OPC_MoveParent,
/*83515*/         OPC_MoveChild, 11,
/*83517*/         OPC_RecordNode, // #10 = $lwe
/*83518*/         OPC_MoveParent,
/*83519*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83522*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83525*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83528*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83531*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83534*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83537*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83540*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83543*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6140:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83560*/       /*Scope*/ 65, /*->83626*/
/*83561*/         OPC_CheckChild1Type, MVT::v4i32,
/*83563*/         OPC_RecordChild2, // #1 = $rsrc
/*83564*/         OPC_RecordChild3, // #2 = $sampler
/*83565*/         OPC_RecordChild4, // #3 = $dmask
/*83566*/         OPC_RecordChild5, // #4 = $unorm
/*83567*/         OPC_RecordChild6, // #5 = $r128
/*83568*/         OPC_RecordChild7, // #6 = $da
/*83569*/         OPC_MoveChild, 8,
/*83571*/         OPC_RecordNode, // #7 = $glc
/*83572*/         OPC_MoveParent,
/*83573*/         OPC_MoveChild, 9,
/*83575*/         OPC_RecordNode, // #8 = $slc
/*83576*/         OPC_MoveParent,
/*83577*/         OPC_MoveChild, 10,
/*83579*/         OPC_RecordNode, // #9 = $tfe
/*83580*/         OPC_MoveParent,
/*83581*/         OPC_MoveChild, 11,
/*83583*/         OPC_RecordNode, // #10 = $lwe
/*83584*/         OPC_MoveParent,
/*83585*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83588*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83591*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83594*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83597*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83600*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83603*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83606*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83609*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6140:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83626*/       /*Scope*/ 65, /*->83692*/
/*83627*/         OPC_CheckChild1Type, MVT::v8i32,
/*83629*/         OPC_RecordChild2, // #1 = $rsrc
/*83630*/         OPC_RecordChild3, // #2 = $sampler
/*83631*/         OPC_RecordChild4, // #3 = $dmask
/*83632*/         OPC_RecordChild5, // #4 = $unorm
/*83633*/         OPC_RecordChild6, // #5 = $r128
/*83634*/         OPC_RecordChild7, // #6 = $da
/*83635*/         OPC_MoveChild, 8,
/*83637*/         OPC_RecordNode, // #7 = $glc
/*83638*/         OPC_MoveParent,
/*83639*/         OPC_MoveChild, 9,
/*83641*/         OPC_RecordNode, // #8 = $slc
/*83642*/         OPC_MoveParent,
/*83643*/         OPC_MoveChild, 10,
/*83645*/         OPC_RecordNode, // #9 = $tfe
/*83646*/         OPC_MoveParent,
/*83647*/         OPC_MoveChild, 11,
/*83649*/         OPC_RecordNode, // #10 = $lwe
/*83650*/         OPC_MoveParent,
/*83651*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83654*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83657*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83660*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83663*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83666*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83669*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83672*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83675*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6140:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83692*/       /*Scope*/ 65, /*->83758*/
/*83693*/         OPC_CheckChild1Type, MVT::v16i32,
/*83695*/         OPC_RecordChild2, // #1 = $rsrc
/*83696*/         OPC_RecordChild3, // #2 = $sampler
/*83697*/         OPC_RecordChild4, // #3 = $dmask
/*83698*/         OPC_RecordChild5, // #4 = $unorm
/*83699*/         OPC_RecordChild6, // #5 = $r128
/*83700*/         OPC_RecordChild7, // #6 = $da
/*83701*/         OPC_MoveChild, 8,
/*83703*/         OPC_RecordNode, // #7 = $glc
/*83704*/         OPC_MoveParent,
/*83705*/         OPC_MoveChild, 9,
/*83707*/         OPC_RecordNode, // #8 = $slc
/*83708*/         OPC_MoveParent,
/*83709*/         OPC_MoveChild, 10,
/*83711*/         OPC_RecordNode, // #9 = $tfe
/*83712*/         OPC_MoveParent,
/*83713*/         OPC_MoveChild, 11,
/*83715*/         OPC_RecordNode, // #10 = $lwe
/*83716*/         OPC_MoveParent,
/*83717*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83720*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83723*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83726*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83729*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83732*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83735*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83738*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83741*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6140:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83758*/       0, /*End of Scope*/
/*83759*/     /*Scope*/ 80|128,2/*336*/, /*->84097*/
/*83761*/       OPC_CheckChild0Integer, 115|128,47/*6131*/, 
/*83764*/       OPC_RecordChild1, // #0 = $addr
/*83765*/       OPC_Scope, 65, /*->83832*/ // 5 children in Scope
/*83767*/         OPC_CheckChild1Type, MVT::i32,
/*83769*/         OPC_RecordChild2, // #1 = $rsrc
/*83770*/         OPC_RecordChild3, // #2 = $sampler
/*83771*/         OPC_RecordChild4, // #3 = $dmask
/*83772*/         OPC_RecordChild5, // #4 = $unorm
/*83773*/         OPC_RecordChild6, // #5 = $r128
/*83774*/         OPC_RecordChild7, // #6 = $da
/*83775*/         OPC_MoveChild, 8,
/*83777*/         OPC_RecordNode, // #7 = $glc
/*83778*/         OPC_MoveParent,
/*83779*/         OPC_MoveChild, 9,
/*83781*/         OPC_RecordNode, // #8 = $slc
/*83782*/         OPC_MoveParent,
/*83783*/         OPC_MoveChild, 10,
/*83785*/         OPC_RecordNode, // #9 = $tfe
/*83786*/         OPC_MoveParent,
/*83787*/         OPC_MoveChild, 11,
/*83789*/         OPC_RecordNode, // #10 = $lwe
/*83790*/         OPC_MoveParent,
/*83791*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83794*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83797*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83800*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83803*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83806*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83809*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83812*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83815*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6131:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83832*/       /*Scope*/ 65, /*->83898*/
/*83833*/         OPC_CheckChild1Type, MVT::v2i32,
/*83835*/         OPC_RecordChild2, // #1 = $rsrc
/*83836*/         OPC_RecordChild3, // #2 = $sampler
/*83837*/         OPC_RecordChild4, // #3 = $dmask
/*83838*/         OPC_RecordChild5, // #4 = $unorm
/*83839*/         OPC_RecordChild6, // #5 = $r128
/*83840*/         OPC_RecordChild7, // #6 = $da
/*83841*/         OPC_MoveChild, 8,
/*83843*/         OPC_RecordNode, // #7 = $glc
/*83844*/         OPC_MoveParent,
/*83845*/         OPC_MoveChild, 9,
/*83847*/         OPC_RecordNode, // #8 = $slc
/*83848*/         OPC_MoveParent,
/*83849*/         OPC_MoveChild, 10,
/*83851*/         OPC_RecordNode, // #9 = $tfe
/*83852*/         OPC_MoveParent,
/*83853*/         OPC_MoveChild, 11,
/*83855*/         OPC_RecordNode, // #10 = $lwe
/*83856*/         OPC_MoveParent,
/*83857*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83860*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83863*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83866*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83869*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83872*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83875*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83878*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83881*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6131:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83898*/       /*Scope*/ 65, /*->83964*/
/*83899*/         OPC_CheckChild1Type, MVT::v4i32,
/*83901*/         OPC_RecordChild2, // #1 = $rsrc
/*83902*/         OPC_RecordChild3, // #2 = $sampler
/*83903*/         OPC_RecordChild4, // #3 = $dmask
/*83904*/         OPC_RecordChild5, // #4 = $unorm
/*83905*/         OPC_RecordChild6, // #5 = $r128
/*83906*/         OPC_RecordChild7, // #6 = $da
/*83907*/         OPC_MoveChild, 8,
/*83909*/         OPC_RecordNode, // #7 = $glc
/*83910*/         OPC_MoveParent,
/*83911*/         OPC_MoveChild, 9,
/*83913*/         OPC_RecordNode, // #8 = $slc
/*83914*/         OPC_MoveParent,
/*83915*/         OPC_MoveChild, 10,
/*83917*/         OPC_RecordNode, // #9 = $tfe
/*83918*/         OPC_MoveParent,
/*83919*/         OPC_MoveChild, 11,
/*83921*/         OPC_RecordNode, // #10 = $lwe
/*83922*/         OPC_MoveParent,
/*83923*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83926*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83929*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83932*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*83935*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*83938*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*83941*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*83944*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*83947*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6131:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*83964*/       /*Scope*/ 65, /*->84030*/
/*83965*/         OPC_CheckChild1Type, MVT::v8i32,
/*83967*/         OPC_RecordChild2, // #1 = $rsrc
/*83968*/         OPC_RecordChild3, // #2 = $sampler
/*83969*/         OPC_RecordChild4, // #3 = $dmask
/*83970*/         OPC_RecordChild5, // #4 = $unorm
/*83971*/         OPC_RecordChild6, // #5 = $r128
/*83972*/         OPC_RecordChild7, // #6 = $da
/*83973*/         OPC_MoveChild, 8,
/*83975*/         OPC_RecordNode, // #7 = $glc
/*83976*/         OPC_MoveParent,
/*83977*/         OPC_MoveChild, 9,
/*83979*/         OPC_RecordNode, // #8 = $slc
/*83980*/         OPC_MoveParent,
/*83981*/         OPC_MoveChild, 10,
/*83983*/         OPC_RecordNode, // #9 = $tfe
/*83984*/         OPC_MoveParent,
/*83985*/         OPC_MoveChild, 11,
/*83987*/         OPC_RecordNode, // #10 = $lwe
/*83988*/         OPC_MoveParent,
/*83989*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*83992*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*83995*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*83998*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84001*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84004*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84007*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84010*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84013*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6131:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84030*/       /*Scope*/ 65, /*->84096*/
/*84031*/         OPC_CheckChild1Type, MVT::v16i32,
/*84033*/         OPC_RecordChild2, // #1 = $rsrc
/*84034*/         OPC_RecordChild3, // #2 = $sampler
/*84035*/         OPC_RecordChild4, // #3 = $dmask
/*84036*/         OPC_RecordChild5, // #4 = $unorm
/*84037*/         OPC_RecordChild6, // #5 = $r128
/*84038*/         OPC_RecordChild7, // #6 = $da
/*84039*/         OPC_MoveChild, 8,
/*84041*/         OPC_RecordNode, // #7 = $glc
/*84042*/         OPC_MoveParent,
/*84043*/         OPC_MoveChild, 9,
/*84045*/         OPC_RecordNode, // #8 = $slc
/*84046*/         OPC_MoveParent,
/*84047*/         OPC_MoveChild, 10,
/*84049*/         OPC_RecordNode, // #9 = $tfe
/*84050*/         OPC_MoveParent,
/*84051*/         OPC_MoveChild, 11,
/*84053*/         OPC_RecordNode, // #10 = $lwe
/*84054*/         OPC_MoveParent,
/*84055*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84058*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84061*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84064*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84067*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84070*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84073*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84076*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84079*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6131:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84096*/       0, /*End of Scope*/
/*84097*/     /*Scope*/ 80|128,2/*336*/, /*->84435*/
/*84099*/       OPC_CheckChild0Integer, 119|128,47/*6135*/, 
/*84102*/       OPC_RecordChild1, // #0 = $addr
/*84103*/       OPC_Scope, 65, /*->84170*/ // 5 children in Scope
/*84105*/         OPC_CheckChild1Type, MVT::i32,
/*84107*/         OPC_RecordChild2, // #1 = $rsrc
/*84108*/         OPC_RecordChild3, // #2 = $sampler
/*84109*/         OPC_RecordChild4, // #3 = $dmask
/*84110*/         OPC_RecordChild5, // #4 = $unorm
/*84111*/         OPC_RecordChild6, // #5 = $r128
/*84112*/         OPC_RecordChild7, // #6 = $da
/*84113*/         OPC_MoveChild, 8,
/*84115*/         OPC_RecordNode, // #7 = $glc
/*84116*/         OPC_MoveParent,
/*84117*/         OPC_MoveChild, 9,
/*84119*/         OPC_RecordNode, // #8 = $slc
/*84120*/         OPC_MoveParent,
/*84121*/         OPC_MoveChild, 10,
/*84123*/         OPC_RecordNode, // #9 = $tfe
/*84124*/         OPC_MoveParent,
/*84125*/         OPC_MoveChild, 11,
/*84127*/         OPC_RecordNode, // #10 = $lwe
/*84128*/         OPC_MoveParent,
/*84129*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84132*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84135*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84138*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84141*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84144*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84147*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84150*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84153*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6135:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84170*/       /*Scope*/ 65, /*->84236*/
/*84171*/         OPC_CheckChild1Type, MVT::v2i32,
/*84173*/         OPC_RecordChild2, // #1 = $rsrc
/*84174*/         OPC_RecordChild3, // #2 = $sampler
/*84175*/         OPC_RecordChild4, // #3 = $dmask
/*84176*/         OPC_RecordChild5, // #4 = $unorm
/*84177*/         OPC_RecordChild6, // #5 = $r128
/*84178*/         OPC_RecordChild7, // #6 = $da
/*84179*/         OPC_MoveChild, 8,
/*84181*/         OPC_RecordNode, // #7 = $glc
/*84182*/         OPC_MoveParent,
/*84183*/         OPC_MoveChild, 9,
/*84185*/         OPC_RecordNode, // #8 = $slc
/*84186*/         OPC_MoveParent,
/*84187*/         OPC_MoveChild, 10,
/*84189*/         OPC_RecordNode, // #9 = $tfe
/*84190*/         OPC_MoveParent,
/*84191*/         OPC_MoveChild, 11,
/*84193*/         OPC_RecordNode, // #10 = $lwe
/*84194*/         OPC_MoveParent,
/*84195*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84198*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84201*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84204*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84207*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84210*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84213*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84216*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84219*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6135:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84236*/       /*Scope*/ 65, /*->84302*/
/*84237*/         OPC_CheckChild1Type, MVT::v4i32,
/*84239*/         OPC_RecordChild2, // #1 = $rsrc
/*84240*/         OPC_RecordChild3, // #2 = $sampler
/*84241*/         OPC_RecordChild4, // #3 = $dmask
/*84242*/         OPC_RecordChild5, // #4 = $unorm
/*84243*/         OPC_RecordChild6, // #5 = $r128
/*84244*/         OPC_RecordChild7, // #6 = $da
/*84245*/         OPC_MoveChild, 8,
/*84247*/         OPC_RecordNode, // #7 = $glc
/*84248*/         OPC_MoveParent,
/*84249*/         OPC_MoveChild, 9,
/*84251*/         OPC_RecordNode, // #8 = $slc
/*84252*/         OPC_MoveParent,
/*84253*/         OPC_MoveChild, 10,
/*84255*/         OPC_RecordNode, // #9 = $tfe
/*84256*/         OPC_MoveParent,
/*84257*/         OPC_MoveChild, 11,
/*84259*/         OPC_RecordNode, // #10 = $lwe
/*84260*/         OPC_MoveParent,
/*84261*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84264*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84267*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84270*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84273*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84276*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84279*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84282*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84285*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6135:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84302*/       /*Scope*/ 65, /*->84368*/
/*84303*/         OPC_CheckChild1Type, MVT::v8i32,
/*84305*/         OPC_RecordChild2, // #1 = $rsrc
/*84306*/         OPC_RecordChild3, // #2 = $sampler
/*84307*/         OPC_RecordChild4, // #3 = $dmask
/*84308*/         OPC_RecordChild5, // #4 = $unorm
/*84309*/         OPC_RecordChild6, // #5 = $r128
/*84310*/         OPC_RecordChild7, // #6 = $da
/*84311*/         OPC_MoveChild, 8,
/*84313*/         OPC_RecordNode, // #7 = $glc
/*84314*/         OPC_MoveParent,
/*84315*/         OPC_MoveChild, 9,
/*84317*/         OPC_RecordNode, // #8 = $slc
/*84318*/         OPC_MoveParent,
/*84319*/         OPC_MoveChild, 10,
/*84321*/         OPC_RecordNode, // #9 = $tfe
/*84322*/         OPC_MoveParent,
/*84323*/         OPC_MoveChild, 11,
/*84325*/         OPC_RecordNode, // #10 = $lwe
/*84326*/         OPC_MoveParent,
/*84327*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84330*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84333*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84336*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84339*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84342*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84345*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84348*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84351*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6135:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84368*/       /*Scope*/ 65, /*->84434*/
/*84369*/         OPC_CheckChild1Type, MVT::v16i32,
/*84371*/         OPC_RecordChild2, // #1 = $rsrc
/*84372*/         OPC_RecordChild3, // #2 = $sampler
/*84373*/         OPC_RecordChild4, // #3 = $dmask
/*84374*/         OPC_RecordChild5, // #4 = $unorm
/*84375*/         OPC_RecordChild6, // #5 = $r128
/*84376*/         OPC_RecordChild7, // #6 = $da
/*84377*/         OPC_MoveChild, 8,
/*84379*/         OPC_RecordNode, // #7 = $glc
/*84380*/         OPC_MoveParent,
/*84381*/         OPC_MoveChild, 9,
/*84383*/         OPC_RecordNode, // #8 = $slc
/*84384*/         OPC_MoveParent,
/*84385*/         OPC_MoveChild, 10,
/*84387*/         OPC_RecordNode, // #9 = $tfe
/*84388*/         OPC_MoveParent,
/*84389*/         OPC_MoveChild, 11,
/*84391*/         OPC_RecordNode, // #10 = $lwe
/*84392*/         OPC_MoveParent,
/*84393*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84396*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84399*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84402*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84405*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84408*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84411*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84414*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84417*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6135:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84434*/       0, /*End of Scope*/
/*84435*/     /*Scope*/ 80|128,2/*336*/, /*->84773*/
/*84437*/       OPC_CheckChild0Integer, 118|128,47/*6134*/, 
/*84440*/       OPC_RecordChild1, // #0 = $addr
/*84441*/       OPC_Scope, 65, /*->84508*/ // 5 children in Scope
/*84443*/         OPC_CheckChild1Type, MVT::i32,
/*84445*/         OPC_RecordChild2, // #1 = $rsrc
/*84446*/         OPC_RecordChild3, // #2 = $sampler
/*84447*/         OPC_RecordChild4, // #3 = $dmask
/*84448*/         OPC_RecordChild5, // #4 = $unorm
/*84449*/         OPC_RecordChild6, // #5 = $r128
/*84450*/         OPC_RecordChild7, // #6 = $da
/*84451*/         OPC_MoveChild, 8,
/*84453*/         OPC_RecordNode, // #7 = $glc
/*84454*/         OPC_MoveParent,
/*84455*/         OPC_MoveChild, 9,
/*84457*/         OPC_RecordNode, // #8 = $slc
/*84458*/         OPC_MoveParent,
/*84459*/         OPC_MoveChild, 10,
/*84461*/         OPC_RecordNode, // #9 = $tfe
/*84462*/         OPC_MoveParent,
/*84463*/         OPC_MoveChild, 11,
/*84465*/         OPC_RecordNode, // #10 = $lwe
/*84466*/         OPC_MoveParent,
/*84467*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84470*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84473*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84476*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84479*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84482*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84485*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84488*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84491*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6134:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84508*/       /*Scope*/ 65, /*->84574*/
/*84509*/         OPC_CheckChild1Type, MVT::v2i32,
/*84511*/         OPC_RecordChild2, // #1 = $rsrc
/*84512*/         OPC_RecordChild3, // #2 = $sampler
/*84513*/         OPC_RecordChild4, // #3 = $dmask
/*84514*/         OPC_RecordChild5, // #4 = $unorm
/*84515*/         OPC_RecordChild6, // #5 = $r128
/*84516*/         OPC_RecordChild7, // #6 = $da
/*84517*/         OPC_MoveChild, 8,
/*84519*/         OPC_RecordNode, // #7 = $glc
/*84520*/         OPC_MoveParent,
/*84521*/         OPC_MoveChild, 9,
/*84523*/         OPC_RecordNode, // #8 = $slc
/*84524*/         OPC_MoveParent,
/*84525*/         OPC_MoveChild, 10,
/*84527*/         OPC_RecordNode, // #9 = $tfe
/*84528*/         OPC_MoveParent,
/*84529*/         OPC_MoveChild, 11,
/*84531*/         OPC_RecordNode, // #10 = $lwe
/*84532*/         OPC_MoveParent,
/*84533*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84536*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84539*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84542*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84545*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84548*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84551*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84554*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84557*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6134:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84574*/       /*Scope*/ 65, /*->84640*/
/*84575*/         OPC_CheckChild1Type, MVT::v4i32,
/*84577*/         OPC_RecordChild2, // #1 = $rsrc
/*84578*/         OPC_RecordChild3, // #2 = $sampler
/*84579*/         OPC_RecordChild4, // #3 = $dmask
/*84580*/         OPC_RecordChild5, // #4 = $unorm
/*84581*/         OPC_RecordChild6, // #5 = $r128
/*84582*/         OPC_RecordChild7, // #6 = $da
/*84583*/         OPC_MoveChild, 8,
/*84585*/         OPC_RecordNode, // #7 = $glc
/*84586*/         OPC_MoveParent,
/*84587*/         OPC_MoveChild, 9,
/*84589*/         OPC_RecordNode, // #8 = $slc
/*84590*/         OPC_MoveParent,
/*84591*/         OPC_MoveChild, 10,
/*84593*/         OPC_RecordNode, // #9 = $tfe
/*84594*/         OPC_MoveParent,
/*84595*/         OPC_MoveChild, 11,
/*84597*/         OPC_RecordNode, // #10 = $lwe
/*84598*/         OPC_MoveParent,
/*84599*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84602*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84605*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84608*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84611*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84614*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84617*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84620*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84623*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6134:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84640*/       /*Scope*/ 65, /*->84706*/
/*84641*/         OPC_CheckChild1Type, MVT::v8i32,
/*84643*/         OPC_RecordChild2, // #1 = $rsrc
/*84644*/         OPC_RecordChild3, // #2 = $sampler
/*84645*/         OPC_RecordChild4, // #3 = $dmask
/*84646*/         OPC_RecordChild5, // #4 = $unorm
/*84647*/         OPC_RecordChild6, // #5 = $r128
/*84648*/         OPC_RecordChild7, // #6 = $da
/*84649*/         OPC_MoveChild, 8,
/*84651*/         OPC_RecordNode, // #7 = $glc
/*84652*/         OPC_MoveParent,
/*84653*/         OPC_MoveChild, 9,
/*84655*/         OPC_RecordNode, // #8 = $slc
/*84656*/         OPC_MoveParent,
/*84657*/         OPC_MoveChild, 10,
/*84659*/         OPC_RecordNode, // #9 = $tfe
/*84660*/         OPC_MoveParent,
/*84661*/         OPC_MoveChild, 11,
/*84663*/         OPC_RecordNode, // #10 = $lwe
/*84664*/         OPC_MoveParent,
/*84665*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84668*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84671*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84674*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84677*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84680*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84683*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84686*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84689*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6134:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84706*/       /*Scope*/ 65, /*->84772*/
/*84707*/         OPC_CheckChild1Type, MVT::v16i32,
/*84709*/         OPC_RecordChild2, // #1 = $rsrc
/*84710*/         OPC_RecordChild3, // #2 = $sampler
/*84711*/         OPC_RecordChild4, // #3 = $dmask
/*84712*/         OPC_RecordChild5, // #4 = $unorm
/*84713*/         OPC_RecordChild6, // #5 = $r128
/*84714*/         OPC_RecordChild7, // #6 = $da
/*84715*/         OPC_MoveChild, 8,
/*84717*/         OPC_RecordNode, // #7 = $glc
/*84718*/         OPC_MoveParent,
/*84719*/         OPC_MoveChild, 9,
/*84721*/         OPC_RecordNode, // #8 = $slc
/*84722*/         OPC_MoveParent,
/*84723*/         OPC_MoveChild, 10,
/*84725*/         OPC_RecordNode, // #9 = $tfe
/*84726*/         OPC_MoveParent,
/*84727*/         OPC_MoveChild, 11,
/*84729*/         OPC_RecordNode, // #10 = $lwe
/*84730*/         OPC_MoveParent,
/*84731*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84734*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84737*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84740*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84743*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84746*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84749*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84752*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84755*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6134:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84772*/       0, /*End of Scope*/
/*84773*/     /*Scope*/ 80|128,2/*336*/, /*->85111*/
/*84775*/       OPC_CheckChild0Integer, 121|128,47/*6137*/, 
/*84778*/       OPC_RecordChild1, // #0 = $addr
/*84779*/       OPC_Scope, 65, /*->84846*/ // 5 children in Scope
/*84781*/         OPC_CheckChild1Type, MVT::i32,
/*84783*/         OPC_RecordChild2, // #1 = $rsrc
/*84784*/         OPC_RecordChild3, // #2 = $sampler
/*84785*/         OPC_RecordChild4, // #3 = $dmask
/*84786*/         OPC_RecordChild5, // #4 = $unorm
/*84787*/         OPC_RecordChild6, // #5 = $r128
/*84788*/         OPC_RecordChild7, // #6 = $da
/*84789*/         OPC_MoveChild, 8,
/*84791*/         OPC_RecordNode, // #7 = $glc
/*84792*/         OPC_MoveParent,
/*84793*/         OPC_MoveChild, 9,
/*84795*/         OPC_RecordNode, // #8 = $slc
/*84796*/         OPC_MoveParent,
/*84797*/         OPC_MoveChild, 10,
/*84799*/         OPC_RecordNode, // #9 = $tfe
/*84800*/         OPC_MoveParent,
/*84801*/         OPC_MoveChild, 11,
/*84803*/         OPC_RecordNode, // #10 = $lwe
/*84804*/         OPC_MoveParent,
/*84805*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84808*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84811*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84814*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84817*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84820*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84823*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84826*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84829*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6137:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84846*/       /*Scope*/ 65, /*->84912*/
/*84847*/         OPC_CheckChild1Type, MVT::v2i32,
/*84849*/         OPC_RecordChild2, // #1 = $rsrc
/*84850*/         OPC_RecordChild3, // #2 = $sampler
/*84851*/         OPC_RecordChild4, // #3 = $dmask
/*84852*/         OPC_RecordChild5, // #4 = $unorm
/*84853*/         OPC_RecordChild6, // #5 = $r128
/*84854*/         OPC_RecordChild7, // #6 = $da
/*84855*/         OPC_MoveChild, 8,
/*84857*/         OPC_RecordNode, // #7 = $glc
/*84858*/         OPC_MoveParent,
/*84859*/         OPC_MoveChild, 9,
/*84861*/         OPC_RecordNode, // #8 = $slc
/*84862*/         OPC_MoveParent,
/*84863*/         OPC_MoveChild, 10,
/*84865*/         OPC_RecordNode, // #9 = $tfe
/*84866*/         OPC_MoveParent,
/*84867*/         OPC_MoveChild, 11,
/*84869*/         OPC_RecordNode, // #10 = $lwe
/*84870*/         OPC_MoveParent,
/*84871*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84874*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84877*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84880*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84883*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84886*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84889*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84892*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84895*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6137:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84912*/       /*Scope*/ 65, /*->84978*/
/*84913*/         OPC_CheckChild1Type, MVT::v4i32,
/*84915*/         OPC_RecordChild2, // #1 = $rsrc
/*84916*/         OPC_RecordChild3, // #2 = $sampler
/*84917*/         OPC_RecordChild4, // #3 = $dmask
/*84918*/         OPC_RecordChild5, // #4 = $unorm
/*84919*/         OPC_RecordChild6, // #5 = $r128
/*84920*/         OPC_RecordChild7, // #6 = $da
/*84921*/         OPC_MoveChild, 8,
/*84923*/         OPC_RecordNode, // #7 = $glc
/*84924*/         OPC_MoveParent,
/*84925*/         OPC_MoveChild, 9,
/*84927*/         OPC_RecordNode, // #8 = $slc
/*84928*/         OPC_MoveParent,
/*84929*/         OPC_MoveChild, 10,
/*84931*/         OPC_RecordNode, // #9 = $tfe
/*84932*/         OPC_MoveParent,
/*84933*/         OPC_MoveChild, 11,
/*84935*/         OPC_RecordNode, // #10 = $lwe
/*84936*/         OPC_MoveParent,
/*84937*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*84940*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*84943*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*84946*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*84949*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*84952*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*84955*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*84958*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*84961*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6137:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*84978*/       /*Scope*/ 65, /*->85044*/
/*84979*/         OPC_CheckChild1Type, MVT::v8i32,
/*84981*/         OPC_RecordChild2, // #1 = $rsrc
/*84982*/         OPC_RecordChild3, // #2 = $sampler
/*84983*/         OPC_RecordChild4, // #3 = $dmask
/*84984*/         OPC_RecordChild5, // #4 = $unorm
/*84985*/         OPC_RecordChild6, // #5 = $r128
/*84986*/         OPC_RecordChild7, // #6 = $da
/*84987*/         OPC_MoveChild, 8,
/*84989*/         OPC_RecordNode, // #7 = $glc
/*84990*/         OPC_MoveParent,
/*84991*/         OPC_MoveChild, 9,
/*84993*/         OPC_RecordNode, // #8 = $slc
/*84994*/         OPC_MoveParent,
/*84995*/         OPC_MoveChild, 10,
/*84997*/         OPC_RecordNode, // #9 = $tfe
/*84998*/         OPC_MoveParent,
/*84999*/         OPC_MoveChild, 11,
/*85001*/         OPC_RecordNode, // #10 = $lwe
/*85002*/         OPC_MoveParent,
/*85003*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85006*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85009*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85012*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85015*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85018*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85021*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85024*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85027*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6137:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85044*/       /*Scope*/ 65, /*->85110*/
/*85045*/         OPC_CheckChild1Type, MVT::v16i32,
/*85047*/         OPC_RecordChild2, // #1 = $rsrc
/*85048*/         OPC_RecordChild3, // #2 = $sampler
/*85049*/         OPC_RecordChild4, // #3 = $dmask
/*85050*/         OPC_RecordChild5, // #4 = $unorm
/*85051*/         OPC_RecordChild6, // #5 = $r128
/*85052*/         OPC_RecordChild7, // #6 = $da
/*85053*/         OPC_MoveChild, 8,
/*85055*/         OPC_RecordNode, // #7 = $glc
/*85056*/         OPC_MoveParent,
/*85057*/         OPC_MoveChild, 9,
/*85059*/         OPC_RecordNode, // #8 = $slc
/*85060*/         OPC_MoveParent,
/*85061*/         OPC_MoveChild, 10,
/*85063*/         OPC_RecordNode, // #9 = $tfe
/*85064*/         OPC_MoveParent,
/*85065*/         OPC_MoveChild, 11,
/*85067*/         OPC_RecordNode, // #10 = $lwe
/*85068*/         OPC_MoveParent,
/*85069*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85072*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85075*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85078*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85081*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85084*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85087*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85090*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85093*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6137:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85110*/       0, /*End of Scope*/
/*85111*/     /*Scope*/ 80|128,2/*336*/, /*->85449*/
/*85113*/       OPC_CheckChild0Integer, 89|128,47/*6105*/, 
/*85116*/       OPC_RecordChild1, // #0 = $addr
/*85117*/       OPC_Scope, 65, /*->85184*/ // 5 children in Scope
/*85119*/         OPC_CheckChild1Type, MVT::i32,
/*85121*/         OPC_RecordChild2, // #1 = $rsrc
/*85122*/         OPC_RecordChild3, // #2 = $sampler
/*85123*/         OPC_RecordChild4, // #3 = $dmask
/*85124*/         OPC_RecordChild5, // #4 = $unorm
/*85125*/         OPC_RecordChild6, // #5 = $r128
/*85126*/         OPC_RecordChild7, // #6 = $da
/*85127*/         OPC_MoveChild, 8,
/*85129*/         OPC_RecordNode, // #7 = $glc
/*85130*/         OPC_MoveParent,
/*85131*/         OPC_MoveChild, 9,
/*85133*/         OPC_RecordNode, // #8 = $slc
/*85134*/         OPC_MoveParent,
/*85135*/         OPC_MoveChild, 10,
/*85137*/         OPC_RecordNode, // #9 = $tfe
/*85138*/         OPC_MoveParent,
/*85139*/         OPC_MoveChild, 11,
/*85141*/         OPC_RecordNode, // #10 = $lwe
/*85142*/         OPC_MoveParent,
/*85143*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85146*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85149*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85152*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85155*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85158*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85161*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85164*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85167*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6105:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85184*/       /*Scope*/ 65, /*->85250*/
/*85185*/         OPC_CheckChild1Type, MVT::v2i32,
/*85187*/         OPC_RecordChild2, // #1 = $rsrc
/*85188*/         OPC_RecordChild3, // #2 = $sampler
/*85189*/         OPC_RecordChild4, // #3 = $dmask
/*85190*/         OPC_RecordChild5, // #4 = $unorm
/*85191*/         OPC_RecordChild6, // #5 = $r128
/*85192*/         OPC_RecordChild7, // #6 = $da
/*85193*/         OPC_MoveChild, 8,
/*85195*/         OPC_RecordNode, // #7 = $glc
/*85196*/         OPC_MoveParent,
/*85197*/         OPC_MoveChild, 9,
/*85199*/         OPC_RecordNode, // #8 = $slc
/*85200*/         OPC_MoveParent,
/*85201*/         OPC_MoveChild, 10,
/*85203*/         OPC_RecordNode, // #9 = $tfe
/*85204*/         OPC_MoveParent,
/*85205*/         OPC_MoveChild, 11,
/*85207*/         OPC_RecordNode, // #10 = $lwe
/*85208*/         OPC_MoveParent,
/*85209*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85212*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85215*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85218*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85221*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85224*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85227*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85230*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85233*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6105:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85250*/       /*Scope*/ 65, /*->85316*/
/*85251*/         OPC_CheckChild1Type, MVT::v4i32,
/*85253*/         OPC_RecordChild2, // #1 = $rsrc
/*85254*/         OPC_RecordChild3, // #2 = $sampler
/*85255*/         OPC_RecordChild4, // #3 = $dmask
/*85256*/         OPC_RecordChild5, // #4 = $unorm
/*85257*/         OPC_RecordChild6, // #5 = $r128
/*85258*/         OPC_RecordChild7, // #6 = $da
/*85259*/         OPC_MoveChild, 8,
/*85261*/         OPC_RecordNode, // #7 = $glc
/*85262*/         OPC_MoveParent,
/*85263*/         OPC_MoveChild, 9,
/*85265*/         OPC_RecordNode, // #8 = $slc
/*85266*/         OPC_MoveParent,
/*85267*/         OPC_MoveChild, 10,
/*85269*/         OPC_RecordNode, // #9 = $tfe
/*85270*/         OPC_MoveParent,
/*85271*/         OPC_MoveChild, 11,
/*85273*/         OPC_RecordNode, // #10 = $lwe
/*85274*/         OPC_MoveParent,
/*85275*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85278*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85281*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85284*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85287*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85290*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85293*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85296*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85299*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6105:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85316*/       /*Scope*/ 65, /*->85382*/
/*85317*/         OPC_CheckChild1Type, MVT::v8i32,
/*85319*/         OPC_RecordChild2, // #1 = $rsrc
/*85320*/         OPC_RecordChild3, // #2 = $sampler
/*85321*/         OPC_RecordChild4, // #3 = $dmask
/*85322*/         OPC_RecordChild5, // #4 = $unorm
/*85323*/         OPC_RecordChild6, // #5 = $r128
/*85324*/         OPC_RecordChild7, // #6 = $da
/*85325*/         OPC_MoveChild, 8,
/*85327*/         OPC_RecordNode, // #7 = $glc
/*85328*/         OPC_MoveParent,
/*85329*/         OPC_MoveChild, 9,
/*85331*/         OPC_RecordNode, // #8 = $slc
/*85332*/         OPC_MoveParent,
/*85333*/         OPC_MoveChild, 10,
/*85335*/         OPC_RecordNode, // #9 = $tfe
/*85336*/         OPC_MoveParent,
/*85337*/         OPC_MoveChild, 11,
/*85339*/         OPC_RecordNode, // #10 = $lwe
/*85340*/         OPC_MoveParent,
/*85341*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85344*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85347*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85350*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85353*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85356*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85359*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85362*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85365*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6105:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85382*/       /*Scope*/ 65, /*->85448*/
/*85383*/         OPC_CheckChild1Type, MVT::v16i32,
/*85385*/         OPC_RecordChild2, // #1 = $rsrc
/*85386*/         OPC_RecordChild3, // #2 = $sampler
/*85387*/         OPC_RecordChild4, // #3 = $dmask
/*85388*/         OPC_RecordChild5, // #4 = $unorm
/*85389*/         OPC_RecordChild6, // #5 = $r128
/*85390*/         OPC_RecordChild7, // #6 = $da
/*85391*/         OPC_MoveChild, 8,
/*85393*/         OPC_RecordNode, // #7 = $glc
/*85394*/         OPC_MoveParent,
/*85395*/         OPC_MoveChild, 9,
/*85397*/         OPC_RecordNode, // #8 = $slc
/*85398*/         OPC_MoveParent,
/*85399*/         OPC_MoveChild, 10,
/*85401*/         OPC_RecordNode, // #9 = $tfe
/*85402*/         OPC_MoveParent,
/*85403*/         OPC_MoveChild, 11,
/*85405*/         OPC_RecordNode, // #10 = $lwe
/*85406*/         OPC_MoveParent,
/*85407*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85410*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85413*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85416*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85419*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85422*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85425*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85428*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85431*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6105:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85448*/       0, /*End of Scope*/
/*85449*/     /*Scope*/ 80|128,2/*336*/, /*->85787*/
/*85451*/       OPC_CheckChild0Integer, 88|128,47/*6104*/, 
/*85454*/       OPC_RecordChild1, // #0 = $addr
/*85455*/       OPC_Scope, 65, /*->85522*/ // 5 children in Scope
/*85457*/         OPC_CheckChild1Type, MVT::i32,
/*85459*/         OPC_RecordChild2, // #1 = $rsrc
/*85460*/         OPC_RecordChild3, // #2 = $sampler
/*85461*/         OPC_RecordChild4, // #3 = $dmask
/*85462*/         OPC_RecordChild5, // #4 = $unorm
/*85463*/         OPC_RecordChild6, // #5 = $r128
/*85464*/         OPC_RecordChild7, // #6 = $da
/*85465*/         OPC_MoveChild, 8,
/*85467*/         OPC_RecordNode, // #7 = $glc
/*85468*/         OPC_MoveParent,
/*85469*/         OPC_MoveChild, 9,
/*85471*/         OPC_RecordNode, // #8 = $slc
/*85472*/         OPC_MoveParent,
/*85473*/         OPC_MoveChild, 10,
/*85475*/         OPC_RecordNode, // #9 = $tfe
/*85476*/         OPC_MoveParent,
/*85477*/         OPC_MoveChild, 11,
/*85479*/         OPC_RecordNode, // #10 = $lwe
/*85480*/         OPC_MoveParent,
/*85481*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85484*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85487*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85490*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85493*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85496*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85499*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85502*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85505*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6104:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85522*/       /*Scope*/ 65, /*->85588*/
/*85523*/         OPC_CheckChild1Type, MVT::v2i32,
/*85525*/         OPC_RecordChild2, // #1 = $rsrc
/*85526*/         OPC_RecordChild3, // #2 = $sampler
/*85527*/         OPC_RecordChild4, // #3 = $dmask
/*85528*/         OPC_RecordChild5, // #4 = $unorm
/*85529*/         OPC_RecordChild6, // #5 = $r128
/*85530*/         OPC_RecordChild7, // #6 = $da
/*85531*/         OPC_MoveChild, 8,
/*85533*/         OPC_RecordNode, // #7 = $glc
/*85534*/         OPC_MoveParent,
/*85535*/         OPC_MoveChild, 9,
/*85537*/         OPC_RecordNode, // #8 = $slc
/*85538*/         OPC_MoveParent,
/*85539*/         OPC_MoveChild, 10,
/*85541*/         OPC_RecordNode, // #9 = $tfe
/*85542*/         OPC_MoveParent,
/*85543*/         OPC_MoveChild, 11,
/*85545*/         OPC_RecordNode, // #10 = $lwe
/*85546*/         OPC_MoveParent,
/*85547*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85550*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85553*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85556*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85559*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85562*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85565*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85568*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85571*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6104:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85588*/       /*Scope*/ 65, /*->85654*/
/*85589*/         OPC_CheckChild1Type, MVT::v4i32,
/*85591*/         OPC_RecordChild2, // #1 = $rsrc
/*85592*/         OPC_RecordChild3, // #2 = $sampler
/*85593*/         OPC_RecordChild4, // #3 = $dmask
/*85594*/         OPC_RecordChild5, // #4 = $unorm
/*85595*/         OPC_RecordChild6, // #5 = $r128
/*85596*/         OPC_RecordChild7, // #6 = $da
/*85597*/         OPC_MoveChild, 8,
/*85599*/         OPC_RecordNode, // #7 = $glc
/*85600*/         OPC_MoveParent,
/*85601*/         OPC_MoveChild, 9,
/*85603*/         OPC_RecordNode, // #8 = $slc
/*85604*/         OPC_MoveParent,
/*85605*/         OPC_MoveChild, 10,
/*85607*/         OPC_RecordNode, // #9 = $tfe
/*85608*/         OPC_MoveParent,
/*85609*/         OPC_MoveChild, 11,
/*85611*/         OPC_RecordNode, // #10 = $lwe
/*85612*/         OPC_MoveParent,
/*85613*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85616*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85619*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85622*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85625*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85628*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85631*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85634*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85637*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6104:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85654*/       /*Scope*/ 65, /*->85720*/
/*85655*/         OPC_CheckChild1Type, MVT::v8i32,
/*85657*/         OPC_RecordChild2, // #1 = $rsrc
/*85658*/         OPC_RecordChild3, // #2 = $sampler
/*85659*/         OPC_RecordChild4, // #3 = $dmask
/*85660*/         OPC_RecordChild5, // #4 = $unorm
/*85661*/         OPC_RecordChild6, // #5 = $r128
/*85662*/         OPC_RecordChild7, // #6 = $da
/*85663*/         OPC_MoveChild, 8,
/*85665*/         OPC_RecordNode, // #7 = $glc
/*85666*/         OPC_MoveParent,
/*85667*/         OPC_MoveChild, 9,
/*85669*/         OPC_RecordNode, // #8 = $slc
/*85670*/         OPC_MoveParent,
/*85671*/         OPC_MoveChild, 10,
/*85673*/         OPC_RecordNode, // #9 = $tfe
/*85674*/         OPC_MoveParent,
/*85675*/         OPC_MoveChild, 11,
/*85677*/         OPC_RecordNode, // #10 = $lwe
/*85678*/         OPC_MoveParent,
/*85679*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85682*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85685*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85688*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85691*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85694*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85697*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85700*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85703*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6104:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85720*/       /*Scope*/ 65, /*->85786*/
/*85721*/         OPC_CheckChild1Type, MVT::v16i32,
/*85723*/         OPC_RecordChild2, // #1 = $rsrc
/*85724*/         OPC_RecordChild3, // #2 = $sampler
/*85725*/         OPC_RecordChild4, // #3 = $dmask
/*85726*/         OPC_RecordChild5, // #4 = $unorm
/*85727*/         OPC_RecordChild6, // #5 = $r128
/*85728*/         OPC_RecordChild7, // #6 = $da
/*85729*/         OPC_MoveChild, 8,
/*85731*/         OPC_RecordNode, // #7 = $glc
/*85732*/         OPC_MoveParent,
/*85733*/         OPC_MoveChild, 9,
/*85735*/         OPC_RecordNode, // #8 = $slc
/*85736*/         OPC_MoveParent,
/*85737*/         OPC_MoveChild, 10,
/*85739*/         OPC_RecordNode, // #9 = $tfe
/*85740*/         OPC_MoveParent,
/*85741*/         OPC_MoveChild, 11,
/*85743*/         OPC_RecordNode, // #10 = $lwe
/*85744*/         OPC_MoveParent,
/*85745*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85748*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85751*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85754*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85757*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85760*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85763*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85766*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85769*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6104:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85786*/       0, /*End of Scope*/
/*85787*/     /*Scope*/ 80|128,2/*336*/, /*->86125*/
/*85789*/       OPC_CheckChild0Integer, 123|128,47/*6139*/, 
/*85792*/       OPC_RecordChild1, // #0 = $addr
/*85793*/       OPC_Scope, 65, /*->85860*/ // 5 children in Scope
/*85795*/         OPC_CheckChild1Type, MVT::i32,
/*85797*/         OPC_RecordChild2, // #1 = $rsrc
/*85798*/         OPC_RecordChild3, // #2 = $sampler
/*85799*/         OPC_RecordChild4, // #3 = $dmask
/*85800*/         OPC_RecordChild5, // #4 = $unorm
/*85801*/         OPC_RecordChild6, // #5 = $r128
/*85802*/         OPC_RecordChild7, // #6 = $da
/*85803*/         OPC_MoveChild, 8,
/*85805*/         OPC_RecordNode, // #7 = $glc
/*85806*/         OPC_MoveParent,
/*85807*/         OPC_MoveChild, 9,
/*85809*/         OPC_RecordNode, // #8 = $slc
/*85810*/         OPC_MoveParent,
/*85811*/         OPC_MoveChild, 10,
/*85813*/         OPC_RecordNode, // #9 = $tfe
/*85814*/         OPC_MoveParent,
/*85815*/         OPC_MoveChild, 11,
/*85817*/         OPC_RecordNode, // #10 = $lwe
/*85818*/         OPC_MoveParent,
/*85819*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85822*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85825*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85828*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85831*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85834*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85837*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85840*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85843*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6139:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85860*/       /*Scope*/ 65, /*->85926*/
/*85861*/         OPC_CheckChild1Type, MVT::v2i32,
/*85863*/         OPC_RecordChild2, // #1 = $rsrc
/*85864*/         OPC_RecordChild3, // #2 = $sampler
/*85865*/         OPC_RecordChild4, // #3 = $dmask
/*85866*/         OPC_RecordChild5, // #4 = $unorm
/*85867*/         OPC_RecordChild6, // #5 = $r128
/*85868*/         OPC_RecordChild7, // #6 = $da
/*85869*/         OPC_MoveChild, 8,
/*85871*/         OPC_RecordNode, // #7 = $glc
/*85872*/         OPC_MoveParent,
/*85873*/         OPC_MoveChild, 9,
/*85875*/         OPC_RecordNode, // #8 = $slc
/*85876*/         OPC_MoveParent,
/*85877*/         OPC_MoveChild, 10,
/*85879*/         OPC_RecordNode, // #9 = $tfe
/*85880*/         OPC_MoveParent,
/*85881*/         OPC_MoveChild, 11,
/*85883*/         OPC_RecordNode, // #10 = $lwe
/*85884*/         OPC_MoveParent,
/*85885*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85888*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85891*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85894*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85897*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85900*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85903*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85906*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85909*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6139:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85926*/       /*Scope*/ 65, /*->85992*/
/*85927*/         OPC_CheckChild1Type, MVT::v4i32,
/*85929*/         OPC_RecordChild2, // #1 = $rsrc
/*85930*/         OPC_RecordChild3, // #2 = $sampler
/*85931*/         OPC_RecordChild4, // #3 = $dmask
/*85932*/         OPC_RecordChild5, // #4 = $unorm
/*85933*/         OPC_RecordChild6, // #5 = $r128
/*85934*/         OPC_RecordChild7, // #6 = $da
/*85935*/         OPC_MoveChild, 8,
/*85937*/         OPC_RecordNode, // #7 = $glc
/*85938*/         OPC_MoveParent,
/*85939*/         OPC_MoveChild, 9,
/*85941*/         OPC_RecordNode, // #8 = $slc
/*85942*/         OPC_MoveParent,
/*85943*/         OPC_MoveChild, 10,
/*85945*/         OPC_RecordNode, // #9 = $tfe
/*85946*/         OPC_MoveParent,
/*85947*/         OPC_MoveChild, 11,
/*85949*/         OPC_RecordNode, // #10 = $lwe
/*85950*/         OPC_MoveParent,
/*85951*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*85954*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*85957*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*85960*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*85963*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*85966*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*85969*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*85972*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*85975*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6139:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*85992*/       /*Scope*/ 65, /*->86058*/
/*85993*/         OPC_CheckChild1Type, MVT::v8i32,
/*85995*/         OPC_RecordChild2, // #1 = $rsrc
/*85996*/         OPC_RecordChild3, // #2 = $sampler
/*85997*/         OPC_RecordChild4, // #3 = $dmask
/*85998*/         OPC_RecordChild5, // #4 = $unorm
/*85999*/         OPC_RecordChild6, // #5 = $r128
/*86000*/         OPC_RecordChild7, // #6 = $da
/*86001*/         OPC_MoveChild, 8,
/*86003*/         OPC_RecordNode, // #7 = $glc
/*86004*/         OPC_MoveParent,
/*86005*/         OPC_MoveChild, 9,
/*86007*/         OPC_RecordNode, // #8 = $slc
/*86008*/         OPC_MoveParent,
/*86009*/         OPC_MoveChild, 10,
/*86011*/         OPC_RecordNode, // #9 = $tfe
/*86012*/         OPC_MoveParent,
/*86013*/         OPC_MoveChild, 11,
/*86015*/         OPC_RecordNode, // #10 = $lwe
/*86016*/         OPC_MoveParent,
/*86017*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86020*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86023*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86026*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86029*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86032*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86035*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86038*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86041*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6139:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86058*/       /*Scope*/ 65, /*->86124*/
/*86059*/         OPC_CheckChild1Type, MVT::v16i32,
/*86061*/         OPC_RecordChild2, // #1 = $rsrc
/*86062*/         OPC_RecordChild3, // #2 = $sampler
/*86063*/         OPC_RecordChild4, // #3 = $dmask
/*86064*/         OPC_RecordChild5, // #4 = $unorm
/*86065*/         OPC_RecordChild6, // #5 = $r128
/*86066*/         OPC_RecordChild7, // #6 = $da
/*86067*/         OPC_MoveChild, 8,
/*86069*/         OPC_RecordNode, // #7 = $glc
/*86070*/         OPC_MoveParent,
/*86071*/         OPC_MoveChild, 9,
/*86073*/         OPC_RecordNode, // #8 = $slc
/*86074*/         OPC_MoveParent,
/*86075*/         OPC_MoveChild, 10,
/*86077*/         OPC_RecordNode, // #9 = $tfe
/*86078*/         OPC_MoveParent,
/*86079*/         OPC_MoveChild, 11,
/*86081*/         OPC_RecordNode, // #10 = $lwe
/*86082*/         OPC_MoveParent,
/*86083*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86086*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86089*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86092*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86095*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86098*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86101*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86104*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86107*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6139:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86124*/       0, /*End of Scope*/
/*86125*/     /*Scope*/ 80|128,2/*336*/, /*->86463*/
/*86127*/       OPC_CheckChild0Integer, 113|128,47/*6129*/, 
/*86130*/       OPC_RecordChild1, // #0 = $addr
/*86131*/       OPC_Scope, 65, /*->86198*/ // 5 children in Scope
/*86133*/         OPC_CheckChild1Type, MVT::i32,
/*86135*/         OPC_RecordChild2, // #1 = $rsrc
/*86136*/         OPC_RecordChild3, // #2 = $sampler
/*86137*/         OPC_RecordChild4, // #3 = $dmask
/*86138*/         OPC_RecordChild5, // #4 = $unorm
/*86139*/         OPC_RecordChild6, // #5 = $r128
/*86140*/         OPC_RecordChild7, // #6 = $da
/*86141*/         OPC_MoveChild, 8,
/*86143*/         OPC_RecordNode, // #7 = $glc
/*86144*/         OPC_MoveParent,
/*86145*/         OPC_MoveChild, 9,
/*86147*/         OPC_RecordNode, // #8 = $slc
/*86148*/         OPC_MoveParent,
/*86149*/         OPC_MoveChild, 10,
/*86151*/         OPC_RecordNode, // #9 = $tfe
/*86152*/         OPC_MoveParent,
/*86153*/         OPC_MoveChild, 11,
/*86155*/         OPC_RecordNode, // #10 = $lwe
/*86156*/         OPC_MoveParent,
/*86157*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86160*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86163*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86166*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86169*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86172*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86175*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86178*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86181*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6129:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86198*/       /*Scope*/ 65, /*->86264*/
/*86199*/         OPC_CheckChild1Type, MVT::v2i32,
/*86201*/         OPC_RecordChild2, // #1 = $rsrc
/*86202*/         OPC_RecordChild3, // #2 = $sampler
/*86203*/         OPC_RecordChild4, // #3 = $dmask
/*86204*/         OPC_RecordChild5, // #4 = $unorm
/*86205*/         OPC_RecordChild6, // #5 = $r128
/*86206*/         OPC_RecordChild7, // #6 = $da
/*86207*/         OPC_MoveChild, 8,
/*86209*/         OPC_RecordNode, // #7 = $glc
/*86210*/         OPC_MoveParent,
/*86211*/         OPC_MoveChild, 9,
/*86213*/         OPC_RecordNode, // #8 = $slc
/*86214*/         OPC_MoveParent,
/*86215*/         OPC_MoveChild, 10,
/*86217*/         OPC_RecordNode, // #9 = $tfe
/*86218*/         OPC_MoveParent,
/*86219*/         OPC_MoveChild, 11,
/*86221*/         OPC_RecordNode, // #10 = $lwe
/*86222*/         OPC_MoveParent,
/*86223*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86226*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86229*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86232*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86235*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86238*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86241*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86244*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86247*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6129:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86264*/       /*Scope*/ 65, /*->86330*/
/*86265*/         OPC_CheckChild1Type, MVT::v4i32,
/*86267*/         OPC_RecordChild2, // #1 = $rsrc
/*86268*/         OPC_RecordChild3, // #2 = $sampler
/*86269*/         OPC_RecordChild4, // #3 = $dmask
/*86270*/         OPC_RecordChild5, // #4 = $unorm
/*86271*/         OPC_RecordChild6, // #5 = $r128
/*86272*/         OPC_RecordChild7, // #6 = $da
/*86273*/         OPC_MoveChild, 8,
/*86275*/         OPC_RecordNode, // #7 = $glc
/*86276*/         OPC_MoveParent,
/*86277*/         OPC_MoveChild, 9,
/*86279*/         OPC_RecordNode, // #8 = $slc
/*86280*/         OPC_MoveParent,
/*86281*/         OPC_MoveChild, 10,
/*86283*/         OPC_RecordNode, // #9 = $tfe
/*86284*/         OPC_MoveParent,
/*86285*/         OPC_MoveChild, 11,
/*86287*/         OPC_RecordNode, // #10 = $lwe
/*86288*/         OPC_MoveParent,
/*86289*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86292*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86295*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86298*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86301*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86304*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86307*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86310*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86313*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6129:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86330*/       /*Scope*/ 65, /*->86396*/
/*86331*/         OPC_CheckChild1Type, MVT::v8i32,
/*86333*/         OPC_RecordChild2, // #1 = $rsrc
/*86334*/         OPC_RecordChild3, // #2 = $sampler
/*86335*/         OPC_RecordChild4, // #3 = $dmask
/*86336*/         OPC_RecordChild5, // #4 = $unorm
/*86337*/         OPC_RecordChild6, // #5 = $r128
/*86338*/         OPC_RecordChild7, // #6 = $da
/*86339*/         OPC_MoveChild, 8,
/*86341*/         OPC_RecordNode, // #7 = $glc
/*86342*/         OPC_MoveParent,
/*86343*/         OPC_MoveChild, 9,
/*86345*/         OPC_RecordNode, // #8 = $slc
/*86346*/         OPC_MoveParent,
/*86347*/         OPC_MoveChild, 10,
/*86349*/         OPC_RecordNode, // #9 = $tfe
/*86350*/         OPC_MoveParent,
/*86351*/         OPC_MoveChild, 11,
/*86353*/         OPC_RecordNode, // #10 = $lwe
/*86354*/         OPC_MoveParent,
/*86355*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86358*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86361*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86364*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86367*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86370*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86373*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86376*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86379*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6129:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86396*/       /*Scope*/ 65, /*->86462*/
/*86397*/         OPC_CheckChild1Type, MVT::v16i32,
/*86399*/         OPC_RecordChild2, // #1 = $rsrc
/*86400*/         OPC_RecordChild3, // #2 = $sampler
/*86401*/         OPC_RecordChild4, // #3 = $dmask
/*86402*/         OPC_RecordChild5, // #4 = $unorm
/*86403*/         OPC_RecordChild6, // #5 = $r128
/*86404*/         OPC_RecordChild7, // #6 = $da
/*86405*/         OPC_MoveChild, 8,
/*86407*/         OPC_RecordNode, // #7 = $glc
/*86408*/         OPC_MoveParent,
/*86409*/         OPC_MoveChild, 9,
/*86411*/         OPC_RecordNode, // #8 = $slc
/*86412*/         OPC_MoveParent,
/*86413*/         OPC_MoveChild, 10,
/*86415*/         OPC_RecordNode, // #9 = $tfe
/*86416*/         OPC_MoveParent,
/*86417*/         OPC_MoveChild, 11,
/*86419*/         OPC_RecordNode, // #10 = $lwe
/*86420*/         OPC_MoveParent,
/*86421*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86424*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86427*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86430*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86433*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86436*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86439*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86442*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86445*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6129:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86462*/       0, /*End of Scope*/
/*86463*/     /*Scope*/ 80|128,2/*336*/, /*->86801*/
/*86465*/       OPC_CheckChild0Integer, 112|128,47/*6128*/, 
/*86468*/       OPC_RecordChild1, // #0 = $addr
/*86469*/       OPC_Scope, 65, /*->86536*/ // 5 children in Scope
/*86471*/         OPC_CheckChild1Type, MVT::i32,
/*86473*/         OPC_RecordChild2, // #1 = $rsrc
/*86474*/         OPC_RecordChild3, // #2 = $sampler
/*86475*/         OPC_RecordChild4, // #3 = $dmask
/*86476*/         OPC_RecordChild5, // #4 = $unorm
/*86477*/         OPC_RecordChild6, // #5 = $r128
/*86478*/         OPC_RecordChild7, // #6 = $da
/*86479*/         OPC_MoveChild, 8,
/*86481*/         OPC_RecordNode, // #7 = $glc
/*86482*/         OPC_MoveParent,
/*86483*/         OPC_MoveChild, 9,
/*86485*/         OPC_RecordNode, // #8 = $slc
/*86486*/         OPC_MoveParent,
/*86487*/         OPC_MoveChild, 10,
/*86489*/         OPC_RecordNode, // #9 = $tfe
/*86490*/         OPC_MoveParent,
/*86491*/         OPC_MoveChild, 11,
/*86493*/         OPC_RecordNode, // #10 = $lwe
/*86494*/         OPC_MoveParent,
/*86495*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86498*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86501*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86504*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86507*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86510*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86513*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86516*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86519*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6128:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86536*/       /*Scope*/ 65, /*->86602*/
/*86537*/         OPC_CheckChild1Type, MVT::v2i32,
/*86539*/         OPC_RecordChild2, // #1 = $rsrc
/*86540*/         OPC_RecordChild3, // #2 = $sampler
/*86541*/         OPC_RecordChild4, // #3 = $dmask
/*86542*/         OPC_RecordChild5, // #4 = $unorm
/*86543*/         OPC_RecordChild6, // #5 = $r128
/*86544*/         OPC_RecordChild7, // #6 = $da
/*86545*/         OPC_MoveChild, 8,
/*86547*/         OPC_RecordNode, // #7 = $glc
/*86548*/         OPC_MoveParent,
/*86549*/         OPC_MoveChild, 9,
/*86551*/         OPC_RecordNode, // #8 = $slc
/*86552*/         OPC_MoveParent,
/*86553*/         OPC_MoveChild, 10,
/*86555*/         OPC_RecordNode, // #9 = $tfe
/*86556*/         OPC_MoveParent,
/*86557*/         OPC_MoveChild, 11,
/*86559*/         OPC_RecordNode, // #10 = $lwe
/*86560*/         OPC_MoveParent,
/*86561*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86564*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86567*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86570*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86573*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86576*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86579*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86582*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86585*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6128:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86602*/       /*Scope*/ 65, /*->86668*/
/*86603*/         OPC_CheckChild1Type, MVT::v4i32,
/*86605*/         OPC_RecordChild2, // #1 = $rsrc
/*86606*/         OPC_RecordChild3, // #2 = $sampler
/*86607*/         OPC_RecordChild4, // #3 = $dmask
/*86608*/         OPC_RecordChild5, // #4 = $unorm
/*86609*/         OPC_RecordChild6, // #5 = $r128
/*86610*/         OPC_RecordChild7, // #6 = $da
/*86611*/         OPC_MoveChild, 8,
/*86613*/         OPC_RecordNode, // #7 = $glc
/*86614*/         OPC_MoveParent,
/*86615*/         OPC_MoveChild, 9,
/*86617*/         OPC_RecordNode, // #8 = $slc
/*86618*/         OPC_MoveParent,
/*86619*/         OPC_MoveChild, 10,
/*86621*/         OPC_RecordNode, // #9 = $tfe
/*86622*/         OPC_MoveParent,
/*86623*/         OPC_MoveChild, 11,
/*86625*/         OPC_RecordNode, // #10 = $lwe
/*86626*/         OPC_MoveParent,
/*86627*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86630*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86633*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86636*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86639*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86642*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86645*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86648*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86651*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6128:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86668*/       /*Scope*/ 65, /*->86734*/
/*86669*/         OPC_CheckChild1Type, MVT::v8i32,
/*86671*/         OPC_RecordChild2, // #1 = $rsrc
/*86672*/         OPC_RecordChild3, // #2 = $sampler
/*86673*/         OPC_RecordChild4, // #3 = $dmask
/*86674*/         OPC_RecordChild5, // #4 = $unorm
/*86675*/         OPC_RecordChild6, // #5 = $r128
/*86676*/         OPC_RecordChild7, // #6 = $da
/*86677*/         OPC_MoveChild, 8,
/*86679*/         OPC_RecordNode, // #7 = $glc
/*86680*/         OPC_MoveParent,
/*86681*/         OPC_MoveChild, 9,
/*86683*/         OPC_RecordNode, // #8 = $slc
/*86684*/         OPC_MoveParent,
/*86685*/         OPC_MoveChild, 10,
/*86687*/         OPC_RecordNode, // #9 = $tfe
/*86688*/         OPC_MoveParent,
/*86689*/         OPC_MoveChild, 11,
/*86691*/         OPC_RecordNode, // #10 = $lwe
/*86692*/         OPC_MoveParent,
/*86693*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86696*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86699*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86702*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86705*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86708*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86711*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86714*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86717*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6128:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86734*/       /*Scope*/ 65, /*->86800*/
/*86735*/         OPC_CheckChild1Type, MVT::v16i32,
/*86737*/         OPC_RecordChild2, // #1 = $rsrc
/*86738*/         OPC_RecordChild3, // #2 = $sampler
/*86739*/         OPC_RecordChild4, // #3 = $dmask
/*86740*/         OPC_RecordChild5, // #4 = $unorm
/*86741*/         OPC_RecordChild6, // #5 = $r128
/*86742*/         OPC_RecordChild7, // #6 = $da
/*86743*/         OPC_MoveChild, 8,
/*86745*/         OPC_RecordNode, // #7 = $glc
/*86746*/         OPC_MoveParent,
/*86747*/         OPC_MoveChild, 9,
/*86749*/         OPC_RecordNode, // #8 = $slc
/*86750*/         OPC_MoveParent,
/*86751*/         OPC_MoveChild, 10,
/*86753*/         OPC_RecordNode, // #9 = $tfe
/*86754*/         OPC_MoveParent,
/*86755*/         OPC_MoveChild, 11,
/*86757*/         OPC_RecordNode, // #10 = $lwe
/*86758*/         OPC_MoveParent,
/*86759*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86762*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86765*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86768*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86771*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86774*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86777*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86780*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86783*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6128:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86800*/       0, /*End of Scope*/
/*86801*/     /*Scope*/ 80|128,2/*336*/, /*->87139*/
/*86803*/       OPC_CheckChild0Integer, 109|128,47/*6125*/, 
/*86806*/       OPC_RecordChild1, // #0 = $addr
/*86807*/       OPC_Scope, 65, /*->86874*/ // 5 children in Scope
/*86809*/         OPC_CheckChild1Type, MVT::i32,
/*86811*/         OPC_RecordChild2, // #1 = $rsrc
/*86812*/         OPC_RecordChild3, // #2 = $sampler
/*86813*/         OPC_RecordChild4, // #3 = $dmask
/*86814*/         OPC_RecordChild5, // #4 = $unorm
/*86815*/         OPC_RecordChild6, // #5 = $r128
/*86816*/         OPC_RecordChild7, // #6 = $da
/*86817*/         OPC_MoveChild, 8,
/*86819*/         OPC_RecordNode, // #7 = $glc
/*86820*/         OPC_MoveParent,
/*86821*/         OPC_MoveChild, 9,
/*86823*/         OPC_RecordNode, // #8 = $slc
/*86824*/         OPC_MoveParent,
/*86825*/         OPC_MoveChild, 10,
/*86827*/         OPC_RecordNode, // #9 = $tfe
/*86828*/         OPC_MoveParent,
/*86829*/         OPC_MoveChild, 11,
/*86831*/         OPC_RecordNode, // #10 = $lwe
/*86832*/         OPC_MoveParent,
/*86833*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86836*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86839*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86842*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86845*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86848*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86851*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86854*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86857*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6125:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86874*/       /*Scope*/ 65, /*->86940*/
/*86875*/         OPC_CheckChild1Type, MVT::v2i32,
/*86877*/         OPC_RecordChild2, // #1 = $rsrc
/*86878*/         OPC_RecordChild3, // #2 = $sampler
/*86879*/         OPC_RecordChild4, // #3 = $dmask
/*86880*/         OPC_RecordChild5, // #4 = $unorm
/*86881*/         OPC_RecordChild6, // #5 = $r128
/*86882*/         OPC_RecordChild7, // #6 = $da
/*86883*/         OPC_MoveChild, 8,
/*86885*/         OPC_RecordNode, // #7 = $glc
/*86886*/         OPC_MoveParent,
/*86887*/         OPC_MoveChild, 9,
/*86889*/         OPC_RecordNode, // #8 = $slc
/*86890*/         OPC_MoveParent,
/*86891*/         OPC_MoveChild, 10,
/*86893*/         OPC_RecordNode, // #9 = $tfe
/*86894*/         OPC_MoveParent,
/*86895*/         OPC_MoveChild, 11,
/*86897*/         OPC_RecordNode, // #10 = $lwe
/*86898*/         OPC_MoveParent,
/*86899*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86902*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86905*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86908*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86911*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86914*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86917*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86920*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86923*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6125:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*86940*/       /*Scope*/ 65, /*->87006*/
/*86941*/         OPC_CheckChild1Type, MVT::v4i32,
/*86943*/         OPC_RecordChild2, // #1 = $rsrc
/*86944*/         OPC_RecordChild3, // #2 = $sampler
/*86945*/         OPC_RecordChild4, // #3 = $dmask
/*86946*/         OPC_RecordChild5, // #4 = $unorm
/*86947*/         OPC_RecordChild6, // #5 = $r128
/*86948*/         OPC_RecordChild7, // #6 = $da
/*86949*/         OPC_MoveChild, 8,
/*86951*/         OPC_RecordNode, // #7 = $glc
/*86952*/         OPC_MoveParent,
/*86953*/         OPC_MoveChild, 9,
/*86955*/         OPC_RecordNode, // #8 = $slc
/*86956*/         OPC_MoveParent,
/*86957*/         OPC_MoveChild, 10,
/*86959*/         OPC_RecordNode, // #9 = $tfe
/*86960*/         OPC_MoveParent,
/*86961*/         OPC_MoveChild, 11,
/*86963*/         OPC_RecordNode, // #10 = $lwe
/*86964*/         OPC_MoveParent,
/*86965*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*86968*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*86971*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*86974*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*86977*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*86980*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*86983*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*86986*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*86989*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6125:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87006*/       /*Scope*/ 65, /*->87072*/
/*87007*/         OPC_CheckChild1Type, MVT::v8i32,
/*87009*/         OPC_RecordChild2, // #1 = $rsrc
/*87010*/         OPC_RecordChild3, // #2 = $sampler
/*87011*/         OPC_RecordChild4, // #3 = $dmask
/*87012*/         OPC_RecordChild5, // #4 = $unorm
/*87013*/         OPC_RecordChild6, // #5 = $r128
/*87014*/         OPC_RecordChild7, // #6 = $da
/*87015*/         OPC_MoveChild, 8,
/*87017*/         OPC_RecordNode, // #7 = $glc
/*87018*/         OPC_MoveParent,
/*87019*/         OPC_MoveChild, 9,
/*87021*/         OPC_RecordNode, // #8 = $slc
/*87022*/         OPC_MoveParent,
/*87023*/         OPC_MoveChild, 10,
/*87025*/         OPC_RecordNode, // #9 = $tfe
/*87026*/         OPC_MoveParent,
/*87027*/         OPC_MoveChild, 11,
/*87029*/         OPC_RecordNode, // #10 = $lwe
/*87030*/         OPC_MoveParent,
/*87031*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87034*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87037*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87040*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87043*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87046*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87049*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87052*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87055*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6125:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87072*/       /*Scope*/ 65, /*->87138*/
/*87073*/         OPC_CheckChild1Type, MVT::v16i32,
/*87075*/         OPC_RecordChild2, // #1 = $rsrc
/*87076*/         OPC_RecordChild3, // #2 = $sampler
/*87077*/         OPC_RecordChild4, // #3 = $dmask
/*87078*/         OPC_RecordChild5, // #4 = $unorm
/*87079*/         OPC_RecordChild6, // #5 = $r128
/*87080*/         OPC_RecordChild7, // #6 = $da
/*87081*/         OPC_MoveChild, 8,
/*87083*/         OPC_RecordNode, // #7 = $glc
/*87084*/         OPC_MoveParent,
/*87085*/         OPC_MoveChild, 9,
/*87087*/         OPC_RecordNode, // #8 = $slc
/*87088*/         OPC_MoveParent,
/*87089*/         OPC_MoveChild, 10,
/*87091*/         OPC_RecordNode, // #9 = $tfe
/*87092*/         OPC_MoveParent,
/*87093*/         OPC_MoveChild, 11,
/*87095*/         OPC_RecordNode, // #10 = $lwe
/*87096*/         OPC_MoveParent,
/*87097*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87100*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87103*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87106*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87109*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87112*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87115*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87118*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87121*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6125:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87138*/       0, /*End of Scope*/
/*87139*/     /*Scope*/ 80|128,2/*336*/, /*->87477*/
/*87141*/       OPC_CheckChild0Integer, 100|128,47/*6116*/, 
/*87144*/       OPC_RecordChild1, // #0 = $addr
/*87145*/       OPC_Scope, 65, /*->87212*/ // 5 children in Scope
/*87147*/         OPC_CheckChild1Type, MVT::i32,
/*87149*/         OPC_RecordChild2, // #1 = $rsrc
/*87150*/         OPC_RecordChild3, // #2 = $sampler
/*87151*/         OPC_RecordChild4, // #3 = $dmask
/*87152*/         OPC_RecordChild5, // #4 = $unorm
/*87153*/         OPC_RecordChild6, // #5 = $r128
/*87154*/         OPC_RecordChild7, // #6 = $da
/*87155*/         OPC_MoveChild, 8,
/*87157*/         OPC_RecordNode, // #7 = $glc
/*87158*/         OPC_MoveParent,
/*87159*/         OPC_MoveChild, 9,
/*87161*/         OPC_RecordNode, // #8 = $slc
/*87162*/         OPC_MoveParent,
/*87163*/         OPC_MoveChild, 10,
/*87165*/         OPC_RecordNode, // #9 = $tfe
/*87166*/         OPC_MoveParent,
/*87167*/         OPC_MoveChild, 11,
/*87169*/         OPC_RecordNode, // #10 = $lwe
/*87170*/         OPC_MoveParent,
/*87171*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87174*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87177*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87180*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87183*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87186*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87189*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87192*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87195*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6116:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87212*/       /*Scope*/ 65, /*->87278*/
/*87213*/         OPC_CheckChild1Type, MVT::v2i32,
/*87215*/         OPC_RecordChild2, // #1 = $rsrc
/*87216*/         OPC_RecordChild3, // #2 = $sampler
/*87217*/         OPC_RecordChild4, // #3 = $dmask
/*87218*/         OPC_RecordChild5, // #4 = $unorm
/*87219*/         OPC_RecordChild6, // #5 = $r128
/*87220*/         OPC_RecordChild7, // #6 = $da
/*87221*/         OPC_MoveChild, 8,
/*87223*/         OPC_RecordNode, // #7 = $glc
/*87224*/         OPC_MoveParent,
/*87225*/         OPC_MoveChild, 9,
/*87227*/         OPC_RecordNode, // #8 = $slc
/*87228*/         OPC_MoveParent,
/*87229*/         OPC_MoveChild, 10,
/*87231*/         OPC_RecordNode, // #9 = $tfe
/*87232*/         OPC_MoveParent,
/*87233*/         OPC_MoveChild, 11,
/*87235*/         OPC_RecordNode, // #10 = $lwe
/*87236*/         OPC_MoveParent,
/*87237*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87240*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87243*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87246*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87249*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87252*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87255*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87258*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87261*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6116:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87278*/       /*Scope*/ 65, /*->87344*/
/*87279*/         OPC_CheckChild1Type, MVT::v4i32,
/*87281*/         OPC_RecordChild2, // #1 = $rsrc
/*87282*/         OPC_RecordChild3, // #2 = $sampler
/*87283*/         OPC_RecordChild4, // #3 = $dmask
/*87284*/         OPC_RecordChild5, // #4 = $unorm
/*87285*/         OPC_RecordChild6, // #5 = $r128
/*87286*/         OPC_RecordChild7, // #6 = $da
/*87287*/         OPC_MoveChild, 8,
/*87289*/         OPC_RecordNode, // #7 = $glc
/*87290*/         OPC_MoveParent,
/*87291*/         OPC_MoveChild, 9,
/*87293*/         OPC_RecordNode, // #8 = $slc
/*87294*/         OPC_MoveParent,
/*87295*/         OPC_MoveChild, 10,
/*87297*/         OPC_RecordNode, // #9 = $tfe
/*87298*/         OPC_MoveParent,
/*87299*/         OPC_MoveChild, 11,
/*87301*/         OPC_RecordNode, // #10 = $lwe
/*87302*/         OPC_MoveParent,
/*87303*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87306*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87309*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87312*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87315*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87318*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87321*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87324*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87327*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6116:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87344*/       /*Scope*/ 65, /*->87410*/
/*87345*/         OPC_CheckChild1Type, MVT::v8i32,
/*87347*/         OPC_RecordChild2, // #1 = $rsrc
/*87348*/         OPC_RecordChild3, // #2 = $sampler
/*87349*/         OPC_RecordChild4, // #3 = $dmask
/*87350*/         OPC_RecordChild5, // #4 = $unorm
/*87351*/         OPC_RecordChild6, // #5 = $r128
/*87352*/         OPC_RecordChild7, // #6 = $da
/*87353*/         OPC_MoveChild, 8,
/*87355*/         OPC_RecordNode, // #7 = $glc
/*87356*/         OPC_MoveParent,
/*87357*/         OPC_MoveChild, 9,
/*87359*/         OPC_RecordNode, // #8 = $slc
/*87360*/         OPC_MoveParent,
/*87361*/         OPC_MoveChild, 10,
/*87363*/         OPC_RecordNode, // #9 = $tfe
/*87364*/         OPC_MoveParent,
/*87365*/         OPC_MoveChild, 11,
/*87367*/         OPC_RecordNode, // #10 = $lwe
/*87368*/         OPC_MoveParent,
/*87369*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87372*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87375*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87378*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87381*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87384*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87387*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87390*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87393*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6116:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87410*/       /*Scope*/ 65, /*->87476*/
/*87411*/         OPC_CheckChild1Type, MVT::v16i32,
/*87413*/         OPC_RecordChild2, // #1 = $rsrc
/*87414*/         OPC_RecordChild3, // #2 = $sampler
/*87415*/         OPC_RecordChild4, // #3 = $dmask
/*87416*/         OPC_RecordChild5, // #4 = $unorm
/*87417*/         OPC_RecordChild6, // #5 = $r128
/*87418*/         OPC_RecordChild7, // #6 = $da
/*87419*/         OPC_MoveChild, 8,
/*87421*/         OPC_RecordNode, // #7 = $glc
/*87422*/         OPC_MoveParent,
/*87423*/         OPC_MoveChild, 9,
/*87425*/         OPC_RecordNode, // #8 = $slc
/*87426*/         OPC_MoveParent,
/*87427*/         OPC_MoveChild, 10,
/*87429*/         OPC_RecordNode, // #9 = $tfe
/*87430*/         OPC_MoveParent,
/*87431*/         OPC_MoveChild, 11,
/*87433*/         OPC_RecordNode, // #10 = $lwe
/*87434*/         OPC_MoveParent,
/*87435*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87438*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87441*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87444*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87447*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87450*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87453*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87456*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87459*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6116:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87476*/       0, /*End of Scope*/
/*87477*/     /*Scope*/ 80|128,2/*336*/, /*->87815*/
/*87479*/       OPC_CheckChild0Integer, 104|128,47/*6120*/, 
/*87482*/       OPC_RecordChild1, // #0 = $addr
/*87483*/       OPC_Scope, 65, /*->87550*/ // 5 children in Scope
/*87485*/         OPC_CheckChild1Type, MVT::i32,
/*87487*/         OPC_RecordChild2, // #1 = $rsrc
/*87488*/         OPC_RecordChild3, // #2 = $sampler
/*87489*/         OPC_RecordChild4, // #3 = $dmask
/*87490*/         OPC_RecordChild5, // #4 = $unorm
/*87491*/         OPC_RecordChild6, // #5 = $r128
/*87492*/         OPC_RecordChild7, // #6 = $da
/*87493*/         OPC_MoveChild, 8,
/*87495*/         OPC_RecordNode, // #7 = $glc
/*87496*/         OPC_MoveParent,
/*87497*/         OPC_MoveChild, 9,
/*87499*/         OPC_RecordNode, // #8 = $slc
/*87500*/         OPC_MoveParent,
/*87501*/         OPC_MoveChild, 10,
/*87503*/         OPC_RecordNode, // #9 = $tfe
/*87504*/         OPC_MoveParent,
/*87505*/         OPC_MoveChild, 11,
/*87507*/         OPC_RecordNode, // #10 = $lwe
/*87508*/         OPC_MoveParent,
/*87509*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87512*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87515*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87518*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87521*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87524*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87527*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87530*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87533*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6120:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87550*/       /*Scope*/ 65, /*->87616*/
/*87551*/         OPC_CheckChild1Type, MVT::v2i32,
/*87553*/         OPC_RecordChild2, // #1 = $rsrc
/*87554*/         OPC_RecordChild3, // #2 = $sampler
/*87555*/         OPC_RecordChild4, // #3 = $dmask
/*87556*/         OPC_RecordChild5, // #4 = $unorm
/*87557*/         OPC_RecordChild6, // #5 = $r128
/*87558*/         OPC_RecordChild7, // #6 = $da
/*87559*/         OPC_MoveChild, 8,
/*87561*/         OPC_RecordNode, // #7 = $glc
/*87562*/         OPC_MoveParent,
/*87563*/         OPC_MoveChild, 9,
/*87565*/         OPC_RecordNode, // #8 = $slc
/*87566*/         OPC_MoveParent,
/*87567*/         OPC_MoveChild, 10,
/*87569*/         OPC_RecordNode, // #9 = $tfe
/*87570*/         OPC_MoveParent,
/*87571*/         OPC_MoveChild, 11,
/*87573*/         OPC_RecordNode, // #10 = $lwe
/*87574*/         OPC_MoveParent,
/*87575*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87578*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87581*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87584*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87587*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87590*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87593*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87596*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87599*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6120:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87616*/       /*Scope*/ 65, /*->87682*/
/*87617*/         OPC_CheckChild1Type, MVT::v4i32,
/*87619*/         OPC_RecordChild2, // #1 = $rsrc
/*87620*/         OPC_RecordChild3, // #2 = $sampler
/*87621*/         OPC_RecordChild4, // #3 = $dmask
/*87622*/         OPC_RecordChild5, // #4 = $unorm
/*87623*/         OPC_RecordChild6, // #5 = $r128
/*87624*/         OPC_RecordChild7, // #6 = $da
/*87625*/         OPC_MoveChild, 8,
/*87627*/         OPC_RecordNode, // #7 = $glc
/*87628*/         OPC_MoveParent,
/*87629*/         OPC_MoveChild, 9,
/*87631*/         OPC_RecordNode, // #8 = $slc
/*87632*/         OPC_MoveParent,
/*87633*/         OPC_MoveChild, 10,
/*87635*/         OPC_RecordNode, // #9 = $tfe
/*87636*/         OPC_MoveParent,
/*87637*/         OPC_MoveChild, 11,
/*87639*/         OPC_RecordNode, // #10 = $lwe
/*87640*/         OPC_MoveParent,
/*87641*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87644*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87647*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87650*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87653*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87656*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87659*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87662*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87665*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6120:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87682*/       /*Scope*/ 65, /*->87748*/
/*87683*/         OPC_CheckChild1Type, MVT::v8i32,
/*87685*/         OPC_RecordChild2, // #1 = $rsrc
/*87686*/         OPC_RecordChild3, // #2 = $sampler
/*87687*/         OPC_RecordChild4, // #3 = $dmask
/*87688*/         OPC_RecordChild5, // #4 = $unorm
/*87689*/         OPC_RecordChild6, // #5 = $r128
/*87690*/         OPC_RecordChild7, // #6 = $da
/*87691*/         OPC_MoveChild, 8,
/*87693*/         OPC_RecordNode, // #7 = $glc
/*87694*/         OPC_MoveParent,
/*87695*/         OPC_MoveChild, 9,
/*87697*/         OPC_RecordNode, // #8 = $slc
/*87698*/         OPC_MoveParent,
/*87699*/         OPC_MoveChild, 10,
/*87701*/         OPC_RecordNode, // #9 = $tfe
/*87702*/         OPC_MoveParent,
/*87703*/         OPC_MoveChild, 11,
/*87705*/         OPC_RecordNode, // #10 = $lwe
/*87706*/         OPC_MoveParent,
/*87707*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87710*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87713*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87716*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87719*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87722*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87725*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87728*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87731*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6120:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87748*/       /*Scope*/ 65, /*->87814*/
/*87749*/         OPC_CheckChild1Type, MVT::v16i32,
/*87751*/         OPC_RecordChild2, // #1 = $rsrc
/*87752*/         OPC_RecordChild3, // #2 = $sampler
/*87753*/         OPC_RecordChild4, // #3 = $dmask
/*87754*/         OPC_RecordChild5, // #4 = $unorm
/*87755*/         OPC_RecordChild6, // #5 = $r128
/*87756*/         OPC_RecordChild7, // #6 = $da
/*87757*/         OPC_MoveChild, 8,
/*87759*/         OPC_RecordNode, // #7 = $glc
/*87760*/         OPC_MoveParent,
/*87761*/         OPC_MoveChild, 9,
/*87763*/         OPC_RecordNode, // #8 = $slc
/*87764*/         OPC_MoveParent,
/*87765*/         OPC_MoveChild, 10,
/*87767*/         OPC_RecordNode, // #9 = $tfe
/*87768*/         OPC_MoveParent,
/*87769*/         OPC_MoveChild, 11,
/*87771*/         OPC_RecordNode, // #10 = $lwe
/*87772*/         OPC_MoveParent,
/*87773*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87776*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87779*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87782*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87785*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87788*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87791*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87794*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87797*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6120:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87814*/       0, /*End of Scope*/
/*87815*/     /*Scope*/ 80|128,2/*336*/, /*->88153*/
/*87817*/       OPC_CheckChild0Integer, 103|128,47/*6119*/, 
/*87820*/       OPC_RecordChild1, // #0 = $addr
/*87821*/       OPC_Scope, 65, /*->87888*/ // 5 children in Scope
/*87823*/         OPC_CheckChild1Type, MVT::i32,
/*87825*/         OPC_RecordChild2, // #1 = $rsrc
/*87826*/         OPC_RecordChild3, // #2 = $sampler
/*87827*/         OPC_RecordChild4, // #3 = $dmask
/*87828*/         OPC_RecordChild5, // #4 = $unorm
/*87829*/         OPC_RecordChild6, // #5 = $r128
/*87830*/         OPC_RecordChild7, // #6 = $da
/*87831*/         OPC_MoveChild, 8,
/*87833*/         OPC_RecordNode, // #7 = $glc
/*87834*/         OPC_MoveParent,
/*87835*/         OPC_MoveChild, 9,
/*87837*/         OPC_RecordNode, // #8 = $slc
/*87838*/         OPC_MoveParent,
/*87839*/         OPC_MoveChild, 10,
/*87841*/         OPC_RecordNode, // #9 = $tfe
/*87842*/         OPC_MoveParent,
/*87843*/         OPC_MoveChild, 11,
/*87845*/         OPC_RecordNode, // #10 = $lwe
/*87846*/         OPC_MoveParent,
/*87847*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87850*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87853*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87856*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87859*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87862*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87865*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87868*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87871*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6119:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87888*/       /*Scope*/ 65, /*->87954*/
/*87889*/         OPC_CheckChild1Type, MVT::v2i32,
/*87891*/         OPC_RecordChild2, // #1 = $rsrc
/*87892*/         OPC_RecordChild3, // #2 = $sampler
/*87893*/         OPC_RecordChild4, // #3 = $dmask
/*87894*/         OPC_RecordChild5, // #4 = $unorm
/*87895*/         OPC_RecordChild6, // #5 = $r128
/*87896*/         OPC_RecordChild7, // #6 = $da
/*87897*/         OPC_MoveChild, 8,
/*87899*/         OPC_RecordNode, // #7 = $glc
/*87900*/         OPC_MoveParent,
/*87901*/         OPC_MoveChild, 9,
/*87903*/         OPC_RecordNode, // #8 = $slc
/*87904*/         OPC_MoveParent,
/*87905*/         OPC_MoveChild, 10,
/*87907*/         OPC_RecordNode, // #9 = $tfe
/*87908*/         OPC_MoveParent,
/*87909*/         OPC_MoveChild, 11,
/*87911*/         OPC_RecordNode, // #10 = $lwe
/*87912*/         OPC_MoveParent,
/*87913*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87916*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87919*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87922*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87925*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87928*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87931*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*87934*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*87937*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6119:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*87954*/       /*Scope*/ 65, /*->88020*/
/*87955*/         OPC_CheckChild1Type, MVT::v4i32,
/*87957*/         OPC_RecordChild2, // #1 = $rsrc
/*87958*/         OPC_RecordChild3, // #2 = $sampler
/*87959*/         OPC_RecordChild4, // #3 = $dmask
/*87960*/         OPC_RecordChild5, // #4 = $unorm
/*87961*/         OPC_RecordChild6, // #5 = $r128
/*87962*/         OPC_RecordChild7, // #6 = $da
/*87963*/         OPC_MoveChild, 8,
/*87965*/         OPC_RecordNode, // #7 = $glc
/*87966*/         OPC_MoveParent,
/*87967*/         OPC_MoveChild, 9,
/*87969*/         OPC_RecordNode, // #8 = $slc
/*87970*/         OPC_MoveParent,
/*87971*/         OPC_MoveChild, 10,
/*87973*/         OPC_RecordNode, // #9 = $tfe
/*87974*/         OPC_MoveParent,
/*87975*/         OPC_MoveChild, 11,
/*87977*/         OPC_RecordNode, // #10 = $lwe
/*87978*/         OPC_MoveParent,
/*87979*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*87982*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*87985*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*87988*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*87991*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*87994*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*87997*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88000*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88003*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6119:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88020*/       /*Scope*/ 65, /*->88086*/
/*88021*/         OPC_CheckChild1Type, MVT::v8i32,
/*88023*/         OPC_RecordChild2, // #1 = $rsrc
/*88024*/         OPC_RecordChild3, // #2 = $sampler
/*88025*/         OPC_RecordChild4, // #3 = $dmask
/*88026*/         OPC_RecordChild5, // #4 = $unorm
/*88027*/         OPC_RecordChild6, // #5 = $r128
/*88028*/         OPC_RecordChild7, // #6 = $da
/*88029*/         OPC_MoveChild, 8,
/*88031*/         OPC_RecordNode, // #7 = $glc
/*88032*/         OPC_MoveParent,
/*88033*/         OPC_MoveChild, 9,
/*88035*/         OPC_RecordNode, // #8 = $slc
/*88036*/         OPC_MoveParent,
/*88037*/         OPC_MoveChild, 10,
/*88039*/         OPC_RecordNode, // #9 = $tfe
/*88040*/         OPC_MoveParent,
/*88041*/         OPC_MoveChild, 11,
/*88043*/         OPC_RecordNode, // #10 = $lwe
/*88044*/         OPC_MoveParent,
/*88045*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88048*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88051*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88054*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88057*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88060*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88063*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88066*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88069*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6119:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88086*/       /*Scope*/ 65, /*->88152*/
/*88087*/         OPC_CheckChild1Type, MVT::v16i32,
/*88089*/         OPC_RecordChild2, // #1 = $rsrc
/*88090*/         OPC_RecordChild3, // #2 = $sampler
/*88091*/         OPC_RecordChild4, // #3 = $dmask
/*88092*/         OPC_RecordChild5, // #4 = $unorm
/*88093*/         OPC_RecordChild6, // #5 = $r128
/*88094*/         OPC_RecordChild7, // #6 = $da
/*88095*/         OPC_MoveChild, 8,
/*88097*/         OPC_RecordNode, // #7 = $glc
/*88098*/         OPC_MoveParent,
/*88099*/         OPC_MoveChild, 9,
/*88101*/         OPC_RecordNode, // #8 = $slc
/*88102*/         OPC_MoveParent,
/*88103*/         OPC_MoveChild, 10,
/*88105*/         OPC_RecordNode, // #9 = $tfe
/*88106*/         OPC_MoveParent,
/*88107*/         OPC_MoveChild, 11,
/*88109*/         OPC_RecordNode, // #10 = $lwe
/*88110*/         OPC_MoveParent,
/*88111*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88114*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88117*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88120*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88123*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88126*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88129*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88132*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88135*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6119:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88152*/       0, /*End of Scope*/
/*88153*/     /*Scope*/ 80|128,2/*336*/, /*->88491*/
/*88155*/       OPC_CheckChild0Integer, 106|128,47/*6122*/, 
/*88158*/       OPC_RecordChild1, // #0 = $addr
/*88159*/       OPC_Scope, 65, /*->88226*/ // 5 children in Scope
/*88161*/         OPC_CheckChild1Type, MVT::i32,
/*88163*/         OPC_RecordChild2, // #1 = $rsrc
/*88164*/         OPC_RecordChild3, // #2 = $sampler
/*88165*/         OPC_RecordChild4, // #3 = $dmask
/*88166*/         OPC_RecordChild5, // #4 = $unorm
/*88167*/         OPC_RecordChild6, // #5 = $r128
/*88168*/         OPC_RecordChild7, // #6 = $da
/*88169*/         OPC_MoveChild, 8,
/*88171*/         OPC_RecordNode, // #7 = $glc
/*88172*/         OPC_MoveParent,
/*88173*/         OPC_MoveChild, 9,
/*88175*/         OPC_RecordNode, // #8 = $slc
/*88176*/         OPC_MoveParent,
/*88177*/         OPC_MoveChild, 10,
/*88179*/         OPC_RecordNode, // #9 = $tfe
/*88180*/         OPC_MoveParent,
/*88181*/         OPC_MoveChild, 11,
/*88183*/         OPC_RecordNode, // #10 = $lwe
/*88184*/         OPC_MoveParent,
/*88185*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88188*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88191*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88194*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88197*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88200*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88203*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88206*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88209*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6122:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88226*/       /*Scope*/ 65, /*->88292*/
/*88227*/         OPC_CheckChild1Type, MVT::v2i32,
/*88229*/         OPC_RecordChild2, // #1 = $rsrc
/*88230*/         OPC_RecordChild3, // #2 = $sampler
/*88231*/         OPC_RecordChild4, // #3 = $dmask
/*88232*/         OPC_RecordChild5, // #4 = $unorm
/*88233*/         OPC_RecordChild6, // #5 = $r128
/*88234*/         OPC_RecordChild7, // #6 = $da
/*88235*/         OPC_MoveChild, 8,
/*88237*/         OPC_RecordNode, // #7 = $glc
/*88238*/         OPC_MoveParent,
/*88239*/         OPC_MoveChild, 9,
/*88241*/         OPC_RecordNode, // #8 = $slc
/*88242*/         OPC_MoveParent,
/*88243*/         OPC_MoveChild, 10,
/*88245*/         OPC_RecordNode, // #9 = $tfe
/*88246*/         OPC_MoveParent,
/*88247*/         OPC_MoveChild, 11,
/*88249*/         OPC_RecordNode, // #10 = $lwe
/*88250*/         OPC_MoveParent,
/*88251*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88254*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88257*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88260*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88263*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88266*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88269*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88272*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88275*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6122:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88292*/       /*Scope*/ 65, /*->88358*/
/*88293*/         OPC_CheckChild1Type, MVT::v4i32,
/*88295*/         OPC_RecordChild2, // #1 = $rsrc
/*88296*/         OPC_RecordChild3, // #2 = $sampler
/*88297*/         OPC_RecordChild4, // #3 = $dmask
/*88298*/         OPC_RecordChild5, // #4 = $unorm
/*88299*/         OPC_RecordChild6, // #5 = $r128
/*88300*/         OPC_RecordChild7, // #6 = $da
/*88301*/         OPC_MoveChild, 8,
/*88303*/         OPC_RecordNode, // #7 = $glc
/*88304*/         OPC_MoveParent,
/*88305*/         OPC_MoveChild, 9,
/*88307*/         OPC_RecordNode, // #8 = $slc
/*88308*/         OPC_MoveParent,
/*88309*/         OPC_MoveChild, 10,
/*88311*/         OPC_RecordNode, // #9 = $tfe
/*88312*/         OPC_MoveParent,
/*88313*/         OPC_MoveChild, 11,
/*88315*/         OPC_RecordNode, // #10 = $lwe
/*88316*/         OPC_MoveParent,
/*88317*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88320*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88323*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88326*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88329*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88332*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88335*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88338*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88341*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6122:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88358*/       /*Scope*/ 65, /*->88424*/
/*88359*/         OPC_CheckChild1Type, MVT::v8i32,
/*88361*/         OPC_RecordChild2, // #1 = $rsrc
/*88362*/         OPC_RecordChild3, // #2 = $sampler
/*88363*/         OPC_RecordChild4, // #3 = $dmask
/*88364*/         OPC_RecordChild5, // #4 = $unorm
/*88365*/         OPC_RecordChild6, // #5 = $r128
/*88366*/         OPC_RecordChild7, // #6 = $da
/*88367*/         OPC_MoveChild, 8,
/*88369*/         OPC_RecordNode, // #7 = $glc
/*88370*/         OPC_MoveParent,
/*88371*/         OPC_MoveChild, 9,
/*88373*/         OPC_RecordNode, // #8 = $slc
/*88374*/         OPC_MoveParent,
/*88375*/         OPC_MoveChild, 10,
/*88377*/         OPC_RecordNode, // #9 = $tfe
/*88378*/         OPC_MoveParent,
/*88379*/         OPC_MoveChild, 11,
/*88381*/         OPC_RecordNode, // #10 = $lwe
/*88382*/         OPC_MoveParent,
/*88383*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88386*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88389*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88392*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88395*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88398*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88401*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88404*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88407*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6122:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88424*/       /*Scope*/ 65, /*->88490*/
/*88425*/         OPC_CheckChild1Type, MVT::v16i32,
/*88427*/         OPC_RecordChild2, // #1 = $rsrc
/*88428*/         OPC_RecordChild3, // #2 = $sampler
/*88429*/         OPC_RecordChild4, // #3 = $dmask
/*88430*/         OPC_RecordChild5, // #4 = $unorm
/*88431*/         OPC_RecordChild6, // #5 = $r128
/*88432*/         OPC_RecordChild7, // #6 = $da
/*88433*/         OPC_MoveChild, 8,
/*88435*/         OPC_RecordNode, // #7 = $glc
/*88436*/         OPC_MoveParent,
/*88437*/         OPC_MoveChild, 9,
/*88439*/         OPC_RecordNode, // #8 = $slc
/*88440*/         OPC_MoveParent,
/*88441*/         OPC_MoveChild, 10,
/*88443*/         OPC_RecordNode, // #9 = $tfe
/*88444*/         OPC_MoveParent,
/*88445*/         OPC_MoveChild, 11,
/*88447*/         OPC_RecordNode, // #10 = $lwe
/*88448*/         OPC_MoveParent,
/*88449*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88452*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88455*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88458*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88461*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88464*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88467*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88470*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88473*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6122:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88490*/       0, /*End of Scope*/
/*88491*/     /*Scope*/ 80|128,2/*336*/, /*->88829*/
/*88493*/       OPC_CheckChild0Integer, 94|128,47/*6110*/, 
/*88496*/       OPC_RecordChild1, // #0 = $addr
/*88497*/       OPC_Scope, 65, /*->88564*/ // 5 children in Scope
/*88499*/         OPC_CheckChild1Type, MVT::i32,
/*88501*/         OPC_RecordChild2, // #1 = $rsrc
/*88502*/         OPC_RecordChild3, // #2 = $sampler
/*88503*/         OPC_RecordChild4, // #3 = $dmask
/*88504*/         OPC_RecordChild5, // #4 = $unorm
/*88505*/         OPC_RecordChild6, // #5 = $r128
/*88506*/         OPC_RecordChild7, // #6 = $da
/*88507*/         OPC_MoveChild, 8,
/*88509*/         OPC_RecordNode, // #7 = $glc
/*88510*/         OPC_MoveParent,
/*88511*/         OPC_MoveChild, 9,
/*88513*/         OPC_RecordNode, // #8 = $slc
/*88514*/         OPC_MoveParent,
/*88515*/         OPC_MoveChild, 10,
/*88517*/         OPC_RecordNode, // #9 = $tfe
/*88518*/         OPC_MoveParent,
/*88519*/         OPC_MoveChild, 11,
/*88521*/         OPC_RecordNode, // #10 = $lwe
/*88522*/         OPC_MoveParent,
/*88523*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88526*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88529*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88532*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88535*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88538*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88541*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88544*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88547*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6110:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88564*/       /*Scope*/ 65, /*->88630*/
/*88565*/         OPC_CheckChild1Type, MVT::v2i32,
/*88567*/         OPC_RecordChild2, // #1 = $rsrc
/*88568*/         OPC_RecordChild3, // #2 = $sampler
/*88569*/         OPC_RecordChild4, // #3 = $dmask
/*88570*/         OPC_RecordChild5, // #4 = $unorm
/*88571*/         OPC_RecordChild6, // #5 = $r128
/*88572*/         OPC_RecordChild7, // #6 = $da
/*88573*/         OPC_MoveChild, 8,
/*88575*/         OPC_RecordNode, // #7 = $glc
/*88576*/         OPC_MoveParent,
/*88577*/         OPC_MoveChild, 9,
/*88579*/         OPC_RecordNode, // #8 = $slc
/*88580*/         OPC_MoveParent,
/*88581*/         OPC_MoveChild, 10,
/*88583*/         OPC_RecordNode, // #9 = $tfe
/*88584*/         OPC_MoveParent,
/*88585*/         OPC_MoveChild, 11,
/*88587*/         OPC_RecordNode, // #10 = $lwe
/*88588*/         OPC_MoveParent,
/*88589*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88592*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88595*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88598*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88601*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88604*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88607*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88610*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88613*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6110:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88630*/       /*Scope*/ 65, /*->88696*/
/*88631*/         OPC_CheckChild1Type, MVT::v4i32,
/*88633*/         OPC_RecordChild2, // #1 = $rsrc
/*88634*/         OPC_RecordChild3, // #2 = $sampler
/*88635*/         OPC_RecordChild4, // #3 = $dmask
/*88636*/         OPC_RecordChild5, // #4 = $unorm
/*88637*/         OPC_RecordChild6, // #5 = $r128
/*88638*/         OPC_RecordChild7, // #6 = $da
/*88639*/         OPC_MoveChild, 8,
/*88641*/         OPC_RecordNode, // #7 = $glc
/*88642*/         OPC_MoveParent,
/*88643*/         OPC_MoveChild, 9,
/*88645*/         OPC_RecordNode, // #8 = $slc
/*88646*/         OPC_MoveParent,
/*88647*/         OPC_MoveChild, 10,
/*88649*/         OPC_RecordNode, // #9 = $tfe
/*88650*/         OPC_MoveParent,
/*88651*/         OPC_MoveChild, 11,
/*88653*/         OPC_RecordNode, // #10 = $lwe
/*88654*/         OPC_MoveParent,
/*88655*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88658*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88661*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88664*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88667*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88670*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88673*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88676*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88679*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6110:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88696*/       /*Scope*/ 65, /*->88762*/
/*88697*/         OPC_CheckChild1Type, MVT::v8i32,
/*88699*/         OPC_RecordChild2, // #1 = $rsrc
/*88700*/         OPC_RecordChild3, // #2 = $sampler
/*88701*/         OPC_RecordChild4, // #3 = $dmask
/*88702*/         OPC_RecordChild5, // #4 = $unorm
/*88703*/         OPC_RecordChild6, // #5 = $r128
/*88704*/         OPC_RecordChild7, // #6 = $da
/*88705*/         OPC_MoveChild, 8,
/*88707*/         OPC_RecordNode, // #7 = $glc
/*88708*/         OPC_MoveParent,
/*88709*/         OPC_MoveChild, 9,
/*88711*/         OPC_RecordNode, // #8 = $slc
/*88712*/         OPC_MoveParent,
/*88713*/         OPC_MoveChild, 10,
/*88715*/         OPC_RecordNode, // #9 = $tfe
/*88716*/         OPC_MoveParent,
/*88717*/         OPC_MoveChild, 11,
/*88719*/         OPC_RecordNode, // #10 = $lwe
/*88720*/         OPC_MoveParent,
/*88721*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88724*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88727*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88730*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88733*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88736*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88739*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88742*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88745*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6110:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88762*/       /*Scope*/ 65, /*->88828*/
/*88763*/         OPC_CheckChild1Type, MVT::v16i32,
/*88765*/         OPC_RecordChild2, // #1 = $rsrc
/*88766*/         OPC_RecordChild3, // #2 = $sampler
/*88767*/         OPC_RecordChild4, // #3 = $dmask
/*88768*/         OPC_RecordChild5, // #4 = $unorm
/*88769*/         OPC_RecordChild6, // #5 = $r128
/*88770*/         OPC_RecordChild7, // #6 = $da
/*88771*/         OPC_MoveChild, 8,
/*88773*/         OPC_RecordNode, // #7 = $glc
/*88774*/         OPC_MoveParent,
/*88775*/         OPC_MoveChild, 9,
/*88777*/         OPC_RecordNode, // #8 = $slc
/*88778*/         OPC_MoveParent,
/*88779*/         OPC_MoveChild, 10,
/*88781*/         OPC_RecordNode, // #9 = $tfe
/*88782*/         OPC_MoveParent,
/*88783*/         OPC_MoveChild, 11,
/*88785*/         OPC_RecordNode, // #10 = $lwe
/*88786*/         OPC_MoveParent,
/*88787*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88790*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88793*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88796*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88799*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88802*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88805*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88808*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88811*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6110:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88828*/       0, /*End of Scope*/
/*88829*/     /*Scope*/ 80|128,2/*336*/, /*->89167*/
/*88831*/       OPC_CheckChild0Integer, 93|128,47/*6109*/, 
/*88834*/       OPC_RecordChild1, // #0 = $addr
/*88835*/       OPC_Scope, 65, /*->88902*/ // 5 children in Scope
/*88837*/         OPC_CheckChild1Type, MVT::i32,
/*88839*/         OPC_RecordChild2, // #1 = $rsrc
/*88840*/         OPC_RecordChild3, // #2 = $sampler
/*88841*/         OPC_RecordChild4, // #3 = $dmask
/*88842*/         OPC_RecordChild5, // #4 = $unorm
/*88843*/         OPC_RecordChild6, // #5 = $r128
/*88844*/         OPC_RecordChild7, // #6 = $da
/*88845*/         OPC_MoveChild, 8,
/*88847*/         OPC_RecordNode, // #7 = $glc
/*88848*/         OPC_MoveParent,
/*88849*/         OPC_MoveChild, 9,
/*88851*/         OPC_RecordNode, // #8 = $slc
/*88852*/         OPC_MoveParent,
/*88853*/         OPC_MoveChild, 10,
/*88855*/         OPC_RecordNode, // #9 = $tfe
/*88856*/         OPC_MoveParent,
/*88857*/         OPC_MoveChild, 11,
/*88859*/         OPC_RecordNode, // #10 = $lwe
/*88860*/         OPC_MoveParent,
/*88861*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88864*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88867*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88870*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88873*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88876*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88879*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88882*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88885*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6109:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88902*/       /*Scope*/ 65, /*->88968*/
/*88903*/         OPC_CheckChild1Type, MVT::v2i32,
/*88905*/         OPC_RecordChild2, // #1 = $rsrc
/*88906*/         OPC_RecordChild3, // #2 = $sampler
/*88907*/         OPC_RecordChild4, // #3 = $dmask
/*88908*/         OPC_RecordChild5, // #4 = $unorm
/*88909*/         OPC_RecordChild6, // #5 = $r128
/*88910*/         OPC_RecordChild7, // #6 = $da
/*88911*/         OPC_MoveChild, 8,
/*88913*/         OPC_RecordNode, // #7 = $glc
/*88914*/         OPC_MoveParent,
/*88915*/         OPC_MoveChild, 9,
/*88917*/         OPC_RecordNode, // #8 = $slc
/*88918*/         OPC_MoveParent,
/*88919*/         OPC_MoveChild, 10,
/*88921*/         OPC_RecordNode, // #9 = $tfe
/*88922*/         OPC_MoveParent,
/*88923*/         OPC_MoveChild, 11,
/*88925*/         OPC_RecordNode, // #10 = $lwe
/*88926*/         OPC_MoveParent,
/*88927*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88930*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88933*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*88936*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*88939*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*88942*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*88945*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*88948*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*88951*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6109:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*88968*/       /*Scope*/ 65, /*->89034*/
/*88969*/         OPC_CheckChild1Type, MVT::v4i32,
/*88971*/         OPC_RecordChild2, // #1 = $rsrc
/*88972*/         OPC_RecordChild3, // #2 = $sampler
/*88973*/         OPC_RecordChild4, // #3 = $dmask
/*88974*/         OPC_RecordChild5, // #4 = $unorm
/*88975*/         OPC_RecordChild6, // #5 = $r128
/*88976*/         OPC_RecordChild7, // #6 = $da
/*88977*/         OPC_MoveChild, 8,
/*88979*/         OPC_RecordNode, // #7 = $glc
/*88980*/         OPC_MoveParent,
/*88981*/         OPC_MoveChild, 9,
/*88983*/         OPC_RecordNode, // #8 = $slc
/*88984*/         OPC_MoveParent,
/*88985*/         OPC_MoveChild, 10,
/*88987*/         OPC_RecordNode, // #9 = $tfe
/*88988*/         OPC_MoveParent,
/*88989*/         OPC_MoveChild, 11,
/*88991*/         OPC_RecordNode, // #10 = $lwe
/*88992*/         OPC_MoveParent,
/*88993*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*88996*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*88999*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*89002*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*89005*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*89008*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*89011*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*89014*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*89017*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6109:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*89034*/       /*Scope*/ 65, /*->89100*/
/*89035*/         OPC_CheckChild1Type, MVT::v8i32,
/*89037*/         OPC_RecordChild2, // #1 = $rsrc
/*89038*/         OPC_RecordChild3, // #2 = $sampler
/*89039*/         OPC_RecordChild4, // #3 = $dmask
/*89040*/         OPC_RecordChild5, // #4 = $unorm
/*89041*/         OPC_RecordChild6, // #5 = $r128
/*89042*/         OPC_RecordChild7, // #6 = $da
/*89043*/         OPC_MoveChild, 8,
/*89045*/         OPC_RecordNode, // #7 = $glc
/*89046*/         OPC_MoveParent,
/*89047*/         OPC_MoveChild, 9,
/*89049*/         OPC_RecordNode, // #8 = $slc
/*89050*/         OPC_MoveParent,
/*89051*/         OPC_MoveChild, 10,
/*89053*/         OPC_RecordNode, // #9 = $tfe
/*89054*/         OPC_MoveParent,
/*89055*/         OPC_MoveChild, 11,
/*89057*/         OPC_RecordNode, // #10 = $lwe
/*89058*/         OPC_MoveParent,
/*89059*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*89062*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*89065*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*89068*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*89071*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*89074*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*89077*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*89080*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*89083*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6109:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*89100*/       /*Scope*/ 65, /*->89166*/
/*89101*/         OPC_CheckChild1Type, MVT::v16i32,
/*89103*/         OPC_RecordChild2, // #1 = $rsrc
/*89104*/         OPC_RecordChild3, // #2 = $sampler
/*89105*/         OPC_RecordChild4, // #3 = $dmask
/*89106*/         OPC_RecordChild5, // #4 = $unorm
/*89107*/         OPC_RecordChild6, // #5 = $r128
/*89108*/         OPC_RecordChild7, // #6 = $da
/*89109*/         OPC_MoveChild, 8,
/*89111*/         OPC_RecordNode, // #7 = $glc
/*89112*/         OPC_MoveParent,
/*89113*/         OPC_MoveChild, 9,
/*89115*/         OPC_RecordNode, // #8 = $slc
/*89116*/         OPC_MoveParent,
/*89117*/         OPC_MoveChild, 10,
/*89119*/         OPC_RecordNode, // #9 = $tfe
/*89120*/         OPC_MoveParent,
/*89121*/         OPC_MoveChild, 11,
/*89123*/         OPC_RecordNode, // #10 = $lwe
/*89124*/         OPC_MoveParent,
/*89125*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*89128*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*89131*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*89134*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*89137*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*89140*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*89143*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*89146*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*89149*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6109:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*89166*/       0, /*End of Scope*/
/*89167*/     /*Scope*/ 80|128,2/*336*/, /*->89505*/
/*89169*/       OPC_CheckChild0Integer, 108|128,47/*6124*/, 
/*89172*/       OPC_RecordChild1, // #0 = $addr
/*89173*/       OPC_Scope, 65, /*->89240*/ // 5 children in Scope
/*89175*/         OPC_CheckChild1Type, MVT::i32,
/*89177*/         OPC_RecordChild2, // #1 = $rsrc
/*89178*/         OPC_RecordChild3, // #2 = $sampler
/*89179*/         OPC_RecordChild4, // #3 = $dmask
/*89180*/         OPC_RecordChild5, // #4 = $unorm
/*89181*/         OPC_RecordChild6, // #5 = $r128
/*89182*/         OPC_RecordChild7, // #6 = $da
/*89183*/         OPC_MoveChild, 8,
/*89185*/         OPC_RecordNode, // #7 = $glc
/*89186*/         OPC_MoveParent,
/*89187*/         OPC_MoveChild, 9,
/*89189*/         OPC_RecordNode, // #8 = $slc
/*89190*/         OPC_MoveParent,
/*89191*/         OPC_MoveChild, 10,
/*89193*/         OPC_RecordNode, // #9 = $tfe
/*89194*/         OPC_MoveParent,
/*89195*/         OPC_MoveChild, 11,
/*89197*/         OPC_RecordNode, // #10 = $lwe
/*89198*/         OPC_MoveParent,
/*89199*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*89202*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*89205*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*89208*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*89211*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*89214*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*89217*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*89220*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*89223*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6124:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*89240*/       /*Scope*/ 65, /*->89306*/
/*89241*/         OPC_CheckChild1Type, MVT::v2i32,
/*89243*/         OPC_RecordChild2, // #1 = $rsrc
/*89244*/         OPC_RecordChild3, // #2 = $sampler
/*89245*/         OPC_RecordChild4, // #3 = $dmask
/*89246*/         OPC_RecordChild5, // #4 = $unorm
/*89247*/         OPC_RecordChild6, // #5 = $r128
/*89248*/         OPC_RecordChild7, // #6 = $da
/*89249*/         OPC_MoveChild, 8,
/*89251*/         OPC_RecordNode, // #7 = $glc
/*89252*/         OPC_MoveParent,
/*89253*/         OPC_MoveChild, 9,
/*89255*/         OPC_RecordNode, // #8 = $slc
/*89256*/         OPC_MoveParent,
/*89257*/         OPC_MoveChild, 10,
/*89259*/         OPC_RecordNode, // #9 = $tfe
/*89260*/         OPC_MoveParent,
/*89261*/         OPC_MoveChild, 11,
/*89263*/         OPC_RecordNode, // #10 = $lwe
/*89264*/         OPC_MoveParent,
/*89265*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*89268*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*89271*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*89274*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*89277*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*89280*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*89283*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*89286*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*89289*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6124:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*89306*/       /*Scope*/ 65, /*->89372*/
/*89307*/         OPC_CheckChild1Type, MVT::v4i32,
/*89309*/         OPC_RecordChild2, // #1 = $rsrc
/*89310*/         OPC_RecordChild3, // #2 = $sampler
/*89311*/         OPC_RecordChild4, // #3 = $dmask
/*89312*/         OPC_RecordChild5, // #4 = $unorm
/*89313*/         OPC_RecordChild6, // #5 = $r128
/*89314*/         OPC_RecordChild7, // #6 = $da
/*89315*/         OPC_MoveChild, 8,
/*89317*/         OPC_RecordNode, // #7 = $glc
/*89318*/         OPC_MoveParent,
/*89319*/         OPC_MoveChild, 9,
/*89321*/         OPC_RecordNode, // #8 = $slc
/*89322*/         OPC_MoveParent,
/*89323*/         OPC_MoveChild, 10,
/*89325*/         OPC_RecordNode, // #9 = $tfe
/*89326*/         OPC_MoveParent,
/*89327*/         OPC_MoveChild, 11,
/*89329*/         OPC_RecordNode, // #10 = $lwe
/*89330*/         OPC_MoveParent,
/*89331*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*89334*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*89337*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*89340*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*89343*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*89346*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*89349*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*89352*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*89355*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6124:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*89372*/       /*Scope*/ 65, /*->89438*/
/*89373*/         OPC_CheckChild1Type, MVT::v8i32,
/*89375*/         OPC_RecordChild2, // #1 = $rsrc
/*89376*/         OPC_RecordChild3, // #2 = $sampler
/*89377*/         OPC_RecordChild4, // #3 = $dmask
/*89378*/         OPC_RecordChild5, // #4 = $unorm
/*89379*/         OPC_RecordChild6, // #5 = $r128
/*89380*/         OPC_RecordChild7, // #6 = $da
/*89381*/         OPC_MoveChild, 8,
/*89383*/         OPC_RecordNode, // #7 = $glc
/*89384*/         OPC_MoveParent,
/*89385*/         OPC_MoveChild, 9,
/*89387*/         OPC_RecordNode, // #8 = $slc
/*89388*/         OPC_MoveParent,
/*89389*/         OPC_MoveChild, 10,
/*89391*/         OPC_RecordNode, // #9 = $tfe
/*89392*/         OPC_MoveParent,
/*89393*/         OPC_MoveChild, 11,
/*89395*/         OPC_RecordNode, // #10 = $lwe
/*89396*/         OPC_MoveParent,
/*89397*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*89400*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*89403*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*89406*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*89409*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*89412*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*89415*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*89418*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*89421*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6124:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*89438*/       /*Scope*/ 65, /*->89504*/
/*89439*/         OPC_CheckChild1Type, MVT::v16i32,
/*89441*/         OPC_RecordChild2, // #1 = $rsrc
/*89442*/         OPC_RecordChild3, // #2 = $sampler
/*89443*/         OPC_RecordChild4, // #3 = $dmask
/*89444*/         OPC_RecordChild5, // #4 = $unorm
/*89445*/         OPC_RecordChild6, // #5 = $r128
/*89446*/         OPC_RecordChild7, // #6 = $da
/*89447*/         OPC_MoveChild, 8,
/*89449*/         OPC_RecordNode, // #7 = $glc
/*89450*/         OPC_MoveParent,
/*89451*/         OPC_MoveChild, 9,
/*89453*/         OPC_RecordNode, // #8 = $slc
/*89454*/         OPC_MoveParent,
/*89455*/         OPC_MoveChild, 10,
/*89457*/         OPC_RecordNode, // #9 = $tfe
/*89458*/         OPC_MoveParent,
/*89459*/         OPC_MoveChild, 11,
/*89461*/         OPC_RecordNode, // #10 = $lwe
/*89462*/         OPC_MoveParent,
/*89463*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*89466*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*89469*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*89472*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*89475*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*89478*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*89481*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*89484*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*89487*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6124:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*89504*/       0, /*End of Scope*/
/*89505*/     /*Scope*/ 80|128,2/*336*/, /*->89843*/
/*89507*/       OPC_CheckChild0Integer, 98|128,47/*6114*/, 
/*89510*/       OPC_RecordChild1, // #0 = $addr
/*89511*/       OPC_Scope, 65, /*->89578*/ // 5 children in Scope
/*89513*/         OPC_CheckChild1Type, MVT::i32,
/*89515*/         OPC_RecordChild2, // #1 = $rsrc
/*89516*/         OPC_RecordChild3, // #2 = $sampler
/*89517*/         OPC_RecordChild4, // #3 = $dmask
/*89518*/         OPC_RecordChild5, // #4 = $unorm
/*89519*/         OPC_RecordChild6, // #5 = $r128
/*89520*/         OPC_RecordChild7, // #6 = $da
/*89521*/         OPC_MoveChild, 8,
/*89523*/         OPC_RecordNode, // #7 = $glc
/*89524*/         OPC_MoveParent,
/*89525*/         OPC_MoveChild, 9,
/*89527*/         OPC_RecordNode, // #8 = $slc
/*89528*/         OPC_MoveParent,
/*89529*/         OPC_MoveChild, 10,
/*89531*/         OPC_RecordNode, // #9 = $tfe
/*89532*/         OPC_MoveParent,
/*89533*/         OPC_MoveChild, 11,
/*89535*/         OPC_RecordNode, // #10 = $lwe
/*89536*/         OPC_MoveParent,
/*89537*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*89540*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*89543*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*89546*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*89549*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*89552*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*89555*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*89558*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*89561*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6114:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*89578*/       /*Scope*/ 65, /*->89644*/
/*89579*/         OPC_CheckChild1Type, MVT::v2i32,
/*89581*/         OPC_RecordChild2, // #1 = $rsrc
/*89582*/         OPC_RecordChild3, // #2 = $sampler
/*89583*/         OPC_RecordChild4, // #3 = $dmask
/*89584*/         OPC_RecordChild5, // #4 = $unorm
/*89585*/         OPC_RecordChild6, // #5 = $r128
/*89586*/         OPC_RecordChild7, // #6 = $da
/*89587*/         OPC_MoveChild, 8,
/*89589*/         OPC_RecordNode, // #7 = $glc
/*89590*/         OPC_MoveParent,
/*89591*/         OPC_MoveChild, 9,
/*89593*/         OPC_RecordNode, // #8 = $slc
/*89594*/         OPC_MoveParent,
/*89595*/         OPC_MoveChild, 10,
/*89597*/         OPC_RecordNode, // #9 = $tfe
/*89598*/         OPC_MoveParent,
/*89599*/         OPC_MoveChild, 11,
/*89601*/         OPC_RecordNode, // #10 = $lwe
/*89602*/         OPC_MoveParent,
/*89603*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*89606*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*89609*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*89612*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*89615*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*89618*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*89621*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*89624*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*89627*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6114:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*89644*/       /*Scope*/ 65, /*->89710*/
/*89645*/         OPC_CheckChild1Type, MVT::v4i32,
/*89647*/         OPC_RecordChild2, // #1 = $rsrc
/*89648*/         OPC_RecordChild3, // #2 = $sampler
/*89649*/         OPC_RecordChild4, // #3 = $dmask
/*89650*/         OPC_RecordChild5, // #4 = $unorm
/*89651*/         OPC_RecordChild6, // #5 = $r128
/*89652*/         OPC_RecordChild7, // #6 = $da
/*89653*/         OPC_MoveChild, 8,
/*89655*/         OPC_RecordNode, // #7 = $glc
/*89656*/         OPC_MoveParent,
/*89657*/         OPC_MoveChild, 9,
/*89659*/         OPC_RecordNode, // #8 = $slc
/*89660*/         OPC_MoveParent,
/*89661*/         OPC_MoveChild, 10,
/*89663*/         OPC_RecordNode, // #9 = $tfe
/*89664*/         OPC_MoveParent,
/*89665*/         OPC_MoveChild, 11,
/*89667*/         OPC_RecordNode, // #10 = $lwe
/*89668*/         OPC_MoveParent,
/*89669*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*89672*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*89675*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*89678*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*89681*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*89684*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*89687*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*89690*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*89693*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6114:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*89710*/       /*Scope*/ 65, /*->89776*/
/*89711*/         OPC_CheckChild1Type, MVT::v8i32,
/*89713*/         OPC_RecordChild2, // #1 = $rsrc
/*89714*/         OPC_RecordChild3, // #2 = $sampler
/*89715*/         OPC_RecordChild4, // #3 = $dmask
/*89716*/         OPC_RecordChild5, // #4 = $unorm
/*89717*/         OPC_RecordChild6, // #5 = $r128
/*89718*/         OPC_RecordChild7, // #6 = $da
/*89719*/         OPC_MoveChild, 8,
/*89721*/         OPC_RecordNode, // #7 = $glc
/*89722*/         OPC_MoveParent,
/*89723*/         OPC_MoveChild, 9,
/*89725*/         OPC_RecordNode, // #8 = $slc
/*89726*/         OPC_MoveParent,
/*89727*/         OPC_MoveChild, 10,
/*89729*/         OPC_RecordNode, // #9 = $tfe
/*89730*/         OPC_MoveParent,
/*89731*/         OPC_MoveChild, 11,
/*89733*/         OPC_RecordNode, // #10 = $lwe
/*89734*/         OPC_MoveParent,
/*89735*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*89738*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*89741*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*89744*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*89747*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*89750*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*89753*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*89756*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*89759*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6114:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*89776*/       /*Scope*/ 65, /*->89842*/
/*89777*/         OPC_CheckChild1Type, MVT::v16i32,
/*89779*/         OPC_RecordChild2, // #1 = $rsrc
/*89780*/         OPC_RecordChild3, // #2 = $sampler
/*89781*/         OPC_RecordChild4, // #3 = $dmask
/*89782*/         OPC_RecordChild5, // #4 = $unorm
/*89783*/         OPC_RecordChild6, // #5 = $r128
/*89784*/         OPC_RecordChild7, // #6 = $da
/*89785*/         OPC_MoveChild, 8,
/*89787*/         OPC_RecordNode, // #7 = $glc
/*89788*/         OPC_MoveParent,
/*89789*/         OPC_MoveChild, 9,
/*89791*/         OPC_RecordNode, // #8 = $slc
/*89792*/         OPC_MoveParent,
/*89793*/         OPC_MoveChild, 10,
/*89795*/         OPC_RecordNode, // #9 = $tfe
/*89796*/         OPC_MoveParent,
/*89797*/         OPC_MoveChild, 11,
/*89799*/         OPC_RecordNode, // #10 = $lwe
/*89800*/         OPC_MoveParent,
/*89801*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*89804*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*89807*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*89810*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*89813*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*89816*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*89819*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*89822*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*89825*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6114:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*89842*/       0, /*End of Scope*/
/*89843*/     /*Scope*/ 80|128,2/*336*/, /*->90181*/
/*89845*/       OPC_CheckChild0Integer, 97|128,47/*6113*/, 
/*89848*/       OPC_RecordChild1, // #0 = $addr
/*89849*/       OPC_Scope, 65, /*->89916*/ // 5 children in Scope
/*89851*/         OPC_CheckChild1Type, MVT::i32,
/*89853*/         OPC_RecordChild2, // #1 = $rsrc
/*89854*/         OPC_RecordChild3, // #2 = $sampler
/*89855*/         OPC_RecordChild4, // #3 = $dmask
/*89856*/         OPC_RecordChild5, // #4 = $unorm
/*89857*/         OPC_RecordChild6, // #5 = $r128
/*89858*/         OPC_RecordChild7, // #6 = $da
/*89859*/         OPC_MoveChild, 8,
/*89861*/         OPC_RecordNode, // #7 = $glc
/*89862*/         OPC_MoveParent,
/*89863*/         OPC_MoveChild, 9,
/*89865*/         OPC_RecordNode, // #8 = $slc
/*89866*/         OPC_MoveParent,
/*89867*/         OPC_MoveChild, 10,
/*89869*/         OPC_RecordNode, // #9 = $tfe
/*89870*/         OPC_MoveParent,
/*89871*/         OPC_MoveChild, 11,
/*89873*/         OPC_RecordNode, // #10 = $lwe
/*89874*/         OPC_MoveParent,
/*89875*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*89878*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*89881*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*89884*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*89887*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*89890*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*89893*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*89896*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*89899*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6113:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*89916*/       /*Scope*/ 65, /*->89982*/
/*89917*/         OPC_CheckChild1Type, MVT::v2i32,
/*89919*/         OPC_RecordChild2, // #1 = $rsrc
/*89920*/         OPC_RecordChild3, // #2 = $sampler
/*89921*/         OPC_RecordChild4, // #3 = $dmask
/*89922*/         OPC_RecordChild5, // #4 = $unorm
/*89923*/         OPC_RecordChild6, // #5 = $r128
/*89924*/         OPC_RecordChild7, // #6 = $da
/*89925*/         OPC_MoveChild, 8,
/*89927*/         OPC_RecordNode, // #7 = $glc
/*89928*/         OPC_MoveParent,
/*89929*/         OPC_MoveChild, 9,
/*89931*/         OPC_RecordNode, // #8 = $slc
/*89932*/         OPC_MoveParent,
/*89933*/         OPC_MoveChild, 10,
/*89935*/         OPC_RecordNode, // #9 = $tfe
/*89936*/         OPC_MoveParent,
/*89937*/         OPC_MoveChild, 11,
/*89939*/         OPC_RecordNode, // #10 = $lwe
/*89940*/         OPC_MoveParent,
/*89941*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*89944*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*89947*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*89950*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*89953*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*89956*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*89959*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*89962*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*89965*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6113:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*89982*/       /*Scope*/ 65, /*->90048*/
/*89983*/         OPC_CheckChild1Type, MVT::v4i32,
/*89985*/         OPC_RecordChild2, // #1 = $rsrc
/*89986*/         OPC_RecordChild3, // #2 = $sampler
/*89987*/         OPC_RecordChild4, // #3 = $dmask
/*89988*/         OPC_RecordChild5, // #4 = $unorm
/*89989*/         OPC_RecordChild6, // #5 = $r128
/*89990*/         OPC_RecordChild7, // #6 = $da
/*89991*/         OPC_MoveChild, 8,
/*89993*/         OPC_RecordNode, // #7 = $glc
/*89994*/         OPC_MoveParent,
/*89995*/         OPC_MoveChild, 9,
/*89997*/         OPC_RecordNode, // #8 = $slc
/*89998*/         OPC_MoveParent,
/*89999*/         OPC_MoveChild, 10,
/*90001*/         OPC_RecordNode, // #9 = $tfe
/*90002*/         OPC_MoveParent,
/*90003*/         OPC_MoveChild, 11,
/*90005*/         OPC_RecordNode, // #10 = $lwe
/*90006*/         OPC_MoveParent,
/*90007*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*90010*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*90013*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*90016*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*90019*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*90022*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*90025*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*90028*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*90031*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6113:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*90048*/       /*Scope*/ 65, /*->90114*/
/*90049*/         OPC_CheckChild1Type, MVT::v8i32,
/*90051*/         OPC_RecordChild2, // #1 = $rsrc
/*90052*/         OPC_RecordChild3, // #2 = $sampler
/*90053*/         OPC_RecordChild4, // #3 = $dmask
/*90054*/         OPC_RecordChild5, // #4 = $unorm
/*90055*/         OPC_RecordChild6, // #5 = $r128
/*90056*/         OPC_RecordChild7, // #6 = $da
/*90057*/         OPC_MoveChild, 8,
/*90059*/         OPC_RecordNode, // #7 = $glc
/*90060*/         OPC_MoveParent,
/*90061*/         OPC_MoveChild, 9,
/*90063*/         OPC_RecordNode, // #8 = $slc
/*90064*/         OPC_MoveParent,
/*90065*/         OPC_MoveChild, 10,
/*90067*/         OPC_RecordNode, // #9 = $tfe
/*90068*/         OPC_MoveParent,
/*90069*/         OPC_MoveChild, 11,
/*90071*/         OPC_RecordNode, // #10 = $lwe
/*90072*/         OPC_MoveParent,
/*90073*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*90076*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*90079*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*90082*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*90085*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*90088*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*90091*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*90094*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*90097*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6113:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*90114*/       /*Scope*/ 65, /*->90180*/
/*90115*/         OPC_CheckChild1Type, MVT::v16i32,
/*90117*/         OPC_RecordChild2, // #1 = $rsrc
/*90118*/         OPC_RecordChild3, // #2 = $sampler
/*90119*/         OPC_RecordChild4, // #3 = $dmask
/*90120*/         OPC_RecordChild5, // #4 = $unorm
/*90121*/         OPC_RecordChild6, // #5 = $r128
/*90122*/         OPC_RecordChild7, // #6 = $da
/*90123*/         OPC_MoveChild, 8,
/*90125*/         OPC_RecordNode, // #7 = $glc
/*90126*/         OPC_MoveParent,
/*90127*/         OPC_MoveChild, 9,
/*90129*/         OPC_RecordNode, // #8 = $slc
/*90130*/         OPC_MoveParent,
/*90131*/         OPC_MoveChild, 10,
/*90133*/         OPC_RecordNode, // #9 = $tfe
/*90134*/         OPC_MoveParent,
/*90135*/         OPC_MoveChild, 11,
/*90137*/         OPC_RecordNode, // #10 = $lwe
/*90138*/         OPC_MoveParent,
/*90139*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*90142*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*90145*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*90148*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*90151*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*90154*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*90157*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*90160*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*90163*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6113:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*90180*/       0, /*End of Scope*/
/*90181*/     /*Scope*/ 76|128,1/*204*/, /*->90387*/
/*90183*/       OPC_CheckChild0Integer, 81|128,47/*6097*/, 
/*90186*/       OPC_RecordChild1, // #0 = $addr
/*90187*/       OPC_Scope, 65, /*->90254*/ // 3 children in Scope
/*90189*/         OPC_CheckChild1Type, MVT::i32,
/*90191*/         OPC_RecordChild2, // #1 = $rsrc
/*90192*/         OPC_RecordChild3, // #2 = $sampler
/*90193*/         OPC_RecordChild4, // #3 = $dmask
/*90194*/         OPC_RecordChild5, // #4 = $unorm
/*90195*/         OPC_RecordChild6, // #5 = $r128
/*90196*/         OPC_RecordChild7, // #6 = $da
/*90197*/         OPC_MoveChild, 8,
/*90199*/         OPC_RecordNode, // #7 = $glc
/*90200*/         OPC_MoveParent,
/*90201*/         OPC_MoveChild, 9,
/*90203*/         OPC_RecordNode, // #8 = $slc
/*90204*/         OPC_MoveParent,
/*90205*/         OPC_MoveChild, 10,
/*90207*/         OPC_RecordNode, // #9 = $tfe
/*90208*/         OPC_MoveParent,
/*90209*/         OPC_MoveChild, 11,
/*90211*/         OPC_RecordNode, // #10 = $lwe
/*90212*/         OPC_MoveParent,
/*90213*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*90216*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*90219*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*90222*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*90225*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*90228*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*90231*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*90234*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*90237*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6097:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*90254*/       /*Scope*/ 65, /*->90320*/
/*90255*/         OPC_CheckChild1Type, MVT::v2i32,
/*90257*/         OPC_RecordChild2, // #1 = $rsrc
/*90258*/         OPC_RecordChild3, // #2 = $sampler
/*90259*/         OPC_RecordChild4, // #3 = $dmask
/*90260*/         OPC_RecordChild5, // #4 = $unorm
/*90261*/         OPC_RecordChild6, // #5 = $r128
/*90262*/         OPC_RecordChild7, // #6 = $da
/*90263*/         OPC_MoveChild, 8,
/*90265*/         OPC_RecordNode, // #7 = $glc
/*90266*/         OPC_MoveParent,
/*90267*/         OPC_MoveChild, 9,
/*90269*/         OPC_RecordNode, // #8 = $slc
/*90270*/         OPC_MoveParent,
/*90271*/         OPC_MoveChild, 10,
/*90273*/         OPC_RecordNode, // #9 = $tfe
/*90274*/         OPC_MoveParent,
/*90275*/         OPC_MoveChild, 11,
/*90277*/         OPC_RecordNode, // #10 = $lwe
/*90278*/         OPC_MoveParent,
/*90279*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*90282*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*90285*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*90288*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*90291*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*90294*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*90297*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*90300*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*90303*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6097:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*90320*/       /*Scope*/ 65, /*->90386*/
/*90321*/         OPC_CheckChild1Type, MVT::v4i32,
/*90323*/         OPC_RecordChild2, // #1 = $rsrc
/*90324*/         OPC_RecordChild3, // #2 = $sampler
/*90325*/         OPC_RecordChild4, // #3 = $dmask
/*90326*/         OPC_RecordChild5, // #4 = $unorm
/*90327*/         OPC_RecordChild6, // #5 = $r128
/*90328*/         OPC_RecordChild7, // #6 = $da
/*90329*/         OPC_MoveChild, 8,
/*90331*/         OPC_RecordNode, // #7 = $glc
/*90332*/         OPC_MoveParent,
/*90333*/         OPC_MoveChild, 9,
/*90335*/         OPC_RecordNode, // #8 = $slc
/*90336*/         OPC_MoveParent,
/*90337*/         OPC_MoveChild, 10,
/*90339*/         OPC_RecordNode, // #9 = $tfe
/*90340*/         OPC_MoveParent,
/*90341*/         OPC_MoveChild, 11,
/*90343*/         OPC_RecordNode, // #10 = $lwe
/*90344*/         OPC_MoveParent,
/*90345*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*90348*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*90351*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*90354*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*90357*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*90360*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*90363*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*90366*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*90369*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6097:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*90386*/       0, /*End of Scope*/
/*90387*/     0, /*End of Scope*/
/*90388*/   /*SwitchOpcode*/ 85|128,2/*341*/, TARGET_VAL(ISD::SHL),// ->90733
/*90392*/     OPC_Scope, 41, /*->90435*/ // 2 children in Scope
/*90394*/       OPC_MoveChild0,
/*90395*/       OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*90398*/       OPC_MoveChild0,
/*90399*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*90402*/       OPC_CheckChild0Integer, 1, 
/*90404*/       OPC_RecordChild1, // #0 = $a
/*90405*/       OPC_CheckChild1Type, MVT::i32,
/*90407*/       OPC_MoveParent,
/*90408*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90419*/       OPC_MoveParent,
/*90420*/       OPC_RecordChild1, // #1 = $b
/*90421*/       OPC_CheckChild1Type, MVT::i32,
/*90423*/       OPC_CheckType, MVT::i32,
/*90425*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90427*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (shl:i32 (add:i32 (shl:i32 1:i32, i32:i32:$a), -1:i32), i32:i32:$b) - Complexity = 19
                // Dst: (S_BFM_B32:i32 ?:i32:$a, ?:i32:$b)
/*90435*/     /*Scope*/ 39|128,2/*295*/, /*->90732*/
/*90437*/       OPC_RecordChild0, // #0 = $src0
/*90438*/       OPC_RecordChild1, // #1 = $src1
/*90439*/       OPC_Scope, 108|128,1/*236*/, /*->90678*/ // 3 children in Scope
/*90442*/         OPC_CheckChild1Type, MVT::i32,
/*90444*/         OPC_SwitchType /*2 cases */, 88|128,1/*216*/, MVT::i32,// ->90664
/*90448*/           OPC_Scope, 11, /*->90461*/ // 3 children in Scope
/*90450*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90452*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHL_B32), 0,
                          MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                      // Src: (shl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                      // Dst: (S_LSHL_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*90461*/           /*Scope*/ 100, /*->90562*/
/*90462*/             OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*90464*/             OPC_EmitInteger, MVT::i32, 0, 
/*90467*/             OPC_EmitInteger, MVT::i32, 0, 
/*90470*/             OPC_EmitInteger, MVT::i32, 1, 
/*90473*/             OPC_EmitInteger, MVT::i32, 0, 
/*90476*/             OPC_EmitInteger, MVT::i32, 0, 
/*90479*/             OPC_EmitInteger, MVT::i32, 0, 
/*90482*/             OPC_EmitInteger, MVT::i32, 0, 
/*90485*/             OPC_EmitInteger, MVT::i32, 0, 
/*90488*/             OPC_EmitInteger, MVT::i32, 0, 
/*90491*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90503*/             OPC_EmitInteger, MVT::i32, 0, 
/*90506*/             OPC_EmitInteger, MVT::i32, 0, 
/*90509*/             OPC_EmitInteger, MVT::i32, 0, 
/*90512*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90524*/             OPC_EmitInteger, MVT::i32, 1, 
/*90527*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90530*/             OPC_EmitInteger, MVT::i32, 0, 
/*90533*/             OPC_EmitInteger, MVT::i32, 0, 
/*90536*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHL_r600), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (LSHL_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*90562*/           /*Scope*/ 100, /*->90663*/
/*90563*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*90565*/             OPC_EmitInteger, MVT::i32, 0, 
/*90568*/             OPC_EmitInteger, MVT::i32, 0, 
/*90571*/             OPC_EmitInteger, MVT::i32, 1, 
/*90574*/             OPC_EmitInteger, MVT::i32, 0, 
/*90577*/             OPC_EmitInteger, MVT::i32, 0, 
/*90580*/             OPC_EmitInteger, MVT::i32, 0, 
/*90583*/             OPC_EmitInteger, MVT::i32, 0, 
/*90586*/             OPC_EmitInteger, MVT::i32, 0, 
/*90589*/             OPC_EmitInteger, MVT::i32, 0, 
/*90592*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90604*/             OPC_EmitInteger, MVT::i32, 0, 
/*90607*/             OPC_EmitInteger, MVT::i32, 0, 
/*90610*/             OPC_EmitInteger, MVT::i32, 0, 
/*90613*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90625*/             OPC_EmitInteger, MVT::i32, 1, 
/*90628*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90631*/             OPC_EmitInteger, MVT::i32, 0, 
/*90634*/             OPC_EmitInteger, MVT::i32, 0, 
/*90637*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHL_eg), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (LSHL_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*90663*/           0, /*End of Scope*/
/*90664*/         /*SwitchType*/ 11, MVT::i64,// ->90677
/*90666*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90668*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHL_B64), 0,
                        MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (shl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHL_B64:i64:i1 i64:i64:$src0, i32:i32:$src1)
/*90677*/         0, // EndSwitchType
/*90678*/       /*Scope*/ 14, /*->90693*/
/*90679*/         OPC_CheckChild1Type, MVT::i16,
/*90681*/         OPC_CheckType, MVT::i16,
/*90683*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*90685*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LSHLREV_B16_e64), 0,
                      MVT::i16, 2/*#Ops*/, 1, 0, 
                  // Src: (shl:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_LSHLREV_B16_e64:i16 ?:i16:$src1, ?:i16:$src0)
/*90693*/       /*Scope*/ 37, /*->90731*/
/*90694*/         OPC_CheckChild1Type, MVT::v2i16,
/*90696*/         OPC_CheckType, MVT::v2i16,
/*90698*/         OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*90701*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*90704*/         OPC_EmitInteger, MVT::i32, 0, 
/*90707*/         OPC_EmitInteger, MVT::i32, 0, 
/*90710*/         OPC_EmitInteger, MVT::i32, 0, 
/*90713*/         OPC_EmitInteger, MVT::i32, 0, 
/*90716*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_LSHLREV_B16), 0,
                      MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (shl:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_LSHLREV_B16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*90731*/       0, /*End of Scope*/
/*90732*/     0, /*End of Scope*/
/*90733*/   /*SwitchOpcode*/ 103, TARGET_VAL(AMDGPUISD::FP_TO_FP16),// ->90839
/*90736*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*90737*/     OPC_CheckChild0Type, MVT::f32,
/*90739*/     OPC_SwitchType /*2 cases */, 85, MVT::i32,// ->90827
/*90742*/       OPC_Scope, 15, /*->90759*/ // 2 children in Scope
/*90744*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90746*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*90749*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e64), 0,
                      MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUfp_to_f16:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = 18
                  // Dst: (V_CVT_F16_F32_e64:i32 ?:i32:$src0_modifiers, f32:f32:$src0, ?:i1:$clamp, ?:i32:$omod)
/*90759*/       /*Scope*/ 66, /*->90826*/
/*90760*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*90762*/         OPC_EmitInteger, MVT::i32, 1, 
/*90765*/         OPC_EmitInteger, MVT::i32, 0, 
/*90768*/         OPC_EmitInteger, MVT::i32, 0, 
/*90771*/         OPC_EmitInteger, MVT::i32, 0, 
/*90774*/         OPC_EmitInteger, MVT::i32, 0, 
/*90777*/         OPC_EmitInteger, MVT::i32, 0, 
/*90780*/         OPC_EmitInteger, MVT::i32, 0, 
/*90783*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90795*/         OPC_EmitInteger, MVT::i32, 1, 
/*90798*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90801*/         OPC_EmitInteger, MVT::i32, 0, 
/*90804*/         OPC_EmitInteger, MVT::i32, 0, 
/*90807*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT32_TO_FLT16), 0,
                      MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUfp_to_f16:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLT32_TO_FLT16:i32 R600_Reg32:f32:$src0)
/*90826*/       0, /*End of Scope*/
/*90827*/     /*SwitchType*/ 9, MVT::i16,// ->90838
/*90829*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*90831*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 0, 
                // Src: (AMDGPUfp_to_f16:i16 f32:f32:$src) - Complexity = 3
                // Dst: (V_CVT_F16_F32_e32:i16 ?:f32:$src)
/*90838*/     0, // EndSwitchType
/*90839*/   /*SwitchOpcode*/ 112|128,39/*5104*/, TARGET_VAL(ISD::OR),// ->95947
/*90843*/     OPC_Scope, 75|128,38/*4939*/, /*->95785*/ // 2 children in Scope
/*90846*/       OPC_MoveChild0,
/*90847*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*90850*/       OPC_Scope, 57|128,2/*313*/, /*->91166*/ // 8 children in Scope
/*90853*/         OPC_RecordChild0, // #0 = $y
/*90854*/         OPC_Scope, 119|128,1/*247*/, /*->91104*/ // 2 children in Scope
/*90857*/           OPC_RecordChild1, // #1 = $x
/*90858*/           OPC_MoveParent,
/*90859*/           OPC_MoveChild1,
/*90860*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*90863*/           OPC_Scope, 7|128,1/*135*/, /*->91001*/ // 4 children in Scope
/*90866*/             OPC_RecordChild0, // #2 = $z
/*90867*/             OPC_MoveChild1,
/*90868*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*90871*/             OPC_CheckChild0Same, 1,
/*90873*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90884*/             OPC_MoveParent,
/*90885*/             OPC_MoveParent,
/*90886*/             OPC_CheckType, MVT::i32,
/*90888*/             OPC_Scope, 98, /*->90988*/ // 2 children in Scope
/*90890*/               OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*90892*/               OPC_EmitInteger, MVT::i32, 0, 
/*90895*/               OPC_EmitInteger, MVT::i32, 0, 
/*90898*/               OPC_EmitInteger, MVT::i32, 0, 
/*90901*/               OPC_EmitInteger, MVT::i32, 0, 
/*90904*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90916*/               OPC_EmitInteger, MVT::i32, 0, 
/*90919*/               OPC_EmitInteger, MVT::i32, 0, 
/*90922*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90934*/               OPC_EmitInteger, MVT::i32, 0, 
/*90937*/               OPC_EmitInteger, MVT::i32, 0, 
/*90940*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90952*/               OPC_EmitInteger, MVT::i32, 1, 
/*90955*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90958*/               OPC_EmitInteger, MVT::i32, 0, 
/*90961*/               OPC_EmitInteger, MVT::i32, 0, 
/*90964*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*90988*/             /*Scope*/ 11, /*->91000*/
/*90989*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90991*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*91000*/             0, /*End of Scope*/
/*91001*/           /*Scope*/ 33, /*->91035*/
/*91002*/             OPC_MoveChild0,
/*91003*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*91006*/             OPC_CheckChild0Same, 1,
/*91008*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91019*/             OPC_MoveParent,
/*91020*/             OPC_RecordChild1, // #2 = $z
/*91021*/             OPC_MoveParent,
/*91022*/             OPC_CheckType, MVT::i32,
/*91024*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91026*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*91035*/           /*Scope*/ 33, /*->91069*/
/*91036*/             OPC_RecordChild0, // #2 = $z
/*91037*/             OPC_MoveChild1,
/*91038*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*91041*/             OPC_CheckChild0Same, 0,
/*91043*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91054*/             OPC_MoveParent,
/*91055*/             OPC_MoveParent,
/*91056*/             OPC_CheckType, MVT::i32,
/*91058*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91060*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*91069*/           /*Scope*/ 33, /*->91103*/
/*91070*/             OPC_MoveChild0,
/*91071*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*91074*/             OPC_CheckChild0Same, 0,
/*91076*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91087*/             OPC_MoveParent,
/*91088*/             OPC_RecordChild1, // #2 = $z
/*91089*/             OPC_MoveParent,
/*91090*/             OPC_CheckType, MVT::i32,
/*91092*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91094*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*91103*/           0, /*End of Scope*/
/*91104*/         /*Scope*/ 60, /*->91165*/
/*91105*/           OPC_MoveChild1,
/*91106*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*91109*/           OPC_RecordChild0, // #1 = $x
/*91110*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91121*/           OPC_MoveParent,
/*91122*/           OPC_MoveParent,
/*91123*/           OPC_MoveChild1,
/*91124*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*91127*/           OPC_Scope, 17, /*->91146*/ // 2 children in Scope
/*91129*/             OPC_RecordChild0, // #2 = $y
/*91130*/             OPC_CheckChild1Same, 1,
/*91132*/             OPC_MoveParent,
/*91133*/             OPC_CheckType, MVT::i32,
/*91135*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91137*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*91146*/           /*Scope*/ 17, /*->91164*/
/*91147*/             OPC_CheckChild0Same, 1,
/*91149*/             OPC_RecordChild1, // #2 = $y
/*91150*/             OPC_MoveParent,
/*91151*/             OPC_CheckType, MVT::i32,
/*91153*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91155*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*91164*/           0, /*End of Scope*/
/*91165*/         0, /*End of Scope*/
/*91166*/       /*Scope*/ 61, /*->91228*/
/*91167*/         OPC_MoveChild0,
/*91168*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*91171*/         OPC_RecordChild0, // #0 = $x
/*91172*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91183*/         OPC_MoveParent,
/*91184*/         OPC_RecordChild1, // #1 = $z
/*91185*/         OPC_MoveParent,
/*91186*/         OPC_MoveChild1,
/*91187*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*91190*/         OPC_Scope, 17, /*->91209*/ // 2 children in Scope
/*91192*/           OPC_RecordChild0, // #2 = $y
/*91193*/           OPC_CheckChild1Same, 0,
/*91195*/           OPC_MoveParent,
/*91196*/           OPC_CheckType, MVT::i32,
/*91198*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91200*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*91209*/         /*Scope*/ 17, /*->91227*/
/*91210*/           OPC_CheckChild0Same, 0,
/*91212*/           OPC_RecordChild1, // #2 = $y
/*91213*/           OPC_MoveParent,
/*91214*/           OPC_CheckType, MVT::i32,
/*91216*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91218*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*91227*/         0, /*End of Scope*/
/*91228*/       /*Scope*/ 100|128,4/*612*/, /*->91842*/
/*91230*/         OPC_RecordChild0, // #0 = $y
/*91231*/         OPC_Scope, 115|128,2/*371*/, /*->91605*/ // 2 children in Scope
/*91234*/           OPC_RecordChild1, // #1 = $x
/*91235*/           OPC_MoveParent,
/*91236*/           OPC_MoveChild1,
/*91237*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*91240*/           OPC_Scope, 120, /*->91362*/ // 3 children in Scope
/*91242*/             OPC_MoveChild0,
/*91243*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*91246*/             OPC_CheckChild0Same, 1,
/*91248*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91259*/             OPC_MoveParent,
/*91260*/             OPC_RecordChild1, // #2 = $z
/*91261*/             OPC_MoveParent,
/*91262*/             OPC_CheckType, MVT::i32,
/*91264*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*91266*/             OPC_EmitInteger, MVT::i32, 0, 
/*91269*/             OPC_EmitInteger, MVT::i32, 0, 
/*91272*/             OPC_EmitInteger, MVT::i32, 0, 
/*91275*/             OPC_EmitInteger, MVT::i32, 0, 
/*91278*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91290*/             OPC_EmitInteger, MVT::i32, 0, 
/*91293*/             OPC_EmitInteger, MVT::i32, 0, 
/*91296*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91308*/             OPC_EmitInteger, MVT::i32, 0, 
/*91311*/             OPC_EmitInteger, MVT::i32, 0, 
/*91314*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91326*/             OPC_EmitInteger, MVT::i32, 1, 
/*91329*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*91332*/             OPC_EmitInteger, MVT::i32, 0, 
/*91335*/             OPC_EmitInteger, MVT::i32, 0, 
/*91338*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*91362*/           /*Scope*/ 120, /*->91483*/
/*91363*/             OPC_RecordChild0, // #2 = $z
/*91364*/             OPC_MoveChild1,
/*91365*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*91368*/             OPC_CheckChild0Same, 0,
/*91370*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91381*/             OPC_MoveParent,
/*91382*/             OPC_MoveParent,
/*91383*/             OPC_CheckType, MVT::i32,
/*91385*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*91387*/             OPC_EmitInteger, MVT::i32, 0, 
/*91390*/             OPC_EmitInteger, MVT::i32, 0, 
/*91393*/             OPC_EmitInteger, MVT::i32, 0, 
/*91396*/             OPC_EmitInteger, MVT::i32, 0, 
/*91399*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91411*/             OPC_EmitInteger, MVT::i32, 0, 
/*91414*/             OPC_EmitInteger, MVT::i32, 0, 
/*91417*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91429*/             OPC_EmitInteger, MVT::i32, 0, 
/*91432*/             OPC_EmitInteger, MVT::i32, 0, 
/*91435*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91447*/             OPC_EmitInteger, MVT::i32, 1, 
/*91450*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*91453*/             OPC_EmitInteger, MVT::i32, 0, 
/*91456*/             OPC_EmitInteger, MVT::i32, 0, 
/*91459*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*91483*/           /*Scope*/ 120, /*->91604*/
/*91484*/             OPC_MoveChild0,
/*91485*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*91488*/             OPC_CheckChild0Same, 0,
/*91490*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91501*/             OPC_MoveParent,
/*91502*/             OPC_RecordChild1, // #2 = $z
/*91503*/             OPC_MoveParent,
/*91504*/             OPC_CheckType, MVT::i32,
/*91506*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*91508*/             OPC_EmitInteger, MVT::i32, 0, 
/*91511*/             OPC_EmitInteger, MVT::i32, 0, 
/*91514*/             OPC_EmitInteger, MVT::i32, 0, 
/*91517*/             OPC_EmitInteger, MVT::i32, 0, 
/*91520*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91532*/             OPC_EmitInteger, MVT::i32, 0, 
/*91535*/             OPC_EmitInteger, MVT::i32, 0, 
/*91538*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91550*/             OPC_EmitInteger, MVT::i32, 0, 
/*91553*/             OPC_EmitInteger, MVT::i32, 0, 
/*91556*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91568*/             OPC_EmitInteger, MVT::i32, 1, 
/*91571*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*91574*/             OPC_EmitInteger, MVT::i32, 0, 
/*91577*/             OPC_EmitInteger, MVT::i32, 0, 
/*91580*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*91604*/           0, /*End of Scope*/
/*91605*/         /*Scope*/ 106|128,1/*234*/, /*->91841*/
/*91607*/           OPC_MoveChild1,
/*91608*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*91611*/           OPC_RecordChild0, // #1 = $x
/*91612*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91623*/           OPC_MoveParent,
/*91624*/           OPC_MoveParent,
/*91625*/           OPC_MoveChild1,
/*91626*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*91629*/           OPC_Scope, 104, /*->91735*/ // 2 children in Scope
/*91631*/             OPC_RecordChild0, // #2 = $y
/*91632*/             OPC_CheckChild1Same, 1,
/*91634*/             OPC_MoveParent,
/*91635*/             OPC_CheckType, MVT::i32,
/*91637*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*91639*/             OPC_EmitInteger, MVT::i32, 0, 
/*91642*/             OPC_EmitInteger, MVT::i32, 0, 
/*91645*/             OPC_EmitInteger, MVT::i32, 0, 
/*91648*/             OPC_EmitInteger, MVT::i32, 0, 
/*91651*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91663*/             OPC_EmitInteger, MVT::i32, 0, 
/*91666*/             OPC_EmitInteger, MVT::i32, 0, 
/*91669*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91681*/             OPC_EmitInteger, MVT::i32, 0, 
/*91684*/             OPC_EmitInteger, MVT::i32, 0, 
/*91687*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91699*/             OPC_EmitInteger, MVT::i32, 1, 
/*91702*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*91705*/             OPC_EmitInteger, MVT::i32, 0, 
/*91708*/             OPC_EmitInteger, MVT::i32, 0, 
/*91711*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*91735*/           /*Scope*/ 104, /*->91840*/
/*91736*/             OPC_CheckChild0Same, 1,
/*91738*/             OPC_RecordChild1, // #2 = $y
/*91739*/             OPC_MoveParent,
/*91740*/             OPC_CheckType, MVT::i32,
/*91742*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*91744*/             OPC_EmitInteger, MVT::i32, 0, 
/*91747*/             OPC_EmitInteger, MVT::i32, 0, 
/*91750*/             OPC_EmitInteger, MVT::i32, 0, 
/*91753*/             OPC_EmitInteger, MVT::i32, 0, 
/*91756*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91768*/             OPC_EmitInteger, MVT::i32, 0, 
/*91771*/             OPC_EmitInteger, MVT::i32, 0, 
/*91774*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91786*/             OPC_EmitInteger, MVT::i32, 0, 
/*91789*/             OPC_EmitInteger, MVT::i32, 0, 
/*91792*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91804*/             OPC_EmitInteger, MVT::i32, 1, 
/*91807*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*91810*/             OPC_EmitInteger, MVT::i32, 0, 
/*91813*/             OPC_EmitInteger, MVT::i32, 0, 
/*91816*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*91840*/           0, /*End of Scope*/
/*91841*/         0, /*End of Scope*/
/*91842*/       /*Scope*/ 107|128,1/*235*/, /*->92079*/
/*91844*/         OPC_MoveChild0,
/*91845*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*91848*/         OPC_RecordChild0, // #0 = $x
/*91849*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91860*/         OPC_MoveParent,
/*91861*/         OPC_RecordChild1, // #1 = $z
/*91862*/         OPC_MoveParent,
/*91863*/         OPC_MoveChild1,
/*91864*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*91867*/         OPC_Scope, 104, /*->91973*/ // 2 children in Scope
/*91869*/           OPC_RecordChild0, // #2 = $y
/*91870*/           OPC_CheckChild1Same, 0,
/*91872*/           OPC_MoveParent,
/*91873*/           OPC_CheckType, MVT::i32,
/*91875*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*91877*/           OPC_EmitInteger, MVT::i32, 0, 
/*91880*/           OPC_EmitInteger, MVT::i32, 0, 
/*91883*/           OPC_EmitInteger, MVT::i32, 0, 
/*91886*/           OPC_EmitInteger, MVT::i32, 0, 
/*91889*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91901*/           OPC_EmitInteger, MVT::i32, 0, 
/*91904*/           OPC_EmitInteger, MVT::i32, 0, 
/*91907*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91919*/           OPC_EmitInteger, MVT::i32, 0, 
/*91922*/           OPC_EmitInteger, MVT::i32, 0, 
/*91925*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91937*/           OPC_EmitInteger, MVT::i32, 1, 
/*91940*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*91943*/           OPC_EmitInteger, MVT::i32, 0, 
/*91946*/           OPC_EmitInteger, MVT::i32, 0, 
/*91949*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*91973*/         /*Scope*/ 104, /*->92078*/
/*91974*/           OPC_CheckChild0Same, 0,
/*91976*/           OPC_RecordChild1, // #2 = $y
/*91977*/           OPC_MoveParent,
/*91978*/           OPC_CheckType, MVT::i32,
/*91980*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*91982*/           OPC_EmitInteger, MVT::i32, 0, 
/*91985*/           OPC_EmitInteger, MVT::i32, 0, 
/*91988*/           OPC_EmitInteger, MVT::i32, 0, 
/*91991*/           OPC_EmitInteger, MVT::i32, 0, 
/*91994*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92006*/           OPC_EmitInteger, MVT::i32, 0, 
/*92009*/           OPC_EmitInteger, MVT::i32, 0, 
/*92012*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92024*/           OPC_EmitInteger, MVT::i32, 0, 
/*92027*/           OPC_EmitInteger, MVT::i32, 0, 
/*92030*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92042*/           OPC_EmitInteger, MVT::i32, 1, 
/*92045*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92048*/           OPC_EmitInteger, MVT::i32, 0, 
/*92051*/           OPC_EmitInteger, MVT::i32, 0, 
/*92054*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*92078*/         0, /*End of Scope*/
/*92079*/       /*Scope*/ 79|128,4/*591*/, /*->92672*/
/*92081*/         OPC_RecordChild0, // #0 = $x
/*92082*/         OPC_Scope, 85|128,3/*469*/, /*->92554*/ // 2 children in Scope
/*92085*/           OPC_RecordChild1, // #1 = $z
/*92086*/           OPC_MoveParent,
/*92087*/           OPC_MoveChild1,
/*92088*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*92091*/           OPC_Scope, 9|128,2/*265*/, /*->92359*/ // 4 children in Scope
/*92094*/             OPC_RecordChild0, // #2 = $y
/*92095*/             OPC_MoveChild1,
/*92096*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*92099*/             OPC_Scope, 100|128,1/*228*/, /*->92330*/ // 2 children in Scope
/*92102*/               OPC_CheckChild0Same, 0,
/*92104*/               OPC_CheckChild1Same, 1,
/*92106*/               OPC_MoveParent,
/*92107*/               OPC_MoveParent,
/*92108*/               OPC_CheckType, MVT::i32,
/*92110*/               OPC_Scope, 68|128,1/*196*/, /*->92309*/ // 2 children in Scope
/*92113*/                 OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*92115*/                 OPC_EmitInteger, MVT::i32, 0, 
/*92118*/                 OPC_EmitInteger, MVT::i32, 0, 
/*92121*/                 OPC_EmitInteger, MVT::i32, 0, 
/*92124*/                 OPC_EmitInteger, MVT::i32, 0, 
/*92127*/                 OPC_EmitInteger, MVT::i32, 1, 
/*92130*/                 OPC_EmitInteger, MVT::i32, 0, 
/*92133*/                 OPC_EmitInteger, MVT::i32, 0, 
/*92136*/                 OPC_EmitInteger, MVT::i32, 0, 
/*92139*/                 OPC_EmitInteger, MVT::i32, 0, 
/*92142*/                 OPC_EmitInteger, MVT::i32, 0, 
/*92145*/                 OPC_EmitInteger, MVT::i32, 0, 
/*92148*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92160*/                 OPC_EmitInteger, MVT::i32, 0, 
/*92163*/                 OPC_EmitInteger, MVT::i32, 0, 
/*92166*/                 OPC_EmitInteger, MVT::i32, 0, 
/*92169*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92181*/                 OPC_EmitInteger, MVT::i32, 1, 
/*92184*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92187*/                 OPC_EmitInteger, MVT::i32, 0, 
/*92190*/                 OPC_EmitInteger, MVT::i32, 0, 
/*92193*/                 OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                              MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*92219*/                 OPC_EmitInteger, MVT::i32, 0, 
/*92222*/                 OPC_EmitInteger, MVT::i32, 0, 
/*92225*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92237*/                 OPC_EmitInteger, MVT::i32, 0, 
/*92240*/                 OPC_EmitInteger, MVT::i32, 0, 
/*92243*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92255*/                 OPC_EmitInteger, MVT::i32, 0, 
/*92258*/                 OPC_EmitInteger, MVT::i32, 0, 
/*92261*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92273*/                 OPC_EmitInteger, MVT::i32, 1, 
/*92276*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92279*/                 OPC_EmitInteger, MVT::i32, 0, 
/*92282*/                 OPC_EmitInteger, MVT::i32, 0, 
/*92285*/                 OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                              MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92309*/               /*Scope*/ 19, /*->92329*/
/*92310*/                 OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92312*/                 OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                              MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*92320*/                 OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                              MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92329*/               0, /*End of Scope*/
/*92330*/             /*Scope*/ 27, /*->92358*/
/*92331*/               OPC_CheckChild0Same, 1,
/*92333*/               OPC_CheckChild1Same, 0,
/*92335*/               OPC_MoveParent,
/*92336*/               OPC_MoveParent,
/*92337*/               OPC_CheckType, MVT::i32,
/*92339*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92341*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*92349*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92358*/             0, /*End of Scope*/
/*92359*/           /*Scope*/ 64, /*->92424*/
/*92360*/             OPC_MoveChild0,
/*92361*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*92364*/             OPC_Scope, 28, /*->92394*/ // 2 children in Scope
/*92366*/               OPC_CheckChild0Same, 0,
/*92368*/               OPC_CheckChild1Same, 1,
/*92370*/               OPC_MoveParent,
/*92371*/               OPC_RecordChild1, // #2 = $y
/*92372*/               OPC_MoveParent,
/*92373*/               OPC_CheckType, MVT::i32,
/*92375*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92377*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*92385*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92394*/             /*Scope*/ 28, /*->92423*/
/*92395*/               OPC_CheckChild0Same, 1,
/*92397*/               OPC_CheckChild1Same, 0,
/*92399*/               OPC_MoveParent,
/*92400*/               OPC_RecordChild1, // #2 = $y
/*92401*/               OPC_MoveParent,
/*92402*/               OPC_CheckType, MVT::i32,
/*92404*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92406*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*92414*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92423*/             0, /*End of Scope*/
/*92424*/           /*Scope*/ 63, /*->92488*/
/*92425*/             OPC_RecordChild0, // #2 = $y
/*92426*/             OPC_MoveChild1,
/*92427*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*92430*/             OPC_Scope, 27, /*->92459*/ // 2 children in Scope
/*92432*/               OPC_CheckChild0Same, 1,
/*92434*/               OPC_CheckChild1Same, 0,
/*92436*/               OPC_MoveParent,
/*92437*/               OPC_MoveParent,
/*92438*/               OPC_CheckType, MVT::i32,
/*92440*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92442*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*92450*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92459*/             /*Scope*/ 27, /*->92487*/
/*92460*/               OPC_CheckChild0Same, 0,
/*92462*/               OPC_CheckChild1Same, 1,
/*92464*/               OPC_MoveParent,
/*92465*/               OPC_MoveParent,
/*92466*/               OPC_CheckType, MVT::i32,
/*92468*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92470*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*92478*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92487*/             0, /*End of Scope*/
/*92488*/           /*Scope*/ 64, /*->92553*/
/*92489*/             OPC_MoveChild0,
/*92490*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*92493*/             OPC_Scope, 28, /*->92523*/ // 2 children in Scope
/*92495*/               OPC_CheckChild0Same, 1,
/*92497*/               OPC_CheckChild1Same, 0,
/*92499*/               OPC_MoveParent,
/*92500*/               OPC_RecordChild1, // #2 = $y
/*92501*/               OPC_MoveParent,
/*92502*/               OPC_CheckType, MVT::i32,
/*92504*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92506*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*92514*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92523*/             /*Scope*/ 28, /*->92552*/
/*92524*/               OPC_CheckChild0Same, 0,
/*92526*/               OPC_CheckChild1Same, 1,
/*92528*/               OPC_MoveParent,
/*92529*/               OPC_RecordChild1, // #2 = $y
/*92530*/               OPC_MoveParent,
/*92531*/               OPC_CheckType, MVT::i32,
/*92533*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92535*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*92543*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92552*/             0, /*End of Scope*/
/*92553*/           0, /*End of Scope*/
/*92554*/         /*Scope*/ 116, /*->92671*/
/*92555*/           OPC_MoveChild1,
/*92556*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*92559*/           OPC_RecordChild0, // #1 = $x
/*92560*/           OPC_RecordChild1, // #2 = $z
/*92561*/           OPC_MoveParent,
/*92562*/           OPC_MoveParent,
/*92563*/           OPC_MoveChild1,
/*92564*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*92567*/           OPC_Scope, 26, /*->92595*/ // 3 children in Scope
/*92569*/             OPC_CheckChild0Same, 1,
/*92571*/             OPC_CheckChild1Same, 2,
/*92573*/             OPC_MoveParent,
/*92574*/             OPC_CheckType, MVT::i32,
/*92576*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92578*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*92586*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92595*/           /*Scope*/ 47, /*->92643*/
/*92596*/             OPC_CheckChild0Same, 2,
/*92598*/             OPC_CheckChild1Same, 1,
/*92600*/             OPC_MoveParent,
/*92601*/             OPC_CheckType, MVT::i32,
/*92603*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92605*/             OPC_Scope, 17, /*->92624*/ // 2 children in Scope
/*92607*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*92615*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92624*/             /*Scope*/ 17, /*->92642*/
/*92625*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 2, 0,  // Results = #3
/*92633*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92642*/             0, /*End of Scope*/
/*92643*/           /*Scope*/ 26, /*->92670*/
/*92644*/             OPC_CheckChild0Same, 1,
/*92646*/             OPC_CheckChild1Same, 2,
/*92648*/             OPC_MoveParent,
/*92649*/             OPC_CheckType, MVT::i32,
/*92651*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92653*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i16, 2/*#Ops*/, 2, 0,  // Results = #3
/*92661*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92670*/           0, /*End of Scope*/
/*92671*/         0, /*End of Scope*/
/*92672*/       /*Scope*/ 117, /*->92790*/
/*92673*/         OPC_MoveChild0,
/*92674*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*92677*/         OPC_RecordChild0, // #0 = $x
/*92678*/         OPC_RecordChild1, // #1 = $z
/*92679*/         OPC_MoveParent,
/*92680*/         OPC_RecordChild1, // #2 = $y
/*92681*/         OPC_MoveParent,
/*92682*/         OPC_MoveChild1,
/*92683*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*92686*/         OPC_Scope, 26, /*->92714*/ // 3 children in Scope
/*92688*/           OPC_CheckChild0Same, 0,
/*92690*/           OPC_CheckChild1Same, 1,
/*92692*/           OPC_MoveParent,
/*92693*/           OPC_CheckType, MVT::i32,
/*92695*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92697*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*92705*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92714*/         /*Scope*/ 47, /*->92762*/
/*92715*/           OPC_CheckChild0Same, 1,
/*92717*/           OPC_CheckChild1Same, 0,
/*92719*/           OPC_MoveParent,
/*92720*/           OPC_CheckType, MVT::i32,
/*92722*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92724*/           OPC_Scope, 17, /*->92743*/ // 2 children in Scope
/*92726*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*92734*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92743*/           /*Scope*/ 17, /*->92761*/
/*92744*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*92752*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92761*/           0, /*End of Scope*/
/*92762*/         /*Scope*/ 26, /*->92789*/
/*92763*/           OPC_CheckChild0Same, 0,
/*92765*/           OPC_CheckChild1Same, 1,
/*92767*/           OPC_MoveParent,
/*92768*/           OPC_CheckType, MVT::i32,
/*92770*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92772*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*92780*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*92789*/         0, /*End of Scope*/
/*92790*/       /*Scope*/ 64|128,17/*2240*/, /*->95032*/
/*92792*/         OPC_RecordChild0, // #0 = $x
/*92793*/         OPC_Scope, 76|128,11/*1484*/, /*->94280*/ // 2 children in Scope
/*92796*/           OPC_RecordChild1, // #1 = $z
/*92797*/           OPC_MoveParent,
/*92798*/           OPC_MoveChild1,
/*92799*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*92802*/           OPC_Scope, 81|128,1/*209*/, /*->93014*/ // 4 children in Scope
/*92805*/             OPC_RecordChild0, // #2 = $y
/*92806*/             OPC_MoveChild1,
/*92807*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*92810*/             OPC_CheckChild0Same, 1,
/*92812*/             OPC_CheckChild1Same, 0,
/*92814*/             OPC_MoveParent,
/*92815*/             OPC_MoveParent,
/*92816*/             OPC_CheckType, MVT::i32,
/*92818*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*92820*/             OPC_EmitInteger, MVT::i32, 0, 
/*92823*/             OPC_EmitInteger, MVT::i32, 0, 
/*92826*/             OPC_EmitInteger, MVT::i32, 0, 
/*92829*/             OPC_EmitInteger, MVT::i32, 0, 
/*92832*/             OPC_EmitInteger, MVT::i32, 1, 
/*92835*/             OPC_EmitInteger, MVT::i32, 0, 
/*92838*/             OPC_EmitInteger, MVT::i32, 0, 
/*92841*/             OPC_EmitInteger, MVT::i32, 0, 
/*92844*/             OPC_EmitInteger, MVT::i32, 0, 
/*92847*/             OPC_EmitInteger, MVT::i32, 0, 
/*92850*/             OPC_EmitInteger, MVT::i32, 0, 
/*92853*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92865*/             OPC_EmitInteger, MVT::i32, 0, 
/*92868*/             OPC_EmitInteger, MVT::i32, 0, 
/*92871*/             OPC_EmitInteger, MVT::i32, 0, 
/*92874*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92886*/             OPC_EmitInteger, MVT::i32, 1, 
/*92889*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92892*/             OPC_EmitInteger, MVT::i32, 0, 
/*92895*/             OPC_EmitInteger, MVT::i32, 0, 
/*92898*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*92924*/             OPC_EmitInteger, MVT::i32, 0, 
/*92927*/             OPC_EmitInteger, MVT::i32, 0, 
/*92930*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92942*/             OPC_EmitInteger, MVT::i32, 0, 
/*92945*/             OPC_EmitInteger, MVT::i32, 0, 
/*92948*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92960*/             OPC_EmitInteger, MVT::i32, 0, 
/*92963*/             OPC_EmitInteger, MVT::i32, 0, 
/*92966*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92978*/             OPC_EmitInteger, MVT::i32, 1, 
/*92981*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92984*/             OPC_EmitInteger, MVT::i32, 0, 
/*92987*/             OPC_EmitInteger, MVT::i32, 0, 
/*92990*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*93014*/           /*Scope*/ 36|128,3/*420*/, /*->93436*/
/*93016*/             OPC_MoveChild0,
/*93017*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*93020*/             OPC_Scope, 77|128,1/*205*/, /*->93228*/ // 2 children in Scope
/*93023*/               OPC_CheckChild0Same, 0,
/*93025*/               OPC_CheckChild1Same, 1,
/*93027*/               OPC_MoveParent,
/*93028*/               OPC_RecordChild1, // #2 = $y
/*93029*/               OPC_MoveParent,
/*93030*/               OPC_CheckType, MVT::i32,
/*93032*/               OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*93034*/               OPC_EmitInteger, MVT::i32, 0, 
/*93037*/               OPC_EmitInteger, MVT::i32, 0, 
/*93040*/               OPC_EmitInteger, MVT::i32, 0, 
/*93043*/               OPC_EmitInteger, MVT::i32, 0, 
/*93046*/               OPC_EmitInteger, MVT::i32, 1, 
/*93049*/               OPC_EmitInteger, MVT::i32, 0, 
/*93052*/               OPC_EmitInteger, MVT::i32, 0, 
/*93055*/               OPC_EmitInteger, MVT::i32, 0, 
/*93058*/               OPC_EmitInteger, MVT::i32, 0, 
/*93061*/               OPC_EmitInteger, MVT::i32, 0, 
/*93064*/               OPC_EmitInteger, MVT::i32, 0, 
/*93067*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93079*/               OPC_EmitInteger, MVT::i32, 0, 
/*93082*/               OPC_EmitInteger, MVT::i32, 0, 
/*93085*/               OPC_EmitInteger, MVT::i32, 0, 
/*93088*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93100*/               OPC_EmitInteger, MVT::i32, 1, 
/*93103*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93106*/               OPC_EmitInteger, MVT::i32, 0, 
/*93109*/               OPC_EmitInteger, MVT::i32, 0, 
/*93112*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*93138*/               OPC_EmitInteger, MVT::i32, 0, 
/*93141*/               OPC_EmitInteger, MVT::i32, 0, 
/*93144*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93156*/               OPC_EmitInteger, MVT::i32, 0, 
/*93159*/               OPC_EmitInteger, MVT::i32, 0, 
/*93162*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93174*/               OPC_EmitInteger, MVT::i32, 0, 
/*93177*/               OPC_EmitInteger, MVT::i32, 0, 
/*93180*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93192*/               OPC_EmitInteger, MVT::i32, 1, 
/*93195*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93198*/               OPC_EmitInteger, MVT::i32, 0, 
/*93201*/               OPC_EmitInteger, MVT::i32, 0, 
/*93204*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*93228*/             /*Scope*/ 77|128,1/*205*/, /*->93435*/
/*93230*/               OPC_CheckChild0Same, 1,
/*93232*/               OPC_CheckChild1Same, 0,
/*93234*/               OPC_MoveParent,
/*93235*/               OPC_RecordChild1, // #2 = $y
/*93236*/               OPC_MoveParent,
/*93237*/               OPC_CheckType, MVT::i32,
/*93239*/               OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*93241*/               OPC_EmitInteger, MVT::i32, 0, 
/*93244*/               OPC_EmitInteger, MVT::i32, 0, 
/*93247*/               OPC_EmitInteger, MVT::i32, 0, 
/*93250*/               OPC_EmitInteger, MVT::i32, 0, 
/*93253*/               OPC_EmitInteger, MVT::i32, 1, 
/*93256*/               OPC_EmitInteger, MVT::i32, 0, 
/*93259*/               OPC_EmitInteger, MVT::i32, 0, 
/*93262*/               OPC_EmitInteger, MVT::i32, 0, 
/*93265*/               OPC_EmitInteger, MVT::i32, 0, 
/*93268*/               OPC_EmitInteger, MVT::i32, 0, 
/*93271*/               OPC_EmitInteger, MVT::i32, 0, 
/*93274*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93286*/               OPC_EmitInteger, MVT::i32, 0, 
/*93289*/               OPC_EmitInteger, MVT::i32, 0, 
/*93292*/               OPC_EmitInteger, MVT::i32, 0, 
/*93295*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93307*/               OPC_EmitInteger, MVT::i32, 1, 
/*93310*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93313*/               OPC_EmitInteger, MVT::i32, 0, 
/*93316*/               OPC_EmitInteger, MVT::i32, 0, 
/*93319*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*93345*/               OPC_EmitInteger, MVT::i32, 0, 
/*93348*/               OPC_EmitInteger, MVT::i32, 0, 
/*93351*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93363*/               OPC_EmitInteger, MVT::i32, 0, 
/*93366*/               OPC_EmitInteger, MVT::i32, 0, 
/*93369*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93381*/               OPC_EmitInteger, MVT::i32, 0, 
/*93384*/               OPC_EmitInteger, MVT::i32, 0, 
/*93387*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93399*/               OPC_EmitInteger, MVT::i32, 1, 
/*93402*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93405*/               OPC_EmitInteger, MVT::i32, 0, 
/*93408*/               OPC_EmitInteger, MVT::i32, 0, 
/*93411*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*93435*/             0, /*End of Scope*/
/*93436*/           /*Scope*/ 35|128,3/*419*/, /*->93857*/
/*93438*/             OPC_RecordChild0, // #2 = $y
/*93439*/             OPC_MoveChild1,
/*93440*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*93443*/             OPC_Scope, 76|128,1/*204*/, /*->93650*/ // 2 children in Scope
/*93446*/               OPC_CheckChild0Same, 1,
/*93448*/               OPC_CheckChild1Same, 0,
/*93450*/               OPC_MoveParent,
/*93451*/               OPC_MoveParent,
/*93452*/               OPC_CheckType, MVT::i32,
/*93454*/               OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*93456*/               OPC_EmitInteger, MVT::i32, 0, 
/*93459*/               OPC_EmitInteger, MVT::i32, 0, 
/*93462*/               OPC_EmitInteger, MVT::i32, 0, 
/*93465*/               OPC_EmitInteger, MVT::i32, 0, 
/*93468*/               OPC_EmitInteger, MVT::i32, 1, 
/*93471*/               OPC_EmitInteger, MVT::i32, 0, 
/*93474*/               OPC_EmitInteger, MVT::i32, 0, 
/*93477*/               OPC_EmitInteger, MVT::i32, 0, 
/*93480*/               OPC_EmitInteger, MVT::i32, 0, 
/*93483*/               OPC_EmitInteger, MVT::i32, 0, 
/*93486*/               OPC_EmitInteger, MVT::i32, 0, 
/*93489*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93501*/               OPC_EmitInteger, MVT::i32, 0, 
/*93504*/               OPC_EmitInteger, MVT::i32, 0, 
/*93507*/               OPC_EmitInteger, MVT::i32, 0, 
/*93510*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93522*/               OPC_EmitInteger, MVT::i32, 1, 
/*93525*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93528*/               OPC_EmitInteger, MVT::i32, 0, 
/*93531*/               OPC_EmitInteger, MVT::i32, 0, 
/*93534*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*93560*/               OPC_EmitInteger, MVT::i32, 0, 
/*93563*/               OPC_EmitInteger, MVT::i32, 0, 
/*93566*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93578*/               OPC_EmitInteger, MVT::i32, 0, 
/*93581*/               OPC_EmitInteger, MVT::i32, 0, 
/*93584*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93596*/               OPC_EmitInteger, MVT::i32, 0, 
/*93599*/               OPC_EmitInteger, MVT::i32, 0, 
/*93602*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93614*/               OPC_EmitInteger, MVT::i32, 1, 
/*93617*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93620*/               OPC_EmitInteger, MVT::i32, 0, 
/*93623*/               OPC_EmitInteger, MVT::i32, 0, 
/*93626*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*93650*/             /*Scope*/ 76|128,1/*204*/, /*->93856*/
/*93652*/               OPC_CheckChild0Same, 0,
/*93654*/               OPC_CheckChild1Same, 1,
/*93656*/               OPC_MoveParent,
/*93657*/               OPC_MoveParent,
/*93658*/               OPC_CheckType, MVT::i32,
/*93660*/               OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*93662*/               OPC_EmitInteger, MVT::i32, 0, 
/*93665*/               OPC_EmitInteger, MVT::i32, 0, 
/*93668*/               OPC_EmitInteger, MVT::i32, 0, 
/*93671*/               OPC_EmitInteger, MVT::i32, 0, 
/*93674*/               OPC_EmitInteger, MVT::i32, 1, 
/*93677*/               OPC_EmitInteger, MVT::i32, 0, 
/*93680*/               OPC_EmitInteger, MVT::i32, 0, 
/*93683*/               OPC_EmitInteger, MVT::i32, 0, 
/*93686*/               OPC_EmitInteger, MVT::i32, 0, 
/*93689*/               OPC_EmitInteger, MVT::i32, 0, 
/*93692*/               OPC_EmitInteger, MVT::i32, 0, 
/*93695*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93707*/               OPC_EmitInteger, MVT::i32, 0, 
/*93710*/               OPC_EmitInteger, MVT::i32, 0, 
/*93713*/               OPC_EmitInteger, MVT::i32, 0, 
/*93716*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93728*/               OPC_EmitInteger, MVT::i32, 1, 
/*93731*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93734*/               OPC_EmitInteger, MVT::i32, 0, 
/*93737*/               OPC_EmitInteger, MVT::i32, 0, 
/*93740*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*93766*/               OPC_EmitInteger, MVT::i32, 0, 
/*93769*/               OPC_EmitInteger, MVT::i32, 0, 
/*93772*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93784*/               OPC_EmitInteger, MVT::i32, 0, 
/*93787*/               OPC_EmitInteger, MVT::i32, 0, 
/*93790*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93802*/               OPC_EmitInteger, MVT::i32, 0, 
/*93805*/               OPC_EmitInteger, MVT::i32, 0, 
/*93808*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93820*/               OPC_EmitInteger, MVT::i32, 1, 
/*93823*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93826*/               OPC_EmitInteger, MVT::i32, 0, 
/*93829*/               OPC_EmitInteger, MVT::i32, 0, 
/*93832*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*93856*/             0, /*End of Scope*/
/*93857*/           /*Scope*/ 36|128,3/*420*/, /*->94279*/
/*93859*/             OPC_MoveChild0,
/*93860*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*93863*/             OPC_Scope, 77|128,1/*205*/, /*->94071*/ // 2 children in Scope
/*93866*/               OPC_CheckChild0Same, 1,
/*93868*/               OPC_CheckChild1Same, 0,
/*93870*/               OPC_MoveParent,
/*93871*/               OPC_RecordChild1, // #2 = $y
/*93872*/               OPC_MoveParent,
/*93873*/               OPC_CheckType, MVT::i32,
/*93875*/               OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*93877*/               OPC_EmitInteger, MVT::i32, 0, 
/*93880*/               OPC_EmitInteger, MVT::i32, 0, 
/*93883*/               OPC_EmitInteger, MVT::i32, 0, 
/*93886*/               OPC_EmitInteger, MVT::i32, 0, 
/*93889*/               OPC_EmitInteger, MVT::i32, 1, 
/*93892*/               OPC_EmitInteger, MVT::i32, 0, 
/*93895*/               OPC_EmitInteger, MVT::i32, 0, 
/*93898*/               OPC_EmitInteger, MVT::i32, 0, 
/*93901*/               OPC_EmitInteger, MVT::i32, 0, 
/*93904*/               OPC_EmitInteger, MVT::i32, 0, 
/*93907*/               OPC_EmitInteger, MVT::i32, 0, 
/*93910*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93922*/               OPC_EmitInteger, MVT::i32, 0, 
/*93925*/               OPC_EmitInteger, MVT::i32, 0, 
/*93928*/               OPC_EmitInteger, MVT::i32, 0, 
/*93931*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93943*/               OPC_EmitInteger, MVT::i32, 1, 
/*93946*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93949*/               OPC_EmitInteger, MVT::i32, 0, 
/*93952*/               OPC_EmitInteger, MVT::i32, 0, 
/*93955*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*93981*/               OPC_EmitInteger, MVT::i32, 0, 
/*93984*/               OPC_EmitInteger, MVT::i32, 0, 
/*93987*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93999*/               OPC_EmitInteger, MVT::i32, 0, 
/*94002*/               OPC_EmitInteger, MVT::i32, 0, 
/*94005*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94017*/               OPC_EmitInteger, MVT::i32, 0, 
/*94020*/               OPC_EmitInteger, MVT::i32, 0, 
/*94023*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94035*/               OPC_EmitInteger, MVT::i32, 1, 
/*94038*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*94041*/               OPC_EmitInteger, MVT::i32, 0, 
/*94044*/               OPC_EmitInteger, MVT::i32, 0, 
/*94047*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*94071*/             /*Scope*/ 77|128,1/*205*/, /*->94278*/
/*94073*/               OPC_CheckChild0Same, 0,
/*94075*/               OPC_CheckChild1Same, 1,
/*94077*/               OPC_MoveParent,
/*94078*/               OPC_RecordChild1, // #2 = $y
/*94079*/               OPC_MoveParent,
/*94080*/               OPC_CheckType, MVT::i32,
/*94082*/               OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*94084*/               OPC_EmitInteger, MVT::i32, 0, 
/*94087*/               OPC_EmitInteger, MVT::i32, 0, 
/*94090*/               OPC_EmitInteger, MVT::i32, 0, 
/*94093*/               OPC_EmitInteger, MVT::i32, 0, 
/*94096*/               OPC_EmitInteger, MVT::i32, 1, 
/*94099*/               OPC_EmitInteger, MVT::i32, 0, 
/*94102*/               OPC_EmitInteger, MVT::i32, 0, 
/*94105*/               OPC_EmitInteger, MVT::i32, 0, 
/*94108*/               OPC_EmitInteger, MVT::i32, 0, 
/*94111*/               OPC_EmitInteger, MVT::i32, 0, 
/*94114*/               OPC_EmitInteger, MVT::i32, 0, 
/*94117*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94129*/               OPC_EmitInteger, MVT::i32, 0, 
/*94132*/               OPC_EmitInteger, MVT::i32, 0, 
/*94135*/               OPC_EmitInteger, MVT::i32, 0, 
/*94138*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94150*/               OPC_EmitInteger, MVT::i32, 1, 
/*94153*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*94156*/               OPC_EmitInteger, MVT::i32, 0, 
/*94159*/               OPC_EmitInteger, MVT::i32, 0, 
/*94162*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*94188*/               OPC_EmitInteger, MVT::i32, 0, 
/*94191*/               OPC_EmitInteger, MVT::i32, 0, 
/*94194*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94206*/               OPC_EmitInteger, MVT::i32, 0, 
/*94209*/               OPC_EmitInteger, MVT::i32, 0, 
/*94212*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94224*/               OPC_EmitInteger, MVT::i32, 0, 
/*94227*/               OPC_EmitInteger, MVT::i32, 0, 
/*94230*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94242*/               OPC_EmitInteger, MVT::i32, 1, 
/*94245*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*94248*/               OPC_EmitInteger, MVT::i32, 0, 
/*94251*/               OPC_EmitInteger, MVT::i32, 0, 
/*94254*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*94278*/             0, /*End of Scope*/
/*94279*/           0, /*End of Scope*/
/*94280*/         /*Scope*/ 109|128,5/*749*/, /*->95031*/
/*94282*/           OPC_MoveChild1,
/*94283*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*94286*/           OPC_RecordChild0, // #1 = $x
/*94287*/           OPC_RecordChild1, // #2 = $z
/*94288*/           OPC_MoveParent,
/*94289*/           OPC_MoveParent,
/*94290*/           OPC_MoveChild1,
/*94291*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*94294*/           OPC_Scope, 75|128,1/*203*/, /*->94500*/ // 3 children in Scope
/*94297*/             OPC_CheckChild0Same, 1,
/*94299*/             OPC_CheckChild1Same, 2,
/*94301*/             OPC_MoveParent,
/*94302*/             OPC_CheckType, MVT::i32,
/*94304*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*94306*/             OPC_EmitInteger, MVT::i32, 0, 
/*94309*/             OPC_EmitInteger, MVT::i32, 0, 
/*94312*/             OPC_EmitInteger, MVT::i32, 0, 
/*94315*/             OPC_EmitInteger, MVT::i32, 0, 
/*94318*/             OPC_EmitInteger, MVT::i32, 1, 
/*94321*/             OPC_EmitInteger, MVT::i32, 0, 
/*94324*/             OPC_EmitInteger, MVT::i32, 0, 
/*94327*/             OPC_EmitInteger, MVT::i32, 0, 
/*94330*/             OPC_EmitInteger, MVT::i32, 0, 
/*94333*/             OPC_EmitInteger, MVT::i32, 0, 
/*94336*/             OPC_EmitInteger, MVT::i32, 0, 
/*94339*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94351*/             OPC_EmitInteger, MVT::i32, 0, 
/*94354*/             OPC_EmitInteger, MVT::i32, 0, 
/*94357*/             OPC_EmitInteger, MVT::i32, 0, 
/*94360*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94372*/             OPC_EmitInteger, MVT::i32, 1, 
/*94375*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*94378*/             OPC_EmitInteger, MVT::i32, 0, 
/*94381*/             OPC_EmitInteger, MVT::i32, 0, 
/*94384*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*94410*/             OPC_EmitInteger, MVT::i32, 0, 
/*94413*/             OPC_EmitInteger, MVT::i32, 0, 
/*94416*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94428*/             OPC_EmitInteger, MVT::i32, 0, 
/*94431*/             OPC_EmitInteger, MVT::i32, 0, 
/*94434*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94446*/             OPC_EmitInteger, MVT::i32, 0, 
/*94449*/             OPC_EmitInteger, MVT::i32, 0, 
/*94452*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94464*/             OPC_EmitInteger, MVT::i32, 1, 
/*94467*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*94470*/             OPC_EmitInteger, MVT::i32, 0, 
/*94473*/             OPC_EmitInteger, MVT::i32, 0, 
/*94476*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*94500*/           /*Scope*/ 67|128,2/*323*/, /*->94825*/
/*94502*/             OPC_CheckChild0Same, 2,
/*94504*/             OPC_CheckChild1Same, 1,
/*94506*/             OPC_MoveParent,
/*94507*/             OPC_CheckType, MVT::i32,
/*94509*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*94511*/             OPC_EmitInteger, MVT::i32, 0, 
/*94514*/             OPC_EmitInteger, MVT::i32, 0, 
/*94517*/             OPC_EmitInteger, MVT::i32, 0, 
/*94520*/             OPC_EmitInteger, MVT::i32, 0, 
/*94523*/             OPC_EmitInteger, MVT::i32, 1, 
/*94526*/             OPC_EmitInteger, MVT::i32, 0, 
/*94529*/             OPC_EmitInteger, MVT::i32, 0, 
/*94532*/             OPC_EmitInteger, MVT::i32, 0, 
/*94535*/             OPC_EmitInteger, MVT::i32, 0, 
/*94538*/             OPC_EmitInteger, MVT::i32, 0, 
/*94541*/             OPC_EmitInteger, MVT::i32, 0, 
/*94544*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94556*/             OPC_EmitInteger, MVT::i32, 0, 
/*94559*/             OPC_EmitInteger, MVT::i32, 0, 
/*94562*/             OPC_EmitInteger, MVT::i32, 0, 
/*94565*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94577*/             OPC_EmitInteger, MVT::i32, 1, 
/*94580*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*94583*/             OPC_EmitInteger, MVT::i32, 0, 
/*94586*/             OPC_EmitInteger, MVT::i32, 0, 
/*94589*/             OPC_Scope, 116, /*->94707*/ // 2 children in Scope
/*94591*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*94617*/               OPC_EmitInteger, MVT::i32, 0, 
/*94620*/               OPC_EmitInteger, MVT::i32, 0, 
/*94623*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94635*/               OPC_EmitInteger, MVT::i32, 0, 
/*94638*/               OPC_EmitInteger, MVT::i32, 0, 
/*94641*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94653*/               OPC_EmitInteger, MVT::i32, 0, 
/*94656*/               OPC_EmitInteger, MVT::i32, 0, 
/*94659*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94671*/               OPC_EmitInteger, MVT::i32, 1, 
/*94674*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*94677*/               OPC_EmitInteger, MVT::i32, 0, 
/*94680*/               OPC_EmitInteger, MVT::i32, 0, 
/*94683*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*94707*/             /*Scope*/ 116, /*->94824*/
/*94708*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*94734*/               OPC_EmitInteger, MVT::i32, 0, 
/*94737*/               OPC_EmitInteger, MVT::i32, 0, 
/*94740*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94752*/               OPC_EmitInteger, MVT::i32, 0, 
/*94755*/               OPC_EmitInteger, MVT::i32, 0, 
/*94758*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94770*/               OPC_EmitInteger, MVT::i32, 0, 
/*94773*/               OPC_EmitInteger, MVT::i32, 0, 
/*94776*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94788*/               OPC_EmitInteger, MVT::i32, 1, 
/*94791*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*94794*/               OPC_EmitInteger, MVT::i32, 0, 
/*94797*/               OPC_EmitInteger, MVT::i32, 0, 
/*94800*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*94824*/             0, /*End of Scope*/
/*94825*/           /*Scope*/ 75|128,1/*203*/, /*->95030*/
/*94827*/             OPC_CheckChild0Same, 1,
/*94829*/             OPC_CheckChild1Same, 2,
/*94831*/             OPC_MoveParent,
/*94832*/             OPC_CheckType, MVT::i32,
/*94834*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*94836*/             OPC_EmitInteger, MVT::i32, 0, 
/*94839*/             OPC_EmitInteger, MVT::i32, 0, 
/*94842*/             OPC_EmitInteger, MVT::i32, 0, 
/*94845*/             OPC_EmitInteger, MVT::i32, 0, 
/*94848*/             OPC_EmitInteger, MVT::i32, 1, 
/*94851*/             OPC_EmitInteger, MVT::i32, 0, 
/*94854*/             OPC_EmitInteger, MVT::i32, 0, 
/*94857*/             OPC_EmitInteger, MVT::i32, 0, 
/*94860*/             OPC_EmitInteger, MVT::i32, 0, 
/*94863*/             OPC_EmitInteger, MVT::i32, 0, 
/*94866*/             OPC_EmitInteger, MVT::i32, 0, 
/*94869*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94881*/             OPC_EmitInteger, MVT::i32, 0, 
/*94884*/             OPC_EmitInteger, MVT::i32, 0, 
/*94887*/             OPC_EmitInteger, MVT::i32, 0, 
/*94890*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94902*/             OPC_EmitInteger, MVT::i32, 1, 
/*94905*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*94908*/             OPC_EmitInteger, MVT::i32, 0, 
/*94911*/             OPC_EmitInteger, MVT::i32, 0, 
/*94914*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*94940*/             OPC_EmitInteger, MVT::i32, 0, 
/*94943*/             OPC_EmitInteger, MVT::i32, 0, 
/*94946*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94958*/             OPC_EmitInteger, MVT::i32, 0, 
/*94961*/             OPC_EmitInteger, MVT::i32, 0, 
/*94964*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94976*/             OPC_EmitInteger, MVT::i32, 0, 
/*94979*/             OPC_EmitInteger, MVT::i32, 0, 
/*94982*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94994*/             OPC_EmitInteger, MVT::i32, 1, 
/*94997*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*95000*/             OPC_EmitInteger, MVT::i32, 0, 
/*95003*/             OPC_EmitInteger, MVT::i32, 0, 
/*95006*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*95030*/           0, /*End of Scope*/
/*95031*/         0, /*End of Scope*/
/*95032*/       /*Scope*/ 110|128,5/*750*/, /*->95784*/
/*95034*/         OPC_MoveChild0,
/*95035*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*95038*/         OPC_RecordChild0, // #0 = $x
/*95039*/         OPC_RecordChild1, // #1 = $z
/*95040*/         OPC_MoveParent,
/*95041*/         OPC_RecordChild1, // #2 = $y
/*95042*/         OPC_MoveParent,
/*95043*/         OPC_MoveChild1,
/*95044*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*95047*/         OPC_Scope, 75|128,1/*203*/, /*->95253*/ // 3 children in Scope
/*95050*/           OPC_CheckChild0Same, 0,
/*95052*/           OPC_CheckChild1Same, 1,
/*95054*/           OPC_MoveParent,
/*95055*/           OPC_CheckType, MVT::i32,
/*95057*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*95059*/           OPC_EmitInteger, MVT::i32, 0, 
/*95062*/           OPC_EmitInteger, MVT::i32, 0, 
/*95065*/           OPC_EmitInteger, MVT::i32, 0, 
/*95068*/           OPC_EmitInteger, MVT::i32, 0, 
/*95071*/           OPC_EmitInteger, MVT::i32, 1, 
/*95074*/           OPC_EmitInteger, MVT::i32, 0, 
/*95077*/           OPC_EmitInteger, MVT::i32, 0, 
/*95080*/           OPC_EmitInteger, MVT::i32, 0, 
/*95083*/           OPC_EmitInteger, MVT::i32, 0, 
/*95086*/           OPC_EmitInteger, MVT::i32, 0, 
/*95089*/           OPC_EmitInteger, MVT::i32, 0, 
/*95092*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95104*/           OPC_EmitInteger, MVT::i32, 0, 
/*95107*/           OPC_EmitInteger, MVT::i32, 0, 
/*95110*/           OPC_EmitInteger, MVT::i32, 0, 
/*95113*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95125*/           OPC_EmitInteger, MVT::i32, 1, 
/*95128*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*95131*/           OPC_EmitInteger, MVT::i32, 0, 
/*95134*/           OPC_EmitInteger, MVT::i32, 0, 
/*95137*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*95163*/           OPC_EmitInteger, MVT::i32, 0, 
/*95166*/           OPC_EmitInteger, MVT::i32, 0, 
/*95169*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95181*/           OPC_EmitInteger, MVT::i32, 0, 
/*95184*/           OPC_EmitInteger, MVT::i32, 0, 
/*95187*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95199*/           OPC_EmitInteger, MVT::i32, 0, 
/*95202*/           OPC_EmitInteger, MVT::i32, 0, 
/*95205*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95217*/           OPC_EmitInteger, MVT::i32, 1, 
/*95220*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*95223*/           OPC_EmitInteger, MVT::i32, 0, 
/*95226*/           OPC_EmitInteger, MVT::i32, 0, 
/*95229*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*95253*/         /*Scope*/ 67|128,2/*323*/, /*->95578*/
/*95255*/           OPC_CheckChild0Same, 1,
/*95257*/           OPC_CheckChild1Same, 0,
/*95259*/           OPC_MoveParent,
/*95260*/           OPC_CheckType, MVT::i32,
/*95262*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*95264*/           OPC_EmitInteger, MVT::i32, 0, 
/*95267*/           OPC_EmitInteger, MVT::i32, 0, 
/*95270*/           OPC_EmitInteger, MVT::i32, 0, 
/*95273*/           OPC_EmitInteger, MVT::i32, 0, 
/*95276*/           OPC_EmitInteger, MVT::i32, 1, 
/*95279*/           OPC_EmitInteger, MVT::i32, 0, 
/*95282*/           OPC_EmitInteger, MVT::i32, 0, 
/*95285*/           OPC_EmitInteger, MVT::i32, 0, 
/*95288*/           OPC_EmitInteger, MVT::i32, 0, 
/*95291*/           OPC_EmitInteger, MVT::i32, 0, 
/*95294*/           OPC_EmitInteger, MVT::i32, 0, 
/*95297*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95309*/           OPC_EmitInteger, MVT::i32, 0, 
/*95312*/           OPC_EmitInteger, MVT::i32, 0, 
/*95315*/           OPC_EmitInteger, MVT::i32, 0, 
/*95318*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95330*/           OPC_EmitInteger, MVT::i32, 1, 
/*95333*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*95336*/           OPC_EmitInteger, MVT::i32, 0, 
/*95339*/           OPC_EmitInteger, MVT::i32, 0, 
/*95342*/           OPC_Scope, 116, /*->95460*/ // 2 children in Scope
/*95344*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*95370*/             OPC_EmitInteger, MVT::i32, 0, 
/*95373*/             OPC_EmitInteger, MVT::i32, 0, 
/*95376*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95388*/             OPC_EmitInteger, MVT::i32, 0, 
/*95391*/             OPC_EmitInteger, MVT::i32, 0, 
/*95394*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95406*/             OPC_EmitInteger, MVT::i32, 0, 
/*95409*/             OPC_EmitInteger, MVT::i32, 0, 
/*95412*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95424*/             OPC_EmitInteger, MVT::i32, 1, 
/*95427*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*95430*/             OPC_EmitInteger, MVT::i32, 0, 
/*95433*/             OPC_EmitInteger, MVT::i32, 0, 
/*95436*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*95460*/           /*Scope*/ 116, /*->95577*/
/*95461*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*95487*/             OPC_EmitInteger, MVT::i32, 0, 
/*95490*/             OPC_EmitInteger, MVT::i32, 0, 
/*95493*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95505*/             OPC_EmitInteger, MVT::i32, 0, 
/*95508*/             OPC_EmitInteger, MVT::i32, 0, 
/*95511*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95523*/             OPC_EmitInteger, MVT::i32, 0, 
/*95526*/             OPC_EmitInteger, MVT::i32, 0, 
/*95529*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95541*/             OPC_EmitInteger, MVT::i32, 1, 
/*95544*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*95547*/             OPC_EmitInteger, MVT::i32, 0, 
/*95550*/             OPC_EmitInteger, MVT::i32, 0, 
/*95553*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*95577*/           0, /*End of Scope*/
/*95578*/         /*Scope*/ 75|128,1/*203*/, /*->95783*/
/*95580*/           OPC_CheckChild0Same, 0,
/*95582*/           OPC_CheckChild1Same, 1,
/*95584*/           OPC_MoveParent,
/*95585*/           OPC_CheckType, MVT::i32,
/*95587*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*95589*/           OPC_EmitInteger, MVT::i32, 0, 
/*95592*/           OPC_EmitInteger, MVT::i32, 0, 
/*95595*/           OPC_EmitInteger, MVT::i32, 0, 
/*95598*/           OPC_EmitInteger, MVT::i32, 0, 
/*95601*/           OPC_EmitInteger, MVT::i32, 1, 
/*95604*/           OPC_EmitInteger, MVT::i32, 0, 
/*95607*/           OPC_EmitInteger, MVT::i32, 0, 
/*95610*/           OPC_EmitInteger, MVT::i32, 0, 
/*95613*/           OPC_EmitInteger, MVT::i32, 0, 
/*95616*/           OPC_EmitInteger, MVT::i32, 0, 
/*95619*/           OPC_EmitInteger, MVT::i32, 0, 
/*95622*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95634*/           OPC_EmitInteger, MVT::i32, 0, 
/*95637*/           OPC_EmitInteger, MVT::i32, 0, 
/*95640*/           OPC_EmitInteger, MVT::i32, 0, 
/*95643*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95655*/           OPC_EmitInteger, MVT::i32, 1, 
/*95658*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*95661*/           OPC_EmitInteger, MVT::i32, 0, 
/*95664*/           OPC_EmitInteger, MVT::i32, 0, 
/*95667*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*95693*/           OPC_EmitInteger, MVT::i32, 0, 
/*95696*/           OPC_EmitInteger, MVT::i32, 0, 
/*95699*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95711*/           OPC_EmitInteger, MVT::i32, 0, 
/*95714*/           OPC_EmitInteger, MVT::i32, 0, 
/*95717*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95729*/           OPC_EmitInteger, MVT::i32, 0, 
/*95732*/           OPC_EmitInteger, MVT::i32, 0, 
/*95735*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95747*/           OPC_EmitInteger, MVT::i32, 1, 
/*95750*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*95753*/           OPC_EmitInteger, MVT::i32, 0, 
/*95756*/           OPC_EmitInteger, MVT::i32, 0, 
/*95759*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*95783*/         0, /*End of Scope*/
/*95784*/       0, /*End of Scope*/
/*95785*/     /*Scope*/ 31|128,1/*159*/, /*->95946*/
/*95787*/       OPC_RecordChild0, // #0 = $src0
/*95788*/       OPC_RecordChild1, // #1 = $src1
/*95789*/       OPC_SwitchType /*4 cases */, 115, MVT::i32,// ->95907
/*95792*/         OPC_Scope, 100, /*->95894*/ // 2 children in Scope
/*95794*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*95796*/           OPC_EmitInteger, MVT::i32, 0, 
/*95799*/           OPC_EmitInteger, MVT::i32, 0, 
/*95802*/           OPC_EmitInteger, MVT::i32, 1, 
/*95805*/           OPC_EmitInteger, MVT::i32, 0, 
/*95808*/           OPC_EmitInteger, MVT::i32, 0, 
/*95811*/           OPC_EmitInteger, MVT::i32, 0, 
/*95814*/           OPC_EmitInteger, MVT::i32, 0, 
/*95817*/           OPC_EmitInteger, MVT::i32, 0, 
/*95820*/           OPC_EmitInteger, MVT::i32, 0, 
/*95823*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95835*/           OPC_EmitInteger, MVT::i32, 0, 
/*95838*/           OPC_EmitInteger, MVT::i32, 0, 
/*95841*/           OPC_EmitInteger, MVT::i32, 0, 
/*95844*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95856*/           OPC_EmitInteger, MVT::i32, 1, 
/*95859*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*95862*/           OPC_EmitInteger, MVT::i32, 0, 
/*95865*/           OPC_EmitInteger, MVT::i32, 0, 
/*95868*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::OR_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (or:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (OR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*95894*/         /*Scope*/ 11, /*->95906*/
/*95895*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95897*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_OR_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*95906*/         0, /*End of Scope*/
/*95907*/       /*SwitchType*/ 10, MVT::i16,// ->95919
/*95909*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*95911*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_OR_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_OR_B32_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*95919*/       /*SwitchType*/ 11, MVT::i64,// ->95932
/*95921*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95923*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i64:i1 i64:i64:$src0, i64:i64:$src1)
/*95932*/       /*SwitchType*/ 11, MVT::i1,// ->95945
/*95934*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95936*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      MVT::i1, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i1:i1 ?:i1:$src0, ?:i1:$src1)
/*95945*/       0, // EndSwitchType
/*95946*/     0, /*End of Scope*/
/*95947*/   /*SwitchOpcode*/ 109, TARGET_VAL(AMDGPUISD::ATOMIC_CMP_SWAP),// ->96059
/*95950*/     OPC_RecordMemRef,
/*95951*/     OPC_RecordNode, // #0 = 'AMDGPUatomic_cmp_swap' chained node
/*95952*/     OPC_RecordChild1, // #1 = $FLATAtomic:vaddr:slc:tfe
/*95953*/     OPC_Scope, 47, /*->96002*/ // 2 children in Scope
/*95955*/       OPC_RecordChild2, // #2 = $vdata
/*95956*/       OPC_SwitchType /*2 cases */, 20, MVT::i32,// ->95979
/*95959*/         OPC_CheckChild2Type, MVT::v2i32,
/*95961*/         OPC_CheckPredicate, 32, // Predicate_atomic_cmp_swap_flat
/*95963*/         OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*95965*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*95968*/         OPC_EmitMergeInputChains1_0,
/*95969*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                  // Src: (AMDGPUatomic_cmp_swap:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), v2i32:v2i32:$vdata)<<P:Predicate_atomic_cmp_swap_flat>> - Complexity = 16
                  // Dst: (FLAT_ATOMIC_CMPSWAP_RTN:i32 i64:i64:$vaddr, v2i32:v2i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*95979*/       /*SwitchType*/ 20, MVT::i64,// ->96001
/*95981*/         OPC_CheckChild2Type, MVT::v2i64,
/*95983*/         OPC_CheckPredicate, 32, // Predicate_atomic_cmp_swap_flat
/*95985*/         OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*95987*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*95990*/         OPC_EmitMergeInputChains1_0,
/*95991*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                  // Src: (AMDGPUatomic_cmp_swap:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), v2i64:v2i64:$vdata)<<P:Predicate_atomic_cmp_swap_flat>> - Complexity = 16
                  // Dst: (FLAT_ATOMIC_CMPSWAP_X2_RTN:i64 i64:i64:$vaddr, v2i64:v2i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*96001*/       0, // EndSwitchType
/*96002*/     /*Scope*/ 55, /*->96058*/
/*96003*/       OPC_CheckChild1Type, MVT::i64,
/*96005*/       OPC_RecordChild2, // #2 = $data
/*96006*/       OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->96032
/*96009*/         OPC_CheckChild2Type, MVT::v2i32,
/*96011*/         OPC_CheckPredicate, 31, // Predicate_AMDGPUatomic_cmp_swap_global
/*96013*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*96015*/         OPC_EmitMergeInputChains1_0,
/*96016*/         OPC_EmitInteger, MVT::i1, 0, 
/*96019*/         OPC_EmitInteger, MVT::i1, 0, 
/*96022*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (AMDGPUatomic_cmp_swap:i32 i64:i64:$addr, v2i32:v2i32:$data)<<P:Predicate_AMDGPUatomic_cmp_swap_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_CMPSWAP_RTN:i32 ?:i64:$addr, ?:v2i32:$data, 0:i1, 0:i1)
/*96032*/       /*SwitchType*/ 23, MVT::i64,// ->96057
/*96034*/         OPC_CheckChild2Type, MVT::v2i64,
/*96036*/         OPC_CheckPredicate, 31, // Predicate_AMDGPUatomic_cmp_swap_global
/*96038*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*96040*/         OPC_EmitMergeInputChains1_0,
/*96041*/         OPC_EmitInteger, MVT::i1, 0, 
/*96044*/         OPC_EmitInteger, MVT::i1, 0, 
/*96047*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (AMDGPUatomic_cmp_swap:i64 i64:i64:$addr, v2i64:v2i64:$data)<<P:Predicate_AMDGPUatomic_cmp_swap_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_CMPSWAP_X2_RTN:i64 ?:i64:$addr, ?:v2i64:$data, 0:i1, 0:i1)
/*96057*/       0, // EndSwitchType
/*96058*/     0, /*End of Scope*/
/*96059*/   /*SwitchOpcode*/ 52|128,9/*1204*/, TARGET_VAL(ISD::ADD),// ->97267
/*96063*/     OPC_Scope, 54, /*->96119*/ // 6 children in Scope
/*96065*/       OPC_MoveChild0,
/*96066*/       OPC_CheckOpcode, TARGET_VAL(ISD::SELECT),
/*96069*/       OPC_MoveChild0,
/*96070*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*96073*/       OPC_RecordChild0, // #0 = $src0
/*96074*/       OPC_CheckChild0Type, MVT::i32,
/*96076*/       OPC_RecordChild1, // #1 = $src1
/*96077*/       OPC_MoveChild2,
/*96078*/       OPC_CheckCondCode, ISD::SETUGT,
/*96080*/       OPC_MoveParent,
/*96081*/       OPC_CheckType, MVT::i1,
/*96083*/       OPC_MoveParent,
/*96084*/       OPC_MoveChild1,
/*96085*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*96088*/       OPC_CheckChild0Same, 0,
/*96090*/       OPC_CheckChild1Same, 1,
/*96092*/       OPC_MoveParent,
/*96093*/       OPC_MoveChild2,
/*96094*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*96097*/       OPC_CheckChild0Same, 1,
/*96099*/       OPC_CheckChild1Same, 0,
/*96101*/       OPC_MoveParent,
/*96102*/       OPC_CheckPredicate, 30, // Predicate_select_oneuse
/*96104*/       OPC_MoveParent,
/*96105*/       OPC_RecordChild1, // #2 = $src2
/*96106*/       OPC_CheckType, MVT::i32,
/*96108*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96110*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (add:i32 (select:i32 (setcc:i1 i32:i32:$src0, i32:i32:$src1, SETUGT:Other), (sub:i32 i32:i32:$src0, i32:i32:$src1), (sub:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_select_oneuse>>, i32:i32:$src2) - Complexity = 16
                // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96119*/     /*Scope*/ 54, /*->96174*/
/*96120*/       OPC_RecordChild0, // #0 = $src2
/*96121*/       OPC_MoveChild1,
/*96122*/       OPC_CheckOpcode, TARGET_VAL(ISD::SELECT),
/*96125*/       OPC_MoveChild0,
/*96126*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*96129*/       OPC_RecordChild0, // #1 = $src0
/*96130*/       OPC_CheckChild0Type, MVT::i32,
/*96132*/       OPC_RecordChild1, // #2 = $src1
/*96133*/       OPC_MoveChild2,
/*96134*/       OPC_CheckCondCode, ISD::SETUGT,
/*96136*/       OPC_MoveParent,
/*96137*/       OPC_CheckType, MVT::i1,
/*96139*/       OPC_MoveParent,
/*96140*/       OPC_MoveChild1,
/*96141*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*96144*/       OPC_CheckChild0Same, 1,
/*96146*/       OPC_CheckChild1Same, 2,
/*96148*/       OPC_MoveParent,
/*96149*/       OPC_MoveChild2,
/*96150*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*96153*/       OPC_CheckChild0Same, 2,
/*96155*/       OPC_CheckChild1Same, 1,
/*96157*/       OPC_MoveParent,
/*96158*/       OPC_CheckPredicate, 30, // Predicate_select_oneuse
/*96160*/       OPC_MoveParent,
/*96161*/       OPC_CheckType, MVT::i32,
/*96163*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96165*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                    MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (add:i32 i32:i32:$src2, (select:i32 (setcc:i1 i32:i32:$src0, i32:i32:$src1, SETUGT:Other), (sub:i32 i32:i32:$src0, i32:i32:$src1), (sub:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_select_oneuse>>) - Complexity = 16
                // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96174*/     /*Scope*/ 15|128,1/*143*/, /*->96319*/
/*96176*/       OPC_MoveChild0,
/*96177*/       OPC_SwitchOpcode /*2 cases */, 39, TARGET_VAL(ISD::SHL),// ->96220
/*96181*/         OPC_CheckChild0Integer, 1, 
/*96183*/         OPC_RecordChild1, // #0 = $a
/*96184*/         OPC_CheckChild1Type, MVT::i32,
/*96186*/         OPC_MoveParent,
/*96187*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96198*/         OPC_CheckType, MVT::i32,
/*96200*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96202*/         OPC_EmitInteger, MVT::i32, 0, 
/*96205*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*96212*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (add:i32 (shl:i32 1:i32, i32:i32:$a), -1:i32) - Complexity = 16
                  // Dst: (S_BFM_B32:i32 ?:i32:$a, (S_MOV_B32:i16 0:i32))
/*96220*/       /*SwitchOpcode*/ 95, TARGET_VAL(ISD::SUB),// ->96318
/*96223*/         OPC_MoveChild0,
/*96224*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*96227*/         OPC_RecordChild0, // #0 = $src0
/*96228*/         OPC_RecordChild1, // #1 = $src1
/*96229*/         OPC_MoveParent,
/*96230*/         OPC_MoveChild1,
/*96231*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*96234*/         OPC_Scope, 22, /*->96258*/ // 3 children in Scope
/*96236*/           OPC_CheckChild0Same, 0,
/*96238*/           OPC_CheckChild1Same, 1,
/*96240*/           OPC_MoveParent,
/*96241*/           OPC_CheckPredicate, 30, // Predicate_sub_oneuse
/*96243*/           OPC_MoveParent,
/*96244*/           OPC_RecordChild1, // #2 = $src2
/*96245*/           OPC_CheckType, MVT::i32,
/*96247*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96249*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (sub:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1), (umin:i32 i32:i32:$src0, i32:i32:$src1))<<P:Predicate_sub_oneuse>>, i32:i32:$src2) - Complexity = 13
                    // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96258*/         /*Scope*/ 35, /*->96294*/
/*96259*/           OPC_CheckChild0Same, 1,
/*96261*/           OPC_CheckChild1Same, 0,
/*96263*/           OPC_MoveParent,
/*96264*/           OPC_CheckPredicate, 30, // Predicate_sub_oneuse
/*96266*/           OPC_MoveParent,
/*96267*/           OPC_RecordChild1, // #2 = $src2
/*96268*/           OPC_CheckType, MVT::i32,
/*96270*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96272*/           OPC_Scope, 9, /*->96283*/ // 2 children in Scope
/*96274*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (add:i32 (sub:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1), (umin:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_sub_oneuse>>, i32:i32:$src2) - Complexity = 13
                      // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96283*/           /*Scope*/ 9, /*->96293*/
/*96284*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (add:i32 (sub:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0), (umin:i32 i32:i32:$src0, i32:i32:$src1))<<P:Predicate_sub_oneuse>>, i32:i32:$src2) - Complexity = 13
                      // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96293*/           0, /*End of Scope*/
/*96294*/         /*Scope*/ 22, /*->96317*/
/*96295*/           OPC_CheckChild0Same, 0,
/*96297*/           OPC_CheckChild1Same, 1,
/*96299*/           OPC_MoveParent,
/*96300*/           OPC_CheckPredicate, 30, // Predicate_sub_oneuse
/*96302*/           OPC_MoveParent,
/*96303*/           OPC_RecordChild1, // #2 = $src2
/*96304*/           OPC_CheckType, MVT::i32,
/*96306*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96308*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                    // Src: (add:i32 (sub:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0), (umin:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_sub_oneuse>>, i32:i32:$src2) - Complexity = 13
                    // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96317*/         0, /*End of Scope*/
/*96318*/       0, // EndSwitchOpcode
/*96319*/     /*Scope*/ 23|128,1/*151*/, /*->96472*/
/*96321*/       OPC_RecordChild0, // #0 = $src2
/*96322*/       OPC_Scope, 96, /*->96420*/ // 2 children in Scope
/*96324*/         OPC_MoveChild1,
/*96325*/         OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*96328*/         OPC_MoveChild0,
/*96329*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*96332*/         OPC_RecordChild0, // #1 = $src0
/*96333*/         OPC_RecordChild1, // #2 = $src1
/*96334*/         OPC_MoveParent,
/*96335*/         OPC_MoveChild1,
/*96336*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*96339*/         OPC_Scope, 21, /*->96362*/ // 3 children in Scope
/*96341*/           OPC_CheckChild0Same, 1,
/*96343*/           OPC_CheckChild1Same, 2,
/*96345*/           OPC_MoveParent,
/*96346*/           OPC_CheckPredicate, 30, // Predicate_sub_oneuse
/*96348*/           OPC_MoveParent,
/*96349*/           OPC_CheckType, MVT::i32,
/*96351*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96353*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (add:i32 i32:i32:$src2, (sub:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1), (umin:i32 i32:i32:$src0, i32:i32:$src1))<<P:Predicate_sub_oneuse>>) - Complexity = 13
                    // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96362*/         /*Scope*/ 34, /*->96397*/
/*96363*/           OPC_CheckChild0Same, 2,
/*96365*/           OPC_CheckChild1Same, 1,
/*96367*/           OPC_MoveParent,
/*96368*/           OPC_CheckPredicate, 30, // Predicate_sub_oneuse
/*96370*/           OPC_MoveParent,
/*96371*/           OPC_CheckType, MVT::i32,
/*96373*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96375*/           OPC_Scope, 9, /*->96386*/ // 2 children in Scope
/*96377*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (sub:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1), (umin:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_sub_oneuse>>) - Complexity = 13
                      // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96386*/           /*Scope*/ 9, /*->96396*/
/*96387*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                          MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (add:i32 i32:i32:$src2, (sub:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0), (umin:i32 i32:i32:$src0, i32:i32:$src1))<<P:Predicate_sub_oneuse>>) - Complexity = 13
                      // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96396*/           0, /*End of Scope*/
/*96397*/         /*Scope*/ 21, /*->96419*/
/*96398*/           OPC_CheckChild0Same, 1,
/*96400*/           OPC_CheckChild1Same, 2,
/*96402*/           OPC_MoveParent,
/*96403*/           OPC_CheckPredicate, 30, // Predicate_sub_oneuse
/*96405*/           OPC_MoveParent,
/*96406*/           OPC_CheckType, MVT::i32,
/*96408*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96410*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (add:i32 i32:i32:$src2, (sub:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0), (umin:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_sub_oneuse>>) - Complexity = 13
                    // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96419*/         0, /*End of Scope*/
/*96420*/       /*Scope*/ 50, /*->96471*/
/*96421*/         OPC_RecordChild1, // #1 = $src1
/*96422*/         OPC_MoveChild1,
/*96423*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*96426*/         OPC_Scope, 20, /*->96448*/ // 2 children in Scope
/*96428*/           OPC_CheckPredicate, 52, // Predicate_NegSubInlineConst16
/*96430*/           OPC_MoveParent,
/*96431*/           OPC_CheckType, MVT::i16,
/*96433*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*96435*/           OPC_EmitConvertToTarget, 1,
/*96437*/           OPC_EmitNodeXForm, 4, 2, // NegateImm
/*96440*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 3, 
                    // Src: (add:i16 i16:i16:$src0, (imm:i16)<<P:Predicate_NegSubInlineConst16>><<X:NegateImm>>:$src1) - Complexity = 7
                    // Dst: (V_SUB_U16_e64:i16 ?:i16:$src0, (NegateImm:{i16:i32:f16:f32:v2i16:v2f16} (imm:i16)<<P:Predicate_NegSubInlineConst16>>:$src1))
/*96448*/         /*Scope*/ 21, /*->96470*/
/*96449*/           OPC_CheckPredicate, 52, // Predicate_NegSubInlineConst32
/*96451*/           OPC_MoveParent,
/*96452*/           OPC_CheckType, MVT::i32,
/*96454*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96456*/           OPC_EmitConvertToTarget, 1,
/*96458*/           OPC_EmitNodeXForm, 4, 2, // NegateImm
/*96461*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_SUB_I32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 3, 
                    // Src: (add:i32 i32:i32:$src0, (imm:i32)<<P:Predicate_NegSubInlineConst32>><<X:NegateImm>>:$src1) - Complexity = 7
                    // Dst: (S_SUB_I32:i32:i1 ?:i32:$src0, (NegateImm:{i16:i32:f16:f32:v2i16:v2f16} (imm:i32)<<P:Predicate_NegSubInlineConst32>>:$src1))
/*96470*/         0, /*End of Scope*/
/*96471*/       0, /*End of Scope*/
/*96472*/     /*Scope*/ 42|128,2/*298*/, /*->96772*/
/*96474*/       OPC_MoveChild0,
/*96475*/       OPC_SwitchOpcode /*4 cases */, 119, TARGET_VAL(AMDGPUISD::MUL_U24),// ->96598
/*96479*/         OPC_RecordChild0, // #0 = $src0
/*96480*/         OPC_RecordChild1, // #1 = $src1
/*96481*/         OPC_MoveParent,
/*96482*/         OPC_RecordChild1, // #2 = $src2
/*96483*/         OPC_CheckType, MVT::i32,
/*96485*/         OPC_Scope, 98, /*->96585*/ // 2 children in Scope
/*96487*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*96489*/           OPC_EmitInteger, MVT::i32, 0, 
/*96492*/           OPC_EmitInteger, MVT::i32, 0, 
/*96495*/           OPC_EmitInteger, MVT::i32, 0, 
/*96498*/           OPC_EmitInteger, MVT::i32, 0, 
/*96501*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96513*/           OPC_EmitInteger, MVT::i32, 0, 
/*96516*/           OPC_EmitInteger, MVT::i32, 0, 
/*96519*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96531*/           OPC_EmitInteger, MVT::i32, 0, 
/*96534*/           OPC_EmitInteger, MVT::i32, 0, 
/*96537*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96549*/           OPC_EmitInteger, MVT::i32, 1, 
/*96552*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*96555*/           OPC_EmitInteger, MVT::i32, 0, 
/*96558*/           OPC_EmitInteger, MVT::i32, 0, 
/*96561*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96585*/         /*Scope*/ 11, /*->96597*/
/*96586*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96588*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96597*/         0, /*End of Scope*/
/*96598*/       /*SwitchOpcode*/ 119, TARGET_VAL(AMDGPUISD::MUL_I24),// ->96720
/*96601*/         OPC_RecordChild0, // #0 = $src0
/*96602*/         OPC_RecordChild1, // #1 = $src1
/*96603*/         OPC_MoveParent,
/*96604*/         OPC_RecordChild1, // #2 = $src2
/*96605*/         OPC_CheckType, MVT::i32,
/*96607*/         OPC_Scope, 98, /*->96707*/ // 2 children in Scope
/*96609*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*96611*/           OPC_EmitInteger, MVT::i32, 0, 
/*96614*/           OPC_EmitInteger, MVT::i32, 0, 
/*96617*/           OPC_EmitInteger, MVT::i32, 0, 
/*96620*/           OPC_EmitInteger, MVT::i32, 0, 
/*96623*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96635*/           OPC_EmitInteger, MVT::i32, 0, 
/*96638*/           OPC_EmitInteger, MVT::i32, 0, 
/*96641*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96653*/           OPC_EmitInteger, MVT::i32, 0, 
/*96656*/           OPC_EmitInteger, MVT::i32, 0, 
/*96659*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96671*/           OPC_EmitInteger, MVT::i32, 1, 
/*96674*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*96677*/           OPC_EmitInteger, MVT::i32, 0, 
/*96680*/           OPC_EmitInteger, MVT::i32, 0, 
/*96683*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96707*/         /*Scope*/ 11, /*->96719*/
/*96708*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96710*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96719*/         0, /*End of Scope*/
/*96720*/       /*SwitchOpcode*/ 30, TARGET_VAL(ISD::MUL),// ->96753
/*96723*/         OPC_RecordChild0, // #0 = $src0
/*96724*/         OPC_RecordChild1, // #1 = $src1
/*96725*/         OPC_MoveParent,
/*96726*/         OPC_RecordChild1, // #2 = $src2
/*96727*/         OPC_CheckType, MVT::i16,
/*96729*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*96731*/         OPC_Scope, 9, /*->96742*/ // 2 children in Scope
/*96733*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2) - Complexity = 6
                    // Dst: (V_MAD_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*96742*/         /*Scope*/ 9, /*->96752*/
/*96743*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                        MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2) - Complexity = 6
                    // Dst: (V_MAD_I16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*96752*/         0, /*End of Scope*/
/*96753*/       /*SwitchOpcode*/ 15, TARGET_VAL(ISD::CTPOP),// ->96771
/*96756*/         OPC_RecordChild0, // #0 = $popcnt
/*96757*/         OPC_MoveParent,
/*96758*/         OPC_RecordChild1, // #1 = $val
/*96759*/         OPC_CheckType, MVT::i32,
/*96761*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96763*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (add:i32 (ctpop:i32 i32:i32:$popcnt), i32:i32:$val) - Complexity = 6
                  // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*96771*/       0, // EndSwitchOpcode
/*96772*/     /*Scope*/ 108|128,3/*492*/, /*->97266*/
/*96774*/       OPC_RecordChild0, // #0 = $src2
/*96775*/       OPC_Scope, 25|128,2/*281*/, /*->97059*/ // 2 children in Scope
/*96778*/         OPC_MoveChild1,
/*96779*/         OPC_SwitchOpcode /*4 cases */, 16, TARGET_VAL(ISD::MUL),// ->96799
/*96783*/           OPC_RecordChild0, // #1 = $src0
/*96784*/           OPC_RecordChild1, // #2 = $src1
/*96785*/           OPC_MoveParent,
/*96786*/           OPC_CheckType, MVT::i16,
/*96788*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*96790*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MAD_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*96799*/         /*SwitchOpcode*/ 14, TARGET_VAL(ISD::CTPOP),// ->96816
/*96802*/           OPC_RecordChild0, // #1 = $popcnt
/*96803*/           OPC_MoveParent,
/*96804*/           OPC_CheckType, MVT::i32,
/*96806*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96808*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                        MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (add:i32 i32:i32:$val, (ctpop:i32 i32:i32:$popcnt)) - Complexity = 6
                    // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*96816*/         /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::MUL_I24),// ->96937
/*96819*/           OPC_RecordChild0, // #1 = $src0
/*96820*/           OPC_RecordChild1, // #2 = $src1
/*96821*/           OPC_MoveParent,
/*96822*/           OPC_CheckType, MVT::i32,
/*96824*/           OPC_Scope, 11, /*->96837*/ // 2 children in Scope
/*96826*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96828*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96837*/           /*Scope*/ 98, /*->96936*/
/*96838*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*96840*/             OPC_EmitInteger, MVT::i32, 0, 
/*96843*/             OPC_EmitInteger, MVT::i32, 0, 
/*96846*/             OPC_EmitInteger, MVT::i32, 0, 
/*96849*/             OPC_EmitInteger, MVT::i32, 0, 
/*96852*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96864*/             OPC_EmitInteger, MVT::i32, 0, 
/*96867*/             OPC_EmitInteger, MVT::i32, 0, 
/*96870*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96882*/             OPC_EmitInteger, MVT::i32, 0, 
/*96885*/             OPC_EmitInteger, MVT::i32, 0, 
/*96888*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96900*/             OPC_EmitInteger, MVT::i32, 1, 
/*96903*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*96906*/             OPC_EmitInteger, MVT::i32, 0, 
/*96909*/             OPC_EmitInteger, MVT::i32, 0, 
/*96912*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96936*/           0, /*End of Scope*/
/*96937*/         /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::MUL_U24),// ->97058
/*96940*/           OPC_RecordChild0, // #1 = $src0
/*96941*/           OPC_RecordChild1, // #2 = $src1
/*96942*/           OPC_MoveParent,
/*96943*/           OPC_CheckType, MVT::i32,
/*96945*/           OPC_Scope, 11, /*->96958*/ // 2 children in Scope
/*96947*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96949*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*96958*/           /*Scope*/ 98, /*->97057*/
/*96959*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*96961*/             OPC_EmitInteger, MVT::i32, 0, 
/*96964*/             OPC_EmitInteger, MVT::i32, 0, 
/*96967*/             OPC_EmitInteger, MVT::i32, 0, 
/*96970*/             OPC_EmitInteger, MVT::i32, 0, 
/*96973*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96985*/             OPC_EmitInteger, MVT::i32, 0, 
/*96988*/             OPC_EmitInteger, MVT::i32, 0, 
/*96991*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97003*/             OPC_EmitInteger, MVT::i32, 0, 
/*97006*/             OPC_EmitInteger, MVT::i32, 0, 
/*97009*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97021*/             OPC_EmitInteger, MVT::i32, 1, 
/*97024*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*97027*/             OPC_EmitInteger, MVT::i32, 0, 
/*97030*/             OPC_EmitInteger, MVT::i32, 0, 
/*97033*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97057*/           0, /*End of Scope*/
/*97058*/         0, // EndSwitchOpcode
/*97059*/       /*Scope*/ 76|128,1/*204*/, /*->97265*/
/*97061*/         OPC_RecordChild1, // #1 = $src1
/*97062*/         OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->97180
/*97065*/           OPC_Scope, 100, /*->97167*/ // 2 children in Scope
/*97067*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*97069*/             OPC_EmitInteger, MVT::i32, 0, 
/*97072*/             OPC_EmitInteger, MVT::i32, 0, 
/*97075*/             OPC_EmitInteger, MVT::i32, 1, 
/*97078*/             OPC_EmitInteger, MVT::i32, 0, 
/*97081*/             OPC_EmitInteger, MVT::i32, 0, 
/*97084*/             OPC_EmitInteger, MVT::i32, 0, 
/*97087*/             OPC_EmitInteger, MVT::i32, 0, 
/*97090*/             OPC_EmitInteger, MVT::i32, 0, 
/*97093*/             OPC_EmitInteger, MVT::i32, 0, 
/*97096*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97108*/             OPC_EmitInteger, MVT::i32, 0, 
/*97111*/             OPC_EmitInteger, MVT::i32, 0, 
/*97114*/             OPC_EmitInteger, MVT::i32, 0, 
/*97117*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97129*/             OPC_EmitInteger, MVT::i32, 1, 
/*97132*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*97135*/             OPC_EmitInteger, MVT::i32, 0, 
/*97138*/             OPC_EmitInteger, MVT::i32, 0, 
/*97141*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ADD_INT), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (add:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (ADD_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*97167*/           /*Scope*/ 11, /*->97179*/
/*97168*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97170*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ADD_I32), 0,
                          MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                      // Src: (add:i32 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1) - Complexity = 3
                      // Dst: (S_ADD_I32:i32:i1 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1)
/*97179*/           0, /*End of Scope*/
/*97180*/         /*SwitchType*/ 10, MVT::i16,// ->97192
/*97182*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*97184*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1, 
                    // Src: (add:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                    // Dst: (V_ADD_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*97192*/         /*SwitchType*/ 70, MVT::v2i16,// ->97264
/*97194*/           OPC_Scope, 33, /*->97229*/ // 2 children in Scope
/*97196*/             OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*97199*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*97202*/             OPC_EmitInteger, MVT::i32, 0, 
/*97205*/             OPC_EmitInteger, MVT::i32, 0, 
/*97208*/             OPC_EmitInteger, MVT::i32, 0, 
/*97211*/             OPC_EmitInteger, MVT::i32, 0, 
/*97214*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_ADD_U16), 0,
                          MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                      // Src: (add:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                      // Dst: (V_PK_ADD_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*97229*/           /*Scope*/ 33, /*->97263*/
/*97230*/             OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*97233*/             OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*97236*/             OPC_EmitInteger, MVT::i32, 0, 
/*97239*/             OPC_EmitInteger, MVT::i32, 0, 
/*97242*/             OPC_EmitInteger, MVT::i32, 0, 
/*97245*/             OPC_EmitInteger, MVT::i32, 0, 
/*97248*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_ADD_U16), 0,
                          MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                      // Src: (add:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                      // Dst: (V_PK_ADD_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*97263*/           0, /*End of Scope*/
/*97264*/         0, // EndSwitchType
/*97265*/       0, /*End of Scope*/
/*97266*/     0, /*End of Scope*/
/*97267*/   /*SwitchOpcode*/ 27, TARGET_VAL(AMDGPUISD::REGISTER_LOAD),// ->97297
/*97270*/     OPC_RecordNode, // #0 = 'AMDGPUregister_load' chained node
/*97271*/     OPC_RecordChild1, // #1 = $addr
/*97272*/     OPC_RecordChild2, // #2 = $chan
/*97273*/     OPC_MoveChild2,
/*97274*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*97277*/     OPC_CheckType, MVT::i32,
/*97279*/     OPC_MoveParent,
/*97280*/     OPC_CheckType, MVT::i32,
/*97282*/     OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*97284*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRIndirect:$addr #3 #4
/*97287*/     OPC_EmitMergeInputChains1_0,
/*97288*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_RegisterLoad), 0|OPFL_Chain,
                  MVT::i32, 3/*#Ops*/, 3, 4, 2, 
              // Src: (AMDGPUregister_load:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterLoad:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*97297*/   /*SwitchOpcode*/ 28, TARGET_VAL(AMDGPUISD::REGISTER_STORE),// ->97328
/*97300*/     OPC_RecordNode, // #0 = 'AMDGPUregister_store' chained node
/*97301*/     OPC_RecordChild1, // #1 = $val
/*97302*/     OPC_CheckChild1Type, MVT::i32,
/*97304*/     OPC_RecordChild2, // #2 = $addr
/*97305*/     OPC_RecordChild3, // #3 = $chan
/*97306*/     OPC_MoveChild3,
/*97307*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*97310*/     OPC_CheckType, MVT::i32,
/*97312*/     OPC_MoveParent,
/*97313*/     OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*97315*/     OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectADDRIndirect:$addr #4 #5
/*97318*/     OPC_EmitMergeInputChains1_0,
/*97319*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_RegisterStore), 0|OPFL_Chain,
                  4/*#Ops*/, 1, 4, 5, 3, 
              // Src: (AMDGPUregister_store i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterStore i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*97328*/   /*SwitchOpcode*/ 98, TARGET_VAL(AMDGPUISD::EXPORT),// ->97429
/*97331*/     OPC_RecordNode, // #0 = 'AMDGPUexport' chained node
/*97332*/     OPC_RecordChild1, // #1 = $tgt
/*97333*/     OPC_MoveChild1,
/*97334*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*97337*/     OPC_CheckType, MVT::i8,
/*97339*/     OPC_MoveParent,
/*97340*/     OPC_RecordChild2, // #2 = $en
/*97341*/     OPC_MoveChild2,
/*97342*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*97345*/     OPC_CheckType, MVT::i8,
/*97347*/     OPC_MoveParent,
/*97348*/     OPC_RecordChild3, // #3 = $src0
/*97349*/     OPC_Scope, 38, /*->97389*/ // 2 children in Scope
/*97351*/       OPC_CheckChild3Type, MVT::f32,
/*97353*/       OPC_RecordChild4, // #4 = $src1
/*97354*/       OPC_RecordChild5, // #5 = $src2
/*97355*/       OPC_RecordChild6, // #6 = $src3
/*97356*/       OPC_RecordChild7, // #7 = $compr
/*97357*/       OPC_MoveChild7,
/*97358*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*97361*/       OPC_CheckType, MVT::i1,
/*97363*/       OPC_MoveParent,
/*97364*/       OPC_MoveChild, 8,
/*97366*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*97369*/       OPC_RecordNode, // #8 = $vm
/*97370*/       OPC_CheckType, MVT::i1,
/*97372*/       OPC_MoveParent,
/*97373*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97375*/       OPC_EmitMergeInputChains1_0,
/*97376*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EXP), 0|OPFL_Chain,
                    8/*#Ops*/, 1, 3, 4, 5, 6, 8, 7, 2, 
                // Src: (AMDGPUexport (timm:i8):$tgt, (timm:i8):$en, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3, (timm:i1):$compr, (timm:i1):$vm) - Complexity = 15
                // Dst: (EXP (timm:i8):$tgt, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3, (timm:i1):$vm, (timm:i1):$compr, (timm:i8):$en)
/*97389*/     /*Scope*/ 38, /*->97428*/
/*97390*/       OPC_CheckChild3Type, MVT::i32,
/*97392*/       OPC_RecordChild4, // #4 = $src1
/*97393*/       OPC_RecordChild5, // #5 = $src2
/*97394*/       OPC_RecordChild6, // #6 = $src3
/*97395*/       OPC_RecordChild7, // #7 = $compr
/*97396*/       OPC_MoveChild7,
/*97397*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*97400*/       OPC_CheckType, MVT::i1,
/*97402*/       OPC_MoveParent,
/*97403*/       OPC_MoveChild, 8,
/*97405*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*97408*/       OPC_RecordNode, // #8 = $vm
/*97409*/       OPC_CheckType, MVT::i1,
/*97411*/       OPC_MoveParent,
/*97412*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97414*/       OPC_EmitMergeInputChains1_0,
/*97415*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EXP), 0|OPFL_Chain,
                    8/*#Ops*/, 1, 3, 4, 5, 6, 8, 7, 2, 
                // Src: (AMDGPUexport (timm:i8):$tgt, (timm:i8):$en, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2, i32:i32:$src3, (timm:i1):$compr, (timm:i1):$vm) - Complexity = 15
                // Dst: (EXP i8:i8:$tgt, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2, i32:i32:$src3, i1:i1:$vm, i1:i1:$compr, i8:i8:$en)
/*97428*/     0, /*End of Scope*/
/*97429*/   /*SwitchOpcode*/ 98, TARGET_VAL(AMDGPUISD::EXPORT_DONE),// ->97530
/*97432*/     OPC_RecordNode, // #0 = 'AMDGPUexport_done' chained node
/*97433*/     OPC_RecordChild1, // #1 = $tgt
/*97434*/     OPC_MoveChild1,
/*97435*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*97438*/     OPC_CheckType, MVT::i8,
/*97440*/     OPC_MoveParent,
/*97441*/     OPC_RecordChild2, // #2 = $en
/*97442*/     OPC_MoveChild2,
/*97443*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*97446*/     OPC_CheckType, MVT::i8,
/*97448*/     OPC_MoveParent,
/*97449*/     OPC_RecordChild3, // #3 = $src0
/*97450*/     OPC_Scope, 38, /*->97490*/ // 2 children in Scope
/*97452*/       OPC_CheckChild3Type, MVT::f32,
/*97454*/       OPC_RecordChild4, // #4 = $src1
/*97455*/       OPC_RecordChild5, // #5 = $src2
/*97456*/       OPC_RecordChild6, // #6 = $src3
/*97457*/       OPC_RecordChild7, // #7 = $compr
/*97458*/       OPC_MoveChild7,
/*97459*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*97462*/       OPC_CheckType, MVT::i1,
/*97464*/       OPC_MoveParent,
/*97465*/       OPC_MoveChild, 8,
/*97467*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*97470*/       OPC_RecordNode, // #8 = $vm
/*97471*/       OPC_CheckType, MVT::i1,
/*97473*/       OPC_MoveParent,
/*97474*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97476*/       OPC_EmitMergeInputChains1_0,
/*97477*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EXP_DONE), 0|OPFL_Chain,
                    8/*#Ops*/, 1, 3, 4, 5, 6, 8, 7, 2, 
                // Src: (AMDGPUexport_done (timm:i8):$tgt, (timm:i8):$en, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3, (timm:i1):$compr, (timm:i1):$vm) - Complexity = 15
                // Dst: (EXP_DONE (timm:i8):$tgt, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3, (timm:i1):$vm, (timm:i1):$compr, (timm:i8):$en)
/*97490*/     /*Scope*/ 38, /*->97529*/
/*97491*/       OPC_CheckChild3Type, MVT::i32,
/*97493*/       OPC_RecordChild4, // #4 = $src1
/*97494*/       OPC_RecordChild5, // #5 = $src2
/*97495*/       OPC_RecordChild6, // #6 = $src3
/*97496*/       OPC_RecordChild7, // #7 = $compr
/*97497*/       OPC_MoveChild7,
/*97498*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*97501*/       OPC_CheckType, MVT::i1,
/*97503*/       OPC_MoveParent,
/*97504*/       OPC_MoveChild, 8,
/*97506*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*97509*/       OPC_RecordNode, // #8 = $vm
/*97510*/       OPC_CheckType, MVT::i1,
/*97512*/       OPC_MoveParent,
/*97513*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97515*/       OPC_EmitMergeInputChains1_0,
/*97516*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EXP_DONE), 0|OPFL_Chain,
                    8/*#Ops*/, 1, 3, 4, 5, 6, 8, 7, 2, 
                // Src: (AMDGPUexport_done (timm:i8):$tgt, (timm:i8):$en, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2, i32:i32:$src3, (timm:i1):$compr, (timm:i1):$vm) - Complexity = 15
                // Dst: (EXP_DONE i8:i8:$tgt, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2, i32:i32:$src3, i1:i1:$vm, i1:i1:$compr, i8:i8:$en)
/*97529*/     0, /*End of Scope*/
/*97530*/   /*SwitchOpcode*/ 91|128,8/*1115*/, TARGET_VAL(ISD::SMAX),// ->98649
/*97534*/     OPC_Scope, 90|128,6/*858*/, /*->98395*/ // 4 children in Scope
/*97537*/       OPC_MoveChild0,
/*97538*/       OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*97541*/       OPC_Scope, 124|128,1/*252*/, /*->97796*/ // 5 children in Scope
/*97544*/         OPC_RecordChild0, // #0 = $src0
/*97545*/         OPC_RecordChild1, // #1 = $src1
/*97546*/         OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*97548*/         OPC_MoveParent,
/*97549*/         OPC_MoveChild1,
/*97550*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*97553*/         OPC_Scope, 71, /*->97626*/ // 4 children in Scope
/*97555*/           OPC_MoveChild0,
/*97556*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*97559*/           OPC_Scope, 39, /*->97600*/ // 2 children in Scope
/*97561*/             OPC_CheckChild0Same, 0,
/*97563*/             OPC_CheckChild1Same, 1,
/*97565*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*97567*/             OPC_MoveParent,
/*97568*/             OPC_RecordChild1, // #2 = $src2
/*97569*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*97571*/             OPC_MoveParent,
/*97572*/             OPC_SwitchType /*2 cases */, 11, MVT::i32,// ->97586
/*97575*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97577*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                            MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97586*/             /*SwitchType*/ 11, MVT::i16,// ->97599
/*97588*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*97590*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>, (smin:i16 (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*97599*/             0, // EndSwitchType
/*97600*/           /*Scope*/ 24, /*->97625*/
/*97601*/             OPC_CheckChild0Same, 1,
/*97603*/             OPC_CheckChild1Same, 0,
/*97605*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*97607*/             OPC_MoveParent,
/*97608*/             OPC_RecordChild1, // #2 = $src2
/*97609*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*97611*/             OPC_MoveParent,
/*97612*/             OPC_CheckType, MVT::i32,
/*97614*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97616*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97625*/           0, /*End of Scope*/
/*97626*/         /*Scope*/ 55, /*->97682*/
/*97627*/           OPC_RecordChild0, // #2 = $src2
/*97628*/           OPC_MoveChild1,
/*97629*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*97632*/           OPC_Scope, 23, /*->97657*/ // 2 children in Scope
/*97634*/             OPC_CheckChild0Same, 0,
/*97636*/             OPC_CheckChild1Same, 1,
/*97638*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*97640*/             OPC_MoveParent,
/*97641*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*97643*/             OPC_MoveParent,
/*97644*/             OPC_CheckType, MVT::i32,
/*97646*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97648*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97657*/           /*Scope*/ 23, /*->97681*/
/*97658*/             OPC_CheckChild0Same, 1,
/*97660*/             OPC_CheckChild1Same, 0,
/*97662*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*97664*/             OPC_MoveParent,
/*97665*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*97667*/             OPC_MoveParent,
/*97668*/             OPC_CheckType, MVT::i32,
/*97670*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97672*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97681*/           0, /*End of Scope*/
/*97682*/         /*Scope*/ 56, /*->97739*/
/*97683*/           OPC_MoveChild0,
/*97684*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*97687*/           OPC_Scope, 24, /*->97713*/ // 2 children in Scope
/*97689*/             OPC_CheckChild0Same, 1,
/*97691*/             OPC_CheckChild1Same, 0,
/*97693*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*97695*/             OPC_MoveParent,
/*97696*/             OPC_RecordChild1, // #2 = $src2
/*97697*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*97699*/             OPC_MoveParent,
/*97700*/             OPC_CheckType, MVT::i32,
/*97702*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97704*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97713*/           /*Scope*/ 24, /*->97738*/
/*97714*/             OPC_CheckChild0Same, 0,
/*97716*/             OPC_CheckChild1Same, 1,
/*97718*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*97720*/             OPC_MoveParent,
/*97721*/             OPC_RecordChild1, // #2 = $src2
/*97722*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*97724*/             OPC_MoveParent,
/*97725*/             OPC_CheckType, MVT::i32,
/*97727*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97729*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97738*/           0, /*End of Scope*/
/*97739*/         /*Scope*/ 55, /*->97795*/
/*97740*/           OPC_RecordChild0, // #2 = $src2
/*97741*/           OPC_MoveChild1,
/*97742*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*97745*/           OPC_Scope, 23, /*->97770*/ // 2 children in Scope
/*97747*/             OPC_CheckChild0Same, 1,
/*97749*/             OPC_CheckChild1Same, 0,
/*97751*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*97753*/             OPC_MoveParent,
/*97754*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*97756*/             OPC_MoveParent,
/*97757*/             OPC_CheckType, MVT::i32,
/*97759*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97761*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97770*/           /*Scope*/ 23, /*->97794*/
/*97771*/             OPC_CheckChild0Same, 0,
/*97773*/             OPC_CheckChild1Same, 1,
/*97775*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*97777*/             OPC_MoveParent,
/*97778*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*97780*/             OPC_MoveParent,
/*97781*/             OPC_CheckType, MVT::i32,
/*97783*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97785*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97794*/           0, /*End of Scope*/
/*97795*/         0, /*End of Scope*/
/*97796*/       /*Scope*/ 95, /*->97892*/
/*97797*/         OPC_MoveChild0,
/*97798*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*97801*/         OPC_RecordChild0, // #0 = $src0
/*97802*/         OPC_RecordChild1, // #1 = $src1
/*97803*/         OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*97805*/         OPC_MoveParent,
/*97806*/         OPC_RecordChild1, // #2 = $src2
/*97807*/         OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*97809*/         OPC_MoveParent,
/*97810*/         OPC_MoveChild1,
/*97811*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*97814*/         OPC_Scope, 20, /*->97836*/ // 3 children in Scope
/*97816*/           OPC_CheckChild0Same, 0,
/*97818*/           OPC_CheckChild1Same, 1,
/*97820*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*97822*/           OPC_MoveParent,
/*97823*/           OPC_CheckType, MVT::i32,
/*97825*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97827*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97836*/         /*Scope*/ 33, /*->97870*/
/*97837*/           OPC_CheckChild0Same, 1,
/*97839*/           OPC_CheckChild1Same, 0,
/*97841*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*97843*/           OPC_MoveParent,
/*97844*/           OPC_CheckType, MVT::i32,
/*97846*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97848*/           OPC_Scope, 9, /*->97859*/ // 2 children in Scope
/*97850*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97859*/           /*Scope*/ 9, /*->97869*/
/*97860*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97869*/           0, /*End of Scope*/
/*97870*/         /*Scope*/ 20, /*->97891*/
/*97871*/           OPC_CheckChild0Same, 0,
/*97873*/           OPC_CheckChild1Same, 1,
/*97875*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*97877*/           OPC_MoveParent,
/*97878*/           OPC_CheckType, MVT::i32,
/*97880*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97882*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                    // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97891*/         0, /*End of Scope*/
/*97892*/       /*Scope*/ 52|128,2/*308*/, /*->98202*/
/*97894*/         OPC_RecordChild0, // #0 = $src2
/*97895*/         OPC_Scope, 94, /*->97991*/ // 2 children in Scope
/*97897*/           OPC_MoveChild1,
/*97898*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*97901*/           OPC_RecordChild0, // #1 = $src0
/*97902*/           OPC_RecordChild1, // #2 = $src1
/*97903*/           OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*97905*/           OPC_MoveParent,
/*97906*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*97908*/           OPC_MoveParent,
/*97909*/           OPC_MoveChild1,
/*97910*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*97913*/           OPC_Scope, 20, /*->97935*/ // 3 children in Scope
/*97915*/             OPC_CheckChild0Same, 1,
/*97917*/             OPC_CheckChild1Same, 2,
/*97919*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*97921*/             OPC_MoveParent,
/*97922*/             OPC_CheckType, MVT::i32,
/*97924*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97926*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97935*/           /*Scope*/ 33, /*->97969*/
/*97936*/             OPC_CheckChild0Same, 2,
/*97938*/             OPC_CheckChild1Same, 1,
/*97940*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*97942*/             OPC_MoveParent,
/*97943*/             OPC_CheckType, MVT::i32,
/*97945*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97947*/             OPC_Scope, 9, /*->97958*/ // 2 children in Scope
/*97949*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                            MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                        // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97958*/             /*Scope*/ 9, /*->97968*/
/*97959*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                            MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                        // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97968*/             0, /*End of Scope*/
/*97969*/           /*Scope*/ 20, /*->97990*/
/*97970*/             OPC_CheckChild0Same, 1,
/*97972*/             OPC_CheckChild1Same, 2,
/*97974*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*97976*/             OPC_MoveParent,
/*97977*/             OPC_CheckType, MVT::i32,
/*97979*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97981*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*97990*/           0, /*End of Scope*/
/*97991*/         /*Scope*/ 80|128,1/*208*/, /*->98201*/
/*97993*/           OPC_RecordChild1, // #1 = $src1
/*97994*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*97996*/           OPC_MoveParent,
/*97997*/           OPC_MoveChild1,
/*97998*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*98001*/           OPC_Scope, 28, /*->98031*/ // 4 children in Scope
/*98003*/             OPC_MoveChild0,
/*98004*/             OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*98007*/             OPC_CheckChild0Same, 1,
/*98009*/             OPC_CheckChild1Same, 0,
/*98011*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*98013*/             OPC_MoveParent,
/*98014*/             OPC_RecordChild1, // #2 = $src2
/*98015*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*98017*/             OPC_MoveParent,
/*98018*/             OPC_CheckType, MVT::i16,
/*98020*/             OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*98022*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                          MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i16 (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>, (smin:i16 (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*98031*/           /*Scope*/ 55, /*->98087*/
/*98032*/             OPC_RecordChild0, // #2 = $src2
/*98033*/             OPC_MoveChild1,
/*98034*/             OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*98037*/             OPC_Scope, 23, /*->98062*/ // 2 children in Scope
/*98039*/               OPC_CheckChild0Same, 0,
/*98041*/               OPC_CheckChild1Same, 1,
/*98043*/               OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*98045*/               OPC_MoveParent,
/*98046*/               OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*98048*/               OPC_MoveParent,
/*98049*/               OPC_CheckType, MVT::i16,
/*98051*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*98053*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*98062*/             /*Scope*/ 23, /*->98086*/
/*98063*/               OPC_CheckChild0Same, 1,
/*98065*/               OPC_CheckChild1Same, 0,
/*98067*/               OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*98069*/               OPC_MoveParent,
/*98070*/               OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*98072*/               OPC_MoveParent,
/*98073*/               OPC_CheckType, MVT::i16,
/*98075*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*98077*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*98086*/             0, /*End of Scope*/
/*98087*/           /*Scope*/ 56, /*->98144*/
/*98088*/             OPC_MoveChild0,
/*98089*/             OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*98092*/             OPC_Scope, 24, /*->98118*/ // 2 children in Scope
/*98094*/               OPC_CheckChild0Same, 1,
/*98096*/               OPC_CheckChild1Same, 0,
/*98098*/               OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*98100*/               OPC_MoveParent,
/*98101*/               OPC_RecordChild1, // #2 = $src2
/*98102*/               OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*98104*/               OPC_MoveParent,
/*98105*/               OPC_CheckType, MVT::i16,
/*98107*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*98109*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>, (smin:i16 (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*98118*/             /*Scope*/ 24, /*->98143*/
/*98119*/               OPC_CheckChild0Same, 0,
/*98121*/               OPC_CheckChild1Same, 1,
/*98123*/               OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*98125*/               OPC_MoveParent,
/*98126*/               OPC_RecordChild1, // #2 = $src2
/*98127*/               OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*98129*/               OPC_MoveParent,
/*98130*/               OPC_CheckType, MVT::i16,
/*98132*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*98134*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>, (smin:i16 (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*98143*/             0, /*End of Scope*/
/*98144*/           /*Scope*/ 55, /*->98200*/
/*98145*/             OPC_RecordChild0, // #2 = $src2
/*98146*/             OPC_MoveChild1,
/*98147*/             OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*98150*/             OPC_Scope, 23, /*->98175*/ // 2 children in Scope
/*98152*/               OPC_CheckChild0Same, 1,
/*98154*/               OPC_CheckChild1Same, 0,
/*98156*/               OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*98158*/               OPC_MoveParent,
/*98159*/               OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*98161*/               OPC_MoveParent,
/*98162*/               OPC_CheckType, MVT::i16,
/*98164*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*98166*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*98175*/             /*Scope*/ 23, /*->98199*/
/*98176*/               OPC_CheckChild0Same, 0,
/*98178*/               OPC_CheckChild1Same, 1,
/*98180*/               OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*98182*/               OPC_MoveParent,
/*98183*/               OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*98185*/               OPC_MoveParent,
/*98186*/               OPC_CheckType, MVT::i16,
/*98188*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*98190*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*98199*/             0, /*End of Scope*/
/*98200*/           0, /*End of Scope*/
/*98201*/         0, /*End of Scope*/
/*98202*/       /*Scope*/ 95, /*->98298*/
/*98203*/         OPC_MoveChild0,
/*98204*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*98207*/         OPC_RecordChild0, // #0 = $src0
/*98208*/         OPC_RecordChild1, // #1 = $src1
/*98209*/         OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*98211*/         OPC_MoveParent,
/*98212*/         OPC_RecordChild1, // #2 = $src2
/*98213*/         OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*98215*/         OPC_MoveParent,
/*98216*/         OPC_MoveChild1,
/*98217*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*98220*/         OPC_Scope, 20, /*->98242*/ // 3 children in Scope
/*98222*/           OPC_CheckChild0Same, 0,
/*98224*/           OPC_CheckChild1Same, 1,
/*98226*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*98228*/           OPC_MoveParent,
/*98229*/           OPC_CheckType, MVT::i16,
/*98231*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*98233*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                        MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (smax:i16 (smin:i16 (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*98242*/         /*Scope*/ 33, /*->98276*/
/*98243*/           OPC_CheckChild0Same, 1,
/*98245*/           OPC_CheckChild1Same, 0,
/*98247*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*98249*/           OPC_MoveParent,
/*98250*/           OPC_CheckType, MVT::i16,
/*98252*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*98254*/           OPC_Scope, 9, /*->98265*/ // 2 children in Scope
/*98256*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                          MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i16 (smin:i16 (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*98265*/           /*Scope*/ 9, /*->98275*/
/*98266*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                          MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i16 (smin:i16 (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*98275*/           0, /*End of Scope*/
/*98276*/         /*Scope*/ 20, /*->98297*/
/*98277*/           OPC_CheckChild0Same, 0,
/*98279*/           OPC_CheckChild1Same, 1,
/*98281*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*98283*/           OPC_MoveParent,
/*98284*/           OPC_CheckType, MVT::i16,
/*98286*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*98288*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                        MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                    // Src: (smax:i16 (smin:i16 (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*98297*/         0, /*End of Scope*/
/*98298*/       /*Scope*/ 95, /*->98394*/
/*98299*/         OPC_RecordChild0, // #0 = $src2
/*98300*/         OPC_MoveChild1,
/*98301*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*98304*/         OPC_RecordChild0, // #1 = $src0
/*98305*/         OPC_RecordChild1, // #2 = $src1
/*98306*/         OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*98308*/         OPC_MoveParent,
/*98309*/         OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*98311*/         OPC_MoveParent,
/*98312*/         OPC_MoveChild1,
/*98313*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*98316*/         OPC_Scope, 20, /*->98338*/ // 3 children in Scope
/*98318*/           OPC_CheckChild0Same, 1,
/*98320*/           OPC_CheckChild1Same, 2,
/*98322*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*98324*/           OPC_MoveParent,
/*98325*/           OPC_CheckType, MVT::i16,
/*98327*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*98329*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                        MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (smax:i16 (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*98338*/         /*Scope*/ 33, /*->98372*/
/*98339*/           OPC_CheckChild0Same, 2,
/*98341*/           OPC_CheckChild1Same, 1,
/*98343*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*98345*/           OPC_MoveParent,
/*98346*/           OPC_CheckType, MVT::i16,
/*98348*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*98350*/           OPC_Scope, 9, /*->98361*/ // 2 children in Scope
/*98352*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                          MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (smax:i16 (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*98361*/           /*Scope*/ 9, /*->98371*/
/*98362*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                          MVT::i16, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (smax:i16 (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*98371*/           0, /*End of Scope*/
/*98372*/         /*Scope*/ 20, /*->98393*/
/*98373*/           OPC_CheckChild0Same, 1,
/*98375*/           OPC_CheckChild1Same, 2,
/*98377*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*98379*/           OPC_MoveParent,
/*98380*/           OPC_CheckType, MVT::i16,
/*98382*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*98384*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                        MVT::i16, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (smax:i16 (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*98393*/         0, /*End of Scope*/
/*98394*/       0, /*End of Scope*/
/*98395*/     /*Scope*/ 22, /*->98418*/
/*98396*/       OPC_RecordChild0, // #0 = $x
/*98397*/       OPC_MoveChild1,
/*98398*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*98401*/       OPC_CheckChild0Integer, 0, 
/*98403*/       OPC_CheckChild1Same, 0,
/*98405*/       OPC_MoveParent,
/*98406*/       OPC_CheckType, MVT::i32,
/*98408*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*98410*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ABS_I32), 0,
                    MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                // Src: (smax:i32 i32:i32:$x, (sub:i32 0:i32, i32:i32:$x)) - Complexity = 11
                // Dst: (S_ABS_I32:i32:i1 ?:i32:$x)
/*98418*/     /*Scope*/ 22, /*->98441*/
/*98419*/       OPC_MoveChild0,
/*98420*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*98423*/       OPC_CheckChild0Integer, 0, 
/*98425*/       OPC_RecordChild1, // #0 = $x
/*98426*/       OPC_MoveParent,
/*98427*/       OPC_CheckChild1Same, 0,
/*98429*/       OPC_CheckType, MVT::i32,
/*98431*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*98433*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ABS_I32), 0,
                    MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                // Src: (smax:i32 (sub:i32 0:i32, i32:i32:$x), i32:i32:$x) - Complexity = 11
                // Dst: (S_ABS_I32:i32:i1 ?:i32:$x)
/*98441*/     /*Scope*/ 77|128,1/*205*/, /*->98648*/
/*98443*/       OPC_RecordChild0, // #0 = $src0
/*98444*/       OPC_RecordChild1, // #1 = $src1
/*98445*/       OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->98563
/*98448*/         OPC_Scope, 100, /*->98550*/ // 2 children in Scope
/*98450*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*98452*/           OPC_EmitInteger, MVT::i32, 0, 
/*98455*/           OPC_EmitInteger, MVT::i32, 0, 
/*98458*/           OPC_EmitInteger, MVT::i32, 1, 
/*98461*/           OPC_EmitInteger, MVT::i32, 0, 
/*98464*/           OPC_EmitInteger, MVT::i32, 0, 
/*98467*/           OPC_EmitInteger, MVT::i32, 0, 
/*98470*/           OPC_EmitInteger, MVT::i32, 0, 
/*98473*/           OPC_EmitInteger, MVT::i32, 0, 
/*98476*/           OPC_EmitInteger, MVT::i32, 0, 
/*98479*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98491*/           OPC_EmitInteger, MVT::i32, 0, 
/*98494*/           OPC_EmitInteger, MVT::i32, 0, 
/*98497*/           OPC_EmitInteger, MVT::i32, 0, 
/*98500*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98512*/           OPC_EmitInteger, MVT::i32, 1, 
/*98515*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98518*/           OPC_EmitInteger, MVT::i32, 0, 
/*98521*/           OPC_EmitInteger, MVT::i32, 0, 
/*98524*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (smax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (MAX_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*98550*/         /*Scope*/ 11, /*->98562*/
/*98551*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*98553*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MAX_I32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (smax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_MAX_I32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*98562*/         0, /*End of Scope*/
/*98563*/       /*SwitchType*/ 10, MVT::i16,// ->98575
/*98565*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*98567*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_I16_e64), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (smax:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_MAX_I16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*98575*/       /*SwitchType*/ 70, MVT::v2i16,// ->98647
/*98577*/         OPC_Scope, 33, /*->98612*/ // 2 children in Scope
/*98579*/           OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*98582*/           OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*98585*/           OPC_EmitInteger, MVT::i32, 0, 
/*98588*/           OPC_EmitInteger, MVT::i32, 0, 
/*98591*/           OPC_EmitInteger, MVT::i32, 0, 
/*98594*/           OPC_EmitInteger, MVT::i32, 0, 
/*98597*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MAX_I16), 0,
                        MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                    // Src: (smax:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                    // Dst: (V_PK_MAX_I16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*98612*/         /*Scope*/ 33, /*->98646*/
/*98613*/           OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*98616*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*98619*/           OPC_EmitInteger, MVT::i32, 0, 
/*98622*/           OPC_EmitInteger, MVT::i32, 0, 
/*98625*/           OPC_EmitInteger, MVT::i32, 0, 
/*98628*/           OPC_EmitInteger, MVT::i32, 0, 
/*98631*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MAX_I16), 0,
                        MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                    // Src: (smax:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                    // Dst: (V_PK_MAX_I16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*98646*/         0, /*End of Scope*/
/*98647*/       0, // EndSwitchType
/*98648*/     0, /*End of Scope*/
/*98649*/   /*SwitchOpcode*/ 45|128,8/*1069*/, TARGET_VAL(ISD::UMAX),// ->99722
/*98653*/     OPC_Scope, 90|128,6/*858*/, /*->99514*/ // 2 children in Scope
/*98656*/       OPC_MoveChild0,
/*98657*/       OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*98660*/       OPC_Scope, 124|128,1/*252*/, /*->98915*/ // 5 children in Scope
/*98663*/         OPC_RecordChild0, // #0 = $src0
/*98664*/         OPC_RecordChild1, // #1 = $src1
/*98665*/         OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*98667*/         OPC_MoveParent,
/*98668*/         OPC_MoveChild1,
/*98669*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*98672*/         OPC_Scope, 71, /*->98745*/ // 4 children in Scope
/*98674*/           OPC_MoveChild0,
/*98675*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*98678*/           OPC_Scope, 39, /*->98719*/ // 2 children in Scope
/*98680*/             OPC_CheckChild0Same, 0,
/*98682*/             OPC_CheckChild1Same, 1,
/*98684*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*98686*/             OPC_MoveParent,
/*98687*/             OPC_RecordChild1, // #2 = $src2
/*98688*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*98690*/             OPC_MoveParent,
/*98691*/             OPC_SwitchType /*2 cases */, 11, MVT::i32,// ->98705
/*98694*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*98696*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                            MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*98705*/             /*SwitchType*/ 11, MVT::i16,// ->98718
/*98707*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*98709*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>, (umin:i16 (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*98718*/             0, // EndSwitchType
/*98719*/           /*Scope*/ 24, /*->98744*/
/*98720*/             OPC_CheckChild0Same, 1,
/*98722*/             OPC_CheckChild1Same, 0,
/*98724*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*98726*/             OPC_MoveParent,
/*98727*/             OPC_RecordChild1, // #2 = $src2
/*98728*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*98730*/             OPC_MoveParent,
/*98731*/             OPC_CheckType, MVT::i32,
/*98733*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*98735*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*98744*/           0, /*End of Scope*/
/*98745*/         /*Scope*/ 55, /*->98801*/
/*98746*/           OPC_RecordChild0, // #2 = $src2
/*98747*/           OPC_MoveChild1,
/*98748*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*98751*/           OPC_Scope, 23, /*->98776*/ // 2 children in Scope
/*98753*/             OPC_CheckChild0Same, 0,
/*98755*/             OPC_CheckChild1Same, 1,
/*98757*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*98759*/             OPC_MoveParent,
/*98760*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*98762*/             OPC_MoveParent,
/*98763*/             OPC_CheckType, MVT::i32,
/*98765*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*98767*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*98776*/           /*Scope*/ 23, /*->98800*/
/*98777*/             OPC_CheckChild0Same, 1,
/*98779*/             OPC_CheckChild1Same, 0,
/*98781*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*98783*/             OPC_MoveParent,
/*98784*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*98786*/             OPC_MoveParent,
/*98787*/             OPC_CheckType, MVT::i32,
/*98789*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*98791*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*98800*/           0, /*End of Scope*/
/*98801*/         /*Scope*/ 56, /*->98858*/
/*98802*/           OPC_MoveChild0,
/*98803*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*98806*/           OPC_Scope, 24, /*->98832*/ // 2 children in Scope
/*98808*/             OPC_CheckChild0Same, 1,
/*98810*/             OPC_CheckChild1Same, 0,
/*98812*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*98814*/             OPC_MoveParent,
/*98815*/             OPC_RecordChild1, // #2 = $src2
/*98816*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*98818*/             OPC_MoveParent,
/*98819*/             OPC_CheckType, MVT::i32,
/*98821*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*98823*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*98832*/           /*Scope*/ 24, /*->98857*/
/*98833*/             OPC_CheckChild0Same, 0,
/*98835*/             OPC_CheckChild1Same, 1,
/*98837*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*98839*/             OPC_MoveParent,
/*98840*/             OPC_RecordChild1, // #2 = $src2
/*98841*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*98843*/             OPC_MoveParent,
/*98844*/             OPC_CheckType, MVT::i32,
/*98846*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*98848*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*98857*/           0, /*End of Scope*/
/*98858*/         /*Scope*/ 55, /*->98914*/
/*98859*/           OPC_RecordChild0, // #2 = $src2
/*98860*/           OPC_MoveChild1,
/*98861*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*98864*/           OPC_Scope, 23, /*->98889*/ // 2 children in Scope
/*98866*/             OPC_CheckChild0Same, 1,
/*98868*/             OPC_CheckChild1Same, 0,
/*98870*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*98872*/             OPC_MoveParent,
/*98873*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*98875*/             OPC_MoveParent,
/*98876*/             OPC_CheckType, MVT::i32,
/*98878*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*98880*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*98889*/           /*Scope*/ 23, /*->98913*/
/*98890*/             OPC_CheckChild0Same, 0,
/*98892*/             OPC_CheckChild1Same, 1,
/*98894*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*98896*/             OPC_MoveParent,
/*98897*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*98899*/             OPC_MoveParent,
/*98900*/             OPC_CheckType, MVT::i32,
/*98902*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*98904*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*98913*/           0, /*End of Scope*/
/*98914*/         0, /*End of Scope*/
/*98915*/       /*Scope*/ 95, /*->99011*/
/*98916*/         OPC_MoveChild0,
/*98917*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*98920*/         OPC_RecordChild0, // #0 = $src0
/*98921*/         OPC_RecordChild1, // #1 = $src1
/*98922*/         OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*98924*/         OPC_MoveParent,
/*98925*/         OPC_RecordChild1, // #2 = $src2
/*98926*/         OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*98928*/         OPC_MoveParent,
/*98929*/         OPC_MoveChild1,
/*98930*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*98933*/         OPC_Scope, 20, /*->98955*/ // 3 children in Scope
/*98935*/           OPC_CheckChild0Same, 0,
/*98937*/           OPC_CheckChild1Same, 1,
/*98939*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*98941*/           OPC_MoveParent,
/*98942*/           OPC_CheckType, MVT::i32,
/*98944*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*98946*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*98955*/         /*Scope*/ 33, /*->98989*/
/*98956*/           OPC_CheckChild0Same, 1,
/*98958*/           OPC_CheckChild1Same, 0,
/*98960*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*98962*/           OPC_MoveParent,
/*98963*/           OPC_CheckType, MVT::i32,
/*98965*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*98967*/           OPC_Scope, 9, /*->98978*/ // 2 children in Scope
/*98969*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*98978*/           /*Scope*/ 9, /*->98988*/
/*98979*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*98988*/           0, /*End of Scope*/
/*98989*/         /*Scope*/ 20, /*->99010*/
/*98990*/           OPC_CheckChild0Same, 0,
/*98992*/           OPC_CheckChild1Same, 1,
/*98994*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*98996*/           OPC_MoveParent,
/*98997*/           OPC_CheckType, MVT::i32,
/*98999*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99001*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                    // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*99010*/         0, /*End of Scope*/
/*99011*/       /*Scope*/ 52|128,2/*308*/, /*->99321*/
/*99013*/         OPC_RecordChild0, // #0 = $src2
/*99014*/         OPC_Scope, 94, /*->99110*/ // 2 children in Scope
/*99016*/           OPC_MoveChild1,
/*99017*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*99020*/           OPC_RecordChild0, // #1 = $src0
/*99021*/           OPC_RecordChild1, // #2 = $src1
/*99022*/           OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*99024*/           OPC_MoveParent,
/*99025*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*99027*/           OPC_MoveParent,
/*99028*/           OPC_MoveChild1,
/*99029*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*99032*/           OPC_Scope, 20, /*->99054*/ // 3 children in Scope
/*99034*/             OPC_CheckChild0Same, 1,
/*99036*/             OPC_CheckChild1Same, 2,
/*99038*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*99040*/             OPC_MoveParent,
/*99041*/             OPC_CheckType, MVT::i32,
/*99043*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99045*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*99054*/           /*Scope*/ 33, /*->99088*/
/*99055*/             OPC_CheckChild0Same, 2,
/*99057*/             OPC_CheckChild1Same, 1,
/*99059*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*99061*/             OPC_MoveParent,
/*99062*/             OPC_CheckType, MVT::i32,
/*99064*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99066*/             OPC_Scope, 9, /*->99077*/ // 2 children in Scope
/*99068*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                            MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                        // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*99077*/             /*Scope*/ 9, /*->99087*/
/*99078*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                            MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                        // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*99087*/             0, /*End of Scope*/
/*99088*/           /*Scope*/ 20, /*->99109*/
/*99089*/             OPC_CheckChild0Same, 1,
/*99091*/             OPC_CheckChild1Same, 2,
/*99093*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*99095*/             OPC_MoveParent,
/*99096*/             OPC_CheckType, MVT::i32,
/*99098*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99100*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*99109*/           0, /*End of Scope*/
/*99110*/         /*Scope*/ 80|128,1/*208*/, /*->99320*/
/*99112*/           OPC_RecordChild1, // #1 = $src1
/*99113*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*99115*/           OPC_MoveParent,
/*99116*/           OPC_MoveChild1,
/*99117*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*99120*/           OPC_Scope, 28, /*->99150*/ // 4 children in Scope
/*99122*/             OPC_MoveChild0,
/*99123*/             OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*99126*/             OPC_CheckChild0Same, 1,
/*99128*/             OPC_CheckChild1Same, 0,
/*99130*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*99132*/             OPC_MoveParent,
/*99133*/             OPC_RecordChild1, // #2 = $src2
/*99134*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*99136*/             OPC_MoveParent,
/*99137*/             OPC_CheckType, MVT::i16,
/*99139*/             OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*99141*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                          MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i16 (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>, (umin:i16 (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*99150*/           /*Scope*/ 55, /*->99206*/
/*99151*/             OPC_RecordChild0, // #2 = $src2
/*99152*/             OPC_MoveChild1,
/*99153*/             OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*99156*/             OPC_Scope, 23, /*->99181*/ // 2 children in Scope
/*99158*/               OPC_CheckChild0Same, 0,
/*99160*/               OPC_CheckChild1Same, 1,
/*99162*/               OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*99164*/               OPC_MoveParent,
/*99165*/               OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*99167*/               OPC_MoveParent,
/*99168*/               OPC_CheckType, MVT::i16,
/*99170*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*99172*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*99181*/             /*Scope*/ 23, /*->99205*/
/*99182*/               OPC_CheckChild0Same, 1,
/*99184*/               OPC_CheckChild1Same, 0,
/*99186*/               OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*99188*/               OPC_MoveParent,
/*99189*/               OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*99191*/               OPC_MoveParent,
/*99192*/               OPC_CheckType, MVT::i16,
/*99194*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*99196*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*99205*/             0, /*End of Scope*/
/*99206*/           /*Scope*/ 56, /*->99263*/
/*99207*/             OPC_MoveChild0,
/*99208*/             OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*99211*/             OPC_Scope, 24, /*->99237*/ // 2 children in Scope
/*99213*/               OPC_CheckChild0Same, 1,
/*99215*/               OPC_CheckChild1Same, 0,
/*99217*/               OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*99219*/               OPC_MoveParent,
/*99220*/               OPC_RecordChild1, // #2 = $src2
/*99221*/               OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*99223*/               OPC_MoveParent,
/*99224*/               OPC_CheckType, MVT::i16,
/*99226*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*99228*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>, (umin:i16 (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*99237*/             /*Scope*/ 24, /*->99262*/
/*99238*/               OPC_CheckChild0Same, 0,
/*99240*/               OPC_CheckChild1Same, 1,
/*99242*/               OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*99244*/               OPC_MoveParent,
/*99245*/               OPC_RecordChild1, // #2 = $src2
/*99246*/               OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*99248*/               OPC_MoveParent,
/*99249*/               OPC_CheckType, MVT::i16,
/*99251*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*99253*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>, (umin:i16 (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*99262*/             0, /*End of Scope*/
/*99263*/           /*Scope*/ 55, /*->99319*/
/*99264*/             OPC_RecordChild0, // #2 = $src2
/*99265*/             OPC_MoveChild1,
/*99266*/             OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*99269*/             OPC_Scope, 23, /*->99294*/ // 2 children in Scope
/*99271*/               OPC_CheckChild0Same, 1,
/*99273*/               OPC_CheckChild1Same, 0,
/*99275*/               OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*99277*/               OPC_MoveParent,
/*99278*/               OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*99280*/               OPC_MoveParent,
/*99281*/               OPC_CheckType, MVT::i16,
/*99283*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*99285*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*99294*/             /*Scope*/ 23, /*->99318*/
/*99295*/               OPC_CheckChild0Same, 0,
/*99297*/               OPC_CheckChild1Same, 1,
/*99299*/               OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*99301*/               OPC_MoveParent,
/*99302*/               OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*99304*/               OPC_MoveParent,
/*99305*/               OPC_CheckType, MVT::i16,
/*99307*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*99309*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*99318*/             0, /*End of Scope*/
/*99319*/           0, /*End of Scope*/
/*99320*/         0, /*End of Scope*/
/*99321*/       /*Scope*/ 95, /*->99417*/
/*99322*/         OPC_MoveChild0,
/*99323*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*99326*/         OPC_RecordChild0, // #0 = $src0
/*99327*/         OPC_RecordChild1, // #1 = $src1
/*99328*/         OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*99330*/         OPC_MoveParent,
/*99331*/         OPC_RecordChild1, // #2 = $src2
/*99332*/         OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*99334*/         OPC_MoveParent,
/*99335*/         OPC_MoveChild1,
/*99336*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*99339*/         OPC_Scope, 20, /*->99361*/ // 3 children in Scope
/*99341*/           OPC_CheckChild0Same, 0,
/*99343*/           OPC_CheckChild1Same, 1,
/*99345*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*99347*/           OPC_MoveParent,
/*99348*/           OPC_CheckType, MVT::i16,
/*99350*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*99352*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                        MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (umax:i16 (umin:i16 (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*99361*/         /*Scope*/ 33, /*->99395*/
/*99362*/           OPC_CheckChild0Same, 1,
/*99364*/           OPC_CheckChild1Same, 0,
/*99366*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*99368*/           OPC_MoveParent,
/*99369*/           OPC_CheckType, MVT::i16,
/*99371*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*99373*/           OPC_Scope, 9, /*->99384*/ // 2 children in Scope
/*99375*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                          MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i16 (umin:i16 (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*99384*/           /*Scope*/ 9, /*->99394*/
/*99385*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                          MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i16 (umin:i16 (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*99394*/           0, /*End of Scope*/
/*99395*/         /*Scope*/ 20, /*->99416*/
/*99396*/           OPC_CheckChild0Same, 0,
/*99398*/           OPC_CheckChild1Same, 1,
/*99400*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*99402*/           OPC_MoveParent,
/*99403*/           OPC_CheckType, MVT::i16,
/*99405*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*99407*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                        MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                    // Src: (umax:i16 (umin:i16 (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*99416*/         0, /*End of Scope*/
/*99417*/       /*Scope*/ 95, /*->99513*/
/*99418*/         OPC_RecordChild0, // #0 = $src2
/*99419*/         OPC_MoveChild1,
/*99420*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*99423*/         OPC_RecordChild0, // #1 = $src0
/*99424*/         OPC_RecordChild1, // #2 = $src1
/*99425*/         OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*99427*/         OPC_MoveParent,
/*99428*/         OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*99430*/         OPC_MoveParent,
/*99431*/         OPC_MoveChild1,
/*99432*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*99435*/         OPC_Scope, 20, /*->99457*/ // 3 children in Scope
/*99437*/           OPC_CheckChild0Same, 1,
/*99439*/           OPC_CheckChild1Same, 2,
/*99441*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*99443*/           OPC_MoveParent,
/*99444*/           OPC_CheckType, MVT::i16,
/*99446*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*99448*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                        MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (umax:i16 (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*99457*/         /*Scope*/ 33, /*->99491*/
/*99458*/           OPC_CheckChild0Same, 2,
/*99460*/           OPC_CheckChild1Same, 1,
/*99462*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*99464*/           OPC_MoveParent,
/*99465*/           OPC_CheckType, MVT::i16,
/*99467*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*99469*/           OPC_Scope, 9, /*->99480*/ // 2 children in Scope
/*99471*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                          MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (umax:i16 (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*99480*/           /*Scope*/ 9, /*->99490*/
/*99481*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                          MVT::i16, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (umax:i16 (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*99490*/           0, /*End of Scope*/
/*99491*/         /*Scope*/ 20, /*->99512*/
/*99492*/           OPC_CheckChild0Same, 1,
/*99494*/           OPC_CheckChild1Same, 2,
/*99496*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*99498*/           OPC_MoveParent,
/*99499*/           OPC_CheckType, MVT::i16,
/*99501*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*99503*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                        MVT::i16, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (umax:i16 (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*99512*/         0, /*End of Scope*/
/*99513*/       0, /*End of Scope*/
/*99514*/     /*Scope*/ 77|128,1/*205*/, /*->99721*/
/*99516*/       OPC_RecordChild0, // #0 = $src0
/*99517*/       OPC_RecordChild1, // #1 = $src1
/*99518*/       OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->99636
/*99521*/         OPC_Scope, 100, /*->99623*/ // 2 children in Scope
/*99523*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*99525*/           OPC_EmitInteger, MVT::i32, 0, 
/*99528*/           OPC_EmitInteger, MVT::i32, 0, 
/*99531*/           OPC_EmitInteger, MVT::i32, 1, 
/*99534*/           OPC_EmitInteger, MVT::i32, 0, 
/*99537*/           OPC_EmitInteger, MVT::i32, 0, 
/*99540*/           OPC_EmitInteger, MVT::i32, 0, 
/*99543*/           OPC_EmitInteger, MVT::i32, 0, 
/*99546*/           OPC_EmitInteger, MVT::i32, 0, 
/*99549*/           OPC_EmitInteger, MVT::i32, 0, 
/*99552*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99564*/           OPC_EmitInteger, MVT::i32, 0, 
/*99567*/           OPC_EmitInteger, MVT::i32, 0, 
/*99570*/           OPC_EmitInteger, MVT::i32, 0, 
/*99573*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99585*/           OPC_EmitInteger, MVT::i32, 1, 
/*99588*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99591*/           OPC_EmitInteger, MVT::i32, 0, 
/*99594*/           OPC_EmitInteger, MVT::i32, 0, 
/*99597*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX_UINT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (umax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (MAX_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*99623*/         /*Scope*/ 11, /*->99635*/
/*99624*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99626*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MAX_U32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (umax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_MAX_U32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*99635*/         0, /*End of Scope*/
/*99636*/       /*SwitchType*/ 10, MVT::i16,// ->99648
/*99638*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*99640*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_U16_e64), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (umax:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_MAX_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*99648*/       /*SwitchType*/ 70, MVT::v2i16,// ->99720
/*99650*/         OPC_Scope, 33, /*->99685*/ // 2 children in Scope
/*99652*/           OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*99655*/           OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*99658*/           OPC_EmitInteger, MVT::i32, 0, 
/*99661*/           OPC_EmitInteger, MVT::i32, 0, 
/*99664*/           OPC_EmitInteger, MVT::i32, 0, 
/*99667*/           OPC_EmitInteger, MVT::i32, 0, 
/*99670*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MAX_U16), 0,
                        MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                    // Src: (umax:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                    // Dst: (V_PK_MAX_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*99685*/         /*Scope*/ 33, /*->99719*/
/*99686*/           OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*99689*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*99692*/           OPC_EmitInteger, MVT::i32, 0, 
/*99695*/           OPC_EmitInteger, MVT::i32, 0, 
/*99698*/           OPC_EmitInteger, MVT::i32, 0, 
/*99701*/           OPC_EmitInteger, MVT::i32, 0, 
/*99704*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MAX_U16), 0,
                        MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                    // Src: (umax:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                    // Dst: (V_PK_MAX_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*99719*/         0, /*End of Scope*/
/*99720*/       0, // EndSwitchType
/*99721*/     0, /*End of Scope*/
/*99722*/   /*SwitchOpcode*/ 24|128,23/*2968*/, TARGET_VAL(ISD::SELECT_CC),// ->102694
/*99726*/     OPC_RecordChild0, // #0 = $src0
/*99727*/     OPC_Scope, 5|128,12/*1541*/, /*->101271*/ // 2 children in Scope
/*99730*/       OPC_CheckChild0Type, MVT::f32,
/*99732*/       OPC_Scope, 126|128,6/*894*/, /*->100629*/ // 2 children in Scope
/*99735*/         OPC_RecordChild1, // #1 = $src1
/*99736*/         OPC_Scope, 59|128,3/*443*/, /*->100182*/ // 2 children in Scope
/*99739*/           OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99750*/           OPC_CheckChild3Integer, 0, 
/*99752*/           OPC_MoveChild4,
/*99753*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*99756*/           OPC_Scope, 105, /*->99863*/ // 4 children in Scope
/*99758*/             OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*99760*/             OPC_MoveParent,
/*99761*/             OPC_CheckType, MVT::i32,
/*99763*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*99765*/             OPC_EmitInteger, MVT::i32, 0, 
/*99768*/             OPC_EmitInteger, MVT::i32, 0, 
/*99771*/             OPC_EmitInteger, MVT::i32, 1, 
/*99774*/             OPC_EmitInteger, MVT::i32, 0, 
/*99777*/             OPC_EmitInteger, MVT::i32, 0, 
/*99780*/             OPC_EmitInteger, MVT::i32, 0, 
/*99783*/             OPC_EmitInteger, MVT::i32, 0, 
/*99786*/             OPC_EmitInteger, MVT::i32, 0, 
/*99789*/             OPC_EmitInteger, MVT::i32, 0, 
/*99792*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99804*/             OPC_EmitInteger, MVT::i32, 0, 
/*99807*/             OPC_EmitInteger, MVT::i32, 0, 
/*99810*/             OPC_EmitInteger, MVT::i32, 0, 
/*99813*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99825*/             OPC_EmitInteger, MVT::i32, 1, 
/*99828*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99831*/             OPC_EmitInteger, MVT::i32, 0, 
/*99834*/             OPC_EmitInteger, MVT::i32, 0, 
/*99837*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETE_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 13
                      // Dst: (SETE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*99863*/           /*Scope*/ 105, /*->99969*/
/*99864*/             OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*99866*/             OPC_MoveParent,
/*99867*/             OPC_CheckType, MVT::i32,
/*99869*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*99871*/             OPC_EmitInteger, MVT::i32, 0, 
/*99874*/             OPC_EmitInteger, MVT::i32, 0, 
/*99877*/             OPC_EmitInteger, MVT::i32, 1, 
/*99880*/             OPC_EmitInteger, MVT::i32, 0, 
/*99883*/             OPC_EmitInteger, MVT::i32, 0, 
/*99886*/             OPC_EmitInteger, MVT::i32, 0, 
/*99889*/             OPC_EmitInteger, MVT::i32, 0, 
/*99892*/             OPC_EmitInteger, MVT::i32, 0, 
/*99895*/             OPC_EmitInteger, MVT::i32, 0, 
/*99898*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99910*/             OPC_EmitInteger, MVT::i32, 0, 
/*99913*/             OPC_EmitInteger, MVT::i32, 0, 
/*99916*/             OPC_EmitInteger, MVT::i32, 0, 
/*99919*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99931*/             OPC_EmitInteger, MVT::i32, 1, 
/*99934*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99937*/             OPC_EmitInteger, MVT::i32, 0, 
/*99940*/             OPC_EmitInteger, MVT::i32, 0, 
/*99943*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGT_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 13
                      // Dst: (SETGT_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*99969*/           /*Scope*/ 105, /*->100075*/
/*99970*/             OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*99972*/             OPC_MoveParent,
/*99973*/             OPC_CheckType, MVT::i32,
/*99975*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*99977*/             OPC_EmitInteger, MVT::i32, 0, 
/*99980*/             OPC_EmitInteger, MVT::i32, 0, 
/*99983*/             OPC_EmitInteger, MVT::i32, 1, 
/*99986*/             OPC_EmitInteger, MVT::i32, 0, 
/*99989*/             OPC_EmitInteger, MVT::i32, 0, 
/*99992*/             OPC_EmitInteger, MVT::i32, 0, 
/*99995*/             OPC_EmitInteger, MVT::i32, 0, 
/*99998*/             OPC_EmitInteger, MVT::i32, 0, 
/*100001*/            OPC_EmitInteger, MVT::i32, 0, 
/*100004*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100016*/            OPC_EmitInteger, MVT::i32, 0, 
/*100019*/            OPC_EmitInteger, MVT::i32, 0, 
/*100022*/            OPC_EmitInteger, MVT::i32, 0, 
/*100025*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100037*/            OPC_EmitInteger, MVT::i32, 1, 
/*100040*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100043*/            OPC_EmitInteger, MVT::i32, 0, 
/*100046*/            OPC_EmitInteger, MVT::i32, 0, 
/*100049*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGE_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 13
                      // Dst: (SETGE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*100075*/          /*Scope*/ 105, /*->100181*/
/*100076*/            OPC_CheckPredicate, 53, // Predicate_COND_UNE_NE
/*100078*/            OPC_MoveParent,
/*100079*/            OPC_CheckType, MVT::i32,
/*100081*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*100083*/            OPC_EmitInteger, MVT::i32, 0, 
/*100086*/            OPC_EmitInteger, MVT::i32, 0, 
/*100089*/            OPC_EmitInteger, MVT::i32, 1, 
/*100092*/            OPC_EmitInteger, MVT::i32, 0, 
/*100095*/            OPC_EmitInteger, MVT::i32, 0, 
/*100098*/            OPC_EmitInteger, MVT::i32, 0, 
/*100101*/            OPC_EmitInteger, MVT::i32, 0, 
/*100104*/            OPC_EmitInteger, MVT::i32, 0, 
/*100107*/            OPC_EmitInteger, MVT::i32, 0, 
/*100110*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100122*/            OPC_EmitInteger, MVT::i32, 0, 
/*100125*/            OPC_EmitInteger, MVT::i32, 0, 
/*100128*/            OPC_EmitInteger, MVT::i32, 0, 
/*100131*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100143*/            OPC_EmitInteger, MVT::i32, 1, 
/*100146*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100149*/            OPC_EmitInteger, MVT::i32, 0, 
/*100152*/            OPC_EmitInteger, MVT::i32, 0, 
/*100155*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETNE_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 13
                      // Dst: (SETNE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*100181*/          0, /*End of Scope*/
/*100182*/        /*Scope*/ 60|128,3/*444*/, /*->100628*/
/*100184*/          OPC_MoveChild2,
/*100185*/          OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*100188*/          OPC_CheckPredicate, 54, // Predicate_FP_ONE
/*100190*/          OPC_MoveParent,
/*100191*/          OPC_MoveChild3,
/*100192*/          OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*100195*/          OPC_CheckPredicate, 55, // Predicate_FP_ZERO
/*100197*/          OPC_MoveParent,
/*100198*/          OPC_MoveChild4,
/*100199*/          OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*100202*/          OPC_Scope, 105, /*->100309*/ // 4 children in Scope
/*100204*/            OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*100206*/            OPC_MoveParent,
/*100207*/            OPC_CheckType, MVT::f32,
/*100209*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*100211*/            OPC_EmitInteger, MVT::i32, 0, 
/*100214*/            OPC_EmitInteger, MVT::i32, 0, 
/*100217*/            OPC_EmitInteger, MVT::i32, 1, 
/*100220*/            OPC_EmitInteger, MVT::i32, 0, 
/*100223*/            OPC_EmitInteger, MVT::i32, 0, 
/*100226*/            OPC_EmitInteger, MVT::i32, 0, 
/*100229*/            OPC_EmitInteger, MVT::i32, 0, 
/*100232*/            OPC_EmitInteger, MVT::i32, 0, 
/*100235*/            OPC_EmitInteger, MVT::i32, 0, 
/*100238*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100250*/            OPC_EmitInteger, MVT::i32, 0, 
/*100253*/            OPC_EmitInteger, MVT::i32, 0, 
/*100256*/            OPC_EmitInteger, MVT::i32, 0, 
/*100259*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100271*/            OPC_EmitInteger, MVT::i32, 1, 
/*100274*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100277*/            OPC_EmitInteger, MVT::i32, 0, 
/*100280*/            OPC_EmitInteger, MVT::i32, 0, 
/*100283*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETE), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 11
                      // Dst: (SETE:f32 f32:f32:$src0, f32:f32:$src1)
/*100309*/          /*Scope*/ 105, /*->100415*/
/*100310*/            OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*100312*/            OPC_MoveParent,
/*100313*/            OPC_CheckType, MVT::f32,
/*100315*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*100317*/            OPC_EmitInteger, MVT::i32, 0, 
/*100320*/            OPC_EmitInteger, MVT::i32, 0, 
/*100323*/            OPC_EmitInteger, MVT::i32, 1, 
/*100326*/            OPC_EmitInteger, MVT::i32, 0, 
/*100329*/            OPC_EmitInteger, MVT::i32, 0, 
/*100332*/            OPC_EmitInteger, MVT::i32, 0, 
/*100335*/            OPC_EmitInteger, MVT::i32, 0, 
/*100338*/            OPC_EmitInteger, MVT::i32, 0, 
/*100341*/            OPC_EmitInteger, MVT::i32, 0, 
/*100344*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100356*/            OPC_EmitInteger, MVT::i32, 0, 
/*100359*/            OPC_EmitInteger, MVT::i32, 0, 
/*100362*/            OPC_EmitInteger, MVT::i32, 0, 
/*100365*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100377*/            OPC_EmitInteger, MVT::i32, 1, 
/*100380*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100383*/            OPC_EmitInteger, MVT::i32, 0, 
/*100386*/            OPC_EmitInteger, MVT::i32, 0, 
/*100389*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SGT), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 11
                      // Dst: (SGT:f32 f32:f32:$src0, f32:f32:$src1)
/*100415*/          /*Scope*/ 105, /*->100521*/
/*100416*/            OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*100418*/            OPC_MoveParent,
/*100419*/            OPC_CheckType, MVT::f32,
/*100421*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*100423*/            OPC_EmitInteger, MVT::i32, 0, 
/*100426*/            OPC_EmitInteger, MVT::i32, 0, 
/*100429*/            OPC_EmitInteger, MVT::i32, 1, 
/*100432*/            OPC_EmitInteger, MVT::i32, 0, 
/*100435*/            OPC_EmitInteger, MVT::i32, 0, 
/*100438*/            OPC_EmitInteger, MVT::i32, 0, 
/*100441*/            OPC_EmitInteger, MVT::i32, 0, 
/*100444*/            OPC_EmitInteger, MVT::i32, 0, 
/*100447*/            OPC_EmitInteger, MVT::i32, 0, 
/*100450*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100462*/            OPC_EmitInteger, MVT::i32, 0, 
/*100465*/            OPC_EmitInteger, MVT::i32, 0, 
/*100468*/            OPC_EmitInteger, MVT::i32, 0, 
/*100471*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100483*/            OPC_EmitInteger, MVT::i32, 1, 
/*100486*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100489*/            OPC_EmitInteger, MVT::i32, 0, 
/*100492*/            OPC_EmitInteger, MVT::i32, 0, 
/*100495*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SGE), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 11
                      // Dst: (SGE:f32 f32:f32:$src0, f32:f32:$src1)
/*100521*/          /*Scope*/ 105, /*->100627*/
/*100522*/            OPC_CheckPredicate, 53, // Predicate_COND_UNE_NE
/*100524*/            OPC_MoveParent,
/*100525*/            OPC_CheckType, MVT::f32,
/*100527*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*100529*/            OPC_EmitInteger, MVT::i32, 0, 
/*100532*/            OPC_EmitInteger, MVT::i32, 0, 
/*100535*/            OPC_EmitInteger, MVT::i32, 1, 
/*100538*/            OPC_EmitInteger, MVT::i32, 0, 
/*100541*/            OPC_EmitInteger, MVT::i32, 0, 
/*100544*/            OPC_EmitInteger, MVT::i32, 0, 
/*100547*/            OPC_EmitInteger, MVT::i32, 0, 
/*100550*/            OPC_EmitInteger, MVT::i32, 0, 
/*100553*/            OPC_EmitInteger, MVT::i32, 0, 
/*100556*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100568*/            OPC_EmitInteger, MVT::i32, 0, 
/*100571*/            OPC_EmitInteger, MVT::i32, 0, 
/*100574*/            OPC_EmitInteger, MVT::i32, 0, 
/*100577*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100589*/            OPC_EmitInteger, MVT::i32, 1, 
/*100592*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100595*/            OPC_EmitInteger, MVT::i32, 0, 
/*100598*/            OPC_EmitInteger, MVT::i32, 0, 
/*100601*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SNE), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 11
                      // Dst: (SNE:f32 f32:f32:$src0, f32:f32:$src1)
/*100627*/          0, /*End of Scope*/
/*100628*/        0, /*End of Scope*/
/*100629*/      /*Scope*/ 127|128,4/*639*/, /*->101270*/
/*100631*/        OPC_MoveChild1,
/*100632*/        OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*100635*/        OPC_CheckPredicate, 55, // Predicate_FP_ZERO
/*100637*/        OPC_MoveParent,
/*100638*/        OPC_RecordChild2, // #1 = $src1
/*100639*/        OPC_RecordChild3, // #2 = $src2
/*100640*/        OPC_MoveChild4,
/*100641*/        OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*100644*/        OPC_Scope, 103, /*->100749*/ // 6 children in Scope
/*100646*/          OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*100648*/          OPC_MoveParent,
/*100649*/          OPC_CheckType, MVT::f32,
/*100651*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*100653*/          OPC_EmitInteger, MVT::i32, 0, 
/*100656*/          OPC_EmitInteger, MVT::i32, 0, 
/*100659*/          OPC_EmitInteger, MVT::i32, 0, 
/*100662*/          OPC_EmitInteger, MVT::i32, 0, 
/*100665*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100677*/          OPC_EmitInteger, MVT::i32, 0, 
/*100680*/          OPC_EmitInteger, MVT::i32, 0, 
/*100683*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100695*/          OPC_EmitInteger, MVT::i32, 0, 
/*100698*/          OPC_EmitInteger, MVT::i32, 0, 
/*100701*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100713*/          OPC_EmitInteger, MVT::i32, 1, 
/*100716*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100719*/          OPC_EmitInteger, MVT::i32, 0, 
/*100722*/          OPC_EmitInteger, MVT::i32, 0, 
/*100725*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_r600), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*100749*/        /*Scope*/ 103, /*->100853*/
/*100750*/          OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*100752*/          OPC_MoveParent,
/*100753*/          OPC_CheckType, MVT::f32,
/*100755*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*100757*/          OPC_EmitInteger, MVT::i32, 0, 
/*100760*/          OPC_EmitInteger, MVT::i32, 0, 
/*100763*/          OPC_EmitInteger, MVT::i32, 0, 
/*100766*/          OPC_EmitInteger, MVT::i32, 0, 
/*100769*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100781*/          OPC_EmitInteger, MVT::i32, 0, 
/*100784*/          OPC_EmitInteger, MVT::i32, 0, 
/*100787*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100799*/          OPC_EmitInteger, MVT::i32, 0, 
/*100802*/          OPC_EmitInteger, MVT::i32, 0, 
/*100805*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100817*/          OPC_EmitInteger, MVT::i32, 1, 
/*100820*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100823*/          OPC_EmitInteger, MVT::i32, 0, 
/*100826*/          OPC_EmitInteger, MVT::i32, 0, 
/*100829*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_r600), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*100853*/        /*Scope*/ 103, /*->100957*/
/*100854*/          OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*100856*/          OPC_MoveParent,
/*100857*/          OPC_CheckType, MVT::f32,
/*100859*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*100861*/          OPC_EmitInteger, MVT::i32, 0, 
/*100864*/          OPC_EmitInteger, MVT::i32, 0, 
/*100867*/          OPC_EmitInteger, MVT::i32, 0, 
/*100870*/          OPC_EmitInteger, MVT::i32, 0, 
/*100873*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100885*/          OPC_EmitInteger, MVT::i32, 0, 
/*100888*/          OPC_EmitInteger, MVT::i32, 0, 
/*100891*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100903*/          OPC_EmitInteger, MVT::i32, 0, 
/*100906*/          OPC_EmitInteger, MVT::i32, 0, 
/*100909*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100921*/          OPC_EmitInteger, MVT::i32, 1, 
/*100924*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100927*/          OPC_EmitInteger, MVT::i32, 0, 
/*100930*/          OPC_EmitInteger, MVT::i32, 0, 
/*100933*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_r600), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*100957*/        /*Scope*/ 103, /*->101061*/
/*100958*/          OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*100960*/          OPC_MoveParent,
/*100961*/          OPC_CheckType, MVT::f32,
/*100963*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*100965*/          OPC_EmitInteger, MVT::i32, 0, 
/*100968*/          OPC_EmitInteger, MVT::i32, 0, 
/*100971*/          OPC_EmitInteger, MVT::i32, 0, 
/*100974*/          OPC_EmitInteger, MVT::i32, 0, 
/*100977*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100989*/          OPC_EmitInteger, MVT::i32, 0, 
/*100992*/          OPC_EmitInteger, MVT::i32, 0, 
/*100995*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101007*/          OPC_EmitInteger, MVT::i32, 0, 
/*101010*/          OPC_EmitInteger, MVT::i32, 0, 
/*101013*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101025*/          OPC_EmitInteger, MVT::i32, 1, 
/*101028*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*101031*/          OPC_EmitInteger, MVT::i32, 0, 
/*101034*/          OPC_EmitInteger, MVT::i32, 0, 
/*101037*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_eg), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*101061*/        /*Scope*/ 103, /*->101165*/
/*101062*/          OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*101064*/          OPC_MoveParent,
/*101065*/          OPC_CheckType, MVT::f32,
/*101067*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*101069*/          OPC_EmitInteger, MVT::i32, 0, 
/*101072*/          OPC_EmitInteger, MVT::i32, 0, 
/*101075*/          OPC_EmitInteger, MVT::i32, 0, 
/*101078*/          OPC_EmitInteger, MVT::i32, 0, 
/*101081*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101093*/          OPC_EmitInteger, MVT::i32, 0, 
/*101096*/          OPC_EmitInteger, MVT::i32, 0, 
/*101099*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101111*/          OPC_EmitInteger, MVT::i32, 0, 
/*101114*/          OPC_EmitInteger, MVT::i32, 0, 
/*101117*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101129*/          OPC_EmitInteger, MVT::i32, 1, 
/*101132*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*101135*/          OPC_EmitInteger, MVT::i32, 0, 
/*101138*/          OPC_EmitInteger, MVT::i32, 0, 
/*101141*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_eg), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*101165*/        /*Scope*/ 103, /*->101269*/
/*101166*/          OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*101168*/          OPC_MoveParent,
/*101169*/          OPC_CheckType, MVT::f32,
/*101171*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*101173*/          OPC_EmitInteger, MVT::i32, 0, 
/*101176*/          OPC_EmitInteger, MVT::i32, 0, 
/*101179*/          OPC_EmitInteger, MVT::i32, 0, 
/*101182*/          OPC_EmitInteger, MVT::i32, 0, 
/*101185*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101197*/          OPC_EmitInteger, MVT::i32, 0, 
/*101200*/          OPC_EmitInteger, MVT::i32, 0, 
/*101203*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101215*/          OPC_EmitInteger, MVT::i32, 0, 
/*101218*/          OPC_EmitInteger, MVT::i32, 0, 
/*101221*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101233*/          OPC_EmitInteger, MVT::i32, 1, 
/*101236*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*101239*/          OPC_EmitInteger, MVT::i32, 0, 
/*101242*/          OPC_EmitInteger, MVT::i32, 0, 
/*101245*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_eg), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*101269*/        0, /*End of Scope*/
/*101270*/      0, /*End of Scope*/
/*101271*/    /*Scope*/ 12|128,11/*1420*/, /*->102693*/
/*101273*/      OPC_CheckChild0Type, MVT::i32,
/*101275*/      OPC_Scope, 13|128,5/*653*/, /*->101931*/ // 3 children in Scope
/*101278*/        OPC_RecordChild1, // #1 = $src1
/*101279*/        OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101290*/        OPC_CheckChild3Integer, 0, 
/*101292*/        OPC_MoveChild4,
/*101293*/        OPC_Scope, 105, /*->101400*/ // 6 children in Scope
/*101295*/          OPC_CheckCondCode, ISD::SETEQ,
/*101297*/          OPC_MoveParent,
/*101298*/          OPC_CheckType, MVT::i32,
/*101300*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101302*/          OPC_EmitInteger, MVT::i32, 0, 
/*101305*/          OPC_EmitInteger, MVT::i32, 0, 
/*101308*/          OPC_EmitInteger, MVT::i32, 1, 
/*101311*/          OPC_EmitInteger, MVT::i32, 0, 
/*101314*/          OPC_EmitInteger, MVT::i32, 0, 
/*101317*/          OPC_EmitInteger, MVT::i32, 0, 
/*101320*/          OPC_EmitInteger, MVT::i32, 0, 
/*101323*/          OPC_EmitInteger, MVT::i32, 0, 
/*101326*/          OPC_EmitInteger, MVT::i32, 0, 
/*101329*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101341*/          OPC_EmitInteger, MVT::i32, 0, 
/*101344*/          OPC_EmitInteger, MVT::i32, 0, 
/*101347*/          OPC_EmitInteger, MVT::i32, 0, 
/*101350*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101362*/          OPC_EmitInteger, MVT::i32, 1, 
/*101365*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*101368*/          OPC_EmitInteger, MVT::i32, 0, 
/*101371*/          OPC_EmitInteger, MVT::i32, 0, 
/*101374*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETE_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETEQ:Other) - Complexity = 13
                    // Dst: (SETE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*101400*/        /*Scope*/ 105, /*->101506*/
/*101401*/          OPC_CheckCondCode, ISD::SETGT,
/*101403*/          OPC_MoveParent,
/*101404*/          OPC_CheckType, MVT::i32,
/*101406*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101408*/          OPC_EmitInteger, MVT::i32, 0, 
/*101411*/          OPC_EmitInteger, MVT::i32, 0, 
/*101414*/          OPC_EmitInteger, MVT::i32, 1, 
/*101417*/          OPC_EmitInteger, MVT::i32, 0, 
/*101420*/          OPC_EmitInteger, MVT::i32, 0, 
/*101423*/          OPC_EmitInteger, MVT::i32, 0, 
/*101426*/          OPC_EmitInteger, MVT::i32, 0, 
/*101429*/          OPC_EmitInteger, MVT::i32, 0, 
/*101432*/          OPC_EmitInteger, MVT::i32, 0, 
/*101435*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101447*/          OPC_EmitInteger, MVT::i32, 0, 
/*101450*/          OPC_EmitInteger, MVT::i32, 0, 
/*101453*/          OPC_EmitInteger, MVT::i32, 0, 
/*101456*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101468*/          OPC_EmitInteger, MVT::i32, 1, 
/*101471*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*101474*/          OPC_EmitInteger, MVT::i32, 0, 
/*101477*/          OPC_EmitInteger, MVT::i32, 0, 
/*101480*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGT_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGT:Other) - Complexity = 13
                    // Dst: (SETGT_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*101506*/        /*Scope*/ 105, /*->101612*/
/*101507*/          OPC_CheckCondCode, ISD::SETGE,
/*101509*/          OPC_MoveParent,
/*101510*/          OPC_CheckType, MVT::i32,
/*101512*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101514*/          OPC_EmitInteger, MVT::i32, 0, 
/*101517*/          OPC_EmitInteger, MVT::i32, 0, 
/*101520*/          OPC_EmitInteger, MVT::i32, 1, 
/*101523*/          OPC_EmitInteger, MVT::i32, 0, 
/*101526*/          OPC_EmitInteger, MVT::i32, 0, 
/*101529*/          OPC_EmitInteger, MVT::i32, 0, 
/*101532*/          OPC_EmitInteger, MVT::i32, 0, 
/*101535*/          OPC_EmitInteger, MVT::i32, 0, 
/*101538*/          OPC_EmitInteger, MVT::i32, 0, 
/*101541*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101553*/          OPC_EmitInteger, MVT::i32, 0, 
/*101556*/          OPC_EmitInteger, MVT::i32, 0, 
/*101559*/          OPC_EmitInteger, MVT::i32, 0, 
/*101562*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101574*/          OPC_EmitInteger, MVT::i32, 1, 
/*101577*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*101580*/          OPC_EmitInteger, MVT::i32, 0, 
/*101583*/          OPC_EmitInteger, MVT::i32, 0, 
/*101586*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGE_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGE:Other) - Complexity = 13
                    // Dst: (SETGE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*101612*/        /*Scope*/ 105, /*->101718*/
/*101613*/          OPC_CheckCondCode, ISD::SETNE,
/*101615*/          OPC_MoveParent,
/*101616*/          OPC_CheckType, MVT::i32,
/*101618*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101620*/          OPC_EmitInteger, MVT::i32, 0, 
/*101623*/          OPC_EmitInteger, MVT::i32, 0, 
/*101626*/          OPC_EmitInteger, MVT::i32, 1, 
/*101629*/          OPC_EmitInteger, MVT::i32, 0, 
/*101632*/          OPC_EmitInteger, MVT::i32, 0, 
/*101635*/          OPC_EmitInteger, MVT::i32, 0, 
/*101638*/          OPC_EmitInteger, MVT::i32, 0, 
/*101641*/          OPC_EmitInteger, MVT::i32, 0, 
/*101644*/          OPC_EmitInteger, MVT::i32, 0, 
/*101647*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101659*/          OPC_EmitInteger, MVT::i32, 0, 
/*101662*/          OPC_EmitInteger, MVT::i32, 0, 
/*101665*/          OPC_EmitInteger, MVT::i32, 0, 
/*101668*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101680*/          OPC_EmitInteger, MVT::i32, 1, 
/*101683*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*101686*/          OPC_EmitInteger, MVT::i32, 0, 
/*101689*/          OPC_EmitInteger, MVT::i32, 0, 
/*101692*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETNE_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETNE:Other) - Complexity = 13
                    // Dst: (SETNE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*101718*/        /*Scope*/ 105, /*->101824*/
/*101719*/          OPC_CheckCondCode, ISD::SETUGT,
/*101721*/          OPC_MoveParent,
/*101722*/          OPC_CheckType, MVT::i32,
/*101724*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101726*/          OPC_EmitInteger, MVT::i32, 0, 
/*101729*/          OPC_EmitInteger, MVT::i32, 0, 
/*101732*/          OPC_EmitInteger, MVT::i32, 1, 
/*101735*/          OPC_EmitInteger, MVT::i32, 0, 
/*101738*/          OPC_EmitInteger, MVT::i32, 0, 
/*101741*/          OPC_EmitInteger, MVT::i32, 0, 
/*101744*/          OPC_EmitInteger, MVT::i32, 0, 
/*101747*/          OPC_EmitInteger, MVT::i32, 0, 
/*101750*/          OPC_EmitInteger, MVT::i32, 0, 
/*101753*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101765*/          OPC_EmitInteger, MVT::i32, 0, 
/*101768*/          OPC_EmitInteger, MVT::i32, 0, 
/*101771*/          OPC_EmitInteger, MVT::i32, 0, 
/*101774*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101786*/          OPC_EmitInteger, MVT::i32, 1, 
/*101789*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*101792*/          OPC_EmitInteger, MVT::i32, 0, 
/*101795*/          OPC_EmitInteger, MVT::i32, 0, 
/*101798*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGT_UINT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGT:Other) - Complexity = 13
                    // Dst: (SETGT_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*101824*/        /*Scope*/ 105, /*->101930*/
/*101825*/          OPC_CheckCondCode, ISD::SETUGE,
/*101827*/          OPC_MoveParent,
/*101828*/          OPC_CheckType, MVT::i32,
/*101830*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101832*/          OPC_EmitInteger, MVT::i32, 0, 
/*101835*/          OPC_EmitInteger, MVT::i32, 0, 
/*101838*/          OPC_EmitInteger, MVT::i32, 1, 
/*101841*/          OPC_EmitInteger, MVT::i32, 0, 
/*101844*/          OPC_EmitInteger, MVT::i32, 0, 
/*101847*/          OPC_EmitInteger, MVT::i32, 0, 
/*101850*/          OPC_EmitInteger, MVT::i32, 0, 
/*101853*/          OPC_EmitInteger, MVT::i32, 0, 
/*101856*/          OPC_EmitInteger, MVT::i32, 0, 
/*101859*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101871*/          OPC_EmitInteger, MVT::i32, 0, 
/*101874*/          OPC_EmitInteger, MVT::i32, 0, 
/*101877*/          OPC_EmitInteger, MVT::i32, 0, 
/*101880*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101892*/          OPC_EmitInteger, MVT::i32, 1, 
/*101895*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*101898*/          OPC_EmitInteger, MVT::i32, 0, 
/*101901*/          OPC_EmitInteger, MVT::i32, 0, 
/*101904*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGE_UINT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGE:Other) - Complexity = 13
                    // Dst: (SETGE_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*101930*/        0, /*End of Scope*/
/*101931*/      /*Scope*/ 126|128,4/*638*/, /*->102571*/
/*101933*/        OPC_CheckChild1Integer, 0, 
/*101935*/        OPC_RecordChild2, // #1 = $src1
/*101936*/        OPC_RecordChild3, // #2 = $src2
/*101937*/        OPC_MoveChild4,
/*101938*/        OPC_Scope, 61|128,2/*317*/, /*->102258*/ // 4 children in Scope
/*101941*/          OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*101944*/          OPC_Scope, 103, /*->102049*/ // 3 children in Scope
/*101946*/            OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*101948*/            OPC_MoveParent,
/*101949*/            OPC_CheckType, MVT::i32,
/*101951*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101953*/            OPC_EmitInteger, MVT::i32, 0, 
/*101956*/            OPC_EmitInteger, MVT::i32, 0, 
/*101959*/            OPC_EmitInteger, MVT::i32, 0, 
/*101962*/            OPC_EmitInteger, MVT::i32, 0, 
/*101965*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101977*/            OPC_EmitInteger, MVT::i32, 0, 
/*101980*/            OPC_EmitInteger, MVT::i32, 0, 
/*101983*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101995*/            OPC_EmitInteger, MVT::i32, 0, 
/*101998*/            OPC_EmitInteger, MVT::i32, 0, 
/*102001*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102013*/            OPC_EmitInteger, MVT::i32, 1, 
/*102016*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*102019*/            OPC_EmitInteger, MVT::i32, 0, 
/*102022*/            OPC_EmitInteger, MVT::i32, 0, 
/*102025*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 8
                      // Dst: (CNDE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*102049*/          /*Scope*/ 103, /*->102153*/
/*102050*/            OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*102052*/            OPC_MoveParent,
/*102053*/            OPC_CheckType, MVT::i32,
/*102055*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*102057*/            OPC_EmitInteger, MVT::i32, 0, 
/*102060*/            OPC_EmitInteger, MVT::i32, 0, 
/*102063*/            OPC_EmitInteger, MVT::i32, 0, 
/*102066*/            OPC_EmitInteger, MVT::i32, 0, 
/*102069*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102081*/            OPC_EmitInteger, MVT::i32, 0, 
/*102084*/            OPC_EmitInteger, MVT::i32, 0, 
/*102087*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102099*/            OPC_EmitInteger, MVT::i32, 0, 
/*102102*/            OPC_EmitInteger, MVT::i32, 0, 
/*102105*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102117*/            OPC_EmitInteger, MVT::i32, 1, 
/*102120*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*102123*/            OPC_EmitInteger, MVT::i32, 0, 
/*102126*/            OPC_EmitInteger, MVT::i32, 0, 
/*102129*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 8
                      // Dst: (CNDGE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*102153*/          /*Scope*/ 103, /*->102257*/
/*102154*/            OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*102156*/            OPC_MoveParent,
/*102157*/            OPC_CheckType, MVT::i32,
/*102159*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*102161*/            OPC_EmitInteger, MVT::i32, 0, 
/*102164*/            OPC_EmitInteger, MVT::i32, 0, 
/*102167*/            OPC_EmitInteger, MVT::i32, 0, 
/*102170*/            OPC_EmitInteger, MVT::i32, 0, 
/*102173*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102185*/            OPC_EmitInteger, MVT::i32, 0, 
/*102188*/            OPC_EmitInteger, MVT::i32, 0, 
/*102191*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102203*/            OPC_EmitInteger, MVT::i32, 0, 
/*102206*/            OPC_EmitInteger, MVT::i32, 0, 
/*102209*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102221*/            OPC_EmitInteger, MVT::i32, 1, 
/*102224*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*102227*/            OPC_EmitInteger, MVT::i32, 0, 
/*102230*/            OPC_EmitInteger, MVT::i32, 0, 
/*102233*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                      // Dst: (CNDGT_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*102257*/          0, /*End of Scope*/
/*102258*/        /*Scope*/ 103, /*->102362*/
/*102259*/          OPC_CheckCondCode, ISD::SETEQ,
/*102261*/          OPC_MoveParent,
/*102262*/          OPC_CheckType, MVT::f32,
/*102264*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*102266*/          OPC_EmitInteger, MVT::i32, 0, 
/*102269*/          OPC_EmitInteger, MVT::i32, 0, 
/*102272*/          OPC_EmitInteger, MVT::i32, 0, 
/*102275*/          OPC_EmitInteger, MVT::i32, 0, 
/*102278*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102290*/          OPC_EmitInteger, MVT::i32, 0, 
/*102293*/          OPC_EmitInteger, MVT::i32, 0, 
/*102296*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102308*/          OPC_EmitInteger, MVT::i32, 0, 
/*102311*/          OPC_EmitInteger, MVT::i32, 0, 
/*102314*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102326*/          OPC_EmitInteger, MVT::i32, 1, 
/*102329*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*102332*/          OPC_EmitInteger, MVT::i32, 0, 
/*102335*/          OPC_EmitInteger, MVT::i32, 0, 
/*102338*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETEQ:Other) - Complexity = 8
                    // Dst: (CNDE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*102362*/        /*Scope*/ 103, /*->102466*/
/*102363*/          OPC_CheckCondCode, ISD::SETGT,
/*102365*/          OPC_MoveParent,
/*102366*/          OPC_CheckType, MVT::f32,
/*102368*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*102370*/          OPC_EmitInteger, MVT::i32, 0, 
/*102373*/          OPC_EmitInteger, MVT::i32, 0, 
/*102376*/          OPC_EmitInteger, MVT::i32, 0, 
/*102379*/          OPC_EmitInteger, MVT::i32, 0, 
/*102382*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102394*/          OPC_EmitInteger, MVT::i32, 0, 
/*102397*/          OPC_EmitInteger, MVT::i32, 0, 
/*102400*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102412*/          OPC_EmitInteger, MVT::i32, 0, 
/*102415*/          OPC_EmitInteger, MVT::i32, 0, 
/*102418*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102430*/          OPC_EmitInteger, MVT::i32, 1, 
/*102433*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*102436*/          OPC_EmitInteger, MVT::i32, 0, 
/*102439*/          OPC_EmitInteger, MVT::i32, 0, 
/*102442*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGT:Other) - Complexity = 8
                    // Dst: (CNDGT_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*102466*/        /*Scope*/ 103, /*->102570*/
/*102467*/          OPC_CheckCondCode, ISD::SETGE,
/*102469*/          OPC_MoveParent,
/*102470*/          OPC_CheckType, MVT::f32,
/*102472*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*102474*/          OPC_EmitInteger, MVT::i32, 0, 
/*102477*/          OPC_EmitInteger, MVT::i32, 0, 
/*102480*/          OPC_EmitInteger, MVT::i32, 0, 
/*102483*/          OPC_EmitInteger, MVT::i32, 0, 
/*102486*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102498*/          OPC_EmitInteger, MVT::i32, 0, 
/*102501*/          OPC_EmitInteger, MVT::i32, 0, 
/*102504*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102516*/          OPC_EmitInteger, MVT::i32, 0, 
/*102519*/          OPC_EmitInteger, MVT::i32, 0, 
/*102522*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102534*/          OPC_EmitInteger, MVT::i32, 1, 
/*102537*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*102540*/          OPC_EmitInteger, MVT::i32, 0, 
/*102543*/          OPC_EmitInteger, MVT::i32, 0, 
/*102546*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGE:Other) - Complexity = 8
                    // Dst: (CNDGE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*102570*/        0, /*End of Scope*/
/*102571*/      /*Scope*/ 120, /*->102692*/
/*102572*/        OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102583*/        OPC_RecordChild2, // #1 = $src1
/*102584*/        OPC_RecordChild3, // #2 = $src2
/*102585*/        OPC_MoveChild4,
/*102586*/        OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*102589*/        OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*102591*/        OPC_MoveParent,
/*102592*/        OPC_CheckType, MVT::i32,
/*102594*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*102596*/        OPC_EmitInteger, MVT::i32, 0, 
/*102599*/        OPC_EmitInteger, MVT::i32, 0, 
/*102602*/        OPC_EmitInteger, MVT::i32, 0, 
/*102605*/        OPC_EmitInteger, MVT::i32, 0, 
/*102608*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102620*/        OPC_EmitInteger, MVT::i32, 0, 
/*102623*/        OPC_EmitInteger, MVT::i32, 0, 
/*102626*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102638*/        OPC_EmitInteger, MVT::i32, 0, 
/*102641*/        OPC_EmitInteger, MVT::i32, 0, 
/*102644*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102656*/        OPC_EmitInteger, MVT::i32, 1, 
/*102659*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*102662*/        OPC_EmitInteger, MVT::i32, 0, 
/*102665*/        OPC_EmitInteger, MVT::i32, 0, 
/*102668*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                      MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (selectcc:i32 i32:i32:$src0, -1:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                  // Dst: (CNDGE_INT:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*102692*/      0, /*End of Scope*/
/*102693*/    0, /*End of Scope*/
/*102694*/  /*SwitchOpcode*/ 81|128,1/*209*/, TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->102907
/*102698*/    OPC_RecordMemRef,
/*102699*/    OPC_RecordNode, // #0 = 'si_atomic_cmp_swap_glue' chained node
/*102700*/    OPC_Scope, 60, /*->102762*/ // 2 children in Scope
/*102702*/      OPC_CaptureGlueInput,
/*102703*/      OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*102704*/      OPC_RecordChild2, // #2 = $cmp
/*102705*/      OPC_RecordChild3, // #3 = $swap
/*102706*/      OPC_SwitchType /*2 cases */, 25, MVT::i32,// ->102734
/*102709*/        OPC_CheckPredicate, 56, // Predicate_si_atomic_cmp_swap_32_local
/*102711*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102713*/        OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*102716*/        OPC_EmitMergeInputChains1_0,
/*102717*/        OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*102720*/        OPC_EmitInteger, MVT::i1, 0, 
/*102723*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 4, 2, 3, 6, 7, 
                  // Src: (si_atomic_cmp_swap_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$cmp, i32:i32:$swap)<<P:Predicate_si_atomic_cmp_swap_32_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B32:i32 ?:i32:$ptr, ?:i32:$cmp, ?:i32:$swap, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*102734*/      /*SwitchType*/ 25, MVT::i64,// ->102761
/*102736*/        OPC_CheckPredicate, 57, // Predicate_si_atomic_cmp_swap_64_local
/*102738*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102740*/        OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*102743*/        OPC_EmitMergeInputChains1_0,
/*102744*/        OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*102747*/        OPC_EmitInteger, MVT::i1, 0, 
/*102750*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 5/*#Ops*/, 4, 2, 3, 6, 7, 
                  // Src: (si_atomic_cmp_swap_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$cmp, i64:i64:$swap)<<P:Predicate_si_atomic_cmp_swap_64_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B64:i64 ?:i32:$ptr, ?:i64:$cmp, ?:i64:$swap, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*102761*/      0, // EndSwitchType
/*102762*/    /*Scope*/ 14|128,1/*142*/, /*->102906*/
/*102764*/      OPC_RecordChild1, // #1 = $ptr
/*102765*/      OPC_CheckChild1Type, MVT::i32,
/*102767*/      OPC_RecordChild2, // #2 = $cmp
/*102768*/      OPC_RecordChild3, // #3 = $data
/*102769*/      OPC_CheckType, MVT::i32,
/*102771*/      OPC_Scope, 54, /*->102827*/ // 2 children in Scope
/*102773*/        OPC_CheckPredicate, 33, // Predicate_atomic_cmp_swap_global_noret
/*102775*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*102777*/        OPC_EmitMergeInputChains1_0,
/*102778*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4i32, 0/*#Ops*/,  // Results = #4
/*102784*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*102787*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4i32, 3/*#Ops*/, 4, 2, 5,  // Results = #6
/*102796*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*102799*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4i32, 3/*#Ops*/, 6, 3, 7,  // Results = #8
/*102808*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_CMPXCHG_INT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4i32, 2/*#Ops*/, 8, 1,  // Results = #9
/*102816*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*102819*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::i32, 2/*#Ops*/, 9, 10, 
                  // Src: (atomic_cmp_swap:i32 i32:i32:$ptr, i32:i32:$cmp, i32:i32:$data)<<P:Predicate_atomic_cmp_swap_global_noret>> - Complexity = 4
                  // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_CMPXCHG_INT_NORET:v4i32 (INSERT_SUBREG:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$cmp, sub3:i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*102827*/      /*Scope*/ 77, /*->102905*/
/*102828*/        OPC_CheckPredicate, 56, // Predicate_atomic_cmp_swap_32_local
/*102830*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*102832*/        OPC_EmitMergeInputChains1_0,
/*102833*/        OPC_EmitInteger, MVT::i32, 0, 
/*102836*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102848*/        OPC_EmitInteger, MVT::i32, 0, 
/*102851*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102863*/        OPC_EmitInteger, MVT::i32, 0, 
/*102866*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102878*/        OPC_EmitInteger, MVT::i32, 1, 
/*102881*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*102884*/        OPC_EmitInteger, MVT::i32, 0, 
/*102887*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_CMPST_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 12/*#Ops*/, 1, 4, 5, 2, 6, 7, 3, 8, 9, 10, 11, 12, 
                  // Src: (atomic_cmp_swap:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)<<P:Predicate_atomic_cmp_swap_32_local>> - Complexity = 4
                  // Dst: (LDS_CMPST_RET:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*102905*/      0, /*End of Scope*/
/*102906*/    0, /*End of Scope*/
/*102907*/  /*SwitchOpcode*/ 103|128,2/*359*/, TARGET_VAL(ISD::FP_TO_UINT),// ->103270
/*102911*/    OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_modifiers
/*102912*/    OPC_Scope, 1|128,2/*257*/, /*->103172*/ // 3 children in Scope
/*102915*/      OPC_CheckChild0Type, MVT::f32,
/*102917*/      OPC_SwitchType /*2 cases */, 33, MVT::i1,// ->102953
/*102920*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102922*/        OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*102925*/        OPC_EmitInteger, MVT::i32, 0, 
/*102928*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*102935*/        OPC_EmitInteger, MVT::i1, 0, 
/*102938*/        OPC_EmitInteger, MVT::i32, 0, 
/*102941*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                  // Src: (fp_to_uint:i1 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                  // Dst: (V_CMP_EQ_F32_e64:i1 0:i32, 1065353216:i32, ?:i32:$src0_modifiers, ?:f32:$src0, 0:i1, 0:i32)
/*102953*/      /*SwitchType*/ 87|128,1/*215*/, MVT::i32,// ->103171
/*102956*/        OPC_Scope, 66, /*->103024*/ // 3 children in Scope
/*102958*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*102960*/          OPC_EmitInteger, MVT::i32, 1, 
/*102963*/          OPC_EmitInteger, MVT::i32, 0, 
/*102966*/          OPC_EmitInteger, MVT::i32, 0, 
/*102969*/          OPC_EmitInteger, MVT::i32, 0, 
/*102972*/          OPC_EmitInteger, MVT::i32, 0, 
/*102975*/          OPC_EmitInteger, MVT::i32, 0, 
/*102978*/          OPC_EmitInteger, MVT::i32, 0, 
/*102981*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102993*/          OPC_EmitInteger, MVT::i32, 1, 
/*102996*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*102999*/          OPC_EmitInteger, MVT::i32, 0, 
/*103002*/          OPC_EmitInteger, MVT::i32, 0, 
/*103005*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_UINT_r600), 0,
                        MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (fp_to_uint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                    // Dst: (FLT_TO_UINT_r600:i32 R600_Reg32:f32:$src0)
/*103024*/        /*Scope*/ 2|128,1/*130*/, /*->103156*/
/*103026*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*103028*/          OPC_EmitInteger, MVT::i32, 1, 
/*103031*/          OPC_EmitInteger, MVT::i32, 0, 
/*103034*/          OPC_EmitInteger, MVT::i32, 0, 
/*103037*/          OPC_EmitInteger, MVT::i32, 0, 
/*103040*/          OPC_EmitInteger, MVT::i32, 1, 
/*103043*/          OPC_EmitInteger, MVT::i32, 0, 
/*103046*/          OPC_EmitInteger, MVT::i32, 0, 
/*103049*/          OPC_EmitInteger, MVT::i32, 0, 
/*103052*/          OPC_EmitInteger, MVT::i32, 0, 
/*103055*/          OPC_EmitInteger, MVT::i32, 0, 
/*103058*/          OPC_EmitInteger, MVT::i32, 0, 
/*103061*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103073*/          OPC_EmitInteger, MVT::i32, 1, 
/*103076*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*103079*/          OPC_EmitInteger, MVT::i32, 0, 
/*103082*/          OPC_EmitInteger, MVT::i32, 0, 
/*103085*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::TRUNC), 0,
                        MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*103104*/          OPC_EmitInteger, MVT::i32, 0, 
/*103107*/          OPC_EmitInteger, MVT::i32, 0, 
/*103110*/          OPC_EmitInteger, MVT::i32, 0, 
/*103113*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103125*/          OPC_EmitInteger, MVT::i32, 1, 
/*103128*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*103131*/          OPC_EmitInteger, MVT::i32, 0, 
/*103134*/          OPC_EmitInteger, MVT::i32, 0, 
/*103137*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                        MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                    // Src: (fp_to_uint:i32 f32:f32:$src0) - Complexity = 3
                    // Dst: (FLT_TO_UINT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*103156*/        /*Scope*/ 13, /*->103170*/
/*103157*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*103160*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_uint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_CVT_U32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*103170*/        0, /*End of Scope*/
/*103171*/      0, // EndSwitchType
/*103172*/    /*Scope*/ 58, /*->103231*/
/*103173*/      OPC_CheckChild0Type, MVT::f64,
/*103175*/      OPC_SwitchType /*2 cases */, 37, MVT::i1,// ->103215
/*103178*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103180*/        OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*103183*/        OPC_EmitInteger, MVT::i32, 0, 
/*103186*/        OPC_EmitInteger, MVT::i64, 0|128,0|128,0|128,0|128,0|128,0|128,0|128,120|128,63/*4607182418800017408*/, 
/*103197*/        OPC_EmitInteger, MVT::i1, 0, 
/*103200*/        OPC_EmitInteger, MVT::i32, 0, 
/*103203*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                  // Src: (fp_to_uint:i1 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                  // Dst: (V_CMP_EQ_F64_e64:i1 0:i32, 4607182418800017408:i64, ?:i32:$src0_modifiers, ?:f64:$src0, 0:i1, 0:i32)
/*103215*/      /*SwitchType*/ 13, MVT::i32,// ->103230
/*103217*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*103220*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U32_F64_e64), 0,
                      MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_uint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_U32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*103230*/      0, // EndSwitchType
/*103231*/    /*Scope*/ 37, /*->103269*/
/*103232*/      OPC_CheckChild0Type, MVT::f16,
/*103234*/      OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->103253
/*103237*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103239*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*103246*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (fp_to_uint:i32 f16:f16:$src) - Complexity = 3
                  // Dst: (V_CVT_U32_F32_e32:i32 (V_CVT_F32_F16_e32:i16 ?:f16:$src))
/*103253*/      /*SwitchType*/ 13, MVT::i16,// ->103268
/*103255*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*103258*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U16_F16_e64), 0,
                      MVT::i16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_uint:i16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_U16_F16_e64:i16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*103268*/      0, // EndSwitchType
/*103269*/    0, /*End of Scope*/
/*103270*/  /*SwitchOpcode*/ 85|128,3/*469*/, TARGET_VAL(ISD::FP_TO_SINT),// ->103743
/*103274*/    OPC_Scope, 56|128,2/*312*/, /*->103589*/ // 3 children in Scope
/*103277*/      OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_modifiers
/*103278*/      OPC_Scope, 115|128,1/*243*/, /*->103524*/ // 3 children in Scope
/*103281*/        OPC_CheckChild0Type, MVT::f32,
/*103283*/        OPC_SwitchType /*2 cases */, 33, MVT::i1,// ->103319
/*103286*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103288*/          OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*103291*/          OPC_EmitInteger, MVT::i32, 0, 
/*103294*/          OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*103301*/          OPC_EmitInteger, MVT::i1, 0, 
/*103304*/          OPC_EmitInteger, MVT::i32, 0, 
/*103307*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                    // Src: (fp_to_sint:i1 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                    // Dst: (V_CMP_EQ_F32_e64:i1 0:i32, 3212836864:i32, ?:i32:$src0_modifiers, ?:f32:$src0, 0:i1, 0:i32)
/*103319*/        /*SwitchType*/ 73|128,1/*201*/, MVT::i32,// ->103523
/*103322*/          OPC_Scope, 66, /*->103390*/ // 2 children in Scope
/*103324*/            OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*103326*/            OPC_EmitInteger, MVT::i32, 1, 
/*103329*/            OPC_EmitInteger, MVT::i32, 0, 
/*103332*/            OPC_EmitInteger, MVT::i32, 0, 
/*103335*/            OPC_EmitInteger, MVT::i32, 0, 
/*103338*/            OPC_EmitInteger, MVT::i32, 0, 
/*103341*/            OPC_EmitInteger, MVT::i32, 0, 
/*103344*/            OPC_EmitInteger, MVT::i32, 0, 
/*103347*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103359*/            OPC_EmitInteger, MVT::i32, 1, 
/*103362*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*103365*/            OPC_EmitInteger, MVT::i32, 0, 
/*103368*/            OPC_EmitInteger, MVT::i32, 0, 
/*103371*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_INT_r600), 0,
                          MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fp_to_sint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                      // Dst: (FLT_TO_INT_r600:i32 R600_Reg32:f32:$src0)
/*103390*/          /*Scope*/ 2|128,1/*130*/, /*->103522*/
/*103392*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*103394*/            OPC_EmitInteger, MVT::i32, 1, 
/*103397*/            OPC_EmitInteger, MVT::i32, 0, 
/*103400*/            OPC_EmitInteger, MVT::i32, 0, 
/*103403*/            OPC_EmitInteger, MVT::i32, 0, 
/*103406*/            OPC_EmitInteger, MVT::i32, 1, 
/*103409*/            OPC_EmitInteger, MVT::i32, 0, 
/*103412*/            OPC_EmitInteger, MVT::i32, 0, 
/*103415*/            OPC_EmitInteger, MVT::i32, 0, 
/*103418*/            OPC_EmitInteger, MVT::i32, 0, 
/*103421*/            OPC_EmitInteger, MVT::i32, 0, 
/*103424*/            OPC_EmitInteger, MVT::i32, 0, 
/*103427*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103439*/            OPC_EmitInteger, MVT::i32, 1, 
/*103442*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*103445*/            OPC_EmitInteger, MVT::i32, 0, 
/*103448*/            OPC_EmitInteger, MVT::i32, 0, 
/*103451*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::TRUNC), 0,
                          MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*103470*/            OPC_EmitInteger, MVT::i32, 0, 
/*103473*/            OPC_EmitInteger, MVT::i32, 0, 
/*103476*/            OPC_EmitInteger, MVT::i32, 0, 
/*103479*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103491*/            OPC_EmitInteger, MVT::i32, 1, 
/*103494*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*103497*/            OPC_EmitInteger, MVT::i32, 0, 
/*103500*/            OPC_EmitInteger, MVT::i32, 0, 
/*103503*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_INT_eg), 0,
                          MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                      // Src: (fp_to_sint:i32 f32:f32:$src0) - Complexity = 3
                      // Dst: (FLT_TO_INT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*103522*/          0, /*End of Scope*/
/*103523*/        0, // EndSwitchType
/*103524*/      /*Scope*/ 42, /*->103567*/
/*103525*/        OPC_CheckChild0Type, MVT::f64,
/*103527*/        OPC_CheckType, MVT::i1,
/*103529*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103531*/        OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*103534*/        OPC_EmitInteger, MVT::i32, 0, 
/*103537*/        OPC_EmitInteger, MVT::i64, 0|128,0|128,0|128,0|128,0|128,0|128,0|128,120|128,63|128,1/*13830554455654793216*/, 
/*103549*/        OPC_EmitInteger, MVT::i1, 0, 
/*103552*/        OPC_EmitInteger, MVT::i32, 0, 
/*103555*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                  // Src: (fp_to_sint:i1 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                  // Dst: (V_CMP_EQ_F64_e64:i1 0:i32, -4616189618054758400:i64, ?:i32:$src0_modifiers, ?:f64:$src0, 0:i1, 0:i32)
/*103567*/      /*Scope*/ 20, /*->103588*/
/*103568*/        OPC_CheckChild0Type, MVT::f16,
/*103570*/        OPC_CheckType, MVT::i32,
/*103572*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103574*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*103581*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_I32_F32_e32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (fp_to_sint:i32 f16:f16:$src) - Complexity = 3
                  // Dst: (V_CVT_I32_F32_e32:i32 (V_CVT_F32_F16_e32:i16 ?:f16:$src))
/*103588*/      0, /*End of Scope*/
/*103589*/    /*Scope*/ 95, /*->103685*/
/*103590*/      OPC_MoveChild0,
/*103591*/      OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*103594*/      OPC_Scope, 66, /*->103662*/ // 2 children in Scope
/*103596*/        OPC_MoveChild0,
/*103597*/        OPC_CheckOpcode, TARGET_VAL(ISD::FADD),
/*103600*/        OPC_Scope, 29, /*->103631*/ // 2 children in Scope
/*103602*/          OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*103603*/          OPC_MoveChild1,
/*103604*/          OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*103607*/          OPC_CheckPredicate, 58, // Predicate_FP_HALF
/*103609*/          OPC_MoveParent,
/*103610*/          OPC_MoveParent,
/*103611*/          OPC_CheckType, MVT::f32,
/*103613*/          OPC_MoveParent,
/*103614*/          OPC_CheckPredicate, 59, // Predicate_cvt_rpi_i32_f32
/*103616*/          OPC_CheckType, MVT::i32,
/*103618*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*103621*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_RPI_I32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (fpimm:f32)<<P:Predicate_FP_HALF>>)))<<P:Predicate_cvt_rpi_i32_f32>> - Complexity = -971
                    // Dst: (V_CVT_RPI_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*103631*/        /*Scope*/ 29, /*->103661*/
/*103632*/          OPC_MoveChild0,
/*103633*/          OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*103636*/          OPC_CheckPredicate, 58, // Predicate_FP_HALF
/*103638*/          OPC_MoveParent,
/*103639*/          OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*103640*/          OPC_MoveParent,
/*103641*/          OPC_CheckType, MVT::f32,
/*103643*/          OPC_MoveParent,
/*103644*/          OPC_CheckPredicate, 59, // Predicate_cvt_rpi_i32_f32
/*103646*/          OPC_CheckType, MVT::i32,
/*103648*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*103651*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_RPI_I32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 (fadd:f32 (fpimm:f32)<<P:Predicate_FP_HALF>>, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod))))<<P:Predicate_cvt_rpi_i32_f32>> - Complexity = -971
                    // Dst: (V_CVT_RPI_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*103661*/        0, /*End of Scope*/
/*103662*/      /*Scope*/ 21, /*->103684*/
/*103663*/        OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*103664*/        OPC_CheckType, MVT::f32,
/*103666*/        OPC_MoveParent,
/*103667*/        OPC_CheckPredicate, 60, // Predicate_cvt_flr_i32_f32
/*103669*/        OPC_CheckType, MVT::i32,
/*103671*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*103674*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_FLR_I32_F32_e64), 0,
                      MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)))<<P:Predicate_cvt_flr_i32_f32>> - Complexity = -978
                  // Dst: (V_CVT_FLR_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*103684*/      0, /*End of Scope*/
/*103685*/    /*Scope*/ 56, /*->103742*/
/*103686*/      OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*103687*/      OPC_SwitchType /*2 cases */, 34, MVT::i32,// ->103724
/*103690*/        OPC_Scope, 15, /*->103707*/ // 2 children in Scope
/*103692*/          OPC_CheckChild0Type, MVT::f64,
/*103694*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*103697*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_I32_F64_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_CVT_I32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*103707*/        /*Scope*/ 15, /*->103723*/
/*103708*/          OPC_CheckChild0Type, MVT::f32,
/*103710*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*103713*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_I32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_CVT_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*103723*/        0, /*End of Scope*/
/*103724*/      /*SwitchType*/ 15, MVT::i16,// ->103741
/*103726*/        OPC_CheckChild0Type, MVT::f16,
/*103728*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*103731*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_I16_F16_e64), 0,
                      MVT::i16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_I16_F16_e64:i16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*103741*/      0, // EndSwitchType
/*103742*/    0, /*End of Scope*/
/*103743*/  /*SwitchOpcode*/ 31|128,11/*1439*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->105186
/*103747*/    OPC_RecordChild0, // #0 = $src
/*103748*/    OPC_SwitchType /*2 cases */, 75|128,5/*715*/, MVT::i32,// ->104467
/*103752*/      OPC_Scope, 116, /*->103870*/ // 4 children in Scope
/*103754*/        OPC_CheckChild0Type, MVT::v2i32,
/*103756*/        OPC_Scope, 15, /*->103773*/ // 5 children in Scope
/*103758*/          OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*103759*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103761*/          OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*103764*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V2), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v2i32:v2i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V2:i32 ?:v2i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*103773*/        /*Scope*/ 32, /*->103806*/
/*103774*/          OPC_CheckChild1Integer, 0, 
/*103776*/          OPC_Scope, 13, /*->103791*/ // 2 children in Scope
/*103778*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*103780*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*103783*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*103791*/          /*Scope*/ 13, /*->103805*/
/*103792*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103794*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*103797*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*103805*/          0, /*End of Scope*/
/*103806*/        /*Scope*/ 32, /*->103839*/
/*103807*/          OPC_CheckChild1Integer, 1, 
/*103809*/          OPC_Scope, 13, /*->103824*/ // 2 children in Scope
/*103811*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*103813*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*103816*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*103824*/          /*Scope*/ 13, /*->103838*/
/*103825*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103827*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*103830*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*103838*/          0, /*End of Scope*/
/*103839*/        /*Scope*/ 15, /*->103855*/
/*103840*/          OPC_CheckChild1Integer, 2, 
/*103842*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103844*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*103847*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v2i32:v2i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub2:i32)
/*103855*/        /*Scope*/ 13, /*->103869*/
/*103856*/          OPC_RecordChild1, // #1 = $index
/*103857*/          OPC_CheckChild1Type, MVT::i32,
/*103859*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*103861*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v2i32:v2i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:i32 ?:v2i32:$vec, ?:i32:$index)
/*103869*/        0, /*End of Scope*/
/*103870*/      /*Scope*/ 38|128,1/*166*/, /*->104038*/
/*103872*/        OPC_CheckChild0Type, MVT::v4i32,
/*103874*/        OPC_Scope, 15, /*->103891*/ // 6 children in Scope
/*103876*/          OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*103877*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103879*/          OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*103882*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V4), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v4i32:v4i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V4:i32 ?:v4i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*103891*/        /*Scope*/ 32, /*->103924*/
/*103892*/          OPC_CheckChild1Integer, 0, 
/*103894*/          OPC_Scope, 13, /*->103909*/ // 2 children in Scope
/*103896*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*103898*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*103901*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*103909*/          /*Scope*/ 13, /*->103923*/
/*103910*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103912*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*103915*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*103923*/          0, /*End of Scope*/
/*103924*/        /*Scope*/ 32, /*->103957*/
/*103925*/          OPC_CheckChild1Integer, 1, 
/*103927*/          OPC_Scope, 13, /*->103942*/ // 2 children in Scope
/*103929*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*103931*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*103934*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*103942*/          /*Scope*/ 13, /*->103956*/
/*103943*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103945*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*103948*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*103956*/          0, /*End of Scope*/
/*103957*/        /*Scope*/ 32, /*->103990*/
/*103958*/          OPC_CheckChild1Integer, 2, 
/*103960*/          OPC_Scope, 13, /*->103975*/ // 2 children in Scope
/*103962*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*103964*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*103967*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*103975*/          /*Scope*/ 13, /*->103989*/
/*103976*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103978*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*103981*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*103989*/          0, /*End of Scope*/
/*103990*/        /*Scope*/ 32, /*->104023*/
/*103991*/          OPC_CheckChild1Integer, 3, 
/*103993*/          OPC_Scope, 13, /*->104008*/ // 2 children in Scope
/*103995*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*103997*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*104000*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*104008*/          /*Scope*/ 13, /*->104022*/
/*104009*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104011*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*104014*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*104022*/          0, /*End of Scope*/
/*104023*/        /*Scope*/ 13, /*->104037*/
/*104024*/          OPC_RecordChild1, // #1 = $index
/*104025*/          OPC_CheckChild1Type, MVT::i32,
/*104027*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*104029*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v4i32:v4i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:i32 ?:v4i32:$vec, ?:i32:$index)
/*104037*/        0, /*End of Scope*/
/*104038*/      /*Scope*/ 20|128,1/*148*/, /*->104188*/
/*104040*/        OPC_CheckChild0Type, MVT::v8i32,
/*104042*/        OPC_Scope, 15, /*->104059*/ // 9 children in Scope
/*104044*/          OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*104045*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104047*/          OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*104050*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V8), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V8:i32 ?:v8i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*104059*/        /*Scope*/ 15, /*->104075*/
/*104060*/          OPC_CheckChild1Integer, 0, 
/*104062*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104064*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*104067*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub0:i32)
/*104075*/        /*Scope*/ 15, /*->104091*/
/*104076*/          OPC_CheckChild1Integer, 1, 
/*104078*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104080*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*104083*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub1:i32)
/*104091*/        /*Scope*/ 15, /*->104107*/
/*104092*/          OPC_CheckChild1Integer, 2, 
/*104094*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104096*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*104099*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub2:i32)
/*104107*/        /*Scope*/ 15, /*->104123*/
/*104108*/          OPC_CheckChild1Integer, 3, 
/*104110*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104112*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*104115*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub3:i32)
/*104123*/        /*Scope*/ 15, /*->104139*/
/*104124*/          OPC_CheckChild1Integer, 4, 
/*104126*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104128*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*104131*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub4:i32)
/*104139*/        /*Scope*/ 15, /*->104155*/
/*104140*/          OPC_CheckChild1Integer, 5, 
/*104142*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104144*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*104147*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub5:i32)
/*104155*/        /*Scope*/ 15, /*->104171*/
/*104156*/          OPC_CheckChild1Integer, 6, 
/*104158*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104160*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*104163*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub6:i32)
/*104171*/        /*Scope*/ 15, /*->104187*/
/*104172*/          OPC_CheckChild1Integer, 7, 
/*104174*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104176*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*104179*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub7:i32)
/*104187*/        0, /*End of Scope*/
/*104188*/      /*Scope*/ 20|128,2/*276*/, /*->104466*/
/*104190*/        OPC_CheckChild0Type, MVT::v16i32,
/*104192*/        OPC_Scope, 15, /*->104209*/ // 17 children in Scope
/*104194*/          OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*104195*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104197*/          OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*104200*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V16), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V16:i32 ?:v16i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*104209*/        /*Scope*/ 15, /*->104225*/
/*104210*/          OPC_CheckChild1Integer, 0, 
/*104212*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104214*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*104217*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub0:i32)
/*104225*/        /*Scope*/ 15, /*->104241*/
/*104226*/          OPC_CheckChild1Integer, 1, 
/*104228*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104230*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*104233*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub1:i32)
/*104241*/        /*Scope*/ 15, /*->104257*/
/*104242*/          OPC_CheckChild1Integer, 2, 
/*104244*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104246*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*104249*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub2:i32)
/*104257*/        /*Scope*/ 15, /*->104273*/
/*104258*/          OPC_CheckChild1Integer, 3, 
/*104260*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104262*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*104265*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub3:i32)
/*104273*/        /*Scope*/ 15, /*->104289*/
/*104274*/          OPC_CheckChild1Integer, 4, 
/*104276*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104278*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*104281*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub4:i32)
/*104289*/        /*Scope*/ 15, /*->104305*/
/*104290*/          OPC_CheckChild1Integer, 5, 
/*104292*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104294*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*104297*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub5:i32)
/*104305*/        /*Scope*/ 15, /*->104321*/
/*104306*/          OPC_CheckChild1Integer, 6, 
/*104308*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104310*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*104313*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub6:i32)
/*104321*/        /*Scope*/ 15, /*->104337*/
/*104322*/          OPC_CheckChild1Integer, 7, 
/*104324*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104326*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*104329*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub7:i32)
/*104337*/        /*Scope*/ 15, /*->104353*/
/*104338*/          OPC_CheckChild1Integer, 8, 
/*104340*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104342*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*104345*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 8:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub8:i32)
/*104353*/        /*Scope*/ 15, /*->104369*/
/*104354*/          OPC_CheckChild1Integer, 9, 
/*104356*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104358*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*104361*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 9:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub9:i32)
/*104369*/        /*Scope*/ 15, /*->104385*/
/*104370*/          OPC_CheckChild1Integer, 10, 
/*104372*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104374*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*104377*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 10:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub10:i32)
/*104385*/        /*Scope*/ 15, /*->104401*/
/*104386*/          OPC_CheckChild1Integer, 11, 
/*104388*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104390*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*104393*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 11:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub11:i32)
/*104401*/        /*Scope*/ 15, /*->104417*/
/*104402*/          OPC_CheckChild1Integer, 12, 
/*104404*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104406*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*104409*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 12:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub12:i32)
/*104417*/        /*Scope*/ 15, /*->104433*/
/*104418*/          OPC_CheckChild1Integer, 13, 
/*104420*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104422*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*104425*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 13:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub13:i32)
/*104433*/        /*Scope*/ 15, /*->104449*/
/*104434*/          OPC_CheckChild1Integer, 14, 
/*104436*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104438*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*104441*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 14:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub14:i32)
/*104449*/        /*Scope*/ 15, /*->104465*/
/*104450*/          OPC_CheckChild1Integer, 15, 
/*104452*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104454*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*104457*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 15:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub15:i32)
/*104465*/        0, /*End of Scope*/
/*104466*/      0, /*End of Scope*/
/*104467*/    /*SwitchType*/ 75|128,5/*715*/, MVT::f32,// ->105185
/*104470*/      OPC_Scope, 116, /*->104588*/ // 4 children in Scope
/*104472*/        OPC_CheckChild0Type, MVT::v2f32,
/*104474*/        OPC_Scope, 15, /*->104491*/ // 5 children in Scope
/*104476*/          OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*104477*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104479*/          OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*104482*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V2), 0,
                        MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v2f32:v2f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V2:f32 ?:v2f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*104491*/        /*Scope*/ 32, /*->104524*/
/*104492*/          OPC_CheckChild1Integer, 0, 
/*104494*/          OPC_Scope, 13, /*->104509*/ // 2 children in Scope
/*104496*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*104498*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*104501*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*104509*/          /*Scope*/ 13, /*->104523*/
/*104510*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104512*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*104515*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*104523*/          0, /*End of Scope*/
/*104524*/        /*Scope*/ 32, /*->104557*/
/*104525*/          OPC_CheckChild1Integer, 1, 
/*104527*/          OPC_Scope, 13, /*->104542*/ // 2 children in Scope
/*104529*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*104531*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*104534*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*104542*/          /*Scope*/ 13, /*->104556*/
/*104543*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104545*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*104548*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*104556*/          0, /*End of Scope*/
/*104557*/        /*Scope*/ 15, /*->104573*/
/*104558*/          OPC_CheckChild1Integer, 2, 
/*104560*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104562*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*104565*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v2f32:v2f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub2:i32)
/*104573*/        /*Scope*/ 13, /*->104587*/
/*104574*/          OPC_RecordChild1, // #1 = $index
/*104575*/          OPC_CheckChild1Type, MVT::i32,
/*104577*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*104579*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v2f32:v2f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:f32 ?:v2f32:$vec, ?:i32:$index)
/*104587*/        0, /*End of Scope*/
/*104588*/      /*Scope*/ 38|128,1/*166*/, /*->104756*/
/*104590*/        OPC_CheckChild0Type, MVT::v4f32,
/*104592*/        OPC_Scope, 15, /*->104609*/ // 6 children in Scope
/*104594*/          OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*104595*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104597*/          OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*104600*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V4), 0,
                        MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v4f32:v4f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V4:f32 ?:v4f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*104609*/        /*Scope*/ 32, /*->104642*/
/*104610*/          OPC_CheckChild1Integer, 0, 
/*104612*/          OPC_Scope, 13, /*->104627*/ // 2 children in Scope
/*104614*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*104616*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*104619*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*104627*/          /*Scope*/ 13, /*->104641*/
/*104628*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104630*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*104633*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*104641*/          0, /*End of Scope*/
/*104642*/        /*Scope*/ 32, /*->104675*/
/*104643*/          OPC_CheckChild1Integer, 1, 
/*104645*/          OPC_Scope, 13, /*->104660*/ // 2 children in Scope
/*104647*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*104649*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*104652*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*104660*/          /*Scope*/ 13, /*->104674*/
/*104661*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104663*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*104666*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*104674*/          0, /*End of Scope*/
/*104675*/        /*Scope*/ 32, /*->104708*/
/*104676*/          OPC_CheckChild1Integer, 2, 
/*104678*/          OPC_Scope, 13, /*->104693*/ // 2 children in Scope
/*104680*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*104682*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*104685*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*104693*/          /*Scope*/ 13, /*->104707*/
/*104694*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104696*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*104699*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*104707*/          0, /*End of Scope*/
/*104708*/        /*Scope*/ 32, /*->104741*/
/*104709*/          OPC_CheckChild1Integer, 3, 
/*104711*/          OPC_Scope, 13, /*->104726*/ // 2 children in Scope
/*104713*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*104715*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*104718*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*104726*/          /*Scope*/ 13, /*->104740*/
/*104727*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104729*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*104732*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*104740*/          0, /*End of Scope*/
/*104741*/        /*Scope*/ 13, /*->104755*/
/*104742*/          OPC_RecordChild1, // #1 = $index
/*104743*/          OPC_CheckChild1Type, MVT::i32,
/*104745*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*104747*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v4f32:v4f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:f32 ?:v4f32:$vec, ?:i32:$index)
/*104755*/        0, /*End of Scope*/
/*104756*/      /*Scope*/ 20|128,1/*148*/, /*->104906*/
/*104758*/        OPC_CheckChild0Type, MVT::v8f32,
/*104760*/        OPC_Scope, 15, /*->104777*/ // 9 children in Scope
/*104762*/          OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*104763*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104765*/          OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*104768*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V8), 0,
                        MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V8:f32 ?:v8f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*104777*/        /*Scope*/ 15, /*->104793*/
/*104778*/          OPC_CheckChild1Integer, 0, 
/*104780*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104782*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*104785*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub0:i32)
/*104793*/        /*Scope*/ 15, /*->104809*/
/*104794*/          OPC_CheckChild1Integer, 1, 
/*104796*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104798*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*104801*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub1:i32)
/*104809*/        /*Scope*/ 15, /*->104825*/
/*104810*/          OPC_CheckChild1Integer, 2, 
/*104812*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104814*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*104817*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub2:i32)
/*104825*/        /*Scope*/ 15, /*->104841*/
/*104826*/          OPC_CheckChild1Integer, 3, 
/*104828*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104830*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*104833*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub3:i32)
/*104841*/        /*Scope*/ 15, /*->104857*/
/*104842*/          OPC_CheckChild1Integer, 4, 
/*104844*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104846*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*104849*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub4:i32)
/*104857*/        /*Scope*/ 15, /*->104873*/
/*104858*/          OPC_CheckChild1Integer, 5, 
/*104860*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104862*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*104865*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub5:i32)
/*104873*/        /*Scope*/ 15, /*->104889*/
/*104874*/          OPC_CheckChild1Integer, 6, 
/*104876*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104878*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*104881*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub6:i32)
/*104889*/        /*Scope*/ 15, /*->104905*/
/*104890*/          OPC_CheckChild1Integer, 7, 
/*104892*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104894*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*104897*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub7:i32)
/*104905*/        0, /*End of Scope*/
/*104906*/      /*Scope*/ 20|128,2/*276*/, /*->105184*/
/*104908*/        OPC_CheckChild0Type, MVT::v16f32,
/*104910*/        OPC_Scope, 15, /*->104927*/ // 17 children in Scope
/*104912*/          OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*104913*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104915*/          OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*104918*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V16), 0,
                        MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V16:f32 ?:v16f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*104927*/        /*Scope*/ 15, /*->104943*/
/*104928*/          OPC_CheckChild1Integer, 0, 
/*104930*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104932*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*104935*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub0:i32)
/*104943*/        /*Scope*/ 15, /*->104959*/
/*104944*/          OPC_CheckChild1Integer, 1, 
/*104946*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104948*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*104951*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub1:i32)
/*104959*/        /*Scope*/ 15, /*->104975*/
/*104960*/          OPC_CheckChild1Integer, 2, 
/*104962*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104964*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*104967*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub2:i32)
/*104975*/        /*Scope*/ 15, /*->104991*/
/*104976*/          OPC_CheckChild1Integer, 3, 
/*104978*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104980*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*104983*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub3:i32)
/*104991*/        /*Scope*/ 15, /*->105007*/
/*104992*/          OPC_CheckChild1Integer, 4, 
/*104994*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104996*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*104999*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub4:i32)
/*105007*/        /*Scope*/ 15, /*->105023*/
/*105008*/          OPC_CheckChild1Integer, 5, 
/*105010*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105012*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*105015*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub5:i32)
/*105023*/        /*Scope*/ 15, /*->105039*/
/*105024*/          OPC_CheckChild1Integer, 6, 
/*105026*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105028*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*105031*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub6:i32)
/*105039*/        /*Scope*/ 15, /*->105055*/
/*105040*/          OPC_CheckChild1Integer, 7, 
/*105042*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105044*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*105047*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub7:i32)
/*105055*/        /*Scope*/ 15, /*->105071*/
/*105056*/          OPC_CheckChild1Integer, 8, 
/*105058*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105060*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*105063*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 8:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub8:i32)
/*105071*/        /*Scope*/ 15, /*->105087*/
/*105072*/          OPC_CheckChild1Integer, 9, 
/*105074*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105076*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*105079*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 9:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub9:i32)
/*105087*/        /*Scope*/ 15, /*->105103*/
/*105088*/          OPC_CheckChild1Integer, 10, 
/*105090*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105092*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*105095*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 10:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub10:i32)
/*105103*/        /*Scope*/ 15, /*->105119*/
/*105104*/          OPC_CheckChild1Integer, 11, 
/*105106*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105108*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*105111*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 11:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub11:i32)
/*105119*/        /*Scope*/ 15, /*->105135*/
/*105120*/          OPC_CheckChild1Integer, 12, 
/*105122*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105124*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*105127*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 12:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub12:i32)
/*105135*/        /*Scope*/ 15, /*->105151*/
/*105136*/          OPC_CheckChild1Integer, 13, 
/*105138*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105140*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*105143*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 13:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub13:i32)
/*105151*/        /*Scope*/ 15, /*->105167*/
/*105152*/          OPC_CheckChild1Integer, 14, 
/*105154*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105156*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*105159*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 14:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub14:i32)
/*105167*/        /*Scope*/ 15, /*->105183*/
/*105168*/          OPC_CheckChild1Integer, 15, 
/*105170*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105172*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*105175*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 15:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub15:i32)
/*105183*/        0, /*End of Scope*/
/*105184*/      0, /*End of Scope*/
/*105185*/    0, // EndSwitchType
/*105186*/  /*SwitchOpcode*/ 61|128,2/*317*/, TARGET_VAL(ISD::AND),// ->105507
/*105190*/    OPC_Scope, 24|128,1/*152*/, /*->105345*/ // 2 children in Scope
/*105193*/      OPC_MoveChild0,
/*105194*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*105197*/      OPC_RecordChild0, // #0 = $src
/*105198*/      OPC_RecordChild1, // #1 = $rshift
/*105199*/      OPC_CheckChild1Type, MVT::i32,
/*105201*/      OPC_MoveParent,
/*105202*/      OPC_RecordChild1, // #2 = $mask
/*105203*/      OPC_MoveChild1,
/*105204*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*105207*/      OPC_CheckPredicate, 61, // Predicate_IMMZeroBasedBitfieldMask
/*105209*/      OPC_MoveParent,
/*105210*/      OPC_CheckType, MVT::i32,
/*105212*/      OPC_Scope, 21, /*->105235*/ // 2 children in Scope
/*105214*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105216*/        OPC_EmitNodeXForm, 5, 2, // IMMPopCount
/*105219*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 3,  // Results = #4
/*105226*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (and:i32 (srl:i32 i32:i32:$src, i32:i32:$rshift), (imm:i32)<<P:Predicate_IMMZeroBasedBitfieldMask>>:$mask) - Complexity = 10
                  // Dst: (V_BFE_U32:i32 ?:i32:$src, ?:i32:$rshift, (S_MOV_B32:i16 (IMMPopCount:i32 ?:i32:$mask)))
/*105235*/      /*Scope*/ 108, /*->105344*/
/*105236*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*105238*/        OPC_EmitInteger, MVT::i32, 0, 
/*105241*/        OPC_EmitInteger, MVT::i32, 0, 
/*105244*/        OPC_EmitInteger, MVT::i32, 0, 
/*105247*/        OPC_EmitInteger, MVT::i32, 0, 
/*105250*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105262*/        OPC_EmitInteger, MVT::i32, 0, 
/*105265*/        OPC_EmitInteger, MVT::i32, 0, 
/*105268*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105280*/        OPC_EmitNodeXForm, 5, 2, // IMMPopCount
/*105283*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      MVT::i32, 1/*#Ops*/, 11,  // Results = #12
/*105290*/        OPC_EmitInteger, MVT::i32, 0, 
/*105293*/        OPC_EmitInteger, MVT::i32, 0, 
/*105296*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105308*/        OPC_EmitInteger, MVT::i32, 1, 
/*105311*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*105314*/        OPC_EmitInteger, MVT::i32, 0, 
/*105317*/        OPC_EmitInteger, MVT::i32, 0, 
/*105320*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                      MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (and:i32 (srl:i32 i32:i32:$src, i32:i32:$rshift), (imm:i32)<<P:Predicate_IMMZeroBasedBitfieldMask>>:$mask) - Complexity = 10
                  // Dst: (BFE_UINT_eg:i32 ?:i32:$src, ?:i32:$rshift, (MOV_IMM_I32:i32 (IMMPopCount:i32 ?:i32:$mask)))
/*105344*/      0, /*End of Scope*/
/*105345*/    /*Scope*/ 31|128,1/*159*/, /*->105506*/
/*105347*/      OPC_RecordChild0, // #0 = $src0
/*105348*/      OPC_RecordChild1, // #1 = $src1
/*105349*/      OPC_SwitchType /*4 cases */, 115, MVT::i32,// ->105467
/*105352*/        OPC_Scope, 100, /*->105454*/ // 2 children in Scope
/*105354*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*105356*/          OPC_EmitInteger, MVT::i32, 0, 
/*105359*/          OPC_EmitInteger, MVT::i32, 0, 
/*105362*/          OPC_EmitInteger, MVT::i32, 1, 
/*105365*/          OPC_EmitInteger, MVT::i32, 0, 
/*105368*/          OPC_EmitInteger, MVT::i32, 0, 
/*105371*/          OPC_EmitInteger, MVT::i32, 0, 
/*105374*/          OPC_EmitInteger, MVT::i32, 0, 
/*105377*/          OPC_EmitInteger, MVT::i32, 0, 
/*105380*/          OPC_EmitInteger, MVT::i32, 0, 
/*105383*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105395*/          OPC_EmitInteger, MVT::i32, 0, 
/*105398*/          OPC_EmitInteger, MVT::i32, 0, 
/*105401*/          OPC_EmitInteger, MVT::i32, 0, 
/*105404*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105416*/          OPC_EmitInteger, MVT::i32, 1, 
/*105419*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*105422*/          OPC_EmitInteger, MVT::i32, 0, 
/*105425*/          OPC_EmitInteger, MVT::i32, 0, 
/*105428*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::AND_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (and:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (AND_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*105454*/        /*Scope*/ 11, /*->105466*/
/*105455*/          OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105457*/          OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (and:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_AND_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*105466*/        0, /*End of Scope*/
/*105467*/      /*SwitchType*/ 10, MVT::i16,// ->105479
/*105469*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105471*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_AND_B32_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*105479*/      /*SwitchType*/ 11, MVT::i64,// ->105492
/*105481*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105483*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_AND_B64:i64:i1 i64:i64:$src0, i64:i64:$src1)
/*105492*/      /*SwitchType*/ 11, MVT::i1,// ->105505
/*105494*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105496*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                      MVT::i1, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (S_AND_B64:i1:i1 ?:i1:$src0, ?:i1:$src1)
/*105505*/      0, // EndSwitchType
/*105506*/    0, /*End of Scope*/
/*105507*/  /*SwitchOpcode*/ 75|128,10/*1355*/, TARGET_VAL(ISD::XOR),// ->106866
/*105511*/    OPC_Scope, 75|128,1/*203*/, /*->105717*/ // 5 children in Scope
/*105514*/      OPC_RecordChild0, // #0 = $z
/*105515*/      OPC_MoveChild1,
/*105516*/      OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*105519*/      OPC_Scope, 19|128,1/*147*/, /*->105669*/ // 2 children in Scope
/*105522*/        OPC_RecordChild0, // #1 = $x
/*105523*/        OPC_MoveChild1,
/*105524*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*105527*/        OPC_Scope, 120, /*->105649*/ // 2 children in Scope
/*105529*/          OPC_RecordChild0, // #2 = $y
/*105530*/          OPC_CheckChild1Same, 0,
/*105532*/          OPC_MoveParent,
/*105533*/          OPC_MoveParent,
/*105534*/          OPC_CheckType, MVT::i32,
/*105536*/          OPC_Scope, 98, /*->105636*/ // 2 children in Scope
/*105538*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*105540*/            OPC_EmitInteger, MVT::i32, 0, 
/*105543*/            OPC_EmitInteger, MVT::i32, 0, 
/*105546*/            OPC_EmitInteger, MVT::i32, 0, 
/*105549*/            OPC_EmitInteger, MVT::i32, 0, 
/*105552*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105564*/            OPC_EmitInteger, MVT::i32, 0, 
/*105567*/            OPC_EmitInteger, MVT::i32, 0, 
/*105570*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105582*/            OPC_EmitInteger, MVT::i32, 0, 
/*105585*/            OPC_EmitInteger, MVT::i32, 0, 
/*105588*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105600*/            OPC_EmitInteger, MVT::i32, 1, 
/*105603*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*105606*/            OPC_EmitInteger, MVT::i32, 0, 
/*105609*/            OPC_EmitInteger, MVT::i32, 0, 
/*105612*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*105636*/          /*Scope*/ 11, /*->105648*/
/*105637*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105639*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*105648*/          0, /*End of Scope*/
/*105649*/        /*Scope*/ 18, /*->105668*/
/*105650*/          OPC_CheckChild0Same, 0,
/*105652*/          OPC_RecordChild1, // #2 = $y
/*105653*/          OPC_MoveParent,
/*105654*/          OPC_MoveParent,
/*105655*/          OPC_CheckType, MVT::i32,
/*105657*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105659*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*105668*/        0, /*End of Scope*/
/*105669*/      /*Scope*/ 46, /*->105716*/
/*105670*/        OPC_MoveChild0,
/*105671*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*105674*/        OPC_Scope, 19, /*->105695*/ // 2 children in Scope
/*105676*/          OPC_RecordChild0, // #1 = $y
/*105677*/          OPC_CheckChild1Same, 0,
/*105679*/          OPC_MoveParent,
/*105680*/          OPC_RecordChild1, // #2 = $x
/*105681*/          OPC_MoveParent,
/*105682*/          OPC_CheckType, MVT::i32,
/*105684*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105686*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*105695*/        /*Scope*/ 19, /*->105715*/
/*105696*/          OPC_CheckChild0Same, 0,
/*105698*/          OPC_RecordChild1, // #1 = $y
/*105699*/          OPC_MoveParent,
/*105700*/          OPC_RecordChild1, // #2 = $x
/*105701*/          OPC_MoveParent,
/*105702*/          OPC_CheckType, MVT::i32,
/*105704*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105706*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*105715*/        0, /*End of Scope*/
/*105716*/      0, /*End of Scope*/
/*105717*/    /*Scope*/ 90, /*->105808*/
/*105718*/      OPC_MoveChild0,
/*105719*/      OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*105722*/      OPC_Scope, 41, /*->105765*/ // 2 children in Scope
/*105724*/        OPC_RecordChild0, // #0 = $x
/*105725*/        OPC_MoveChild1,
/*105726*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*105729*/        OPC_RecordChild0, // #1 = $y
/*105730*/        OPC_RecordChild1, // #2 = $z
/*105731*/        OPC_MoveParent,
/*105732*/        OPC_MoveParent,
/*105733*/        OPC_CheckType, MVT::i32,
/*105735*/        OPC_Scope, 13, /*->105750*/ // 2 children in Scope
/*105737*/          OPC_CheckChild1Same, 2,
/*105739*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105741*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*105750*/        /*Scope*/ 13, /*->105764*/
/*105751*/          OPC_CheckChild1Same, 1,
/*105753*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105755*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*105764*/        0, /*End of Scope*/
/*105765*/      /*Scope*/ 41, /*->105807*/
/*105766*/        OPC_MoveChild0,
/*105767*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*105770*/        OPC_RecordChild0, // #0 = $y
/*105771*/        OPC_RecordChild1, // #1 = $z
/*105772*/        OPC_MoveParent,
/*105773*/        OPC_RecordChild1, // #2 = $x
/*105774*/        OPC_MoveParent,
/*105775*/        OPC_CheckType, MVT::i32,
/*105777*/        OPC_Scope, 13, /*->105792*/ // 2 children in Scope
/*105779*/          OPC_CheckChild1Same, 1,
/*105781*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105783*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 0, 1, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*105792*/        /*Scope*/ 13, /*->105806*/
/*105793*/          OPC_CheckChild1Same, 0,
/*105795*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105797*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*105806*/        0, /*End of Scope*/
/*105807*/      0, /*End of Scope*/
/*105808*/    /*Scope*/ 84|128,2/*340*/, /*->106150*/
/*105810*/      OPC_RecordChild0, // #0 = $z
/*105811*/      OPC_MoveChild1,
/*105812*/      OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*105815*/      OPC_Scope, 110, /*->105927*/ // 2 children in Scope
/*105817*/        OPC_RecordChild0, // #1 = $x
/*105818*/        OPC_MoveChild1,
/*105819*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*105822*/        OPC_CheckChild0Same, 0,
/*105824*/        OPC_RecordChild1, // #2 = $y
/*105825*/        OPC_MoveParent,
/*105826*/        OPC_MoveParent,
/*105827*/        OPC_CheckType, MVT::i32,
/*105829*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*105831*/        OPC_EmitInteger, MVT::i32, 0, 
/*105834*/        OPC_EmitInteger, MVT::i32, 0, 
/*105837*/        OPC_EmitInteger, MVT::i32, 0, 
/*105840*/        OPC_EmitInteger, MVT::i32, 0, 
/*105843*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105855*/        OPC_EmitInteger, MVT::i32, 0, 
/*105858*/        OPC_EmitInteger, MVT::i32, 0, 
/*105861*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105873*/        OPC_EmitInteger, MVT::i32, 0, 
/*105876*/        OPC_EmitInteger, MVT::i32, 0, 
/*105879*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105891*/        OPC_EmitInteger, MVT::i32, 1, 
/*105894*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*105897*/        OPC_EmitInteger, MVT::i32, 0, 
/*105900*/        OPC_EmitInteger, MVT::i32, 0, 
/*105903*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                  // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*105927*/      /*Scope*/ 92|128,1/*220*/, /*->106149*/
/*105929*/        OPC_MoveChild0,
/*105930*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*105933*/        OPC_Scope, 106, /*->106041*/ // 2 children in Scope
/*105935*/          OPC_RecordChild0, // #1 = $y
/*105936*/          OPC_CheckChild1Same, 0,
/*105938*/          OPC_MoveParent,
/*105939*/          OPC_RecordChild1, // #2 = $x
/*105940*/          OPC_MoveParent,
/*105941*/          OPC_CheckType, MVT::i32,
/*105943*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*105945*/          OPC_EmitInteger, MVT::i32, 0, 
/*105948*/          OPC_EmitInteger, MVT::i32, 0, 
/*105951*/          OPC_EmitInteger, MVT::i32, 0, 
/*105954*/          OPC_EmitInteger, MVT::i32, 0, 
/*105957*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105969*/          OPC_EmitInteger, MVT::i32, 0, 
/*105972*/          OPC_EmitInteger, MVT::i32, 0, 
/*105975*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105987*/          OPC_EmitInteger, MVT::i32, 0, 
/*105990*/          OPC_EmitInteger, MVT::i32, 0, 
/*105993*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106005*/          OPC_EmitInteger, MVT::i32, 1, 
/*106008*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106011*/          OPC_EmitInteger, MVT::i32, 0, 
/*106014*/          OPC_EmitInteger, MVT::i32, 0, 
/*106017*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*106041*/        /*Scope*/ 106, /*->106148*/
/*106042*/          OPC_CheckChild0Same, 0,
/*106044*/          OPC_RecordChild1, // #1 = $y
/*106045*/          OPC_MoveParent,
/*106046*/          OPC_RecordChild1, // #2 = $x
/*106047*/          OPC_MoveParent,
/*106048*/          OPC_CheckType, MVT::i32,
/*106050*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*106052*/          OPC_EmitInteger, MVT::i32, 0, 
/*106055*/          OPC_EmitInteger, MVT::i32, 0, 
/*106058*/          OPC_EmitInteger, MVT::i32, 0, 
/*106061*/          OPC_EmitInteger, MVT::i32, 0, 
/*106064*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106076*/          OPC_EmitInteger, MVT::i32, 0, 
/*106079*/          OPC_EmitInteger, MVT::i32, 0, 
/*106082*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106094*/          OPC_EmitInteger, MVT::i32, 0, 
/*106097*/          OPC_EmitInteger, MVT::i32, 0, 
/*106100*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106112*/          OPC_EmitInteger, MVT::i32, 1, 
/*106115*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106118*/          OPC_EmitInteger, MVT::i32, 0, 
/*106121*/          OPC_EmitInteger, MVT::i32, 0, 
/*106124*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*106148*/        0, /*End of Scope*/
/*106149*/      0, /*End of Scope*/
/*106150*/    /*Scope*/ 56|128,3/*440*/, /*->106592*/
/*106152*/      OPC_MoveChild0,
/*106153*/      OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*106156*/      OPC_Scope, 87|128,1/*215*/, /*->106374*/ // 2 children in Scope
/*106159*/        OPC_RecordChild0, // #0 = $x
/*106160*/        OPC_MoveChild1,
/*106161*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*106164*/        OPC_RecordChild0, // #1 = $y
/*106165*/        OPC_RecordChild1, // #2 = $z
/*106166*/        OPC_MoveParent,
/*106167*/        OPC_MoveParent,
/*106168*/        OPC_CheckType, MVT::i32,
/*106170*/        OPC_Scope, 100, /*->106272*/ // 2 children in Scope
/*106172*/          OPC_CheckChild1Same, 2,
/*106174*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*106176*/          OPC_EmitInteger, MVT::i32, 0, 
/*106179*/          OPC_EmitInteger, MVT::i32, 0, 
/*106182*/          OPC_EmitInteger, MVT::i32, 0, 
/*106185*/          OPC_EmitInteger, MVT::i32, 0, 
/*106188*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106200*/          OPC_EmitInteger, MVT::i32, 0, 
/*106203*/          OPC_EmitInteger, MVT::i32, 0, 
/*106206*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106218*/          OPC_EmitInteger, MVT::i32, 0, 
/*106221*/          OPC_EmitInteger, MVT::i32, 0, 
/*106224*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106236*/          OPC_EmitInteger, MVT::i32, 1, 
/*106239*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106242*/          OPC_EmitInteger, MVT::i32, 0, 
/*106245*/          OPC_EmitInteger, MVT::i32, 0, 
/*106248*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*106272*/        /*Scope*/ 100, /*->106373*/
/*106273*/          OPC_CheckChild1Same, 1,
/*106275*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*106277*/          OPC_EmitInteger, MVT::i32, 0, 
/*106280*/          OPC_EmitInteger, MVT::i32, 0, 
/*106283*/          OPC_EmitInteger, MVT::i32, 0, 
/*106286*/          OPC_EmitInteger, MVT::i32, 0, 
/*106289*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106301*/          OPC_EmitInteger, MVT::i32, 0, 
/*106304*/          OPC_EmitInteger, MVT::i32, 0, 
/*106307*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106319*/          OPC_EmitInteger, MVT::i32, 0, 
/*106322*/          OPC_EmitInteger, MVT::i32, 0, 
/*106325*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106337*/          OPC_EmitInteger, MVT::i32, 1, 
/*106340*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106343*/          OPC_EmitInteger, MVT::i32, 0, 
/*106346*/          OPC_EmitInteger, MVT::i32, 0, 
/*106349*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*106373*/        0, /*End of Scope*/
/*106374*/      /*Scope*/ 87|128,1/*215*/, /*->106591*/
/*106376*/        OPC_MoveChild0,
/*106377*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*106380*/        OPC_RecordChild0, // #0 = $y
/*106381*/        OPC_RecordChild1, // #1 = $z
/*106382*/        OPC_MoveParent,
/*106383*/        OPC_RecordChild1, // #2 = $x
/*106384*/        OPC_MoveParent,
/*106385*/        OPC_CheckType, MVT::i32,
/*106387*/        OPC_Scope, 100, /*->106489*/ // 2 children in Scope
/*106389*/          OPC_CheckChild1Same, 1,
/*106391*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*106393*/          OPC_EmitInteger, MVT::i32, 0, 
/*106396*/          OPC_EmitInteger, MVT::i32, 0, 
/*106399*/          OPC_EmitInteger, MVT::i32, 0, 
/*106402*/          OPC_EmitInteger, MVT::i32, 0, 
/*106405*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106417*/          OPC_EmitInteger, MVT::i32, 0, 
/*106420*/          OPC_EmitInteger, MVT::i32, 0, 
/*106423*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106435*/          OPC_EmitInteger, MVT::i32, 0, 
/*106438*/          OPC_EmitInteger, MVT::i32, 0, 
/*106441*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106453*/          OPC_EmitInteger, MVT::i32, 1, 
/*106456*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106459*/          OPC_EmitInteger, MVT::i32, 0, 
/*106462*/          OPC_EmitInteger, MVT::i32, 0, 
/*106465*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 0, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*106489*/        /*Scope*/ 100, /*->106590*/
/*106490*/          OPC_CheckChild1Same, 0,
/*106492*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*106494*/          OPC_EmitInteger, MVT::i32, 0, 
/*106497*/          OPC_EmitInteger, MVT::i32, 0, 
/*106500*/          OPC_EmitInteger, MVT::i32, 0, 
/*106503*/          OPC_EmitInteger, MVT::i32, 0, 
/*106506*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106518*/          OPC_EmitInteger, MVT::i32, 0, 
/*106521*/          OPC_EmitInteger, MVT::i32, 0, 
/*106524*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106536*/          OPC_EmitInteger, MVT::i32, 0, 
/*106539*/          OPC_EmitInteger, MVT::i32, 0, 
/*106542*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106554*/          OPC_EmitInteger, MVT::i32, 1, 
/*106557*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106560*/          OPC_EmitInteger, MVT::i32, 0, 
/*106563*/          OPC_EmitInteger, MVT::i32, 0, 
/*106566*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*106590*/        0, /*End of Scope*/
/*106591*/      0, /*End of Scope*/
/*106592*/    /*Scope*/ 15|128,2/*271*/, /*->106865*/
/*106594*/      OPC_RecordChild0, // #0 = $src0
/*106595*/      OPC_Scope, 107, /*->106704*/ // 2 children in Scope
/*106597*/        OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106608*/        OPC_SwitchType /*2 cases */, 80, MVT::i32,// ->106691
/*106611*/          OPC_Scope, 66, /*->106679*/ // 2 children in Scope
/*106613*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*106615*/            OPC_EmitInteger, MVT::i32, 1, 
/*106618*/            OPC_EmitInteger, MVT::i32, 0, 
/*106621*/            OPC_EmitInteger, MVT::i32, 0, 
/*106624*/            OPC_EmitInteger, MVT::i32, 0, 
/*106627*/            OPC_EmitInteger, MVT::i32, 0, 
/*106630*/            OPC_EmitInteger, MVT::i32, 0, 
/*106633*/            OPC_EmitInteger, MVT::i32, 0, 
/*106636*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106648*/            OPC_EmitInteger, MVT::i32, 1, 
/*106651*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106654*/            OPC_EmitInteger, MVT::i32, 0, 
/*106657*/            OPC_EmitInteger, MVT::i32, 0, 
/*106660*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::NOT_INT), 0,
                          MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (NOT_INT:i32 R600_Reg32:i32:$src0)
/*106679*/          /*Scope*/ 10, /*->106690*/
/*106680*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106682*/            OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_NOT_B32), 0,
                          MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                      // Src: (xor:i32 i32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (S_NOT_B32:i32:i1 i32:i32:$src0)
/*106690*/          0, /*End of Scope*/
/*106691*/        /*SwitchType*/ 10, MVT::i64,// ->106703
/*106693*/          OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106695*/          OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_NOT_B64), 0,
                        MVT::i64, MVT::i1, 1/*#Ops*/, 0, 
                    // Src: (xor:i64 i64:i64:$src0, -1:i64) - Complexity = 8
                    // Dst: (S_NOT_B64:i64:i1 i64:i64:$src0)
/*106703*/        0, // EndSwitchType
/*106704*/      /*Scope*/ 30|128,1/*158*/, /*->106864*/
/*106706*/        OPC_RecordChild1, // #1 = $src1
/*106707*/        OPC_SwitchType /*4 cases */, 115, MVT::i32,// ->106825
/*106710*/          OPC_Scope, 100, /*->106812*/ // 2 children in Scope
/*106712*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*106714*/            OPC_EmitInteger, MVT::i32, 0, 
/*106717*/            OPC_EmitInteger, MVT::i32, 0, 
/*106720*/            OPC_EmitInteger, MVT::i32, 1, 
/*106723*/            OPC_EmitInteger, MVT::i32, 0, 
/*106726*/            OPC_EmitInteger, MVT::i32, 0, 
/*106729*/            OPC_EmitInteger, MVT::i32, 0, 
/*106732*/            OPC_EmitInteger, MVT::i32, 0, 
/*106735*/            OPC_EmitInteger, MVT::i32, 0, 
/*106738*/            OPC_EmitInteger, MVT::i32, 0, 
/*106741*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106753*/            OPC_EmitInteger, MVT::i32, 0, 
/*106756*/            OPC_EmitInteger, MVT::i32, 0, 
/*106759*/            OPC_EmitInteger, MVT::i32, 0, 
/*106762*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106774*/            OPC_EmitInteger, MVT::i32, 1, 
/*106777*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106780*/            OPC_EmitInteger, MVT::i32, 0, 
/*106783*/            OPC_EmitInteger, MVT::i32, 0, 
/*106786*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (XOR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*106812*/          /*Scope*/ 11, /*->106824*/
/*106813*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106815*/            OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_XOR_B32), 0,
                          MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                      // Src: (xor:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                      // Dst: (S_XOR_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*106824*/          0, /*End of Scope*/
/*106825*/        /*SwitchType*/ 10, MVT::i16,// ->106837
/*106827*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*106829*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                    // Dst: (V_XOR_B32_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*106837*/        /*SwitchType*/ 11, MVT::i64,// ->106850
/*106839*/          OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106841*/          OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i64:i1 i64:i64:$src0, i64:i64:$src1)
/*106850*/        /*SwitchType*/ 11, MVT::i1,// ->106863
/*106852*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106854*/          OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        MVT::i1, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i1:i1 ?:i1:$src0, ?:i1:$src1)
/*106863*/        0, // EndSwitchType
/*106864*/      0, /*End of Scope*/
/*106865*/    0, /*End of Scope*/
/*106866*/  /*SwitchOpcode*/ 26|128,8/*1050*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->107920
/*106870*/    OPC_Scope, 47|128,6/*815*/, /*->107688*/ // 2 children in Scope
/*106873*/      OPC_MoveChild0,
/*106874*/      OPC_SwitchOpcode /*10 cases */, 98|128,1/*226*/, TARGET_VAL(ISD::ADD),// ->107105
/*106879*/        OPC_Scope, 24, /*->106905*/ // 4 children in Scope
/*106881*/          OPC_MoveChild0,
/*106882*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*106885*/          OPC_RecordChild0, // #0 = $src0
/*106886*/          OPC_RecordChild1, // #1 = $src1
/*106887*/          OPC_MoveParent,
/*106888*/          OPC_RecordChild1, // #2 = $src2
/*106889*/          OPC_CheckType, MVT::i16,
/*106891*/          OPC_MoveParent,
/*106892*/          OPC_CheckType, MVT::i32,
/*106894*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*106896*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (zext:i32 (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2)) - Complexity = 9
                    // Dst: (V_MAD_U16:i32 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*106905*/        /*Scope*/ 24, /*->106930*/
/*106906*/          OPC_RecordChild0, // #0 = $src2
/*106907*/          OPC_MoveChild1,
/*106908*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*106911*/          OPC_RecordChild0, // #1 = $src0
/*106912*/          OPC_RecordChild1, // #2 = $src1
/*106913*/          OPC_MoveParent,
/*106914*/          OPC_CheckType, MVT::i16,
/*106916*/          OPC_MoveParent,
/*106917*/          OPC_CheckType, MVT::i32,
/*106919*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*106921*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (zext:i32 (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1))) - Complexity = 9
                    // Dst: (V_MAD_U16:i32 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*106930*/        /*Scope*/ 54, /*->106985*/
/*106931*/          OPC_MoveChild0,
/*106932*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*106935*/          OPC_RecordChild0, // #0 = $src0
/*106936*/          OPC_RecordChild1, // #1 = $src1
/*106937*/          OPC_MoveParent,
/*106938*/          OPC_RecordChild1, // #2 = $src2
/*106939*/          OPC_CheckType, MVT::i16,
/*106941*/          OPC_MoveParent,
/*106942*/          OPC_CheckType, MVT::i64,
/*106944*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*106946*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*106949*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i16, 3/*#Ops*/, 0, 1, 2,  // Results = #4
/*106958*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*106961*/          OPC_EmitInteger, MVT::i32, 0, 
/*106964*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*106971*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*106974*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 3, 4, 5, 7, 8, 
                    // Src: (zext:i64 (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2)) - Complexity = 9
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAD_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*106985*/        /*Scope*/ 118, /*->107104*/
/*106986*/          OPC_RecordChild0, // #0 = $src2
/*106987*/          OPC_Scope, 53, /*->107042*/ // 2 children in Scope
/*106989*/            OPC_MoveChild1,
/*106990*/            OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*106993*/            OPC_RecordChild0, // #1 = $src0
/*106994*/            OPC_RecordChild1, // #2 = $src1
/*106995*/            OPC_MoveParent,
/*106996*/            OPC_CheckType, MVT::i16,
/*106998*/            OPC_MoveParent,
/*106999*/            OPC_CheckType, MVT::i64,
/*107001*/            OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107003*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*107006*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                          MVT::i16, 3/*#Ops*/, 1, 2, 0,  // Results = #4
/*107015*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*107018*/            OPC_EmitInteger, MVT::i32, 0, 
/*107021*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                          MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*107028*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*107031*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 3, 4, 5, 7, 8, 
                      // Src: (zext:i64 (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1))) - Complexity = 9
                      // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAD_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*107042*/          /*Scope*/ 60, /*->107103*/
/*107043*/            OPC_RecordChild1, // #1 = $src1
/*107044*/            OPC_CheckType, MVT::i16,
/*107046*/            OPC_MoveParent,
/*107047*/            OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->107060
/*107050*/              OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107052*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_U16_e64), 0,
                            MVT::i32, 2/*#Ops*/, 0, 1, 
                        // Src: (zext:i32 (add:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                        // Dst: (V_ADD_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*107060*/            /*SwitchType*/ 40, MVT::i64,// ->107102
/*107062*/              OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107064*/              OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*107067*/              OPC_EmitNode1, TARGET_VAL(AMDGPU::V_ADD_U16_e64), 0,
                            MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*107075*/              OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*107078*/              OPC_EmitInteger, MVT::i32, 0, 
/*107081*/              OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                            MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*107088*/              OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*107091*/              OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                            MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                        // Src: (zext:i64 (add:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                        // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_ADD_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*107102*/            0, // EndSwitchType
/*107103*/          0, /*End of Scope*/
/*107104*/        0, /*End of Scope*/
/*107105*/      /*SwitchOpcode*/ 61, TARGET_VAL(ISD::MUL),// ->107169
/*107108*/        OPC_RecordChild0, // #0 = $src0
/*107109*/        OPC_RecordChild1, // #1 = $src1
/*107110*/        OPC_CheckType, MVT::i16,
/*107112*/        OPC_MoveParent,
/*107113*/        OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->107126
/*107116*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107118*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_LO_U16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (mul:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MUL_LO_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*107126*/        /*SwitchType*/ 40, MVT::i64,// ->107168
/*107128*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107130*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*107133*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MUL_LO_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*107141*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*107144*/          OPC_EmitInteger, MVT::i32, 0, 
/*107147*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*107154*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*107157*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (mul:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MUL_LO_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*107168*/        0, // EndSwitchType
/*107169*/      /*SwitchOpcode*/ 61, TARGET_VAL(ISD::SUB),// ->107233
/*107172*/        OPC_RecordChild0, // #0 = $src0
/*107173*/        OPC_RecordChild1, // #1 = $src1
/*107174*/        OPC_CheckType, MVT::i16,
/*107176*/        OPC_MoveParent,
/*107177*/        OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->107190
/*107180*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107182*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_U16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (sub:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_SUB_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*107190*/        /*SwitchType*/ 40, MVT::i64,// ->107232
/*107192*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107194*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*107197*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_SUB_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*107205*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*107208*/          OPC_EmitInteger, MVT::i32, 0, 
/*107211*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*107218*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*107221*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (sub:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_SUB_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*107232*/        0, // EndSwitchType
/*107233*/      /*SwitchOpcode*/ 61, TARGET_VAL(ISD::SMIN),// ->107297
/*107236*/        OPC_RecordChild0, // #0 = $src0
/*107237*/        OPC_RecordChild1, // #1 = $src1
/*107238*/        OPC_CheckType, MVT::i16,
/*107240*/        OPC_MoveParent,
/*107241*/        OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->107254
/*107244*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107246*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_I16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (smin:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MIN_I16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*107254*/        /*SwitchType*/ 40, MVT::i64,// ->107296
/*107256*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107258*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*107261*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MIN_I16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*107269*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*107272*/          OPC_EmitInteger, MVT::i32, 0, 
/*107275*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*107282*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*107285*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (smin:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MIN_I16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*107296*/        0, // EndSwitchType
/*107297*/      /*SwitchOpcode*/ 61, TARGET_VAL(ISD::SMAX),// ->107361
/*107300*/        OPC_RecordChild0, // #0 = $src0
/*107301*/        OPC_RecordChild1, // #1 = $src1
/*107302*/        OPC_CheckType, MVT::i16,
/*107304*/        OPC_MoveParent,
/*107305*/        OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->107318
/*107308*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107310*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_I16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (smax:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MAX_I16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*107318*/        /*SwitchType*/ 40, MVT::i64,// ->107360
/*107320*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107322*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*107325*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAX_I16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*107333*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*107336*/          OPC_EmitInteger, MVT::i32, 0, 
/*107339*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*107346*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*107349*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (smax:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAX_I16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*107360*/        0, // EndSwitchType
/*107361*/      /*SwitchOpcode*/ 61, TARGET_VAL(ISD::UMIN),// ->107425
/*107364*/        OPC_RecordChild0, // #0 = $src0
/*107365*/        OPC_RecordChild1, // #1 = $src1
/*107366*/        OPC_CheckType, MVT::i16,
/*107368*/        OPC_MoveParent,
/*107369*/        OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->107382
/*107372*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107374*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_U16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (umin:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MIN_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*107382*/        /*SwitchType*/ 40, MVT::i64,// ->107424
/*107384*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107386*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*107389*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MIN_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*107397*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*107400*/          OPC_EmitInteger, MVT::i32, 0, 
/*107403*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*107410*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*107413*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (umin:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MIN_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*107424*/        0, // EndSwitchType
/*107425*/      /*SwitchOpcode*/ 61, TARGET_VAL(ISD::UMAX),// ->107489
/*107428*/        OPC_RecordChild0, // #0 = $src0
/*107429*/        OPC_RecordChild1, // #1 = $src1
/*107430*/        OPC_CheckType, MVT::i16,
/*107432*/        OPC_MoveParent,
/*107433*/        OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->107446
/*107436*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107438*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_U16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (umax:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MAX_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*107446*/        /*SwitchType*/ 40, MVT::i64,// ->107488
/*107448*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107450*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*107453*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAX_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*107461*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*107464*/          OPC_EmitInteger, MVT::i32, 0, 
/*107467*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*107474*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*107477*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (umax:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAX_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*107488*/        0, // EndSwitchType
/*107489*/      /*SwitchOpcode*/ 63, TARGET_VAL(ISD::SHL),// ->107555
/*107492*/        OPC_RecordChild0, // #0 = $src0
/*107493*/        OPC_RecordChild1, // #1 = $src1
/*107494*/        OPC_CheckChild1Type, MVT::i16,
/*107496*/        OPC_CheckType, MVT::i16,
/*107498*/        OPC_MoveParent,
/*107499*/        OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->107512
/*107502*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107504*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LSHLREV_B16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (zext:i32 (shl:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_LSHLREV_B16_e64:i32 ?:i16:$src1, ?:i16:$src0)
/*107512*/        /*SwitchType*/ 40, MVT::i64,// ->107554
/*107514*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107516*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*107519*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHLREV_B16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*107527*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*107530*/          OPC_EmitInteger, MVT::i32, 0, 
/*107533*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*107540*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*107543*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (shl:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_LSHLREV_B16_e64:i16 ?:i16:$src1, ?:i16:$src0), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*107554*/        0, // EndSwitchType
/*107555*/      /*SwitchOpcode*/ 63, TARGET_VAL(ISD::SRL),// ->107621
/*107558*/        OPC_RecordChild0, // #0 = $src0
/*107559*/        OPC_RecordChild1, // #1 = $src1
/*107560*/        OPC_CheckChild1Type, MVT::i16,
/*107562*/        OPC_CheckType, MVT::i16,
/*107564*/        OPC_MoveParent,
/*107565*/        OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->107578
/*107568*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107570*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LSHRREV_B16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (zext:i32 (srl:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_LSHRREV_B16_e64:i32 ?:i16:$src1, ?:i16:$src0)
/*107578*/        /*SwitchType*/ 40, MVT::i64,// ->107620
/*107580*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107582*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*107585*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHRREV_B16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*107593*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*107596*/          OPC_EmitInteger, MVT::i32, 0, 
/*107599*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*107606*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*107609*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (srl:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_LSHRREV_B16_e64:i16 ?:i16:$src1, ?:i16:$src0), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*107620*/        0, // EndSwitchType
/*107621*/      /*SwitchOpcode*/ 63, TARGET_VAL(ISD::SRA),// ->107687
/*107624*/        OPC_RecordChild0, // #0 = $src0
/*107625*/        OPC_RecordChild1, // #1 = $src1
/*107626*/        OPC_CheckChild1Type, MVT::i16,
/*107628*/        OPC_CheckType, MVT::i16,
/*107630*/        OPC_MoveParent,
/*107631*/        OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->107644
/*107634*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107636*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ASHRREV_I16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (zext:i32 (sra:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_ASHRREV_I16_e64:i32 ?:i16:$src1, ?:i16:$src0)
/*107644*/        /*SwitchType*/ 40, MVT::i64,// ->107686
/*107646*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107648*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*107651*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_ASHRREV_I16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*107659*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*107662*/          OPC_EmitInteger, MVT::i32, 0, 
/*107665*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*107672*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*107675*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (sra:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_ASHRREV_I16_e64:i16 ?:i16:$src1, ?:i16:$src0), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*107686*/        0, // EndSwitchType
/*107687*/      0, // EndSwitchOpcode
/*107688*/    /*Scope*/ 101|128,1/*229*/, /*->107919*/
/*107690*/      OPC_RecordChild0, // #0 = $src
/*107691*/      OPC_SwitchType /*3 cases */, 17, MVT::i16,// ->107711
/*107694*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107696*/        OPC_EmitInteger, MVT::i32, 0, 
/*107699*/        OPC_EmitInteger, MVT::i32, 1, 
/*107702*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (zext:i16 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src)
/*107711*/      /*SwitchType*/ 48, MVT::i32,// ->107761
/*107713*/        OPC_Scope, 19, /*->107734*/ // 2 children in Scope
/*107715*/          OPC_CheckChild0Type, MVT::i1,
/*107717*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107719*/          OPC_EmitInteger, MVT::i32, 0, 
/*107722*/          OPC_EmitInteger, MVT::i32, 1, 
/*107725*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (zext:i32 i1:i1:$src0) - Complexity = 3
                    // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*107734*/        /*Scope*/ 25, /*->107760*/
/*107735*/          OPC_CheckChild0Type, MVT::i16,
/*107737*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107739*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*107744*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*107751*/          OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 2, 0, 
                    // Src: (zext:i32 i16:i16:$src) - Complexity = 3
                    // Dst: (S_AND_B32:i32:i1 (S_MOV_B32:i16 65535:i32), ?:i16:$src)
/*107760*/        0, /*End of Scope*/
/*107761*/      /*SwitchType*/ 26|128,1/*154*/, MVT::i64,// ->107918
/*107764*/        OPC_Scope, 34, /*->107800*/ // 3 children in Scope
/*107766*/          OPC_CheckChild0Type, MVT::i32,
/*107768*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107770*/          OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*107773*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*107776*/          OPC_EmitInteger, MVT::i32, 0, 
/*107779*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 3,  // Results = #4
/*107786*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*107789*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                    // Src: (zext:i64 i32:i32:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*107800*/        /*Scope*/ 49, /*->107850*/
/*107801*/          OPC_CheckChild0Type, MVT::i1,
/*107803*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107805*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*107808*/          OPC_EmitInteger, MVT::i32, 0, 
/*107811*/          OPC_EmitInteger, MVT::i32, 1, 
/*107814*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i16, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*107823*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*107826*/          OPC_EmitInteger, MVT::i32, 0, 
/*107829*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*107836*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*107839*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                    // Src: (zext:i64 i1:i1:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*107850*/        /*Scope*/ 66, /*->107917*/
/*107851*/          OPC_CheckChild0Type, MVT::i16,
/*107853*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107855*/          OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*107858*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*107863*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*107870*/          OPC_EmitNode2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        MVT::i16, MVT::i1, 2/*#Ops*/, 0, 3,  // Results = #4 #5
/*107879*/          OPC_EmitInteger, MVT::i32, AMDGPU::SGPR_32RegClassID,
/*107882*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 4, 6,  // Results = #7
/*107890*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*107893*/          OPC_EmitInteger, MVT::i32, 0, 
/*107896*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 9,  // Results = #10
/*107903*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*107906*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 7, 8, 10, 11, 
                    // Src: (zext:i64 i16:i16:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 SReg_64:i32, (COPY_TO_REGCLASS:i32 (S_AND_B32:i16:i1 ?:i16:$src, (S_MOV_B32:i16 65535:i32)), SGPR_32:i32), sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*107917*/        0, /*End of Scope*/
/*107918*/      0, // EndSwitchType
/*107919*/    0, /*End of Scope*/
/*107920*/  /*SwitchOpcode*/ 59|128,3/*443*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->108367
/*107924*/    OPC_Scope, 38|128,1/*166*/, /*->108093*/ // 2 children in Scope
/*107927*/      OPC_MoveChild0,
/*107928*/      OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*107931*/      OPC_Scope, 24, /*->107957*/ // 4 children in Scope
/*107933*/        OPC_MoveChild0,
/*107934*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*107937*/        OPC_RecordChild0, // #0 = $src0
/*107938*/        OPC_RecordChild1, // #1 = $src1
/*107939*/        OPC_MoveParent,
/*107940*/        OPC_RecordChild1, // #2 = $src2
/*107941*/        OPC_CheckType, MVT::i16,
/*107943*/        OPC_MoveParent,
/*107944*/        OPC_CheckType, MVT::i32,
/*107946*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107948*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext:i32 (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2)) - Complexity = 9
                  // Dst: (V_MAD_I16:i32 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*107957*/      /*Scope*/ 24, /*->107982*/
/*107958*/        OPC_RecordChild0, // #0 = $src2
/*107959*/        OPC_MoveChild1,
/*107960*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*107963*/        OPC_RecordChild0, // #1 = $src0
/*107964*/        OPC_RecordChild1, // #2 = $src1
/*107965*/        OPC_MoveParent,
/*107966*/        OPC_CheckType, MVT::i16,
/*107968*/        OPC_MoveParent,
/*107969*/        OPC_CheckType, MVT::i32,
/*107971*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107973*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                      MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (sext:i32 (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1))) - Complexity = 9
                  // Dst: (V_MAD_I16:i32 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*107982*/      /*Scope*/ 54, /*->108037*/
/*107983*/        OPC_MoveChild0,
/*107984*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*107987*/        OPC_RecordChild0, // #0 = $src0
/*107988*/        OPC_RecordChild1, // #1 = $src1
/*107989*/        OPC_MoveParent,
/*107990*/        OPC_RecordChild1, // #2 = $src2
/*107991*/        OPC_CheckType, MVT::i16,
/*107993*/        OPC_MoveParent,
/*107994*/        OPC_CheckType, MVT::i64,
/*107996*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*107998*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*108001*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                      MVT::i16, 3/*#Ops*/, 0, 1, 2,  // Results = #4
/*108010*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*108013*/        OPC_EmitInteger, MVT::i32, 0, 
/*108016*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*108023*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*108026*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 3, 4, 5, 7, 8, 
                  // Src: (sext:i64 (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2)) - Complexity = 9
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAD_I16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*108037*/      /*Scope*/ 54, /*->108092*/
/*108038*/        OPC_RecordChild0, // #0 = $src2
/*108039*/        OPC_MoveChild1,
/*108040*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*108043*/        OPC_RecordChild0, // #1 = $src0
/*108044*/        OPC_RecordChild1, // #2 = $src1
/*108045*/        OPC_MoveParent,
/*108046*/        OPC_CheckType, MVT::i16,
/*108048*/        OPC_MoveParent,
/*108049*/        OPC_CheckType, MVT::i64,
/*108051*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*108053*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*108056*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0,  // Results = #4
/*108065*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*108068*/        OPC_EmitInteger, MVT::i32, 0, 
/*108071*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*108078*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*108081*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 3, 4, 5, 7, 8, 
                  // Src: (sext:i64 (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1))) - Complexity = 9
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAD_I16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*108092*/      0, /*End of Scope*/
/*108093*/    /*Scope*/ 15|128,2/*271*/, /*->108366*/
/*108095*/      OPC_RecordChild0, // #0 = $src
/*108096*/      OPC_SwitchType /*3 cases */, 26, MVT::i16,// ->108125
/*108099*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*108101*/        OPC_EmitInteger, MVT::i32, 0, 
/*108104*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*108116*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (sext:i16 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:i16 0:i32, -1:i32, ?:i1:$src)
/*108125*/      /*SwitchType*/ 43, MVT::i32,// ->108170
/*108127*/        OPC_Scope, 11, /*->108140*/ // 2 children in Scope
/*108129*/          OPC_CheckChild0Type, MVT::i16,
/*108131*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108133*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext:i32 i16:i16:$src) - Complexity = 3
                    // Dst: (S_SEXT_I32_I16:i32 ?:i16:$src)
/*108140*/        /*Scope*/ 28, /*->108169*/
/*108141*/          OPC_CheckChild0Type, MVT::i1,
/*108143*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108145*/          OPC_EmitInteger, MVT::i32, 0, 
/*108148*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*108160*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (sext:i32 i1:i1:$src0) - Complexity = 3
                    // Dst: (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src0)
/*108169*/        0, /*End of Scope*/
/*108170*/      /*SwitchType*/ 64|128,1/*192*/, MVT::i64,// ->108365
/*108173*/        OPC_Scope, 47, /*->108222*/ // 3 children in Scope
/*108175*/          OPC_CheckChild0Type, MVT::i32,
/*108177*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108179*/          OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*108182*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*108185*/          OPC_EmitInteger, MVT::i32, 31, 
/*108188*/          OPC_EmitNode2, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                        MVT::i16, MVT::i1, 2/*#Ops*/, 0, 3,  // Results = #4 #5
/*108197*/          OPC_EmitInteger, MVT::i32, AMDGPU::SReg_32_XM0RegClassID,
/*108200*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 4, 6,  // Results = #7
/*108208*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*108211*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 0, 2, 7, 8, 
                    // Src: (sext:i64 i32:i32:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (COPY_TO_REGCLASS:i32 (S_ASHR_I32:i16:i1 ?:i32:$src, 31:i32), SReg_32_XM0:i32), sub1:i32)
/*108222*/        /*Scope*/ 72, /*->108295*/
/*108223*/          OPC_CheckChild0Type, MVT::i1,
/*108225*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108227*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*108230*/          OPC_EmitInteger, MVT::i32, 0, 
/*108233*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*108245*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i16, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*108254*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*108257*/          OPC_EmitInteger, MVT::i32, 0, 
/*108260*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*108272*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i16, 3/*#Ops*/, 6, 7, 0,  // Results = #8
/*108281*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*108284*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 4, 5, 8, 9, 
                    // Src: (sext:i64 i1:i1:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i16 0:i32, -1:i32, ?:i1:$src), sub0:i32, (V_CNDMASK_B32_e64:i16 0:i32, -1:i32, ?:i1:$src), sub1:i32)
/*108295*/        /*Scope*/ 68, /*->108364*/
/*108296*/          OPC_CheckChild0Type, MVT::i16,
/*108298*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108300*/          OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*108303*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*108310*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*108313*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        MVT::i32, 1/*#Ops*/, 0,  // Results = #4
/*108320*/          OPC_EmitInteger, MVT::i32, 31, 
/*108323*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*108330*/          OPC_EmitNode2, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                        MVT::i16, MVT::i1, 2/*#Ops*/, 4, 6,  // Results = #7 #8
/*108339*/          OPC_EmitInteger, MVT::i32, AMDGPU::SGPR_32RegClassID,
/*108342*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 7, 9,  // Results = #10
/*108350*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*108353*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 2, 3, 10, 11, 
                    // Src: (sext:i64 i16:i16:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 SReg_64:i32, (S_SEXT_I32_I16:i32 ?:i16:$src), sub0:i32, (COPY_TO_REGCLASS:i32 (S_ASHR_I32:i16:i1 (S_SEXT_I32_I16:i32 ?:i16:$src), (S_MOV_B32:i16 31:i32)), SGPR_32:i32), sub1:i32)
/*108364*/        0, /*End of Scope*/
/*108365*/      0, // EndSwitchType
/*108366*/    0, /*End of Scope*/
/*108367*/  /*SwitchOpcode*/ 25, TARGET_VAL(AMDGPUISD::PC_ADD_REL_OFFSET),// ->108395
/*108370*/    OPC_RecordChild0, // #0 = $ptr_lo
/*108371*/    OPC_MoveChild0,
/*108372*/    OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*108375*/    OPC_MoveParent,
/*108376*/    OPC_RecordChild1, // #1 = $ptr_hi
/*108377*/    OPC_MoveChild1,
/*108378*/    OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*108381*/    OPC_MoveParent,
/*108382*/    OPC_CheckType, MVT::i64,
/*108384*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108386*/    OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_PC_ADD_REL_OFFSET), 0,
                  MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
              // Src: (SIpc_add_rel_offset:i64 (tglobaladdr:i64):$ptr_lo, (tglobaladdr:i64):$ptr_hi) - Complexity = 9
              // Dst: (SI_PC_ADD_REL_OFFSET:i64:i1 (tglobaladdr:i64):$ptr_lo, (tglobaladdr:i64):$ptr_hi)
/*108395*/  /*SwitchOpcode*/ 47, TARGET_VAL(AMDGPUISD::CONST_ADDRESS),// ->108445
/*108398*/    OPC_RecordChild0, // #0 = $src
/*108399*/    OPC_CheckChild0Type, MVT::i32,
/*108401*/    OPC_Scope, 14, /*->108417*/ // 2 children in Scope
/*108403*/      OPC_CheckType, MVT::i32,
/*108405*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*108407*/      OPC_CheckComplexPat, /*CP*/21, /*#*/0, // SelectGlobalValueConstantOffset:$src #1
/*108410*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CONST_COPY), 0|OPFL_Variadic1,
                    MVT::i32, 1/*#Ops*/, 1, 
                // Src: (CONST_ADDRESS:i32 ADDRGA_CONST_OFFSET:i32:$src) - Complexity = 9
                // Dst: (CONST_COPY:i32 ADDRGA_CONST_OFFSET:i32:$src)
/*108417*/    /*Scope*/ 26, /*->108444*/
/*108418*/      OPC_RecordChild1, // #1 = $buffer_id
/*108419*/      OPC_MoveChild1,
/*108420*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*108423*/      OPC_CheckType, MVT::i32,
/*108425*/      OPC_MoveParent,
/*108426*/      OPC_CheckType, MVT::v4i32,
/*108428*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*108430*/      OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectGlobalValueVariableOffset:$ptr #2 #3
/*108433*/      OPC_EmitConvertToTarget, 1,
/*108435*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_VTX_CONSTBUF), 0|OPFL_Variadic2,
                    MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (CONST_ADDRESS:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$buffer_id) - Complexity = 15
                // Dst: (TEX_VTX_CONSTBUF:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$buffer_id)
/*108444*/    0, /*End of Scope*/
/*108445*/  /*SwitchOpcode*/ 23, TARGET_VAL(AMDGPUISD::SETREG),// ->108471
/*108448*/    OPC_RecordNode, // #0 = 'AMDGPUsetreg' chained node
/*108449*/    OPC_CaptureGlueInput,
/*108450*/    OPC_RecordChild1, // #1 = $sdst
/*108451*/    OPC_CheckChild1Type, MVT::i32,
/*108453*/    OPC_RecordChild2, // #2 = $simm16
/*108454*/    OPC_MoveChild2,
/*108455*/    OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*108458*/    OPC_CheckType, MVT::i16,
/*108460*/    OPC_MoveParent,
/*108461*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108463*/    OPC_EmitMergeInputChains1_0,
/*108464*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SETREG_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUsetreg i32:i32:$sdst, (timm:i16):$simm16) - Complexity = 6
              // Dst: (S_SETREG_B32 i32:i32:$sdst, (timm:i16):$simm16)
/*108471*/  /*SwitchOpcode*/ 21, TARGET_VAL(AMDGPUISD::SENDMSG),// ->108495
/*108474*/    OPC_RecordNode, // #0 = 'AMDGPUsendmsg' chained node
/*108475*/    OPC_CaptureGlueInput,
/*108476*/    OPC_RecordChild1, // #1 = $simm16
/*108477*/    OPC_MoveChild1,
/*108478*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*108481*/    OPC_CheckType, MVT::i32,
/*108483*/    OPC_MoveParent,
/*108484*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108486*/    OPC_EmitMergeInputChains1_0,
/*108487*/    OPC_EmitConvertToTarget, 1,
/*108489*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SENDMSG), 0|OPFL_Chain|OPFL_GlueInput,
                  1/*#Ops*/, 2, 
              // Src: (AMDGPUsendmsg (imm:i32):$simm16) - Complexity = 6
              // Dst: (S_SENDMSG (imm:i32):$simm16)
/*108495*/  /*SwitchOpcode*/ 21, TARGET_VAL(AMDGPUISD::SENDMSGHALT),// ->108519
/*108498*/    OPC_RecordNode, // #0 = 'AMDGPUsendmsghalt' chained node
/*108499*/    OPC_CaptureGlueInput,
/*108500*/    OPC_RecordChild1, // #1 = $simm16
/*108501*/    OPC_MoveChild1,
/*108502*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*108505*/    OPC_CheckType, MVT::i32,
/*108507*/    OPC_MoveParent,
/*108508*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108510*/    OPC_EmitMergeInputChains1_0,
/*108511*/    OPC_EmitConvertToTarget, 1,
/*108513*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SENDMSGHALT), 0|OPFL_Chain|OPFL_GlueInput,
                  1/*#Ops*/, 2, 
              // Src: (AMDGPUsendmsghalt (imm:i32):$simm16) - Complexity = 6
              // Dst: (S_SENDMSGHALT (imm:i32):$simm16)
/*108519*/  /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::CONST_DATA_PTR),// ->108539
/*108522*/    OPC_RecordChild0, // #0 = $addr
/*108523*/    OPC_MoveChild0,
/*108524*/    OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*108527*/    OPC_MoveParent,
/*108528*/    OPC_CheckType, MVT::i32,
/*108530*/    OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*108532*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MOV_IMM_GLOBAL_ADDR), 0,
                  MVT::i32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUconstdata_ptr:i32 (tglobaladdr:iPTR):$addr) - Complexity = 6
              // Dst: (MOV_IMM_GLOBAL_ADDR:i32 (tglobaladdr:i32):$addr)
/*108539*/  /*SwitchOpcode*/ 20, TARGET_VAL(AMDGPUISD::STORE_MSKOR),// ->108562
/*108542*/    OPC_RecordMemRef,
/*108543*/    OPC_RecordNode, // #0 = 'AMDGPUstore_mskor' chained node
/*108544*/    OPC_RecordChild1, // #1 = $rw_gpr
/*108545*/    OPC_CheckChild1Type, MVT::v4i32,
/*108547*/    OPC_RecordChild2, // #2 = $index_gpr
/*108548*/    OPC_CheckChild2Type, MVT::i32,
/*108550*/    OPC_CheckPredicate, 25, // Predicate_mskor_global
/*108552*/    OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*108554*/    OPC_EmitMergeInputChains1_0,
/*108555*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_MSKOR), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUstore_mskor v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_mskor_global>> - Complexity = 4
              // Dst: (RAT_MSKOR v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*108562*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFM),// ->108683
/*108565*/    OPC_RecordChild0, // #0 = $src0
/*108566*/    OPC_RecordChild1, // #1 = $src1
/*108567*/    OPC_CheckType, MVT::i32,
/*108569*/    OPC_Scope, 10, /*->108581*/ // 2 children in Scope
/*108571*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108573*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_BFM_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*108581*/    /*Scope*/ 100, /*->108682*/
/*108582*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*108584*/      OPC_EmitInteger, MVT::i32, 0, 
/*108587*/      OPC_EmitInteger, MVT::i32, 0, 
/*108590*/      OPC_EmitInteger, MVT::i32, 1, 
/*108593*/      OPC_EmitInteger, MVT::i32, 0, 
/*108596*/      OPC_EmitInteger, MVT::i32, 0, 
/*108599*/      OPC_EmitInteger, MVT::i32, 0, 
/*108602*/      OPC_EmitInteger, MVT::i32, 0, 
/*108605*/      OPC_EmitInteger, MVT::i32, 0, 
/*108608*/      OPC_EmitInteger, MVT::i32, 0, 
/*108611*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*108623*/      OPC_EmitInteger, MVT::i32, 0, 
/*108626*/      OPC_EmitInteger, MVT::i32, 0, 
/*108629*/      OPC_EmitInteger, MVT::i32, 0, 
/*108632*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*108644*/      OPC_EmitInteger, MVT::i32, 1, 
/*108647*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*108650*/      OPC_EmitInteger, MVT::i32, 0, 
/*108653*/      OPC_EmitInteger, MVT::i32, 0, 
/*108656*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFM_INT_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BFM_INT_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*108682*/    0, /*End of Scope*/
/*108683*/  /*SwitchOpcode*/ 23|128,3/*407*/, TARGET_VAL(ISD::MUL),// ->109094
/*108687*/    OPC_RecordChild0, // #0 = $src0
/*108688*/    OPC_RecordChild1, // #1 = $src1
/*108689*/    OPC_SwitchType /*3 cases */, 60|128,2/*316*/, MVT::i32,// ->109009
/*108693*/      OPC_Scope, 10, /*->108705*/ // 4 children in Scope
/*108695*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108697*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MUL_I32), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (mul:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_MUL_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*108705*/      /*Scope*/ 100, /*->108806*/
/*108706*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*108708*/        OPC_EmitInteger, MVT::i32, 0, 
/*108711*/        OPC_EmitInteger, MVT::i32, 0, 
/*108714*/        OPC_EmitInteger, MVT::i32, 1, 
/*108717*/        OPC_EmitInteger, MVT::i32, 0, 
/*108720*/        OPC_EmitInteger, MVT::i32, 0, 
/*108723*/        OPC_EmitInteger, MVT::i32, 0, 
/*108726*/        OPC_EmitInteger, MVT::i32, 0, 
/*108729*/        OPC_EmitInteger, MVT::i32, 0, 
/*108732*/        OPC_EmitInteger, MVT::i32, 0, 
/*108735*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*108747*/        OPC_EmitInteger, MVT::i32, 0, 
/*108750*/        OPC_EmitInteger, MVT::i32, 0, 
/*108753*/        OPC_EmitInteger, MVT::i32, 0, 
/*108756*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*108768*/        OPC_EmitInteger, MVT::i32, 1, 
/*108771*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*108774*/        OPC_EmitInteger, MVT::i32, 0, 
/*108777*/        OPC_EmitInteger, MVT::i32, 0, 
/*108780*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MULLO_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*108806*/      /*Scope*/ 100, /*->108907*/
/*108807*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*108809*/        OPC_EmitInteger, MVT::i32, 0, 
/*108812*/        OPC_EmitInteger, MVT::i32, 0, 
/*108815*/        OPC_EmitInteger, MVT::i32, 1, 
/*108818*/        OPC_EmitInteger, MVT::i32, 0, 
/*108821*/        OPC_EmitInteger, MVT::i32, 0, 
/*108824*/        OPC_EmitInteger, MVT::i32, 0, 
/*108827*/        OPC_EmitInteger, MVT::i32, 0, 
/*108830*/        OPC_EmitInteger, MVT::i32, 0, 
/*108833*/        OPC_EmitInteger, MVT::i32, 0, 
/*108836*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*108848*/        OPC_EmitInteger, MVT::i32, 0, 
/*108851*/        OPC_EmitInteger, MVT::i32, 0, 
/*108854*/        OPC_EmitInteger, MVT::i32, 0, 
/*108857*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*108869*/        OPC_EmitInteger, MVT::i32, 1, 
/*108872*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*108875*/        OPC_EmitInteger, MVT::i32, 0, 
/*108878*/        OPC_EmitInteger, MVT::i32, 0, 
/*108881*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MULLO_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*108907*/      /*Scope*/ 100, /*->109008*/
/*108908*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*108910*/        OPC_EmitInteger, MVT::i32, 0, 
/*108913*/        OPC_EmitInteger, MVT::i32, 0, 
/*108916*/        OPC_EmitInteger, MVT::i32, 1, 
/*108919*/        OPC_EmitInteger, MVT::i32, 0, 
/*108922*/        OPC_EmitInteger, MVT::i32, 0, 
/*108925*/        OPC_EmitInteger, MVT::i32, 0, 
/*108928*/        OPC_EmitInteger, MVT::i32, 0, 
/*108931*/        OPC_EmitInteger, MVT::i32, 0, 
/*108934*/        OPC_EmitInteger, MVT::i32, 0, 
/*108937*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*108949*/        OPC_EmitInteger, MVT::i32, 0, 
/*108952*/        OPC_EmitInteger, MVT::i32, 0, 
/*108955*/        OPC_EmitInteger, MVT::i32, 0, 
/*108958*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*108970*/        OPC_EmitInteger, MVT::i32, 1, 
/*108973*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*108976*/        OPC_EmitInteger, MVT::i32, 0, 
/*108979*/        OPC_EmitInteger, MVT::i32, 0, 
/*108982*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULLO_INT_cm), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MULLO_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*109008*/      0, /*End of Scope*/
/*109009*/    /*SwitchType*/ 10, MVT::i16,// ->109021
/*109011*/      OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*109013*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_LO_U16_e64), 0,
                    MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (mul:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                // Dst: (V_MUL_LO_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*109021*/    /*SwitchType*/ 70, MVT::v2i16,// ->109093
/*109023*/      OPC_Scope, 33, /*->109058*/ // 2 children in Scope
/*109025*/        OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*109028*/        OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*109031*/        OPC_EmitInteger, MVT::i32, 0, 
/*109034*/        OPC_EmitInteger, MVT::i32, 0, 
/*109037*/        OPC_EmitInteger, MVT::i32, 0, 
/*109040*/        OPC_EmitInteger, MVT::i32, 0, 
/*109043*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MUL_LO_U16), 0,
                      MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                  // Src: (mul:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                  // Dst: (V_PK_MUL_LO_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*109058*/      /*Scope*/ 33, /*->109092*/
/*109059*/        OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*109062*/        OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*109065*/        OPC_EmitInteger, MVT::i32, 0, 
/*109068*/        OPC_EmitInteger, MVT::i32, 0, 
/*109071*/        OPC_EmitInteger, MVT::i32, 0, 
/*109074*/        OPC_EmitInteger, MVT::i32, 0, 
/*109077*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MUL_LO_U16), 0,
                      MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (mul:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_MUL_LO_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*109092*/      0, /*End of Scope*/
/*109093*/    0, // EndSwitchType
/*109094*/  /*SwitchOpcode*/ 75|128,31/*4043*/, TARGET_VAL(ISD::SETCC),// ->113141
/*109098*/    OPC_RecordChild0, // #0 = $src0
/*109099*/    OPC_Scope, 76|128,4/*588*/, /*->109690*/ // 6 children in Scope
/*109102*/      OPC_CheckChild0Type, MVT::i32,
/*109104*/      OPC_RecordChild1, // #1 = $src1
/*109105*/      OPC_MoveChild2,
/*109106*/      OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*109109*/      OPC_Scope, 29, /*->109140*/ // 26 children in Scope
/*109111*/        OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*109113*/        OPC_MoveParent,
/*109114*/        OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*109116*/        OPC_CheckType, MVT::i1,
/*109118*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109120*/        OPC_Scope, 8, /*->109130*/ // 2 children in Scope
/*109122*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_EQ_I32), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                    // Dst: (S_CMP_EQ_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*109130*/        /*Scope*/ 8, /*->109139*/
/*109131*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LG_I32), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                    // Dst: (S_CMP_LG_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*109139*/        0, /*End of Scope*/
/*109140*/      /*Scope*/ 17, /*->109158*/
/*109141*/        OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*109143*/        OPC_MoveParent,
/*109144*/        OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*109146*/        OPC_CheckType, MVT::i1,
/*109148*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109150*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GT_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GT_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*109158*/      /*Scope*/ 17, /*->109176*/
/*109159*/        OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*109161*/        OPC_MoveParent,
/*109162*/        OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*109164*/        OPC_CheckType, MVT::i1,
/*109166*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109168*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GE_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GE_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*109176*/      /*Scope*/ 17, /*->109194*/
/*109177*/        OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*109179*/        OPC_MoveParent,
/*109180*/        OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*109182*/        OPC_CheckType, MVT::i1,
/*109184*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109186*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LT_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LT_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*109194*/      /*Scope*/ 17, /*->109212*/
/*109195*/        OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*109197*/        OPC_MoveParent,
/*109198*/        OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*109200*/        OPC_CheckType, MVT::i1,
/*109202*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109204*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LE_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LE_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*109212*/      /*Scope*/ 17, /*->109230*/
/*109213*/        OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*109215*/        OPC_MoveParent,
/*109216*/        OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*109218*/        OPC_CheckType, MVT::i1,
/*109220*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109222*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_EQ_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_EQ_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*109230*/      /*Scope*/ 17, /*->109248*/
/*109231*/        OPC_CheckPredicate, 47, // Predicate_COND_NE
/*109233*/        OPC_MoveParent,
/*109234*/        OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*109236*/        OPC_CheckType, MVT::i1,
/*109238*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109240*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LG_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LG_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*109248*/      /*Scope*/ 17, /*->109266*/
/*109249*/        OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*109251*/        OPC_MoveParent,
/*109252*/        OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*109254*/        OPC_CheckType, MVT::i1,
/*109256*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109258*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GT_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GT_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*109266*/      /*Scope*/ 17, /*->109284*/
/*109267*/        OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*109269*/        OPC_MoveParent,
/*109270*/        OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*109272*/        OPC_CheckType, MVT::i1,
/*109274*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109276*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GE_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GE_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*109284*/      /*Scope*/ 17, /*->109302*/
/*109285*/        OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*109287*/        OPC_MoveParent,
/*109288*/        OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*109290*/        OPC_CheckType, MVT::i1,
/*109292*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109294*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LT_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LT_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*109302*/      /*Scope*/ 17, /*->109320*/
/*109303*/        OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*109305*/        OPC_MoveParent,
/*109306*/        OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*109308*/        OPC_CheckType, MVT::i1,
/*109310*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109312*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LE_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LE_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*109320*/      /*Scope*/ 13, /*->109334*/
/*109321*/        OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*109323*/        OPC_MoveParent,
/*109324*/        OPC_CheckType, MVT::i1,
/*109326*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109334*/      /*Scope*/ 13, /*->109348*/
/*109335*/        OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*109337*/        OPC_MoveParent,
/*109338*/        OPC_CheckType, MVT::i1,
/*109340*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109348*/      /*Scope*/ 13, /*->109362*/
/*109349*/        OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*109351*/        OPC_MoveParent,
/*109352*/        OPC_CheckType, MVT::i1,
/*109354*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109362*/      /*Scope*/ 13, /*->109376*/
/*109363*/        OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*109365*/        OPC_MoveParent,
/*109366*/        OPC_CheckType, MVT::i1,
/*109368*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109376*/      /*Scope*/ 13, /*->109390*/
/*109377*/        OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*109379*/        OPC_MoveParent,
/*109380*/        OPC_CheckType, MVT::i1,
/*109382*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109390*/      /*Scope*/ 13, /*->109404*/
/*109391*/        OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*109393*/        OPC_MoveParent,
/*109394*/        OPC_CheckType, MVT::i1,
/*109396*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109404*/      /*Scope*/ 13, /*->109418*/
/*109405*/        OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*109407*/        OPC_MoveParent,
/*109408*/        OPC_CheckType, MVT::i1,
/*109410*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109418*/      /*Scope*/ 97, /*->109516*/
/*109419*/        OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*109421*/        OPC_MoveParent,
/*109422*/        OPC_CheckType, MVT::i1,
/*109424*/        OPC_Scope, 8, /*->109434*/ // 10 children in Scope
/*109426*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109434*/        /*Scope*/ 8, /*->109443*/
/*109435*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109443*/        /*Scope*/ 8, /*->109452*/
/*109444*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109452*/        /*Scope*/ 8, /*->109461*/
/*109453*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109461*/        /*Scope*/ 8, /*->109470*/
/*109462*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109470*/        /*Scope*/ 8, /*->109479*/
/*109471*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109479*/        /*Scope*/ 8, /*->109488*/
/*109480*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109488*/        /*Scope*/ 8, /*->109497*/
/*109489*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109497*/        /*Scope*/ 8, /*->109506*/
/*109498*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109506*/        /*Scope*/ 8, /*->109515*/
/*109507*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109515*/        0, /*End of Scope*/
/*109516*/      /*Scope*/ 13, /*->109530*/
/*109517*/        OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*109519*/        OPC_MoveParent,
/*109520*/        OPC_CheckType, MVT::i1,
/*109522*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109530*/      /*Scope*/ 13, /*->109544*/
/*109531*/        OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*109533*/        OPC_MoveParent,
/*109534*/        OPC_CheckType, MVT::i1,
/*109536*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109544*/      /*Scope*/ 13, /*->109558*/
/*109545*/        OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*109547*/        OPC_MoveParent,
/*109548*/        OPC_CheckType, MVT::i1,
/*109550*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109558*/      /*Scope*/ 13, /*->109572*/
/*109559*/        OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*109561*/        OPC_MoveParent,
/*109562*/        OPC_CheckType, MVT::i1,
/*109564*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109572*/      /*Scope*/ 13, /*->109586*/
/*109573*/        OPC_CheckPredicate, 47, // Predicate_COND_NE
/*109575*/        OPC_MoveParent,
/*109576*/        OPC_CheckType, MVT::i1,
/*109578*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109586*/      /*Scope*/ 13, /*->109600*/
/*109587*/        OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*109589*/        OPC_MoveParent,
/*109590*/        OPC_CheckType, MVT::i1,
/*109592*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109600*/      /*Scope*/ 88, /*->109689*/
/*109601*/        OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*109603*/        OPC_MoveParent,
/*109604*/        OPC_CheckType, MVT::i1,
/*109606*/        OPC_Scope, 8, /*->109616*/ // 9 children in Scope
/*109608*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109616*/        /*Scope*/ 8, /*->109625*/
/*109617*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109625*/        /*Scope*/ 8, /*->109634*/
/*109626*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109634*/        /*Scope*/ 8, /*->109643*/
/*109635*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109643*/        /*Scope*/ 8, /*->109652*/
/*109644*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109652*/        /*Scope*/ 8, /*->109661*/
/*109653*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109661*/        /*Scope*/ 8, /*->109670*/
/*109662*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109670*/        /*Scope*/ 8, /*->109679*/
/*109671*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109679*/        /*Scope*/ 8, /*->109688*/
/*109680*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*109688*/        0, /*End of Scope*/
/*109689*/      0, /*End of Scope*/
/*109690*/    /*Scope*/ 30|128,3/*414*/, /*->110106*/
/*109692*/      OPC_CheckChild0Type, MVT::i64,
/*109694*/      OPC_RecordChild1, // #1 = $src1
/*109695*/      OPC_MoveChild2,
/*109696*/      OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*109699*/      OPC_Scope, 17, /*->109718*/ // 17 children in Scope
/*109701*/        OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*109703*/        OPC_MoveParent,
/*109704*/        OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*109706*/        OPC_CheckType, MVT::i1,
/*109708*/        OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*109710*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_EQ_U64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_EQ_U64:i1 i64:i64:$src0, i64:i64:$src1)
/*109718*/      /*Scope*/ 17, /*->109736*/
/*109719*/        OPC_CheckPredicate, 47, // Predicate_COND_NE
/*109721*/        OPC_MoveParent,
/*109722*/        OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*109724*/        OPC_CheckType, MVT::i1,
/*109726*/        OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*109728*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LG_U64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LG_U64:i1 i64:i64:$src0, i64:i64:$src1)
/*109736*/      /*Scope*/ 13, /*->109750*/
/*109737*/        OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*109739*/        OPC_MoveParent,
/*109740*/        OPC_CheckType, MVT::i1,
/*109742*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*109750*/      /*Scope*/ 13, /*->109764*/
/*109751*/        OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*109753*/        OPC_MoveParent,
/*109754*/        OPC_CheckType, MVT::i1,
/*109756*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*109764*/      /*Scope*/ 13, /*->109778*/
/*109765*/        OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*109767*/        OPC_MoveParent,
/*109768*/        OPC_CheckType, MVT::i1,
/*109770*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*109778*/      /*Scope*/ 13, /*->109792*/
/*109779*/        OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*109781*/        OPC_MoveParent,
/*109782*/        OPC_CheckType, MVT::i1,
/*109784*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*109792*/      /*Scope*/ 13, /*->109806*/
/*109793*/        OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*109795*/        OPC_MoveParent,
/*109796*/        OPC_CheckType, MVT::i1,
/*109798*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*109806*/      /*Scope*/ 13, /*->109820*/
/*109807*/        OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*109809*/        OPC_MoveParent,
/*109810*/        OPC_CheckType, MVT::i1,
/*109812*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*109820*/      /*Scope*/ 13, /*->109834*/
/*109821*/        OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*109823*/        OPC_MoveParent,
/*109824*/        OPC_CheckType, MVT::i1,
/*109826*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*109834*/      /*Scope*/ 97, /*->109932*/
/*109835*/        OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*109837*/        OPC_MoveParent,
/*109838*/        OPC_CheckType, MVT::i1,
/*109840*/        OPC_Scope, 8, /*->109850*/ // 10 children in Scope
/*109842*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*109850*/        /*Scope*/ 8, /*->109859*/
/*109851*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*109859*/        /*Scope*/ 8, /*->109868*/
/*109860*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*109868*/        /*Scope*/ 8, /*->109877*/
/*109869*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*109877*/        /*Scope*/ 8, /*->109886*/
/*109878*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*109886*/        /*Scope*/ 8, /*->109895*/
/*109887*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*109895*/        /*Scope*/ 8, /*->109904*/
/*109896*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*109904*/        /*Scope*/ 8, /*->109913*/
/*109905*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*109913*/        /*Scope*/ 8, /*->109922*/
/*109914*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*109922*/        /*Scope*/ 8, /*->109931*/
/*109923*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*109931*/        0, /*End of Scope*/
/*109932*/      /*Scope*/ 13, /*->109946*/
/*109933*/        OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*109935*/        OPC_MoveParent,
/*109936*/        OPC_CheckType, MVT::i1,
/*109938*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*109946*/      /*Scope*/ 13, /*->109960*/
/*109947*/        OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*109949*/        OPC_MoveParent,
/*109950*/        OPC_CheckType, MVT::i1,
/*109952*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*109960*/      /*Scope*/ 13, /*->109974*/
/*109961*/        OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*109963*/        OPC_MoveParent,
/*109964*/        OPC_CheckType, MVT::i1,
/*109966*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*109974*/      /*Scope*/ 13, /*->109988*/
/*109975*/        OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*109977*/        OPC_MoveParent,
/*109978*/        OPC_CheckType, MVT::i1,
/*109980*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*109988*/      /*Scope*/ 13, /*->110002*/
/*109989*/        OPC_CheckPredicate, 47, // Predicate_COND_NE
/*109991*/        OPC_MoveParent,
/*109992*/        OPC_CheckType, MVT::i1,
/*109994*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*110002*/      /*Scope*/ 13, /*->110016*/
/*110003*/        OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*110005*/        OPC_MoveParent,
/*110006*/        OPC_CheckType, MVT::i1,
/*110008*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*110016*/      /*Scope*/ 88, /*->110105*/
/*110017*/        OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*110019*/        OPC_MoveParent,
/*110020*/        OPC_CheckType, MVT::i1,
/*110022*/        OPC_Scope, 8, /*->110032*/ // 9 children in Scope
/*110024*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*110032*/        /*Scope*/ 8, /*->110041*/
/*110033*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*110041*/        /*Scope*/ 8, /*->110050*/
/*110042*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*110050*/        /*Scope*/ 8, /*->110059*/
/*110051*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*110059*/        /*Scope*/ 8, /*->110068*/
/*110060*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*110068*/        /*Scope*/ 8, /*->110077*/
/*110069*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*110077*/        /*Scope*/ 8, /*->110086*/
/*110078*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*110086*/        /*Scope*/ 8, /*->110095*/
/*110087*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*110095*/        /*Scope*/ 8, /*->110104*/
/*110096*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*110104*/        0, /*End of Scope*/
/*110105*/      0, /*End of Scope*/
/*110106*/    /*Scope*/ 125|128,7/*1021*/, /*->111129*/
/*110108*/      OPC_CheckChild0Type, MVT::f32,
/*110110*/      OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*110111*/      OPC_MoveChild2,
/*110112*/      OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*110115*/      OPC_Scope, 23, /*->110140*/ // 16 children in Scope
/*110117*/        OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*110119*/        OPC_MoveParent,
/*110120*/        OPC_CheckType, MVT::i1,
/*110122*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110125*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110128*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110140*/      /*Scope*/ 23, /*->110164*/
/*110141*/        OPC_CheckPredicate, 38, // Predicate_COND_OLT
/*110143*/        OPC_MoveParent,
/*110144*/        OPC_CheckType, MVT::i1,
/*110146*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110149*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110152*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110164*/      /*Scope*/ 23, /*->110188*/
/*110165*/        OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*110167*/        OPC_MoveParent,
/*110168*/        OPC_CheckType, MVT::i1,
/*110170*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110173*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110176*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110188*/      /*Scope*/ 23, /*->110212*/
/*110189*/        OPC_CheckPredicate, 39, // Predicate_COND_OLE
/*110191*/        OPC_MoveParent,
/*110192*/        OPC_CheckType, MVT::i1,
/*110194*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110197*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110200*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110212*/      /*Scope*/ 23, /*->110236*/
/*110213*/        OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*110215*/        OPC_MoveParent,
/*110216*/        OPC_CheckType, MVT::i1,
/*110218*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110221*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110224*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110236*/      /*Scope*/ 23, /*->110260*/
/*110237*/        OPC_CheckPredicate, 35, // Predicate_COND_ONE
/*110239*/        OPC_MoveParent,
/*110240*/        OPC_CheckType, MVT::i1,
/*110242*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110245*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110248*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LG_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110260*/      /*Scope*/ 23, /*->110284*/
/*110261*/        OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*110263*/        OPC_MoveParent,
/*110264*/        OPC_CheckType, MVT::i1,
/*110266*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110269*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110272*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110284*/      /*Scope*/ 23, /*->110308*/
/*110285*/        OPC_CheckPredicate, 64, // Predicate_COND_O
/*110287*/        OPC_MoveParent,
/*110288*/        OPC_CheckType, MVT::i1,
/*110290*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110293*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110296*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_O_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110308*/      /*Scope*/ 23, /*->110332*/
/*110309*/        OPC_CheckPredicate, 65, // Predicate_COND_UO
/*110311*/        OPC_MoveParent,
/*110312*/        OPC_CheckType, MVT::i1,
/*110314*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110317*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110320*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_U_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110332*/      /*Scope*/ 23, /*->110356*/
/*110333*/        OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*110335*/        OPC_MoveParent,
/*110336*/        OPC_CheckType, MVT::i1,
/*110338*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110341*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110344*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110356*/      /*Scope*/ 23, /*->110380*/
/*110357*/        OPC_CheckPredicate, 40, // Predicate_COND_UEQ
/*110359*/        OPC_MoveParent,
/*110360*/        OPC_CheckType, MVT::i1,
/*110362*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110365*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110368*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110380*/      /*Scope*/ 23, /*->110404*/
/*110381*/        OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*110383*/        OPC_MoveParent,
/*110384*/        OPC_CheckType, MVT::i1,
/*110386*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110389*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110392*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110404*/      /*Scope*/ 23, /*->110428*/
/*110405*/        OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*110407*/        OPC_MoveParent,
/*110408*/        OPC_CheckType, MVT::i1,
/*110410*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110413*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110416*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110428*/      /*Scope*/ 23, /*->110452*/
/*110429*/        OPC_CheckPredicate, 41, // Predicate_COND_UNE
/*110431*/        OPC_MoveParent,
/*110432*/        OPC_CheckType, MVT::i1,
/*110434*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110437*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110440*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110452*/      /*Scope*/ 23, /*->110476*/
/*110453*/        OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*110455*/        OPC_MoveParent,
/*110456*/        OPC_CheckType, MVT::i1,
/*110458*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110461*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110464*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110476*/      /*Scope*/ 10|128,5/*650*/, /*->111128*/
/*110478*/        OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*110480*/        OPC_MoveParent,
/*110481*/        OPC_CheckType, MVT::i1,
/*110483*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*110486*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*110489*/        OPC_Scope, 12, /*->110503*/ // 49 children in Scope
/*110491*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_TRU_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110503*/        /*Scope*/ 12, /*->110516*/
/*110504*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110516*/        /*Scope*/ 12, /*->110529*/
/*110517*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110529*/        /*Scope*/ 12, /*->110542*/
/*110530*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110542*/        /*Scope*/ 12, /*->110555*/
/*110543*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110555*/        /*Scope*/ 12, /*->110568*/
/*110556*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110568*/        /*Scope*/ 12, /*->110581*/
/*110569*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110581*/        /*Scope*/ 12, /*->110594*/
/*110582*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110594*/        /*Scope*/ 12, /*->110607*/
/*110595*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_O_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110607*/        /*Scope*/ 12, /*->110620*/
/*110608*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_U_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110620*/        /*Scope*/ 12, /*->110633*/
/*110621*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110633*/        /*Scope*/ 12, /*->110646*/
/*110634*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110646*/        /*Scope*/ 12, /*->110659*/
/*110647*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110659*/        /*Scope*/ 12, /*->110672*/
/*110660*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110672*/        /*Scope*/ 12, /*->110685*/
/*110673*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110685*/        /*Scope*/ 12, /*->110698*/
/*110686*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110698*/        /*Scope*/ 12, /*->110711*/
/*110699*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_TRU_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110711*/        /*Scope*/ 12, /*->110724*/
/*110712*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_F_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110724*/        /*Scope*/ 12, /*->110737*/
/*110725*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110737*/        /*Scope*/ 12, /*->110750*/
/*110738*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_EQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110750*/        /*Scope*/ 12, /*->110763*/
/*110751*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110763*/        /*Scope*/ 12, /*->110776*/
/*110764*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110776*/        /*Scope*/ 12, /*->110789*/
/*110777*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110789*/        /*Scope*/ 12, /*->110802*/
/*110790*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110802*/        /*Scope*/ 12, /*->110815*/
/*110803*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_O_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110815*/        /*Scope*/ 12, /*->110828*/
/*110816*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_U_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110828*/        /*Scope*/ 12, /*->110841*/
/*110829*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110841*/        /*Scope*/ 12, /*->110854*/
/*110842*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110854*/        /*Scope*/ 12, /*->110867*/
/*110855*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110867*/        /*Scope*/ 12, /*->110880*/
/*110868*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110880*/        /*Scope*/ 12, /*->110893*/
/*110881*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110893*/        /*Scope*/ 12, /*->110906*/
/*110894*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110906*/        /*Scope*/ 12, /*->110919*/
/*110907*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_TRU_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110919*/        /*Scope*/ 12, /*->110932*/
/*110920*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_F_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110932*/        /*Scope*/ 12, /*->110945*/
/*110933*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110945*/        /*Scope*/ 12, /*->110958*/
/*110946*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110958*/        /*Scope*/ 12, /*->110971*/
/*110959*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110971*/        /*Scope*/ 12, /*->110984*/
/*110972*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110984*/        /*Scope*/ 12, /*->110997*/
/*110985*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*110997*/        /*Scope*/ 12, /*->111010*/
/*110998*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111010*/        /*Scope*/ 12, /*->111023*/
/*111011*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_O_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111023*/        /*Scope*/ 12, /*->111036*/
/*111024*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_U_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111036*/        /*Scope*/ 12, /*->111049*/
/*111037*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111049*/        /*Scope*/ 12, /*->111062*/
/*111050*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111062*/        /*Scope*/ 12, /*->111075*/
/*111063*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111075*/        /*Scope*/ 12, /*->111088*/
/*111076*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111088*/        /*Scope*/ 12, /*->111101*/
/*111089*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111101*/        /*Scope*/ 12, /*->111114*/
/*111102*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111114*/        /*Scope*/ 12, /*->111127*/
/*111115*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111127*/        0, /*End of Scope*/
/*111128*/      0, /*End of Scope*/
/*111129*/    /*Scope*/ 125|128,7/*1021*/, /*->112152*/
/*111131*/      OPC_CheckChild0Type, MVT::f64,
/*111133*/      OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*111134*/      OPC_MoveChild2,
/*111135*/      OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*111138*/      OPC_Scope, 23, /*->111163*/ // 16 children in Scope
/*111140*/        OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*111142*/        OPC_MoveParent,
/*111143*/        OPC_CheckType, MVT::i1,
/*111145*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*111148*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*111151*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111163*/      /*Scope*/ 23, /*->111187*/
/*111164*/        OPC_CheckPredicate, 38, // Predicate_COND_OLT
/*111166*/        OPC_MoveParent,
/*111167*/        OPC_CheckType, MVT::i1,
/*111169*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*111172*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*111175*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111187*/      /*Scope*/ 23, /*->111211*/
/*111188*/        OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*111190*/        OPC_MoveParent,
/*111191*/        OPC_CheckType, MVT::i1,
/*111193*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*111196*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*111199*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111211*/      /*Scope*/ 23, /*->111235*/
/*111212*/        OPC_CheckPredicate, 39, // Predicate_COND_OLE
/*111214*/        OPC_MoveParent,
/*111215*/        OPC_CheckType, MVT::i1,
/*111217*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*111220*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*111223*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111235*/      /*Scope*/ 23, /*->111259*/
/*111236*/        OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*111238*/        OPC_MoveParent,
/*111239*/        OPC_CheckType, MVT::i1,
/*111241*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*111244*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*111247*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111259*/      /*Scope*/ 23, /*->111283*/
/*111260*/        OPC_CheckPredicate, 35, // Predicate_COND_ONE
/*111262*/        OPC_MoveParent,
/*111263*/        OPC_CheckType, MVT::i1,
/*111265*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*111268*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*111271*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LG_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111283*/      /*Scope*/ 23, /*->111307*/
/*111284*/        OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*111286*/        OPC_MoveParent,
/*111287*/        OPC_CheckType, MVT::i1,
/*111289*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*111292*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*111295*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111307*/      /*Scope*/ 23, /*->111331*/
/*111308*/        OPC_CheckPredicate, 64, // Predicate_COND_O
/*111310*/        OPC_MoveParent,
/*111311*/        OPC_CheckType, MVT::i1,
/*111313*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*111316*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*111319*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_O_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111331*/      /*Scope*/ 23, /*->111355*/
/*111332*/        OPC_CheckPredicate, 65, // Predicate_COND_UO
/*111334*/        OPC_MoveParent,
/*111335*/        OPC_CheckType, MVT::i1,
/*111337*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*111340*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*111343*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_U_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111355*/      /*Scope*/ 23, /*->111379*/
/*111356*/        OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*111358*/        OPC_MoveParent,
/*111359*/        OPC_CheckType, MVT::i1,
/*111361*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*111364*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*111367*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111379*/      /*Scope*/ 23, /*->111403*/
/*111380*/        OPC_CheckPredicate, 40, // Predicate_COND_UEQ
/*111382*/        OPC_MoveParent,
/*111383*/        OPC_CheckType, MVT::i1,
/*111385*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*111388*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*111391*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111403*/      /*Scope*/ 23, /*->111427*/
/*111404*/        OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*111406*/        OPC_MoveParent,
/*111407*/        OPC_CheckType, MVT::i1,
/*111409*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*111412*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*111415*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111427*/      /*Scope*/ 23, /*->111451*/
/*111428*/        OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*111430*/        OPC_MoveParent,
/*111431*/        OPC_CheckType, MVT::i1,
/*111433*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*111436*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*111439*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111451*/      /*Scope*/ 23, /*->111475*/
/*111452*/        OPC_CheckPredicate, 41, // Predicate_COND_UNE
/*111454*/        OPC_MoveParent,
/*111455*/        OPC_CheckType, MVT::i1,
/*111457*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*111460*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*111463*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111475*/      /*Scope*/ 23, /*->111499*/
/*111476*/        OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*111478*/        OPC_MoveParent,
/*111479*/        OPC_CheckType, MVT::i1,
/*111481*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*111484*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*111487*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111499*/      /*Scope*/ 10|128,5/*650*/, /*->112151*/
/*111501*/        OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*111503*/        OPC_MoveParent,
/*111504*/        OPC_CheckType, MVT::i1,
/*111506*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*111509*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*111512*/        OPC_Scope, 12, /*->111526*/ // 49 children in Scope
/*111514*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_TRU_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111526*/        /*Scope*/ 12, /*->111539*/
/*111527*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111539*/        /*Scope*/ 12, /*->111552*/
/*111540*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111552*/        /*Scope*/ 12, /*->111565*/
/*111553*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111565*/        /*Scope*/ 12, /*->111578*/
/*111566*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111578*/        /*Scope*/ 12, /*->111591*/
/*111579*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111591*/        /*Scope*/ 12, /*->111604*/
/*111592*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111604*/        /*Scope*/ 12, /*->111617*/
/*111605*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111617*/        /*Scope*/ 12, /*->111630*/
/*111618*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_O_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111630*/        /*Scope*/ 12, /*->111643*/
/*111631*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_U_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111643*/        /*Scope*/ 12, /*->111656*/
/*111644*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111656*/        /*Scope*/ 12, /*->111669*/
/*111657*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111669*/        /*Scope*/ 12, /*->111682*/
/*111670*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111682*/        /*Scope*/ 12, /*->111695*/
/*111683*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111695*/        /*Scope*/ 12, /*->111708*/
/*111696*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111708*/        /*Scope*/ 12, /*->111721*/
/*111709*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111721*/        /*Scope*/ 12, /*->111734*/
/*111722*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_TRU_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111734*/        /*Scope*/ 12, /*->111747*/
/*111735*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_F_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111747*/        /*Scope*/ 12, /*->111760*/
/*111748*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111760*/        /*Scope*/ 12, /*->111773*/
/*111761*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_EQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111773*/        /*Scope*/ 12, /*->111786*/
/*111774*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111786*/        /*Scope*/ 12, /*->111799*/
/*111787*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111799*/        /*Scope*/ 12, /*->111812*/
/*111800*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111812*/        /*Scope*/ 12, /*->111825*/
/*111813*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111825*/        /*Scope*/ 12, /*->111838*/
/*111826*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_O_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111838*/        /*Scope*/ 12, /*->111851*/
/*111839*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_U_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111851*/        /*Scope*/ 12, /*->111864*/
/*111852*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111864*/        /*Scope*/ 12, /*->111877*/
/*111865*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111877*/        /*Scope*/ 12, /*->111890*/
/*111878*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111890*/        /*Scope*/ 12, /*->111903*/
/*111891*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111903*/        /*Scope*/ 12, /*->111916*/
/*111904*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111916*/        /*Scope*/ 12, /*->111929*/
/*111917*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111929*/        /*Scope*/ 12, /*->111942*/
/*111930*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_TRU_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111942*/        /*Scope*/ 12, /*->111955*/
/*111943*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_F_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111955*/        /*Scope*/ 12, /*->111968*/
/*111956*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111968*/        /*Scope*/ 12, /*->111981*/
/*111969*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111981*/        /*Scope*/ 12, /*->111994*/
/*111982*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*111994*/        /*Scope*/ 12, /*->112007*/
/*111995*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112007*/        /*Scope*/ 12, /*->112020*/
/*112008*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112020*/        /*Scope*/ 12, /*->112033*/
/*112021*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112033*/        /*Scope*/ 12, /*->112046*/
/*112034*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_O_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112046*/        /*Scope*/ 12, /*->112059*/
/*112047*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_U_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112059*/        /*Scope*/ 12, /*->112072*/
/*112060*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112072*/        /*Scope*/ 12, /*->112085*/
/*112073*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112085*/        /*Scope*/ 12, /*->112098*/
/*112086*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112098*/        /*Scope*/ 12, /*->112111*/
/*112099*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112111*/        /*Scope*/ 12, /*->112124*/
/*112112*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112124*/        /*Scope*/ 12, /*->112137*/
/*112125*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112137*/        /*Scope*/ 12, /*->112150*/
/*112138*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112150*/        0, /*End of Scope*/
/*112151*/      0, /*End of Scope*/
/*112152*/    /*Scope*/ 93|128,4/*605*/, /*->112759*/
/*112154*/      OPC_CheckChild0Type, MVT::f16,
/*112156*/      OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*112157*/      OPC_MoveChild2,
/*112158*/      OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*112161*/      OPC_Scope, 23, /*->112186*/ // 16 children in Scope
/*112163*/        OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*112165*/        OPC_MoveParent,
/*112166*/        OPC_CheckType, MVT::i1,
/*112168*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*112171*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*112174*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112186*/      /*Scope*/ 23, /*->112210*/
/*112187*/        OPC_CheckPredicate, 38, // Predicate_COND_OLT
/*112189*/        OPC_MoveParent,
/*112190*/        OPC_CheckType, MVT::i1,
/*112192*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*112195*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*112198*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112210*/      /*Scope*/ 23, /*->112234*/
/*112211*/        OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*112213*/        OPC_MoveParent,
/*112214*/        OPC_CheckType, MVT::i1,
/*112216*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*112219*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*112222*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112234*/      /*Scope*/ 23, /*->112258*/
/*112235*/        OPC_CheckPredicate, 39, // Predicate_COND_OLE
/*112237*/        OPC_MoveParent,
/*112238*/        OPC_CheckType, MVT::i1,
/*112240*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*112243*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*112246*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112258*/      /*Scope*/ 23, /*->112282*/
/*112259*/        OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*112261*/        OPC_MoveParent,
/*112262*/        OPC_CheckType, MVT::i1,
/*112264*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*112267*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*112270*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112282*/      /*Scope*/ 23, /*->112306*/
/*112283*/        OPC_CheckPredicate, 35, // Predicate_COND_ONE
/*112285*/        OPC_MoveParent,
/*112286*/        OPC_CheckType, MVT::i1,
/*112288*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*112291*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*112294*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LG_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112306*/      /*Scope*/ 23, /*->112330*/
/*112307*/        OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*112309*/        OPC_MoveParent,
/*112310*/        OPC_CheckType, MVT::i1,
/*112312*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*112315*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*112318*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112330*/      /*Scope*/ 23, /*->112354*/
/*112331*/        OPC_CheckPredicate, 64, // Predicate_COND_O
/*112333*/        OPC_MoveParent,
/*112334*/        OPC_CheckType, MVT::i1,
/*112336*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*112339*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*112342*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_O_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112354*/      /*Scope*/ 23, /*->112378*/
/*112355*/        OPC_CheckPredicate, 65, // Predicate_COND_UO
/*112357*/        OPC_MoveParent,
/*112358*/        OPC_CheckType, MVT::i1,
/*112360*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*112363*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*112366*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_U_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112378*/      /*Scope*/ 23, /*->112402*/
/*112379*/        OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*112381*/        OPC_MoveParent,
/*112382*/        OPC_CheckType, MVT::i1,
/*112384*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*112387*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*112390*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112402*/      /*Scope*/ 23, /*->112426*/
/*112403*/        OPC_CheckPredicate, 40, // Predicate_COND_UEQ
/*112405*/        OPC_MoveParent,
/*112406*/        OPC_CheckType, MVT::i1,
/*112408*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*112411*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*112414*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112426*/      /*Scope*/ 23, /*->112450*/
/*112427*/        OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*112429*/        OPC_MoveParent,
/*112430*/        OPC_CheckType, MVT::i1,
/*112432*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*112435*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*112438*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112450*/      /*Scope*/ 23, /*->112474*/
/*112451*/        OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*112453*/        OPC_MoveParent,
/*112454*/        OPC_CheckType, MVT::i1,
/*112456*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*112459*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*112462*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112474*/      /*Scope*/ 23, /*->112498*/
/*112475*/        OPC_CheckPredicate, 41, // Predicate_COND_UNE
/*112477*/        OPC_MoveParent,
/*112478*/        OPC_CheckType, MVT::i1,
/*112480*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*112483*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*112486*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112498*/      /*Scope*/ 23, /*->112522*/
/*112499*/        OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*112501*/        OPC_MoveParent,
/*112502*/        OPC_CheckType, MVT::i1,
/*112504*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*112507*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*112510*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112522*/      /*Scope*/ 106|128,1/*234*/, /*->112758*/
/*112524*/        OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*112526*/        OPC_MoveParent,
/*112527*/        OPC_CheckType, MVT::i1,
/*112529*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*112532*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*112535*/        OPC_Scope, 12, /*->112549*/ // 17 children in Scope
/*112537*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_TRU_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112549*/        /*Scope*/ 12, /*->112562*/
/*112550*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112562*/        /*Scope*/ 12, /*->112575*/
/*112563*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112575*/        /*Scope*/ 12, /*->112588*/
/*112576*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112588*/        /*Scope*/ 12, /*->112601*/
/*112589*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112601*/        /*Scope*/ 12, /*->112614*/
/*112602*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112614*/        /*Scope*/ 12, /*->112627*/
/*112615*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LG_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112627*/        /*Scope*/ 12, /*->112640*/
/*112628*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112640*/        /*Scope*/ 12, /*->112653*/
/*112641*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_O_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112653*/        /*Scope*/ 12, /*->112666*/
/*112654*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_U_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112666*/        /*Scope*/ 12, /*->112679*/
/*112667*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGE_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112679*/        /*Scope*/ 12, /*->112692*/
/*112680*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLG_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112692*/        /*Scope*/ 12, /*->112705*/
/*112693*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGT_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112705*/        /*Scope*/ 12, /*->112718*/
/*112706*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLE_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112718*/        /*Scope*/ 12, /*->112731*/
/*112719*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112731*/        /*Scope*/ 12, /*->112744*/
/*112732*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLT_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112744*/        /*Scope*/ 12, /*->112757*/
/*112745*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_TRU_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112757*/        0, /*End of Scope*/
/*112758*/      0, /*End of Scope*/
/*112759*/    /*Scope*/ 123|128,2/*379*/, /*->113140*/
/*112761*/      OPC_CheckChild0Type, MVT::i16,
/*112763*/      OPC_RecordChild1, // #1 = $src1
/*112764*/      OPC_MoveChild2,
/*112765*/      OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*112768*/      OPC_Scope, 13, /*->112783*/ // 15 children in Scope
/*112770*/        OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*112772*/        OPC_MoveParent,
/*112773*/        OPC_CheckType, MVT::i1,
/*112775*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*112783*/      /*Scope*/ 13, /*->112797*/
/*112784*/        OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*112786*/        OPC_MoveParent,
/*112787*/        OPC_CheckType, MVT::i1,
/*112789*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*112797*/      /*Scope*/ 13, /*->112811*/
/*112798*/        OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*112800*/        OPC_MoveParent,
/*112801*/        OPC_CheckType, MVT::i1,
/*112803*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*112811*/      /*Scope*/ 13, /*->112825*/
/*112812*/        OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*112814*/        OPC_MoveParent,
/*112815*/        OPC_CheckType, MVT::i1,
/*112817*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*112825*/      /*Scope*/ 13, /*->112839*/
/*112826*/        OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*112828*/        OPC_MoveParent,
/*112829*/        OPC_CheckType, MVT::i1,
/*112831*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*112839*/      /*Scope*/ 13, /*->112853*/
/*112840*/        OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*112842*/        OPC_MoveParent,
/*112843*/        OPC_CheckType, MVT::i1,
/*112845*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*112853*/      /*Scope*/ 13, /*->112867*/
/*112854*/        OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*112856*/        OPC_MoveParent,
/*112857*/        OPC_CheckType, MVT::i1,
/*112859*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*112867*/      /*Scope*/ 25, /*->112893*/
/*112868*/        OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*112870*/        OPC_MoveParent,
/*112871*/        OPC_CheckType, MVT::i1,
/*112873*/        OPC_Scope, 8, /*->112883*/ // 2 children in Scope
/*112875*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*112883*/        /*Scope*/ 8, /*->112892*/
/*112884*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*112892*/        0, /*End of Scope*/
/*112893*/      /*Scope*/ 13, /*->112907*/
/*112894*/        OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*112896*/        OPC_MoveParent,
/*112897*/        OPC_CheckType, MVT::i1,
/*112899*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*112907*/      /*Scope*/ 13, /*->112921*/
/*112908*/        OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*112910*/        OPC_MoveParent,
/*112911*/        OPC_CheckType, MVT::i1,
/*112913*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*112921*/      /*Scope*/ 13, /*->112935*/
/*112922*/        OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*112924*/        OPC_MoveParent,
/*112925*/        OPC_CheckType, MVT::i1,
/*112927*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*112935*/      /*Scope*/ 13, /*->112949*/
/*112936*/        OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*112938*/        OPC_MoveParent,
/*112939*/        OPC_CheckType, MVT::i1,
/*112941*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*112949*/      /*Scope*/ 13, /*->112963*/
/*112950*/        OPC_CheckPredicate, 47, // Predicate_COND_NE
/*112952*/        OPC_MoveParent,
/*112953*/        OPC_CheckType, MVT::i1,
/*112955*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*112963*/      /*Scope*/ 13, /*->112977*/
/*112964*/        OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*112966*/        OPC_MoveParent,
/*112967*/        OPC_CheckType, MVT::i1,
/*112969*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*112977*/      /*Scope*/ 32|128,1/*160*/, /*->113139*/
/*112979*/        OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*112981*/        OPC_MoveParent,
/*112982*/        OPC_CheckType, MVT::i1,
/*112984*/        OPC_Scope, 8, /*->112994*/ // 17 children in Scope
/*112986*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*112994*/        /*Scope*/ 8, /*->113003*/
/*112995*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*113003*/        /*Scope*/ 8, /*->113012*/
/*113004*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*113012*/        /*Scope*/ 8, /*->113021*/
/*113013*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*113021*/        /*Scope*/ 8, /*->113030*/
/*113022*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*113030*/        /*Scope*/ 8, /*->113039*/
/*113031*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*113039*/        /*Scope*/ 8, /*->113048*/
/*113040*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*113048*/        /*Scope*/ 8, /*->113057*/
/*113049*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*113057*/        /*Scope*/ 8, /*->113066*/
/*113058*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*113066*/        /*Scope*/ 8, /*->113075*/
/*113067*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*113075*/        /*Scope*/ 8, /*->113084*/
/*113076*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*113084*/        /*Scope*/ 8, /*->113093*/
/*113085*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*113093*/        /*Scope*/ 8, /*->113102*/
/*113094*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*113102*/        /*Scope*/ 8, /*->113111*/
/*113103*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*113111*/        /*Scope*/ 8, /*->113120*/
/*113112*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*113120*/        /*Scope*/ 8, /*->113129*/
/*113121*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*113129*/        /*Scope*/ 8, /*->113138*/
/*113130*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*113138*/        0, /*End of Scope*/
/*113139*/      0, /*End of Scope*/
/*113140*/    0, /*End of Scope*/
/*113141*/  /*SwitchOpcode*/ 26, TARGET_VAL(ISD::BRCOND),// ->113170
/*113144*/    OPC_RecordNode, // #0 = 'brcond' chained node
/*113145*/    OPC_RecordChild1, // #1 = physreg input SCC
/*113146*/    OPC_CheckChild1Type, MVT::i1,
/*113148*/    OPC_RecordChild2, // #2 = $simm16
/*113149*/    OPC_MoveChild2,
/*113150*/    OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*113153*/    OPC_MoveParent,
/*113154*/    OPC_CheckPredicate, 66, // Predicate_si_uniform_br
/*113156*/    OPC_CheckPredicate, 67, // Predicate_si_uniform_br_scc
/*113158*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113160*/    OPC_EmitMergeInputChains1_0,
/*113161*/    OPC_EmitCopyToReg, 1, AMDGPU::SCC,
/*113164*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_CBRANCH_SCC1), 0|OPFL_Chain|OPFL_GlueInput,
                  1/*#Ops*/, 2, 
              // Src: (brcond SCC:i1, (bb:Other):$simm16)<<P:Predicate_si_uniform_br>><<P:Predicate_si_uniform_br_scc>> - Complexity = 4
              // Dst: (S_CBRANCH_SCC1 (bb:Other):$simm16)
/*113170*/  /*SwitchOpcode*/ 87, TARGET_VAL(ISD::Constant),// ->113260
/*113173*/    OPC_RecordNode, // #0 = $imm
/*113174*/    OPC_SwitchType /*4 cases */, 40, MVT::i32,// ->113217
/*113177*/      OPC_Scope, 13, /*->113192*/ // 3 children in Scope
/*113179*/        OPC_CheckPredicate, 68, // Predicate_anonymous_1518
/*113181*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113183*/        OPC_EmitConvertToTarget, 0,
/*113185*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32)<<P:Predicate_anonymous_1518>>:$imm - Complexity = 4
                  // Dst: (V_MOV_B32_e32:i32 (imm:i32):$imm)
/*113192*/      /*Scope*/ 11, /*->113204*/
/*113193*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113195*/        OPC_EmitConvertToTarget, 0,
/*113197*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32):$imm - Complexity = 3
                  // Dst: (S_MOV_B32:i32 (imm:i32):$imm)
/*113204*/      /*Scope*/ 11, /*->113216*/
/*113205*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*113207*/        OPC_EmitConvertToTarget, 0,
/*113209*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32):$val - Complexity = 3
                  // Dst: (MOV_IMM_I32:i32 (imm:i32):$val)
/*113216*/      0, /*End of Scope*/
/*113217*/    /*SwitchType*/ 13, MVT::i64,// ->113232
/*113219*/      OPC_CheckPredicate, 69, // Predicate_anonymous_1528
/*113221*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113223*/      OPC_EmitConvertToTarget, 0,
/*113225*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    MVT::i64, 1/*#Ops*/, 1, 
                // Src: (imm:i64)<<P:Predicate_anonymous_1528>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:i64 (imm:i64)<<P:Predicate_anonymous_1529>>:$imm)
/*113232*/    /*SwitchType*/ 11, MVT::i16,// ->113245
/*113234*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113236*/      OPC_EmitConvertToTarget, 0,
/*113238*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    MVT::i16, 1/*#Ops*/, 1, 
                // Src: (imm:i16):$imm - Complexity = 3
                // Dst: (S_MOV_B32:i16 (imm:i16):$imm)
/*113245*/    /*SwitchType*/ 12, MVT::i1,// ->113259
/*113247*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113249*/      OPC_EmitNodeXForm, 6, 0, // as_i64imm
/*113252*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    MVT::i1, 1/*#Ops*/, 1, 
                // Src: (imm:i1):$imm - Complexity = 3
                // Dst: (S_MOV_B64:i1 (as_i64imm:i64 ?:i1:$imm))
/*113259*/    0, // EndSwitchType
/*113260*/  /*SwitchOpcode*/ 73|128,3/*457*/, TARGET_VAL(ISD::BITCAST),// ->113721
/*113264*/    OPC_RecordChild0, // #0 = $src0
/*113265*/    OPC_Scope, 41, /*->113308*/ // 18 children in Scope
/*113267*/      OPC_CheckChild0Type, MVT::f32,
/*113269*/      OPC_SwitchType /*3 cases */, 21, MVT::i32,// ->113293
/*113272*/        OPC_Scope, 5, /*->113279*/ // 2 children in Scope
/*113274*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*113276*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:i32 R600_Reg32:f32:$src0) - Complexity = 3
                    // Dst: R600_Reg32:i32:$src0
/*113279*/        /*Scope*/ 12, /*->113292*/
/*113280*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113282*/          OPC_Scope, 3, /*->113287*/ // 2 children in Scope
/*113284*/            OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:i32 VGPR_32:f32:$src0) - Complexity = 3
                      // Dst: VGPR_32:i32:$src0
/*113287*/          /*Scope*/ 3, /*->113291*/
/*113288*/            OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:i32 SReg_32:f32:$src0) - Complexity = 3
                      // Dst: SReg_32:i32:$src0
/*113291*/          0, /*End of Scope*/
/*113292*/        0, /*End of Scope*/
/*113293*/      /*SwitchType*/ 5, MVT::v2i16,// ->113300
/*113295*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113297*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i16 SReg_32:f32:$src0) - Complexity = 3
                  // Dst: SReg_32:v2i16:$src0
/*113300*/      /*SwitchType*/ 5, MVT::v2f16,// ->113307
/*113302*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113304*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f16 SReg_32:f32:$src0) - Complexity = 3
                  // Dst: SReg_32:v2f16:$src0
/*113307*/      0, // EndSwitchType
/*113308*/    /*Scope*/ 16, /*->113325*/
/*113309*/      OPC_CheckChild0Type, MVT::f16,
/*113311*/      OPC_CheckType, MVT::i16,
/*113313*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113315*/      OPC_Scope, 3, /*->113320*/ // 2 children in Scope
/*113317*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i16 VGPR_32:f16:$src0) - Complexity = 3
                  // Dst: VGPR_32:i16:$src0
/*113320*/      /*Scope*/ 3, /*->113324*/
/*113321*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i16 SReg_32:f16:$src0) - Complexity = 3
                  // Dst: SReg_32:i16:$src0
/*113324*/      0, /*End of Scope*/
/*113325*/    /*Scope*/ 25, /*->113351*/
/*113326*/      OPC_CheckChild0Type, MVT::v2i16,
/*113328*/      OPC_SwitchType /*3 cases */, 5, MVT::i32,// ->113336
/*113331*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113333*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i32 SReg_32:v2i16:$src0) - Complexity = 3
                  // Dst: SReg_32:i32:$src0
/*113336*/      /*SwitchType*/ 5, MVT::f32,// ->113343
/*113338*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113340*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f32 SReg_32:v2i16:$src0) - Complexity = 3
                  // Dst: SReg_32:f32:$src0
/*113343*/      /*SwitchType*/ 5, MVT::v2f16,// ->113350
/*113345*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113347*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f16 SReg_32:v2i16:$src0) - Complexity = 3
                  // Dst: SReg_32:v2f16:$src0
/*113350*/      0, // EndSwitchType
/*113351*/    /*Scope*/ 25, /*->113377*/
/*113352*/      OPC_CheckChild0Type, MVT::v2f16,
/*113354*/      OPC_SwitchType /*3 cases */, 5, MVT::i32,// ->113362
/*113357*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113359*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i32 SReg_32:v2f16:$src0) - Complexity = 3
                  // Dst: SReg_32:i32:$src0
/*113362*/      /*SwitchType*/ 5, MVT::f32,// ->113369
/*113364*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113366*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f32 SReg_32:v2f16:$src0) - Complexity = 3
                  // Dst: SReg_32:f32:$src0
/*113369*/      /*SwitchType*/ 5, MVT::v2i16,// ->113376
/*113371*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113373*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i16 SReg_32:v2f16:$src0) - Complexity = 3
                  // Dst: SReg_32:v2i16:$src0
/*113376*/      0, // EndSwitchType
/*113377*/    /*Scope*/ 25, /*->113403*/
/*113378*/      OPC_CheckChild0Type, MVT::f64,
/*113380*/      OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->113388
/*113383*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113385*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*113388*/      /*SwitchType*/ 5, MVT::v2i32,// ->113395
/*113390*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113392*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*113395*/      /*SwitchType*/ 5, MVT::v2f32,// ->113402
/*113397*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113399*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2f32:$src0
/*113402*/      0, // EndSwitchType
/*113403*/    /*Scope*/ 34, /*->113438*/
/*113404*/      OPC_CheckChild0Type, MVT::v2i32,
/*113406*/      OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->113414
/*113409*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113411*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*113414*/      /*SwitchType*/ 5, MVT::f64,// ->113421
/*113416*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113418*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*113421*/      /*SwitchType*/ 14, MVT::v2f32,// ->113437
/*113423*/        OPC_Scope, 5, /*->113430*/ // 2 children in Scope
/*113425*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*113427*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 R600_Reg64:v2i32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2f32:$src0
/*113430*/        /*Scope*/ 5, /*->113436*/
/*113431*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113433*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 VReg_64:v2i32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2f32:$src0
/*113436*/        0, /*End of Scope*/
/*113437*/      0, // EndSwitchType
/*113438*/    /*Scope*/ 34, /*->113473*/
/*113439*/      OPC_CheckChild0Type, MVT::v2f32,
/*113441*/      OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->113449
/*113444*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113446*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2f32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*113449*/      /*SwitchType*/ 5, MVT::f64,// ->113456
/*113451*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113453*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:v2f32:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*113456*/      /*SwitchType*/ 14, MVT::v2i32,// ->113472
/*113458*/        OPC_Scope, 5, /*->113465*/ // 2 children in Scope
/*113460*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*113462*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 R600_Reg64:v2f32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2i32:$src0
/*113465*/        /*Scope*/ 5, /*->113471*/
/*113466*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113468*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 VReg_64:v2f32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2i32:$src0
/*113471*/        0, /*End of Scope*/
/*113472*/      0, // EndSwitchType
/*113473*/    /*Scope*/ 41, /*->113515*/
/*113474*/      OPC_CheckChild0Type, MVT::i32,
/*113476*/      OPC_SwitchType /*3 cases */, 21, MVT::f32,// ->113500
/*113479*/        OPC_Scope, 5, /*->113486*/ // 2 children in Scope
/*113481*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*113483*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: R600_Reg32:f32:$src0
/*113486*/        /*Scope*/ 12, /*->113499*/
/*113487*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113489*/          OPC_Scope, 3, /*->113494*/ // 2 children in Scope
/*113491*/            OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f32 VGPR_32:i32:$src0) - Complexity = 3
                      // Dst: VGPR_32:f32:$src0
/*113494*/          /*Scope*/ 3, /*->113498*/
/*113495*/            OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f32 SReg_32:i32:$src0) - Complexity = 3
                      // Dst: SReg_32:f32:$src0
/*113498*/          0, /*End of Scope*/
/*113499*/        0, /*End of Scope*/
/*113500*/      /*SwitchType*/ 5, MVT::v2i16,// ->113507
/*113502*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113504*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i16 SReg_32:i32:$src0) - Complexity = 3
                  // Dst: SReg_32:v2i16:$src0
/*113507*/      /*SwitchType*/ 5, MVT::v2f16,// ->113514
/*113509*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113511*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f16 SReg_32:i32:$src0) - Complexity = 3
                  // Dst: SReg_32:v2f16:$src0
/*113514*/      0, // EndSwitchType
/*113515*/    /*Scope*/ 16, /*->113532*/
/*113516*/      OPC_CheckChild0Type, MVT::i16,
/*113518*/      OPC_CheckType, MVT::f16,
/*113520*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113522*/      OPC_Scope, 3, /*->113527*/ // 2 children in Scope
/*113524*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f16 VGPR_32:i16:$src0) - Complexity = 3
                  // Dst: VGPR_32:f16:$src0
/*113527*/      /*Scope*/ 3, /*->113531*/
/*113528*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f16 SReg_32:i16:$src0) - Complexity = 3
                  // Dst: SReg_32:f16:$src0
/*113531*/      0, /*End of Scope*/
/*113532*/    /*Scope*/ 25, /*->113558*/
/*113533*/      OPC_CheckChild0Type, MVT::i64,
/*113535*/      OPC_SwitchType /*3 cases */, 5, MVT::f64,// ->113543
/*113538*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113540*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*113543*/      /*SwitchType*/ 5, MVT::v2i32,// ->113550
/*113545*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113547*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*113550*/      /*SwitchType*/ 5, MVT::v2f32,// ->113557
/*113552*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113554*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2f32:$src0
/*113557*/      0, // EndSwitchType
/*113558*/    /*Scope*/ 27, /*->113586*/
/*113559*/      OPC_CheckChild0Type, MVT::v4f32,
/*113561*/      OPC_SwitchType /*2 cases */, 14, MVT::v4i32,// ->113578
/*113564*/        OPC_Scope, 5, /*->113571*/ // 2 children in Scope
/*113566*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*113568*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 R600_Reg128:v4f32:$src0) - Complexity = 3
                    // Dst: R600_Reg128:v4i32:$src0
/*113571*/        /*Scope*/ 5, /*->113577*/
/*113572*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113574*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 VReg_128:v4f32:$src0) - Complexity = 3
                    // Dst: VReg_128:v4i32:$src0
/*113577*/        0, /*End of Scope*/
/*113578*/      /*SwitchType*/ 5, MVT::v2f64,// ->113585
/*113580*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113582*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VReg_128:v4f32:$src0) - Complexity = 3
                  // Dst: VReg_128:v2f64:$src0
/*113585*/      0, // EndSwitchType
/*113586*/    /*Scope*/ 34, /*->113621*/
/*113587*/      OPC_CheckChild0Type, MVT::v4i32,
/*113589*/      OPC_SwitchType /*3 cases */, 5, MVT::v2i64,// ->113597
/*113592*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113594*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 SReg_128:v4i32:$src0) - Complexity = 3
                  // Dst: SReg_128:v2i64:$src0
/*113597*/      /*SwitchType*/ 14, MVT::v4f32,// ->113613
/*113599*/        OPC_Scope, 5, /*->113606*/ // 2 children in Scope
/*113601*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*113603*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 R600_Reg128:v4i32:$src0) - Complexity = 3
                    // Dst: R600_Reg128:v4f32:$src0
/*113606*/        /*Scope*/ 5, /*->113612*/
/*113607*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113609*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 VReg_128:v4i32:$src0) - Complexity = 3
                    // Dst: VReg_128:v4f32:$src0
/*113612*/        0, /*End of Scope*/
/*113613*/      /*SwitchType*/ 5, MVT::v2f64,// ->113620
/*113615*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113617*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VReg_128:v4i32:$src0) - Complexity = 3
                  // Dst: VReg_128:v2f64:$src0
/*113620*/      0, // EndSwitchType
/*113621*/    /*Scope*/ 18, /*->113640*/
/*113622*/      OPC_CheckChild0Type, MVT::v2i64,
/*113624*/      OPC_SwitchType /*2 cases */, 5, MVT::v4i32,// ->113632
/*113627*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113629*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 SReg_128:v2i64:$src0) - Complexity = 3
                  // Dst: SReg_128:v4i32:$src0
/*113632*/      /*SwitchType*/ 5, MVT::v2f64,// ->113639
/*113634*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113636*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VReg_128:v2i64:$src0) - Complexity = 3
                  // Dst: VReg_128:v2f64:$src0
/*113639*/      0, // EndSwitchType
/*113640*/    /*Scope*/ 25, /*->113666*/
/*113641*/      OPC_CheckChild0Type, MVT::v2f64,
/*113643*/      OPC_SwitchType /*3 cases */, 5, MVT::v4i32,// ->113651
/*113646*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113648*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 VReg_128:v2f64:$src0) - Complexity = 3
                  // Dst: VReg_128:v4i32:$src0
/*113651*/      /*SwitchType*/ 5, MVT::v2i64,// ->113658
/*113653*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113655*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 VReg_128:v2f64:$src0) - Complexity = 3
                  // Dst: VReg_128:v2i64:$src0
/*113658*/      /*SwitchType*/ 5, MVT::v4f32,// ->113665
/*113660*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113662*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 VReg_128:v2f64:$src0) - Complexity = 3
                  // Dst: VReg_128:v4f32:$src0
/*113665*/      0, // EndSwitchType
/*113666*/    /*Scope*/ 16, /*->113683*/
/*113667*/      OPC_CheckChild0Type, MVT::v8f32,
/*113669*/      OPC_CheckType, MVT::v8i32,
/*113671*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113673*/      OPC_Scope, 3, /*->113678*/ // 2 children in Scope
/*113675*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 SReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: SReg_256:v8i32:$src0
/*113678*/      /*Scope*/ 3, /*->113682*/
/*113679*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 VReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: VReg_256:v8i32:$src0
/*113682*/      0, /*End of Scope*/
/*113683*/    /*Scope*/ 9, /*->113693*/
/*113684*/      OPC_CheckChild0Type, MVT::v16f32,
/*113686*/      OPC_CheckType, MVT::v16i32,
/*113688*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113690*/      OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i32 VReg_512:v16f32:$src0) - Complexity = 3
                // Dst: VReg_512:v16i32:$src0
/*113693*/    /*Scope*/ 16, /*->113710*/
/*113694*/      OPC_CheckChild0Type, MVT::v8i32,
/*113696*/      OPC_CheckType, MVT::v8f32,
/*113698*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113700*/      OPC_Scope, 3, /*->113705*/ // 2 children in Scope
/*113702*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8f32 SReg_256:v8i32:$src0) - Complexity = 3
                  // Dst: SReg_256:v8f32:$src0
/*113705*/      /*Scope*/ 3, /*->113709*/
/*113706*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8f32 VReg_256:v8i32:$src0) - Complexity = 3
                  // Dst: VReg_256:v8f32:$src0
/*113709*/      0, /*End of Scope*/
/*113710*/    /*Scope*/ 9, /*->113720*/
/*113711*/      OPC_CheckChild0Type, MVT::v16i32,
/*113713*/      OPC_CheckType, MVT::v16f32,
/*113715*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113717*/      OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16f32 VReg_512:v16i32:$src0) - Complexity = 3
                // Dst: VReg_512:v16f32:$src0
/*113720*/    0, /*End of Scope*/
/*113721*/  /*SwitchOpcode*/ 8, TARGET_VAL(AMDGPUISD::DWORDADDR),// ->113732
/*113724*/    OPC_RecordChild0, // #0 = $addr
/*113725*/    OPC_CheckType, MVT::i32,
/*113727*/    OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*113729*/    OPC_CompleteMatch, 1, 0, 
              // Src: (AMDGPUdwordaddr:i32 R600_Reg32:i32:$addr) - Complexity = 3
              // Dst: R600_Reg32:i32:$addr
/*113732*/  /*SwitchOpcode*/ 9, TARGET_VAL(AMDGPUISD::DUMMY_CHAIN),// ->113744
/*113735*/    OPC_RecordNode, // #0 = 'R600dummy_chain' chained node
/*113736*/    OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*113738*/    OPC_EmitMergeInputChains1_0,
/*113739*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DUMMY_CHAIN), 0|OPFL_Chain,
                  0/*#Ops*/, 
              // Src: (R600dummy_chain) - Complexity = 3
              // Dst: (DUMMY_CHAIN)
/*113744*/  /*SwitchOpcode*/ 40|128,1/*168*/, TARGET_VAL(ISD::SUB),// ->113916
/*113748*/    OPC_RecordChild0, // #0 = $src0
/*113749*/    OPC_RecordChild1, // #1 = $src1
/*113750*/    OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->113868
/*113753*/      OPC_Scope, 100, /*->113855*/ // 2 children in Scope
/*113755*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*113757*/        OPC_EmitInteger, MVT::i32, 0, 
/*113760*/        OPC_EmitInteger, MVT::i32, 0, 
/*113763*/        OPC_EmitInteger, MVT::i32, 1, 
/*113766*/        OPC_EmitInteger, MVT::i32, 0, 
/*113769*/        OPC_EmitInteger, MVT::i32, 0, 
/*113772*/        OPC_EmitInteger, MVT::i32, 0, 
/*113775*/        OPC_EmitInteger, MVT::i32, 0, 
/*113778*/        OPC_EmitInteger, MVT::i32, 0, 
/*113781*/        OPC_EmitInteger, MVT::i32, 0, 
/*113784*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113796*/        OPC_EmitInteger, MVT::i32, 0, 
/*113799*/        OPC_EmitInteger, MVT::i32, 0, 
/*113802*/        OPC_EmitInteger, MVT::i32, 0, 
/*113805*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113817*/        OPC_EmitInteger, MVT::i32, 1, 
/*113820*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113823*/        OPC_EmitInteger, MVT::i32, 0, 
/*113826*/        OPC_EmitInteger, MVT::i32, 0, 
/*113829*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SUB_INT), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (sub:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (SUB_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*113855*/      /*Scope*/ 11, /*->113867*/
/*113856*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113858*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_SUB_I32), 0,
                      MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sub:i32 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1) - Complexity = 3
                  // Dst: (S_SUB_I32:i32:i1 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1)
/*113867*/      0, /*End of Scope*/
/*113868*/    /*SwitchType*/ 10, MVT::i16,// ->113880
/*113870*/      OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*113872*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_U16_e64), 0,
                    MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (sub:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                // Dst: (V_SUB_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*113880*/    /*SwitchType*/ 33, MVT::v2i16,// ->113915
/*113882*/      OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*113885*/      OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*113888*/      OPC_EmitInteger, MVT::i32, 0, 
/*113891*/      OPC_EmitInteger, MVT::i32, 0, 
/*113894*/      OPC_EmitInteger, MVT::i32, 0, 
/*113897*/      OPC_EmitInteger, MVT::i32, 0, 
/*113900*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_SUB_I16), 0,
                    MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                // Src: (sub:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                // Dst: (V_PK_SUB_I16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*113915*/    0, // EndSwitchType
/*113916*/  /*SwitchOpcode*/ 77|128,1/*205*/, TARGET_VAL(ISD::SMIN),// ->114125
/*113920*/    OPC_RecordChild0, // #0 = $src0
/*113921*/    OPC_RecordChild1, // #1 = $src1
/*113922*/    OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->114040
/*113925*/      OPC_Scope, 100, /*->114027*/ // 2 children in Scope
/*113927*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*113929*/        OPC_EmitInteger, MVT::i32, 0, 
/*113932*/        OPC_EmitInteger, MVT::i32, 0, 
/*113935*/        OPC_EmitInteger, MVT::i32, 1, 
/*113938*/        OPC_EmitInteger, MVT::i32, 0, 
/*113941*/        OPC_EmitInteger, MVT::i32, 0, 
/*113944*/        OPC_EmitInteger, MVT::i32, 0, 
/*113947*/        OPC_EmitInteger, MVT::i32, 0, 
/*113950*/        OPC_EmitInteger, MVT::i32, 0, 
/*113953*/        OPC_EmitInteger, MVT::i32, 0, 
/*113956*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113968*/        OPC_EmitInteger, MVT::i32, 0, 
/*113971*/        OPC_EmitInteger, MVT::i32, 0, 
/*113974*/        OPC_EmitInteger, MVT::i32, 0, 
/*113977*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113989*/        OPC_EmitInteger, MVT::i32, 1, 
/*113992*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113995*/        OPC_EmitInteger, MVT::i32, 0, 
/*113998*/        OPC_EmitInteger, MVT::i32, 0, 
/*114001*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN_INT), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (smin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MIN_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*114027*/      /*Scope*/ 11, /*->114039*/
/*114028*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*114030*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MIN_I32), 0,
                      MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (smin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MIN_I32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*114039*/      0, /*End of Scope*/
/*114040*/    /*SwitchType*/ 10, MVT::i16,// ->114052
/*114042*/      OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*114044*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_I16_e64), 0,
                    MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (smin:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                // Dst: (V_MIN_I16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*114052*/    /*SwitchType*/ 70, MVT::v2i16,// ->114124
/*114054*/      OPC_Scope, 33, /*->114089*/ // 2 children in Scope
/*114056*/        OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*114059*/        OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*114062*/        OPC_EmitInteger, MVT::i32, 0, 
/*114065*/        OPC_EmitInteger, MVT::i32, 0, 
/*114068*/        OPC_EmitInteger, MVT::i32, 0, 
/*114071*/        OPC_EmitInteger, MVT::i32, 0, 
/*114074*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MIN_I16), 0,
                      MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                  // Src: (smin:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                  // Dst: (V_PK_MIN_I16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*114089*/      /*Scope*/ 33, /*->114123*/
/*114090*/        OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*114093*/        OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*114096*/        OPC_EmitInteger, MVT::i32, 0, 
/*114099*/        OPC_EmitInteger, MVT::i32, 0, 
/*114102*/        OPC_EmitInteger, MVT::i32, 0, 
/*114105*/        OPC_EmitInteger, MVT::i32, 0, 
/*114108*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MIN_I16), 0,
                      MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (smin:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_MIN_I16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*114123*/      0, /*End of Scope*/
/*114124*/    0, // EndSwitchType
/*114125*/  /*SwitchOpcode*/ 77|128,1/*205*/, TARGET_VAL(ISD::UMIN),// ->114334
/*114129*/    OPC_RecordChild0, // #0 = $src0
/*114130*/    OPC_RecordChild1, // #1 = $src1
/*114131*/    OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->114249
/*114134*/      OPC_Scope, 100, /*->114236*/ // 2 children in Scope
/*114136*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*114138*/        OPC_EmitInteger, MVT::i32, 0, 
/*114141*/        OPC_EmitInteger, MVT::i32, 0, 
/*114144*/        OPC_EmitInteger, MVT::i32, 1, 
/*114147*/        OPC_EmitInteger, MVT::i32, 0, 
/*114150*/        OPC_EmitInteger, MVT::i32, 0, 
/*114153*/        OPC_EmitInteger, MVT::i32, 0, 
/*114156*/        OPC_EmitInteger, MVT::i32, 0, 
/*114159*/        OPC_EmitInteger, MVT::i32, 0, 
/*114162*/        OPC_EmitInteger, MVT::i32, 0, 
/*114165*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114177*/        OPC_EmitInteger, MVT::i32, 0, 
/*114180*/        OPC_EmitInteger, MVT::i32, 0, 
/*114183*/        OPC_EmitInteger, MVT::i32, 0, 
/*114186*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114198*/        OPC_EmitInteger, MVT::i32, 1, 
/*114201*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114204*/        OPC_EmitInteger, MVT::i32, 0, 
/*114207*/        OPC_EmitInteger, MVT::i32, 0, 
/*114210*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN_UINT), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (umin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MIN_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*114236*/      /*Scope*/ 11, /*->114248*/
/*114237*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*114239*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MIN_U32), 0,
                      MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (umin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MIN_U32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*114248*/      0, /*End of Scope*/
/*114249*/    /*SwitchType*/ 10, MVT::i16,// ->114261
/*114251*/      OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*114253*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_U16_e64), 0,
                    MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (umin:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                // Dst: (V_MIN_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*114261*/    /*SwitchType*/ 70, MVT::v2i16,// ->114333
/*114263*/      OPC_Scope, 33, /*->114298*/ // 2 children in Scope
/*114265*/        OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*114268*/        OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*114271*/        OPC_EmitInteger, MVT::i32, 0, 
/*114274*/        OPC_EmitInteger, MVT::i32, 0, 
/*114277*/        OPC_EmitInteger, MVT::i32, 0, 
/*114280*/        OPC_EmitInteger, MVT::i32, 0, 
/*114283*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MIN_U16), 0,
                      MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                  // Src: (umin:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                  // Dst: (V_PK_MIN_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*114298*/      /*Scope*/ 33, /*->114332*/
/*114299*/        OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*114302*/        OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*114305*/        OPC_EmitInteger, MVT::i32, 0, 
/*114308*/        OPC_EmitInteger, MVT::i32, 0, 
/*114311*/        OPC_EmitInteger, MVT::i32, 0, 
/*114314*/        OPC_EmitInteger, MVT::i32, 0, 
/*114317*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MIN_U16), 0,
                      MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (umin:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_MIN_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*114332*/      0, /*End of Scope*/
/*114333*/    0, // EndSwitchType
/*114334*/  /*SwitchOpcode*/ 62|128,2/*318*/, TARGET_VAL(ISD::MULHS),// ->114656
/*114338*/    OPC_RecordChild0, // #0 = $src0
/*114339*/    OPC_RecordChild1, // #1 = $src1
/*114340*/    OPC_CheckType, MVT::i32,
/*114342*/    OPC_Scope, 100, /*->114444*/ // 4 children in Scope
/*114344*/      OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*114346*/      OPC_EmitInteger, MVT::i32, 0, 
/*114349*/      OPC_EmitInteger, MVT::i32, 0, 
/*114352*/      OPC_EmitInteger, MVT::i32, 1, 
/*114355*/      OPC_EmitInteger, MVT::i32, 0, 
/*114358*/      OPC_EmitInteger, MVT::i32, 0, 
/*114361*/      OPC_EmitInteger, MVT::i32, 0, 
/*114364*/      OPC_EmitInteger, MVT::i32, 0, 
/*114367*/      OPC_EmitInteger, MVT::i32, 0, 
/*114370*/      OPC_EmitInteger, MVT::i32, 0, 
/*114373*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114385*/      OPC_EmitInteger, MVT::i32, 0, 
/*114388*/      OPC_EmitInteger, MVT::i32, 0, 
/*114391*/      OPC_EmitInteger, MVT::i32, 0, 
/*114394*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114406*/      OPC_EmitInteger, MVT::i32, 1, 
/*114409*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114412*/      OPC_EmitInteger, MVT::i32, 0, 
/*114415*/      OPC_EmitInteger, MVT::i32, 0, 
/*114418*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_INT_r600), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*114444*/    /*Scope*/ 100, /*->114545*/
/*114445*/      OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*114447*/      OPC_EmitInteger, MVT::i32, 0, 
/*114450*/      OPC_EmitInteger, MVT::i32, 0, 
/*114453*/      OPC_EmitInteger, MVT::i32, 1, 
/*114456*/      OPC_EmitInteger, MVT::i32, 0, 
/*114459*/      OPC_EmitInteger, MVT::i32, 0, 
/*114462*/      OPC_EmitInteger, MVT::i32, 0, 
/*114465*/      OPC_EmitInteger, MVT::i32, 0, 
/*114468*/      OPC_EmitInteger, MVT::i32, 0, 
/*114471*/      OPC_EmitInteger, MVT::i32, 0, 
/*114474*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114486*/      OPC_EmitInteger, MVT::i32, 0, 
/*114489*/      OPC_EmitInteger, MVT::i32, 0, 
/*114492*/      OPC_EmitInteger, MVT::i32, 0, 
/*114495*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114507*/      OPC_EmitInteger, MVT::i32, 1, 
/*114510*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114513*/      OPC_EmitInteger, MVT::i32, 0, 
/*114516*/      OPC_EmitInteger, MVT::i32, 0, 
/*114519*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_INT_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*114545*/    /*Scope*/ 100, /*->114646*/
/*114546*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*114548*/      OPC_EmitInteger, MVT::i32, 0, 
/*114551*/      OPC_EmitInteger, MVT::i32, 0, 
/*114554*/      OPC_EmitInteger, MVT::i32, 1, 
/*114557*/      OPC_EmitInteger, MVT::i32, 0, 
/*114560*/      OPC_EmitInteger, MVT::i32, 0, 
/*114563*/      OPC_EmitInteger, MVT::i32, 0, 
/*114566*/      OPC_EmitInteger, MVT::i32, 0, 
/*114569*/      OPC_EmitInteger, MVT::i32, 0, 
/*114572*/      OPC_EmitInteger, MVT::i32, 0, 
/*114575*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114587*/      OPC_EmitInteger, MVT::i32, 0, 
/*114590*/      OPC_EmitInteger, MVT::i32, 0, 
/*114593*/      OPC_EmitInteger, MVT::i32, 0, 
/*114596*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114608*/      OPC_EmitInteger, MVT::i32, 1, 
/*114611*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114614*/      OPC_EmitInteger, MVT::i32, 0, 
/*114617*/      OPC_EmitInteger, MVT::i32, 0, 
/*114620*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_INT_cm), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*114646*/    /*Scope*/ 8, /*->114655*/
/*114647*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_HI_I32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhs:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_HI_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*114655*/    0, /*End of Scope*/
/*114656*/  /*SwitchOpcode*/ 62|128,2/*318*/, TARGET_VAL(ISD::MULHU),// ->114978
/*114660*/    OPC_RecordChild0, // #0 = $src0
/*114661*/    OPC_RecordChild1, // #1 = $src1
/*114662*/    OPC_CheckType, MVT::i32,
/*114664*/    OPC_Scope, 100, /*->114766*/ // 4 children in Scope
/*114666*/      OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*114668*/      OPC_EmitInteger, MVT::i32, 0, 
/*114671*/      OPC_EmitInteger, MVT::i32, 0, 
/*114674*/      OPC_EmitInteger, MVT::i32, 1, 
/*114677*/      OPC_EmitInteger, MVT::i32, 0, 
/*114680*/      OPC_EmitInteger, MVT::i32, 0, 
/*114683*/      OPC_EmitInteger, MVT::i32, 0, 
/*114686*/      OPC_EmitInteger, MVT::i32, 0, 
/*114689*/      OPC_EmitInteger, MVT::i32, 0, 
/*114692*/      OPC_EmitInteger, MVT::i32, 0, 
/*114695*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114707*/      OPC_EmitInteger, MVT::i32, 0, 
/*114710*/      OPC_EmitInteger, MVT::i32, 0, 
/*114713*/      OPC_EmitInteger, MVT::i32, 0, 
/*114716*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114728*/      OPC_EmitInteger, MVT::i32, 1, 
/*114731*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114734*/      OPC_EmitInteger, MVT::i32, 0, 
/*114737*/      OPC_EmitInteger, MVT::i32, 0, 
/*114740*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT_r600), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*114766*/    /*Scope*/ 100, /*->114867*/
/*114767*/      OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*114769*/      OPC_EmitInteger, MVT::i32, 0, 
/*114772*/      OPC_EmitInteger, MVT::i32, 0, 
/*114775*/      OPC_EmitInteger, MVT::i32, 1, 
/*114778*/      OPC_EmitInteger, MVT::i32, 0, 
/*114781*/      OPC_EmitInteger, MVT::i32, 0, 
/*114784*/      OPC_EmitInteger, MVT::i32, 0, 
/*114787*/      OPC_EmitInteger, MVT::i32, 0, 
/*114790*/      OPC_EmitInteger, MVT::i32, 0, 
/*114793*/      OPC_EmitInteger, MVT::i32, 0, 
/*114796*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114808*/      OPC_EmitInteger, MVT::i32, 0, 
/*114811*/      OPC_EmitInteger, MVT::i32, 0, 
/*114814*/      OPC_EmitInteger, MVT::i32, 0, 
/*114817*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114829*/      OPC_EmitInteger, MVT::i32, 1, 
/*114832*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114835*/      OPC_EmitInteger, MVT::i32, 0, 
/*114838*/      OPC_EmitInteger, MVT::i32, 0, 
/*114841*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*114867*/    /*Scope*/ 100, /*->114968*/
/*114868*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*114870*/      OPC_EmitInteger, MVT::i32, 0, 
/*114873*/      OPC_EmitInteger, MVT::i32, 0, 
/*114876*/      OPC_EmitInteger, MVT::i32, 1, 
/*114879*/      OPC_EmitInteger, MVT::i32, 0, 
/*114882*/      OPC_EmitInteger, MVT::i32, 0, 
/*114885*/      OPC_EmitInteger, MVT::i32, 0, 
/*114888*/      OPC_EmitInteger, MVT::i32, 0, 
/*114891*/      OPC_EmitInteger, MVT::i32, 0, 
/*114894*/      OPC_EmitInteger, MVT::i32, 0, 
/*114897*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114909*/      OPC_EmitInteger, MVT::i32, 0, 
/*114912*/      OPC_EmitInteger, MVT::i32, 0, 
/*114915*/      OPC_EmitInteger, MVT::i32, 0, 
/*114918*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114930*/      OPC_EmitInteger, MVT::i32, 1, 
/*114933*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114936*/      OPC_EmitInteger, MVT::i32, 0, 
/*114939*/      OPC_EmitInteger, MVT::i32, 0, 
/*114942*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT_cm), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*114968*/    /*Scope*/ 8, /*->114977*/
/*114969*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_HI_U32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhu:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_HI_U32:i32 i32:i32:$src0, i32:i32:$src1)
/*114977*/    0, /*End of Scope*/
/*114978*/  /*SwitchOpcode*/ 102|128,3/*486*/, TARGET_VAL(AMDGPUISD::URECIP),// ->115468
/*114982*/    OPC_RecordChild0, // #0 = $src0
/*114983*/    OPC_CheckType, MVT::i32,
/*114985*/    OPC_Scope, 66, /*->115053*/ // 4 children in Scope
/*114987*/      OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*114989*/      OPC_EmitInteger, MVT::i32, 1, 
/*114992*/      OPC_EmitInteger, MVT::i32, 0, 
/*114995*/      OPC_EmitInteger, MVT::i32, 0, 
/*114998*/      OPC_EmitInteger, MVT::i32, 0, 
/*115001*/      OPC_EmitInteger, MVT::i32, 0, 
/*115004*/      OPC_EmitInteger, MVT::i32, 0, 
/*115007*/      OPC_EmitInteger, MVT::i32, 0, 
/*115010*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115022*/      OPC_EmitInteger, MVT::i32, 1, 
/*115025*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115028*/      OPC_EmitInteger, MVT::i32, 0, 
/*115031*/      OPC_EmitInteger, MVT::i32, 0, 
/*115034*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_UINT_r600), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_r600:i32 R600_Reg32:i32:$src0)
/*115053*/    /*Scope*/ 66, /*->115120*/
/*115054*/      OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*115056*/      OPC_EmitInteger, MVT::i32, 1, 
/*115059*/      OPC_EmitInteger, MVT::i32, 0, 
/*115062*/      OPC_EmitInteger, MVT::i32, 0, 
/*115065*/      OPC_EmitInteger, MVT::i32, 0, 
/*115068*/      OPC_EmitInteger, MVT::i32, 0, 
/*115071*/      OPC_EmitInteger, MVT::i32, 0, 
/*115074*/      OPC_EmitInteger, MVT::i32, 0, 
/*115077*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115089*/      OPC_EmitInteger, MVT::i32, 1, 
/*115092*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115095*/      OPC_EmitInteger, MVT::i32, 0, 
/*115098*/      OPC_EmitInteger, MVT::i32, 0, 
/*115101*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_UINT_eg), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_eg:i32 R600_Reg32:i32:$src0)
/*115120*/    /*Scope*/ 38, /*->115159*/
/*115121*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115123*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*115130*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 0,  // Results = #2
/*115137*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_RCP_IFLAG_F32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*115144*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MUL_F32_e32), 0,
                    MVT::i16, 2/*#Ops*/, 1, 3,  // Results = #4
/*115152*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e32), 0,
                    MVT::i32, 1/*#Ops*/, 4, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (V_CVT_U32_F32_e32:i32 (V_MUL_F32_e32:i16 1333788672:i32, (V_RCP_IFLAG_F32_e32:i16 (V_CVT_F32_U32_e32:i16 ?:i32:$src0))))
/*115159*/    /*Scope*/ 50|128,2/*306*/, /*->115467*/
/*115161*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*115163*/      OPC_EmitInteger, MVT::i32, 1, 
/*115166*/      OPC_EmitInteger, MVT::i32, 0, 
/*115169*/      OPC_EmitInteger, MVT::i32, 0, 
/*115172*/      OPC_EmitInteger, MVT::i32, 0, 
/*115175*/      OPC_EmitInteger, MVT::i32, 0, 
/*115178*/      OPC_EmitInteger, MVT::i32, 0, 
/*115181*/      OPC_EmitInteger, MVT::i32, 1, 
/*115184*/      OPC_EmitInteger, MVT::i32, 0, 
/*115187*/      OPC_EmitInteger, MVT::i32, 0, 
/*115190*/      OPC_EmitInteger, MVT::i32, 0, 
/*115193*/      OPC_EmitInteger, MVT::i32, 1, 
/*115196*/      OPC_EmitInteger, MVT::i32, 0, 
/*115199*/      OPC_EmitInteger, MVT::i32, 0, 
/*115202*/      OPC_EmitInteger, MVT::i32, 0, 
/*115205*/      OPC_EmitInteger, MVT::i32, 1, 
/*115208*/      OPC_EmitInteger, MVT::i32, 0, 
/*115211*/      OPC_EmitInteger, MVT::i32, 0, 
/*115214*/      OPC_EmitInteger, MVT::i32, 0, 
/*115217*/      OPC_EmitInteger, MVT::i32, 0, 
/*115220*/      OPC_EmitInteger, MVT::i32, 0, 
/*115223*/      OPC_EmitInteger, MVT::i32, 0, 
/*115226*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115238*/      OPC_EmitInteger, MVT::i32, 1, 
/*115241*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115244*/      OPC_EmitInteger, MVT::i32, 0, 
/*115247*/      OPC_EmitInteger, MVT::i32, 0, 
/*115250*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                    MVT::i32, 13/*#Ops*/, 15, 16, 17, 18, 0, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*115269*/      OPC_EmitInteger, MVT::i32, 0, 
/*115272*/      OPC_EmitInteger, MVT::i32, 0, 
/*115275*/      OPC_EmitInteger, MVT::i32, 0, 
/*115278*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115290*/      OPC_EmitInteger, MVT::i32, 1, 
/*115293*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115296*/      OPC_EmitInteger, MVT::i32, 0, 
/*115299*/      OPC_EmitInteger, MVT::i32, 0, 
/*115302*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                    MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 27, 28, 29, 30, 31, 32, 33, 34, 35,  // Results = #36
/*115321*/      OPC_EmitInteger, MVT::i32, 0, 
/*115324*/      OPC_EmitInteger, MVT::i32, 0, 
/*115327*/      OPC_EmitInteger, MVT::i32, 0, 
/*115330*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115342*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*115349*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                    MVT::i32, 1/*#Ops*/, 41,  // Results = #42
/*115356*/      OPC_EmitInteger, MVT::i32, 0, 
/*115359*/      OPC_EmitInteger, MVT::i32, 0, 
/*115362*/      OPC_EmitInteger, MVT::i32, 0, 
/*115365*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115377*/      OPC_EmitInteger, MVT::i32, 1, 
/*115380*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115383*/      OPC_EmitInteger, MVT::i32, 0, 
/*115386*/      OPC_EmitInteger, MVT::i32, 0, 
/*115389*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                    MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 36, 37, 38, 39, 40, 42, 43, 44, 45, 46, 47, 48, 49, 50,  // Results = #51
/*115415*/      OPC_EmitInteger, MVT::i32, 0, 
/*115418*/      OPC_EmitInteger, MVT::i32, 0, 
/*115421*/      OPC_EmitInteger, MVT::i32, 0, 
/*115424*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115436*/      OPC_EmitInteger, MVT::i32, 1, 
/*115439*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115442*/      OPC_EmitInteger, MVT::i32, 0, 
/*115445*/      OPC_EmitInteger, MVT::i32, 0, 
/*115448*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 51, 52, 53, 54, 55, 56, 57, 58, 59, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (FLT_TO_UINT_eg:i32 (MUL_IEEE:i32 (RECIP_IEEE_cm:i32 (UINT_TO_FLT_eg:i32 ?:i32:$src0)), (MOV_IMM_I32:i32 1333788672:i32)))
/*115467*/    0, /*End of Scope*/
/*115468*/  /*SwitchOpcode*/ 89|128,1/*217*/, TARGET_VAL(AMDGPUISD::MULHI_U24),// ->115689
/*115472*/    OPC_RecordChild0, // #0 = $src0
/*115473*/    OPC_RecordChild1, // #1 = $src1
/*115474*/    OPC_CheckType, MVT::i32,
/*115476*/    OPC_Scope, 100, /*->115578*/ // 3 children in Scope
/*115478*/      OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*115480*/      OPC_EmitInteger, MVT::i32, 0, 
/*115483*/      OPC_EmitInteger, MVT::i32, 0, 
/*115486*/      OPC_EmitInteger, MVT::i32, 1, 
/*115489*/      OPC_EmitInteger, MVT::i32, 0, 
/*115492*/      OPC_EmitInteger, MVT::i32, 0, 
/*115495*/      OPC_EmitInteger, MVT::i32, 0, 
/*115498*/      OPC_EmitInteger, MVT::i32, 0, 
/*115501*/      OPC_EmitInteger, MVT::i32, 0, 
/*115504*/      OPC_EmitInteger, MVT::i32, 0, 
/*115507*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115519*/      OPC_EmitInteger, MVT::i32, 0, 
/*115522*/      OPC_EmitInteger, MVT::i32, 0, 
/*115525*/      OPC_EmitInteger, MVT::i32, 0, 
/*115528*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115540*/      OPC_EmitInteger, MVT::i32, 1, 
/*115543*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115546*/      OPC_EmitInteger, MVT::i32, 0, 
/*115549*/      OPC_EmitInteger, MVT::i32, 0, 
/*115552*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT24_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmulhi_u24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT24_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*115578*/    /*Scope*/ 100, /*->115679*/
/*115579*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*115581*/      OPC_EmitInteger, MVT::i32, 0, 
/*115584*/      OPC_EmitInteger, MVT::i32, 0, 
/*115587*/      OPC_EmitInteger, MVT::i32, 1, 
/*115590*/      OPC_EmitInteger, MVT::i32, 0, 
/*115593*/      OPC_EmitInteger, MVT::i32, 0, 
/*115596*/      OPC_EmitInteger, MVT::i32, 0, 
/*115599*/      OPC_EmitInteger, MVT::i32, 0, 
/*115602*/      OPC_EmitInteger, MVT::i32, 0, 
/*115605*/      OPC_EmitInteger, MVT::i32, 0, 
/*115608*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115620*/      OPC_EmitInteger, MVT::i32, 0, 
/*115623*/      OPC_EmitInteger, MVT::i32, 0, 
/*115626*/      OPC_EmitInteger, MVT::i32, 0, 
/*115629*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115641*/      OPC_EmitInteger, MVT::i32, 1, 
/*115644*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115647*/      OPC_EmitInteger, MVT::i32, 0, 
/*115650*/      OPC_EmitInteger, MVT::i32, 0, 
/*115653*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT_cm24), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmulhi_u24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_cm24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*115679*/    /*Scope*/ 8, /*->115688*/
/*115680*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_HI_U32_U24_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmulhi_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_HI_U32_U24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*115688*/    0, /*End of Scope*/
/*115689*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFE_U32),// ->115810
/*115692*/    OPC_RecordChild0, // #0 = $src0
/*115693*/    OPC_RecordChild1, // #1 = $src1
/*115694*/    OPC_RecordChild2, // #2 = $src2
/*115695*/    OPC_CheckChild2Type, MVT::i32,
/*115697*/    OPC_CheckType, MVT::i32,
/*115699*/    OPC_Scope, 98, /*->115799*/ // 2 children in Scope
/*115701*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*115703*/      OPC_EmitInteger, MVT::i32, 0, 
/*115706*/      OPC_EmitInteger, MVT::i32, 0, 
/*115709*/      OPC_EmitInteger, MVT::i32, 0, 
/*115712*/      OPC_EmitInteger, MVT::i32, 0, 
/*115715*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115727*/      OPC_EmitInteger, MVT::i32, 0, 
/*115730*/      OPC_EmitInteger, MVT::i32, 0, 
/*115733*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115745*/      OPC_EmitInteger, MVT::i32, 0, 
/*115748*/      OPC_EmitInteger, MVT::i32, 0, 
/*115751*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115763*/      OPC_EmitInteger, MVT::i32, 1, 
/*115766*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115769*/      OPC_EmitInteger, MVT::i32, 0, 
/*115772*/      OPC_EmitInteger, MVT::i32, 0, 
/*115775*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_UINT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*115799*/    /*Scope*/ 9, /*->115809*/
/*115800*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*115809*/    0, /*End of Scope*/
/*115810*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFE_I32),// ->115931
/*115813*/    OPC_RecordChild0, // #0 = $src0
/*115814*/    OPC_RecordChild1, // #1 = $src1
/*115815*/    OPC_RecordChild2, // #2 = $src2
/*115816*/    OPC_CheckChild2Type, MVT::i32,
/*115818*/    OPC_CheckType, MVT::i32,
/*115820*/    OPC_Scope, 98, /*->115920*/ // 2 children in Scope
/*115822*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*115824*/      OPC_EmitInteger, MVT::i32, 0, 
/*115827*/      OPC_EmitInteger, MVT::i32, 0, 
/*115830*/      OPC_EmitInteger, MVT::i32, 0, 
/*115833*/      OPC_EmitInteger, MVT::i32, 0, 
/*115836*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115848*/      OPC_EmitInteger, MVT::i32, 0, 
/*115851*/      OPC_EmitInteger, MVT::i32, 0, 
/*115854*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115866*/      OPC_EmitInteger, MVT::i32, 0, 
/*115869*/      OPC_EmitInteger, MVT::i32, 0, 
/*115872*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115884*/      OPC_EmitInteger, MVT::i32, 1, 
/*115887*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115890*/      OPC_EmitInteger, MVT::i32, 0, 
/*115893*/      OPC_EmitInteger, MVT::i32, 0, 
/*115896*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*115920*/    /*Scope*/ 9, /*->115930*/
/*115921*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_I32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*115930*/    0, /*End of Scope*/
/*115931*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFI),// ->116052
/*115934*/    OPC_RecordChild0, // #0 = $src0
/*115935*/    OPC_RecordChild1, // #1 = $src1
/*115936*/    OPC_RecordChild2, // #2 = $src2
/*115937*/    OPC_CheckChild2Type, MVT::i32,
/*115939*/    OPC_CheckType, MVT::i32,
/*115941*/    OPC_Scope, 98, /*->116041*/ // 2 children in Scope
/*115943*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*115945*/      OPC_EmitInteger, MVT::i32, 0, 
/*115948*/      OPC_EmitInteger, MVT::i32, 0, 
/*115951*/      OPC_EmitInteger, MVT::i32, 0, 
/*115954*/      OPC_EmitInteger, MVT::i32, 0, 
/*115957*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115969*/      OPC_EmitInteger, MVT::i32, 0, 
/*115972*/      OPC_EmitInteger, MVT::i32, 0, 
/*115975*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115987*/      OPC_EmitInteger, MVT::i32, 0, 
/*115990*/      OPC_EmitInteger, MVT::i32, 0, 
/*115993*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116005*/      OPC_EmitInteger, MVT::i32, 1, 
/*116008*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*116011*/      OPC_EmitInteger, MVT::i32, 0, 
/*116014*/      OPC_EmitInteger, MVT::i32, 0, 
/*116017*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFI_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*116041*/    /*Scope*/ 9, /*->116051*/
/*116042*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFI_B32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*116051*/    0, /*End of Scope*/
/*116052*/  /*SwitchOpcode*/ 2|128,4/*514*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->116570
/*116056*/    OPC_RecordChild0, // #0 = $src
/*116057*/    OPC_MoveChild1,
/*116058*/    OPC_Scope, 39|128,1/*167*/, /*->116228*/ // 4 children in Scope
/*116061*/      OPC_CheckValueType, MVT::i1,
/*116063*/      OPC_MoveParent,
/*116064*/      OPC_SwitchType /*3 cases */, 124, MVT::i32,// ->116191
/*116067*/        OPC_Scope, 104, /*->116173*/ // 2 children in Scope
/*116069*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*116071*/          OPC_EmitInteger, MVT::i32, 0, 
/*116074*/          OPC_EmitInteger, MVT::i32, 0, 
/*116077*/          OPC_EmitInteger, MVT::i32, 0, 
/*116080*/          OPC_EmitInteger, MVT::i32, 0, 
/*116083*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116095*/          OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*116098*/          OPC_EmitInteger, MVT::i32, 0, 
/*116101*/          OPC_EmitInteger, MVT::i32, 0, 
/*116104*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116116*/          OPC_EmitRegister, MVT::i32, AMDGPU::ONE_INT,
/*116119*/          OPC_EmitInteger, MVT::i32, 0, 
/*116122*/          OPC_EmitInteger, MVT::i32, 0, 
/*116125*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116137*/          OPC_EmitInteger, MVT::i32, 1, 
/*116140*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*116143*/          OPC_EmitInteger, MVT::i32, 0, 
/*116146*/          OPC_EmitInteger, MVT::i32, 0, 
/*116149*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, ONE_INT:i32)
/*116173*/        /*Scope*/ 16, /*->116190*/
/*116174*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116176*/          OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*116181*/          OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (S_BFE_I32:i32:i1 i32:i32:$src, 65536:i32)
/*116190*/        0, /*End of Scope*/
/*116191*/      /*SwitchType*/ 16, MVT::i64,// ->116209
/*116193*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116195*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*116200*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i1:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 65536:i32)
/*116209*/      /*SwitchType*/ 16, MVT::i16,// ->116227
/*116211*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116213*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*116218*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                      MVT::i16, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i16 i16:i16:$src, i1:Other) - Complexity = 3
                  // Dst: (S_BFE_I32:i16:i1 ?:i16:$src, 65536:i32)
/*116227*/      0, // EndSwitchType
/*116228*/    /*Scope*/ 39|128,1/*167*/, /*->116397*/
/*116230*/      OPC_CheckValueType, MVT::i8,
/*116232*/      OPC_MoveParent,
/*116233*/      OPC_SwitchType /*3 cases */, 124, MVT::i32,// ->116360
/*116236*/        OPC_Scope, 9, /*->116247*/ // 2 children in Scope
/*116238*/          OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116240*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_SEXT_I32_I8), 0,
                        MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i8:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I8:i32 i32:i32:$src0)
/*116247*/        /*Scope*/ 111, /*->116359*/
/*116248*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*116250*/          OPC_EmitInteger, MVT::i32, 0, 
/*116253*/          OPC_EmitInteger, MVT::i32, 0, 
/*116256*/          OPC_EmitInteger, MVT::i32, 0, 
/*116259*/          OPC_EmitInteger, MVT::i32, 0, 
/*116262*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116274*/          OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*116277*/          OPC_EmitInteger, MVT::i32, 0, 
/*116280*/          OPC_EmitInteger, MVT::i32, 0, 
/*116283*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116295*/          OPC_EmitInteger, MVT::i32, 8, 
/*116298*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*116305*/          OPC_EmitInteger, MVT::i32, 0, 
/*116308*/          OPC_EmitInteger, MVT::i32, 0, 
/*116311*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116323*/          OPC_EmitInteger, MVT::i32, 1, 
/*116326*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*116329*/          OPC_EmitInteger, MVT::i32, 0, 
/*116332*/          OPC_EmitInteger, MVT::i32, 0, 
/*116335*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i8:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 8:i32))
/*116359*/        0, /*End of Scope*/
/*116360*/      /*SwitchType*/ 16, MVT::i16,// ->116378
/*116362*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116364*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,32/*524288*/, 
/*116369*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                      MVT::i16, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i16 i16:i16:$src, i8:Other) - Complexity = 3
                  // Dst: (S_BFE_I32:i16:i1 ?:i16:$src, 524288:i32)
/*116378*/      /*SwitchType*/ 16, MVT::i64,// ->116396
/*116380*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116382*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,32/*524288*/, 
/*116387*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i8:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 524288:i32)
/*116396*/      0, // EndSwitchType
/*116397*/    /*Scope*/ 21|128,1/*149*/, /*->116548*/
/*116399*/      OPC_CheckValueType, MVT::i16,
/*116401*/      OPC_MoveParent,
/*116402*/      OPC_SwitchType /*2 cases */, 124, MVT::i32,// ->116529
/*116405*/        OPC_Scope, 9, /*->116416*/ // 2 children in Scope
/*116407*/          OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116409*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i16:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I16:i32 i32:i32:$src0)
/*116416*/        /*Scope*/ 111, /*->116528*/
/*116417*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*116419*/          OPC_EmitInteger, MVT::i32, 0, 
/*116422*/          OPC_EmitInteger, MVT::i32, 0, 
/*116425*/          OPC_EmitInteger, MVT::i32, 0, 
/*116428*/          OPC_EmitInteger, MVT::i32, 0, 
/*116431*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116443*/          OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*116446*/          OPC_EmitInteger, MVT::i32, 0, 
/*116449*/          OPC_EmitInteger, MVT::i32, 0, 
/*116452*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116464*/          OPC_EmitInteger, MVT::i32, 16, 
/*116467*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*116474*/          OPC_EmitInteger, MVT::i32, 0, 
/*116477*/          OPC_EmitInteger, MVT::i32, 0, 
/*116480*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116492*/          OPC_EmitInteger, MVT::i32, 1, 
/*116495*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*116498*/          OPC_EmitInteger, MVT::i32, 0, 
/*116501*/          OPC_EmitInteger, MVT::i32, 0, 
/*116504*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i16:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 16:i32))
/*116528*/        0, /*End of Scope*/
/*116529*/      /*SwitchType*/ 16, MVT::i64,// ->116547
/*116531*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116533*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,64/*1048576*/, 
/*116538*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i16:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 1048576:i32)
/*116547*/      0, // EndSwitchType
/*116548*/    /*Scope*/ 20, /*->116569*/
/*116549*/      OPC_CheckValueType, MVT::i32,
/*116551*/      OPC_MoveParent,
/*116552*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116554*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,1/*2097152*/, 
/*116560*/      OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                    MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (sext_inreg:i64 i64:i64:$src, i32:Other) - Complexity = 3
                // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 2097152:i32)
/*116569*/    0, /*End of Scope*/
/*116570*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::MAD_U24),// ->116691
/*116573*/    OPC_RecordChild0, // #0 = $src0
/*116574*/    OPC_RecordChild1, // #1 = $src1
/*116575*/    OPC_RecordChild2, // #2 = $src2
/*116576*/    OPC_CheckChild2Type, MVT::i32,
/*116578*/    OPC_CheckType, MVT::i32,
/*116580*/    OPC_Scope, 98, /*->116680*/ // 2 children in Scope
/*116582*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*116584*/      OPC_EmitInteger, MVT::i32, 0, 
/*116587*/      OPC_EmitInteger, MVT::i32, 0, 
/*116590*/      OPC_EmitInteger, MVT::i32, 0, 
/*116593*/      OPC_EmitInteger, MVT::i32, 0, 
/*116596*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116608*/      OPC_EmitInteger, MVT::i32, 0, 
/*116611*/      OPC_EmitInteger, MVT::i32, 0, 
/*116614*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116626*/      OPC_EmitInteger, MVT::i32, 0, 
/*116629*/      OPC_EmitInteger, MVT::i32, 0, 
/*116632*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116644*/      OPC_EmitInteger, MVT::i32, 1, 
/*116647*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*116650*/      OPC_EmitInteger, MVT::i32, 0, 
/*116653*/      OPC_EmitInteger, MVT::i32, 0, 
/*116656*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*116680*/    /*Scope*/ 9, /*->116690*/
/*116681*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_U32_U24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*116690*/    0, /*End of Scope*/
/*116691*/  /*SwitchOpcode*/ 119, TARGET_VAL(ISD::ROTR),// ->116813
/*116694*/    OPC_RecordChild0, // #0 = $src0
/*116695*/    OPC_RecordChild1, // #1 = $src1
/*116696*/    OPC_CheckChild1Type, MVT::i32,
/*116698*/    OPC_CheckType, MVT::i32,
/*116700*/    OPC_Scope, 98, /*->116800*/ // 2 children in Scope
/*116702*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*116704*/      OPC_EmitInteger, MVT::i32, 0, 
/*116707*/      OPC_EmitInteger, MVT::i32, 0, 
/*116710*/      OPC_EmitInteger, MVT::i32, 0, 
/*116713*/      OPC_EmitInteger, MVT::i32, 0, 
/*116716*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116728*/      OPC_EmitInteger, MVT::i32, 0, 
/*116731*/      OPC_EmitInteger, MVT::i32, 0, 
/*116734*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116746*/      OPC_EmitInteger, MVT::i32, 0, 
/*116749*/      OPC_EmitInteger, MVT::i32, 0, 
/*116752*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116764*/      OPC_EmitInteger, MVT::i32, 1, 
/*116767*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*116770*/      OPC_EmitInteger, MVT::i32, 0, 
/*116773*/      OPC_EmitInteger, MVT::i32, 0, 
/*116776*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BIT_ALIGN_INT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 0, 7, 8, 9, 1, 10, 11, 12, 13, 14, 15, 16, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BIT_ALIGN_INT_eg:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*116800*/    /*Scope*/ 11, /*->116812*/
/*116801*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116803*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 0, 1, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_ALIGNBIT_B32:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*116812*/    0, /*End of Scope*/
/*116813*/  /*SwitchOpcode*/ 116, TARGET_VAL(AMDGPUISD::MUL_U24),// ->116932
/*116816*/    OPC_RecordChild0, // #0 = $src0
/*116817*/    OPC_RecordChild1, // #1 = $src1
/*116818*/    OPC_CheckType, MVT::i32,
/*116820*/    OPC_Scope, 100, /*->116922*/ // 2 children in Scope
/*116822*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*116824*/      OPC_EmitInteger, MVT::i32, 0, 
/*116827*/      OPC_EmitInteger, MVT::i32, 0, 
/*116830*/      OPC_EmitInteger, MVT::i32, 1, 
/*116833*/      OPC_EmitInteger, MVT::i32, 0, 
/*116836*/      OPC_EmitInteger, MVT::i32, 0, 
/*116839*/      OPC_EmitInteger, MVT::i32, 0, 
/*116842*/      OPC_EmitInteger, MVT::i32, 0, 
/*116845*/      OPC_EmitInteger, MVT::i32, 0, 
/*116848*/      OPC_EmitInteger, MVT::i32, 0, 
/*116851*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116863*/      OPC_EmitInteger, MVT::i32, 0, 
/*116866*/      OPC_EmitInteger, MVT::i32, 0, 
/*116869*/      OPC_EmitInteger, MVT::i32, 0, 
/*116872*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116884*/      OPC_EmitInteger, MVT::i32, 1, 
/*116887*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*116890*/      OPC_EmitInteger, MVT::i32, 0, 
/*116893*/      OPC_EmitInteger, MVT::i32, 0, 
/*116896*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_UINT24_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*116922*/    /*Scope*/ 8, /*->116931*/
/*116923*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_U32_U24_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_U32_U24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*116931*/    0, /*End of Scope*/
/*116932*/  /*SwitchOpcode*/ 104, TARGET_VAL(AMDGPUISD::CARRY),// ->117039
/*116935*/    OPC_RecordChild0, // #0 = $src0
/*116936*/    OPC_RecordChild1, // #1 = $src1
/*116937*/    OPC_CheckType, MVT::i32,
/*116939*/    OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*116941*/    OPC_EmitInteger, MVT::i32, 0, 
/*116944*/    OPC_EmitInteger, MVT::i32, 0, 
/*116947*/    OPC_EmitInteger, MVT::i32, 1, 
/*116950*/    OPC_EmitInteger, MVT::i32, 0, 
/*116953*/    OPC_EmitInteger, MVT::i32, 0, 
/*116956*/    OPC_EmitInteger, MVT::i32, 0, 
/*116959*/    OPC_EmitInteger, MVT::i32, 0, 
/*116962*/    OPC_EmitInteger, MVT::i32, 0, 
/*116965*/    OPC_EmitInteger, MVT::i32, 0, 
/*116968*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116980*/    OPC_EmitInteger, MVT::i32, 0, 
/*116983*/    OPC_EmitInteger, MVT::i32, 0, 
/*116986*/    OPC_EmitInteger, MVT::i32, 0, 
/*116989*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117001*/    OPC_EmitInteger, MVT::i32, 1, 
/*117004*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*117007*/    OPC_EmitInteger, MVT::i32, 0, 
/*117010*/    OPC_EmitInteger, MVT::i32, 0, 
/*117013*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ADDC_UINT), 0,
                  MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
              // Src: (AMDGPUcarry:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
              // Dst: (ADDC_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*117039*/  /*SwitchOpcode*/ 104, TARGET_VAL(AMDGPUISD::BORROW),// ->117146
/*117042*/    OPC_RecordChild0, // #0 = $src0
/*117043*/    OPC_RecordChild1, // #1 = $src1
/*117044*/    OPC_CheckType, MVT::i32,
/*117046*/    OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*117048*/    OPC_EmitInteger, MVT::i32, 0, 
/*117051*/    OPC_EmitInteger, MVT::i32, 0, 
/*117054*/    OPC_EmitInteger, MVT::i32, 1, 
/*117057*/    OPC_EmitInteger, MVT::i32, 0, 
/*117060*/    OPC_EmitInteger, MVT::i32, 0, 
/*117063*/    OPC_EmitInteger, MVT::i32, 0, 
/*117066*/    OPC_EmitInteger, MVT::i32, 0, 
/*117069*/    OPC_EmitInteger, MVT::i32, 0, 
/*117072*/    OPC_EmitInteger, MVT::i32, 0, 
/*117075*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117087*/    OPC_EmitInteger, MVT::i32, 0, 
/*117090*/    OPC_EmitInteger, MVT::i32, 0, 
/*117093*/    OPC_EmitInteger, MVT::i32, 0, 
/*117096*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117108*/    OPC_EmitInteger, MVT::i32, 1, 
/*117111*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*117114*/    OPC_EmitInteger, MVT::i32, 0, 
/*117117*/    OPC_EmitInteger, MVT::i32, 0, 
/*117120*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SUBB_UINT), 0,
                  MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
              // Src: (AMDGPUborrow:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
              // Dst: (SUBB_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*117146*/  /*SwitchOpcode*/ 10|128,1/*138*/, TARGET_VAL(ISD::CTPOP),// ->117288
/*117150*/    OPC_RecordChild0, // #0 = $src0
/*117151*/    OPC_SwitchType /*2 cases */, 80, MVT::i32,// ->117234
/*117154*/      OPC_Scope, 66, /*->117222*/ // 2 children in Scope
/*117156*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*117158*/        OPC_EmitInteger, MVT::i32, 1, 
/*117161*/        OPC_EmitInteger, MVT::i32, 0, 
/*117164*/        OPC_EmitInteger, MVT::i32, 0, 
/*117167*/        OPC_EmitInteger, MVT::i32, 0, 
/*117170*/        OPC_EmitInteger, MVT::i32, 0, 
/*117173*/        OPC_EmitInteger, MVT::i32, 0, 
/*117176*/        OPC_EmitInteger, MVT::i32, 0, 
/*117179*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117191*/        OPC_EmitInteger, MVT::i32, 1, 
/*117194*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*117197*/        OPC_EmitInteger, MVT::i32, 0, 
/*117200*/        OPC_EmitInteger, MVT::i32, 0, 
/*117203*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BCNT_INT), 0,
                      MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ctpop:i32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: (BCNT_INT:i32 R600_Reg32:i32:$src0)
/*117222*/      /*Scope*/ 10, /*->117233*/
/*117223*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117225*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BCNT1_I32_B32), 0,
                      MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                  // Src: (ctpop:i32 i32:i32:$src0) - Complexity = 3
                  // Dst: (S_BCNT1_I32_B32:i32:i1 i32:i32:$src0)
/*117233*/      0, /*End of Scope*/
/*117234*/    /*SwitchType*/ 51, MVT::i64,// ->117287
/*117236*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117238*/      OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*117241*/      OPC_EmitNode2, TARGET_VAL(AMDGPU::S_BCNT1_I32_B64), 0,
                    MVT::i16, MVT::i1, 1/*#Ops*/, 0,  // Results = #2 #3
/*117249*/      OPC_EmitInteger, MVT::i32, AMDGPU::SReg_32RegClassID,
/*117252*/      OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::i32, 2/*#Ops*/, 2, 4,  // Results = #5
/*117260*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*117263*/      OPC_EmitInteger, MVT::i32, 0, 
/*117266*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    MVT::i16, 1/*#Ops*/, 7,  // Results = #8
/*117273*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*117276*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::i64, 5/*#Ops*/, 1, 5, 6, 8, 9, 
                // Src: (ctpop:i64 i64:i64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:i64 SReg_64:i32, (COPY_TO_REGCLASS:i32 (S_BCNT1_I32_B64:i16:i1 ?:i64:$src), SReg_32:i32), sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*117287*/    0, // EndSwitchType
/*117288*/  /*SwitchOpcode*/ 82, TARGET_VAL(AMDGPUISD::FFBH_U32),// ->117373
/*117291*/    OPC_RecordChild0, // #0 = $src0
/*117292*/    OPC_CheckType, MVT::i32,
/*117294*/    OPC_Scope, 66, /*->117362*/ // 2 children in Scope
/*117296*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*117298*/      OPC_EmitInteger, MVT::i32, 1, 
/*117301*/      OPC_EmitInteger, MVT::i32, 0, 
/*117304*/      OPC_EmitInteger, MVT::i32, 0, 
/*117307*/      OPC_EmitInteger, MVT::i32, 0, 
/*117310*/      OPC_EmitInteger, MVT::i32, 0, 
/*117313*/      OPC_EmitInteger, MVT::i32, 0, 
/*117316*/      OPC_EmitInteger, MVT::i32, 0, 
/*117319*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117331*/      OPC_EmitInteger, MVT::i32, 1, 
/*117334*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*117337*/      OPC_EmitInteger, MVT::i32, 0, 
/*117340*/      OPC_EmitInteger, MVT::i32, 0, 
/*117343*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FFBH_UINT), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUffbh_u32:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBH_UINT:i32 R600_Reg32:i32:$src0)
/*117362*/    /*Scope*/ 9, /*->117372*/
/*117363*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117365*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_FLBIT_I32_B32), 0,
                    MVT::i32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUffbh_u32:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FLBIT_I32_B32:i32 i32:i32:$src0)
/*117372*/    0, /*End of Scope*/
/*117373*/  /*SwitchOpcode*/ 82, TARGET_VAL(ISD::CTTZ_ZERO_UNDEF),// ->117458
/*117376*/    OPC_RecordChild0, // #0 = $src0
/*117377*/    OPC_CheckType, MVT::i32,
/*117379*/    OPC_Scope, 66, /*->117447*/ // 2 children in Scope
/*117381*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*117383*/      OPC_EmitInteger, MVT::i32, 1, 
/*117386*/      OPC_EmitInteger, MVT::i32, 0, 
/*117389*/      OPC_EmitInteger, MVT::i32, 0, 
/*117392*/      OPC_EmitInteger, MVT::i32, 0, 
/*117395*/      OPC_EmitInteger, MVT::i32, 0, 
/*117398*/      OPC_EmitInteger, MVT::i32, 0, 
/*117401*/      OPC_EmitInteger, MVT::i32, 0, 
/*117404*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117416*/      OPC_EmitInteger, MVT::i32, 1, 
/*117419*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*117422*/      OPC_EmitInteger, MVT::i32, 0, 
/*117425*/      OPC_EmitInteger, MVT::i32, 0, 
/*117428*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FFBL_INT), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (cttz_zero_undef:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBL_INT:i32 R600_Reg32:i32:$src0)
/*117447*/    /*Scope*/ 9, /*->117457*/
/*117448*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117450*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_FF1_I32_B32), 0,
                    MVT::i32, 1/*#Ops*/, 0, 
                // Src: (cttz_zero_undef:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FF1_I32_B32:i32 i32:i32:$src0)
/*117457*/    0, /*End of Scope*/
/*117458*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::MAD_I24),// ->117579
/*117461*/    OPC_RecordChild0, // #0 = $src0
/*117462*/    OPC_RecordChild1, // #1 = $src1
/*117463*/    OPC_RecordChild2, // #2 = $src2
/*117464*/    OPC_CheckChild2Type, MVT::i32,
/*117466*/    OPC_CheckType, MVT::i32,
/*117468*/    OPC_Scope, 98, /*->117568*/ // 2 children in Scope
/*117470*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*117472*/      OPC_EmitInteger, MVT::i32, 0, 
/*117475*/      OPC_EmitInteger, MVT::i32, 0, 
/*117478*/      OPC_EmitInteger, MVT::i32, 0, 
/*117481*/      OPC_EmitInteger, MVT::i32, 0, 
/*117484*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117496*/      OPC_EmitInteger, MVT::i32, 0, 
/*117499*/      OPC_EmitInteger, MVT::i32, 0, 
/*117502*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117514*/      OPC_EmitInteger, MVT::i32, 0, 
/*117517*/      OPC_EmitInteger, MVT::i32, 0, 
/*117520*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117532*/      OPC_EmitInteger, MVT::i32, 1, 
/*117535*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*117538*/      OPC_EmitInteger, MVT::i32, 0, 
/*117541*/      OPC_EmitInteger, MVT::i32, 0, 
/*117544*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*117568*/    /*Scope*/ 9, /*->117578*/
/*117569*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_I32_I24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*117578*/    0, /*End of Scope*/
/*117579*/  /*SwitchOpcode*/ 116, TARGET_VAL(AMDGPUISD::MUL_I24),// ->117698
/*117582*/    OPC_RecordChild0, // #0 = $src0
/*117583*/    OPC_RecordChild1, // #1 = $src1
/*117584*/    OPC_CheckType, MVT::i32,
/*117586*/    OPC_Scope, 100, /*->117688*/ // 2 children in Scope
/*117588*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*117590*/      OPC_EmitInteger, MVT::i32, 0, 
/*117593*/      OPC_EmitInteger, MVT::i32, 0, 
/*117596*/      OPC_EmitInteger, MVT::i32, 1, 
/*117599*/      OPC_EmitInteger, MVT::i32, 0, 
/*117602*/      OPC_EmitInteger, MVT::i32, 0, 
/*117605*/      OPC_EmitInteger, MVT::i32, 0, 
/*117608*/      OPC_EmitInteger, MVT::i32, 0, 
/*117611*/      OPC_EmitInteger, MVT::i32, 0, 
/*117614*/      OPC_EmitInteger, MVT::i32, 0, 
/*117617*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117629*/      OPC_EmitInteger, MVT::i32, 0, 
/*117632*/      OPC_EmitInteger, MVT::i32, 0, 
/*117635*/      OPC_EmitInteger, MVT::i32, 0, 
/*117638*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117650*/      OPC_EmitInteger, MVT::i32, 1, 
/*117653*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*117656*/      OPC_EmitInteger, MVT::i32, 0, 
/*117659*/      OPC_EmitInteger, MVT::i32, 0, 
/*117662*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_INT24_cm), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1)
/*117688*/    /*Scope*/ 8, /*->117697*/
/*117689*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_I32_I24_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_I32_I24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*117697*/    0, /*End of Scope*/
/*117698*/  /*SwitchOpcode*/ 116, TARGET_VAL(AMDGPUISD::MULHI_I24),// ->117817
/*117701*/    OPC_RecordChild0, // #0 = $src0
/*117702*/    OPC_RecordChild1, // #1 = $src1
/*117703*/    OPC_CheckType, MVT::i32,
/*117705*/    OPC_Scope, 100, /*->117807*/ // 2 children in Scope
/*117707*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*117709*/      OPC_EmitInteger, MVT::i32, 0, 
/*117712*/      OPC_EmitInteger, MVT::i32, 0, 
/*117715*/      OPC_EmitInteger, MVT::i32, 1, 
/*117718*/      OPC_EmitInteger, MVT::i32, 0, 
/*117721*/      OPC_EmitInteger, MVT::i32, 0, 
/*117724*/      OPC_EmitInteger, MVT::i32, 0, 
/*117727*/      OPC_EmitInteger, MVT::i32, 0, 
/*117730*/      OPC_EmitInteger, MVT::i32, 0, 
/*117733*/      OPC_EmitInteger, MVT::i32, 0, 
/*117736*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117748*/      OPC_EmitInteger, MVT::i32, 0, 
/*117751*/      OPC_EmitInteger, MVT::i32, 0, 
/*117754*/      OPC_EmitInteger, MVT::i32, 0, 
/*117757*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117769*/      OPC_EmitInteger, MVT::i32, 1, 
/*117772*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*117775*/      OPC_EmitInteger, MVT::i32, 0, 
/*117778*/      OPC_EmitInteger, MVT::i32, 0, 
/*117781*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_INT_cm24), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmulhi_i24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_cm24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*117807*/    /*Scope*/ 8, /*->117816*/
/*117808*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_HI_I32_I24_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmulhi_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_HI_I32_I24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*117816*/    0, /*End of Scope*/
/*117817*/  /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ISD::ANY_EXTEND),// ->118006
/*117821*/    OPC_RecordChild0, // #0 = $src
/*117822*/    OPC_SwitchType /*3 cases */, 34, MVT::i32,// ->117859
/*117825*/      OPC_Scope, 11, /*->117838*/ // 2 children in Scope
/*117827*/        OPC_CheckChild0Type, MVT::i16,
/*117829*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*117831*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (anyext:i32 i16:i16:$src) - Complexity = 3
                  // Dst: (COPY:i32 ?:i16:$src)
/*117838*/      /*Scope*/ 19, /*->117858*/
/*117839*/        OPC_CheckChild0Type, MVT::i1,
/*117841*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117843*/        OPC_EmitInteger, MVT::i32, 0, 
/*117846*/        OPC_EmitInteger, MVT::i32, 1, 
/*117849*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (anyext:i32 i1:i1:$src0) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*117858*/      0, /*End of Scope*/
/*117859*/    /*SwitchType*/ 17, MVT::i16,// ->117878
/*117861*/      OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*117863*/      OPC_EmitInteger, MVT::i32, 0, 
/*117866*/      OPC_EmitInteger, MVT::i32, 1, 
/*117869*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                // Src: (anyext:i16 i1:i1:$src) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src)
/*117878*/    /*SwitchType*/ 125, MVT::i64,// ->118005
/*117880*/      OPC_Scope, 30, /*->117912*/ // 3 children in Scope
/*117882*/        OPC_CheckChild0Type, MVT::i32,
/*117884*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117886*/        OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*117889*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*117892*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::i32, 0/*#Ops*/,  // Results = #3
/*117898*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*117901*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (anyext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (IMPLICIT_DEF:i32), sub1:i32)
/*117912*/      /*Scope*/ 41, /*->117954*/
/*117913*/        OPC_CheckChild0Type, MVT::i16,
/*117915*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*117917*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*117920*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY), 0,
                      MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*117927*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*117930*/        OPC_EmitInteger, MVT::i32, 0, 
/*117933*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 4,  // Results = #5
/*117940*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*117943*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 1, 2, 3, 5, 6, 
                  // Src: (anyext:i64 i16:i16:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (COPY:i32 ?:i16:$src), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*117954*/      /*Scope*/ 49, /*->118004*/
/*117955*/        OPC_CheckChild0Type, MVT::i1,
/*117957*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117959*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*117962*/        OPC_EmitInteger, MVT::i32, 0, 
/*117965*/        OPC_EmitInteger, MVT::i32, 1, 
/*117968*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*117977*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*117980*/        OPC_EmitInteger, MVT::i32, 0, 
/*117983*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*117990*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*117993*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                  // Src: (anyext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*118004*/      0, /*End of Scope*/
/*118005*/    0, // EndSwitchType
/*118006*/  /*SwitchOpcode*/ 21|128,1/*149*/, TARGET_VAL(ISD::TRUNCATE),// ->118159
/*118010*/    OPC_RecordChild0, // #0 = $src
/*118011*/    OPC_SwitchType /*3 cases */, 30, MVT::i16,// ->118044
/*118014*/      OPC_Scope, 11, /*->118027*/ // 2 children in Scope
/*118016*/        OPC_CheckChild0Type, MVT::i32,
/*118018*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*118020*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY), 0,
                      MVT::i16, 1/*#Ops*/, 0, 
                  // Src: (trunc:i16 i32:i32:$src) - Complexity = 3
                  // Dst: (COPY:i16 ?:i32:$src)
/*118027*/      /*Scope*/ 15, /*->118043*/
/*118028*/        OPC_CheckChild0Type, MVT::i64,
/*118030*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*118032*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*118035*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (trunc:i16 i64:i64:$src) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:i16 ?:i64:$src, sub0:i32)
/*118043*/      0, /*End of Scope*/
/*118044*/    /*SwitchType*/ 13, MVT::i32,// ->118059
/*118046*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118048*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*118051*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (trunc:i32 i64:i64:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)
/*118059*/    /*SwitchType*/ 97, MVT::i1,// ->118158
/*118061*/      OPC_Scope, 27, /*->118090*/ // 3 children in Scope
/*118063*/        OPC_CheckChild0Type, MVT::i32,
/*118065*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118067*/        OPC_EmitInteger, MVT::i32, 1, 
/*118070*/        OPC_EmitNode2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                      MVT::i16, MVT::i1, 2/*#Ops*/, 1, 0,  // Results = #2 #3
/*118079*/        OPC_EmitInteger, MVT::i32, 1, 
/*118082*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 2, 4, 
                  // Src: (trunc:i1 i32:i32:$a) - Complexity = 3
                  // Dst: (V_CMP_EQ_U32_e64:i1 (S_AND_B32:i16:i1 1:i32, ?:i32:$a), 1:i32)
/*118090*/      /*Scope*/ 27, /*->118118*/
/*118091*/        OPC_CheckChild0Type, MVT::i16,
/*118093*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118095*/        OPC_EmitInteger, MVT::i32, 1, 
/*118098*/        OPC_EmitNode2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                      MVT::i16, MVT::i1, 2/*#Ops*/, 1, 0,  // Results = #2 #3
/*118107*/        OPC_EmitInteger, MVT::i32, 1, 
/*118110*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 2, 4, 
                  // Src: (trunc:i1 i16:i16:$a) - Complexity = 3
                  // Dst: (V_CMP_EQ_U32_e64:i1 (S_AND_B32:i16:i1 1:i32, ?:i16:$a), 1:i32)
/*118118*/      /*Scope*/ 38, /*->118157*/
/*118119*/        OPC_CheckChild0Type, MVT::i64,
/*118121*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118123*/        OPC_EmitInteger, MVT::i32, 1, 
/*118126*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*118129*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*118137*/        OPC_EmitNode2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                      MVT::i16, MVT::i1, 2/*#Ops*/, 1, 3,  // Results = #4 #5
/*118146*/        OPC_EmitInteger, MVT::i32, 1, 
/*118149*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 4, 6, 
                  // Src: (trunc:i1 i64:i64:$a) - Complexity = 3
                  // Dst: (V_CMP_EQ_U32_e64:i1 (S_AND_B32:i16:i1 1:i32, (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)), 1:i32)
/*118157*/      0, /*End of Scope*/
/*118158*/    0, // EndSwitchType
/*118159*/  /*SwitchOpcode*/ 12, TARGET_VAL(ISD::BITREVERSE),// ->118174
/*118162*/    OPC_RecordChild0, // #0 = $src0
/*118163*/    OPC_CheckType, MVT::i32,
/*118165*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118167*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BREV_B32), 0,
                  MVT::i32, 1/*#Ops*/, 0, 
              // Src: (bitreverse:i32 i32:i32:$src0) - Complexity = 3
              // Dst: (S_BREV_B32:i32 i32:i32:$src0)
/*118174*/  /*SwitchOpcode*/ 12, TARGET_VAL(AMDGPUISD::FFBH_I32),// ->118189
/*118177*/    OPC_RecordChild0, // #0 = $src0
/*118178*/    OPC_CheckType, MVT::i32,
/*118180*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118182*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_FLBIT_I32), 0,
                  MVT::i32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUffbh_i32:i32 i32:i32:$src0) - Complexity = 3
              // Dst: (S_FLBIT_I32:i32 i32:i32:$src0)
/*118189*/  /*SwitchOpcode*/ 16, TARGET_VAL(ISD::ADDE),// ->118208
/*118192*/    OPC_CaptureGlueInput,
/*118193*/    OPC_RecordChild0, // #0 = $src0
/*118194*/    OPC_RecordChild1, // #1 = $src1
/*118195*/    OPC_CheckType, MVT::i32,
/*118197*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118199*/    OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ADDC_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
              // Src: (adde:i32 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1) - Complexity = 3
              // Dst: (S_ADDC_U32:i32:i1 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1)
/*118208*/  /*SwitchOpcode*/ 16, TARGET_VAL(ISD::SUBE),// ->118227
/*118211*/    OPC_CaptureGlueInput,
/*118212*/    OPC_RecordChild0, // #0 = $src0
/*118213*/    OPC_RecordChild1, // #1 = $src1
/*118214*/    OPC_CheckType, MVT::i32,
/*118216*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118218*/    OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_SUBB_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
              // Src: (sube:i32 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1) - Complexity = 3
              // Dst: (S_SUBB_U32:i32:i1 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1)
/*118227*/  /*SwitchOpcode*/ 22, TARGET_VAL(AMDGPUISD::ENDPGM),// ->118252
/*118230*/    OPC_RecordNode, // #0 = 'AMDGPUendpgm' chained node
/*118231*/    OPC_CaptureGlueInput,
/*118232*/    OPC_Scope, 8, /*->118242*/ // 2 children in Scope
/*118234*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118236*/      OPC_EmitMergeInputChains1_0,
/*118237*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_ENDPGM), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#Ops*/, 
                // Src: (AMDGPUendpgm) - Complexity = 3
                // Dst: (S_ENDPGM)
/*118242*/    /*Scope*/ 8, /*->118251*/
/*118243*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*118245*/      OPC_EmitMergeInputChains1_0,
/*118246*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RETURN), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#Ops*/, 
                // Src: (AMDGPUendpgm) - Complexity = 3
                // Dst: (RETURN)
/*118251*/    0, /*End of Scope*/
/*118252*/  /*SwitchOpcode*/ 29, TARGET_VAL(ISD::BR),// ->118284
/*118255*/    OPC_RecordNode, // #0 = 'br' chained node
/*118256*/    OPC_RecordChild1, // #1 = $simm16
/*118257*/    OPC_MoveChild1,
/*118258*/    OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*118261*/    OPC_MoveParent,
/*118262*/    OPC_Scope, 9, /*->118273*/ // 2 children in Scope
/*118264*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118266*/      OPC_EmitMergeInputChains1_0,
/*118267*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_BRANCH), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$simm16) - Complexity = 3
                // Dst: (S_BRANCH (bb:Other):$simm16)
/*118273*/    /*Scope*/ 9, /*->118283*/
/*118274*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*118276*/      OPC_EmitMergeInputChains1_0,
/*118277*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BRANCH), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (BRANCH (bb:Other):$target)
/*118283*/    0, /*End of Scope*/
/*118284*/  /*SwitchOpcode*/ 15, TARGET_VAL(ISD::ADDC),// ->118302
/*118287*/    OPC_RecordChild0, // #0 = $src0
/*118288*/    OPC_RecordChild1, // #1 = $src1
/*118289*/    OPC_CheckType, MVT::i32,
/*118291*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118293*/    OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ADD_U32), 0|OPFL_GlueOutput,
                  MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
              // Src: (addc:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
              // Dst: (S_ADD_U32:i32:i1 ?:i32:$src0, ?:i32:$src1)
/*118302*/  /*SwitchOpcode*/ 25, TARGET_VAL(ISD::READCYCLECOUNTER),// ->118330
/*118305*/    OPC_RecordNode, // #0 = 'readcyclecounter' chained node
/*118306*/    OPC_CheckType, MVT::i64,
/*118308*/    OPC_Scope, 9, /*->118319*/ // 2 children in Scope
/*118310*/      OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*118312*/      OPC_EmitMergeInputChains1_0,
/*118313*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (readcyclecounter:i64) - Complexity = 3
                // Dst: (S_MEMTIME:i64)
/*118319*/    /*Scope*/ 9, /*->118329*/
/*118320*/      OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*118322*/      OPC_EmitMergeInputChains1_0,
/*118323*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMREALTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (readcyclecounter:i64) - Complexity = 3
                // Dst: (S_MEMREALTIME:i64)
/*118329*/    0, /*End of Scope*/
/*118330*/  /*SwitchOpcode*/ 10, TARGET_VAL(AMDGPUISD::RETURN),// ->118343
/*118333*/    OPC_RecordNode, // #0 = 'AMDGPUreturn' chained node
/*118334*/    OPC_CaptureGlueInput,
/*118335*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118337*/    OPC_EmitMergeInputChains1_0,
/*118338*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_RETURN), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                  0/*#Ops*/, 
              // Src: (AMDGPUreturn) - Complexity = 3
              // Dst: (SI_RETURN)
/*118343*/  /*SwitchOpcode*/ 59, TARGET_VAL(ISD::SELECT),// ->118405
/*118346*/    OPC_RecordChild0, // #0 = $src0
/*118347*/    OPC_CheckChild0Type, MVT::i1,
/*118349*/    OPC_RecordChild1, // #1 = $src1
/*118350*/    OPC_RecordChild2, // #2 = $src2
/*118351*/    OPC_SwitchType /*4 cases */, 11, MVT::i16,// ->118365
/*118354*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118356*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::i16, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:i16 i1:i1:$src0, i16:i16:$src1, i16:i16:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i16 ?:i16:$src2, ?:i16:$src1, ?:i1:$src0)
/*118365*/    /*SwitchType*/ 11, MVT::i32,// ->118378
/*118367*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118369*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:i32 i1:i1:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 ?:i32:$src2, ?:i32:$src1, ?:i1:$src0)
/*118378*/    /*SwitchType*/ 11, MVT::f16,// ->118391
/*118380*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118382*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::f16, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:f16 i1:i1:$src0, f16:f16:$src1, f16:f16:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:f16 ?:f16:$src2, ?:f16:$src1, ?:i1:$src0)
/*118391*/    /*SwitchType*/ 11, MVT::f32,// ->118404
/*118393*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118395*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::f32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:f32 i1:i1:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:f32 ?:f32:$src2, ?:f32:$src1, ?:i1:$src0)
/*118404*/    0, // EndSwitchType
/*118405*/  /*SwitchOpcode*/ 15, TARGET_VAL(ISD::FrameIndex),// ->118423
/*118408*/    OPC_RecordNode, // #0 = $fi
/*118409*/    OPC_CheckType, MVT::i32,
/*118411*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118413*/    OPC_EmitNodeXForm, 7, 0, // frameindex_to_targetframeindex
/*118416*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                  MVT::i32, 1/*#Ops*/, 1, 
              // Src: (frameindex:i32):$fi - Complexity = 3
              // Dst: (V_MOV_B32_e32:i32 (frameindex_to_targetframeindex:i32 ?:i32:$fi))
/*118423*/  /*SwitchOpcode*/ 51, TARGET_VAL(ISD::BSWAP),// ->118477
/*118426*/    OPC_RecordChild0, // #0 = $a
/*118427*/    OPC_CheckType, MVT::i32,
/*118429*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118431*/    OPC_EmitInteger, MVT::i32, 127|128,1|128,124|128,7/*16711935*/, 
/*118437*/    OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                  MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*118444*/    OPC_EmitInteger, MVT::i32, 24, 
/*118447*/    OPC_EmitNode1, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  MVT::i16, 3/*#Ops*/, 0, 0, 3,  // Results = #4
/*118456*/    OPC_EmitInteger, MVT::i32, 8, 
/*118459*/    OPC_EmitNode1, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  MVT::i16, 3/*#Ops*/, 0, 0, 5,  // Results = #6
/*118468*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                  MVT::i32, 3/*#Ops*/, 2, 4, 6, 
              // Src: (bswap:i32 i32:i32:$a) - Complexity = 3
              // Dst: (V_BFI_B32:i32 (S_MOV_B32:i16 16711935:i32), (V_ALIGNBIT_B32:i16 ?:i32:$a, ?:i32:$a, 24:i32), (V_ALIGNBIT_B32:i16 ?:i32:$a, ?:i32:$a, 8:i32))
/*118477*/  /*SwitchOpcode*/ 36, TARGET_VAL(AMDGPUISD::BRANCH_COND),// ->118516
/*118480*/    OPC_RecordNode, // #0 = 'IL_brcond' chained node
/*118481*/    OPC_RecordChild1, // #1 = $target
/*118482*/    OPC_MoveChild1,
/*118483*/    OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*118486*/    OPC_MoveParent,
/*118487*/    OPC_RecordChild2, // #2 = $src0
/*118488*/    OPC_Scope, 12, /*->118502*/ // 2 children in Scope
/*118490*/      OPC_CheckChild2Type, MVT::i32,
/*118492*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*118494*/      OPC_EmitMergeInputChains1_0,
/*118495*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BRANCH_COND_i32), 0|OPFL_Chain,
                    2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_i32 (bb:Other):$target, R600_Reg32:i32:$src0)
/*118502*/    /*Scope*/ 12, /*->118515*/
/*118503*/      OPC_CheckChild2Type, MVT::f32,
/*118505*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*118507*/      OPC_EmitMergeInputChains1_0,
/*118508*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BRANCH_COND_f32), 0|OPFL_Chain,
                    2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_f32 (bb:Other):$target, R600_Reg32:f32:$src0)
/*118515*/    0, /*End of Scope*/
/*118516*/  /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::KILL),// ->118532
/*118519*/    OPC_RecordNode, // #0 = 'AMDGPUkill' chained node
/*118520*/    OPC_RecordChild1, // #1 = $src
/*118521*/    OPC_CheckChild1Type, MVT::i32,
/*118523*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118525*/    OPC_EmitMergeInputChains1_0,
/*118526*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                  1/*#Ops*/, 1, 
              // Src: (AMDGPUkill i32:i32:$src) - Complexity = 3
              // Dst: (SI_KILL i32:i32:$src)
/*118532*/  /*SwitchOpcode*/ 13, TARGET_VAL(ISD::TRAP),// ->118548
/*118535*/    OPC_RecordNode, // #0 = 'trap' chained node
/*118536*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118538*/    OPC_EmitMergeInputChains1_0,
/*118539*/    OPC_EmitInteger, MVT::i16, 2, 
/*118542*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_TRAP_PSEUDO), 0|OPFL_Chain,
                  1/*#Ops*/, 1, 
              // Src: (trap) - Complexity = 3
              // Dst: (S_TRAP_PSEUDO 2:i16)
/*118548*/  /*SwitchOpcode*/ 13, TARGET_VAL(ISD::DEBUGTRAP),// ->118564
/*118551*/    OPC_RecordNode, // #0 = 'debugtrap' chained node
/*118552*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118554*/    OPC_EmitMergeInputChains1_0,
/*118555*/    OPC_EmitInteger, MVT::i16, 3, 
/*118558*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_TRAP_PSEUDO), 0|OPFL_Chain,
                  1/*#Ops*/, 1, 
              // Src: (debugtrap) - Complexity = 3
              // Dst: (S_TRAP_PSEUDO 3:i16)
/*118564*/  /*SwitchOpcode*/ 24, TARGET_VAL(AMDGPUISD::CVT_PKRTZ_F16_F32),// ->118591
/*118567*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*118568*/    OPC_CheckChild0Type, MVT::f32,
/*118570*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*118571*/    OPC_CheckType, MVT::i32,
/*118573*/    OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*118576*/    OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*118579*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_PKRTZ_F16_F32_e64), 0,
                  MVT::i32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
              // Src: (AMDGPUpkrtz_f16_f32:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
              // Dst: (V_CVT_PKRTZ_F16_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*118591*/  /*SwitchOpcode*/ 95, TARGET_VAL(AMDGPUISD::FP_CLASS),// ->118689
/*118594*/    OPC_RecordChild0, // #0 = $VOP3Mods0Clamp0OMod:src0:src0_modifiers
/*118595*/    OPC_CheckType, MVT::i1,
/*118597*/    OPC_Scope, 40, /*->118639*/ // 3 children in Scope
/*118599*/      OPC_CheckChild0Type, MVT::f32,
/*118601*/      OPC_RecordChild1, // #1 = $src1
/*118602*/      OPC_CheckChild1Type, MVT::i32,
/*118604*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*118607*/      OPC_Scope, 9, /*->118618*/ // 3 children in Scope
/*118609*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_CLASS_F32_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*118618*/      /*Scope*/ 9, /*->118628*/
/*118619*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F32_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*118628*/      /*Scope*/ 9, /*->118638*/
/*118629*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F16_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F16_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*118638*/      0, /*End of Scope*/
/*118639*/    /*Scope*/ 30, /*->118670*/
/*118640*/      OPC_CheckChild0Type, MVT::f64,
/*118642*/      OPC_RecordChild1, // #1 = $src1
/*118643*/      OPC_CheckChild1Type, MVT::i32,
/*118645*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*118648*/      OPC_Scope, 9, /*->118659*/ // 2 children in Scope
/*118650*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*118659*/      /*Scope*/ 9, /*->118669*/
/*118660*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F64_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*118669*/      0, /*End of Scope*/
/*118670*/    /*Scope*/ 17, /*->118688*/
/*118671*/      OPC_CheckChild0Type, MVT::f16,
/*118673*/      OPC_RecordChild1, // #1 = $src1
/*118674*/      OPC_CheckChild1Type, MVT::i32,
/*118676*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*118679*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_CLASS_F16_e64), 0,
                    MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f16 f16:f16:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                // Dst: (V_CMP_CLASS_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1)
/*118688*/    0, /*End of Scope*/
/*118689*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::SMIN3),// ->118708
/*118692*/    OPC_RecordChild0, // #0 = $src0
/*118693*/    OPC_RecordChild1, // #1 = $src1
/*118694*/    OPC_RecordChild2, // #2 = $src2
/*118695*/    OPC_CheckChild2Type, MVT::i32,
/*118697*/    OPC_CheckType, MVT::i32,
/*118699*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_I32), 0,
                  MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUsmin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MIN3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*118708*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::UMIN3),// ->118727
/*118711*/    OPC_RecordChild0, // #0 = $src0
/*118712*/    OPC_RecordChild1, // #1 = $src1
/*118713*/    OPC_RecordChild2, // #2 = $src2
/*118714*/    OPC_CheckChild2Type, MVT::i32,
/*118716*/    OPC_CheckType, MVT::i32,
/*118718*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_U32), 0,
                  MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUumin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MIN3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*118727*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::SMAX3),// ->118746
/*118730*/    OPC_RecordChild0, // #0 = $src0
/*118731*/    OPC_RecordChild1, // #1 = $src1
/*118732*/    OPC_RecordChild2, // #2 = $src2
/*118733*/    OPC_CheckChild2Type, MVT::i32,
/*118735*/    OPC_CheckType, MVT::i32,
/*118737*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_I32), 0,
                  MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUsmax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MAX3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*118746*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::UMAX3),// ->118765
/*118749*/    OPC_RecordChild0, // #0 = $src0
/*118750*/    OPC_RecordChild1, // #1 = $src1
/*118751*/    OPC_RecordChild2, // #2 = $src2
/*118752*/    OPC_CheckChild2Type, MVT::i32,
/*118754*/    OPC_CheckType, MVT::i32,
/*118756*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_U32), 0,
                  MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUumax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MAX3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*118765*/  /*SwitchOpcode*/ 31, TARGET_VAL(AMDGPUISD::SMED3),// ->118799
/*118768*/    OPC_RecordChild0, // #0 = $src0
/*118769*/    OPC_RecordChild1, // #1 = $src1
/*118770*/    OPC_RecordChild2, // #2 = $src2
/*118771*/    OPC_SwitchType /*2 cases */, 11, MVT::i32,// ->118785
/*118774*/      OPC_CheckChild2Type, MVT::i32,
/*118776*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUsmed3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MED3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*118785*/    /*SwitchType*/ 11, MVT::i16,// ->118798
/*118787*/      OPC_CheckChild2Type, MVT::i16,
/*118789*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                    MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUsmed3:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2) - Complexity = -997
                // Dst: (V_MED3_I16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*118798*/    0, // EndSwitchType
/*118799*/  /*SwitchOpcode*/ 31, TARGET_VAL(AMDGPUISD::UMED3),// ->118833
/*118802*/    OPC_RecordChild0, // #0 = $src0
/*118803*/    OPC_RecordChild1, // #1 = $src1
/*118804*/    OPC_RecordChild2, // #2 = $src2
/*118805*/    OPC_SwitchType /*2 cases */, 11, MVT::i32,// ->118819
/*118808*/      OPC_CheckChild2Type, MVT::i32,
/*118810*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUumed3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MED3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*118819*/    /*SwitchType*/ 11, MVT::i16,// ->118832
/*118821*/      OPC_CheckChild2Type, MVT::i16,
/*118823*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                    MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUumed3:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2) - Complexity = -997
                // Dst: (V_MED3_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*118832*/    0, // EndSwitchType
/*118833*/  /*SwitchOpcode*/ 91, TARGET_VAL(AMDGPUISD::LOAD_CONSTANT),// ->118927
/*118836*/    OPC_RecordMemRef,
/*118837*/    OPC_RecordChild0, // #0 = $sbase
/*118838*/    OPC_RecordChild1, // #1 = $SMRDBufferImm:offset
/*118839*/    OPC_Scope, 36, /*->118877*/ // 3 children in Scope
/*118841*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118843*/      OPC_Scope, 15, /*->118860*/ // 2 children in Scope
/*118845*/        OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectSMRDBufferImm:$ #2
/*118848*/        OPC_EmitInteger, MVT::i1, 0, 
/*118851*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM), 0|OPFL_MemRefs,
                      MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferImm:i32 i32:i32:$offset)) - Complexity = 109
                  // Dst: (S_BUFFER_LOAD_DWORD_IMM:f32 ?:v4i32:$sbase, ?:i32:$offset, 0:i1)
/*118860*/      /*Scope*/ 15, /*->118876*/
/*118861*/        OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectSMRDBufferSgpr:$ #2
/*118864*/        OPC_EmitInteger, MVT::i1, 0, 
/*118867*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_SGPR), 0|OPFL_MemRefs,
                      MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferSgpr:i32 i32:i32:$offset)) - Complexity = 109
                  // Dst: (S_BUFFER_LOAD_DWORD_SGPR:f32 ?:v4i32:$sbase, ?:i32:$offset, 0:i1)
/*118876*/      0, /*End of Scope*/
/*118877*/    /*Scope*/ 17, /*->118895*/
/*118878*/      OPC_CheckPatternPredicate, 16, // (Subtarget->getGeneration() >= SISubtarget::SEA_ISLANDS)
/*118880*/      OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectSMRDBufferImm32:$ #2
/*118883*/      OPC_EmitInteger, MVT::i1, 0, 
/*118886*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM_ci), 0|OPFL_MemRefs,
                    MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferImm32:i32 i32:i32:$offset)) - Complexity = 109
                // Dst: (S_BUFFER_LOAD_DWORD_IMM_ci:f32 ?:v4i32:$sbase, ?:i32:$offset, 0:i1)
/*118895*/    /*Scope*/ 30, /*->118926*/
/*118896*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118898*/      OPC_EmitInteger, MVT::i32, 0, 
/*118901*/      OPC_EmitInteger, MVT::i16, 0, 
/*118904*/      OPC_EmitInteger, MVT::i1, 0, 
/*118907*/      OPC_EmitInteger, MVT::i1, 0, 
/*118910*/      OPC_EmitInteger, MVT::i1, 0, 
/*118913*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_MemRefs,
                    MVT::f32, 7/*#Ops*/, 1, 0, 2, 3, 4, 5, 6, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, i32:i32:$voff) - Complexity = 3
                // Dst: (BUFFER_LOAD_DWORD_OFFEN:f32 ?:i32:$voff, ?:v4i32:$sbase, 0:i32, 0:i16, 0:i1, 0:i1, 0:i1)
/*118926*/    0, /*End of Scope*/
/*118927*/  /*SwitchOpcode*/ 89|128,13/*1753*/, TARGET_VAL(ISD::FMAXNUM),// ->120684
/*118931*/    OPC_Scope, 35|128,11/*1443*/, /*->120377*/ // 2 children in Scope
/*118934*/      OPC_MoveChild0,
/*118935*/      OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*118938*/      OPC_Scope, 49|128,3/*433*/, /*->119374*/ // 5 children in Scope
/*118941*/        OPC_RecordChild0, // #0 = $VOP3Mods_nnan:src0:src0_mods
/*118942*/        OPC_RecordChild1, // #1 = $VOP3Mods_nnan:src1:src1_mods
/*118943*/        OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*118945*/        OPC_MoveParent,
/*118946*/        OPC_MoveChild1,
/*118947*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*118950*/        OPC_Scope, 3|128,1/*131*/, /*->119084*/ // 4 children in Scope
/*118953*/          OPC_MoveChild0,
/*118954*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*118957*/          OPC_Scope, 79, /*->119038*/ // 2 children in Scope
/*118959*/            OPC_CheckChild0Same, 0,
/*118961*/            OPC_CheckChild1Same, 1,
/*118963*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*118965*/            OPC_MoveParent,
/*118966*/            OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*118967*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*118969*/            OPC_MoveParent,
/*118970*/            OPC_SwitchType /*2 cases */, 31, MVT::f32,// ->119004
/*118973*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118975*/              OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*118978*/              OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*118981*/              OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*118984*/              OPC_EmitInteger, MVT::i1, 0, 
/*118987*/              OPC_EmitInteger, MVT::i32, 0, 
/*118990*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                            MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*119004*/            /*SwitchType*/ 31, MVT::f16,// ->119037
/*119006*/              OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*119008*/              OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*119011*/              OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*119014*/              OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*119017*/              OPC_EmitInteger, MVT::i1, 0, 
/*119020*/              OPC_EmitInteger, MVT::i32, 0, 
/*119023*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*119037*/            0, // EndSwitchType
/*119038*/          /*Scope*/ 44, /*->119083*/
/*119039*/            OPC_CheckChild0Same, 1,
/*119041*/            OPC_CheckChild1Same, 0,
/*119043*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*119045*/            OPC_MoveParent,
/*119046*/            OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*119047*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*119049*/            OPC_MoveParent,
/*119050*/            OPC_CheckType, MVT::f32,
/*119052*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119054*/            OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*119057*/            OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*119060*/            OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*119063*/            OPC_EmitInteger, MVT::i1, 0, 
/*119066*/            OPC_EmitInteger, MVT::i32, 0, 
/*119069*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*119083*/          0, /*End of Scope*/
/*119084*/        /*Scope*/ 95, /*->119180*/
/*119085*/          OPC_RecordChild0, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*119086*/          OPC_MoveChild1,
/*119087*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*119090*/          OPC_Scope, 43, /*->119135*/ // 2 children in Scope
/*119092*/            OPC_CheckChild0Same, 0,
/*119094*/            OPC_CheckChild1Same, 1,
/*119096*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*119098*/            OPC_MoveParent,
/*119099*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*119101*/            OPC_MoveParent,
/*119102*/            OPC_CheckType, MVT::f32,
/*119104*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119106*/            OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*119109*/            OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*119112*/            OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*119115*/            OPC_EmitInteger, MVT::i1, 0, 
/*119118*/            OPC_EmitInteger, MVT::i32, 0, 
/*119121*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*119135*/          /*Scope*/ 43, /*->119179*/
/*119136*/            OPC_CheckChild0Same, 1,
/*119138*/            OPC_CheckChild1Same, 0,
/*119140*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*119142*/            OPC_MoveParent,
/*119143*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*119145*/            OPC_MoveParent,
/*119146*/            OPC_CheckType, MVT::f32,
/*119148*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119150*/            OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*119153*/            OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*119156*/            OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*119159*/            OPC_EmitInteger, MVT::i1, 0, 
/*119162*/            OPC_EmitInteger, MVT::i32, 0, 
/*119165*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*119179*/          0, /*End of Scope*/
/*119180*/        /*Scope*/ 96, /*->119277*/
/*119181*/          OPC_MoveChild0,
/*119182*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*119185*/          OPC_Scope, 44, /*->119231*/ // 2 children in Scope
/*119187*/            OPC_CheckChild0Same, 1,
/*119189*/            OPC_CheckChild1Same, 0,
/*119191*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*119193*/            OPC_MoveParent,
/*119194*/            OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*119195*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*119197*/            OPC_MoveParent,
/*119198*/            OPC_CheckType, MVT::f32,
/*119200*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119202*/            OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*119205*/            OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*119208*/            OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*119211*/            OPC_EmitInteger, MVT::i1, 0, 
/*119214*/            OPC_EmitInteger, MVT::i32, 0, 
/*119217*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*119231*/          /*Scope*/ 44, /*->119276*/
/*119232*/            OPC_CheckChild0Same, 0,
/*119234*/            OPC_CheckChild1Same, 1,
/*119236*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*119238*/            OPC_MoveParent,
/*119239*/            OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*119240*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*119242*/            OPC_MoveParent,
/*119243*/            OPC_CheckType, MVT::f32,
/*119245*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119247*/            OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*119250*/            OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*119253*/            OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*119256*/            OPC_EmitInteger, MVT::i1, 0, 
/*119259*/            OPC_EmitInteger, MVT::i32, 0, 
/*119262*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*119276*/          0, /*End of Scope*/
/*119277*/        /*Scope*/ 95, /*->119373*/
/*119278*/          OPC_RecordChild0, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*119279*/          OPC_MoveChild1,
/*119280*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*119283*/          OPC_Scope, 43, /*->119328*/ // 2 children in Scope
/*119285*/            OPC_CheckChild0Same, 1,
/*119287*/            OPC_CheckChild1Same, 0,
/*119289*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*119291*/            OPC_MoveParent,
/*119292*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*119294*/            OPC_MoveParent,
/*119295*/            OPC_CheckType, MVT::f32,
/*119297*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119299*/            OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*119302*/            OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*119305*/            OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*119308*/            OPC_EmitInteger, MVT::i1, 0, 
/*119311*/            OPC_EmitInteger, MVT::i32, 0, 
/*119314*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*119328*/          /*Scope*/ 43, /*->119372*/
/*119329*/            OPC_CheckChild0Same, 0,
/*119331*/            OPC_CheckChild1Same, 1,
/*119333*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*119335*/            OPC_MoveParent,
/*119336*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*119338*/            OPC_MoveParent,
/*119339*/            OPC_CheckType, MVT::f32,
/*119341*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119343*/            OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*119346*/            OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*119349*/            OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*119352*/            OPC_EmitInteger, MVT::i1, 0, 
/*119355*/            OPC_EmitInteger, MVT::i32, 0, 
/*119358*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*119372*/          0, /*End of Scope*/
/*119373*/        0, /*End of Scope*/
/*119374*/      /*Scope*/ 32|128,1/*160*/, /*->119536*/
/*119376*/        OPC_MoveChild0,
/*119377*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*119380*/        OPC_RecordChild0, // #0 = $VOP3Mods_nnan:src0:src0_mods
/*119381*/        OPC_RecordChild1, // #1 = $VOP3Mods_nnan:src1:src1_mods
/*119382*/        OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*119384*/        OPC_MoveParent,
/*119385*/        OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*119386*/        OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*119388*/        OPC_MoveParent,
/*119389*/        OPC_MoveChild1,
/*119390*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*119393*/        OPC_Scope, 40, /*->119435*/ // 3 children in Scope
/*119395*/          OPC_CheckChild0Same, 0,
/*119397*/          OPC_CheckChild1Same, 1,
/*119399*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*119401*/          OPC_MoveParent,
/*119402*/          OPC_CheckType, MVT::f32,
/*119404*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119406*/          OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*119409*/          OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*119412*/          OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*119415*/          OPC_EmitInteger, MVT::i1, 0, 
/*119418*/          OPC_EmitInteger, MVT::i32, 0, 
/*119421*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                        MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                    // Src: (fmaxnum:f32 (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                    // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*119435*/        /*Scope*/ 58, /*->119494*/
/*119436*/          OPC_CheckChild0Same, 1,
/*119438*/          OPC_CheckChild1Same, 0,
/*119440*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*119442*/          OPC_MoveParent,
/*119443*/          OPC_CheckType, MVT::f32,
/*119445*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119447*/          OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*119450*/          OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*119453*/          OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*119456*/          OPC_EmitInteger, MVT::i1, 0, 
/*119459*/          OPC_EmitInteger, MVT::i32, 0, 
/*119462*/          OPC_Scope, 14, /*->119478*/ // 2 children in Scope
/*119464*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*119478*/          /*Scope*/ 14, /*->119493*/
/*119479*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*119493*/          0, /*End of Scope*/
/*119494*/        /*Scope*/ 40, /*->119535*/
/*119495*/          OPC_CheckChild0Same, 0,
/*119497*/          OPC_CheckChild1Same, 1,
/*119499*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*119501*/          OPC_MoveParent,
/*119502*/          OPC_CheckType, MVT::f32,
/*119504*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119506*/          OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*119509*/          OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*119512*/          OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*119515*/          OPC_EmitInteger, MVT::i1, 0, 
/*119518*/          OPC_EmitInteger, MVT::i32, 0, 
/*119521*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                        MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                    // Src: (fmaxnum:f32 (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                    // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*119535*/        0, /*End of Scope*/
/*119536*/      /*Scope*/ 2|128,4/*514*/, /*->120052*/
/*119538*/        OPC_RecordChild0, // #0 = $VOP3Mods_nnan:src2:src2_mods
/*119539*/        OPC_Scope, 31|128,1/*159*/, /*->119701*/ // 2 children in Scope
/*119542*/          OPC_MoveChild1,
/*119543*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*119546*/          OPC_RecordChild0, // #1 = $VOP3Mods_nnan:src0:src0_mods
/*119547*/          OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src1:src1_mods
/*119548*/          OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*119550*/          OPC_MoveParent,
/*119551*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*119553*/          OPC_MoveParent,
/*119554*/          OPC_MoveChild1,
/*119555*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*119558*/          OPC_Scope, 40, /*->119600*/ // 3 children in Scope
/*119560*/            OPC_CheckChild0Same, 1,
/*119562*/            OPC_CheckChild1Same, 2,
/*119564*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*119566*/            OPC_MoveParent,
/*119567*/            OPC_CheckType, MVT::f32,
/*119569*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119571*/            OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*119574*/            OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*119577*/            OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*119580*/            OPC_EmitInteger, MVT::i1, 0, 
/*119583*/            OPC_EmitInteger, MVT::i32, 0, 
/*119586*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 6, 5, 8, 7, 4, 3, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*119600*/          /*Scope*/ 58, /*->119659*/
/*119601*/            OPC_CheckChild0Same, 2,
/*119603*/            OPC_CheckChild1Same, 1,
/*119605*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*119607*/            OPC_MoveParent,
/*119608*/            OPC_CheckType, MVT::f32,
/*119610*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119612*/            OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*119615*/            OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*119618*/            OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*119621*/            OPC_EmitInteger, MVT::i1, 0, 
/*119624*/            OPC_EmitInteger, MVT::i32, 0, 
/*119627*/            OPC_Scope, 14, /*->119643*/ // 2 children in Scope
/*119629*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                            MVT::f32, 8/*#Ops*/, 6, 5, 8, 7, 4, 3, 9, 10, 
                        // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*119643*/            /*Scope*/ 14, /*->119658*/
/*119644*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                            MVT::f32, 8/*#Ops*/, 8, 7, 6, 5, 4, 3, 9, 10, 
                        // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*119658*/            0, /*End of Scope*/
/*119659*/          /*Scope*/ 40, /*->119700*/
/*119660*/            OPC_CheckChild0Same, 1,
/*119662*/            OPC_CheckChild1Same, 2,
/*119664*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*119666*/            OPC_MoveParent,
/*119667*/            OPC_CheckType, MVT::f32,
/*119669*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119671*/            OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*119674*/            OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*119677*/            OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*119680*/            OPC_EmitInteger, MVT::i1, 0, 
/*119683*/            OPC_EmitInteger, MVT::i32, 0, 
/*119686*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 8, 7, 6, 5, 4, 3, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*119700*/          0, /*End of Scope*/
/*119701*/        /*Scope*/ 92|128,2/*348*/, /*->120051*/
/*119703*/          OPC_RecordChild1, // #1 = $VOP3Mods_nnan:src1:src1_mods
/*119704*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*119706*/          OPC_MoveParent,
/*119707*/          OPC_MoveChild1,
/*119708*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*119711*/          OPC_Scope, 48, /*->119761*/ // 4 children in Scope
/*119713*/            OPC_MoveChild0,
/*119714*/            OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*119717*/            OPC_CheckChild0Same, 1,
/*119719*/            OPC_CheckChild1Same, 0,
/*119721*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*119723*/            OPC_MoveParent,
/*119724*/            OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*119725*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*119727*/            OPC_MoveParent,
/*119728*/            OPC_CheckType, MVT::f16,
/*119730*/            OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*119732*/            OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*119735*/            OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*119738*/            OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*119741*/            OPC_EmitInteger, MVT::i1, 0, 
/*119744*/            OPC_EmitInteger, MVT::i32, 0, 
/*119747*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                          MVT::f16, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*119761*/          /*Scope*/ 95, /*->119857*/
/*119762*/            OPC_RecordChild0, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*119763*/            OPC_MoveChild1,
/*119764*/            OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*119767*/            OPC_Scope, 43, /*->119812*/ // 2 children in Scope
/*119769*/              OPC_CheckChild0Same, 0,
/*119771*/              OPC_CheckChild1Same, 1,
/*119773*/              OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*119775*/              OPC_MoveParent,
/*119776*/              OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*119778*/              OPC_MoveParent,
/*119779*/              OPC_CheckType, MVT::f16,
/*119781*/              OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*119783*/              OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*119786*/              OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*119789*/              OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*119792*/              OPC_EmitInteger, MVT::i1, 0, 
/*119795*/              OPC_EmitInteger, MVT::i32, 0, 
/*119798*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*119812*/            /*Scope*/ 43, /*->119856*/
/*119813*/              OPC_CheckChild0Same, 1,
/*119815*/              OPC_CheckChild1Same, 0,
/*119817*/              OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*119819*/              OPC_MoveParent,
/*119820*/              OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*119822*/              OPC_MoveParent,
/*119823*/              OPC_CheckType, MVT::f16,
/*119825*/              OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*119827*/              OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*119830*/              OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*119833*/              OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*119836*/              OPC_EmitInteger, MVT::i1, 0, 
/*119839*/              OPC_EmitInteger, MVT::i32, 0, 
/*119842*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*119856*/            0, /*End of Scope*/
/*119857*/          /*Scope*/ 96, /*->119954*/
/*119858*/            OPC_MoveChild0,
/*119859*/            OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*119862*/            OPC_Scope, 44, /*->119908*/ // 2 children in Scope
/*119864*/              OPC_CheckChild0Same, 1,
/*119866*/              OPC_CheckChild1Same, 0,
/*119868*/              OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*119870*/              OPC_MoveParent,
/*119871*/              OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*119872*/              OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*119874*/              OPC_MoveParent,
/*119875*/              OPC_CheckType, MVT::f16,
/*119877*/              OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*119879*/              OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*119882*/              OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*119885*/              OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*119888*/              OPC_EmitInteger, MVT::i1, 0, 
/*119891*/              OPC_EmitInteger, MVT::i32, 0, 
/*119894*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*119908*/            /*Scope*/ 44, /*->119953*/
/*119909*/              OPC_CheckChild0Same, 0,
/*119911*/              OPC_CheckChild1Same, 1,
/*119913*/              OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*119915*/              OPC_MoveParent,
/*119916*/              OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*119917*/              OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*119919*/              OPC_MoveParent,
/*119920*/              OPC_CheckType, MVT::f16,
/*119922*/              OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*119924*/              OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*119927*/              OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*119930*/              OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*119933*/              OPC_EmitInteger, MVT::i1, 0, 
/*119936*/              OPC_EmitInteger, MVT::i32, 0, 
/*119939*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*119953*/            0, /*End of Scope*/
/*119954*/          /*Scope*/ 95, /*->120050*/
/*119955*/            OPC_RecordChild0, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*119956*/            OPC_MoveChild1,
/*119957*/            OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*119960*/            OPC_Scope, 43, /*->120005*/ // 2 children in Scope
/*119962*/              OPC_CheckChild0Same, 1,
/*119964*/              OPC_CheckChild1Same, 0,
/*119966*/              OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*119968*/              OPC_MoveParent,
/*119969*/              OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*119971*/              OPC_MoveParent,
/*119972*/              OPC_CheckType, MVT::f16,
/*119974*/              OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*119976*/              OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*119979*/              OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*119982*/              OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*119985*/              OPC_EmitInteger, MVT::i1, 0, 
/*119988*/              OPC_EmitInteger, MVT::i32, 0, 
/*119991*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*120005*/            /*Scope*/ 43, /*->120049*/
/*120006*/              OPC_CheckChild0Same, 0,
/*120008*/              OPC_CheckChild1Same, 1,
/*120010*/              OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*120012*/              OPC_MoveParent,
/*120013*/              OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*120015*/              OPC_MoveParent,
/*120016*/              OPC_CheckType, MVT::f16,
/*120018*/              OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*120020*/              OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*120023*/              OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*120026*/              OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*120029*/              OPC_EmitInteger, MVT::i1, 0, 
/*120032*/              OPC_EmitInteger, MVT::i32, 0, 
/*120035*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*120049*/            0, /*End of Scope*/
/*120050*/          0, /*End of Scope*/
/*120051*/        0, /*End of Scope*/
/*120052*/      /*Scope*/ 32|128,1/*160*/, /*->120214*/
/*120054*/        OPC_MoveChild0,
/*120055*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*120058*/        OPC_RecordChild0, // #0 = $VOP3Mods_nnan:src0:src0_mods
/*120059*/        OPC_RecordChild1, // #1 = $VOP3Mods_nnan:src1:src1_mods
/*120060*/        OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*120062*/        OPC_MoveParent,
/*120063*/        OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*120064*/        OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*120066*/        OPC_MoveParent,
/*120067*/        OPC_MoveChild1,
/*120068*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*120071*/        OPC_Scope, 40, /*->120113*/ // 3 children in Scope
/*120073*/          OPC_CheckChild0Same, 0,
/*120075*/          OPC_CheckChild1Same, 1,
/*120077*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*120079*/          OPC_MoveParent,
/*120080*/          OPC_CheckType, MVT::f16,
/*120082*/          OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*120084*/          OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*120087*/          OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*120090*/          OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*120093*/          OPC_EmitInteger, MVT::i1, 0, 
/*120096*/          OPC_EmitInteger, MVT::i32, 0, 
/*120099*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                        MVT::f16, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                    // Src: (fmaxnum:f16 (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                    // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*120113*/        /*Scope*/ 58, /*->120172*/
/*120114*/          OPC_CheckChild0Same, 1,
/*120116*/          OPC_CheckChild1Same, 0,
/*120118*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*120120*/          OPC_MoveParent,
/*120121*/          OPC_CheckType, MVT::f16,
/*120123*/          OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*120125*/          OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*120128*/          OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*120131*/          OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*120134*/          OPC_EmitInteger, MVT::i1, 0, 
/*120137*/          OPC_EmitInteger, MVT::i32, 0, 
/*120140*/          OPC_Scope, 14, /*->120156*/ // 2 children in Scope
/*120142*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                          MVT::f16, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f16 (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*120156*/          /*Scope*/ 14, /*->120171*/
/*120157*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                          MVT::f16, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f16 (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*120171*/          0, /*End of Scope*/
/*120172*/        /*Scope*/ 40, /*->120213*/
/*120173*/          OPC_CheckChild0Same, 0,
/*120175*/          OPC_CheckChild1Same, 1,
/*120177*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*120179*/          OPC_MoveParent,
/*120180*/          OPC_CheckType, MVT::f16,
/*120182*/          OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*120184*/          OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*120187*/          OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*120190*/          OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*120193*/          OPC_EmitInteger, MVT::i1, 0, 
/*120196*/          OPC_EmitInteger, MVT::i32, 0, 
/*120199*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                        MVT::f16, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                    // Src: (fmaxnum:f16 (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                    // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*120213*/        0, /*End of Scope*/
/*120214*/      /*Scope*/ 32|128,1/*160*/, /*->120376*/
/*120216*/        OPC_RecordChild0, // #0 = $VOP3Mods_nnan:src2:src2_mods
/*120217*/        OPC_MoveChild1,
/*120218*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*120221*/        OPC_RecordChild0, // #1 = $VOP3Mods_nnan:src0:src0_mods
/*120222*/        OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src1:src1_mods
/*120223*/        OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*120225*/        OPC_MoveParent,
/*120226*/        OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*120228*/        OPC_MoveParent,
/*120229*/        OPC_MoveChild1,
/*120230*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*120233*/        OPC_Scope, 40, /*->120275*/ // 3 children in Scope
/*120235*/          OPC_CheckChild0Same, 1,
/*120237*/          OPC_CheckChild1Same, 2,
/*120239*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*120241*/          OPC_MoveParent,
/*120242*/          OPC_CheckType, MVT::f16,
/*120244*/          OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*120246*/          OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*120249*/          OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*120252*/          OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*120255*/          OPC_EmitInteger, MVT::i1, 0, 
/*120258*/          OPC_EmitInteger, MVT::i32, 0, 
/*120261*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                        MVT::f16, 8/*#Ops*/, 6, 5, 8, 7, 4, 3, 9, 10, 
                    // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                    // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*120275*/        /*Scope*/ 58, /*->120334*/
/*120276*/          OPC_CheckChild0Same, 2,
/*120278*/          OPC_CheckChild1Same, 1,
/*120280*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*120282*/          OPC_MoveParent,
/*120283*/          OPC_CheckType, MVT::f16,
/*120285*/          OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*120287*/          OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*120290*/          OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*120293*/          OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*120296*/          OPC_EmitInteger, MVT::i1, 0, 
/*120299*/          OPC_EmitInteger, MVT::i32, 0, 
/*120302*/          OPC_Scope, 14, /*->120318*/ // 2 children in Scope
/*120304*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                          MVT::f16, 8/*#Ops*/, 6, 5, 8, 7, 4, 3, 9, 10, 
                      // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*120318*/          /*Scope*/ 14, /*->120333*/
/*120319*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                          MVT::f16, 8/*#Ops*/, 8, 7, 6, 5, 4, 3, 9, 10, 
                      // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*120333*/          0, /*End of Scope*/
/*120334*/        /*Scope*/ 40, /*->120375*/
/*120335*/          OPC_CheckChild0Same, 1,
/*120337*/          OPC_CheckChild1Same, 2,
/*120339*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*120341*/          OPC_MoveParent,
/*120342*/          OPC_CheckType, MVT::f16,
/*120344*/          OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*120346*/          OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*120349*/          OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*120352*/          OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*120355*/          OPC_EmitInteger, MVT::i1, 0, 
/*120358*/          OPC_EmitInteger, MVT::i32, 0, 
/*120361*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                        MVT::f16, 8/*#Ops*/, 8, 7, 6, 5, 4, 3, 9, 10, 
                    // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                    // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*120375*/        0, /*End of Scope*/
/*120376*/      0, /*End of Scope*/
/*120377*/    /*Scope*/ 48|128,2/*304*/, /*->120683*/
/*120379*/      OPC_RecordChild0, // #0 = $src0
/*120380*/      OPC_RecordChild1, // #1 = $src1
/*120381*/      OPC_SwitchType /*4 cases */, 13|128,1/*141*/, MVT::f32,// ->120526
/*120385*/        OPC_Scope, 100, /*->120487*/ // 3 children in Scope
/*120387*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*120389*/          OPC_EmitInteger, MVT::i32, 0, 
/*120392*/          OPC_EmitInteger, MVT::i32, 0, 
/*120395*/          OPC_EmitInteger, MVT::i32, 1, 
/*120398*/          OPC_EmitInteger, MVT::i32, 0, 
/*120401*/          OPC_EmitInteger, MVT::i32, 0, 
/*120404*/          OPC_EmitInteger, MVT::i32, 0, 
/*120407*/          OPC_EmitInteger, MVT::i32, 0, 
/*120410*/          OPC_EmitInteger, MVT::i32, 0, 
/*120413*/          OPC_EmitInteger, MVT::i32, 0, 
/*120416*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120428*/          OPC_EmitInteger, MVT::i32, 0, 
/*120431*/          OPC_EmitInteger, MVT::i32, 0, 
/*120434*/          OPC_EmitInteger, MVT::i32, 0, 
/*120437*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120449*/          OPC_EmitInteger, MVT::i32, 1, 
/*120452*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*120455*/          OPC_EmitInteger, MVT::i32, 0, 
/*120458*/          OPC_EmitInteger, MVT::i32, 0, 
/*120461*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX_DX10), 0,
                        MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (fmaxnum:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                    // Dst: (MAX_DX10:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*120487*/        /*Scope*/ 18, /*->120506*/
/*120488*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*120491*/          OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*120494*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F32_e64), 0,
                        MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fmaxnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_MAX_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120506*/        /*Scope*/ 18, /*->120525*/
/*120507*/          OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*120510*/          OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*120513*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F32_e64), 0,
                        MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fmaxnum:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_MAX_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120525*/        0, /*End of Scope*/
/*120526*/      /*SwitchType*/ 40, MVT::f16,// ->120568
/*120528*/        OPC_Scope, 18, /*->120548*/ // 2 children in Scope
/*120530*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*120533*/          OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*120536*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F16_e64), 0,
                        MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fmaxnum:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_MAX_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120548*/        /*Scope*/ 18, /*->120567*/
/*120549*/          OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*120552*/          OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*120555*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F16_e64), 0,
                        MVT::f16, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fmaxnum:f16 (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_MAX_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120567*/        0, /*End of Scope*/
/*120568*/      /*SwitchType*/ 40, MVT::f64,// ->120610
/*120570*/        OPC_Scope, 18, /*->120590*/ // 2 children in Scope
/*120572*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*120575*/          OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*120578*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F64), 0,
                        MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fmaxnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_MAX_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120590*/        /*Scope*/ 18, /*->120609*/
/*120591*/          OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*120594*/          OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*120597*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F64), 0,
                        MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fmaxnum:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_MAX_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*120609*/        0, /*End of Scope*/
/*120610*/      /*SwitchType*/ 70, MVT::v2f16,// ->120682
/*120612*/        OPC_Scope, 33, /*->120647*/ // 2 children in Scope
/*120614*/          OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*120617*/          OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*120620*/          OPC_EmitInteger, MVT::i32, 0, 
/*120623*/          OPC_EmitInteger, MVT::i32, 0, 
/*120626*/          OPC_EmitInteger, MVT::i32, 0, 
/*120629*/          OPC_EmitInteger, MVT::i32, 0, 
/*120632*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MAX_F16), 0,
                        MVT::v2f16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                    // Src: (fmaxnum:v2f16 (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                    // Dst: (V_PK_MAX_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*120647*/        /*Scope*/ 33, /*->120681*/
/*120648*/          OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*120651*/          OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*120654*/          OPC_EmitInteger, MVT::i32, 0, 
/*120657*/          OPC_EmitInteger, MVT::i32, 0, 
/*120660*/          OPC_EmitInteger, MVT::i32, 0, 
/*120663*/          OPC_EmitInteger, MVT::i32, 0, 
/*120666*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MAX_F16), 0,
                        MVT::v2f16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                    // Src: (fmaxnum:v2f16 (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                    // Dst: (V_PK_MAX_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*120681*/        0, /*End of Scope*/
/*120682*/      0, // EndSwitchType
/*120683*/    0, /*End of Scope*/
/*120684*/  /*SwitchOpcode*/ 56|128,2/*312*/, TARGET_VAL(ISD::FMAD),// ->121000
/*120688*/    OPC_RecordChild0, // #0 = $VOP3NoMods0:src0:src0_modifiers:clamp:omod
/*120689*/    OPC_RecordChild1, // #1 = $VOP3NoMods:src1:src1_modifiers
/*120690*/    OPC_RecordChild2, // #2 = $VOP3NoMods:src2:src2_modifiers
/*120691*/    OPC_SwitchType /*2 cases */, 52, MVT::f16,// ->120746
/*120694*/      OPC_Scope, 25, /*->120721*/ // 2 children in Scope
/*120696*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120698*/        OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3NoMods0:$ #3 #4 #5 #6
/*120701*/        OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectVOP3NoMods:$ #7 #8
/*120704*/        OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectVOP3NoMods:$ #9 #10
/*120707*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAC_F16_e64), 0,
                      MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fmad:f16 (VOP3NoMods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3NoMods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3NoMods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = 36
                  // Dst: (V_MAC_F16_e64:f16 ?:i32:$src0_modifiers, ?:f16:$src0, ?:i32:$src1_modifiers, ?:f16:$src1, ?:i32:$src2_modifiers, ?:f16:$src2, ?:i1:$clamp, ?:i32:$omod)
/*120721*/      /*Scope*/ 23, /*->120745*/
/*120722*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*120725*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*120728*/        OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*120731*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_F16), 0,
                      MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fmad:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                  // Dst: (V_MAD_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp, i32:i32:$omod)
/*120745*/      0, /*End of Scope*/
/*120746*/    /*SwitchType*/ 122|128,1/*250*/, MVT::f32,// ->120999
/*120749*/      OPC_Scope, 25, /*->120776*/ // 4 children in Scope
/*120751*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120753*/        OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3NoMods0:$ #3 #4 #5 #6
/*120756*/        OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectVOP3NoMods:$ #7 #8
/*120759*/        OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectVOP3NoMods:$ #9 #10
/*120762*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAC_F32_e64), 0,
                      MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fmad:f32 (VOP3NoMods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3NoMods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3NoMods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = 36
                  // Dst: (V_MAC_F32_e64:f32 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, ?:i32:$src2_modifiers, ?:f32:$src2, ?:i1:$clamp, ?:i32:$omod)
/*120776*/      /*Scope*/ 98, /*->120875*/
/*120777*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*120779*/        OPC_EmitInteger, MVT::i32, 0, 
/*120782*/        OPC_EmitInteger, MVT::i32, 0, 
/*120785*/        OPC_EmitInteger, MVT::i32, 0, 
/*120788*/        OPC_EmitInteger, MVT::i32, 0, 
/*120791*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120803*/        OPC_EmitInteger, MVT::i32, 0, 
/*120806*/        OPC_EmitInteger, MVT::i32, 0, 
/*120809*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120821*/        OPC_EmitInteger, MVT::i32, 0, 
/*120824*/        OPC_EmitInteger, MVT::i32, 0, 
/*120827*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120839*/        OPC_EmitInteger, MVT::i32, 1, 
/*120842*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*120845*/        OPC_EmitInteger, MVT::i32, 0, 
/*120848*/        OPC_EmitInteger, MVT::i32, 0, 
/*120851*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_IEEE_r600), 0,
                      MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fmad:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (MULADD_IEEE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*120875*/      /*Scope*/ 98, /*->120974*/
/*120876*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*120878*/        OPC_EmitInteger, MVT::i32, 0, 
/*120881*/        OPC_EmitInteger, MVT::i32, 0, 
/*120884*/        OPC_EmitInteger, MVT::i32, 0, 
/*120887*/        OPC_EmitInteger, MVT::i32, 0, 
/*120890*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120902*/        OPC_EmitInteger, MVT::i32, 0, 
/*120905*/        OPC_EmitInteger, MVT::i32, 0, 
/*120908*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120920*/        OPC_EmitInteger, MVT::i32, 0, 
/*120923*/        OPC_EmitInteger, MVT::i32, 0, 
/*120926*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*120938*/        OPC_EmitInteger, MVT::i32, 1, 
/*120941*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*120944*/        OPC_EmitInteger, MVT::i32, 0, 
/*120947*/        OPC_EmitInteger, MVT::i32, 0, 
/*120950*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_IEEE_eg), 0,
                      MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fmad:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (MULADD_IEEE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*120974*/      /*Scope*/ 23, /*->120998*/
/*120975*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*120978*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*120981*/        OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*120984*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                      MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fmad:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                  // Dst: (V_MAD_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*120998*/      0, /*End of Scope*/
/*120999*/    0, // EndSwitchType
/*121000*/  /*SwitchOpcode*/ 36, TARGET_VAL(AMDGPUISD::FMAD_FTZ),// ->121039
/*121003*/    OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_mod
/*121004*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_mod
/*121005*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_mod
/*121006*/    OPC_CheckType, MVT::f32,
/*121008*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121010*/    OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #3 #4
/*121013*/    OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #5 #6
/*121016*/    OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #7 #8
/*121019*/    OPC_EmitInteger, MVT::i1, 0, 
/*121022*/    OPC_EmitInteger, MVT::i32, 0, 
/*121025*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                  MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
              // Src: (AMDGPUfmad_ftz:f32 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_mod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_mod), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_mod)) - Complexity = 30
              // Dst: (V_MAD_F32:f32 ?:i32:$src0_mod, ?:f32:$src0, ?:i32:$src1_mod, ?:f32:$src1, ?:i32:$src2_mod, ?:f32:$src2, 0:i1, 0:i32)
/*121039*/  /*SwitchOpcode*/ 126|128,2/*382*/, TARGET_VAL(ISD::FADD),// ->121425
/*121043*/    OPC_Scope, 36, /*->121081*/ // 3 children in Scope
/*121045*/      OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*121046*/      OPC_MoveChild1,
/*121047*/      OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*121050*/      OPC_MoveChild0,
/*121051*/      OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*121054*/      OPC_CheckChild0Same, 0,
/*121056*/      OPC_MoveParent,
/*121057*/      OPC_MoveParent,
/*121058*/      OPC_CheckType, MVT::f64,
/*121060*/      OPC_CheckPatternPredicate, 17, // (TM.Options.UnsafeFPMath)
/*121062*/      OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*121065*/      OPC_EmitInteger, MVT::i1, 0, 
/*121068*/      OPC_EmitInteger, MVT::i32, 0, 
/*121071*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods), (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)))) - Complexity = 27
                // Dst: (V_FRACT_F64_e64:f64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32)
/*121081*/    /*Scope*/ 36, /*->121118*/
/*121082*/      OPC_MoveChild0,
/*121083*/      OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*121086*/      OPC_MoveChild0,
/*121087*/      OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*121090*/      OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*121091*/      OPC_MoveParent,
/*121092*/      OPC_MoveParent,
/*121093*/      OPC_CheckChild1Same, 0,
/*121095*/      OPC_CheckType, MVT::f64,
/*121097*/      OPC_CheckPatternPredicate, 17, // (TM.Options.UnsafeFPMath)
/*121099*/      OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*121102*/      OPC_EmitInteger, MVT::i1, 0, 
/*121105*/      OPC_EmitInteger, MVT::i32, 0, 
/*121108*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fadd:f64 (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods))), (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 27
                // Dst: (V_FRACT_F64_e64:f64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32)
/*121118*/    /*Scope*/ 48|128,2/*304*/, /*->121424*/
/*121120*/      OPC_RecordChild0, // #0 = $src0
/*121121*/      OPC_RecordChild1, // #1 = $src1
/*121122*/      OPC_SwitchType /*4 cases */, 13|128,1/*141*/, MVT::f32,// ->121267
/*121126*/        OPC_Scope, 100, /*->121228*/ // 3 children in Scope
/*121128*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*121130*/          OPC_EmitInteger, MVT::i32, 0, 
/*121133*/          OPC_EmitInteger, MVT::i32, 0, 
/*121136*/          OPC_EmitInteger, MVT::i32, 1, 
/*121139*/          OPC_EmitInteger, MVT::i32, 0, 
/*121142*/          OPC_EmitInteger, MVT::i32, 0, 
/*121145*/          OPC_EmitInteger, MVT::i32, 0, 
/*121148*/          OPC_EmitInteger, MVT::i32, 0, 
/*121151*/          OPC_EmitInteger, MVT::i32, 0, 
/*121154*/          OPC_EmitInteger, MVT::i32, 0, 
/*121157*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121169*/          OPC_EmitInteger, MVT::i32, 0, 
/*121172*/          OPC_EmitInteger, MVT::i32, 0, 
/*121175*/          OPC_EmitInteger, MVT::i32, 0, 
/*121178*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*121190*/          OPC_EmitInteger, MVT::i32, 1, 
/*121193*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*121196*/          OPC_EmitInteger, MVT::i32, 0, 
/*121199*/          OPC_EmitInteger, MVT::i32, 0, 
/*121202*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ADD), 0,
                        MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (fadd:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                    // Dst: (ADD:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*121228*/        /*Scope*/ 18, /*->121247*/
/*121229*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*121232*/          OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*121235*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                        MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*121247*/        /*Scope*/ 18, /*->121266*/
/*121248*/          OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*121251*/          OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*121254*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                        MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*121266*/        0, /*End of Scope*/
/*121267*/      /*SwitchType*/ 40, MVT::f16,// ->121309
/*121269*/        OPC_Scope, 18, /*->121289*/ // 2 children in Scope
/*121271*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*121274*/          OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*121277*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F16_e64), 0,
                        MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*121289*/        /*Scope*/ 18, /*->121308*/
/*121290*/          OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*121293*/          OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*121296*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F16_e64), 0,
                        MVT::f16, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f16 (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*121308*/        0, /*End of Scope*/
/*121309*/      /*SwitchType*/ 40, MVT::f64,// ->121351
/*121311*/        OPC_Scope, 18, /*->121331*/ // 2 children in Scope
/*121313*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*121316*/          OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*121319*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                        MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*121331*/        /*Scope*/ 18, /*->121350*/
/*121332*/          OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*121335*/          OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*121338*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                        MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*121350*/        0, /*End of Scope*/
/*121351*/      /*SwitchType*/ 70, MVT::v2f16,// ->121423
/*121353*/        OPC_Scope, 33, /*->121388*/ // 2 children in Scope
/*121355*/          OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*121358*/          OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*121361*/          OPC_EmitInteger, MVT::i32, 0, 
/*121364*/          OPC_EmitInteger, MVT::i32, 0, 
/*121367*/          OPC_EmitInteger, MVT::i32, 0, 
/*121370*/          OPC_EmitInteger, MVT::i32, 0, 
/*121373*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_ADD_F16), 0,
                        MVT::v2f16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                    // Src: (fadd:v2f16 (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                    // Dst: (V_PK_ADD_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*121388*/        /*Scope*/ 33, /*->121422*/
/*121389*/          OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*121392*/          OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*121395*/          OPC_EmitInteger, MVT::i32, 0, 
/*121398*/          OPC_EmitInteger, MVT::i32, 0, 
/*121401*/          OPC_EmitInteger, MVT::i32, 0, 
/*121404*/          OPC_EmitInteger, MVT::i32, 0, 
/*121407*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_ADD_F16), 0,
                        MVT::v2f16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                    // Src: (fadd:v2f16 (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                    // Dst: (V_PK_ADD_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*121422*/        0, /*End of Scope*/
/*121423*/      0, // EndSwitchType
/*121424*/    0, /*End of Scope*/
/*121425*/  /*SwitchOpcode*/ 14|128,4/*526*/, TARGET_VAL(AMDGPUISD::BUFFER_LOAD_FORMAT),// ->121955
/*121429*/    OPC_RecordMemRef,
/*121430*/    OPC_RecordNode, // #0 = 'SIbuffer_load_format' chained node
/*121431*/    OPC_RecordChild1, // #1 = $rsrc
/*121432*/    OPC_Scope, 80, /*->121514*/ // 4 children in Scope
/*121434*/      OPC_CheckChild2Integer, 0, 
/*121436*/      OPC_RecordChild3, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*121437*/      OPC_RecordChild4, // #3 = $glc
/*121438*/      OPC_MoveChild4,
/*121439*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121442*/      OPC_MoveParent,
/*121443*/      OPC_RecordChild5, // #4 = $slc
/*121444*/      OPC_MoveChild5,
/*121445*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121448*/      OPC_MoveParent,
/*121449*/      OPC_CheckType, MVT::f32,
/*121451*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121453*/      OPC_Scope, 29, /*->121484*/ // 2 children in Scope
/*121455*/        OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*121458*/        OPC_EmitMergeInputChains1_0,
/*121459*/        OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*121462*/        OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*121465*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*121468*/        OPC_EmitInteger, MVT::i1, 0, 
/*121471*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                  // Src: (SIbuffer_load_format:f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                  // Dst: (BUFFER_LOAD_FORMAT_X_OFFEN:f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*121484*/      /*Scope*/ 28, /*->121513*/
/*121485*/        OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*121488*/        OPC_EmitMergeInputChains1_0,
/*121489*/        OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*121492*/        OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*121495*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*121498*/        OPC_EmitInteger, MVT::i1, 0, 
/*121501*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                  // Src: (SIbuffer_load_format:f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                  // Dst: (BUFFER_LOAD_FORMAT_X_OFFSET:f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*121513*/      0, /*End of Scope*/
/*121514*/    /*Scope*/ 100, /*->121615*/
/*121515*/      OPC_RecordChild2, // #2 = $vindex
/*121516*/      OPC_RecordChild3, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*121517*/      OPC_RecordChild4, // #4 = $glc
/*121518*/      OPC_MoveChild4,
/*121519*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121522*/      OPC_MoveParent,
/*121523*/      OPC_RecordChild5, // #5 = $slc
/*121524*/      OPC_MoveChild5,
/*121525*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121528*/      OPC_MoveParent,
/*121529*/      OPC_CheckType, MVT::f32,
/*121531*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121533*/      OPC_Scope, 49, /*->121584*/ // 2 children in Scope
/*121535*/        OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*121538*/        OPC_EmitMergeInputChains1_0,
/*121539*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*121542*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*121545*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*121548*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*121559*/        OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*121562*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*121565*/        OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*121568*/        OPC_EmitInteger, MVT::i1, 0, 
/*121571*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                  // Src: (SIbuffer_load_format:f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                  // Dst: (BUFFER_LOAD_FORMAT_X_BOTHEN:f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*121584*/      /*Scope*/ 29, /*->121614*/
/*121585*/        OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*121588*/        OPC_EmitMergeInputChains1_0,
/*121589*/        OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*121592*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*121595*/        OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*121598*/        OPC_EmitInteger, MVT::i1, 0, 
/*121601*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                  // Src: (SIbuffer_load_format:f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                  // Dst: (BUFFER_LOAD_FORMAT_X_IDXEN:f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*121614*/      0, /*End of Scope*/
/*121615*/    /*Scope*/ 19|128,1/*147*/, /*->121764*/
/*121617*/      OPC_CheckChild2Integer, 0, 
/*121619*/      OPC_RecordChild3, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*121620*/      OPC_RecordChild4, // #3 = $glc
/*121621*/      OPC_MoveChild4,
/*121622*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121625*/      OPC_MoveParent,
/*121626*/      OPC_RecordChild5, // #4 = $slc
/*121627*/      OPC_MoveChild5,
/*121628*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121631*/      OPC_MoveParent,
/*121632*/      OPC_SwitchType /*2 cases */, 63, MVT::v2f32,// ->121698
/*121635*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121637*/        OPC_Scope, 29, /*->121668*/ // 2 children in Scope
/*121639*/          OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*121642*/          OPC_EmitMergeInputChains1_0,
/*121643*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*121646*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*121649*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*121652*/          OPC_EmitInteger, MVT::i1, 0, 
/*121655*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load_format:v2f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                    // Dst: (BUFFER_LOAD_FORMAT_XY_OFFEN:v2f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*121668*/        /*Scope*/ 28, /*->121697*/
/*121669*/          OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*121672*/          OPC_EmitMergeInputChains1_0,
/*121673*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*121676*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*121679*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*121682*/          OPC_EmitInteger, MVT::i1, 0, 
/*121685*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                    // Src: (SIbuffer_load_format:v2f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_LOAD_FORMAT_XY_OFFSET:v2f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*121697*/        0, /*End of Scope*/
/*121698*/      /*SwitchType*/ 63, MVT::v4f32,// ->121763
/*121700*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121702*/        OPC_Scope, 29, /*->121733*/ // 2 children in Scope
/*121704*/          OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*121707*/          OPC_EmitMergeInputChains1_0,
/*121708*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*121711*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*121714*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*121717*/          OPC_EmitInteger, MVT::i1, 0, 
/*121720*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load_format:v4f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                    // Dst: (BUFFER_LOAD_FORMAT_XYZW_OFFEN:v4f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*121733*/        /*Scope*/ 28, /*->121762*/
/*121734*/          OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*121737*/          OPC_EmitMergeInputChains1_0,
/*121738*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*121741*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*121744*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*121747*/          OPC_EmitInteger, MVT::i1, 0, 
/*121750*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                    // Src: (SIbuffer_load_format:v4f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_LOAD_FORMAT_XYZW_OFFSET:v4f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*121762*/        0, /*End of Scope*/
/*121763*/      0, // EndSwitchType
/*121764*/    /*Scope*/ 60|128,1/*188*/, /*->121954*/
/*121766*/      OPC_RecordChild2, // #2 = $vindex
/*121767*/      OPC_RecordChild3, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*121768*/      OPC_RecordChild4, // #4 = $glc
/*121769*/      OPC_MoveChild4,
/*121770*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121773*/      OPC_MoveParent,
/*121774*/      OPC_RecordChild5, // #5 = $slc
/*121775*/      OPC_MoveChild5,
/*121776*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121779*/      OPC_MoveParent,
/*121780*/      OPC_SwitchType /*2 cases */, 84, MVT::v2f32,// ->121867
/*121783*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121785*/        OPC_Scope, 49, /*->121836*/ // 2 children in Scope
/*121787*/          OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*121790*/          OPC_EmitMergeInputChains1_0,
/*121791*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*121794*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*121797*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*121800*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*121811*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*121814*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*121817*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*121820*/          OPC_EmitInteger, MVT::i1, 0, 
/*121823*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                    // Src: (SIbuffer_load_format:v2f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                    // Dst: (BUFFER_LOAD_FORMAT_XY_BOTHEN:v2f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*121836*/        /*Scope*/ 29, /*->121866*/
/*121837*/          OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*121840*/          OPC_EmitMergeInputChains1_0,
/*121841*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*121844*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*121847*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*121850*/          OPC_EmitInteger, MVT::i1, 0, 
/*121853*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load_format:v2f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                    // Dst: (BUFFER_LOAD_FORMAT_XY_IDXEN:v2f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*121866*/        0, /*End of Scope*/
/*121867*/      /*SwitchType*/ 84, MVT::v4f32,// ->121953
/*121869*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121871*/        OPC_Scope, 49, /*->121922*/ // 2 children in Scope
/*121873*/          OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*121876*/          OPC_EmitMergeInputChains1_0,
/*121877*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*121880*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*121883*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*121886*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*121897*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*121900*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*121903*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*121906*/          OPC_EmitInteger, MVT::i1, 0, 
/*121909*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                    // Src: (SIbuffer_load_format:v4f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                    // Dst: (BUFFER_LOAD_FORMAT_XYZW_BOTHEN:v4f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*121922*/        /*Scope*/ 29, /*->121952*/
/*121923*/          OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*121926*/          OPC_EmitMergeInputChains1_0,
/*121927*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*121930*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*121933*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*121936*/          OPC_EmitInteger, MVT::i1, 0, 
/*121939*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load_format:v4f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                    // Dst: (BUFFER_LOAD_FORMAT_XYZW_IDXEN:v4f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*121952*/        0, /*End of Scope*/
/*121953*/      0, // EndSwitchType
/*121954*/    0, /*End of Scope*/
/*121955*/  /*SwitchOpcode*/ 14|128,4/*526*/, TARGET_VAL(AMDGPUISD::BUFFER_LOAD),// ->122485
/*121959*/    OPC_RecordMemRef,
/*121960*/    OPC_RecordNode, // #0 = 'SIbuffer_load' chained node
/*121961*/    OPC_RecordChild1, // #1 = $rsrc
/*121962*/    OPC_Scope, 80, /*->122044*/ // 4 children in Scope
/*121964*/      OPC_CheckChild2Integer, 0, 
/*121966*/      OPC_RecordChild3, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*121967*/      OPC_RecordChild4, // #3 = $glc
/*121968*/      OPC_MoveChild4,
/*121969*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121972*/      OPC_MoveParent,
/*121973*/      OPC_RecordChild5, // #4 = $slc
/*121974*/      OPC_MoveChild5,
/*121975*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121978*/      OPC_MoveParent,
/*121979*/      OPC_CheckType, MVT::f32,
/*121981*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121983*/      OPC_Scope, 29, /*->122014*/ // 2 children in Scope
/*121985*/        OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*121988*/        OPC_EmitMergeInputChains1_0,
/*121989*/        OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*121992*/        OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*121995*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*121998*/        OPC_EmitInteger, MVT::i1, 0, 
/*122001*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                  // Src: (SIbuffer_load:f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                  // Dst: (BUFFER_LOAD_DWORD_OFFEN:f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*122014*/      /*Scope*/ 28, /*->122043*/
/*122015*/        OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*122018*/        OPC_EmitMergeInputChains1_0,
/*122019*/        OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*122022*/        OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*122025*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*122028*/        OPC_EmitInteger, MVT::i1, 0, 
/*122031*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                  // Src: (SIbuffer_load:f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*122043*/      0, /*End of Scope*/
/*122044*/    /*Scope*/ 100, /*->122145*/
/*122045*/      OPC_RecordChild2, // #2 = $vindex
/*122046*/      OPC_RecordChild3, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*122047*/      OPC_RecordChild4, // #4 = $glc
/*122048*/      OPC_MoveChild4,
/*122049*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122052*/      OPC_MoveParent,
/*122053*/      OPC_RecordChild5, // #5 = $slc
/*122054*/      OPC_MoveChild5,
/*122055*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122058*/      OPC_MoveParent,
/*122059*/      OPC_CheckType, MVT::f32,
/*122061*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122063*/      OPC_Scope, 49, /*->122114*/ // 2 children in Scope
/*122065*/        OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*122068*/        OPC_EmitMergeInputChains1_0,
/*122069*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*122072*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*122075*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*122078*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*122089*/        OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*122092*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*122095*/        OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*122098*/        OPC_EmitInteger, MVT::i1, 0, 
/*122101*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                  // Src: (SIbuffer_load:f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                  // Dst: (BUFFER_LOAD_DWORD_BOTHEN:f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*122114*/      /*Scope*/ 29, /*->122144*/
/*122115*/        OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*122118*/        OPC_EmitMergeInputChains1_0,
/*122119*/        OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*122122*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*122125*/        OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*122128*/        OPC_EmitInteger, MVT::i1, 0, 
/*122131*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                  // Src: (SIbuffer_load:f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                  // Dst: (BUFFER_LOAD_DWORD_IDXEN:f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*122144*/      0, /*End of Scope*/
/*122145*/    /*Scope*/ 19|128,1/*147*/, /*->122294*/
/*122147*/      OPC_CheckChild2Integer, 0, 
/*122149*/      OPC_RecordChild3, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*122150*/      OPC_RecordChild4, // #3 = $glc
/*122151*/      OPC_MoveChild4,
/*122152*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122155*/      OPC_MoveParent,
/*122156*/      OPC_RecordChild5, // #4 = $slc
/*122157*/      OPC_MoveChild5,
/*122158*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122161*/      OPC_MoveParent,
/*122162*/      OPC_SwitchType /*2 cases */, 63, MVT::v2f32,// ->122228
/*122165*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122167*/        OPC_Scope, 29, /*->122198*/ // 2 children in Scope
/*122169*/          OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*122172*/          OPC_EmitMergeInputChains1_0,
/*122173*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*122176*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*122179*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*122182*/          OPC_EmitInteger, MVT::i1, 0, 
/*122185*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load:v2f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*122198*/        /*Scope*/ 28, /*->122227*/
/*122199*/          OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*122202*/          OPC_EmitMergeInputChains1_0,
/*122203*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*122206*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*122209*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*122212*/          OPC_EmitInteger, MVT::i1, 0, 
/*122215*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                    // Src: (SIbuffer_load:v2f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*122227*/        0, /*End of Scope*/
/*122228*/      /*SwitchType*/ 63, MVT::v4f32,// ->122293
/*122230*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122232*/        OPC_Scope, 29, /*->122263*/ // 2 children in Scope
/*122234*/          OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*122237*/          OPC_EmitMergeInputChains1_0,
/*122238*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*122241*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*122244*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*122247*/          OPC_EmitInteger, MVT::i1, 0, 
/*122250*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load:v4f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*122263*/        /*Scope*/ 28, /*->122292*/
/*122264*/          OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*122267*/          OPC_EmitMergeInputChains1_0,
/*122268*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*122271*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*122274*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*122277*/          OPC_EmitInteger, MVT::i1, 0, 
/*122280*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                    // Src: (SIbuffer_load:v4f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*122292*/        0, /*End of Scope*/
/*122293*/      0, // EndSwitchType
/*122294*/    /*Scope*/ 60|128,1/*188*/, /*->122484*/
/*122296*/      OPC_RecordChild2, // #2 = $vindex
/*122297*/      OPC_RecordChild3, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*122298*/      OPC_RecordChild4, // #4 = $glc
/*122299*/      OPC_MoveChild4,
/*122300*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122303*/      OPC_MoveParent,
/*122304*/      OPC_RecordChild5, // #5 = $slc
/*122305*/      OPC_MoveChild5,
/*122306*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122309*/      OPC_MoveParent,
/*122310*/      OPC_SwitchType /*2 cases */, 84, MVT::v2f32,// ->122397
/*122313*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122315*/        OPC_Scope, 49, /*->122366*/ // 2 children in Scope
/*122317*/          OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*122320*/          OPC_EmitMergeInputChains1_0,
/*122321*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*122324*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*122327*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*122330*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*122341*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*122344*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*122347*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*122350*/          OPC_EmitInteger, MVT::i1, 0, 
/*122353*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                    // Src: (SIbuffer_load:v2f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                    // Dst: (BUFFER_LOAD_DWORDX2_BOTHEN:v2f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*122366*/        /*Scope*/ 29, /*->122396*/
/*122367*/          OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*122370*/          OPC_EmitMergeInputChains1_0,
/*122371*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*122374*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*122377*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*122380*/          OPC_EmitInteger, MVT::i1, 0, 
/*122383*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load:v2f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                    // Dst: (BUFFER_LOAD_DWORDX2_IDXEN:v2f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*122396*/        0, /*End of Scope*/
/*122397*/      /*SwitchType*/ 84, MVT::v4f32,// ->122483
/*122399*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122401*/        OPC_Scope, 49, /*->122452*/ // 2 children in Scope
/*122403*/          OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*122406*/          OPC_EmitMergeInputChains1_0,
/*122407*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*122410*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*122413*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*122416*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*122427*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*122430*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*122433*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*122436*/          OPC_EmitInteger, MVT::i1, 0, 
/*122439*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                    // Src: (SIbuffer_load:v4f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                    // Dst: (BUFFER_LOAD_DWORDX4_BOTHEN:v4f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*122452*/        /*Scope*/ 29, /*->122482*/
/*122453*/          OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*122456*/          OPC_EmitMergeInputChains1_0,
/*122457*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*122460*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*122463*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*122466*/          OPC_EmitInteger, MVT::i1, 0, 
/*122469*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load:v4f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                    // Dst: (BUFFER_LOAD_DWORDX4_IDXEN:v4f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*122482*/        0, /*End of Scope*/
/*122483*/      0, // EndSwitchType
/*122484*/    0, /*End of Scope*/
/*122485*/  /*SwitchOpcode*/ 78, TARGET_VAL(ISD::FSUB),// ->122566
/*122488*/    OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*122489*/    OPC_Scope, 30, /*->122521*/ // 2 children in Scope
/*122491*/      OPC_MoveChild1,
/*122492*/      OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*122495*/      OPC_CheckChild0Same, 0,
/*122497*/      OPC_MoveParent,
/*122498*/      OPC_CheckType, MVT::f32,
/*122500*/      OPC_CheckPatternPredicate, 17, // (TM.Options.UnsafeFPMath)
/*122502*/      OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*122505*/      OPC_EmitInteger, MVT::i1, 0, 
/*122508*/      OPC_EmitInteger, MVT::i32, 0, 
/*122511*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F32_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsub:f32 (VOP3Mods:f32 f32:f32:$x, i32:i32:$mods), (ffloor:f32 (VOP3Mods:f32 f32:f32:$x, i32:i32:$mods))) - Complexity = 24
                // Dst: (V_FRACT_F32_e64:f32 ?:i32:$mods, ?:f32:$x, 0:i1, 0:i32)
/*122521*/    /*Scope*/ 43, /*->122565*/
/*122522*/      OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*122523*/      OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->122544
/*122526*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*122529*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*122532*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fsub:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_SUB_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*122544*/      /*SwitchType*/ 18, MVT::f16,// ->122564
/*122546*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*122549*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*122552*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fsub:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_SUB_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*122564*/      0, // EndSwitchType
/*122565*/    0, /*End of Scope*/
/*122566*/  /*SwitchOpcode*/ 82, TARGET_VAL(AMDGPUISD::CLAMP),// ->122651
/*122569*/    OPC_RecordChild0, // #0 = $VOP3Mods0Clamp:src0:src0_modifiers:omod
/*122570*/    OPC_SwitchType /*3 cases */, 33, MVT::f32,// ->122606
/*122573*/      OPC_Scope, 20, /*->122595*/ // 2 children in Scope
/*122575*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122577*/        OPC_CheckComplexPat, /*CP*/30, /*#*/0, // SelectVOP3Mods0Clamp:$ #1 #2 #3
/*122580*/        OPC_EmitInteger, MVT::i1, 1, 
/*122583*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 2, 1, 2, 1, 4, 3, 
                  // Src: (AMDGPUclamp:f32 (VOP3Mods0Clamp:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i32:i32:$omod)) - Complexity = 15
                  // Dst: (V_MAX_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src0_modifiers, f32:f32:$src0, 1:i1, ?:i32:$omod)
/*122595*/      /*Scope*/ 9, /*->122605*/
/*122596*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*122598*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CLAMP_R600), 0,
                      MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (AMDGPUclamp:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (CLAMP_R600:f32 f32:f32:$src0)
/*122605*/      0, /*End of Scope*/
/*122606*/    /*SwitchType*/ 20, MVT::f64,// ->122628
/*122608*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122610*/      OPC_CheckComplexPat, /*CP*/30, /*#*/0, // SelectVOP3Mods0Clamp:$ #1 #2 #3
/*122613*/      OPC_EmitInteger, MVT::i1, 1, 
/*122616*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F64), 0,
                    MVT::f64, 6/*#Ops*/, 2, 1, 2, 1, 4, 3, 
                // Src: (AMDGPUclamp:f64 (VOP3Mods0Clamp:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i32:i32:$omod)) - Complexity = 15
                // Dst: (V_MAX_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src0_modifiers, f64:f64:$src0, 1:i1, ?:i32:$omod)
/*122628*/    /*SwitchType*/ 20, MVT::f16,// ->122650
/*122630*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122632*/      OPC_CheckComplexPat, /*CP*/30, /*#*/0, // SelectVOP3Mods0Clamp:$ #1 #2 #3
/*122635*/      OPC_EmitInteger, MVT::i1, 1, 
/*122638*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F16_e64), 0,
                    MVT::f16, 6/*#Ops*/, 2, 1, 2, 1, 4, 3, 
                // Src: (AMDGPUclamp:f16 (VOP3Mods0Clamp:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i32:i32:$omod)) - Complexity = 15
                // Dst: (V_MAX_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src0_modifiers, f16:f16:$src0, 1:i1, ?:i32:$omod)
/*122650*/    0, // EndSwitchType
/*122651*/  /*SwitchOpcode*/ 44, TARGET_VAL(AMDGPUISD::INTERP_MOV),// ->122698
/*122654*/    OPC_CaptureGlueInput,
/*122655*/    OPC_RecordChild0, // #0 = $vsrc
/*122656*/    OPC_MoveChild0,
/*122657*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122660*/    OPC_CheckType, MVT::i32,
/*122662*/    OPC_MoveParent,
/*122663*/    OPC_RecordChild1, // #1 = $attrchan
/*122664*/    OPC_MoveChild1,
/*122665*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122668*/    OPC_CheckType, MVT::i32,
/*122670*/    OPC_MoveParent,
/*122671*/    OPC_RecordChild2, // #2 = $attr
/*122672*/    OPC_MoveChild2,
/*122673*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122676*/    OPC_CheckType, MVT::i32,
/*122678*/    OPC_MoveParent,
/*122679*/    OPC_CheckType, MVT::f32,
/*122681*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122683*/    OPC_EmitConvertToTarget, 0,
/*122685*/    OPC_EmitConvertToTarget, 2,
/*122687*/    OPC_EmitConvertToTarget, 1,
/*122689*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_MOV_F32), 0|OPFL_GlueInput,
                  MVT::f32, 3/*#Ops*/, 3, 4, 5, 
              // Src: (AMDGPUinterp_mov:f32 (imm:i32):$vsrc, (imm:i32):$attrchan, (imm:i32):$attr) - Complexity = 12
              // Dst: (V_INTERP_MOV_F32:f32 (imm:i32):$vsrc, (imm:i32):$attr, (imm:i32):$attrchan)
/*122698*/  /*SwitchOpcode*/ 98|128,1/*226*/, TARGET_VAL(ISD::FP16_TO_FP),// ->122928
/*122702*/    OPC_Scope, 111, /*->122815*/ // 2 children in Scope
/*122704*/      OPC_MoveChild0,
/*122705*/      OPC_SwitchOpcode /*3 cases */, 33, TARGET_VAL(ISD::AND),// ->122742
/*122709*/        OPC_RecordChild0, // #0 = $src0
/*122710*/        OPC_CheckChild1Integer, 127|128,127|128,1/*32767*/, 
/*122714*/        OPC_CheckPredicate, 30, // Predicate_and_oneuse
/*122716*/        OPC_CheckType, MVT::i32,
/*122718*/        OPC_MoveParent,
/*122719*/        OPC_CheckType, MVT::f32,
/*122721*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122723*/        OPC_EmitInteger, MVT::i32, 2, 
/*122726*/        OPC_EmitInteger, MVT::i1, 0, 
/*122729*/        OPC_EmitInteger, MVT::i32, 0, 
/*122732*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                      MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (f16_to_fp:f32 (and:i32 i32:i32:$src0, 32767:i32)<<P:Predicate_and_oneuse>>) - Complexity = 12
                  // Dst: (V_CVT_F32_F16_e64:f32 2:i32, ?:i32:$src0, 0:i1, 0:i32)
/*122742*/      /*SwitchOpcode*/ 33, TARGET_VAL(ISD::OR),// ->122778
/*122745*/        OPC_RecordChild0, // #0 = $src0
/*122746*/        OPC_CheckChild1Integer, 0|128,0|128,2/*32768*/, 
/*122750*/        OPC_CheckPredicate, 30, // Predicate_or_oneuse
/*122752*/        OPC_CheckType, MVT::i32,
/*122754*/        OPC_MoveParent,
/*122755*/        OPC_CheckType, MVT::f32,
/*122757*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122759*/        OPC_EmitInteger, MVT::i32, 3, 
/*122762*/        OPC_EmitInteger, MVT::i1, 0, 
/*122765*/        OPC_EmitInteger, MVT::i32, 0, 
/*122768*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                      MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (f16_to_fp:f32 (or:i32 i32:i32:$src0, 32768:i32)<<P:Predicate_or_oneuse>>) - Complexity = 12
                  // Dst: (V_CVT_F32_F16_e64:f32 3:i32, ?:i32:$src0, 0:i1, 0:i32)
/*122778*/      /*SwitchOpcode*/ 33, TARGET_VAL(ISD::XOR),// ->122814
/*122781*/        OPC_RecordChild0, // #0 = $src0
/*122782*/        OPC_CheckChild1Integer, 0|128,0|128,2/*32768*/, 
/*122786*/        OPC_CheckPredicate, 30, // Predicate_xor_oneuse
/*122788*/        OPC_CheckType, MVT::i32,
/*122790*/        OPC_MoveParent,
/*122791*/        OPC_CheckType, MVT::f32,
/*122793*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122795*/        OPC_EmitInteger, MVT::i32, 1, 
/*122798*/        OPC_EmitInteger, MVT::i1, 0, 
/*122801*/        OPC_EmitInteger, MVT::i32, 0, 
/*122804*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                      MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (f16_to_fp:f32 (xor:i32 i32:i32:$src0, 32768:i32)<<P:Predicate_xor_oneuse>>) - Complexity = 12
                  // Dst: (V_CVT_F32_F16_e64:f32 1:i32, ?:i32:$src0, 0:i1, 0:i32)
/*122814*/      0, // EndSwitchOpcode
/*122815*/    /*Scope*/ 111, /*->122927*/
/*122816*/      OPC_RecordChild0, // #0 = $src0
/*122817*/      OPC_CheckType, MVT::f32,
/*122819*/      OPC_Scope, 93, /*->122914*/ // 2 children in Scope
/*122821*/        OPC_CheckChild0Type, MVT::i32,
/*122823*/        OPC_Scope, 66, /*->122891*/ // 2 children in Scope
/*122825*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*122827*/          OPC_EmitInteger, MVT::i32, 1, 
/*122830*/          OPC_EmitInteger, MVT::i32, 0, 
/*122833*/          OPC_EmitInteger, MVT::i32, 0, 
/*122836*/          OPC_EmitInteger, MVT::i32, 0, 
/*122839*/          OPC_EmitInteger, MVT::i32, 0, 
/*122842*/          OPC_EmitInteger, MVT::i32, 0, 
/*122845*/          OPC_EmitInteger, MVT::i32, 0, 
/*122848*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*122860*/          OPC_EmitInteger, MVT::i32, 1, 
/*122863*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*122866*/          OPC_EmitInteger, MVT::i32, 0, 
/*122869*/          OPC_EmitInteger, MVT::i32, 0, 
/*122872*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT16_TO_FLT32), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (f16_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (FLT16_TO_FLT32:f32 R600_Reg32:i32:$src0)
/*122891*/        /*Scope*/ 21, /*->122913*/
/*122892*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122894*/          OPC_EmitInteger, MVT::i32, 0, 
/*122897*/          OPC_EmitInteger, MVT::i1, 0, 
/*122900*/          OPC_EmitInteger, MVT::i32, 0, 
/*122903*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                        MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (f16_to_fp:f32 i32:i32:$src0) - Complexity = 3
                    // Dst: (V_CVT_F32_F16_e64:f32 0:i32, ?:i32:$src0, 0:i1, 0:i32)
/*122913*/        0, /*End of Scope*/
/*122914*/      /*Scope*/ 11, /*->122926*/
/*122915*/        OPC_CheckChild0Type, MVT::i16,
/*122917*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*122919*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e32), 0,
                      MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (f16_to_fp:f32 i16:i16:$src) - Complexity = 3
                  // Dst: (V_CVT_F32_F16_e32:f32 ?:i16:$src)
/*122926*/      0, /*End of Scope*/
/*122927*/    0, /*End of Scope*/
/*122928*/  /*SwitchOpcode*/ 28|128,1/*156*/, TARGET_VAL(ISD::FCANONICALIZE),// ->123088
/*122932*/    OPC_RecordChild0, // #0 = $VOP3Mods:src:src_mods
/*122933*/    OPC_SwitchType /*4 cases */, 30, MVT::f16,// ->122966
/*122936*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122938*/      OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*122941*/      OPC_EmitInteger, MVT::i32, 0, 
/*122944*/      OPC_EmitInteger, MVT::i32, 0|128,120/*15360*/, 
/*122948*/      OPC_EmitInteger, MVT::i1, 0, 
/*122951*/      OPC_EmitInteger, MVT::i32, 0, 
/*122954*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F16_e64), 0,
                    MVT::f16, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                // Src: (fcanonicalize:f16 (VOP3Mods:f16 f16:f16:$src, i32:i32:$src_mods)) - Complexity = 12
                // Dst: (V_MUL_F16_e64:f16 0:i32, 15360:i32, ?:i32:$src_mods, ?:f16:$src, 0:i1, 0:i32)
/*122966*/    /*SwitchType*/ 33, MVT::f32,// ->123001
/*122968*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*122970*/      OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*122973*/      OPC_EmitInteger, MVT::i32, 0, 
/*122976*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*122983*/      OPC_EmitInteger, MVT::i1, 0, 
/*122986*/      OPC_EmitInteger, MVT::i32, 0, 
/*122989*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                // Src: (fcanonicalize:f32 (VOP3Mods:f32 f32:f32:$src, i32:i32:$src_mods)) - Complexity = 12
                // Dst: (V_MUL_F32_e64:f32 0:i32, 1065353216:i32, ?:i32:$src_mods, ?:f32:$src, 0:i1, 0:i32)
/*123001*/    /*SwitchType*/ 37, MVT::f64,// ->123040
/*123003*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123005*/      OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*123008*/      OPC_EmitInteger, MVT::i32, 0, 
/*123011*/      OPC_EmitInteger, MVT::i64, 0|128,0|128,0|128,0|128,0|128,0|128,0|128,120|128,63/*4607182418800017408*/, 
/*123022*/      OPC_EmitInteger, MVT::i1, 0, 
/*123025*/      OPC_EmitInteger, MVT::i32, 0, 
/*123028*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                    MVT::f64, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                // Src: (fcanonicalize:f64 (VOP3Mods:f64 f64:f64:$src, i32:i32:$src_mods)) - Complexity = 12
                // Dst: (V_MUL_F64:f64 0:i32, 4607182418800017408:i64, ?:i32:$src_mods, ?:f64:$src, 0:i1, 0:i32)
/*123040*/    /*SwitchType*/ 45, MVT::v2f16,// ->123087
/*123042*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123044*/      OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3PMods:$ #1 #2
/*123047*/      OPC_EmitInteger, MVT::i32, 8, 
/*123050*/      OPC_EmitInteger, MVT::i32, 0|128,120|128,0|128,96|128,3/*1006648320*/, 
/*123057*/      OPC_EmitInteger, MVT::i1, 0, 
/*123060*/      OPC_EmitInteger, MVT::i32, 0, 
/*123063*/      OPC_EmitInteger, MVT::i32, 0, 
/*123066*/      OPC_EmitInteger, MVT::i32, 0, 
/*123069*/      OPC_EmitInteger, MVT::i32, 0, 
/*123072*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MUL_F16), 0,
                    MVT::v2f16, 9/*#Ops*/, 3, 4, 2, 1, 5, 6, 7, 8, 9, 
                // Src: (fcanonicalize:v2f16 (VOP3PMods:v2f16 v2f16:v2f16:$src, i32:i32:$src_mods)) - Complexity = 12
                // Dst: (V_PK_MUL_F16:v2f16 8:i32, 1006648320:i32, ?:i32:$src_mods, ?:v2f16:$src, 0:i1)
/*123087*/    0, // EndSwitchType
/*123088*/  /*SwitchOpcode*/ 102|128,1/*230*/, TARGET_VAL(ISD::FFLOOR),// ->123322
/*123092*/    OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*123093*/    OPC_SwitchType /*3 cases */, 125, MVT::f64,// ->123221
/*123096*/      OPC_Scope, 108, /*->123206*/ // 2 children in Scope
/*123098*/        OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS)
/*123100*/        OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*123103*/        OPC_EmitInteger, MVT::i32, 1, 
/*123106*/        OPC_EmitInteger, MVT::i32, 0, 
/*123109*/        OPC_EmitInteger, MVT::i1, 0, 
/*123112*/        OPC_EmitInteger, MVT::i32, 0, 
/*123115*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                      MVT::i64, 4/*#Ops*/, 2, 1, 5, 6,  // Results = #7
/*123125*/        OPC_EmitInteger, MVT::i32, 0, 
/*123128*/        OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,119|128,63/*4607182418800017407*/, 
/*123139*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B64_PSEUDO), 0,
                      MVT::i64, 1/*#Ops*/, 9,  // Results = #10
/*123146*/        OPC_EmitInteger, MVT::i1, 0, 
/*123149*/        OPC_EmitInteger, MVT::i32, 0, 
/*123152*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                      MVT::i64, 6/*#Ops*/, 4, 7, 8, 10, 11, 12,  // Results = #13
/*123164*/        OPC_EmitInteger, MVT::i32, 0, 
/*123167*/        OPC_EmitInteger, MVT::i32, 3, 
/*123170*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                      MVT::i1, 3/*#Ops*/, 14, 1, 15,  // Results = #16
/*123179*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B64_PSEUDO), 0,
                      MVT::i64, 3/*#Ops*/, 13, 1, 16,  // Results = #17
/*123188*/        OPC_EmitInteger, MVT::i1, 0, 
/*123191*/        OPC_EmitInteger, MVT::i32, 0, 
/*123194*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                      MVT::f64, 6/*#Ops*/, 2, 1, 3, 17, 18, 19, 
                  // Src: (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 12
                  // Dst: (V_ADD_F64:f64 ?:i32:$mods, ?:f64:$x, 1:i32, (V_CNDMASK_B64_PSEUDO:i64 (V_MIN_F64:i64 0:i32, (V_FRACT_F64_e64:i64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32), 0:i32, (V_MOV_B64_PSEUDO:i64 4607182418800017407:i64), 0:i1, 0:i32), ?:f64:$x, (V_CMP_CLASS_F64_e64:i1 0:i32, ?:f64:$x, 3:i32)), 0:i1, 0:i32)
/*123206*/      /*Scope*/ 13, /*->123220*/
/*123207*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*123210*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FLOOR_F64_e64), 0,
                      MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ffloor:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FLOOR_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*123220*/      0, /*End of Scope*/
/*123221*/    /*SwitchType*/ 83, MVT::f32,// ->123306
/*123223*/      OPC_Scope, 66, /*->123291*/ // 2 children in Scope
/*123225*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*123227*/        OPC_EmitInteger, MVT::i32, 1, 
/*123230*/        OPC_EmitInteger, MVT::i32, 0, 
/*123233*/        OPC_EmitInteger, MVT::i32, 0, 
/*123236*/        OPC_EmitInteger, MVT::i32, 0, 
/*123239*/        OPC_EmitInteger, MVT::i32, 0, 
/*123242*/        OPC_EmitInteger, MVT::i32, 0, 
/*123245*/        OPC_EmitInteger, MVT::i32, 0, 
/*123248*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*123260*/        OPC_EmitInteger, MVT::i32, 1, 
/*123263*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*123266*/        OPC_EmitInteger, MVT::i32, 0, 
/*123269*/        OPC_EmitInteger, MVT::i32, 0, 
/*123272*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLOOR), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ffloor:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLOOR:f32 R600_Reg32:f32:$src0)
/*123291*/      /*Scope*/ 13, /*->123305*/
/*123292*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*123295*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FLOOR_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FLOOR_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*123305*/      0, /*End of Scope*/
/*123306*/    /*SwitchType*/ 13, MVT::f16,// ->123321
/*123308*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*123311*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FLOOR_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ffloor:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FLOOR_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*123321*/    0, // EndSwitchType
/*123322*/  /*SwitchOpcode*/ 56, TARGET_VAL(AMDGPUISD::INTERP_P1),// ->123381
/*123325*/    OPC_CaptureGlueInput,
/*123326*/    OPC_RecordChild0, // #0 = $vsrc
/*123327*/    OPC_CheckChild0Type, MVT::f32,
/*123329*/    OPC_RecordChild1, // #1 = $attrchan
/*123330*/    OPC_MoveChild1,
/*123331*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123334*/    OPC_CheckType, MVT::i32,
/*123336*/    OPC_MoveParent,
/*123337*/    OPC_RecordChild2, // #2 = $attr
/*123338*/    OPC_MoveChild2,
/*123339*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123342*/    OPC_CheckType, MVT::i32,
/*123344*/    OPC_MoveParent,
/*123345*/    OPC_CheckType, MVT::f32,
/*123347*/    OPC_Scope, 15, /*->123364*/ // 2 children in Scope
/*123349*/      OPC_CheckPatternPredicate, 19, // (true) && (Subtarget->getLDSBankCount() == 32) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123351*/      OPC_EmitConvertToTarget, 2,
/*123353*/      OPC_EmitConvertToTarget, 1,
/*123355*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_P1_F32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    MVT::f32, 3/*#Ops*/, 0, 3, 4, 
                // Src: (AMDGPUinterp_p1:f32 f32:f32:$vsrc, (imm:i32):$attrchan, (imm:i32):$attr) - Complexity = 9
                // Dst: (V_INTERP_P1_F32:f32 f32:f32:$vsrc, (imm:i32):$attr, (imm:i32):$attrchan)
/*123364*/    /*Scope*/ 15, /*->123380*/
/*123365*/      OPC_CheckPatternPredicate, 20, // (true) && (Subtarget->getLDSBankCount() == 16) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123367*/      OPC_EmitConvertToTarget, 2,
/*123369*/      OPC_EmitConvertToTarget, 1,
/*123371*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_P1_F32_16bank), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    MVT::f32, 3/*#Ops*/, 0, 3, 4, 
                // Src: (AMDGPUinterp_p1:f32 f32:f32:$vsrc, (imm:i32):$attrchan, (imm:i32):$attr) - Complexity = 9
                // Dst: (V_INTERP_P1_F32_16bank:f32 f32:f32:$vsrc, (imm:i32):$attr, (imm:i32):$attrchan)
/*123380*/    0, /*End of Scope*/
/*123381*/  /*SwitchOpcode*/ 41, TARGET_VAL(AMDGPUISD::INTERP_P2),// ->123425
/*123384*/    OPC_CaptureGlueInput,
/*123385*/    OPC_RecordChild0, // #0 = $src0
/*123386*/    OPC_CheckChild0Type, MVT::f32,
/*123388*/    OPC_RecordChild1, // #1 = $vsrc
/*123389*/    OPC_CheckChild1Type, MVT::f32,
/*123391*/    OPC_RecordChild2, // #2 = $attrchan
/*123392*/    OPC_MoveChild2,
/*123393*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123396*/    OPC_CheckType, MVT::i32,
/*123398*/    OPC_MoveParent,
/*123399*/    OPC_RecordChild3, // #3 = $attr
/*123400*/    OPC_MoveChild3,
/*123401*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123404*/    OPC_CheckType, MVT::i32,
/*123406*/    OPC_MoveParent,
/*123407*/    OPC_CheckType, MVT::f32,
/*123409*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*123411*/    OPC_EmitConvertToTarget, 3,
/*123413*/    OPC_EmitConvertToTarget, 2,
/*123415*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_P2_F32), 0|OPFL_GlueInput,
                  MVT::f32, 4/*#Ops*/, 0, 1, 4, 5, 
              // Src: (AMDGPUinterp_p2:f32 f32:f32:$src0, f32:f32:$vsrc, (imm:i32):$attrchan, (imm:i32):$attr) - Complexity = 9
              // Dst: (V_INTERP_P2_F32:f32 f32:f32:$src0, f32:f32:$vsrc, (imm:i32):$attr, (imm:i32):$attrchan)
/*123425*/  /*SwitchOpcode*/ 83|128,5/*723*/, TARGET_VAL(ISD::FDIV),// ->124152
/*123429*/    OPC_Scope, 85|128,1/*213*/, /*->123645*/ // 2 children in Scope
/*123432*/      OPC_MoveChild0,
/*123433*/      OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*123436*/      OPC_CheckPredicate, 54, // Predicate_FP_ONE
/*123438*/      OPC_MoveParent,
/*123439*/      OPC_RecordChild1, // #0 = $src
/*123440*/      OPC_CheckType, MVT::f32,
/*123442*/      OPC_Scope, 66, /*->123510*/ // 3 children in Scope
/*123444*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*123446*/        OPC_EmitInteger, MVT::i32, 1, 
/*123449*/        OPC_EmitInteger, MVT::i32, 0, 
/*123452*/        OPC_EmitInteger, MVT::i32, 0, 
/*123455*/        OPC_EmitInteger, MVT::i32, 0, 
/*123458*/        OPC_EmitInteger, MVT::i32, 0, 
/*123461*/        OPC_EmitInteger, MVT::i32, 0, 
/*123464*/        OPC_EmitInteger, MVT::i32, 0, 
/*123467*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*123479*/        OPC_EmitInteger, MVT::i32, 1, 
/*123482*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*123485*/        OPC_EmitInteger, MVT::i32, 0, 
/*123488*/        OPC_EmitInteger, MVT::i32, 0, 
/*123491*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_r600:f32 ?:f32:$src)
/*123510*/      /*Scope*/ 66, /*->123577*/
/*123511*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*123513*/        OPC_EmitInteger, MVT::i32, 1, 
/*123516*/        OPC_EmitInteger, MVT::i32, 0, 
/*123519*/        OPC_EmitInteger, MVT::i32, 0, 
/*123522*/        OPC_EmitInteger, MVT::i32, 0, 
/*123525*/        OPC_EmitInteger, MVT::i32, 0, 
/*123528*/        OPC_EmitInteger, MVT::i32, 0, 
/*123531*/        OPC_EmitInteger, MVT::i32, 0, 
/*123534*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*123546*/        OPC_EmitInteger, MVT::i32, 1, 
/*123549*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*123552*/        OPC_EmitInteger, MVT::i32, 0, 
/*123555*/        OPC_EmitInteger, MVT::i32, 0, 
/*123558*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_eg:f32 ?:f32:$src)
/*123577*/      /*Scope*/ 66, /*->123644*/
/*123578*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*123580*/        OPC_EmitInteger, MVT::i32, 1, 
/*123583*/        OPC_EmitInteger, MVT::i32, 0, 
/*123586*/        OPC_EmitInteger, MVT::i32, 0, 
/*123589*/        OPC_EmitInteger, MVT::i32, 0, 
/*123592*/        OPC_EmitInteger, MVT::i32, 0, 
/*123595*/        OPC_EmitInteger, MVT::i32, 0, 
/*123598*/        OPC_EmitInteger, MVT::i32, 0, 
/*123601*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*123613*/        OPC_EmitInteger, MVT::i32, 1, 
/*123616*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*123619*/        OPC_EmitInteger, MVT::i32, 0, 
/*123622*/        OPC_EmitInteger, MVT::i32, 0, 
/*123625*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_cm:f32 ?:f32:$src)
/*123644*/      0, /*End of Scope*/
/*123645*/    /*Scope*/ 120|128,3/*504*/, /*->124151*/
/*123647*/      OPC_RecordChild0, // #0 = $src0
/*123648*/      OPC_RecordChild1, // #1 = $src1
/*123649*/      OPC_CheckType, MVT::f32,
/*123651*/      OPC_Scope, 36|128,1/*164*/, /*->123818*/ // 3 children in Scope
/*123654*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*123656*/        OPC_EmitInteger, MVT::i32, 0, 
/*123659*/        OPC_EmitInteger, MVT::i32, 0, 
/*123662*/        OPC_EmitInteger, MVT::i32, 1, 
/*123665*/        OPC_EmitInteger, MVT::i32, 0, 
/*123668*/        OPC_EmitInteger, MVT::i32, 0, 
/*123671*/        OPC_EmitInteger, MVT::i32, 0, 
/*123674*/        OPC_EmitInteger, MVT::i32, 0, 
/*123677*/        OPC_EmitInteger, MVT::i32, 0, 
/*123680*/        OPC_EmitInteger, MVT::i32, 0, 
/*123683*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*123695*/        OPC_EmitInteger, MVT::i32, 1, 
/*123698*/        OPC_EmitInteger, MVT::i32, 0, 
/*123701*/        OPC_EmitInteger, MVT::i32, 0, 
/*123704*/        OPC_EmitInteger, MVT::i32, 0, 
/*123707*/        OPC_EmitInteger, MVT::i32, 0, 
/*123710*/        OPC_EmitInteger, MVT::i32, 0, 
/*123713*/        OPC_EmitInteger, MVT::i32, 0, 
/*123716*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*123728*/        OPC_EmitInteger, MVT::i32, 1, 
/*123731*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*123734*/        OPC_EmitInteger, MVT::i32, 0, 
/*123737*/        OPC_EmitInteger, MVT::i32, 0, 
/*123740*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*123759*/        OPC_EmitInteger, MVT::i32, 0, 
/*123762*/        OPC_EmitInteger, MVT::i32, 0, 
/*123765*/        OPC_EmitInteger, MVT::i32, 0, 
/*123768*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*123780*/        OPC_EmitInteger, MVT::i32, 1, 
/*123783*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*123786*/        OPC_EmitInteger, MVT::i32, 0, 
/*123789*/        OPC_EmitInteger, MVT::i32, 0, 
/*123792*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_r600:i32 ?:f32:$src1))
/*123818*/      /*Scope*/ 36|128,1/*164*/, /*->123984*/
/*123820*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*123822*/        OPC_EmitInteger, MVT::i32, 0, 
/*123825*/        OPC_EmitInteger, MVT::i32, 0, 
/*123828*/        OPC_EmitInteger, MVT::i32, 1, 
/*123831*/        OPC_EmitInteger, MVT::i32, 0, 
/*123834*/        OPC_EmitInteger, MVT::i32, 0, 
/*123837*/        OPC_EmitInteger, MVT::i32, 0, 
/*123840*/        OPC_EmitInteger, MVT::i32, 0, 
/*123843*/        OPC_EmitInteger, MVT::i32, 0, 
/*123846*/        OPC_EmitInteger, MVT::i32, 0, 
/*123849*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*123861*/        OPC_EmitInteger, MVT::i32, 1, 
/*123864*/        OPC_EmitInteger, MVT::i32, 0, 
/*123867*/        OPC_EmitInteger, MVT::i32, 0, 
/*123870*/        OPC_EmitInteger, MVT::i32, 0, 
/*123873*/        OPC_EmitInteger, MVT::i32, 0, 
/*123876*/        OPC_EmitInteger, MVT::i32, 0, 
/*123879*/        OPC_EmitInteger, MVT::i32, 0, 
/*123882*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*123894*/        OPC_EmitInteger, MVT::i32, 1, 
/*123897*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*123900*/        OPC_EmitInteger, MVT::i32, 0, 
/*123903*/        OPC_EmitInteger, MVT::i32, 0, 
/*123906*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*123925*/        OPC_EmitInteger, MVT::i32, 0, 
/*123928*/        OPC_EmitInteger, MVT::i32, 0, 
/*123931*/        OPC_EmitInteger, MVT::i32, 0, 
/*123934*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*123946*/        OPC_EmitInteger, MVT::i32, 1, 
/*123949*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*123952*/        OPC_EmitInteger, MVT::i32, 0, 
/*123955*/        OPC_EmitInteger, MVT::i32, 0, 
/*123958*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_eg:i32 ?:f32:$src1))
/*123984*/      /*Scope*/ 36|128,1/*164*/, /*->124150*/
/*123986*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*123988*/        OPC_EmitInteger, MVT::i32, 0, 
/*123991*/        OPC_EmitInteger, MVT::i32, 0, 
/*123994*/        OPC_EmitInteger, MVT::i32, 1, 
/*123997*/        OPC_EmitInteger, MVT::i32, 0, 
/*124000*/        OPC_EmitInteger, MVT::i32, 0, 
/*124003*/        OPC_EmitInteger, MVT::i32, 0, 
/*124006*/        OPC_EmitInteger, MVT::i32, 0, 
/*124009*/        OPC_EmitInteger, MVT::i32, 0, 
/*124012*/        OPC_EmitInteger, MVT::i32, 0, 
/*124015*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124027*/        OPC_EmitInteger, MVT::i32, 1, 
/*124030*/        OPC_EmitInteger, MVT::i32, 0, 
/*124033*/        OPC_EmitInteger, MVT::i32, 0, 
/*124036*/        OPC_EmitInteger, MVT::i32, 0, 
/*124039*/        OPC_EmitInteger, MVT::i32, 0, 
/*124042*/        OPC_EmitInteger, MVT::i32, 0, 
/*124045*/        OPC_EmitInteger, MVT::i32, 0, 
/*124048*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124060*/        OPC_EmitInteger, MVT::i32, 1, 
/*124063*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*124066*/        OPC_EmitInteger, MVT::i32, 0, 
/*124069*/        OPC_EmitInteger, MVT::i32, 0, 
/*124072*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*124091*/        OPC_EmitInteger, MVT::i32, 0, 
/*124094*/        OPC_EmitInteger, MVT::i32, 0, 
/*124097*/        OPC_EmitInteger, MVT::i32, 0, 
/*124100*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124112*/        OPC_EmitInteger, MVT::i32, 1, 
/*124115*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*124118*/        OPC_EmitInteger, MVT::i32, 0, 
/*124121*/        OPC_EmitInteger, MVT::i32, 0, 
/*124124*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_cm:i32 ?:f32:$src1))
/*124150*/      0, /*End of Scope*/
/*124151*/    0, /*End of Scope*/
/*124152*/  /*SwitchOpcode*/ 110|128,3/*494*/, TARGET_VAL(AMDGPUISD::RCP),// ->124650
/*124156*/    OPC_Scope, 107|128,1/*235*/, /*->124394*/ // 2 children in Scope
/*124159*/      OPC_MoveChild0,
/*124160*/      OPC_CheckOpcode, TARGET_VAL(ISD::FSQRT),
/*124163*/      OPC_RecordChild0, // #0 = $src
/*124164*/      OPC_MoveParent,
/*124165*/      OPC_SwitchType /*2 cases */, 85|128,1/*213*/, MVT::f32,// ->124382
/*124169*/        OPC_Scope, 66, /*->124237*/ // 4 children in Scope
/*124171*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*124173*/          OPC_EmitInteger, MVT::i32, 1, 
/*124176*/          OPC_EmitInteger, MVT::i32, 0, 
/*124179*/          OPC_EmitInteger, MVT::i32, 0, 
/*124182*/          OPC_EmitInteger, MVT::i32, 0, 
/*124185*/          OPC_EmitInteger, MVT::i32, 0, 
/*124188*/          OPC_EmitInteger, MVT::i32, 0, 
/*124191*/          OPC_EmitInteger, MVT::i32, 0, 
/*124194*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124206*/          OPC_EmitInteger, MVT::i32, 1, 
/*124209*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*124212*/          OPC_EmitInteger, MVT::i32, 0, 
/*124215*/          OPC_EmitInteger, MVT::i32, 0, 
/*124218*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_r600:f32 ?:f32:$src)
/*124237*/        /*Scope*/ 66, /*->124304*/
/*124238*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*124240*/          OPC_EmitInteger, MVT::i32, 1, 
/*124243*/          OPC_EmitInteger, MVT::i32, 0, 
/*124246*/          OPC_EmitInteger, MVT::i32, 0, 
/*124249*/          OPC_EmitInteger, MVT::i32, 0, 
/*124252*/          OPC_EmitInteger, MVT::i32, 0, 
/*124255*/          OPC_EmitInteger, MVT::i32, 0, 
/*124258*/          OPC_EmitInteger, MVT::i32, 0, 
/*124261*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124273*/          OPC_EmitInteger, MVT::i32, 1, 
/*124276*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*124279*/          OPC_EmitInteger, MVT::i32, 0, 
/*124282*/          OPC_EmitInteger, MVT::i32, 0, 
/*124285*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_eg:f32 ?:f32:$src)
/*124304*/        /*Scope*/ 66, /*->124371*/
/*124305*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*124307*/          OPC_EmitInteger, MVT::i32, 1, 
/*124310*/          OPC_EmitInteger, MVT::i32, 0, 
/*124313*/          OPC_EmitInteger, MVT::i32, 0, 
/*124316*/          OPC_EmitInteger, MVT::i32, 0, 
/*124319*/          OPC_EmitInteger, MVT::i32, 0, 
/*124322*/          OPC_EmitInteger, MVT::i32, 0, 
/*124325*/          OPC_EmitInteger, MVT::i32, 0, 
/*124328*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124340*/          OPC_EmitInteger, MVT::i32, 1, 
/*124343*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*124346*/          OPC_EmitInteger, MVT::i32, 0, 
/*124349*/          OPC_EmitInteger, MVT::i32, 0, 
/*124352*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_cm:f32 ?:f32:$src)
/*124371*/        /*Scope*/ 9, /*->124381*/
/*124372*/          OPC_CheckPatternPredicate, 17, // (TM.Options.UnsafeFPMath)
/*124374*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F32_e32), 0,
                        MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (V_RSQ_F32_e32:f32 ?:f32:$src)
/*124381*/        0, /*End of Scope*/
/*124382*/      /*SwitchType*/ 9, MVT::f64,// ->124393
/*124384*/        OPC_CheckPatternPredicate, 17, // (TM.Options.UnsafeFPMath)
/*124386*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F64_e32), 0,
                      MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (AMDGPUrcp:f64 (fsqrt:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (V_RSQ_F64_e32:f64 ?:f64:$src)
/*124393*/      0, // EndSwitchType
/*124394*/    /*Scope*/ 125|128,1/*253*/, /*->124649*/
/*124396*/      OPC_RecordChild0, // #0 = $src0
/*124397*/      OPC_SwitchType /*3 cases */, 89|128,1/*217*/, MVT::f32,// ->124618
/*124401*/        OPC_Scope, 66, /*->124469*/ // 4 children in Scope
/*124403*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*124405*/          OPC_EmitInteger, MVT::i32, 1, 
/*124408*/          OPC_EmitInteger, MVT::i32, 0, 
/*124411*/          OPC_EmitInteger, MVT::i32, 0, 
/*124414*/          OPC_EmitInteger, MVT::i32, 0, 
/*124417*/          OPC_EmitInteger, MVT::i32, 0, 
/*124420*/          OPC_EmitInteger, MVT::i32, 0, 
/*124423*/          OPC_EmitInteger, MVT::i32, 0, 
/*124426*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124438*/          OPC_EmitInteger, MVT::i32, 1, 
/*124441*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*124444*/          OPC_EmitInteger, MVT::i32, 0, 
/*124447*/          OPC_EmitInteger, MVT::i32, 0, 
/*124450*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_r600:f32 f32:f32:$src0)
/*124469*/        /*Scope*/ 66, /*->124536*/
/*124470*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*124472*/          OPC_EmitInteger, MVT::i32, 1, 
/*124475*/          OPC_EmitInteger, MVT::i32, 0, 
/*124478*/          OPC_EmitInteger, MVT::i32, 0, 
/*124481*/          OPC_EmitInteger, MVT::i32, 0, 
/*124484*/          OPC_EmitInteger, MVT::i32, 0, 
/*124487*/          OPC_EmitInteger, MVT::i32, 0, 
/*124490*/          OPC_EmitInteger, MVT::i32, 0, 
/*124493*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124505*/          OPC_EmitInteger, MVT::i32, 1, 
/*124508*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*124511*/          OPC_EmitInteger, MVT::i32, 0, 
/*124514*/          OPC_EmitInteger, MVT::i32, 0, 
/*124517*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_eg:f32 f32:f32:$src0)
/*124536*/        /*Scope*/ 66, /*->124603*/
/*124537*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*124539*/          OPC_EmitInteger, MVT::i32, 1, 
/*124542*/          OPC_EmitInteger, MVT::i32, 0, 
/*124545*/          OPC_EmitInteger, MVT::i32, 0, 
/*124548*/          OPC_EmitInteger, MVT::i32, 0, 
/*124551*/          OPC_EmitInteger, MVT::i32, 0, 
/*124554*/          OPC_EmitInteger, MVT::i32, 0, 
/*124557*/          OPC_EmitInteger, MVT::i32, 0, 
/*124560*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*124572*/          OPC_EmitInteger, MVT::i32, 1, 
/*124575*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*124578*/          OPC_EmitInteger, MVT::i32, 0, 
/*124581*/          OPC_EmitInteger, MVT::i32, 0, 
/*124584*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_cm:f32 f32:f32:$src0)
/*124603*/        /*Scope*/ 13, /*->124617*/
/*124604*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*124607*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RCP_F32_e64), 0,
                        MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (AMDGPUrcp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_RCP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*124617*/        0, /*End of Scope*/
/*124618*/      /*SwitchType*/ 13, MVT::f64,// ->124633
/*124620*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*124623*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RCP_F64_e64), 0,
                      MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrcp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RCP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*124633*/      /*SwitchType*/ 13, MVT::f16,// ->124648
/*124635*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*124638*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RCP_F16_e64), 0,
                      MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrcp:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RCP_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*124648*/      0, // EndSwitchType
/*124649*/    0, /*End of Scope*/
/*124650*/  /*SwitchOpcode*/ 89|128,2/*345*/, TARGET_VAL(ISD::FNEG),// ->124999
/*124654*/    OPC_Scope, 0|128,1/*128*/, /*->124785*/ // 4 children in Scope
/*124657*/      OPC_MoveChild0,
/*124658*/      OPC_CheckOpcode, TARGET_VAL(ISD::FABS),
/*124661*/      OPC_RecordChild0, // #0 = $src
/*124662*/      OPC_MoveParent,
/*124663*/      OPC_SwitchType /*3 cases */, 25, MVT::f32,// ->124691
/*124666*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*124668*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*124675*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*124682*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                      MVT::f32, MVT::i1, 2/*#Ops*/, 0, 2, 
                  // Src: (fneg:f32 (fabs:f32 f32:f32:$src)) - Complexity = 6
                  // Dst: (S_OR_B32:f32:i1 ?:f32:$src, (S_MOV_B32:i16 2147483648:i32))
/*124691*/      /*SwitchType*/ 23, MVT::f16,// ->124716
/*124693*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*124695*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,2/*32768*/, 
/*124700*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*124707*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                      MVT::f16, MVT::i1, 2/*#Ops*/, 0, 2, 
                  // Src: (fneg:f16 (fabs:f16 f16:f16:$src)) - Complexity = 6
                  // Dst: (S_OR_B32:f16:i1 ?:f16:$src, (S_MOV_B32:i16 32768:i32))
/*124716*/      /*SwitchType*/ 66, MVT::f64,// ->124784
/*124718*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*124720*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*124723*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*124726*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*124734*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*124737*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*124740*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*124748*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*124755*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 7,  // Results = #8
/*124762*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_OR_B32_e32), 0,
                      MVT::i16, 2/*#Ops*/, 6, 8,  // Results = #9
/*124770*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*124773*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 (fabs:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_OR_B32_e32:i16 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i16 2147483648:i32)), sub1:i32)
/*124784*/      0, // EndSwitchType
/*124785*/    /*Scope*/ 6|128,1/*134*/, /*->124921*/
/*124787*/      OPC_RecordChild0, // #0 = $src
/*124788*/      OPC_SwitchType /*3 cases */, 37, MVT::f32,// ->124828
/*124791*/        OPC_Scope, 24, /*->124817*/ // 2 children in Scope
/*124793*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*124795*/          OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*124802*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*124809*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                        MVT::f32, 2/*#Ops*/, 0, 2, 
                    // Src: (fneg:f32 f32:f32:$src) - Complexity = 3
                    // Dst: (V_XOR_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i16 2147483648:i32))
/*124817*/        /*Scope*/ 9, /*->124827*/
/*124818*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*124820*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FNEG_R600), 0,
                        MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (fneg:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (FNEG_R600:f32 f32:f32:$src0)
/*124827*/        0, /*End of Scope*/
/*124828*/      /*SwitchType*/ 22, MVT::f16,// ->124852
/*124830*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*124832*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,2/*32768*/, 
/*124837*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*124844*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                      MVT::f16, 2/*#Ops*/, 0, 2, 
                  // Src: (fneg:f16 f16:f16:$src) - Complexity = 3
                  // Dst: (V_XOR_B32_e32:f16 ?:f16:$src, (V_MOV_B32_e32:i16 32768:i32))
/*124852*/      /*SwitchType*/ 66, MVT::f64,// ->124920
/*124854*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*124856*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*124859*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*124862*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*124870*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*124873*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*124876*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*124884*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*124891*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*124898*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                      MVT::i16, 2/*#Ops*/, 6, 8,  // Results = #9
/*124906*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*124909*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 f64:f64:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_XOR_B32_e32:i16 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483648:i32)), sub1:i32)
/*124920*/      0, // EndSwitchType
/*124921*/    /*Scope*/ 48, /*->124970*/
/*124922*/      OPC_MoveChild0,
/*124923*/      OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*124926*/      OPC_MoveChild0,
/*124927*/      OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*124930*/      OPC_RecordChild0, // #0 = $src
/*124931*/      OPC_CheckChild1Integer, 127|128,127|128,125|128,127|128,7/*2147450879*/, 
/*124937*/      OPC_CheckPredicate, 30, // Predicate_and_oneuse
/*124939*/      OPC_CheckType, MVT::i32,
/*124941*/      OPC_MoveParent,
/*124942*/      OPC_MoveParent,
/*124943*/      OPC_CheckType, MVT::v2f16,
/*124945*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*124947*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,2|128,0|128,8/*2147516416*/, 
/*124954*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*124961*/      OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                    MVT::v2f16, MVT::i1, 2/*#Ops*/, 2, 0, 
                // Src: (fneg:v2f16 (bitconvert:v2f16 (and:i32 i32:i32:$src, 2147450879:i32)<<P:Predicate_and_oneuse>>)) - Complexity = 15
                // Dst: (S_OR_B32:v2f16:i1 (S_MOV_B32:i16 2147516416:i32), ?:i32:$src)
/*124970*/    /*Scope*/ 27, /*->124998*/
/*124971*/      OPC_RecordChild0, // #0 = $src
/*124972*/      OPC_CheckType, MVT::v2f16,
/*124974*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*124976*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,2|128,0|128,8/*2147516416*/, 
/*124983*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*124990*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                    MVT::v2f16, 2/*#Ops*/, 2, 0, 
                // Src: (fneg:v2f16 v2f16:v2f16:$src) - Complexity = 3
                // Dst: (V_XOR_B32_e64:v2f16 (S_MOV_B32:i16 2147516416:i32), ?:v2f16:$src)
/*124998*/    0, /*End of Scope*/
/*124999*/  /*SwitchOpcode*/ 97, TARGET_VAL(ISD::ConstantFP),// ->125099
/*125002*/    OPC_RecordNode, // #0 = $imm
/*125003*/    OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->125048
/*125006*/      OPC_Scope, 14, /*->125022*/ // 3 children in Scope
/*125008*/        OPC_CheckPredicate, 70, // Predicate_anonymous_1520
/*125010*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*125012*/        OPC_EmitNodeXForm, 8, 0, // bitcast_fpimm_to_i32
/*125015*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32)<<P:Predicate_anonymous_1520>>:$imm - Complexity = 4
                  // Dst: (V_MOV_B32_e32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*125022*/      /*Scope*/ 12, /*->125035*/
/*125023*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*125025*/        OPC_EmitNodeXForm, 8, 0, // bitcast_fpimm_to_i32
/*125028*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32):$imm - Complexity = 3
                  // Dst: (S_MOV_B32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*125035*/      /*Scope*/ 11, /*->125047*/
/*125036*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*125038*/        OPC_EmitConvertToTarget, 0,
/*125040*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MOV_IMM_F32), 0,
                      MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32):$val - Complexity = 3
                  // Dst: (MOV_IMM_F32:f32 (fpimm:f32):$val)
/*125047*/      0, /*End of Scope*/
/*125048*/    /*SwitchType*/ 30, MVT::f16,// ->125080
/*125050*/      OPC_Scope, 14, /*->125066*/ // 2 children in Scope
/*125052*/        OPC_CheckPredicate, 70, // Predicate_anonymous_1523
/*125054*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*125056*/        OPC_EmitNodeXForm, 8, 0, // bitcast_fpimm_to_i32
/*125059*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::f16, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f16)<<P:Predicate_anonymous_1523>>:$imm - Complexity = 4
                  // Dst: (V_MOV_B32_e32:f16 (bitcast_fpimm_to_i32:f16 ?:f16:$imm))
/*125066*/      /*Scope*/ 12, /*->125079*/
/*125067*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*125069*/        OPC_EmitNodeXForm, 8, 0, // bitcast_fpimm_to_i32
/*125072*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::f16, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f16):$imm - Complexity = 3
                  // Dst: (S_MOV_B32:f16 (bitcast_fpimm_to_i32:i32 ?:f16:$imm))
/*125079*/      0, /*End of Scope*/
/*125080*/    /*SwitchType*/ 16, MVT::f64,// ->125098
/*125082*/      OPC_CheckPredicate, 71, // Predicate_anonymous_1532
/*125084*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*125086*/      OPC_EmitConvertToTarget, 0,
/*125088*/      OPC_EmitNodeXForm, 9, 1, // bitcast_fpimm_to_i64
/*125091*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    MVT::f64, 1/*#Ops*/, 2, 
                // Src: (fpimm:f64)<<P:Predicate_anonymous_1532>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:f64 (bitcast_fpimm_to_i64:f64 (fpimm:f64)<<P:Predicate_anonymous_1533>>:$imm))
/*125098*/    0, // EndSwitchType
/*125099*/  /*SwitchOpcode*/ 48|128,2/*304*/, TARGET_VAL(ISD::FMUL),// ->125407
/*125103*/    OPC_RecordChild0, // #0 = $src0
/*125104*/    OPC_RecordChild1, // #1 = $src1
/*125105*/    OPC_SwitchType /*4 cases */, 13|128,1/*141*/, MVT::f32,// ->125250
/*125109*/      OPC_Scope, 100, /*->125211*/ // 3 children in Scope
/*125111*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*125113*/        OPC_EmitInteger, MVT::i32, 0, 
/*125116*/        OPC_EmitInteger, MVT::i32, 0, 
/*125119*/        OPC_EmitInteger, MVT::i32, 1, 
/*125122*/        OPC_EmitInteger, MVT::i32, 0, 
/*125125*/        OPC_EmitInteger, MVT::i32, 0, 
/*125128*/        OPC_EmitInteger, MVT::i32, 0, 
/*125131*/        OPC_EmitInteger, MVT::i32, 0, 
/*125134*/        OPC_EmitInteger, MVT::i32, 0, 
/*125137*/        OPC_EmitInteger, MVT::i32, 0, 
/*125140*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125152*/        OPC_EmitInteger, MVT::i32, 0, 
/*125155*/        OPC_EmitInteger, MVT::i32, 0, 
/*125158*/        OPC_EmitInteger, MVT::i32, 0, 
/*125161*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125173*/        OPC_EmitInteger, MVT::i32, 1, 
/*125176*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*125179*/        OPC_EmitInteger, MVT::i32, 0, 
/*125182*/        OPC_EmitInteger, MVT::i32, 0, 
/*125185*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fmul:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*125211*/      /*Scope*/ 18, /*->125230*/
/*125212*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*125215*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*125218*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*125230*/      /*Scope*/ 18, /*->125249*/
/*125231*/        OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*125234*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*125237*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*125249*/      0, /*End of Scope*/
/*125250*/    /*SwitchType*/ 40, MVT::f16,// ->125292
/*125252*/      OPC_Scope, 18, /*->125272*/ // 2 children in Scope
/*125254*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*125257*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*125260*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*125272*/      /*Scope*/ 18, /*->125291*/
/*125273*/        OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*125276*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*125279*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f16 (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*125291*/      0, /*End of Scope*/
/*125292*/    /*SwitchType*/ 40, MVT::f64,// ->125334
/*125294*/      OPC_Scope, 18, /*->125314*/ // 2 children in Scope
/*125296*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*125299*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*125302*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*125314*/      /*Scope*/ 18, /*->125333*/
/*125315*/        OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*125318*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*125321*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*125333*/      0, /*End of Scope*/
/*125334*/    /*SwitchType*/ 70, MVT::v2f16,// ->125406
/*125336*/      OPC_Scope, 33, /*->125371*/ // 2 children in Scope
/*125338*/        OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*125341*/        OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*125344*/        OPC_EmitInteger, MVT::i32, 0, 
/*125347*/        OPC_EmitInteger, MVT::i32, 0, 
/*125350*/        OPC_EmitInteger, MVT::i32, 0, 
/*125353*/        OPC_EmitInteger, MVT::i32, 0, 
/*125356*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MUL_F16), 0,
                      MVT::v2f16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                  // Src: (fmul:v2f16 (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                  // Dst: (V_PK_MUL_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*125371*/      /*Scope*/ 33, /*->125405*/
/*125372*/        OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*125375*/        OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*125378*/        OPC_EmitInteger, MVT::i32, 0, 
/*125381*/        OPC_EmitInteger, MVT::i32, 0, 
/*125384*/        OPC_EmitInteger, MVT::i32, 0, 
/*125387*/        OPC_EmitInteger, MVT::i32, 0, 
/*125390*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MUL_F16), 0,
                      MVT::v2f16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (fmul:v2f16 (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_MUL_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*125405*/      0, /*End of Scope*/
/*125406*/    0, // EndSwitchType
/*125407*/  /*SwitchOpcode*/ 126, TARGET_VAL(AMDGPUISD::FMAX_LEGACY),// ->125536
/*125410*/    OPC_RecordChild0, // #0 = $src0
/*125411*/    OPC_RecordChild1, // #1 = $src1
/*125412*/    OPC_CheckType, MVT::f32,
/*125414*/    OPC_Scope, 100, /*->125516*/ // 2 children in Scope
/*125416*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*125418*/      OPC_EmitInteger, MVT::i32, 0, 
/*125421*/      OPC_EmitInteger, MVT::i32, 0, 
/*125424*/      OPC_EmitInteger, MVT::i32, 1, 
/*125427*/      OPC_EmitInteger, MVT::i32, 0, 
/*125430*/      OPC_EmitInteger, MVT::i32, 0, 
/*125433*/      OPC_EmitInteger, MVT::i32, 0, 
/*125436*/      OPC_EmitInteger, MVT::i32, 0, 
/*125439*/      OPC_EmitInteger, MVT::i32, 0, 
/*125442*/      OPC_EmitInteger, MVT::i32, 0, 
/*125445*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125457*/      OPC_EmitInteger, MVT::i32, 0, 
/*125460*/      OPC_EmitInteger, MVT::i32, 0, 
/*125463*/      OPC_EmitInteger, MVT::i32, 0, 
/*125466*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125478*/      OPC_EmitInteger, MVT::i32, 1, 
/*125481*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*125484*/      OPC_EmitInteger, MVT::i32, 0, 
/*125487*/      OPC_EmitInteger, MVT::i32, 0, 
/*125490*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX), 0,
                    MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmax_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MAX:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*125516*/    /*Scope*/ 18, /*->125535*/
/*125517*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*125520*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*125523*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_LEGACY_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmax_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MAX_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*125535*/    0, /*End of Scope*/
/*125536*/  /*SwitchOpcode*/ 126, TARGET_VAL(AMDGPUISD::FMIN_LEGACY),// ->125665
/*125539*/    OPC_RecordChild0, // #0 = $src0
/*125540*/    OPC_RecordChild1, // #1 = $src1
/*125541*/    OPC_CheckType, MVT::f32,
/*125543*/    OPC_Scope, 100, /*->125645*/ // 2 children in Scope
/*125545*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*125547*/      OPC_EmitInteger, MVT::i32, 0, 
/*125550*/      OPC_EmitInteger, MVT::i32, 0, 
/*125553*/      OPC_EmitInteger, MVT::i32, 1, 
/*125556*/      OPC_EmitInteger, MVT::i32, 0, 
/*125559*/      OPC_EmitInteger, MVT::i32, 0, 
/*125562*/      OPC_EmitInteger, MVT::i32, 0, 
/*125565*/      OPC_EmitInteger, MVT::i32, 0, 
/*125568*/      OPC_EmitInteger, MVT::i32, 0, 
/*125571*/      OPC_EmitInteger, MVT::i32, 0, 
/*125574*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125586*/      OPC_EmitInteger, MVT::i32, 0, 
/*125589*/      OPC_EmitInteger, MVT::i32, 0, 
/*125592*/      OPC_EmitInteger, MVT::i32, 0, 
/*125595*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125607*/      OPC_EmitInteger, MVT::i32, 1, 
/*125610*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*125613*/      OPC_EmitInteger, MVT::i32, 0, 
/*125616*/      OPC_EmitInteger, MVT::i32, 0, 
/*125619*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN), 0,
                    MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmin_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MIN:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*125645*/    /*Scope*/ 18, /*->125664*/
/*125646*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*125649*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*125652*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_LEGACY_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmin_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MIN_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*125664*/    0, /*End of Scope*/
/*125665*/  /*SwitchOpcode*/ 48|128,2/*304*/, TARGET_VAL(ISD::FMINNUM),// ->125973
/*125669*/    OPC_RecordChild0, // #0 = $src0
/*125670*/    OPC_RecordChild1, // #1 = $src1
/*125671*/    OPC_SwitchType /*4 cases */, 13|128,1/*141*/, MVT::f32,// ->125816
/*125675*/      OPC_Scope, 100, /*->125777*/ // 3 children in Scope
/*125677*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*125679*/        OPC_EmitInteger, MVT::i32, 0, 
/*125682*/        OPC_EmitInteger, MVT::i32, 0, 
/*125685*/        OPC_EmitInteger, MVT::i32, 1, 
/*125688*/        OPC_EmitInteger, MVT::i32, 0, 
/*125691*/        OPC_EmitInteger, MVT::i32, 0, 
/*125694*/        OPC_EmitInteger, MVT::i32, 0, 
/*125697*/        OPC_EmitInteger, MVT::i32, 0, 
/*125700*/        OPC_EmitInteger, MVT::i32, 0, 
/*125703*/        OPC_EmitInteger, MVT::i32, 0, 
/*125706*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125718*/        OPC_EmitInteger, MVT::i32, 0, 
/*125721*/        OPC_EmitInteger, MVT::i32, 0, 
/*125724*/        OPC_EmitInteger, MVT::i32, 0, 
/*125727*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*125739*/        OPC_EmitInteger, MVT::i32, 1, 
/*125742*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*125745*/        OPC_EmitInteger, MVT::i32, 0, 
/*125748*/        OPC_EmitInteger, MVT::i32, 0, 
/*125751*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN_DX10), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fminnum:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MIN_DX10:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*125777*/      /*Scope*/ 18, /*->125796*/
/*125778*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*125781*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*125784*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fminnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*125796*/      /*Scope*/ 18, /*->125815*/
/*125797*/        OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*125800*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*125803*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fminnum:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*125815*/      0, /*End of Scope*/
/*125816*/    /*SwitchType*/ 40, MVT::f16,// ->125858
/*125818*/      OPC_Scope, 18, /*->125838*/ // 2 children in Scope
/*125820*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*125823*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*125826*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fminnum:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MIN_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*125838*/      /*Scope*/ 18, /*->125857*/
/*125839*/        OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*125842*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*125845*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fminnum:f16 (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MIN_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*125857*/      0, /*End of Scope*/
/*125858*/    /*SwitchType*/ 40, MVT::f64,// ->125900
/*125860*/      OPC_Scope, 18, /*->125880*/ // 2 children in Scope
/*125862*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*125865*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*125868*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                      MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fminnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MIN_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*125880*/      /*Scope*/ 18, /*->125899*/
/*125881*/        OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*125884*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*125887*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                      MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fminnum:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MIN_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*125899*/      0, /*End of Scope*/
/*125900*/    /*SwitchType*/ 70, MVT::v2f16,// ->125972
/*125902*/      OPC_Scope, 33, /*->125937*/ // 2 children in Scope
/*125904*/        OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*125907*/        OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*125910*/        OPC_EmitInteger, MVT::i32, 0, 
/*125913*/        OPC_EmitInteger, MVT::i32, 0, 
/*125916*/        OPC_EmitInteger, MVT::i32, 0, 
/*125919*/        OPC_EmitInteger, MVT::i32, 0, 
/*125922*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MIN_F16), 0,
                      MVT::v2f16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                  // Src: (fminnum:v2f16 (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                  // Dst: (V_PK_MIN_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*125937*/      /*Scope*/ 33, /*->125971*/
/*125938*/        OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*125941*/        OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*125944*/        OPC_EmitInteger, MVT::i32, 0, 
/*125947*/        OPC_EmitInteger, MVT::i32, 0, 
/*125950*/        OPC_EmitInteger, MVT::i32, 0, 
/*125953*/        OPC_EmitInteger, MVT::i32, 0, 
/*125956*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MIN_F16), 0,
                      MVT::v2f16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (fminnum:v2f16 (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_MIN_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*125971*/      0, /*End of Scope*/
/*125972*/    0, // EndSwitchType
/*125973*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::FRACT),// ->126094
/*125976*/    OPC_RecordChild0, // #0 = $src0
/*125977*/    OPC_SwitchType /*3 cases */, 83, MVT::f32,// ->126063
/*125980*/      OPC_Scope, 66, /*->126048*/ // 2 children in Scope
/*125982*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*125984*/        OPC_EmitInteger, MVT::i32, 1, 
/*125987*/        OPC_EmitInteger, MVT::i32, 0, 
/*125990*/        OPC_EmitInteger, MVT::i32, 0, 
/*125993*/        OPC_EmitInteger, MVT::i32, 0, 
/*125996*/        OPC_EmitInteger, MVT::i32, 0, 
/*125999*/        OPC_EmitInteger, MVT::i32, 0, 
/*126002*/        OPC_EmitInteger, MVT::i32, 0, 
/*126005*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*126017*/        OPC_EmitInteger, MVT::i32, 1, 
/*126020*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*126023*/        OPC_EmitInteger, MVT::i32, 0, 
/*126026*/        OPC_EmitInteger, MVT::i32, 0, 
/*126029*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FRACT), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUfract:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FRACT:f32 R600_Reg32:f32:$src0)
/*126048*/      /*Scope*/ 13, /*->126062*/
/*126049*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*126052*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUfract:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FRACT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*126062*/      0, /*End of Scope*/
/*126063*/    /*SwitchType*/ 13, MVT::f64,// ->126078
/*126065*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*126068*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUfract:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FRACT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*126078*/    /*SwitchType*/ 13, MVT::f16,// ->126093
/*126080*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*126083*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUfract:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FRACT_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*126093*/    0, // EndSwitchType
/*126094*/  /*SwitchOpcode*/ 118, TARGET_VAL(ISD::FTRUNC),// ->126215
/*126097*/    OPC_RecordChild0, // #0 = $src0
/*126098*/    OPC_SwitchType /*3 cases */, 83, MVT::f32,// ->126184
/*126101*/      OPC_Scope, 66, /*->126169*/ // 2 children in Scope
/*126103*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*126105*/        OPC_EmitInteger, MVT::i32, 1, 
/*126108*/        OPC_EmitInteger, MVT::i32, 0, 
/*126111*/        OPC_EmitInteger, MVT::i32, 0, 
/*126114*/        OPC_EmitInteger, MVT::i32, 0, 
/*126117*/        OPC_EmitInteger, MVT::i32, 0, 
/*126120*/        OPC_EmitInteger, MVT::i32, 0, 
/*126123*/        OPC_EmitInteger, MVT::i32, 0, 
/*126126*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*126138*/        OPC_EmitInteger, MVT::i32, 1, 
/*126141*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*126144*/        OPC_EmitInteger, MVT::i32, 0, 
/*126147*/        OPC_EmitInteger, MVT::i32, 0, 
/*126150*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TRUNC), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ftrunc:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (TRUNC:f32 R600_Reg32:f32:$src0)
/*126169*/      /*Scope*/ 13, /*->126183*/
/*126170*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*126173*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_TRUNC_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ftrunc:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_TRUNC_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*126183*/      0, /*End of Scope*/
/*126184*/    /*SwitchType*/ 13, MVT::f64,// ->126199
/*126186*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*126189*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_TRUNC_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ftrunc:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_TRUNC_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*126199*/    /*SwitchType*/ 13, MVT::f16,// ->126214
/*126201*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*126204*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_TRUNC_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ftrunc:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_TRUNC_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*126214*/    0, // EndSwitchType
/*126215*/  /*SwitchOpcode*/ 118, TARGET_VAL(ISD::FCEIL),// ->126336
/*126218*/    OPC_RecordChild0, // #0 = $src0
/*126219*/    OPC_SwitchType /*3 cases */, 83, MVT::f32,// ->126305
/*126222*/      OPC_Scope, 66, /*->126290*/ // 2 children in Scope
/*126224*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*126226*/        OPC_EmitInteger, MVT::i32, 1, 
/*126229*/        OPC_EmitInteger, MVT::i32, 0, 
/*126232*/        OPC_EmitInteger, MVT::i32, 0, 
/*126235*/        OPC_EmitInteger, MVT::i32, 0, 
/*126238*/        OPC_EmitInteger, MVT::i32, 0, 
/*126241*/        OPC_EmitInteger, MVT::i32, 0, 
/*126244*/        OPC_EmitInteger, MVT::i32, 0, 
/*126247*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*126259*/        OPC_EmitInteger, MVT::i32, 1, 
/*126262*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*126265*/        OPC_EmitInteger, MVT::i32, 0, 
/*126268*/        OPC_EmitInteger, MVT::i32, 0, 
/*126271*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CEIL), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fceil:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (CEIL:f32 R600_Reg32:f32:$src0)
/*126290*/      /*Scope*/ 13, /*->126304*/
/*126291*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*126294*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CEIL_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fceil:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CEIL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*126304*/      0, /*End of Scope*/
/*126305*/    /*SwitchType*/ 13, MVT::f64,// ->126320
/*126307*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*126310*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CEIL_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fceil:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CEIL_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*126320*/    /*SwitchType*/ 13, MVT::f16,// ->126335
/*126322*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*126325*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CEIL_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fceil:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CEIL_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*126335*/    0, // EndSwitchType
/*126336*/  /*SwitchOpcode*/ 118, TARGET_VAL(ISD::FRINT),// ->126457
/*126339*/    OPC_RecordChild0, // #0 = $src0
/*126340*/    OPC_SwitchType /*3 cases */, 83, MVT::f32,// ->126426
/*126343*/      OPC_Scope, 66, /*->126411*/ // 2 children in Scope
/*126345*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*126347*/        OPC_EmitInteger, MVT::i32, 1, 
/*126350*/        OPC_EmitInteger, MVT::i32, 0, 
/*126353*/        OPC_EmitInteger, MVT::i32, 0, 
/*126356*/        OPC_EmitInteger, MVT::i32, 0, 
/*126359*/        OPC_EmitInteger, MVT::i32, 0, 
/*126362*/        OPC_EmitInteger, MVT::i32, 0, 
/*126365*/        OPC_EmitInteger, MVT::i32, 0, 
/*126368*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*126380*/        OPC_EmitInteger, MVT::i32, 1, 
/*126383*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*126386*/        OPC_EmitInteger, MVT::i32, 0, 
/*126389*/        OPC_EmitInteger, MVT::i32, 0, 
/*126392*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RNDNE), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (frint:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RNDNE:f32 R600_Reg32:f32:$src0)
/*126411*/      /*Scope*/ 13, /*->126425*/
/*126412*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*126415*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RNDNE_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (frint:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RNDNE_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*126425*/      0, /*End of Scope*/
/*126426*/    /*SwitchType*/ 13, MVT::f64,// ->126441
/*126428*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*126431*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RNDNE_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (frint:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RNDNE_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*126441*/    /*SwitchType*/ 13, MVT::f16,// ->126456
/*126443*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*126446*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RNDNE_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (frint:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RNDNE_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*126456*/    0, // EndSwitchType
/*126457*/  /*SwitchOpcode*/ 90|128,2/*346*/, TARGET_VAL(AMDGPUISD::DOT4),// ->126807
/*126461*/    OPC_RecordChild0, // #0 = $src0_X
/*126462*/    OPC_RecordChild1, // #1 = $src1_X
/*126463*/    OPC_RecordChild2, // #2 = $src0_Y
/*126464*/    OPC_RecordChild3, // #3 = $src1_Y
/*126465*/    OPC_RecordChild4, // #4 = $src0_Z
/*126466*/    OPC_RecordChild5, // #5 = $src1_Z
/*126467*/    OPC_RecordChild6, // #6 = $src0_W
/*126468*/    OPC_RecordChild7, // #7 = $src1_W
/*126469*/    OPC_CheckType, MVT::f32,
/*126471*/    OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*126473*/    OPC_EmitInteger, MVT::i32, 0, 
/*126476*/    OPC_EmitInteger, MVT::i32, 0, 
/*126479*/    OPC_EmitInteger, MVT::i32, 1, 
/*126482*/    OPC_EmitInteger, MVT::i32, 0, 
/*126485*/    OPC_EmitInteger, MVT::i32, 0, 
/*126488*/    OPC_EmitInteger, MVT::i32, 0, 
/*126491*/    OPC_EmitInteger, MVT::i32, 0, 
/*126494*/    OPC_EmitInteger, MVT::i32, 0, 
/*126497*/    OPC_EmitInteger, MVT::i32, 0, 
/*126500*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*126512*/    OPC_EmitInteger, MVT::i32, 0, 
/*126515*/    OPC_EmitInteger, MVT::i32, 0, 
/*126518*/    OPC_EmitInteger, MVT::i32, 0, 
/*126521*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*126533*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*126536*/    OPC_EmitInteger, MVT::i32, 0, 
/*126539*/    OPC_EmitInteger, MVT::i32, 0, 
/*126542*/    OPC_EmitInteger, MVT::i32, 1, 
/*126545*/    OPC_EmitInteger, MVT::i32, 0, 
/*126548*/    OPC_EmitInteger, MVT::i32, 0, 
/*126551*/    OPC_EmitInteger, MVT::i32, 0, 
/*126554*/    OPC_EmitInteger, MVT::i32, 0, 
/*126557*/    OPC_EmitInteger, MVT::i32, 0, 
/*126560*/    OPC_EmitInteger, MVT::i32, 0, 
/*126563*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*126575*/    OPC_EmitInteger, MVT::i32, 0, 
/*126578*/    OPC_EmitInteger, MVT::i32, 0, 
/*126581*/    OPC_EmitInteger, MVT::i32, 0, 
/*126584*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*126596*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*126599*/    OPC_EmitInteger, MVT::i32, 0, 
/*126602*/    OPC_EmitInteger, MVT::i32, 0, 
/*126605*/    OPC_EmitInteger, MVT::i32, 1, 
/*126608*/    OPC_EmitInteger, MVT::i32, 0, 
/*126611*/    OPC_EmitInteger, MVT::i32, 0, 
/*126614*/    OPC_EmitInteger, MVT::i32, 0, 
/*126617*/    OPC_EmitInteger, MVT::i32, 0, 
/*126620*/    OPC_EmitInteger, MVT::i32, 0, 
/*126623*/    OPC_EmitInteger, MVT::i32, 0, 
/*126626*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*126638*/    OPC_EmitInteger, MVT::i32, 0, 
/*126641*/    OPC_EmitInteger, MVT::i32, 0, 
/*126644*/    OPC_EmitInteger, MVT::i32, 0, 
/*126647*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*126659*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*126662*/    OPC_EmitInteger, MVT::i32, 0, 
/*126665*/    OPC_EmitInteger, MVT::i32, 0, 
/*126668*/    OPC_EmitInteger, MVT::i32, 1, 
/*126671*/    OPC_EmitInteger, MVT::i32, 0, 
/*126674*/    OPC_EmitInteger, MVT::i32, 0, 
/*126677*/    OPC_EmitInteger, MVT::i32, 0, 
/*126680*/    OPC_EmitInteger, MVT::i32, 0, 
/*126683*/    OPC_EmitInteger, MVT::i32, 0, 
/*126686*/    OPC_EmitInteger, MVT::i32, 0, 
/*126689*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*126701*/    OPC_EmitInteger, MVT::i32, 0, 
/*126704*/    OPC_EmitInteger, MVT::i32, 0, 
/*126707*/    OPC_EmitInteger, MVT::i32, 0, 
/*126710*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*126722*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*126725*/    OPC_EmitInteger, MVT::i32, 0, 
/*126728*/    OPC_EmitInteger, MVT::i32, 0, 
/*126731*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DOT_4), 0,
                  MVT::f32, 70/*#Ops*/, 8, 9, 10, 11, 12, 13, 0, 14, 15, 16, 17, 1, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 2, 29, 30, 31, 32, 3, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 4, 44, 45, 46, 47, 5, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 6, 59, 60, 61, 62, 7, 63, 64, 65, 66, 67, 68, 69, 
              // Src: (DOT4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W) - Complexity = 3
              // Dst: (DOT_4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W)
/*126807*/  /*SwitchOpcode*/ 110|128,1/*238*/, TARGET_VAL(ISD::FEXP2),// ->127049
/*126811*/    OPC_RecordChild0, // #0 = $src0
/*126812*/    OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->127033
/*126816*/      OPC_Scope, 66, /*->126884*/ // 4 children in Scope
/*126818*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*126820*/        OPC_EmitInteger, MVT::i32, 1, 
/*126823*/        OPC_EmitInteger, MVT::i32, 0, 
/*126826*/        OPC_EmitInteger, MVT::i32, 0, 
/*126829*/        OPC_EmitInteger, MVT::i32, 0, 
/*126832*/        OPC_EmitInteger, MVT::i32, 0, 
/*126835*/        OPC_EmitInteger, MVT::i32, 0, 
/*126838*/        OPC_EmitInteger, MVT::i32, 0, 
/*126841*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*126853*/        OPC_EmitInteger, MVT::i32, 1, 
/*126856*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*126859*/        OPC_EmitInteger, MVT::i32, 0, 
/*126862*/        OPC_EmitInteger, MVT::i32, 0, 
/*126865*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (EXP_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*126884*/      /*Scope*/ 66, /*->126951*/
/*126885*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*126887*/        OPC_EmitInteger, MVT::i32, 1, 
/*126890*/        OPC_EmitInteger, MVT::i32, 0, 
/*126893*/        OPC_EmitInteger, MVT::i32, 0, 
/*126896*/        OPC_EmitInteger, MVT::i32, 0, 
/*126899*/        OPC_EmitInteger, MVT::i32, 0, 
/*126902*/        OPC_EmitInteger, MVT::i32, 0, 
/*126905*/        OPC_EmitInteger, MVT::i32, 0, 
/*126908*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*126920*/        OPC_EmitInteger, MVT::i32, 1, 
/*126923*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*126926*/        OPC_EmitInteger, MVT::i32, 0, 
/*126929*/        OPC_EmitInteger, MVT::i32, 0, 
/*126932*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (EXP_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*126951*/      /*Scope*/ 66, /*->127018*/
/*126952*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*126954*/        OPC_EmitInteger, MVT::i32, 1, 
/*126957*/        OPC_EmitInteger, MVT::i32, 0, 
/*126960*/        OPC_EmitInteger, MVT::i32, 0, 
/*126963*/        OPC_EmitInteger, MVT::i32, 0, 
/*126966*/        OPC_EmitInteger, MVT::i32, 0, 
/*126969*/        OPC_EmitInteger, MVT::i32, 0, 
/*126972*/        OPC_EmitInteger, MVT::i32, 0, 
/*126975*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*126987*/        OPC_EmitInteger, MVT::i32, 1, 
/*126990*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*126993*/        OPC_EmitInteger, MVT::i32, 0, 
/*126996*/        OPC_EmitInteger, MVT::i32, 0, 
/*126999*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (EXP_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*127018*/      /*Scope*/ 13, /*->127032*/
/*127019*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*127022*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_EXP_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fexp2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_EXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*127032*/      0, /*End of Scope*/
/*127033*/    /*SwitchType*/ 13, MVT::f16,// ->127048
/*127035*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*127038*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_EXP_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fexp2:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_EXP_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*127048*/    0, // EndSwitchType
/*127049*/  /*SwitchOpcode*/ 110|128,1/*238*/, TARGET_VAL(ISD::FLOG2),// ->127291
/*127053*/    OPC_RecordChild0, // #0 = $src0
/*127054*/    OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->127275
/*127058*/      OPC_Scope, 66, /*->127126*/ // 4 children in Scope
/*127060*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*127062*/        OPC_EmitInteger, MVT::i32, 1, 
/*127065*/        OPC_EmitInteger, MVT::i32, 0, 
/*127068*/        OPC_EmitInteger, MVT::i32, 0, 
/*127071*/        OPC_EmitInteger, MVT::i32, 0, 
/*127074*/        OPC_EmitInteger, MVT::i32, 0, 
/*127077*/        OPC_EmitInteger, MVT::i32, 0, 
/*127080*/        OPC_EmitInteger, MVT::i32, 0, 
/*127083*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*127095*/        OPC_EmitInteger, MVT::i32, 1, 
/*127098*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*127101*/        OPC_EmitInteger, MVT::i32, 0, 
/*127104*/        OPC_EmitInteger, MVT::i32, 0, 
/*127107*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (LOG_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*127126*/      /*Scope*/ 66, /*->127193*/
/*127127*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*127129*/        OPC_EmitInteger, MVT::i32, 1, 
/*127132*/        OPC_EmitInteger, MVT::i32, 0, 
/*127135*/        OPC_EmitInteger, MVT::i32, 0, 
/*127138*/        OPC_EmitInteger, MVT::i32, 0, 
/*127141*/        OPC_EmitInteger, MVT::i32, 0, 
/*127144*/        OPC_EmitInteger, MVT::i32, 0, 
/*127147*/        OPC_EmitInteger, MVT::i32, 0, 
/*127150*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*127162*/        OPC_EmitInteger, MVT::i32, 1, 
/*127165*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*127168*/        OPC_EmitInteger, MVT::i32, 0, 
/*127171*/        OPC_EmitInteger, MVT::i32, 0, 
/*127174*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (LOG_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*127193*/      /*Scope*/ 66, /*->127260*/
/*127194*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*127196*/        OPC_EmitInteger, MVT::i32, 1, 
/*127199*/        OPC_EmitInteger, MVT::i32, 0, 
/*127202*/        OPC_EmitInteger, MVT::i32, 0, 
/*127205*/        OPC_EmitInteger, MVT::i32, 0, 
/*127208*/        OPC_EmitInteger, MVT::i32, 0, 
/*127211*/        OPC_EmitInteger, MVT::i32, 0, 
/*127214*/        OPC_EmitInteger, MVT::i32, 0, 
/*127217*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*127229*/        OPC_EmitInteger, MVT::i32, 1, 
/*127232*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*127235*/        OPC_EmitInteger, MVT::i32, 0, 
/*127238*/        OPC_EmitInteger, MVT::i32, 0, 
/*127241*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (LOG_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*127260*/      /*Scope*/ 13, /*->127274*/
/*127261*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*127264*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LOG_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (flog2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_LOG_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*127274*/      0, /*End of Scope*/
/*127275*/    /*SwitchType*/ 13, MVT::f16,// ->127290
/*127277*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*127280*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LOG_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (flog2:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_LOG_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*127290*/    0, // EndSwitchType
/*127291*/  /*SwitchOpcode*/ 110|128,1/*238*/, TARGET_VAL(AMDGPUISD::RSQ_CLAMP),// ->127533
/*127295*/    OPC_RecordChild0, // #0 = $src0
/*127296*/    OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->127517
/*127300*/      OPC_Scope, 66, /*->127368*/ // 4 children in Scope
/*127302*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*127304*/        OPC_EmitInteger, MVT::i32, 1, 
/*127307*/        OPC_EmitInteger, MVT::i32, 0, 
/*127310*/        OPC_EmitInteger, MVT::i32, 0, 
/*127313*/        OPC_EmitInteger, MVT::i32, 0, 
/*127316*/        OPC_EmitInteger, MVT::i32, 0, 
/*127319*/        OPC_EmitInteger, MVT::i32, 0, 
/*127322*/        OPC_EmitInteger, MVT::i32, 0, 
/*127325*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*127337*/        OPC_EmitInteger, MVT::i32, 1, 
/*127340*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*127343*/        OPC_EmitInteger, MVT::i32, 0, 
/*127346*/        OPC_EmitInteger, MVT::i32, 0, 
/*127349*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamp:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_r600:f32 R600_Reg32:f32:$src0)
/*127368*/      /*Scope*/ 66, /*->127435*/
/*127369*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*127371*/        OPC_EmitInteger, MVT::i32, 1, 
/*127374*/        OPC_EmitInteger, MVT::i32, 0, 
/*127377*/        OPC_EmitInteger, MVT::i32, 0, 
/*127380*/        OPC_EmitInteger, MVT::i32, 0, 
/*127383*/        OPC_EmitInteger, MVT::i32, 0, 
/*127386*/        OPC_EmitInteger, MVT::i32, 0, 
/*127389*/        OPC_EmitInteger, MVT::i32, 0, 
/*127392*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*127404*/        OPC_EmitInteger, MVT::i32, 1, 
/*127407*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*127410*/        OPC_EmitInteger, MVT::i32, 0, 
/*127413*/        OPC_EmitInteger, MVT::i32, 0, 
/*127416*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamp:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_eg:f32 R600_Reg32:f32:$src0)
/*127435*/      /*Scope*/ 66, /*->127502*/
/*127436*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*127438*/        OPC_EmitInteger, MVT::i32, 1, 
/*127441*/        OPC_EmitInteger, MVT::i32, 0, 
/*127444*/        OPC_EmitInteger, MVT::i32, 0, 
/*127447*/        OPC_EmitInteger, MVT::i32, 0, 
/*127450*/        OPC_EmitInteger, MVT::i32, 0, 
/*127453*/        OPC_EmitInteger, MVT::i32, 0, 
/*127456*/        OPC_EmitInteger, MVT::i32, 0, 
/*127459*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*127471*/        OPC_EmitInteger, MVT::i32, 1, 
/*127474*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*127477*/        OPC_EmitInteger, MVT::i32, 0, 
/*127480*/        OPC_EmitInteger, MVT::i32, 0, 
/*127483*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamp:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_cm:f32 R600_Reg32:f32:$src0)
/*127502*/      /*Scope*/ 13, /*->127516*/
/*127503*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*127506*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrsq_clamp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RSQ_CLAMP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*127516*/      0, /*End of Scope*/
/*127517*/    /*SwitchType*/ 13, MVT::f64,// ->127532
/*127519*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*127522*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq_clamp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_CLAMP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*127532*/    0, // EndSwitchType
/*127533*/  /*SwitchOpcode*/ 125|128,1/*253*/, TARGET_VAL(AMDGPUISD::RSQ),// ->127790
/*127537*/    OPC_RecordChild0, // #0 = $src0
/*127538*/    OPC_SwitchType /*3 cases */, 89|128,1/*217*/, MVT::f32,// ->127759
/*127542*/      OPC_Scope, 66, /*->127610*/ // 4 children in Scope
/*127544*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*127546*/        OPC_EmitInteger, MVT::i32, 1, 
/*127549*/        OPC_EmitInteger, MVT::i32, 0, 
/*127552*/        OPC_EmitInteger, MVT::i32, 0, 
/*127555*/        OPC_EmitInteger, MVT::i32, 0, 
/*127558*/        OPC_EmitInteger, MVT::i32, 0, 
/*127561*/        OPC_EmitInteger, MVT::i32, 0, 
/*127564*/        OPC_EmitInteger, MVT::i32, 0, 
/*127567*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*127579*/        OPC_EmitInteger, MVT::i32, 1, 
/*127582*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*127585*/        OPC_EmitInteger, MVT::i32, 0, 
/*127588*/        OPC_EmitInteger, MVT::i32, 0, 
/*127591*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*127610*/      /*Scope*/ 66, /*->127677*/
/*127611*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*127613*/        OPC_EmitInteger, MVT::i32, 1, 
/*127616*/        OPC_EmitInteger, MVT::i32, 0, 
/*127619*/        OPC_EmitInteger, MVT::i32, 0, 
/*127622*/        OPC_EmitInteger, MVT::i32, 0, 
/*127625*/        OPC_EmitInteger, MVT::i32, 0, 
/*127628*/        OPC_EmitInteger, MVT::i32, 0, 
/*127631*/        OPC_EmitInteger, MVT::i32, 0, 
/*127634*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*127646*/        OPC_EmitInteger, MVT::i32, 1, 
/*127649*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*127652*/        OPC_EmitInteger, MVT::i32, 0, 
/*127655*/        OPC_EmitInteger, MVT::i32, 0, 
/*127658*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*127677*/      /*Scope*/ 66, /*->127744*/
/*127678*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*127680*/        OPC_EmitInteger, MVT::i32, 1, 
/*127683*/        OPC_EmitInteger, MVT::i32, 0, 
/*127686*/        OPC_EmitInteger, MVT::i32, 0, 
/*127689*/        OPC_EmitInteger, MVT::i32, 0, 
/*127692*/        OPC_EmitInteger, MVT::i32, 0, 
/*127695*/        OPC_EmitInteger, MVT::i32, 0, 
/*127698*/        OPC_EmitInteger, MVT::i32, 0, 
/*127701*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*127713*/        OPC_EmitInteger, MVT::i32, 1, 
/*127716*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*127719*/        OPC_EmitInteger, MVT::i32, 0, 
/*127722*/        OPC_EmitInteger, MVT::i32, 0, 
/*127725*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*127744*/      /*Scope*/ 13, /*->127758*/
/*127745*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*127748*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrsq:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RSQ_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*127758*/      0, /*End of Scope*/
/*127759*/    /*SwitchType*/ 13, MVT::f64,// ->127774
/*127761*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*127764*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*127774*/    /*SwitchType*/ 13, MVT::f16,// ->127789
/*127776*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*127779*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*127789*/    0, // EndSwitchType
/*127790*/  /*SwitchOpcode*/ 2|128,2/*258*/, TARGET_VAL(ISD::SINT_TO_FP),// ->128052
/*127794*/    OPC_RecordChild0, // #0 = $src0
/*127795*/    OPC_Scope, 50|128,1/*178*/, /*->127976*/ // 3 children in Scope
/*127798*/      OPC_CheckChild0Type, MVT::i32,
/*127800*/      OPC_SwitchType /*3 cases */, 16|128,1/*144*/, MVT::f32,// ->127948
/*127804*/        OPC_Scope, 66, /*->127872*/ // 3 children in Scope
/*127806*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*127808*/          OPC_EmitInteger, MVT::i32, 1, 
/*127811*/          OPC_EmitInteger, MVT::i32, 0, 
/*127814*/          OPC_EmitInteger, MVT::i32, 0, 
/*127817*/          OPC_EmitInteger, MVT::i32, 0, 
/*127820*/          OPC_EmitInteger, MVT::i32, 0, 
/*127823*/          OPC_EmitInteger, MVT::i32, 0, 
/*127826*/          OPC_EmitInteger, MVT::i32, 0, 
/*127829*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*127841*/          OPC_EmitInteger, MVT::i32, 1, 
/*127844*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*127847*/          OPC_EmitInteger, MVT::i32, 0, 
/*127850*/          OPC_EmitInteger, MVT::i32, 0, 
/*127853*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::INT_TO_FLT_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*127872*/        /*Scope*/ 66, /*->127939*/
/*127873*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*127875*/          OPC_EmitInteger, MVT::i32, 1, 
/*127878*/          OPC_EmitInteger, MVT::i32, 0, 
/*127881*/          OPC_EmitInteger, MVT::i32, 0, 
/*127884*/          OPC_EmitInteger, MVT::i32, 0, 
/*127887*/          OPC_EmitInteger, MVT::i32, 0, 
/*127890*/          OPC_EmitInteger, MVT::i32, 0, 
/*127893*/          OPC_EmitInteger, MVT::i32, 0, 
/*127896*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*127908*/          OPC_EmitInteger, MVT::i32, 1, 
/*127911*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*127914*/          OPC_EmitInteger, MVT::i32, 0, 
/*127917*/          OPC_EmitInteger, MVT::i32, 0, 
/*127920*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::INT_TO_FLT_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*127939*/        /*Scope*/ 7, /*->127947*/
/*127940*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_I32_e64), 0,
                        MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (sint_to_fp:f32 i32:i32:$src0) - Complexity = -997
                    // Dst: (V_CVT_F32_I32_e64:f32 i32:i32:$src0)
/*127947*/        0, /*End of Scope*/
/*127948*/      /*SwitchType*/ 16, MVT::f16,// ->127966
/*127950*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127952*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_I32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*127959*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e32), 0,
                      MVT::f16, 1/*#Ops*/, 1, 
                  // Src: (sint_to_fp:f16 i32:i32:$src) - Complexity = 3
                  // Dst: (V_CVT_F16_F32_e32:f16 (V_CVT_F32_I32_e32:i16 ?:i32:$src))
/*127966*/      /*SwitchType*/ 7, MVT::f64,// ->127975
/*127968*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e64), 0,
                      MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (sint_to_fp:f64 i32:i32:$src0) - Complexity = -997
                  // Dst: (V_CVT_F64_I32_e64:f64 i32:i32:$src0)
/*127975*/      0, // EndSwitchType
/*127976*/    /*Scope*/ 62, /*->128039*/
/*127977*/      OPC_CheckChild0Type, MVT::i1,
/*127979*/      OPC_SwitchType /*2 cases */, 21, MVT::f32,// ->128003
/*127982*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*127984*/        OPC_EmitInteger, MVT::i32, 0, 
/*127987*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*127994*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (sint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 3212836864:i32, ?:i1:$src)
/*128003*/      /*SwitchType*/ 33, MVT::f64,// ->128038
/*128005*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128007*/        OPC_EmitInteger, MVT::i32, 0, 
/*128010*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*128022*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*128031*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e32), 0,
                      MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (sint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_I32_e32:f64 (V_CNDMASK_B32_e64:i16 0:i32, -1:i32, ?:i1:$src))
/*128038*/      0, // EndSwitchType
/*128039*/    /*Scope*/ 11, /*->128051*/
/*128040*/      OPC_CheckChild0Type, MVT::i16,
/*128042*/      OPC_CheckType, MVT::f16,
/*128044*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_I16_e64), 0,
                    MVT::f16, 1/*#Ops*/, 0, 
                // Src: (sint_to_fp:f16 i16:i16:$src0) - Complexity = -997
                // Dst: (V_CVT_F16_I16_e64:f16 i16:i16:$src0)
/*128051*/    0, /*End of Scope*/
/*128052*/  /*SwitchOpcode*/ 121|128,1/*249*/, TARGET_VAL(ISD::UINT_TO_FP),// ->128305
/*128056*/    OPC_RecordChild0, // #0 = $src0
/*128057*/    OPC_Scope, 50|128,1/*178*/, /*->128238*/ // 3 children in Scope
/*128060*/      OPC_CheckChild0Type, MVT::i32,
/*128062*/      OPC_SwitchType /*3 cases */, 16|128,1/*144*/, MVT::f32,// ->128210
/*128066*/        OPC_Scope, 66, /*->128134*/ // 3 children in Scope
/*128068*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*128070*/          OPC_EmitInteger, MVT::i32, 1, 
/*128073*/          OPC_EmitInteger, MVT::i32, 0, 
/*128076*/          OPC_EmitInteger, MVT::i32, 0, 
/*128079*/          OPC_EmitInteger, MVT::i32, 0, 
/*128082*/          OPC_EmitInteger, MVT::i32, 0, 
/*128085*/          OPC_EmitInteger, MVT::i32, 0, 
/*128088*/          OPC_EmitInteger, MVT::i32, 0, 
/*128091*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*128103*/          OPC_EmitInteger, MVT::i32, 1, 
/*128106*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*128109*/          OPC_EmitInteger, MVT::i32, 0, 
/*128112*/          OPC_EmitInteger, MVT::i32, 0, 
/*128115*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::UINT_TO_FLT_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*128134*/        /*Scope*/ 66, /*->128201*/
/*128135*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*128137*/          OPC_EmitInteger, MVT::i32, 1, 
/*128140*/          OPC_EmitInteger, MVT::i32, 0, 
/*128143*/          OPC_EmitInteger, MVT::i32, 0, 
/*128146*/          OPC_EmitInteger, MVT::i32, 0, 
/*128149*/          OPC_EmitInteger, MVT::i32, 0, 
/*128152*/          OPC_EmitInteger, MVT::i32, 0, 
/*128155*/          OPC_EmitInteger, MVT::i32, 0, 
/*128158*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*128170*/          OPC_EmitInteger, MVT::i32, 1, 
/*128173*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*128176*/          OPC_EmitInteger, MVT::i32, 0, 
/*128179*/          OPC_EmitInteger, MVT::i32, 0, 
/*128182*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*128201*/        /*Scope*/ 7, /*->128209*/
/*128202*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e64), 0,
                        MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (uint_to_fp:f32 i32:i32:$src0) - Complexity = -997
                    // Dst: (V_CVT_F32_U32_e64:f32 i32:i32:$src0)
/*128209*/        0, /*End of Scope*/
/*128210*/      /*SwitchType*/ 16, MVT::f16,// ->128228
/*128212*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128214*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*128221*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e32), 0,
                      MVT::f16, 1/*#Ops*/, 1, 
                  // Src: (uint_to_fp:f16 i32:i32:$src) - Complexity = 3
                  // Dst: (V_CVT_F16_F32_e32:f16 (V_CVT_F32_U32_e32:i16 ?:i32:$src))
/*128228*/      /*SwitchType*/ 7, MVT::f64,// ->128237
/*128230*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e64), 0,
                      MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (uint_to_fp:f64 i32:i32:$src0) - Complexity = -997
                  // Dst: (V_CVT_F64_U32_e64:f64 i32:i32:$src0)
/*128237*/      0, // EndSwitchType
/*128238*/    /*Scope*/ 53, /*->128292*/
/*128239*/      OPC_CheckChild0Type, MVT::i1,
/*128241*/      OPC_SwitchType /*2 cases */, 21, MVT::f32,// ->128265
/*128244*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128246*/        OPC_EmitInteger, MVT::i32, 0, 
/*128249*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*128256*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (uint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 1065353216:i32, ?:i1:$src)
/*128265*/      /*SwitchType*/ 24, MVT::f64,// ->128291
/*128267*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*128269*/        OPC_EmitInteger, MVT::i32, 0, 
/*128272*/        OPC_EmitInteger, MVT::i32, 1, 
/*128275*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*128284*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e32), 0,
                      MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (uint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_U32_e32:f64 (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src))
/*128291*/      0, // EndSwitchType
/*128292*/    /*Scope*/ 11, /*->128304*/
/*128293*/      OPC_CheckChild0Type, MVT::i16,
/*128295*/      OPC_CheckType, MVT::f16,
/*128297*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_U16_e64), 0,
                    MVT::f16, 1/*#Ops*/, 0, 
                // Src: (uint_to_fp:f16 i16:i16:$src0) - Complexity = -997
                // Dst: (V_CVT_F16_U16_e64:f16 i16:i16:$src0)
/*128304*/    0, /*End of Scope*/
/*128305*/  /*SwitchOpcode*/ 55|128,2/*311*/, TARGET_VAL(AMDGPUISD::SIN_HW),// ->128620
/*128309*/    OPC_RecordChild0, // #0 = $src0
/*128310*/    OPC_SwitchType /*2 cases */, 34|128,2/*290*/, MVT::f32,// ->128604
/*128314*/      OPC_Scope, 16|128,2/*272*/, /*->128589*/ // 2 children in Scope
/*128317*/        OPC_CheckChild0Type, MVT::f32,
/*128319*/        OPC_Scope, 66, /*->128387*/ // 4 children in Scope
/*128321*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*128323*/          OPC_EmitInteger, MVT::i32, 1, 
/*128326*/          OPC_EmitInteger, MVT::i32, 0, 
/*128329*/          OPC_EmitInteger, MVT::i32, 0, 
/*128332*/          OPC_EmitInteger, MVT::i32, 0, 
/*128335*/          OPC_EmitInteger, MVT::i32, 0, 
/*128338*/          OPC_EmitInteger, MVT::i32, 0, 
/*128341*/          OPC_EmitInteger, MVT::i32, 0, 
/*128344*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*128356*/          OPC_EmitInteger, MVT::i32, 1, 
/*128359*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*128362*/          OPC_EmitInteger, MVT::i32, 0, 
/*128365*/          OPC_EmitInteger, MVT::i32, 0, 
/*128368*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (SIN_r600:f32 f32:f32:$src0)
/*128387*/        /*Scope*/ 66, /*->128454*/
/*128388*/          OPC_CheckPatternPredicate, 21, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/*128390*/          OPC_EmitInteger, MVT::i32, 1, 
/*128393*/          OPC_EmitInteger, MVT::i32, 0, 
/*128396*/          OPC_EmitInteger, MVT::i32, 0, 
/*128399*/          OPC_EmitInteger, MVT::i32, 0, 
/*128402*/          OPC_EmitInteger, MVT::i32, 0, 
/*128405*/          OPC_EmitInteger, MVT::i32, 0, 
/*128408*/          OPC_EmitInteger, MVT::i32, 0, 
/*128411*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*128423*/          OPC_EmitInteger, MVT::i32, 1, 
/*128426*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*128429*/          OPC_EmitInteger, MVT::i32, 0, 
/*128432*/          OPC_EmitInteger, MVT::i32, 0, 
/*128435*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_r700), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (SIN_r700:f32 f32:f32:$src0)
/*128454*/        /*Scope*/ 66, /*->128521*/
/*128455*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*128457*/          OPC_EmitInteger, MVT::i32, 1, 
/*128460*/          OPC_EmitInteger, MVT::i32, 0, 
/*128463*/          OPC_EmitInteger, MVT::i32, 0, 
/*128466*/          OPC_EmitInteger, MVT::i32, 0, 
/*128469*/          OPC_EmitInteger, MVT::i32, 0, 
/*128472*/          OPC_EmitInteger, MVT::i32, 0, 
/*128475*/          OPC_EmitInteger, MVT::i32, 0, 
/*128478*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*128490*/          OPC_EmitInteger, MVT::i32, 1, 
/*128493*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*128496*/          OPC_EmitInteger, MVT::i32, 0, 
/*128499*/          OPC_EmitInteger, MVT::i32, 0, 
/*128502*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (SIN_eg:f32 f32:f32:$src0)
/*128521*/        /*Scope*/ 66, /*->128588*/
/*128522*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*128524*/          OPC_EmitInteger, MVT::i32, 1, 
/*128527*/          OPC_EmitInteger, MVT::i32, 0, 
/*128530*/          OPC_EmitInteger, MVT::i32, 0, 
/*128533*/          OPC_EmitInteger, MVT::i32, 0, 
/*128536*/          OPC_EmitInteger, MVT::i32, 0, 
/*128539*/          OPC_EmitInteger, MVT::i32, 0, 
/*128542*/          OPC_EmitInteger, MVT::i32, 0, 
/*128545*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*128557*/          OPC_EmitInteger, MVT::i32, 1, 
/*128560*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*128563*/          OPC_EmitInteger, MVT::i32, 0, 
/*128566*/          OPC_EmitInteger, MVT::i32, 0, 
/*128569*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_cm), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (SIN_cm:f32 f32:f32:$src0)
/*128588*/        0, /*End of Scope*/
/*128589*/      /*Scope*/ 13, /*->128603*/
/*128590*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*128593*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SIN_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUsin:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_SIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*128603*/      0, /*End of Scope*/
/*128604*/    /*SwitchType*/ 13, MVT::f16,// ->128619
/*128606*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*128609*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SIN_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUsin:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SIN_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*128619*/    0, // EndSwitchType
/*128620*/  /*SwitchOpcode*/ 55|128,2/*311*/, TARGET_VAL(AMDGPUISD::COS_HW),// ->128935
/*128624*/    OPC_RecordChild0, // #0 = $src0
/*128625*/    OPC_SwitchType /*2 cases */, 34|128,2/*290*/, MVT::f32,// ->128919
/*128629*/      OPC_Scope, 16|128,2/*272*/, /*->128904*/ // 2 children in Scope
/*128632*/        OPC_CheckChild0Type, MVT::f32,
/*128634*/        OPC_Scope, 66, /*->128702*/ // 4 children in Scope
/*128636*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*128638*/          OPC_EmitInteger, MVT::i32, 1, 
/*128641*/          OPC_EmitInteger, MVT::i32, 0, 
/*128644*/          OPC_EmitInteger, MVT::i32, 0, 
/*128647*/          OPC_EmitInteger, MVT::i32, 0, 
/*128650*/          OPC_EmitInteger, MVT::i32, 0, 
/*128653*/          OPC_EmitInteger, MVT::i32, 0, 
/*128656*/          OPC_EmitInteger, MVT::i32, 0, 
/*128659*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*128671*/          OPC_EmitInteger, MVT::i32, 1, 
/*128674*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*128677*/          OPC_EmitInteger, MVT::i32, 0, 
/*128680*/          OPC_EmitInteger, MVT::i32, 0, 
/*128683*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (COS_r600:f32 f32:f32:$src0)
/*128702*/        /*Scope*/ 66, /*->128769*/
/*128703*/          OPC_CheckPatternPredicate, 21, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/*128705*/          OPC_EmitInteger, MVT::i32, 1, 
/*128708*/          OPC_EmitInteger, MVT::i32, 0, 
/*128711*/          OPC_EmitInteger, MVT::i32, 0, 
/*128714*/          OPC_EmitInteger, MVT::i32, 0, 
/*128717*/          OPC_EmitInteger, MVT::i32, 0, 
/*128720*/          OPC_EmitInteger, MVT::i32, 0, 
/*128723*/          OPC_EmitInteger, MVT::i32, 0, 
/*128726*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*128738*/          OPC_EmitInteger, MVT::i32, 1, 
/*128741*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*128744*/          OPC_EmitInteger, MVT::i32, 0, 
/*128747*/          OPC_EmitInteger, MVT::i32, 0, 
/*128750*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_r700), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (COS_r700:f32 f32:f32:$src0)
/*128769*/        /*Scope*/ 66, /*->128836*/
/*128770*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*128772*/          OPC_EmitInteger, MVT::i32, 1, 
/*128775*/          OPC_EmitInteger, MVT::i32, 0, 
/*128778*/          OPC_EmitInteger, MVT::i32, 0, 
/*128781*/          OPC_EmitInteger, MVT::i32, 0, 
/*128784*/          OPC_EmitInteger, MVT::i32, 0, 
/*128787*/          OPC_EmitInteger, MVT::i32, 0, 
/*128790*/          OPC_EmitInteger, MVT::i32, 0, 
/*128793*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*128805*/          OPC_EmitInteger, MVT::i32, 1, 
/*128808*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*128811*/          OPC_EmitInteger, MVT::i32, 0, 
/*128814*/          OPC_EmitInteger, MVT::i32, 0, 
/*128817*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (COS_eg:f32 f32:f32:$src0)
/*128836*/        /*Scope*/ 66, /*->128903*/
/*128837*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*128839*/          OPC_EmitInteger, MVT::i32, 1, 
/*128842*/          OPC_EmitInteger, MVT::i32, 0, 
/*128845*/          OPC_EmitInteger, MVT::i32, 0, 
/*128848*/          OPC_EmitInteger, MVT::i32, 0, 
/*128851*/          OPC_EmitInteger, MVT::i32, 0, 
/*128854*/          OPC_EmitInteger, MVT::i32, 0, 
/*128857*/          OPC_EmitInteger, MVT::i32, 0, 
/*128860*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*128872*/          OPC_EmitInteger, MVT::i32, 1, 
/*128875*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*128878*/          OPC_EmitInteger, MVT::i32, 0, 
/*128881*/          OPC_EmitInteger, MVT::i32, 0, 
/*128884*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_cm), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (COS_cm:f32 f32:f32:$src0)
/*128903*/        0, /*End of Scope*/
/*128904*/      /*Scope*/ 13, /*->128918*/
/*128905*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*128908*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_COS_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUcos:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_COS_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*128918*/      0, /*End of Scope*/
/*128919*/    /*SwitchType*/ 13, MVT::f16,// ->128934
/*128921*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*128924*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_COS_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUcos:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_COS_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*128934*/    0, // EndSwitchType
/*128935*/  /*SwitchOpcode*/ 94|128,1/*222*/, TARGET_VAL(ISD::FMA),// ->129161
/*128939*/    OPC_RecordChild0, // #0 = $src0
/*128940*/    OPC_RecordChild1, // #1 = $src1
/*128941*/    OPC_RecordChild2, // #2 = $src2
/*128942*/    OPC_SwitchType /*4 cases */, 125, MVT::f32,// ->129070
/*128945*/      OPC_Scope, 98, /*->129045*/ // 2 children in Scope
/*128947*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*128949*/        OPC_EmitInteger, MVT::i32, 0, 
/*128952*/        OPC_EmitInteger, MVT::i32, 0, 
/*128955*/        OPC_EmitInteger, MVT::i32, 0, 
/*128958*/        OPC_EmitInteger, MVT::i32, 0, 
/*128961*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*128973*/        OPC_EmitInteger, MVT::i32, 0, 
/*128976*/        OPC_EmitInteger, MVT::i32, 0, 
/*128979*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*128991*/        OPC_EmitInteger, MVT::i32, 0, 
/*128994*/        OPC_EmitInteger, MVT::i32, 0, 
/*128997*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*129009*/        OPC_EmitInteger, MVT::i32, 1, 
/*129012*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*129015*/        OPC_EmitInteger, MVT::i32, 0, 
/*129018*/        OPC_EmitInteger, MVT::i32, 0, 
/*129021*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FMA_eg), 0,
                      MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fma:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (FMA_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*129045*/      /*Scope*/ 23, /*->129069*/
/*129046*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*129049*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*129052*/        OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*129055*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FMA_F32), 0,
                      MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fma:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                  // Dst: (V_FMA_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*129069*/      0, /*End of Scope*/
/*129070*/    /*SwitchType*/ 23, MVT::f64,// ->129095
/*129072*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*129075*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*129078*/      OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*129081*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FMA_F64), 0,
                    MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fma:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_FMA_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*129095*/    /*SwitchType*/ 23, MVT::f16,// ->129120
/*129097*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*129100*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*129103*/      OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*129106*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FMA_F16), 0,
                    MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fma:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_FMA_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp, i32:i32:$omod)
/*129120*/    /*SwitchType*/ 38, MVT::v2f16,// ->129160
/*129122*/      OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3PMods0:$ #3 #4 #5
/*129125*/      OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectVOP3PMods:$ #6 #7
/*129128*/      OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectVOP3PMods:$ #8 #9
/*129131*/      OPC_EmitInteger, MVT::i32, 0, 
/*129134*/      OPC_EmitInteger, MVT::i32, 0, 
/*129137*/      OPC_EmitInteger, MVT::i32, 0, 
/*129140*/      OPC_EmitInteger, MVT::i32, 0, 
/*129143*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_FMA_F16), 0,
                    MVT::v2f16, 11/*#Ops*/, 4, 3, 7, 6, 9, 8, 5, 10, 11, 12, 13, 
                // Src: (fma:v2f16 (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers), (VOP3PMods:v2f16 v2f16:v2f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -967
                // Dst: (V_PK_FMA_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i32:i32:$src2_modifiers, v2f16:v2f16:$src2, i1:i1:$clamp)
/*129160*/    0, // EndSwitchType
/*129161*/  /*SwitchOpcode*/ 38|128,4/*550*/, TARGET_VAL(ISD::FSQRT),// ->129715
/*129165*/    OPC_RecordChild0, // #0 = $src
/*129166*/    OPC_SwitchType /*3 cases */, 2|128,4/*514*/, MVT::f32,// ->129684
/*129170*/      OPC_Scope, 36|128,1/*164*/, /*->129337*/ // 4 children in Scope
/*129173*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*129175*/        OPC_EmitInteger, MVT::i32, 0, 
/*129178*/        OPC_EmitInteger, MVT::i32, 0, 
/*129181*/        OPC_EmitInteger, MVT::i32, 1, 
/*129184*/        OPC_EmitInteger, MVT::i32, 0, 
/*129187*/        OPC_EmitInteger, MVT::i32, 0, 
/*129190*/        OPC_EmitInteger, MVT::i32, 0, 
/*129193*/        OPC_EmitInteger, MVT::i32, 0, 
/*129196*/        OPC_EmitInteger, MVT::i32, 0, 
/*129199*/        OPC_EmitInteger, MVT::i32, 0, 
/*129202*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*129214*/        OPC_EmitInteger, MVT::i32, 1, 
/*129217*/        OPC_EmitInteger, MVT::i32, 0, 
/*129220*/        OPC_EmitInteger, MVT::i32, 0, 
/*129223*/        OPC_EmitInteger, MVT::i32, 0, 
/*129226*/        OPC_EmitInteger, MVT::i32, 0, 
/*129229*/        OPC_EmitInteger, MVT::i32, 0, 
/*129232*/        OPC_EmitInteger, MVT::i32, 0, 
/*129235*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*129247*/        OPC_EmitInteger, MVT::i32, 1, 
/*129250*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*129253*/        OPC_EmitInteger, MVT::i32, 0, 
/*129256*/        OPC_EmitInteger, MVT::i32, 0, 
/*129259*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*129278*/        OPC_EmitInteger, MVT::i32, 0, 
/*129281*/        OPC_EmitInteger, MVT::i32, 0, 
/*129284*/        OPC_EmitInteger, MVT::i32, 0, 
/*129287*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*129299*/        OPC_EmitInteger, MVT::i32, 1, 
/*129302*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*129305*/        OPC_EmitInteger, MVT::i32, 0, 
/*129308*/        OPC_EmitInteger, MVT::i32, 0, 
/*129311*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL), 0,
                      MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_r600:i32 ?:f32:$src))
/*129337*/      /*Scope*/ 36|128,1/*164*/, /*->129503*/
/*129339*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*129341*/        OPC_EmitInteger, MVT::i32, 0, 
/*129344*/        OPC_EmitInteger, MVT::i32, 0, 
/*129347*/        OPC_EmitInteger, MVT::i32, 1, 
/*129350*/        OPC_EmitInteger, MVT::i32, 0, 
/*129353*/        OPC_EmitInteger, MVT::i32, 0, 
/*129356*/        OPC_EmitInteger, MVT::i32, 0, 
/*129359*/        OPC_EmitInteger, MVT::i32, 0, 
/*129362*/        OPC_EmitInteger, MVT::i32, 0, 
/*129365*/        OPC_EmitInteger, MVT::i32, 0, 
/*129368*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*129380*/        OPC_EmitInteger, MVT::i32, 1, 
/*129383*/        OPC_EmitInteger, MVT::i32, 0, 
/*129386*/        OPC_EmitInteger, MVT::i32, 0, 
/*129389*/        OPC_EmitInteger, MVT::i32, 0, 
/*129392*/        OPC_EmitInteger, MVT::i32, 0, 
/*129395*/        OPC_EmitInteger, MVT::i32, 0, 
/*129398*/        OPC_EmitInteger, MVT::i32, 0, 
/*129401*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*129413*/        OPC_EmitInteger, MVT::i32, 1, 
/*129416*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*129419*/        OPC_EmitInteger, MVT::i32, 0, 
/*129422*/        OPC_EmitInteger, MVT::i32, 0, 
/*129425*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*129444*/        OPC_EmitInteger, MVT::i32, 0, 
/*129447*/        OPC_EmitInteger, MVT::i32, 0, 
/*129450*/        OPC_EmitInteger, MVT::i32, 0, 
/*129453*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*129465*/        OPC_EmitInteger, MVT::i32, 1, 
/*129468*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*129471*/        OPC_EmitInteger, MVT::i32, 0, 
/*129474*/        OPC_EmitInteger, MVT::i32, 0, 
/*129477*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL), 0,
                      MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_eg:i32 ?:f32:$src))
/*129503*/      /*Scope*/ 36|128,1/*164*/, /*->129669*/
/*129505*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*129507*/        OPC_EmitInteger, MVT::i32, 0, 
/*129510*/        OPC_EmitInteger, MVT::i32, 0, 
/*129513*/        OPC_EmitInteger, MVT::i32, 1, 
/*129516*/        OPC_EmitInteger, MVT::i32, 0, 
/*129519*/        OPC_EmitInteger, MVT::i32, 0, 
/*129522*/        OPC_EmitInteger, MVT::i32, 0, 
/*129525*/        OPC_EmitInteger, MVT::i32, 0, 
/*129528*/        OPC_EmitInteger, MVT::i32, 0, 
/*129531*/        OPC_EmitInteger, MVT::i32, 0, 
/*129534*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*129546*/        OPC_EmitInteger, MVT::i32, 1, 
/*129549*/        OPC_EmitInteger, MVT::i32, 0, 
/*129552*/        OPC_EmitInteger, MVT::i32, 0, 
/*129555*/        OPC_EmitInteger, MVT::i32, 0, 
/*129558*/        OPC_EmitInteger, MVT::i32, 0, 
/*129561*/        OPC_EmitInteger, MVT::i32, 0, 
/*129564*/        OPC_EmitInteger, MVT::i32, 0, 
/*129567*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*129579*/        OPC_EmitInteger, MVT::i32, 1, 
/*129582*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*129585*/        OPC_EmitInteger, MVT::i32, 0, 
/*129588*/        OPC_EmitInteger, MVT::i32, 0, 
/*129591*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*129610*/        OPC_EmitInteger, MVT::i32, 0, 
/*129613*/        OPC_EmitInteger, MVT::i32, 0, 
/*129616*/        OPC_EmitInteger, MVT::i32, 0, 
/*129619*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*129631*/        OPC_EmitInteger, MVT::i32, 1, 
/*129634*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*129637*/        OPC_EmitInteger, MVT::i32, 0, 
/*129640*/        OPC_EmitInteger, MVT::i32, 0, 
/*129643*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL), 0,
                      MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 R600_Reg32:f32:$src, (RECIPSQRT_CLAMPED_cm:i32 ?:f32:$src))
/*129669*/      /*Scope*/ 13, /*->129683*/
/*129670*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*129673*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SQRT_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fsqrt:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_SQRT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*129683*/      0, /*End of Scope*/
/*129684*/    /*SwitchType*/ 13, MVT::f64,// ->129699
/*129686*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*129689*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SQRT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsqrt:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SQRT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*129699*/    /*SwitchType*/ 13, MVT::f16,// ->129714
/*129701*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*129704*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SQRT_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsqrt:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SQRT_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*129714*/    0, // EndSwitchType
/*129715*/  /*SwitchOpcode*/ 57, TARGET_VAL(ISD::FP_EXTEND),// ->129775
/*129718*/    OPC_RecordChild0, // #0 = $src
/*129719*/    OPC_SwitchType /*2 cases */, 37, MVT::f64,// ->129759
/*129722*/      OPC_Scope, 18, /*->129742*/ // 2 children in Scope
/*129724*/        OPC_CheckChild0Type, MVT::f16,
/*129726*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*129728*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*129735*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_F32_e32), 0,
                      MVT::f64, 1/*#Ops*/, 1, 
                  // Src: (fpextend:f64 f16:f16:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_F32_e32:f64 (V_CVT_F32_F16_e32:i16 ?:f16:$src))
/*129742*/      /*Scope*/ 15, /*->129758*/
/*129743*/        OPC_CheckChild0Type, MVT::f32,
/*129745*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*129748*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_F32_e64), 0,
                      MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fpextend:f64 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_F64_F32_e64:f64 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*129758*/      0, /*End of Scope*/
/*129759*/    /*SwitchType*/ 13, MVT::f32,// ->129774
/*129761*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*129764*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fpextend:f32 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CVT_F32_F16_e64:f32 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*129774*/    0, // EndSwitchType
/*129775*/  /*SwitchOpcode*/ 32|128,1/*160*/, TARGET_VAL(ISD::FABS),// ->129939
/*129779*/    OPC_RecordChild0, // #0 = $src
/*129780*/    OPC_SwitchType /*4 cases */, 37, MVT::f32,// ->129820
/*129783*/      OPC_Scope, 24, /*->129809*/ // 2 children in Scope
/*129785*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*129787*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*129794*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*129801*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                      MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (fabs:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (V_AND_B32_e64:f32 ?:f32:$src, (V_MOV_B32_e32:i16 2147483647:i32))
/*129809*/      /*Scope*/ 9, /*->129819*/
/*129810*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*129812*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FABS_R600), 0,
                      MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (fabs:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FABS_R600:f32 f32:f32:$src0)
/*129819*/      0, /*End of Scope*/
/*129820*/    /*SwitchType*/ 22, MVT::f16,// ->129844
/*129822*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*129824*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,1/*32767*/, 
/*129829*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*129836*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                    MVT::f16, 2/*#Ops*/, 0, 2, 
                // Src: (fabs:f16 f16:f16:$src) - Complexity = 3
                // Dst: (V_AND_B32_e64:f16 ?:f16:$src, (V_MOV_B32_e32:i16 32767:i32))
/*129844*/    /*SwitchType*/ 66, MVT::f64,// ->129912
/*129846*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*129848*/      OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*129851*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*129854*/      OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*129862*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*129865*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*129868*/      OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*129876*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*129883*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 7,  // Results = #8
/*129890*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                    MVT::i16, 2/*#Ops*/, 6, 8,  // Results = #9
/*129898*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*129901*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                // Src: (fabs:f64 f64:f64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_AND_B32_e64:i16 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i16 2147483647:i32)), sub1:i32)
/*129912*/    /*SwitchType*/ 24, MVT::v2f16,// ->129938
/*129914*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*129916*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,125|128,127|128,7/*2147450879*/, 
/*129923*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*129930*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                    MVT::v2f16, 2/*#Ops*/, 2, 0, 
                // Src: (fabs:v2f16 v2f16:v2f16:$src) - Complexity = 3
                // Dst: (V_AND_B32_e64:v2f16 (S_MOV_B32:i16 2147450879:i32), ?:v2f16:$src)
/*129938*/    0, // EndSwitchType
/*129939*/  /*SwitchOpcode*/ 14|128,8/*1038*/, TARGET_VAL(ISD::FCOPYSIGN),// ->130981
/*129943*/    OPC_RecordChild0, // #0 = $src0
/*129944*/    OPC_RecordChild1, // #1 = $src1
/*129945*/    OPC_Scope, 19|128,1/*147*/, /*->130095*/ // 3 children in Scope
/*129948*/      OPC_CheckChild1Type, MVT::f16,
/*129950*/      OPC_SwitchType /*3 cases */, 23, MVT::f16,// ->129976
/*129953*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*129955*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,1/*32767*/, 
/*129960*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*129967*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      MVT::f16, 3/*#Ops*/, 3, 0, 1, 
                  // Src: (fcopysign:f16 f16:f16:$src0, f16:f16:$src1) - Complexity = 3
                  // Dst: (V_BFI_B32:f16 (S_MOV_B32:i16 32767:i32), ?:f16:$src0, ?:f16:$src1)
/*129976*/      /*SwitchType*/ 36, MVT::f32,// ->130014
/*129978*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*129980*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*129987*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*129994*/        OPC_EmitInteger, MVT::i32, 16, 
/*129997*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHLREV_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 4, 1,  // Results = #5
/*130005*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      MVT::f32, 3/*#Ops*/, 3, 0, 5, 
                  // Src: (fcopysign:f32 f32:f32:$src0, f16:f16:$src1) - Complexity = 3
                  // Dst: (V_BFI_B32:f32 (S_MOV_B32:i16 2147483647:i32), ?:f32:$src0, (V_LSHLREV_B32_e64:i16 16:i32, ?:f16:$src1))
/*130014*/      /*SwitchType*/ 78, MVT::f64,// ->130094
/*130016*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*130018*/        OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*130021*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*130024*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*130032*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*130035*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*130042*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*130049*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*130052*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 8,  // Results = #9
/*130060*/        OPC_EmitInteger, MVT::i32, 16, 
/*130063*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHLREV_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 10, 1,  // Results = #11
/*130071*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      MVT::i16, 3/*#Ops*/, 7, 9, 11,  // Results = #12
/*130080*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*130083*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::f64, 5/*#Ops*/, 2, 4, 5, 12, 13, 
                  // Src: (fcopysign:f64 f64:f64:$src0, f16:f16:$src1) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 SReg_64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (V_BFI_B32:i16 (S_MOV_B32:i16 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (V_LSHLREV_B32_e64:i16 16:i32, ?:f16:$src1)), sub1:i32)
/*130094*/      0, // EndSwitchType
/*130095*/    /*Scope*/ 29|128,3/*413*/, /*->130510*/
/*130097*/      OPC_CheckChild1Type, MVT::f32,
/*130099*/      OPC_SwitchType /*3 cases */, 13|128,1/*141*/, MVT::f32,// ->130244
/*130103*/        OPC_Scope, 25, /*->130130*/ // 2 children in Scope
/*130105*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*130107*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*130114*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*130121*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::f32, 3/*#Ops*/, 3, 0, 1, 
                    // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (V_BFI_B32:f32 (S_MOV_B32:i16 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*130130*/        /*Scope*/ 112, /*->130243*/
/*130131*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*130133*/          OPC_EmitInteger, MVT::i32, 0, 
/*130136*/          OPC_EmitInteger, MVT::i32, 0, 
/*130139*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*130146*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*130153*/          OPC_EmitInteger, MVT::i32, 0, 
/*130156*/          OPC_EmitInteger, MVT::i32, 0, 
/*130159*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*130171*/          OPC_EmitInteger, MVT::i32, 0, 
/*130174*/          OPC_EmitInteger, MVT::i32, 0, 
/*130177*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*130189*/          OPC_EmitInteger, MVT::i32, 0, 
/*130192*/          OPC_EmitInteger, MVT::i32, 0, 
/*130195*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*130207*/          OPC_EmitInteger, MVT::i32, 1, 
/*130210*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*130213*/          OPC_EmitInteger, MVT::i32, 0, 
/*130216*/          OPC_EmitInteger, MVT::i32, 0, 
/*130219*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::f32, 18/*#Ops*/, 2, 3, 5, 6, 7, 8, 0, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (BFI_INT_eg:f32 (MOV_IMM_I32:i32 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*130243*/        0, /*End of Scope*/
/*130244*/      /*SwitchType*/ 34, MVT::f16,// ->130280
/*130246*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*130248*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,1/*32767*/, 
/*130253*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*130260*/        OPC_EmitInteger, MVT::i32, 16, 
/*130263*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHRREV_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 4, 1,  // Results = #5
/*130271*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      MVT::f16, 3/*#Ops*/, 3, 0, 5, 
                  // Src: (fcopysign:f16 f16:f16:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (V_BFI_B32:f16 (S_MOV_B32:i16 32767:i32), ?:f16:$src0, (V_LSHRREV_B32_e64:i16 16:i32, ?:f32:$src1))
/*130280*/      /*SwitchType*/ 98|128,1/*226*/, MVT::f64,// ->130509
/*130283*/        OPC_Scope, 67, /*->130352*/ // 2 children in Scope
/*130285*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*130287*/          OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*130290*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*130293*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*130301*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*130304*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*130311*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*130318*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*130321*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 8,  // Results = #9
/*130329*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i16, 3/*#Ops*/, 7, 9, 1,  // Results = #10
/*130338*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*130341*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::f64, 5/*#Ops*/, 2, 4, 5, 10, 11, 
                    // Src: (fcopysign:f64 f64:f64:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (REG_SEQUENCE:f64 SReg_64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (V_BFI_B32:i16 (S_MOV_B32:i16 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), ?:f32:$src1), sub1:i32)
/*130352*/        /*Scope*/ 26|128,1/*154*/, /*->130508*/
/*130354*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*130356*/          OPC_EmitInteger, MVT::i32, AMDGPU::R600_Reg64RegClassID,
/*130359*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*130362*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*130370*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*130373*/          OPC_EmitInteger, MVT::i32, 0, 
/*130376*/          OPC_EmitInteger, MVT::i32, 0, 
/*130379*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*130386*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*130393*/          OPC_EmitInteger, MVT::i32, 0, 
/*130396*/          OPC_EmitInteger, MVT::i32, 0, 
/*130399*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*130411*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*130414*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 13,  // Results = #14
/*130422*/          OPC_EmitInteger, MVT::i32, 0, 
/*130425*/          OPC_EmitInteger, MVT::i32, 0, 
/*130428*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*130440*/          OPC_EmitInteger, MVT::i32, 0, 
/*130443*/          OPC_EmitInteger, MVT::i32, 0, 
/*130446*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*130458*/          OPC_EmitInteger, MVT::i32, 1, 
/*130461*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*130464*/          OPC_EmitInteger, MVT::i32, 0, 
/*130467*/          OPC_EmitInteger, MVT::i32, 0, 
/*130470*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 6, 7, 9, 10, 11, 12, 14, 15, 16, 17, 1, 18, 19, 20, 21, 22, 23, 24,  // Results = #25
/*130494*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*130497*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::f64, 5/*#Ops*/, 2, 4, 5, 25, 26, 
                    // Src: (fcopysign:f64 f64:f64:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (REG_SEQUENCE:f64 R600_Reg64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (BFI_INT_eg:i32 (MOV_IMM_I32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), ?:f32:$src1), sub1:i32)
/*130508*/        0, /*End of Scope*/
/*130509*/      0, // EndSwitchType
/*130510*/    /*Scope*/ 84|128,3/*468*/, /*->130980*/
/*130512*/      OPC_CheckChild1Type, MVT::f64,
/*130514*/      OPC_SwitchType /*3 cases */, 35|128,1/*163*/, MVT::f32,// ->130681
/*130518*/        OPC_Scope, 36, /*->130556*/ // 2 children in Scope
/*130520*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*130522*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*130529*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*130536*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*130539*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*130547*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::f32, 3/*#Ops*/, 3, 0, 5, 
                    // Src: (fcopysign:f32 f32:f32:$src0, f64:f64:$src1) - Complexity = 3
                    // Dst: (V_BFI_B32:f32 (S_MOV_B32:i16 2147483647:i32), ?:f32:$src0, (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32))
/*130556*/        /*Scope*/ 123, /*->130680*/
/*130557*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*130559*/          OPC_EmitInteger, MVT::i32, 0, 
/*130562*/          OPC_EmitInteger, MVT::i32, 0, 
/*130565*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*130572*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*130579*/          OPC_EmitInteger, MVT::i32, 0, 
/*130582*/          OPC_EmitInteger, MVT::i32, 0, 
/*130585*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*130597*/          OPC_EmitInteger, MVT::i32, 0, 
/*130600*/          OPC_EmitInteger, MVT::i32, 0, 
/*130603*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*130615*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*130618*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 1, 12,  // Results = #13
/*130626*/          OPC_EmitInteger, MVT::i32, 0, 
/*130629*/          OPC_EmitInteger, MVT::i32, 0, 
/*130632*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*130644*/          OPC_EmitInteger, MVT::i32, 1, 
/*130647*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*130650*/          OPC_EmitInteger, MVT::i32, 0, 
/*130653*/          OPC_EmitInteger, MVT::i32, 0, 
/*130656*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::f32, 18/*#Ops*/, 2, 3, 5, 6, 7, 8, 0, 9, 10, 11, 13, 14, 15, 16, 17, 18, 19, 20, 
                    // Src: (fcopysign:f32 f32:f32:$src0, f64:f64:$src1) - Complexity = 3
                    // Dst: (BFI_INT_eg:f32 (MOV_IMM_I32:i32 2147483647:i32), ?:f32:$src0, (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32))
/*130680*/        0, /*End of Scope*/
/*130681*/      /*SwitchType*/ 45, MVT::f16,// ->130728
/*130683*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*130685*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,1/*32767*/, 
/*130690*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*130697*/        OPC_EmitInteger, MVT::i32, 16, 
/*130700*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*130703*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*130711*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHRREV_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 4, 6,  // Results = #7
/*130719*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      MVT::f16, 3/*#Ops*/, 3, 0, 7, 
                  // Src: (fcopysign:f16 f16:f16:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (V_BFI_B32:f16 (S_MOV_B32:i16 32767:i32), ?:f16:$src0, (V_LSHRREV_B32_e64:i16 16:i32, (EXTRACT_SUBREG:i16 ?:f64:$src1, sub1:i32)))
/*130728*/      /*SwitchType*/ 120|128,1/*248*/, MVT::f64,// ->130979
/*130731*/        OPC_Scope, 78, /*->130811*/ // 2 children in Scope
/*130733*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*130735*/          OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*130738*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*130741*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*130749*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*130752*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*130759*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*130766*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*130769*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 8,  // Results = #9
/*130777*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*130780*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 1, 10,  // Results = #11
/*130788*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i16, 3/*#Ops*/, 7, 9, 11,  // Results = #12
/*130797*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*130800*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::f64, 5/*#Ops*/, 2, 4, 5, 12, 13, 
                    // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                    // Dst: (REG_SEQUENCE:f64 SReg_64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (V_BFI_B32:i16 (S_MOV_B32:i16 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*130811*/        /*Scope*/ 37|128,1/*165*/, /*->130978*/
/*130813*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*130815*/          OPC_EmitInteger, MVT::i32, AMDGPU::R600_Reg64RegClassID,
/*130818*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*130821*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*130829*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*130832*/          OPC_EmitInteger, MVT::i32, 0, 
/*130835*/          OPC_EmitInteger, MVT::i32, 0, 
/*130838*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*130845*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*130852*/          OPC_EmitInteger, MVT::i32, 0, 
/*130855*/          OPC_EmitInteger, MVT::i32, 0, 
/*130858*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*130870*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*130873*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 13,  // Results = #14
/*130881*/          OPC_EmitInteger, MVT::i32, 0, 
/*130884*/          OPC_EmitInteger, MVT::i32, 0, 
/*130887*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*130899*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*130902*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 1, 18,  // Results = #19
/*130910*/          OPC_EmitInteger, MVT::i32, 0, 
/*130913*/          OPC_EmitInteger, MVT::i32, 0, 
/*130916*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*130928*/          OPC_EmitInteger, MVT::i32, 1, 
/*130931*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*130934*/          OPC_EmitInteger, MVT::i32, 0, 
/*130937*/          OPC_EmitInteger, MVT::i32, 0, 
/*130940*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 6, 7, 9, 10, 11, 12, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*130964*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*130967*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::f64, 5/*#Ops*/, 2, 4, 5, 27, 28, 
                    // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                    // Dst: (REG_SEQUENCE:f64 R600_Reg64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (BFI_INT_eg:i32 (MOV_IMM_I32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*130978*/        0, /*End of Scope*/
/*130979*/      0, // EndSwitchType
/*130980*/    0, /*End of Scope*/
/*130981*/  /*SwitchOpcode*/ 81|128,5/*721*/, TARGET_VAL(ISD::FPOW),// ->131706
/*130985*/    OPC_RecordChild0, // #0 = $src0
/*130986*/    OPC_RecordChild1, // #1 = $src1
/*130987*/    OPC_CheckType, MVT::f32,
/*130989*/    OPC_Scope, 100|128,1/*228*/, /*->131220*/ // 4 children in Scope
/*130992*/      OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*130994*/      OPC_EmitInteger, MVT::i32, 1, 
/*130997*/      OPC_EmitInteger, MVT::i32, 0, 
/*131000*/      OPC_EmitInteger, MVT::i32, 0, 
/*131003*/      OPC_EmitInteger, MVT::i32, 0, 
/*131006*/      OPC_EmitInteger, MVT::i32, 0, 
/*131009*/      OPC_EmitInteger, MVT::i32, 0, 
/*131012*/      OPC_EmitInteger, MVT::i32, 1, 
/*131015*/      OPC_EmitInteger, MVT::i32, 0, 
/*131018*/      OPC_EmitInteger, MVT::i32, 0, 
/*131021*/      OPC_EmitInteger, MVT::i32, 0, 
/*131024*/      OPC_EmitInteger, MVT::i32, 0, 
/*131027*/      OPC_EmitInteger, MVT::i32, 0, 
/*131030*/      OPC_EmitInteger, MVT::i32, 0, 
/*131033*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*131045*/      OPC_EmitInteger, MVT::i32, 1, 
/*131048*/      OPC_EmitInteger, MVT::i32, 0, 
/*131051*/      OPC_EmitInteger, MVT::i32, 0, 
/*131054*/      OPC_EmitInteger, MVT::i32, 0, 
/*131057*/      OPC_EmitInteger, MVT::i32, 0, 
/*131060*/      OPC_EmitInteger, MVT::i32, 0, 
/*131063*/      OPC_EmitInteger, MVT::i32, 0, 
/*131066*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*131078*/      OPC_EmitInteger, MVT::i32, 1, 
/*131081*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*131084*/      OPC_EmitInteger, MVT::i32, 0, 
/*131087*/      OPC_EmitInteger, MVT::i32, 0, 
/*131090*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                    MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*131109*/      OPC_EmitInteger, MVT::i32, 0, 
/*131112*/      OPC_EmitInteger, MVT::i32, 0, 
/*131115*/      OPC_EmitInteger, MVT::i32, 0, 
/*131118*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*131130*/      OPC_EmitInteger, MVT::i32, 1, 
/*131133*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*131136*/      OPC_EmitInteger, MVT::i32, 0, 
/*131139*/      OPC_EmitInteger, MVT::i32, 0, 
/*131142*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL), 0,
                    MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*131168*/      OPC_EmitInteger, MVT::i32, 0, 
/*131171*/      OPC_EmitInteger, MVT::i32, 0, 
/*131174*/      OPC_EmitInteger, MVT::i32, 0, 
/*131177*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*131189*/      OPC_EmitInteger, MVT::i32, 1, 
/*131192*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*131195*/      OPC_EmitInteger, MVT::i32, 0, 
/*131198*/      OPC_EmitInteger, MVT::i32, 0, 
/*131201*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                    MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_r600:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_r600:i32 f32:f32:$src0)))
/*131220*/    /*Scope*/ 100|128,1/*228*/, /*->131450*/
/*131222*/      OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*131224*/      OPC_EmitInteger, MVT::i32, 1, 
/*131227*/      OPC_EmitInteger, MVT::i32, 0, 
/*131230*/      OPC_EmitInteger, MVT::i32, 0, 
/*131233*/      OPC_EmitInteger, MVT::i32, 0, 
/*131236*/      OPC_EmitInteger, MVT::i32, 0, 
/*131239*/      OPC_EmitInteger, MVT::i32, 0, 
/*131242*/      OPC_EmitInteger, MVT::i32, 1, 
/*131245*/      OPC_EmitInteger, MVT::i32, 0, 
/*131248*/      OPC_EmitInteger, MVT::i32, 0, 
/*131251*/      OPC_EmitInteger, MVT::i32, 0, 
/*131254*/      OPC_EmitInteger, MVT::i32, 0, 
/*131257*/      OPC_EmitInteger, MVT::i32, 0, 
/*131260*/      OPC_EmitInteger, MVT::i32, 0, 
/*131263*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*131275*/      OPC_EmitInteger, MVT::i32, 1, 
/*131278*/      OPC_EmitInteger, MVT::i32, 0, 
/*131281*/      OPC_EmitInteger, MVT::i32, 0, 
/*131284*/      OPC_EmitInteger, MVT::i32, 0, 
/*131287*/      OPC_EmitInteger, MVT::i32, 0, 
/*131290*/      OPC_EmitInteger, MVT::i32, 0, 
/*131293*/      OPC_EmitInteger, MVT::i32, 0, 
/*131296*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*131308*/      OPC_EmitInteger, MVT::i32, 1, 
/*131311*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*131314*/      OPC_EmitInteger, MVT::i32, 0, 
/*131317*/      OPC_EmitInteger, MVT::i32, 0, 
/*131320*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                    MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*131339*/      OPC_EmitInteger, MVT::i32, 0, 
/*131342*/      OPC_EmitInteger, MVT::i32, 0, 
/*131345*/      OPC_EmitInteger, MVT::i32, 0, 
/*131348*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*131360*/      OPC_EmitInteger, MVT::i32, 1, 
/*131363*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*131366*/      OPC_EmitInteger, MVT::i32, 0, 
/*131369*/      OPC_EmitInteger, MVT::i32, 0, 
/*131372*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL), 0,
                    MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*131398*/      OPC_EmitInteger, MVT::i32, 0, 
/*131401*/      OPC_EmitInteger, MVT::i32, 0, 
/*131404*/      OPC_EmitInteger, MVT::i32, 0, 
/*131407*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*131419*/      OPC_EmitInteger, MVT::i32, 1, 
/*131422*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*131425*/      OPC_EmitInteger, MVT::i32, 0, 
/*131428*/      OPC_EmitInteger, MVT::i32, 0, 
/*131431*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                    MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_eg:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_eg:i32 f32:f32:$src0)))
/*131450*/    /*Scope*/ 100|128,1/*228*/, /*->131680*/
/*131452*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*131454*/      OPC_EmitInteger, MVT::i32, 1, 
/*131457*/      OPC_EmitInteger, MVT::i32, 0, 
/*131460*/      OPC_EmitInteger, MVT::i32, 0, 
/*131463*/      OPC_EmitInteger, MVT::i32, 0, 
/*131466*/      OPC_EmitInteger, MVT::i32, 0, 
/*131469*/      OPC_EmitInteger, MVT::i32, 0, 
/*131472*/      OPC_EmitInteger, MVT::i32, 1, 
/*131475*/      OPC_EmitInteger, MVT::i32, 0, 
/*131478*/      OPC_EmitInteger, MVT::i32, 0, 
/*131481*/      OPC_EmitInteger, MVT::i32, 0, 
/*131484*/      OPC_EmitInteger, MVT::i32, 0, 
/*131487*/      OPC_EmitInteger, MVT::i32, 0, 
/*131490*/      OPC_EmitInteger, MVT::i32, 0, 
/*131493*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*131505*/      OPC_EmitInteger, MVT::i32, 1, 
/*131508*/      OPC_EmitInteger, MVT::i32, 0, 
/*131511*/      OPC_EmitInteger, MVT::i32, 0, 
/*131514*/      OPC_EmitInteger, MVT::i32, 0, 
/*131517*/      OPC_EmitInteger, MVT::i32, 0, 
/*131520*/      OPC_EmitInteger, MVT::i32, 0, 
/*131523*/      OPC_EmitInteger, MVT::i32, 0, 
/*131526*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*131538*/      OPC_EmitInteger, MVT::i32, 1, 
/*131541*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*131544*/      OPC_EmitInteger, MVT::i32, 0, 
/*131547*/      OPC_EmitInteger, MVT::i32, 0, 
/*131550*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                    MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*131569*/      OPC_EmitInteger, MVT::i32, 0, 
/*131572*/      OPC_EmitInteger, MVT::i32, 0, 
/*131575*/      OPC_EmitInteger, MVT::i32, 0, 
/*131578*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*131590*/      OPC_EmitInteger, MVT::i32, 1, 
/*131593*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*131596*/      OPC_EmitInteger, MVT::i32, 0, 
/*131599*/      OPC_EmitInteger, MVT::i32, 0, 
/*131602*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL), 0,
                    MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*131628*/      OPC_EmitInteger, MVT::i32, 0, 
/*131631*/      OPC_EmitInteger, MVT::i32, 0, 
/*131634*/      OPC_EmitInteger, MVT::i32, 0, 
/*131637*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*131649*/      OPC_EmitInteger, MVT::i32, 1, 
/*131652*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*131655*/      OPC_EmitInteger, MVT::i32, 0, 
/*131658*/      OPC_EmitInteger, MVT::i32, 0, 
/*131661*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                    MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_cm:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_cm:i32 f32:f32:$src0)))
/*131680*/    /*Scope*/ 24, /*->131705*/
/*131681*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*131683*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LOG_F32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 0,  // Results = #2
/*131690*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e32), 0,
                    MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*131698*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_EXP_F32_e32), 0,
                    MVT::f32, 1/*#Ops*/, 3, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (V_EXP_F32_e32:f32 (V_MUL_LEGACY_F32_e32:i16 f32:f32:$src1, (V_LOG_F32_e32:i16 f32:f32:$src0)))
/*131705*/    0, /*End of Scope*/
/*131706*/  /*SwitchOpcode*/ 64, TARGET_VAL(AMDGPUISD::DIV_FMAS),// ->131773
/*131709*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*131710*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*131711*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*131712*/    OPC_RecordChild3, // #3 = physreg input VCC
/*131713*/    OPC_CheckChild3Type, MVT::i1,
/*131715*/    OPC_SwitchType /*2 cases */, 26, MVT::f32,// ->131744
/*131718*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*131721*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #8 #9
/*131724*/      OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #10 #11
/*131727*/      OPC_EmitCopyToReg, 3, AMDGPU::VCC,
/*131730*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FMAS_F32), 0|OPFL_GlueInput,
                    MVT::f32, 8/*#Ops*/, 5, 4, 9, 8, 11, 10, 6, 7, 
                // Src: (AMDGPUdiv_fmas:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers), VCC:i1) - Complexity = -964
                // Dst: (V_DIV_FMAS_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*131744*/    /*SwitchType*/ 26, MVT::f64,// ->131772
/*131746*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*131749*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #8 #9
/*131752*/      OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #10 #11
/*131755*/      OPC_EmitCopyToReg, 3, AMDGPU::VCC,
/*131758*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FMAS_F64), 0|OPFL_GlueInput,
                    MVT::f64, 8/*#Ops*/, 5, 4, 9, 8, 11, 10, 6, 7, 
                // Src: (AMDGPUdiv_fmas:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers), VCC:i1) - Complexity = -964
                // Dst: (V_DIV_FMAS_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*131772*/    0, // EndSwitchType
/*131773*/  /*SwitchOpcode*/ 28, TARGET_VAL(AMDGPUISD::FMIN3),// ->131804
/*131776*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*131777*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*131778*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*131779*/    OPC_CheckType, MVT::f32,
/*131781*/    OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*131784*/    OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*131787*/    OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*131790*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_F32), 0,
                  MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUfmin3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
              // Dst: (V_MIN3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*131804*/  /*SwitchOpcode*/ 28, TARGET_VAL(AMDGPUISD::FMAX3),// ->131835
/*131807*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*131808*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*131809*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*131810*/    OPC_CheckType, MVT::f32,
/*131812*/    OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*131815*/    OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*131818*/    OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*131821*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_F32), 0,
                  MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUfmax3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
              // Dst: (V_MAX3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*131835*/  /*SwitchOpcode*/ 55, TARGET_VAL(AMDGPUISD::FMED3),// ->131893
/*131838*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*131839*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*131840*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*131841*/    OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->131867
/*131844*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*131847*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*131850*/      OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*131853*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUfmed3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_MED3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*131867*/    /*SwitchType*/ 23, MVT::f16,// ->131892
/*131869*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*131872*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*131875*/      OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*131878*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                    MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUfmed3:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_MED3_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp, i32:i32:$omod)
/*131892*/    0, // EndSwitchType
/*131893*/  /*SwitchOpcode*/ 80, TARGET_VAL(AMDGPUISD::DIV_FIXUP),// ->131976
/*131896*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*131897*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*131898*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*131899*/    OPC_SwitchType /*3 cases */, 23, MVT::f32,// ->131925
/*131902*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*131905*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*131908*/      OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*131911*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*131925*/    /*SwitchType*/ 23, MVT::f64,// ->131950
/*131927*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*131930*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*131933*/      OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*131936*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F64), 0,
                    MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*131950*/    /*SwitchType*/ 23, MVT::f16,// ->131975
/*131952*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*131955*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*131958*/      OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*131961*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F16), 0,
                    MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp, i32:i32:$omod)
/*131975*/    0, // EndSwitchType
/*131976*/  /*SwitchOpcode*/ 44, TARGET_VAL(AMDGPUISD::FMUL_LEGACY),// ->132023
/*131979*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*131980*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*131981*/    OPC_CheckType, MVT::f32,
/*131983*/    OPC_Scope, 18, /*->132003*/ // 2 children in Scope
/*131985*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*131988*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*131991*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmul_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MUL_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*132003*/    /*Scope*/ 18, /*->132022*/
/*132004*/      OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*132007*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*132010*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                // Src: (AMDGPUfmul_legacy:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                // Dst: (V_MUL_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*132022*/    0, /*End of Scope*/
/*132023*/  /*SwitchOpcode*/ 66, TARGET_VAL(AMDGPUISD::LDEXP),// ->132092
/*132026*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*132027*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*132028*/    OPC_CheckChild1Type, MVT::i32,
/*132030*/    OPC_SwitchType /*3 cases */, 18, MVT::f32,// ->132051
/*132033*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*132036*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*132039*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LDEXP_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*132051*/    /*SwitchType*/ 18, MVT::f16,// ->132071
/*132053*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*132056*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*132059*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LDEXP_F16_e64), 0,
                    MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*132071*/    /*SwitchType*/ 18, MVT::f64,// ->132091
/*132073*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*132076*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*132079*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LDEXP_F64), 0,
                    MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*132091*/    0, // EndSwitchType
/*132092*/  /*SwitchOpcode*/ 24, TARGET_VAL(AMDGPUISD::TRIG_PREOP),// ->132119
/*132095*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*132096*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*132097*/    OPC_CheckChild1Type, MVT::i32,
/*132099*/    OPC_CheckType, MVT::f64,
/*132101*/    OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*132104*/    OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*132107*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_TRIG_PREOP_F64), 0,
                  MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
              // Src: (AMDGPUtrig_preop:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
              // Dst: (V_TRIG_PREOP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*132119*/  /*SwitchOpcode*/ 35, TARGET_VAL(ISD::FP_ROUND),// ->132157
/*132122*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*132123*/    OPC_SwitchType /*2 cases */, 15, MVT::f16,// ->132141
/*132126*/      OPC_CheckChild0Type, MVT::f32,
/*132128*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*132131*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fpround:f16 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CVT_F16_F32_e64:f16 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*132141*/    /*SwitchType*/ 13, MVT::f32,// ->132156
/*132143*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*132146*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F64_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fpround:f32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CVT_F32_F64_e64:f32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*132156*/    0, // EndSwitchType
/*132157*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::RCP_LEGACY),// ->132176
/*132160*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*132161*/    OPC_CheckType, MVT::f32,
/*132163*/    OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*132166*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RCP_LEGACY_F32_e64), 0,
                  MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (AMDGPUrcp_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_RCP_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*132176*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::RSQ_LEGACY),// ->132195
/*132179*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*132180*/    OPC_CheckType, MVT::f32,
/*132182*/    OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*132185*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_LEGACY_F32_e64), 0,
                  MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (AMDGPUrsq_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_RSQ_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*132195*/  /*SwitchOpcode*/ 12, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE0),// ->132210
/*132198*/    OPC_RecordChild0, // #0 = $src0
/*132199*/    OPC_CheckChild0Type, MVT::i32,
/*132201*/    OPC_CheckType, MVT::f32,
/*132203*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE0_e64), 0,
                  MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte0:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE0_e64:f32 i32:i32:$src0)
/*132210*/  /*SwitchOpcode*/ 12, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE1),// ->132225
/*132213*/    OPC_RecordChild0, // #0 = $src0
/*132214*/    OPC_CheckChild0Type, MVT::i32,
/*132216*/    OPC_CheckType, MVT::f32,
/*132218*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE1_e64), 0,
                  MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte1:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE1_e64:f32 i32:i32:$src0)
/*132225*/  /*SwitchOpcode*/ 12, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE2),// ->132240
/*132228*/    OPC_RecordChild0, // #0 = $src0
/*132229*/    OPC_CheckChild0Type, MVT::i32,
/*132231*/    OPC_CheckType, MVT::f32,
/*132233*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE2_e64), 0,
                  MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte2:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE2_e64:f32 i32:i32:$src0)
/*132240*/  /*SwitchOpcode*/ 12, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE3),// ->132255
/*132243*/    OPC_RecordChild0, // #0 = $src0
/*132244*/    OPC_CheckChild0Type, MVT::i32,
/*132246*/    OPC_CheckType, MVT::f32,
/*132248*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE3_e64), 0,
                  MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte3:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE3_e64:f32 i32:i32:$src0)
/*132255*/  /*SwitchOpcode*/ 6|128,1/*134*/, TARGET_VAL(ISD::BUILD_VECTOR),// ->132393
/*132259*/    OPC_Scope, 54, /*->132315*/ // 2 children in Scope
/*132261*/      OPC_MoveChild0,
/*132262*/      OPC_CheckOpcode, TARGET_VAL(ISD::TRUNCATE),
/*132265*/      OPC_MoveChild0,
/*132266*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*132269*/      OPC_RecordChild0, // #0 = $src0
/*132270*/      OPC_CheckChild1Integer, 16, 
/*132272*/      OPC_CheckChild1Type, MVT::i32,
/*132274*/      OPC_CheckPredicate, 30, // Predicate_srl_oneuse
/*132276*/      OPC_CheckType, MVT::i32,
/*132278*/      OPC_MoveParent,
/*132279*/      OPC_CheckType, MVT::i16,
/*132281*/      OPC_MoveParent,
/*132282*/      OPC_MoveChild1,
/*132283*/      OPC_CheckOpcode, TARGET_VAL(ISD::TRUNCATE),
/*132286*/      OPC_MoveChild0,
/*132287*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*132290*/      OPC_RecordChild0, // #1 = $src1
/*132291*/      OPC_CheckChild1Integer, 16, 
/*132293*/      OPC_CheckChild1Type, MVT::i32,
/*132295*/      OPC_CheckPredicate, 30, // Predicate_srl_oneuse
/*132297*/      OPC_CheckType, MVT::i32,
/*132299*/      OPC_MoveParent,
/*132300*/      OPC_CheckType, MVT::i16,
/*132302*/      OPC_MoveParent,
/*132303*/      OPC_CheckType, MVT::v2i16,
/*132305*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132307*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_PACK_HH_B32_B16), 0,
                    MVT::v2i16, 2/*#Ops*/, 0, 1, 
                // Src: (build_vector:v2i16 (trunc:i16 (srl:i32 i32:i32:$src0, 16:i32)<<P:Predicate_srl_oneuse>>), (trunc:i16 (srl:i32 i32:i32:$src1, 16:i32)<<P:Predicate_srl_oneuse>>)) - Complexity = 27
                // Dst: (S_PACK_HH_B32_B16:v2i16 ?:i32:$src0, ?:i32:$src1)
/*132315*/    /*Scope*/ 76, /*->132392*/
/*132316*/      OPC_RecordChild0, // #0 = $src0
/*132317*/      OPC_Scope, 54, /*->132373*/ // 2 children in Scope
/*132319*/        OPC_CheckChild0Type, MVT::i16,
/*132321*/        OPC_Scope, 33, /*->132356*/ // 2 children in Scope
/*132323*/          OPC_MoveChild1,
/*132324*/          OPC_CheckOpcode, TARGET_VAL(ISD::TRUNCATE),
/*132327*/          OPC_MoveChild0,
/*132328*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*132331*/          OPC_RecordChild0, // #1 = $src1
/*132332*/          OPC_CheckChild1Integer, 16, 
/*132334*/          OPC_CheckChild1Type, MVT::i32,
/*132336*/          OPC_CheckPredicate, 30, // Predicate_srl_oneuse
/*132338*/          OPC_CheckType, MVT::i32,
/*132340*/          OPC_MoveParent,
/*132341*/          OPC_CheckType, MVT::i16,
/*132343*/          OPC_MoveParent,
/*132344*/          OPC_CheckType, MVT::v2i16,
/*132346*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132348*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_PACK_LH_B32_B16), 0,
                        MVT::v2i16, 2/*#Ops*/, 0, 1, 
                    // Src: (build_vector:v2i16 i16:i16:$src0, (trunc:i16 (srl:i32 i32:i32:$src1, 16:i32)<<P:Predicate_srl_oneuse>>)) - Complexity = 15
                    // Dst: (S_PACK_LH_B32_B16:v2i16 i16:i16:$src0, i32:i32:$src1)
/*132356*/        /*Scope*/ 15, /*->132372*/
/*132357*/          OPC_RecordChild1, // #1 = $src1
/*132358*/          OPC_CheckChild1Type, MVT::i16,
/*132360*/          OPC_CheckType, MVT::v2i16,
/*132362*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132364*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_PACK_LL_B32_B16), 0,
                        MVT::v2i16, 2/*#Ops*/, 0, 1, 
                    // Src: (build_vector:v2i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                    // Dst: (S_PACK_LL_B32_B16:v2i16 ?:i16:$src0, ?:i16:$src1)
/*132372*/        0, /*End of Scope*/
/*132373*/      /*Scope*/ 17, /*->132391*/
/*132374*/        OPC_CheckChild0Type, MVT::f16,
/*132376*/        OPC_RecordChild1, // #1 = $src1
/*132377*/        OPC_CheckChild1Type, MVT::f16,
/*132379*/        OPC_CheckType, MVT::v2f16,
/*132381*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132383*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_PACK_LL_B32_B16), 0,
                      MVT::v2f16, 2/*#Ops*/, 0, 1, 
                  // Src: (build_vector:v2f16 f16:f16:$src0, f16:f16:$src1) - Complexity = 3
                  // Dst: (S_PACK_LL_B32_B16:v2f16 ?:f16:$src0, ?:f16:$src1)
/*132391*/      0, /*End of Scope*/
/*132392*/    0, /*End of Scope*/
/*132393*/  /*SwitchOpcode*/ 15|128,12/*1551*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->133948
/*132397*/    OPC_RecordChild0, // #0 = $src
/*132398*/    OPC_RecordChild1, // #1 = $val
/*132399*/    OPC_Scope, 71, /*->132472*/ // 35 children in Scope
/*132401*/      OPC_RecordChild2, // #2 = $MOVRELOffset:idx:offset
/*132402*/      OPC_SwitchType /*4 cases */, 15, MVT::v2i32,// ->132420
/*132405*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132407*/        OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*132410*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v2i32 v2i32:v2i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V2:v2i32 ?:v2i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*132420*/      /*SwitchType*/ 15, MVT::v4i32,// ->132437
/*132422*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132424*/        OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*132427*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v4i32 v4i32:v4i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V4:v4i32 ?:v4i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*132437*/      /*SwitchType*/ 15, MVT::v8i32,// ->132454
/*132439*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132441*/        OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*132444*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      MVT::v8i32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V8:v8i32 ?:v8i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*132454*/      /*SwitchType*/ 15, MVT::v16i32,// ->132471
/*132456*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132458*/        OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*132461*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      MVT::v16i32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V16:v16i32 ?:v16i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*132471*/      0, // EndSwitchType
/*132472*/    /*Scope*/ 104, /*->132577*/
/*132473*/      OPC_CheckChild2Integer, 0, 
/*132475*/      OPC_SwitchType /*4 cases */, 32, MVT::v4i32,// ->132510
/*132478*/        OPC_Scope, 14, /*->132494*/ // 2 children in Scope
/*132480*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*132482*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*132485*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*132494*/        /*Scope*/ 14, /*->132509*/
/*132495*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132497*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*132500*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*132509*/        0, /*End of Scope*/
/*132510*/      /*SwitchType*/ 32, MVT::v2i32,// ->132544
/*132512*/        OPC_Scope, 14, /*->132528*/ // 2 children in Scope
/*132514*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*132516*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*132519*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*132528*/        /*Scope*/ 14, /*->132543*/
/*132529*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132531*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*132534*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*132543*/        0, /*End of Scope*/
/*132544*/      /*SwitchType*/ 14, MVT::v8i32,// ->132560
/*132546*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132548*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*132551*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub0:i32)
/*132560*/      /*SwitchType*/ 14, MVT::v16i32,// ->132576
/*132562*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132564*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*132567*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub0:i32)
/*132576*/      0, // EndSwitchType
/*132577*/    /*Scope*/ 104, /*->132682*/
/*132578*/      OPC_CheckChild2Integer, 1, 
/*132580*/      OPC_SwitchType /*4 cases */, 32, MVT::v4i32,// ->132615
/*132583*/        OPC_Scope, 14, /*->132599*/ // 2 children in Scope
/*132585*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*132587*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*132590*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*132599*/        /*Scope*/ 14, /*->132614*/
/*132600*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132602*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*132605*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*132614*/        0, /*End of Scope*/
/*132615*/      /*SwitchType*/ 32, MVT::v2i32,// ->132649
/*132617*/        OPC_Scope, 14, /*->132633*/ // 2 children in Scope
/*132619*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*132621*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*132624*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*132633*/        /*Scope*/ 14, /*->132648*/
/*132634*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132636*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*132639*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*132648*/        0, /*End of Scope*/
/*132649*/      /*SwitchType*/ 14, MVT::v8i32,// ->132665
/*132651*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132653*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*132656*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub1:i32)
/*132665*/      /*SwitchType*/ 14, MVT::v16i32,// ->132681
/*132667*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132669*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*132672*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub1:i32)
/*132681*/      0, // EndSwitchType
/*132682*/    /*Scope*/ 86, /*->132769*/
/*132683*/      OPC_CheckChild2Integer, 2, 
/*132685*/      OPC_SwitchType /*4 cases */, 32, MVT::v4i32,// ->132720
/*132688*/        OPC_Scope, 14, /*->132704*/ // 2 children in Scope
/*132690*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*132692*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*132695*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*132704*/        /*Scope*/ 14, /*->132719*/
/*132705*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132707*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*132710*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*132719*/        0, /*End of Scope*/
/*132720*/      /*SwitchType*/ 14, MVT::v2i32,// ->132736
/*132722*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132724*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*132727*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub2:i32)
/*132736*/      /*SwitchType*/ 14, MVT::v8i32,// ->132752
/*132738*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132740*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*132743*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub2:i32)
/*132752*/      /*SwitchType*/ 14, MVT::v16i32,// ->132768
/*132754*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132756*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*132759*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub2:i32)
/*132768*/      0, // EndSwitchType
/*132769*/    /*Scope*/ 70, /*->132840*/
/*132770*/      OPC_CheckChild2Integer, 3, 
/*132772*/      OPC_SwitchType /*3 cases */, 32, MVT::v4i32,// ->132807
/*132775*/        OPC_Scope, 14, /*->132791*/ // 2 children in Scope
/*132777*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*132779*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*132782*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*132791*/        /*Scope*/ 14, /*->132806*/
/*132792*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132794*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*132797*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*132806*/        0, /*End of Scope*/
/*132807*/      /*SwitchType*/ 14, MVT::v8i32,// ->132823
/*132809*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132811*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*132814*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub3:i32)
/*132823*/      /*SwitchType*/ 14, MVT::v16i32,// ->132839
/*132825*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132827*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*132830*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub3:i32)
/*132839*/      0, // EndSwitchType
/*132840*/    /*Scope*/ 36, /*->132877*/
/*132841*/      OPC_CheckChild2Integer, 4, 
/*132843*/      OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->132860
/*132846*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132848*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*132851*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub4:i32)
/*132860*/      /*SwitchType*/ 14, MVT::v16i32,// ->132876
/*132862*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132864*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*132867*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub4:i32)
/*132876*/      0, // EndSwitchType
/*132877*/    /*Scope*/ 36, /*->132914*/
/*132878*/      OPC_CheckChild2Integer, 5, 
/*132880*/      OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->132897
/*132883*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132885*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*132888*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub5:i32)
/*132897*/      /*SwitchType*/ 14, MVT::v16i32,// ->132913
/*132899*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132901*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*132904*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub5:i32)
/*132913*/      0, // EndSwitchType
/*132914*/    /*Scope*/ 36, /*->132951*/
/*132915*/      OPC_CheckChild2Integer, 6, 
/*132917*/      OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->132934
/*132920*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132922*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*132925*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub6:i32)
/*132934*/      /*SwitchType*/ 14, MVT::v16i32,// ->132950
/*132936*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132938*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*132941*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub6:i32)
/*132950*/      0, // EndSwitchType
/*132951*/    /*Scope*/ 36, /*->132988*/
/*132952*/      OPC_CheckChild2Integer, 7, 
/*132954*/      OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->132971
/*132957*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132959*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*132962*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub7:i32)
/*132971*/      /*SwitchType*/ 14, MVT::v16i32,// ->132987
/*132973*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132975*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*132978*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub7:i32)
/*132987*/      0, // EndSwitchType
/*132988*/    /*Scope*/ 18, /*->133007*/
/*132989*/      OPC_CheckChild2Integer, 8, 
/*132991*/      OPC_CheckType, MVT::v16i32,
/*132993*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*132995*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*132998*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 8:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub8:i32)
/*133007*/    /*Scope*/ 18, /*->133026*/
/*133008*/      OPC_CheckChild2Integer, 9, 
/*133010*/      OPC_CheckType, MVT::v16i32,
/*133012*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133014*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*133017*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 9:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub9:i32)
/*133026*/    /*Scope*/ 18, /*->133045*/
/*133027*/      OPC_CheckChild2Integer, 10, 
/*133029*/      OPC_CheckType, MVT::v16i32,
/*133031*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133033*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*133036*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 10:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub10:i32)
/*133045*/    /*Scope*/ 18, /*->133064*/
/*133046*/      OPC_CheckChild2Integer, 11, 
/*133048*/      OPC_CheckType, MVT::v16i32,
/*133050*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133052*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*133055*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 11:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub11:i32)
/*133064*/    /*Scope*/ 18, /*->133083*/
/*133065*/      OPC_CheckChild2Integer, 12, 
/*133067*/      OPC_CheckType, MVT::v16i32,
/*133069*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133071*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*133074*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 12:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub12:i32)
/*133083*/    /*Scope*/ 18, /*->133102*/
/*133084*/      OPC_CheckChild2Integer, 13, 
/*133086*/      OPC_CheckType, MVT::v16i32,
/*133088*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133090*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*133093*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 13:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub13:i32)
/*133102*/    /*Scope*/ 18, /*->133121*/
/*133103*/      OPC_CheckChild2Integer, 14, 
/*133105*/      OPC_CheckType, MVT::v16i32,
/*133107*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133109*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*133112*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 14:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub14:i32)
/*133121*/    /*Scope*/ 18, /*->133140*/
/*133122*/      OPC_CheckChild2Integer, 15, 
/*133124*/      OPC_CheckType, MVT::v16i32,
/*133126*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133128*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*133131*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 15:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub15:i32)
/*133140*/    /*Scope*/ 106, /*->133247*/
/*133141*/      OPC_RecordChild2, // #2 = $index
/*133142*/      OPC_Scope, 30, /*->133174*/ // 5 children in Scope
/*133144*/        OPC_CheckChild2Type, MVT::i32,
/*133146*/        OPC_SwitchType /*2 cases */, 11, MVT::v2i32,// ->133160
/*133149*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*133151*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_INSERT_ELT_V2:v2i32 ?:v2i32:$vec, ?:i32:$value, ?:i32:$index)
/*133160*/        /*SwitchType*/ 11, MVT::v4i32,// ->133173
/*133162*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*133164*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_INSERT_ELT_V4:v4i32 ?:v4i32:$vec, ?:i32:$value, ?:i32:$index)
/*133173*/        0, // EndSwitchType
/*133174*/      /*Scope*/ 17, /*->133192*/
/*133175*/        OPC_CheckType, MVT::v2f32,
/*133177*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133179*/        OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*133182*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V2:v2f32 ?:v2f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*133192*/      /*Scope*/ 17, /*->133210*/
/*133193*/        OPC_CheckType, MVT::v4f32,
/*133195*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133197*/        OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*133200*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v4f32 v4f32:v4f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V4:v4f32 ?:v4f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*133210*/      /*Scope*/ 17, /*->133228*/
/*133211*/        OPC_CheckType, MVT::v8f32,
/*133213*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133215*/        OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*133218*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      MVT::v8f32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V8:v8f32 ?:v8f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*133228*/      /*Scope*/ 17, /*->133246*/
/*133229*/        OPC_CheckType, MVT::v16f32,
/*133231*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133233*/        OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*133236*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      MVT::v16f32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V16:v16f32 ?:v16f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*133246*/      0, /*End of Scope*/
/*133247*/    /*Scope*/ 104, /*->133352*/
/*133248*/      OPC_CheckChild2Integer, 0, 
/*133250*/      OPC_SwitchType /*4 cases */, 32, MVT::v4f32,// ->133285
/*133253*/        OPC_Scope, 14, /*->133269*/ // 2 children in Scope
/*133255*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*133257*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*133260*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*133269*/        /*Scope*/ 14, /*->133284*/
/*133270*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133272*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*133275*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*133284*/        0, /*End of Scope*/
/*133285*/      /*SwitchType*/ 32, MVT::v2f32,// ->133319
/*133287*/        OPC_Scope, 14, /*->133303*/ // 2 children in Scope
/*133289*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*133291*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*133294*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*133303*/        /*Scope*/ 14, /*->133318*/
/*133304*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133306*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*133309*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*133318*/        0, /*End of Scope*/
/*133319*/      /*SwitchType*/ 14, MVT::v8f32,// ->133335
/*133321*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133323*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*133326*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub0:i32)
/*133335*/      /*SwitchType*/ 14, MVT::v16f32,// ->133351
/*133337*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133339*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*133342*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub0:i32)
/*133351*/      0, // EndSwitchType
/*133352*/    /*Scope*/ 104, /*->133457*/
/*133353*/      OPC_CheckChild2Integer, 1, 
/*133355*/      OPC_SwitchType /*4 cases */, 32, MVT::v4f32,// ->133390
/*133358*/        OPC_Scope, 14, /*->133374*/ // 2 children in Scope
/*133360*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*133362*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*133365*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*133374*/        /*Scope*/ 14, /*->133389*/
/*133375*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133377*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*133380*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*133389*/        0, /*End of Scope*/
/*133390*/      /*SwitchType*/ 32, MVT::v2f32,// ->133424
/*133392*/        OPC_Scope, 14, /*->133408*/ // 2 children in Scope
/*133394*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*133396*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*133399*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*133408*/        /*Scope*/ 14, /*->133423*/
/*133409*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133411*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*133414*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*133423*/        0, /*End of Scope*/
/*133424*/      /*SwitchType*/ 14, MVT::v8f32,// ->133440
/*133426*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133428*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*133431*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub1:i32)
/*133440*/      /*SwitchType*/ 14, MVT::v16f32,// ->133456
/*133442*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133444*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*133447*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub1:i32)
/*133456*/      0, // EndSwitchType
/*133457*/    /*Scope*/ 86, /*->133544*/
/*133458*/      OPC_CheckChild2Integer, 2, 
/*133460*/      OPC_SwitchType /*4 cases */, 32, MVT::v4f32,// ->133495
/*133463*/        OPC_Scope, 14, /*->133479*/ // 2 children in Scope
/*133465*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*133467*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*133470*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*133479*/        /*Scope*/ 14, /*->133494*/
/*133480*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133482*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*133485*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*133494*/        0, /*End of Scope*/
/*133495*/      /*SwitchType*/ 14, MVT::v2f32,// ->133511
/*133497*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133499*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*133502*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub2:i32)
/*133511*/      /*SwitchType*/ 14, MVT::v8f32,// ->133527
/*133513*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133515*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*133518*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub2:i32)
/*133527*/      /*SwitchType*/ 14, MVT::v16f32,// ->133543
/*133529*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133531*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*133534*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub2:i32)
/*133543*/      0, // EndSwitchType
/*133544*/    /*Scope*/ 70, /*->133615*/
/*133545*/      OPC_CheckChild2Integer, 3, 
/*133547*/      OPC_SwitchType /*3 cases */, 32, MVT::v4f32,// ->133582
/*133550*/        OPC_Scope, 14, /*->133566*/ // 2 children in Scope
/*133552*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*133554*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*133557*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*133566*/        /*Scope*/ 14, /*->133581*/
/*133567*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133569*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*133572*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*133581*/        0, /*End of Scope*/
/*133582*/      /*SwitchType*/ 14, MVT::v8f32,// ->133598
/*133584*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133586*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*133589*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub3:i32)
/*133598*/      /*SwitchType*/ 14, MVT::v16f32,// ->133614
/*133600*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133602*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*133605*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub3:i32)
/*133614*/      0, // EndSwitchType
/*133615*/    /*Scope*/ 36, /*->133652*/
/*133616*/      OPC_CheckChild2Integer, 4, 
/*133618*/      OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->133635
/*133621*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133623*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*133626*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub4:i32)
/*133635*/      /*SwitchType*/ 14, MVT::v16f32,// ->133651
/*133637*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133639*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*133642*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub4:i32)
/*133651*/      0, // EndSwitchType
/*133652*/    /*Scope*/ 36, /*->133689*/
/*133653*/      OPC_CheckChild2Integer, 5, 
/*133655*/      OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->133672
/*133658*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133660*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*133663*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub5:i32)
/*133672*/      /*SwitchType*/ 14, MVT::v16f32,// ->133688
/*133674*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133676*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*133679*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub5:i32)
/*133688*/      0, // EndSwitchType
/*133689*/    /*Scope*/ 36, /*->133726*/
/*133690*/      OPC_CheckChild2Integer, 6, 
/*133692*/      OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->133709
/*133695*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133697*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*133700*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub6:i32)
/*133709*/      /*SwitchType*/ 14, MVT::v16f32,// ->133725
/*133711*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133713*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*133716*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub6:i32)
/*133725*/      0, // EndSwitchType
/*133726*/    /*Scope*/ 36, /*->133763*/
/*133727*/      OPC_CheckChild2Integer, 7, 
/*133729*/      OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->133746
/*133732*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133734*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*133737*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub7:i32)
/*133746*/      /*SwitchType*/ 14, MVT::v16f32,// ->133762
/*133748*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133750*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*133753*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub7:i32)
/*133762*/      0, // EndSwitchType
/*133763*/    /*Scope*/ 18, /*->133782*/
/*133764*/      OPC_CheckChild2Integer, 8, 
/*133766*/      OPC_CheckType, MVT::v16f32,
/*133768*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133770*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*133773*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 8:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub8:i32)
/*133782*/    /*Scope*/ 18, /*->133801*/
/*133783*/      OPC_CheckChild2Integer, 9, 
/*133785*/      OPC_CheckType, MVT::v16f32,
/*133787*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133789*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*133792*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 9:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub9:i32)
/*133801*/    /*Scope*/ 18, /*->133820*/
/*133802*/      OPC_CheckChild2Integer, 10, 
/*133804*/      OPC_CheckType, MVT::v16f32,
/*133806*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133808*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*133811*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 10:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub10:i32)
/*133820*/    /*Scope*/ 18, /*->133839*/
/*133821*/      OPC_CheckChild2Integer, 11, 
/*133823*/      OPC_CheckType, MVT::v16f32,
/*133825*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133827*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*133830*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 11:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub11:i32)
/*133839*/    /*Scope*/ 18, /*->133858*/
/*133840*/      OPC_CheckChild2Integer, 12, 
/*133842*/      OPC_CheckType, MVT::v16f32,
/*133844*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133846*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*133849*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 12:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub12:i32)
/*133858*/    /*Scope*/ 18, /*->133877*/
/*133859*/      OPC_CheckChild2Integer, 13, 
/*133861*/      OPC_CheckType, MVT::v16f32,
/*133863*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133865*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*133868*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 13:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub13:i32)
/*133877*/    /*Scope*/ 18, /*->133896*/
/*133878*/      OPC_CheckChild2Integer, 14, 
/*133880*/      OPC_CheckType, MVT::v16f32,
/*133882*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133884*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*133887*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 14:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub14:i32)
/*133896*/    /*Scope*/ 18, /*->133915*/
/*133897*/      OPC_CheckChild2Integer, 15, 
/*133899*/      OPC_CheckType, MVT::v16f32,
/*133901*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*133903*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*133906*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 15:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub15:i32)
/*133915*/    /*Scope*/ 31, /*->133947*/
/*133916*/      OPC_RecordChild2, // #2 = $index
/*133917*/      OPC_CheckChild2Type, MVT::i32,
/*133919*/      OPC_SwitchType /*2 cases */, 11, MVT::v2f32,// ->133933
/*133922*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*133924*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V2:v2f32 ?:v2f32:$vec, ?:f32:$value, ?:i32:$index)
/*133933*/      /*SwitchType*/ 11, MVT::v4f32,// ->133946
/*133935*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*133937*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V4:v4f32 ?:v4f32:$vec, ?:f32:$value, ?:i32:$index)
/*133946*/      0, // EndSwitchType
/*133947*/    0, /*End of Scope*/
/*133948*/  /*SwitchOpcode*/ 96|128,18/*2400*/, TARGET_VAL(AMDGPUISD::TEXTURE_FETCH),// ->136352
/*133952*/    OPC_Scope, 88|128,1/*216*/, /*->134171*/ // 11 children in Scope
/*133955*/      OPC_CheckChild0Integer, 0, 
/*133957*/      OPC_CheckChild0Type, MVT::i32,
/*133959*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*133960*/      OPC_CheckChild1Type, MVT::v4f32,
/*133962*/      OPC_RecordChild2, // #1 = $srcx
/*133963*/      OPC_MoveChild2,
/*133964*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*133967*/      OPC_CheckType, MVT::i32,
/*133969*/      OPC_MoveParent,
/*133970*/      OPC_RecordChild3, // #2 = $srcy
/*133971*/      OPC_MoveChild3,
/*133972*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*133975*/      OPC_CheckType, MVT::i32,
/*133977*/      OPC_MoveParent,
/*133978*/      OPC_RecordChild4, // #3 = $srcz
/*133979*/      OPC_MoveChild4,
/*133980*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*133983*/      OPC_CheckType, MVT::i32,
/*133985*/      OPC_MoveParent,
/*133986*/      OPC_RecordChild5, // #4 = $srcw
/*133987*/      OPC_MoveChild5,
/*133988*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*133991*/      OPC_CheckType, MVT::i32,
/*133993*/      OPC_MoveParent,
/*133994*/      OPC_RecordChild6, // #5 = $offsetx
/*133995*/      OPC_MoveChild6,
/*133996*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*133999*/      OPC_CheckType, MVT::i32,
/*134001*/      OPC_MoveParent,
/*134002*/      OPC_RecordChild7, // #6 = $offsety
/*134003*/      OPC_MoveChild7,
/*134004*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134007*/      OPC_CheckType, MVT::i32,
/*134009*/      OPC_MoveParent,
/*134010*/      OPC_MoveChild, 8,
/*134012*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134015*/      OPC_RecordNode, // #7 = $offsetz
/*134016*/      OPC_CheckType, MVT::i32,
/*134018*/      OPC_MoveParent,
/*134019*/      OPC_MoveChild, 9,
/*134021*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134024*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*134025*/      OPC_CheckType, MVT::i32,
/*134027*/      OPC_MoveParent,
/*134028*/      OPC_MoveChild, 10,
/*134030*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134033*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*134034*/      OPC_CheckType, MVT::i32,
/*134036*/      OPC_MoveParent,
/*134037*/      OPC_MoveChild, 11,
/*134039*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134042*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*134043*/      OPC_CheckType, MVT::i32,
/*134045*/      OPC_MoveParent,
/*134046*/      OPC_MoveChild, 12,
/*134048*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134051*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*134052*/      OPC_CheckType, MVT::i32,
/*134054*/      OPC_MoveParent,
/*134055*/      OPC_MoveChild, 13,
/*134057*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134060*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*134061*/      OPC_CheckType, MVT::i32,
/*134063*/      OPC_MoveParent,
/*134064*/      OPC_MoveChild, 14,
/*134066*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134069*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*134070*/      OPC_CheckType, MVT::i32,
/*134072*/      OPC_MoveParent,
/*134073*/      OPC_MoveChild, 15,
/*134075*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134078*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*134079*/      OPC_CheckType, MVT::i32,
/*134081*/      OPC_MoveParent,
/*134082*/      OPC_MoveChild, 16,
/*134084*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134087*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*134088*/      OPC_CheckType, MVT::i32,
/*134090*/      OPC_MoveParent,
/*134091*/      OPC_MoveChild, 17,
/*134093*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134096*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*134097*/      OPC_CheckType, MVT::i32,
/*134099*/      OPC_MoveParent,
/*134100*/      OPC_MoveChild, 18,
/*134102*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134105*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*134106*/      OPC_CheckType, MVT::i32,
/*134108*/      OPC_MoveParent,
/*134109*/      OPC_CheckType, MVT::v4f32,
/*134111*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*134113*/      OPC_EmitConvertToTarget, 1,
/*134115*/      OPC_EmitConvertToTarget, 2,
/*134117*/      OPC_EmitConvertToTarget, 3,
/*134119*/      OPC_EmitConvertToTarget, 4,
/*134121*/      OPC_EmitConvertToTarget, 5,
/*134123*/      OPC_EmitConvertToTarget, 6,
/*134125*/      OPC_EmitConvertToTarget, 7,
/*134127*/      OPC_EmitConvertToTarget, 8,
/*134129*/      OPC_EmitConvertToTarget, 9,
/*134131*/      OPC_EmitConvertToTarget, 10,
/*134133*/      OPC_EmitConvertToTarget, 11,
/*134135*/      OPC_EmitConvertToTarget, 12,
/*134137*/      OPC_EmitConvertToTarget, 13,
/*134139*/      OPC_EmitConvertToTarget, 14,
/*134141*/      OPC_EmitConvertToTarget, 15,
/*134143*/      OPC_EmitConvertToTarget, 16,
/*134145*/      OPC_EmitConvertToTarget, 17,
/*134147*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 0:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*134171*/    /*Scope*/ 88|128,1/*216*/, /*->134389*/
/*134173*/      OPC_CheckChild0Integer, 1, 
/*134175*/      OPC_CheckChild0Type, MVT::i32,
/*134177*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*134178*/      OPC_CheckChild1Type, MVT::v4f32,
/*134180*/      OPC_RecordChild2, // #1 = $srcx
/*134181*/      OPC_MoveChild2,
/*134182*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134185*/      OPC_CheckType, MVT::i32,
/*134187*/      OPC_MoveParent,
/*134188*/      OPC_RecordChild3, // #2 = $srcy
/*134189*/      OPC_MoveChild3,
/*134190*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134193*/      OPC_CheckType, MVT::i32,
/*134195*/      OPC_MoveParent,
/*134196*/      OPC_RecordChild4, // #3 = $srcz
/*134197*/      OPC_MoveChild4,
/*134198*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134201*/      OPC_CheckType, MVT::i32,
/*134203*/      OPC_MoveParent,
/*134204*/      OPC_RecordChild5, // #4 = $srcw
/*134205*/      OPC_MoveChild5,
/*134206*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134209*/      OPC_CheckType, MVT::i32,
/*134211*/      OPC_MoveParent,
/*134212*/      OPC_RecordChild6, // #5 = $offsetx
/*134213*/      OPC_MoveChild6,
/*134214*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134217*/      OPC_CheckType, MVT::i32,
/*134219*/      OPC_MoveParent,
/*134220*/      OPC_RecordChild7, // #6 = $offsety
/*134221*/      OPC_MoveChild7,
/*134222*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134225*/      OPC_CheckType, MVT::i32,
/*134227*/      OPC_MoveParent,
/*134228*/      OPC_MoveChild, 8,
/*134230*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134233*/      OPC_RecordNode, // #7 = $offsetz
/*134234*/      OPC_CheckType, MVT::i32,
/*134236*/      OPC_MoveParent,
/*134237*/      OPC_MoveChild, 9,
/*134239*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134242*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*134243*/      OPC_CheckType, MVT::i32,
/*134245*/      OPC_MoveParent,
/*134246*/      OPC_MoveChild, 10,
/*134248*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134251*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*134252*/      OPC_CheckType, MVT::i32,
/*134254*/      OPC_MoveParent,
/*134255*/      OPC_MoveChild, 11,
/*134257*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134260*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*134261*/      OPC_CheckType, MVT::i32,
/*134263*/      OPC_MoveParent,
/*134264*/      OPC_MoveChild, 12,
/*134266*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134269*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*134270*/      OPC_CheckType, MVT::i32,
/*134272*/      OPC_MoveParent,
/*134273*/      OPC_MoveChild, 13,
/*134275*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134278*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*134279*/      OPC_CheckType, MVT::i32,
/*134281*/      OPC_MoveParent,
/*134282*/      OPC_MoveChild, 14,
/*134284*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134287*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*134288*/      OPC_CheckType, MVT::i32,
/*134290*/      OPC_MoveParent,
/*134291*/      OPC_MoveChild, 15,
/*134293*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134296*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*134297*/      OPC_CheckType, MVT::i32,
/*134299*/      OPC_MoveParent,
/*134300*/      OPC_MoveChild, 16,
/*134302*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134305*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*134306*/      OPC_CheckType, MVT::i32,
/*134308*/      OPC_MoveParent,
/*134309*/      OPC_MoveChild, 17,
/*134311*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134314*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*134315*/      OPC_CheckType, MVT::i32,
/*134317*/      OPC_MoveParent,
/*134318*/      OPC_MoveChild, 18,
/*134320*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134323*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*134324*/      OPC_CheckType, MVT::i32,
/*134326*/      OPC_MoveParent,
/*134327*/      OPC_CheckType, MVT::v4f32,
/*134329*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*134331*/      OPC_EmitConvertToTarget, 1,
/*134333*/      OPC_EmitConvertToTarget, 2,
/*134335*/      OPC_EmitConvertToTarget, 3,
/*134337*/      OPC_EmitConvertToTarget, 4,
/*134339*/      OPC_EmitConvertToTarget, 5,
/*134341*/      OPC_EmitConvertToTarget, 6,
/*134343*/      OPC_EmitConvertToTarget, 7,
/*134345*/      OPC_EmitConvertToTarget, 8,
/*134347*/      OPC_EmitConvertToTarget, 9,
/*134349*/      OPC_EmitConvertToTarget, 10,
/*134351*/      OPC_EmitConvertToTarget, 11,
/*134353*/      OPC_EmitConvertToTarget, 12,
/*134355*/      OPC_EmitConvertToTarget, 13,
/*134357*/      OPC_EmitConvertToTarget, 14,
/*134359*/      OPC_EmitConvertToTarget, 15,
/*134361*/      OPC_EmitConvertToTarget, 16,
/*134363*/      OPC_EmitConvertToTarget, 17,
/*134365*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_C), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 1:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*134389*/    /*Scope*/ 88|128,1/*216*/, /*->134607*/
/*134391*/      OPC_CheckChild0Integer, 2, 
/*134393*/      OPC_CheckChild0Type, MVT::i32,
/*134395*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*134396*/      OPC_CheckChild1Type, MVT::v4f32,
/*134398*/      OPC_RecordChild2, // #1 = $srcx
/*134399*/      OPC_MoveChild2,
/*134400*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134403*/      OPC_CheckType, MVT::i32,
/*134405*/      OPC_MoveParent,
/*134406*/      OPC_RecordChild3, // #2 = $srcy
/*134407*/      OPC_MoveChild3,
/*134408*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134411*/      OPC_CheckType, MVT::i32,
/*134413*/      OPC_MoveParent,
/*134414*/      OPC_RecordChild4, // #3 = $srcz
/*134415*/      OPC_MoveChild4,
/*134416*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134419*/      OPC_CheckType, MVT::i32,
/*134421*/      OPC_MoveParent,
/*134422*/      OPC_RecordChild5, // #4 = $srcw
/*134423*/      OPC_MoveChild5,
/*134424*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134427*/      OPC_CheckType, MVT::i32,
/*134429*/      OPC_MoveParent,
/*134430*/      OPC_RecordChild6, // #5 = $offsetx
/*134431*/      OPC_MoveChild6,
/*134432*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134435*/      OPC_CheckType, MVT::i32,
/*134437*/      OPC_MoveParent,
/*134438*/      OPC_RecordChild7, // #6 = $offsety
/*134439*/      OPC_MoveChild7,
/*134440*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134443*/      OPC_CheckType, MVT::i32,
/*134445*/      OPC_MoveParent,
/*134446*/      OPC_MoveChild, 8,
/*134448*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134451*/      OPC_RecordNode, // #7 = $offsetz
/*134452*/      OPC_CheckType, MVT::i32,
/*134454*/      OPC_MoveParent,
/*134455*/      OPC_MoveChild, 9,
/*134457*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134460*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*134461*/      OPC_CheckType, MVT::i32,
/*134463*/      OPC_MoveParent,
/*134464*/      OPC_MoveChild, 10,
/*134466*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134469*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*134470*/      OPC_CheckType, MVT::i32,
/*134472*/      OPC_MoveParent,
/*134473*/      OPC_MoveChild, 11,
/*134475*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134478*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*134479*/      OPC_CheckType, MVT::i32,
/*134481*/      OPC_MoveParent,
/*134482*/      OPC_MoveChild, 12,
/*134484*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134487*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*134488*/      OPC_CheckType, MVT::i32,
/*134490*/      OPC_MoveParent,
/*134491*/      OPC_MoveChild, 13,
/*134493*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134496*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*134497*/      OPC_CheckType, MVT::i32,
/*134499*/      OPC_MoveParent,
/*134500*/      OPC_MoveChild, 14,
/*134502*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134505*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*134506*/      OPC_CheckType, MVT::i32,
/*134508*/      OPC_MoveParent,
/*134509*/      OPC_MoveChild, 15,
/*134511*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134514*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*134515*/      OPC_CheckType, MVT::i32,
/*134517*/      OPC_MoveParent,
/*134518*/      OPC_MoveChild, 16,
/*134520*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134523*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*134524*/      OPC_CheckType, MVT::i32,
/*134526*/      OPC_MoveParent,
/*134527*/      OPC_MoveChild, 17,
/*134529*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134532*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*134533*/      OPC_CheckType, MVT::i32,
/*134535*/      OPC_MoveParent,
/*134536*/      OPC_MoveChild, 18,
/*134538*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134541*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*134542*/      OPC_CheckType, MVT::i32,
/*134544*/      OPC_MoveParent,
/*134545*/      OPC_CheckType, MVT::v4f32,
/*134547*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*134549*/      OPC_EmitConvertToTarget, 1,
/*134551*/      OPC_EmitConvertToTarget, 2,
/*134553*/      OPC_EmitConvertToTarget, 3,
/*134555*/      OPC_EmitConvertToTarget, 4,
/*134557*/      OPC_EmitConvertToTarget, 5,
/*134559*/      OPC_EmitConvertToTarget, 6,
/*134561*/      OPC_EmitConvertToTarget, 7,
/*134563*/      OPC_EmitConvertToTarget, 8,
/*134565*/      OPC_EmitConvertToTarget, 9,
/*134567*/      OPC_EmitConvertToTarget, 10,
/*134569*/      OPC_EmitConvertToTarget, 11,
/*134571*/      OPC_EmitConvertToTarget, 12,
/*134573*/      OPC_EmitConvertToTarget, 13,
/*134575*/      OPC_EmitConvertToTarget, 14,
/*134577*/      OPC_EmitConvertToTarget, 15,
/*134579*/      OPC_EmitConvertToTarget, 16,
/*134581*/      OPC_EmitConvertToTarget, 17,
/*134583*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_L), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 2:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*134607*/    /*Scope*/ 88|128,1/*216*/, /*->134825*/
/*134609*/      OPC_CheckChild0Integer, 3, 
/*134611*/      OPC_CheckChild0Type, MVT::i32,
/*134613*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*134614*/      OPC_CheckChild1Type, MVT::v4f32,
/*134616*/      OPC_RecordChild2, // #1 = $srcx
/*134617*/      OPC_MoveChild2,
/*134618*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134621*/      OPC_CheckType, MVT::i32,
/*134623*/      OPC_MoveParent,
/*134624*/      OPC_RecordChild3, // #2 = $srcy
/*134625*/      OPC_MoveChild3,
/*134626*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134629*/      OPC_CheckType, MVT::i32,
/*134631*/      OPC_MoveParent,
/*134632*/      OPC_RecordChild4, // #3 = $srcz
/*134633*/      OPC_MoveChild4,
/*134634*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134637*/      OPC_CheckType, MVT::i32,
/*134639*/      OPC_MoveParent,
/*134640*/      OPC_RecordChild5, // #4 = $srcw
/*134641*/      OPC_MoveChild5,
/*134642*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134645*/      OPC_CheckType, MVT::i32,
/*134647*/      OPC_MoveParent,
/*134648*/      OPC_RecordChild6, // #5 = $offsetx
/*134649*/      OPC_MoveChild6,
/*134650*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134653*/      OPC_CheckType, MVT::i32,
/*134655*/      OPC_MoveParent,
/*134656*/      OPC_RecordChild7, // #6 = $offsety
/*134657*/      OPC_MoveChild7,
/*134658*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134661*/      OPC_CheckType, MVT::i32,
/*134663*/      OPC_MoveParent,
/*134664*/      OPC_MoveChild, 8,
/*134666*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134669*/      OPC_RecordNode, // #7 = $offsetz
/*134670*/      OPC_CheckType, MVT::i32,
/*134672*/      OPC_MoveParent,
/*134673*/      OPC_MoveChild, 9,
/*134675*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134678*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*134679*/      OPC_CheckType, MVT::i32,
/*134681*/      OPC_MoveParent,
/*134682*/      OPC_MoveChild, 10,
/*134684*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134687*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*134688*/      OPC_CheckType, MVT::i32,
/*134690*/      OPC_MoveParent,
/*134691*/      OPC_MoveChild, 11,
/*134693*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134696*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*134697*/      OPC_CheckType, MVT::i32,
/*134699*/      OPC_MoveParent,
/*134700*/      OPC_MoveChild, 12,
/*134702*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134705*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*134706*/      OPC_CheckType, MVT::i32,
/*134708*/      OPC_MoveParent,
/*134709*/      OPC_MoveChild, 13,
/*134711*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134714*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*134715*/      OPC_CheckType, MVT::i32,
/*134717*/      OPC_MoveParent,
/*134718*/      OPC_MoveChild, 14,
/*134720*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134723*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*134724*/      OPC_CheckType, MVT::i32,
/*134726*/      OPC_MoveParent,
/*134727*/      OPC_MoveChild, 15,
/*134729*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134732*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*134733*/      OPC_CheckType, MVT::i32,
/*134735*/      OPC_MoveParent,
/*134736*/      OPC_MoveChild, 16,
/*134738*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134741*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*134742*/      OPC_CheckType, MVT::i32,
/*134744*/      OPC_MoveParent,
/*134745*/      OPC_MoveChild, 17,
/*134747*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134750*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*134751*/      OPC_CheckType, MVT::i32,
/*134753*/      OPC_MoveParent,
/*134754*/      OPC_MoveChild, 18,
/*134756*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134759*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*134760*/      OPC_CheckType, MVT::i32,
/*134762*/      OPC_MoveParent,
/*134763*/      OPC_CheckType, MVT::v4f32,
/*134765*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*134767*/      OPC_EmitConvertToTarget, 1,
/*134769*/      OPC_EmitConvertToTarget, 2,
/*134771*/      OPC_EmitConvertToTarget, 3,
/*134773*/      OPC_EmitConvertToTarget, 4,
/*134775*/      OPC_EmitConvertToTarget, 5,
/*134777*/      OPC_EmitConvertToTarget, 6,
/*134779*/      OPC_EmitConvertToTarget, 7,
/*134781*/      OPC_EmitConvertToTarget, 8,
/*134783*/      OPC_EmitConvertToTarget, 9,
/*134785*/      OPC_EmitConvertToTarget, 10,
/*134787*/      OPC_EmitConvertToTarget, 11,
/*134789*/      OPC_EmitConvertToTarget, 12,
/*134791*/      OPC_EmitConvertToTarget, 13,
/*134793*/      OPC_EmitConvertToTarget, 14,
/*134795*/      OPC_EmitConvertToTarget, 15,
/*134797*/      OPC_EmitConvertToTarget, 16,
/*134799*/      OPC_EmitConvertToTarget, 17,
/*134801*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_L), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 3:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*134825*/    /*Scope*/ 88|128,1/*216*/, /*->135043*/
/*134827*/      OPC_CheckChild0Integer, 4, 
/*134829*/      OPC_CheckChild0Type, MVT::i32,
/*134831*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*134832*/      OPC_CheckChild1Type, MVT::v4f32,
/*134834*/      OPC_RecordChild2, // #1 = $srcx
/*134835*/      OPC_MoveChild2,
/*134836*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134839*/      OPC_CheckType, MVT::i32,
/*134841*/      OPC_MoveParent,
/*134842*/      OPC_RecordChild3, // #2 = $srcy
/*134843*/      OPC_MoveChild3,
/*134844*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134847*/      OPC_CheckType, MVT::i32,
/*134849*/      OPC_MoveParent,
/*134850*/      OPC_RecordChild4, // #3 = $srcz
/*134851*/      OPC_MoveChild4,
/*134852*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134855*/      OPC_CheckType, MVT::i32,
/*134857*/      OPC_MoveParent,
/*134858*/      OPC_RecordChild5, // #4 = $srcw
/*134859*/      OPC_MoveChild5,
/*134860*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134863*/      OPC_CheckType, MVT::i32,
/*134865*/      OPC_MoveParent,
/*134866*/      OPC_RecordChild6, // #5 = $offsetx
/*134867*/      OPC_MoveChild6,
/*134868*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134871*/      OPC_CheckType, MVT::i32,
/*134873*/      OPC_MoveParent,
/*134874*/      OPC_RecordChild7, // #6 = $offsety
/*134875*/      OPC_MoveChild7,
/*134876*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134879*/      OPC_CheckType, MVT::i32,
/*134881*/      OPC_MoveParent,
/*134882*/      OPC_MoveChild, 8,
/*134884*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134887*/      OPC_RecordNode, // #7 = $offsetz
/*134888*/      OPC_CheckType, MVT::i32,
/*134890*/      OPC_MoveParent,
/*134891*/      OPC_MoveChild, 9,
/*134893*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134896*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*134897*/      OPC_CheckType, MVT::i32,
/*134899*/      OPC_MoveParent,
/*134900*/      OPC_MoveChild, 10,
/*134902*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134905*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*134906*/      OPC_CheckType, MVT::i32,
/*134908*/      OPC_MoveParent,
/*134909*/      OPC_MoveChild, 11,
/*134911*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134914*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*134915*/      OPC_CheckType, MVT::i32,
/*134917*/      OPC_MoveParent,
/*134918*/      OPC_MoveChild, 12,
/*134920*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134923*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*134924*/      OPC_CheckType, MVT::i32,
/*134926*/      OPC_MoveParent,
/*134927*/      OPC_MoveChild, 13,
/*134929*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134932*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*134933*/      OPC_CheckType, MVT::i32,
/*134935*/      OPC_MoveParent,
/*134936*/      OPC_MoveChild, 14,
/*134938*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134941*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*134942*/      OPC_CheckType, MVT::i32,
/*134944*/      OPC_MoveParent,
/*134945*/      OPC_MoveChild, 15,
/*134947*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134950*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*134951*/      OPC_CheckType, MVT::i32,
/*134953*/      OPC_MoveParent,
/*134954*/      OPC_MoveChild, 16,
/*134956*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134959*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*134960*/      OPC_CheckType, MVT::i32,
/*134962*/      OPC_MoveParent,
/*134963*/      OPC_MoveChild, 17,
/*134965*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134968*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*134969*/      OPC_CheckType, MVT::i32,
/*134971*/      OPC_MoveParent,
/*134972*/      OPC_MoveChild, 18,
/*134974*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*134977*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*134978*/      OPC_CheckType, MVT::i32,
/*134980*/      OPC_MoveParent,
/*134981*/      OPC_CheckType, MVT::v4f32,
/*134983*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*134985*/      OPC_EmitConvertToTarget, 1,
/*134987*/      OPC_EmitConvertToTarget, 2,
/*134989*/      OPC_EmitConvertToTarget, 3,
/*134991*/      OPC_EmitConvertToTarget, 4,
/*134993*/      OPC_EmitConvertToTarget, 5,
/*134995*/      OPC_EmitConvertToTarget, 6,
/*134997*/      OPC_EmitConvertToTarget, 7,
/*134999*/      OPC_EmitConvertToTarget, 8,
/*135001*/      OPC_EmitConvertToTarget, 9,
/*135003*/      OPC_EmitConvertToTarget, 10,
/*135005*/      OPC_EmitConvertToTarget, 11,
/*135007*/      OPC_EmitConvertToTarget, 12,
/*135009*/      OPC_EmitConvertToTarget, 13,
/*135011*/      OPC_EmitConvertToTarget, 14,
/*135013*/      OPC_EmitConvertToTarget, 15,
/*135015*/      OPC_EmitConvertToTarget, 16,
/*135017*/      OPC_EmitConvertToTarget, 17,
/*135019*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_LB), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 4:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*135043*/    /*Scope*/ 88|128,1/*216*/, /*->135261*/
/*135045*/      OPC_CheckChild0Integer, 5, 
/*135047*/      OPC_CheckChild0Type, MVT::i32,
/*135049*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*135050*/      OPC_CheckChild1Type, MVT::v4f32,
/*135052*/      OPC_RecordChild2, // #1 = $srcx
/*135053*/      OPC_MoveChild2,
/*135054*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135057*/      OPC_CheckType, MVT::i32,
/*135059*/      OPC_MoveParent,
/*135060*/      OPC_RecordChild3, // #2 = $srcy
/*135061*/      OPC_MoveChild3,
/*135062*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135065*/      OPC_CheckType, MVT::i32,
/*135067*/      OPC_MoveParent,
/*135068*/      OPC_RecordChild4, // #3 = $srcz
/*135069*/      OPC_MoveChild4,
/*135070*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135073*/      OPC_CheckType, MVT::i32,
/*135075*/      OPC_MoveParent,
/*135076*/      OPC_RecordChild5, // #4 = $srcw
/*135077*/      OPC_MoveChild5,
/*135078*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135081*/      OPC_CheckType, MVT::i32,
/*135083*/      OPC_MoveParent,
/*135084*/      OPC_RecordChild6, // #5 = $offsetx
/*135085*/      OPC_MoveChild6,
/*135086*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135089*/      OPC_CheckType, MVT::i32,
/*135091*/      OPC_MoveParent,
/*135092*/      OPC_RecordChild7, // #6 = $offsety
/*135093*/      OPC_MoveChild7,
/*135094*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135097*/      OPC_CheckType, MVT::i32,
/*135099*/      OPC_MoveParent,
/*135100*/      OPC_MoveChild, 8,
/*135102*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135105*/      OPC_RecordNode, // #7 = $offsetz
/*135106*/      OPC_CheckType, MVT::i32,
/*135108*/      OPC_MoveParent,
/*135109*/      OPC_MoveChild, 9,
/*135111*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135114*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*135115*/      OPC_CheckType, MVT::i32,
/*135117*/      OPC_MoveParent,
/*135118*/      OPC_MoveChild, 10,
/*135120*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135123*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*135124*/      OPC_CheckType, MVT::i32,
/*135126*/      OPC_MoveParent,
/*135127*/      OPC_MoveChild, 11,
/*135129*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135132*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*135133*/      OPC_CheckType, MVT::i32,
/*135135*/      OPC_MoveParent,
/*135136*/      OPC_MoveChild, 12,
/*135138*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135141*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*135142*/      OPC_CheckType, MVT::i32,
/*135144*/      OPC_MoveParent,
/*135145*/      OPC_MoveChild, 13,
/*135147*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135150*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*135151*/      OPC_CheckType, MVT::i32,
/*135153*/      OPC_MoveParent,
/*135154*/      OPC_MoveChild, 14,
/*135156*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135159*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*135160*/      OPC_CheckType, MVT::i32,
/*135162*/      OPC_MoveParent,
/*135163*/      OPC_MoveChild, 15,
/*135165*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135168*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*135169*/      OPC_CheckType, MVT::i32,
/*135171*/      OPC_MoveParent,
/*135172*/      OPC_MoveChild, 16,
/*135174*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135177*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*135178*/      OPC_CheckType, MVT::i32,
/*135180*/      OPC_MoveParent,
/*135181*/      OPC_MoveChild, 17,
/*135183*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135186*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*135187*/      OPC_CheckType, MVT::i32,
/*135189*/      OPC_MoveParent,
/*135190*/      OPC_MoveChild, 18,
/*135192*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135195*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*135196*/      OPC_CheckType, MVT::i32,
/*135198*/      OPC_MoveParent,
/*135199*/      OPC_CheckType, MVT::v4f32,
/*135201*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*135203*/      OPC_EmitConvertToTarget, 1,
/*135205*/      OPC_EmitConvertToTarget, 2,
/*135207*/      OPC_EmitConvertToTarget, 3,
/*135209*/      OPC_EmitConvertToTarget, 4,
/*135211*/      OPC_EmitConvertToTarget, 5,
/*135213*/      OPC_EmitConvertToTarget, 6,
/*135215*/      OPC_EmitConvertToTarget, 7,
/*135217*/      OPC_EmitConvertToTarget, 8,
/*135219*/      OPC_EmitConvertToTarget, 9,
/*135221*/      OPC_EmitConvertToTarget, 10,
/*135223*/      OPC_EmitConvertToTarget, 11,
/*135225*/      OPC_EmitConvertToTarget, 12,
/*135227*/      OPC_EmitConvertToTarget, 13,
/*135229*/      OPC_EmitConvertToTarget, 14,
/*135231*/      OPC_EmitConvertToTarget, 15,
/*135233*/      OPC_EmitConvertToTarget, 16,
/*135235*/      OPC_EmitConvertToTarget, 17,
/*135237*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_LB), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 5:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*135261*/    /*Scope*/ 88|128,1/*216*/, /*->135479*/
/*135263*/      OPC_CheckChild0Integer, 6, 
/*135265*/      OPC_CheckChild0Type, MVT::i32,
/*135267*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*135268*/      OPC_CheckChild1Type, MVT::v4i32,
/*135270*/      OPC_RecordChild2, // #1 = $srcx
/*135271*/      OPC_MoveChild2,
/*135272*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135275*/      OPC_CheckType, MVT::i32,
/*135277*/      OPC_MoveParent,
/*135278*/      OPC_RecordChild3, // #2 = $srcy
/*135279*/      OPC_MoveChild3,
/*135280*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135283*/      OPC_CheckType, MVT::i32,
/*135285*/      OPC_MoveParent,
/*135286*/      OPC_RecordChild4, // #3 = $srcz
/*135287*/      OPC_MoveChild4,
/*135288*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135291*/      OPC_CheckType, MVT::i32,
/*135293*/      OPC_MoveParent,
/*135294*/      OPC_RecordChild5, // #4 = $srcw
/*135295*/      OPC_MoveChild5,
/*135296*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135299*/      OPC_CheckType, MVT::i32,
/*135301*/      OPC_MoveParent,
/*135302*/      OPC_RecordChild6, // #5 = $offsetx
/*135303*/      OPC_MoveChild6,
/*135304*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135307*/      OPC_CheckType, MVT::i32,
/*135309*/      OPC_MoveParent,
/*135310*/      OPC_RecordChild7, // #6 = $offsety
/*135311*/      OPC_MoveChild7,
/*135312*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135315*/      OPC_CheckType, MVT::i32,
/*135317*/      OPC_MoveParent,
/*135318*/      OPC_MoveChild, 8,
/*135320*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135323*/      OPC_RecordNode, // #7 = $offsetz
/*135324*/      OPC_CheckType, MVT::i32,
/*135326*/      OPC_MoveParent,
/*135327*/      OPC_MoveChild, 9,
/*135329*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135332*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*135333*/      OPC_CheckType, MVT::i32,
/*135335*/      OPC_MoveParent,
/*135336*/      OPC_MoveChild, 10,
/*135338*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135341*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*135342*/      OPC_CheckType, MVT::i32,
/*135344*/      OPC_MoveParent,
/*135345*/      OPC_MoveChild, 11,
/*135347*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135350*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*135351*/      OPC_CheckType, MVT::i32,
/*135353*/      OPC_MoveParent,
/*135354*/      OPC_MoveChild, 12,
/*135356*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135359*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*135360*/      OPC_CheckType, MVT::i32,
/*135362*/      OPC_MoveParent,
/*135363*/      OPC_MoveChild, 13,
/*135365*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135368*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*135369*/      OPC_CheckType, MVT::i32,
/*135371*/      OPC_MoveParent,
/*135372*/      OPC_MoveChild, 14,
/*135374*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135377*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*135378*/      OPC_CheckType, MVT::i32,
/*135380*/      OPC_MoveParent,
/*135381*/      OPC_MoveChild, 15,
/*135383*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135386*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*135387*/      OPC_CheckType, MVT::i32,
/*135389*/      OPC_MoveParent,
/*135390*/      OPC_MoveChild, 16,
/*135392*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135395*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*135396*/      OPC_CheckType, MVT::i32,
/*135398*/      OPC_MoveParent,
/*135399*/      OPC_MoveChild, 17,
/*135401*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135404*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*135405*/      OPC_CheckType, MVT::i32,
/*135407*/      OPC_MoveParent,
/*135408*/      OPC_MoveChild, 18,
/*135410*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135413*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*135414*/      OPC_CheckType, MVT::i32,
/*135416*/      OPC_MoveParent,
/*135417*/      OPC_CheckType, MVT::v4f32,
/*135419*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*135421*/      OPC_EmitConvertToTarget, 1,
/*135423*/      OPC_EmitConvertToTarget, 2,
/*135425*/      OPC_EmitConvertToTarget, 3,
/*135427*/      OPC_EmitConvertToTarget, 4,
/*135429*/      OPC_EmitConvertToTarget, 5,
/*135431*/      OPC_EmitConvertToTarget, 6,
/*135433*/      OPC_EmitConvertToTarget, 7,
/*135435*/      OPC_EmitConvertToTarget, 8,
/*135437*/      OPC_EmitConvertToTarget, 9,
/*135439*/      OPC_EmitConvertToTarget, 10,
/*135441*/      OPC_EmitConvertToTarget, 11,
/*135443*/      OPC_EmitConvertToTarget, 12,
/*135445*/      OPC_EmitConvertToTarget, 13,
/*135447*/      OPC_EmitConvertToTarget, 14,
/*135449*/      OPC_EmitConvertToTarget, 15,
/*135451*/      OPC_EmitConvertToTarget, 16,
/*135453*/      OPC_EmitConvertToTarget, 17,
/*135455*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_LD), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 6:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LD:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*135479*/    /*Scope*/ 88|128,1/*216*/, /*->135697*/
/*135481*/      OPC_CheckChild0Integer, 7, 
/*135483*/      OPC_CheckChild0Type, MVT::i32,
/*135485*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*135486*/      OPC_CheckChild1Type, MVT::v4i32,
/*135488*/      OPC_RecordChild2, // #1 = $srcx
/*135489*/      OPC_MoveChild2,
/*135490*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135493*/      OPC_CheckType, MVT::i32,
/*135495*/      OPC_MoveParent,
/*135496*/      OPC_RecordChild3, // #2 = $srcy
/*135497*/      OPC_MoveChild3,
/*135498*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135501*/      OPC_CheckType, MVT::i32,
/*135503*/      OPC_MoveParent,
/*135504*/      OPC_RecordChild4, // #3 = $srcz
/*135505*/      OPC_MoveChild4,
/*135506*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135509*/      OPC_CheckType, MVT::i32,
/*135511*/      OPC_MoveParent,
/*135512*/      OPC_RecordChild5, // #4 = $srcw
/*135513*/      OPC_MoveChild5,
/*135514*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135517*/      OPC_CheckType, MVT::i32,
/*135519*/      OPC_MoveParent,
/*135520*/      OPC_RecordChild6, // #5 = $offsetx
/*135521*/      OPC_MoveChild6,
/*135522*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135525*/      OPC_CheckType, MVT::i32,
/*135527*/      OPC_MoveParent,
/*135528*/      OPC_RecordChild7, // #6 = $offsety
/*135529*/      OPC_MoveChild7,
/*135530*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135533*/      OPC_CheckType, MVT::i32,
/*135535*/      OPC_MoveParent,
/*135536*/      OPC_MoveChild, 8,
/*135538*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135541*/      OPC_RecordNode, // #7 = $offsetz
/*135542*/      OPC_CheckType, MVT::i32,
/*135544*/      OPC_MoveParent,
/*135545*/      OPC_MoveChild, 9,
/*135547*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135550*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*135551*/      OPC_CheckType, MVT::i32,
/*135553*/      OPC_MoveParent,
/*135554*/      OPC_MoveChild, 10,
/*135556*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135559*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*135560*/      OPC_CheckType, MVT::i32,
/*135562*/      OPC_MoveParent,
/*135563*/      OPC_MoveChild, 11,
/*135565*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135568*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*135569*/      OPC_CheckType, MVT::i32,
/*135571*/      OPC_MoveParent,
/*135572*/      OPC_MoveChild, 12,
/*135574*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135577*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*135578*/      OPC_CheckType, MVT::i32,
/*135580*/      OPC_MoveParent,
/*135581*/      OPC_MoveChild, 13,
/*135583*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135586*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*135587*/      OPC_CheckType, MVT::i32,
/*135589*/      OPC_MoveParent,
/*135590*/      OPC_MoveChild, 14,
/*135592*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135595*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*135596*/      OPC_CheckType, MVT::i32,
/*135598*/      OPC_MoveParent,
/*135599*/      OPC_MoveChild, 15,
/*135601*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135604*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*135605*/      OPC_CheckType, MVT::i32,
/*135607*/      OPC_MoveParent,
/*135608*/      OPC_MoveChild, 16,
/*135610*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135613*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*135614*/      OPC_CheckType, MVT::i32,
/*135616*/      OPC_MoveParent,
/*135617*/      OPC_MoveChild, 17,
/*135619*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135622*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*135623*/      OPC_CheckType, MVT::i32,
/*135625*/      OPC_MoveParent,
/*135626*/      OPC_MoveChild, 18,
/*135628*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135631*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*135632*/      OPC_CheckType, MVT::i32,
/*135634*/      OPC_MoveParent,
/*135635*/      OPC_CheckType, MVT::v4f32,
/*135637*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*135639*/      OPC_EmitConvertToTarget, 1,
/*135641*/      OPC_EmitConvertToTarget, 2,
/*135643*/      OPC_EmitConvertToTarget, 3,
/*135645*/      OPC_EmitConvertToTarget, 4,
/*135647*/      OPC_EmitConvertToTarget, 5,
/*135649*/      OPC_EmitConvertToTarget, 6,
/*135651*/      OPC_EmitConvertToTarget, 7,
/*135653*/      OPC_EmitConvertToTarget, 8,
/*135655*/      OPC_EmitConvertToTarget, 9,
/*135657*/      OPC_EmitConvertToTarget, 10,
/*135659*/      OPC_EmitConvertToTarget, 11,
/*135661*/      OPC_EmitConvertToTarget, 12,
/*135663*/      OPC_EmitConvertToTarget, 13,
/*135665*/      OPC_EmitConvertToTarget, 14,
/*135667*/      OPC_EmitConvertToTarget, 15,
/*135669*/      OPC_EmitConvertToTarget, 16,
/*135671*/      OPC_EmitConvertToTarget, 17,
/*135673*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_GET_TEXTURE_RESINFO), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 7:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_TEXTURE_RESINFO:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*135697*/    /*Scope*/ 88|128,1/*216*/, /*->135915*/
/*135699*/      OPC_CheckChild0Integer, 8, 
/*135701*/      OPC_CheckChild0Type, MVT::i32,
/*135703*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*135704*/      OPC_CheckChild1Type, MVT::v4f32,
/*135706*/      OPC_RecordChild2, // #1 = $srcx
/*135707*/      OPC_MoveChild2,
/*135708*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135711*/      OPC_CheckType, MVT::i32,
/*135713*/      OPC_MoveParent,
/*135714*/      OPC_RecordChild3, // #2 = $srcy
/*135715*/      OPC_MoveChild3,
/*135716*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135719*/      OPC_CheckType, MVT::i32,
/*135721*/      OPC_MoveParent,
/*135722*/      OPC_RecordChild4, // #3 = $srcz
/*135723*/      OPC_MoveChild4,
/*135724*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135727*/      OPC_CheckType, MVT::i32,
/*135729*/      OPC_MoveParent,
/*135730*/      OPC_RecordChild5, // #4 = $srcw
/*135731*/      OPC_MoveChild5,
/*135732*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135735*/      OPC_CheckType, MVT::i32,
/*135737*/      OPC_MoveParent,
/*135738*/      OPC_RecordChild6, // #5 = $offsetx
/*135739*/      OPC_MoveChild6,
/*135740*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135743*/      OPC_CheckType, MVT::i32,
/*135745*/      OPC_MoveParent,
/*135746*/      OPC_RecordChild7, // #6 = $offsety
/*135747*/      OPC_MoveChild7,
/*135748*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135751*/      OPC_CheckType, MVT::i32,
/*135753*/      OPC_MoveParent,
/*135754*/      OPC_MoveChild, 8,
/*135756*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135759*/      OPC_RecordNode, // #7 = $offsetz
/*135760*/      OPC_CheckType, MVT::i32,
/*135762*/      OPC_MoveParent,
/*135763*/      OPC_MoveChild, 9,
/*135765*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135768*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*135769*/      OPC_CheckType, MVT::i32,
/*135771*/      OPC_MoveParent,
/*135772*/      OPC_MoveChild, 10,
/*135774*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135777*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*135778*/      OPC_CheckType, MVT::i32,
/*135780*/      OPC_MoveParent,
/*135781*/      OPC_MoveChild, 11,
/*135783*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135786*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*135787*/      OPC_CheckType, MVT::i32,
/*135789*/      OPC_MoveParent,
/*135790*/      OPC_MoveChild, 12,
/*135792*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135795*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*135796*/      OPC_CheckType, MVT::i32,
/*135798*/      OPC_MoveParent,
/*135799*/      OPC_MoveChild, 13,
/*135801*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135804*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*135805*/      OPC_CheckType, MVT::i32,
/*135807*/      OPC_MoveParent,
/*135808*/      OPC_MoveChild, 14,
/*135810*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135813*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*135814*/      OPC_CheckType, MVT::i32,
/*135816*/      OPC_MoveParent,
/*135817*/      OPC_MoveChild, 15,
/*135819*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135822*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*135823*/      OPC_CheckType, MVT::i32,
/*135825*/      OPC_MoveParent,
/*135826*/      OPC_MoveChild, 16,
/*135828*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135831*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*135832*/      OPC_CheckType, MVT::i32,
/*135834*/      OPC_MoveParent,
/*135835*/      OPC_MoveChild, 17,
/*135837*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135840*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*135841*/      OPC_CheckType, MVT::i32,
/*135843*/      OPC_MoveParent,
/*135844*/      OPC_MoveChild, 18,
/*135846*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135849*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*135850*/      OPC_CheckType, MVT::i32,
/*135852*/      OPC_MoveParent,
/*135853*/      OPC_CheckType, MVT::v4f32,
/*135855*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*135857*/      OPC_EmitConvertToTarget, 1,
/*135859*/      OPC_EmitConvertToTarget, 2,
/*135861*/      OPC_EmitConvertToTarget, 3,
/*135863*/      OPC_EmitConvertToTarget, 4,
/*135865*/      OPC_EmitConvertToTarget, 5,
/*135867*/      OPC_EmitConvertToTarget, 6,
/*135869*/      OPC_EmitConvertToTarget, 7,
/*135871*/      OPC_EmitConvertToTarget, 8,
/*135873*/      OPC_EmitConvertToTarget, 9,
/*135875*/      OPC_EmitConvertToTarget, 10,
/*135877*/      OPC_EmitConvertToTarget, 11,
/*135879*/      OPC_EmitConvertToTarget, 12,
/*135881*/      OPC_EmitConvertToTarget, 13,
/*135883*/      OPC_EmitConvertToTarget, 14,
/*135885*/      OPC_EmitConvertToTarget, 15,
/*135887*/      OPC_EmitConvertToTarget, 16,
/*135889*/      OPC_EmitConvertToTarget, 17,
/*135891*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_H), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 8:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_H:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*135915*/    /*Scope*/ 88|128,1/*216*/, /*->136133*/
/*135917*/      OPC_CheckChild0Integer, 9, 
/*135919*/      OPC_CheckChild0Type, MVT::i32,
/*135921*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*135922*/      OPC_CheckChild1Type, MVT::v4f32,
/*135924*/      OPC_RecordChild2, // #1 = $srcx
/*135925*/      OPC_MoveChild2,
/*135926*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135929*/      OPC_CheckType, MVT::i32,
/*135931*/      OPC_MoveParent,
/*135932*/      OPC_RecordChild3, // #2 = $srcy
/*135933*/      OPC_MoveChild3,
/*135934*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135937*/      OPC_CheckType, MVT::i32,
/*135939*/      OPC_MoveParent,
/*135940*/      OPC_RecordChild4, // #3 = $srcz
/*135941*/      OPC_MoveChild4,
/*135942*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135945*/      OPC_CheckType, MVT::i32,
/*135947*/      OPC_MoveParent,
/*135948*/      OPC_RecordChild5, // #4 = $srcw
/*135949*/      OPC_MoveChild5,
/*135950*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135953*/      OPC_CheckType, MVT::i32,
/*135955*/      OPC_MoveParent,
/*135956*/      OPC_RecordChild6, // #5 = $offsetx
/*135957*/      OPC_MoveChild6,
/*135958*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135961*/      OPC_CheckType, MVT::i32,
/*135963*/      OPC_MoveParent,
/*135964*/      OPC_RecordChild7, // #6 = $offsety
/*135965*/      OPC_MoveChild7,
/*135966*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135969*/      OPC_CheckType, MVT::i32,
/*135971*/      OPC_MoveParent,
/*135972*/      OPC_MoveChild, 8,
/*135974*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135977*/      OPC_RecordNode, // #7 = $offsetz
/*135978*/      OPC_CheckType, MVT::i32,
/*135980*/      OPC_MoveParent,
/*135981*/      OPC_MoveChild, 9,
/*135983*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135986*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*135987*/      OPC_CheckType, MVT::i32,
/*135989*/      OPC_MoveParent,
/*135990*/      OPC_MoveChild, 10,
/*135992*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*135995*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*135996*/      OPC_CheckType, MVT::i32,
/*135998*/      OPC_MoveParent,
/*135999*/      OPC_MoveChild, 11,
/*136001*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*136004*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*136005*/      OPC_CheckType, MVT::i32,
/*136007*/      OPC_MoveParent,
/*136008*/      OPC_MoveChild, 12,
/*136010*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*136013*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*136014*/      OPC_CheckType, MVT::i32,
/*136016*/      OPC_MoveParent,
/*136017*/      OPC_MoveChild, 13,
/*136019*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*136022*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*136023*/      OPC_CheckType, MVT::i32,
/*136025*/      OPC_MoveParent,
/*136026*/      OPC_MoveChild, 14,
/*136028*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*136031*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*136032*/      OPC_CheckType, MVT::i32,
/*136034*/      OPC_MoveParent,
/*136035*/      OPC_MoveChild, 15,
/*136037*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*136040*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*136041*/      OPC_CheckType, MVT::i32,
/*136043*/      OPC_MoveParent,
/*136044*/      OPC_MoveChild, 16,
/*136046*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*136049*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*136050*/      OPC_CheckType, MVT::i32,
/*136052*/      OPC_MoveParent,
/*136053*/      OPC_MoveChild, 17,
/*136055*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*136058*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*136059*/      OPC_CheckType, MVT::i32,
/*136061*/      OPC_MoveParent,
/*136062*/      OPC_MoveChild, 18,
/*136064*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*136067*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*136068*/      OPC_CheckType, MVT::i32,
/*136070*/      OPC_MoveParent,
/*136071*/      OPC_CheckType, MVT::v4f32,
/*136073*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*136075*/      OPC_EmitConvertToTarget, 1,
/*136077*/      OPC_EmitConvertToTarget, 2,
/*136079*/      OPC_EmitConvertToTarget, 3,
/*136081*/      OPC_EmitConvertToTarget, 4,
/*136083*/      OPC_EmitConvertToTarget, 5,
/*136085*/      OPC_EmitConvertToTarget, 6,
/*136087*/      OPC_EmitConvertToTarget, 7,
/*136089*/      OPC_EmitConvertToTarget, 8,
/*136091*/      OPC_EmitConvertToTarget, 9,
/*136093*/      OPC_EmitConvertToTarget, 10,
/*136095*/      OPC_EmitConvertToTarget, 11,
/*136097*/      OPC_EmitConvertToTarget, 12,
/*136099*/      OPC_EmitConvertToTarget, 13,
/*136101*/      OPC_EmitConvertToTarget, 14,
/*136103*/      OPC_EmitConvertToTarget, 15,
/*136105*/      OPC_EmitConvertToTarget, 16,
/*136107*/      OPC_EmitConvertToTarget, 17,
/*136109*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_V), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 9:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_V:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*136133*/    /*Scope*/ 88|128,1/*216*/, /*->136351*/
/*136135*/      OPC_CheckChild0Integer, 10, 
/*136137*/      OPC_CheckChild0Type, MVT::i32,
/*136139*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*136140*/      OPC_CheckChild1Type, MVT::v4i32,
/*136142*/      OPC_RecordChild2, // #1 = $srcx
/*136143*/      OPC_MoveChild2,
/*136144*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*136147*/      OPC_CheckType, MVT::i32,
/*136149*/      OPC_MoveParent,
/*136150*/      OPC_RecordChild3, // #2 = $srcy
/*136151*/      OPC_MoveChild3,
/*136152*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*136155*/      OPC_CheckType, MVT::i32,
/*136157*/      OPC_MoveParent,
/*136158*/      OPC_RecordChild4, // #3 = $srcz
/*136159*/      OPC_MoveChild4,
/*136160*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*136163*/      OPC_CheckType, MVT::i32,
/*136165*/      OPC_MoveParent,
/*136166*/      OPC_RecordChild5, // #4 = $srcw
/*136167*/      OPC_MoveChild5,
/*136168*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*136171*/      OPC_CheckType, MVT::i32,
/*136173*/      OPC_MoveParent,
/*136174*/      OPC_RecordChild6, // #5 = $offsetx
/*136175*/      OPC_MoveChild6,
/*136176*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*136179*/      OPC_CheckType, MVT::i32,
/*136181*/      OPC_MoveParent,
/*136182*/      OPC_RecordChild7, // #6 = $offsety
/*136183*/      OPC_MoveChild7,
/*136184*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*136187*/      OPC_CheckType, MVT::i32,
/*136189*/      OPC_MoveParent,
/*136190*/      OPC_MoveChild, 8,
/*136192*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*136195*/      OPC_RecordNode, // #7 = $offsetz
/*136196*/      OPC_CheckType, MVT::i32,
/*136198*/      OPC_MoveParent,
/*136199*/      OPC_MoveChild, 9,
/*136201*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*136204*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*136205*/      OPC_CheckType, MVT::i32,
/*136207*/      OPC_MoveParent,
/*136208*/      OPC_MoveChild, 10,
/*136210*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*136213*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*136214*/      OPC_CheckType, MVT::i32,
/*136216*/      OPC_MoveParent,
/*136217*/      OPC_MoveChild, 11,
/*136219*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*136222*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*136223*/      OPC_CheckType, MVT::i32,
/*136225*/      OPC_MoveParent,
/*136226*/      OPC_MoveChild, 12,
/*136228*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*136231*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*136232*/      OPC_CheckType, MVT::i32,
/*136234*/      OPC_MoveParent,
/*136235*/      OPC_MoveChild, 13,
/*136237*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*136240*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*136241*/      OPC_CheckType, MVT::i32,
/*136243*/      OPC_MoveParent,
/*136244*/      OPC_MoveChild, 14,
/*136246*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*136249*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*136250*/      OPC_CheckType, MVT::i32,
/*136252*/      OPC_MoveParent,
/*136253*/      OPC_MoveChild, 15,
/*136255*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*136258*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*136259*/      OPC_CheckType, MVT::i32,
/*136261*/      OPC_MoveParent,
/*136262*/      OPC_MoveChild, 16,
/*136264*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*136267*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*136268*/      OPC_CheckType, MVT::i32,
/*136270*/      OPC_MoveParent,
/*136271*/      OPC_MoveChild, 17,
/*136273*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*136276*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*136277*/      OPC_CheckType, MVT::i32,
/*136279*/      OPC_MoveParent,
/*136280*/      OPC_MoveChild, 18,
/*136282*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*136285*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*136286*/      OPC_CheckType, MVT::i32,
/*136288*/      OPC_MoveParent,
/*136289*/      OPC_CheckType, MVT::v4f32,
/*136291*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*136293*/      OPC_EmitConvertToTarget, 1,
/*136295*/      OPC_EmitConvertToTarget, 2,
/*136297*/      OPC_EmitConvertToTarget, 3,
/*136299*/      OPC_EmitConvertToTarget, 4,
/*136301*/      OPC_EmitConvertToTarget, 5,
/*136303*/      OPC_EmitConvertToTarget, 6,
/*136305*/      OPC_EmitConvertToTarget, 7,
/*136307*/      OPC_EmitConvertToTarget, 8,
/*136309*/      OPC_EmitConvertToTarget, 9,
/*136311*/      OPC_EmitConvertToTarget, 10,
/*136313*/      OPC_EmitConvertToTarget, 11,
/*136315*/      OPC_EmitConvertToTarget, 12,
/*136317*/      OPC_EmitConvertToTarget, 13,
/*136319*/      OPC_EmitConvertToTarget, 14,
/*136321*/      OPC_EmitConvertToTarget, 15,
/*136323*/      OPC_EmitConvertToTarget, 16,
/*136325*/      OPC_EmitConvertToTarget, 17,
/*136327*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_LDPTR), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 10:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LDPTR:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*136351*/    0, /*End of Scope*/
/*136352*/  /*SwitchOpcode*/ 98|128,7/*994*/, TARGET_VAL(AMDGPUISD::SAMPLE),// ->137350
/*136356*/    OPC_RecordChild0, // #0 = $addr
/*136357*/    OPC_Scope, 105|128,1/*233*/, /*->136593*/ // 5 children in Scope
/*136360*/      OPC_CheckChild0Type, MVT::v2i32,
/*136362*/      OPC_RecordChild1, // #1 = $rsrc
/*136363*/      OPC_RecordChild2, // #2 = $sampler
/*136364*/      OPC_MoveChild3,
/*136365*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*136368*/      OPC_Scope, 44, /*->136414*/ // 5 children in Scope
/*136370*/        OPC_CheckPredicate, 72, // Predicate_TEX_RECT
/*136372*/        OPC_MoveParent,
/*136373*/        OPC_EmitInteger, MVT::i16, 15, 
/*136376*/        OPC_EmitInteger, MVT::i1, 1, 
/*136379*/        OPC_EmitInteger, MVT::i1, 0, 
/*136382*/        OPC_EmitInteger, MVT::i1, 0, 
/*136385*/        OPC_EmitInteger, MVT::i1, 0, 
/*136388*/        OPC_EmitInteger, MVT::i1, 0, 
/*136391*/        OPC_EmitInteger, MVT::i1, 0, 
/*136394*/        OPC_EmitInteger, MVT::i1, 0, 
/*136397*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*136414*/      /*Scope*/ 44, /*->136459*/
/*136415*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*136417*/        OPC_MoveParent,
/*136418*/        OPC_EmitInteger, MVT::i16, 15, 
/*136421*/        OPC_EmitInteger, MVT::i1, 0, 
/*136424*/        OPC_EmitInteger, MVT::i1, 0, 
/*136427*/        OPC_EmitInteger, MVT::i1, 0, 
/*136430*/        OPC_EmitInteger, MVT::i1, 0, 
/*136433*/        OPC_EmitInteger, MVT::i1, 0, 
/*136436*/        OPC_EmitInteger, MVT::i1, 0, 
/*136439*/        OPC_EmitInteger, MVT::i1, 1, 
/*136442*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*136459*/      /*Scope*/ 44, /*->136504*/
/*136460*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*136462*/        OPC_MoveParent,
/*136463*/        OPC_EmitInteger, MVT::i16, 15, 
/*136466*/        OPC_EmitInteger, MVT::i1, 0, 
/*136469*/        OPC_EmitInteger, MVT::i1, 0, 
/*136472*/        OPC_EmitInteger, MVT::i1, 0, 
/*136475*/        OPC_EmitInteger, MVT::i1, 0, 
/*136478*/        OPC_EmitInteger, MVT::i1, 0, 
/*136481*/        OPC_EmitInteger, MVT::i1, 0, 
/*136484*/        OPC_EmitInteger, MVT::i1, 0, 
/*136487*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*136504*/      /*Scope*/ 44, /*->136549*/
/*136505*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*136507*/        OPC_MoveParent,
/*136508*/        OPC_EmitInteger, MVT::i16, 15, 
/*136511*/        OPC_EmitInteger, MVT::i1, 0, 
/*136514*/        OPC_EmitInteger, MVT::i1, 0, 
/*136517*/        OPC_EmitInteger, MVT::i1, 0, 
/*136520*/        OPC_EmitInteger, MVT::i1, 0, 
/*136523*/        OPC_EmitInteger, MVT::i1, 0, 
/*136526*/        OPC_EmitInteger, MVT::i1, 0, 
/*136529*/        OPC_EmitInteger, MVT::i1, 1, 
/*136532*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*136549*/      /*Scope*/ 42, /*->136592*/
/*136550*/        OPC_MoveParent,
/*136551*/        OPC_EmitInteger, MVT::i16, 15, 
/*136554*/        OPC_EmitInteger, MVT::i1, 0, 
/*136557*/        OPC_EmitInteger, MVT::i1, 0, 
/*136560*/        OPC_EmitInteger, MVT::i1, 0, 
/*136563*/        OPC_EmitInteger, MVT::i1, 0, 
/*136566*/        OPC_EmitInteger, MVT::i1, 0, 
/*136569*/        OPC_EmitInteger, MVT::i1, 0, 
/*136572*/        OPC_EmitInteger, MVT::i1, 0, 
/*136575*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*136592*/      0, /*End of Scope*/
/*136593*/    /*Scope*/ 105|128,1/*233*/, /*->136828*/
/*136595*/      OPC_CheckChild0Type, MVT::v4i32,
/*136597*/      OPC_RecordChild1, // #1 = $rsrc
/*136598*/      OPC_RecordChild2, // #2 = $sampler
/*136599*/      OPC_MoveChild3,
/*136600*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*136603*/      OPC_Scope, 44, /*->136649*/ // 5 children in Scope
/*136605*/        OPC_CheckPredicate, 72, // Predicate_TEX_RECT
/*136607*/        OPC_MoveParent,
/*136608*/        OPC_EmitInteger, MVT::i16, 15, 
/*136611*/        OPC_EmitInteger, MVT::i1, 1, 
/*136614*/        OPC_EmitInteger, MVT::i1, 0, 
/*136617*/        OPC_EmitInteger, MVT::i1, 0, 
/*136620*/        OPC_EmitInteger, MVT::i1, 0, 
/*136623*/        OPC_EmitInteger, MVT::i1, 0, 
/*136626*/        OPC_EmitInteger, MVT::i1, 0, 
/*136629*/        OPC_EmitInteger, MVT::i1, 0, 
/*136632*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*136649*/      /*Scope*/ 44, /*->136694*/
/*136650*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*136652*/        OPC_MoveParent,
/*136653*/        OPC_EmitInteger, MVT::i16, 15, 
/*136656*/        OPC_EmitInteger, MVT::i1, 0, 
/*136659*/        OPC_EmitInteger, MVT::i1, 0, 
/*136662*/        OPC_EmitInteger, MVT::i1, 0, 
/*136665*/        OPC_EmitInteger, MVT::i1, 0, 
/*136668*/        OPC_EmitInteger, MVT::i1, 0, 
/*136671*/        OPC_EmitInteger, MVT::i1, 0, 
/*136674*/        OPC_EmitInteger, MVT::i1, 1, 
/*136677*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*136694*/      /*Scope*/ 44, /*->136739*/
/*136695*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*136697*/        OPC_MoveParent,
/*136698*/        OPC_EmitInteger, MVT::i16, 15, 
/*136701*/        OPC_EmitInteger, MVT::i1, 0, 
/*136704*/        OPC_EmitInteger, MVT::i1, 0, 
/*136707*/        OPC_EmitInteger, MVT::i1, 0, 
/*136710*/        OPC_EmitInteger, MVT::i1, 0, 
/*136713*/        OPC_EmitInteger, MVT::i1, 0, 
/*136716*/        OPC_EmitInteger, MVT::i1, 0, 
/*136719*/        OPC_EmitInteger, MVT::i1, 0, 
/*136722*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*136739*/      /*Scope*/ 44, /*->136784*/
/*136740*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*136742*/        OPC_MoveParent,
/*136743*/        OPC_EmitInteger, MVT::i16, 15, 
/*136746*/        OPC_EmitInteger, MVT::i1, 0, 
/*136749*/        OPC_EmitInteger, MVT::i1, 0, 
/*136752*/        OPC_EmitInteger, MVT::i1, 0, 
/*136755*/        OPC_EmitInteger, MVT::i1, 0, 
/*136758*/        OPC_EmitInteger, MVT::i1, 0, 
/*136761*/        OPC_EmitInteger, MVT::i1, 0, 
/*136764*/        OPC_EmitInteger, MVT::i1, 1, 
/*136767*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*136784*/      /*Scope*/ 42, /*->136827*/
/*136785*/        OPC_MoveParent,
/*136786*/        OPC_EmitInteger, MVT::i16, 15, 
/*136789*/        OPC_EmitInteger, MVT::i1, 0, 
/*136792*/        OPC_EmitInteger, MVT::i1, 0, 
/*136795*/        OPC_EmitInteger, MVT::i1, 0, 
/*136798*/        OPC_EmitInteger, MVT::i1, 0, 
/*136801*/        OPC_EmitInteger, MVT::i1, 0, 
/*136804*/        OPC_EmitInteger, MVT::i1, 0, 
/*136807*/        OPC_EmitInteger, MVT::i1, 0, 
/*136810*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*136827*/      0, /*End of Scope*/
/*136828*/    /*Scope*/ 105|128,1/*233*/, /*->137063*/
/*136830*/      OPC_CheckChild0Type, MVT::v8i32,
/*136832*/      OPC_RecordChild1, // #1 = $rsrc
/*136833*/      OPC_RecordChild2, // #2 = $sampler
/*136834*/      OPC_MoveChild3,
/*136835*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*136838*/      OPC_Scope, 44, /*->136884*/ // 5 children in Scope
/*136840*/        OPC_CheckPredicate, 72, // Predicate_TEX_RECT
/*136842*/        OPC_MoveParent,
/*136843*/        OPC_EmitInteger, MVT::i16, 15, 
/*136846*/        OPC_EmitInteger, MVT::i1, 1, 
/*136849*/        OPC_EmitInteger, MVT::i1, 0, 
/*136852*/        OPC_EmitInteger, MVT::i1, 0, 
/*136855*/        OPC_EmitInteger, MVT::i1, 0, 
/*136858*/        OPC_EmitInteger, MVT::i1, 0, 
/*136861*/        OPC_EmitInteger, MVT::i1, 0, 
/*136864*/        OPC_EmitInteger, MVT::i1, 0, 
/*136867*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*136884*/      /*Scope*/ 44, /*->136929*/
/*136885*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*136887*/        OPC_MoveParent,
/*136888*/        OPC_EmitInteger, MVT::i16, 15, 
/*136891*/        OPC_EmitInteger, MVT::i1, 0, 
/*136894*/        OPC_EmitInteger, MVT::i1, 0, 
/*136897*/        OPC_EmitInteger, MVT::i1, 0, 
/*136900*/        OPC_EmitInteger, MVT::i1, 0, 
/*136903*/        OPC_EmitInteger, MVT::i1, 0, 
/*136906*/        OPC_EmitInteger, MVT::i1, 0, 
/*136909*/        OPC_EmitInteger, MVT::i1, 1, 
/*136912*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*136929*/      /*Scope*/ 44, /*->136974*/
/*136930*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*136932*/        OPC_MoveParent,
/*136933*/        OPC_EmitInteger, MVT::i16, 15, 
/*136936*/        OPC_EmitInteger, MVT::i1, 0, 
/*136939*/        OPC_EmitInteger, MVT::i1, 0, 
/*136942*/        OPC_EmitInteger, MVT::i1, 0, 
/*136945*/        OPC_EmitInteger, MVT::i1, 0, 
/*136948*/        OPC_EmitInteger, MVT::i1, 0, 
/*136951*/        OPC_EmitInteger, MVT::i1, 0, 
/*136954*/        OPC_EmitInteger, MVT::i1, 0, 
/*136957*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*136974*/      /*Scope*/ 44, /*->137019*/
/*136975*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*136977*/        OPC_MoveParent,
/*136978*/        OPC_EmitInteger, MVT::i16, 15, 
/*136981*/        OPC_EmitInteger, MVT::i1, 0, 
/*136984*/        OPC_EmitInteger, MVT::i1, 0, 
/*136987*/        OPC_EmitInteger, MVT::i1, 0, 
/*136990*/        OPC_EmitInteger, MVT::i1, 0, 
/*136993*/        OPC_EmitInteger, MVT::i1, 0, 
/*136996*/        OPC_EmitInteger, MVT::i1, 0, 
/*136999*/        OPC_EmitInteger, MVT::i1, 1, 
/*137002*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*137019*/      /*Scope*/ 42, /*->137062*/
/*137020*/        OPC_MoveParent,
/*137021*/        OPC_EmitInteger, MVT::i16, 15, 
/*137024*/        OPC_EmitInteger, MVT::i1, 0, 
/*137027*/        OPC_EmitInteger, MVT::i1, 0, 
/*137030*/        OPC_EmitInteger, MVT::i1, 0, 
/*137033*/        OPC_EmitInteger, MVT::i1, 0, 
/*137036*/        OPC_EmitInteger, MVT::i1, 0, 
/*137039*/        OPC_EmitInteger, MVT::i1, 0, 
/*137042*/        OPC_EmitInteger, MVT::i1, 0, 
/*137045*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*137062*/      0, /*End of Scope*/
/*137063*/    /*Scope*/ 105|128,1/*233*/, /*->137298*/
/*137065*/      OPC_CheckChild0Type, MVT::v16i32,
/*137067*/      OPC_RecordChild1, // #1 = $rsrc
/*137068*/      OPC_RecordChild2, // #2 = $sampler
/*137069*/      OPC_MoveChild3,
/*137070*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*137073*/      OPC_Scope, 44, /*->137119*/ // 5 children in Scope
/*137075*/        OPC_CheckPredicate, 72, // Predicate_TEX_RECT
/*137077*/        OPC_MoveParent,
/*137078*/        OPC_EmitInteger, MVT::i16, 15, 
/*137081*/        OPC_EmitInteger, MVT::i1, 1, 
/*137084*/        OPC_EmitInteger, MVT::i1, 0, 
/*137087*/        OPC_EmitInteger, MVT::i1, 0, 
/*137090*/        OPC_EmitInteger, MVT::i1, 0, 
/*137093*/        OPC_EmitInteger, MVT::i1, 0, 
/*137096*/        OPC_EmitInteger, MVT::i1, 0, 
/*137099*/        OPC_EmitInteger, MVT::i1, 0, 
/*137102*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*137119*/      /*Scope*/ 44, /*->137164*/
/*137120*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*137122*/        OPC_MoveParent,
/*137123*/        OPC_EmitInteger, MVT::i16, 15, 
/*137126*/        OPC_EmitInteger, MVT::i1, 0, 
/*137129*/        OPC_EmitInteger, MVT::i1, 0, 
/*137132*/        OPC_EmitInteger, MVT::i1, 0, 
/*137135*/        OPC_EmitInteger, MVT::i1, 0, 
/*137138*/        OPC_EmitInteger, MVT::i1, 0, 
/*137141*/        OPC_EmitInteger, MVT::i1, 0, 
/*137144*/        OPC_EmitInteger, MVT::i1, 1, 
/*137147*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*137164*/      /*Scope*/ 44, /*->137209*/
/*137165*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*137167*/        OPC_MoveParent,
/*137168*/        OPC_EmitInteger, MVT::i16, 15, 
/*137171*/        OPC_EmitInteger, MVT::i1, 0, 
/*137174*/        OPC_EmitInteger, MVT::i1, 0, 
/*137177*/        OPC_EmitInteger, MVT::i1, 0, 
/*137180*/        OPC_EmitInteger, MVT::i1, 0, 
/*137183*/        OPC_EmitInteger, MVT::i1, 0, 
/*137186*/        OPC_EmitInteger, MVT::i1, 0, 
/*137189*/        OPC_EmitInteger, MVT::i1, 0, 
/*137192*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*137209*/      /*Scope*/ 44, /*->137254*/
/*137210*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*137212*/        OPC_MoveParent,
/*137213*/        OPC_EmitInteger, MVT::i16, 15, 
/*137216*/        OPC_EmitInteger, MVT::i1, 0, 
/*137219*/        OPC_EmitInteger, MVT::i1, 0, 
/*137222*/        OPC_EmitInteger, MVT::i1, 0, 
/*137225*/        OPC_EmitInteger, MVT::i1, 0, 
/*137228*/        OPC_EmitInteger, MVT::i1, 0, 
/*137231*/        OPC_EmitInteger, MVT::i1, 0, 
/*137234*/        OPC_EmitInteger, MVT::i1, 1, 
/*137237*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*137254*/      /*Scope*/ 42, /*->137297*/
/*137255*/        OPC_MoveParent,
/*137256*/        OPC_EmitInteger, MVT::i16, 15, 
/*137259*/        OPC_EmitInteger, MVT::i1, 0, 
/*137262*/        OPC_EmitInteger, MVT::i1, 0, 
/*137265*/        OPC_EmitInteger, MVT::i1, 0, 
/*137268*/        OPC_EmitInteger, MVT::i1, 0, 
/*137271*/        OPC_EmitInteger, MVT::i1, 0, 
/*137274*/        OPC_EmitInteger, MVT::i1, 0, 
/*137277*/        OPC_EmitInteger, MVT::i1, 0, 
/*137280*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*137297*/      0, /*End of Scope*/
/*137298*/    /*Scope*/ 50, /*->137349*/
/*137299*/      OPC_CheckChild0Type, MVT::i32,
/*137301*/      OPC_RecordChild1, // #1 = $rsrc
/*137302*/      OPC_RecordChild2, // #2 = $sampler
/*137303*/      OPC_MoveChild3,
/*137304*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*137307*/      OPC_MoveParent,
/*137308*/      OPC_EmitInteger, MVT::i16, 15, 
/*137311*/      OPC_EmitInteger, MVT::i1, 0, 
/*137314*/      OPC_EmitInteger, MVT::i1, 0, 
/*137317*/      OPC_EmitInteger, MVT::i1, 0, 
/*137320*/      OPC_EmitInteger, MVT::i1, 0, 
/*137323*/      OPC_EmitInteger, MVT::i1, 0, 
/*137326*/      OPC_EmitInteger, MVT::i1, 0, 
/*137329*/      OPC_EmitInteger, MVT::i1, 0, 
/*137332*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                // Src: (SIsample:v4f32 i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*137349*/    0, /*End of Scope*/
/*137350*/  /*SwitchOpcode*/ 123|128,5/*763*/, TARGET_VAL(AMDGPUISD::SAMPLEL),// ->138117
/*137354*/    OPC_RecordChild0, // #0 = $addr
/*137355*/    OPC_Scope, 60|128,1/*188*/, /*->137546*/ // 4 children in Scope
/*137358*/      OPC_CheckChild0Type, MVT::v2i32,
/*137360*/      OPC_RecordChild1, // #1 = $rsrc
/*137361*/      OPC_RecordChild2, // #2 = $sampler
/*137362*/      OPC_MoveChild3,
/*137363*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*137366*/      OPC_Scope, 44, /*->137412*/ // 4 children in Scope
/*137368*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*137370*/        OPC_MoveParent,
/*137371*/        OPC_EmitInteger, MVT::i16, 15, 
/*137374*/        OPC_EmitInteger, MVT::i1, 0, 
/*137377*/        OPC_EmitInteger, MVT::i1, 0, 
/*137380*/        OPC_EmitInteger, MVT::i1, 0, 
/*137383*/        OPC_EmitInteger, MVT::i1, 0, 
/*137386*/        OPC_EmitInteger, MVT::i1, 0, 
/*137389*/        OPC_EmitInteger, MVT::i1, 0, 
/*137392*/        OPC_EmitInteger, MVT::i1, 1, 
/*137395*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*137412*/      /*Scope*/ 44, /*->137457*/
/*137413*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*137415*/        OPC_MoveParent,
/*137416*/        OPC_EmitInteger, MVT::i16, 15, 
/*137419*/        OPC_EmitInteger, MVT::i1, 0, 
/*137422*/        OPC_EmitInteger, MVT::i1, 0, 
/*137425*/        OPC_EmitInteger, MVT::i1, 0, 
/*137428*/        OPC_EmitInteger, MVT::i1, 0, 
/*137431*/        OPC_EmitInteger, MVT::i1, 0, 
/*137434*/        OPC_EmitInteger, MVT::i1, 0, 
/*137437*/        OPC_EmitInteger, MVT::i1, 0, 
/*137440*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*137457*/      /*Scope*/ 44, /*->137502*/
/*137458*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*137460*/        OPC_MoveParent,
/*137461*/        OPC_EmitInteger, MVT::i16, 15, 
/*137464*/        OPC_EmitInteger, MVT::i1, 0, 
/*137467*/        OPC_EmitInteger, MVT::i1, 0, 
/*137470*/        OPC_EmitInteger, MVT::i1, 0, 
/*137473*/        OPC_EmitInteger, MVT::i1, 0, 
/*137476*/        OPC_EmitInteger, MVT::i1, 0, 
/*137479*/        OPC_EmitInteger, MVT::i1, 0, 
/*137482*/        OPC_EmitInteger, MVT::i1, 1, 
/*137485*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*137502*/      /*Scope*/ 42, /*->137545*/
/*137503*/        OPC_MoveParent,
/*137504*/        OPC_EmitInteger, MVT::i16, 15, 
/*137507*/        OPC_EmitInteger, MVT::i1, 0, 
/*137510*/        OPC_EmitInteger, MVT::i1, 0, 
/*137513*/        OPC_EmitInteger, MVT::i1, 0, 
/*137516*/        OPC_EmitInteger, MVT::i1, 0, 
/*137519*/        OPC_EmitInteger, MVT::i1, 0, 
/*137522*/        OPC_EmitInteger, MVT::i1, 0, 
/*137525*/        OPC_EmitInteger, MVT::i1, 0, 
/*137528*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*137545*/      0, /*End of Scope*/
/*137546*/    /*Scope*/ 60|128,1/*188*/, /*->137736*/
/*137548*/      OPC_CheckChild0Type, MVT::v4i32,
/*137550*/      OPC_RecordChild1, // #1 = $rsrc
/*137551*/      OPC_RecordChild2, // #2 = $sampler
/*137552*/      OPC_MoveChild3,
/*137553*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*137556*/      OPC_Scope, 44, /*->137602*/ // 4 children in Scope
/*137558*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*137560*/        OPC_MoveParent,
/*137561*/        OPC_EmitInteger, MVT::i16, 15, 
/*137564*/        OPC_EmitInteger, MVT::i1, 0, 
/*137567*/        OPC_EmitInteger, MVT::i1, 0, 
/*137570*/        OPC_EmitInteger, MVT::i1, 0, 
/*137573*/        OPC_EmitInteger, MVT::i1, 0, 
/*137576*/        OPC_EmitInteger, MVT::i1, 0, 
/*137579*/        OPC_EmitInteger, MVT::i1, 0, 
/*137582*/        OPC_EmitInteger, MVT::i1, 1, 
/*137585*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*137602*/      /*Scope*/ 44, /*->137647*/
/*137603*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*137605*/        OPC_MoveParent,
/*137606*/        OPC_EmitInteger, MVT::i16, 15, 
/*137609*/        OPC_EmitInteger, MVT::i1, 0, 
/*137612*/        OPC_EmitInteger, MVT::i1, 0, 
/*137615*/        OPC_EmitInteger, MVT::i1, 0, 
/*137618*/        OPC_EmitInteger, MVT::i1, 0, 
/*137621*/        OPC_EmitInteger, MVT::i1, 0, 
/*137624*/        OPC_EmitInteger, MVT::i1, 0, 
/*137627*/        OPC_EmitInteger, MVT::i1, 0, 
/*137630*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*137647*/      /*Scope*/ 44, /*->137692*/
/*137648*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*137650*/        OPC_MoveParent,
/*137651*/        OPC_EmitInteger, MVT::i16, 15, 
/*137654*/        OPC_EmitInteger, MVT::i1, 0, 
/*137657*/        OPC_EmitInteger, MVT::i1, 0, 
/*137660*/        OPC_EmitInteger, MVT::i1, 0, 
/*137663*/        OPC_EmitInteger, MVT::i1, 0, 
/*137666*/        OPC_EmitInteger, MVT::i1, 0, 
/*137669*/        OPC_EmitInteger, MVT::i1, 0, 
/*137672*/        OPC_EmitInteger, MVT::i1, 1, 
/*137675*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*137692*/      /*Scope*/ 42, /*->137735*/
/*137693*/        OPC_MoveParent,
/*137694*/        OPC_EmitInteger, MVT::i16, 15, 
/*137697*/        OPC_EmitInteger, MVT::i1, 0, 
/*137700*/        OPC_EmitInteger, MVT::i1, 0, 
/*137703*/        OPC_EmitInteger, MVT::i1, 0, 
/*137706*/        OPC_EmitInteger, MVT::i1, 0, 
/*137709*/        OPC_EmitInteger, MVT::i1, 0, 
/*137712*/        OPC_EmitInteger, MVT::i1, 0, 
/*137715*/        OPC_EmitInteger, MVT::i1, 0, 
/*137718*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*137735*/      0, /*End of Scope*/
/*137736*/    /*Scope*/ 60|128,1/*188*/, /*->137926*/
/*137738*/      OPC_CheckChild0Type, MVT::v8i32,
/*137740*/      OPC_RecordChild1, // #1 = $rsrc
/*137741*/      OPC_RecordChild2, // #2 = $sampler
/*137742*/      OPC_MoveChild3,
/*137743*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*137746*/      OPC_Scope, 44, /*->137792*/ // 4 children in Scope
/*137748*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*137750*/        OPC_MoveParent,
/*137751*/        OPC_EmitInteger, MVT::i16, 15, 
/*137754*/        OPC_EmitInteger, MVT::i1, 0, 
/*137757*/        OPC_EmitInteger, MVT::i1, 0, 
/*137760*/        OPC_EmitInteger, MVT::i1, 0, 
/*137763*/        OPC_EmitInteger, MVT::i1, 0, 
/*137766*/        OPC_EmitInteger, MVT::i1, 0, 
/*137769*/        OPC_EmitInteger, MVT::i1, 0, 
/*137772*/        OPC_EmitInteger, MVT::i1, 1, 
/*137775*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*137792*/      /*Scope*/ 44, /*->137837*/
/*137793*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*137795*/        OPC_MoveParent,
/*137796*/        OPC_EmitInteger, MVT::i16, 15, 
/*137799*/        OPC_EmitInteger, MVT::i1, 0, 
/*137802*/        OPC_EmitInteger, MVT::i1, 0, 
/*137805*/        OPC_EmitInteger, MVT::i1, 0, 
/*137808*/        OPC_EmitInteger, MVT::i1, 0, 
/*137811*/        OPC_EmitInteger, MVT::i1, 0, 
/*137814*/        OPC_EmitInteger, MVT::i1, 0, 
/*137817*/        OPC_EmitInteger, MVT::i1, 0, 
/*137820*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*137837*/      /*Scope*/ 44, /*->137882*/
/*137838*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*137840*/        OPC_MoveParent,
/*137841*/        OPC_EmitInteger, MVT::i16, 15, 
/*137844*/        OPC_EmitInteger, MVT::i1, 0, 
/*137847*/        OPC_EmitInteger, MVT::i1, 0, 
/*137850*/        OPC_EmitInteger, MVT::i1, 0, 
/*137853*/        OPC_EmitInteger, MVT::i1, 0, 
/*137856*/        OPC_EmitInteger, MVT::i1, 0, 
/*137859*/        OPC_EmitInteger, MVT::i1, 0, 
/*137862*/        OPC_EmitInteger, MVT::i1, 1, 
/*137865*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*137882*/      /*Scope*/ 42, /*->137925*/
/*137883*/        OPC_MoveParent,
/*137884*/        OPC_EmitInteger, MVT::i16, 15, 
/*137887*/        OPC_EmitInteger, MVT::i1, 0, 
/*137890*/        OPC_EmitInteger, MVT::i1, 0, 
/*137893*/        OPC_EmitInteger, MVT::i1, 0, 
/*137896*/        OPC_EmitInteger, MVT::i1, 0, 
/*137899*/        OPC_EmitInteger, MVT::i1, 0, 
/*137902*/        OPC_EmitInteger, MVT::i1, 0, 
/*137905*/        OPC_EmitInteger, MVT::i1, 0, 
/*137908*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*137925*/      0, /*End of Scope*/
/*137926*/    /*Scope*/ 60|128,1/*188*/, /*->138116*/
/*137928*/      OPC_CheckChild0Type, MVT::v16i32,
/*137930*/      OPC_RecordChild1, // #1 = $rsrc
/*137931*/      OPC_RecordChild2, // #2 = $sampler
/*137932*/      OPC_MoveChild3,
/*137933*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*137936*/      OPC_Scope, 44, /*->137982*/ // 4 children in Scope
/*137938*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*137940*/        OPC_MoveParent,
/*137941*/        OPC_EmitInteger, MVT::i16, 15, 
/*137944*/        OPC_EmitInteger, MVT::i1, 0, 
/*137947*/        OPC_EmitInteger, MVT::i1, 0, 
/*137950*/        OPC_EmitInteger, MVT::i1, 0, 
/*137953*/        OPC_EmitInteger, MVT::i1, 0, 
/*137956*/        OPC_EmitInteger, MVT::i1, 0, 
/*137959*/        OPC_EmitInteger, MVT::i1, 0, 
/*137962*/        OPC_EmitInteger, MVT::i1, 1, 
/*137965*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*137982*/      /*Scope*/ 44, /*->138027*/
/*137983*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*137985*/        OPC_MoveParent,
/*137986*/        OPC_EmitInteger, MVT::i16, 15, 
/*137989*/        OPC_EmitInteger, MVT::i1, 0, 
/*137992*/        OPC_EmitInteger, MVT::i1, 0, 
/*137995*/        OPC_EmitInteger, MVT::i1, 0, 
/*137998*/        OPC_EmitInteger, MVT::i1, 0, 
/*138001*/        OPC_EmitInteger, MVT::i1, 0, 
/*138004*/        OPC_EmitInteger, MVT::i1, 0, 
/*138007*/        OPC_EmitInteger, MVT::i1, 0, 
/*138010*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*138027*/      /*Scope*/ 44, /*->138072*/
/*138028*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*138030*/        OPC_MoveParent,
/*138031*/        OPC_EmitInteger, MVT::i16, 15, 
/*138034*/        OPC_EmitInteger, MVT::i1, 0, 
/*138037*/        OPC_EmitInteger, MVT::i1, 0, 
/*138040*/        OPC_EmitInteger, MVT::i1, 0, 
/*138043*/        OPC_EmitInteger, MVT::i1, 0, 
/*138046*/        OPC_EmitInteger, MVT::i1, 0, 
/*138049*/        OPC_EmitInteger, MVT::i1, 0, 
/*138052*/        OPC_EmitInteger, MVT::i1, 1, 
/*138055*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*138072*/      /*Scope*/ 42, /*->138115*/
/*138073*/        OPC_MoveParent,
/*138074*/        OPC_EmitInteger, MVT::i16, 15, 
/*138077*/        OPC_EmitInteger, MVT::i1, 0, 
/*138080*/        OPC_EmitInteger, MVT::i1, 0, 
/*138083*/        OPC_EmitInteger, MVT::i1, 0, 
/*138086*/        OPC_EmitInteger, MVT::i1, 0, 
/*138089*/        OPC_EmitInteger, MVT::i1, 0, 
/*138092*/        OPC_EmitInteger, MVT::i1, 0, 
/*138095*/        OPC_EmitInteger, MVT::i1, 0, 
/*138098*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*138115*/      0, /*End of Scope*/
/*138116*/    0, /*End of Scope*/
/*138117*/  /*SwitchOpcode*/ 123|128,5/*763*/, TARGET_VAL(AMDGPUISD::SAMPLEB),// ->138884
/*138121*/    OPC_RecordChild0, // #0 = $addr
/*138122*/    OPC_Scope, 60|128,1/*188*/, /*->138313*/ // 4 children in Scope
/*138125*/      OPC_CheckChild0Type, MVT::v2i32,
/*138127*/      OPC_RecordChild1, // #1 = $rsrc
/*138128*/      OPC_RecordChild2, // #2 = $sampler
/*138129*/      OPC_MoveChild3,
/*138130*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*138133*/      OPC_Scope, 44, /*->138179*/ // 4 children in Scope
/*138135*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*138137*/        OPC_MoveParent,
/*138138*/        OPC_EmitInteger, MVT::i16, 15, 
/*138141*/        OPC_EmitInteger, MVT::i1, 0, 
/*138144*/        OPC_EmitInteger, MVT::i1, 0, 
/*138147*/        OPC_EmitInteger, MVT::i1, 0, 
/*138150*/        OPC_EmitInteger, MVT::i1, 0, 
/*138153*/        OPC_EmitInteger, MVT::i1, 0, 
/*138156*/        OPC_EmitInteger, MVT::i1, 0, 
/*138159*/        OPC_EmitInteger, MVT::i1, 1, 
/*138162*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*138179*/      /*Scope*/ 44, /*->138224*/
/*138180*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*138182*/        OPC_MoveParent,
/*138183*/        OPC_EmitInteger, MVT::i16, 15, 
/*138186*/        OPC_EmitInteger, MVT::i1, 0, 
/*138189*/        OPC_EmitInteger, MVT::i1, 0, 
/*138192*/        OPC_EmitInteger, MVT::i1, 0, 
/*138195*/        OPC_EmitInteger, MVT::i1, 0, 
/*138198*/        OPC_EmitInteger, MVT::i1, 0, 
/*138201*/        OPC_EmitInteger, MVT::i1, 0, 
/*138204*/        OPC_EmitInteger, MVT::i1, 0, 
/*138207*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*138224*/      /*Scope*/ 44, /*->138269*/
/*138225*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*138227*/        OPC_MoveParent,
/*138228*/        OPC_EmitInteger, MVT::i16, 15, 
/*138231*/        OPC_EmitInteger, MVT::i1, 0, 
/*138234*/        OPC_EmitInteger, MVT::i1, 0, 
/*138237*/        OPC_EmitInteger, MVT::i1, 0, 
/*138240*/        OPC_EmitInteger, MVT::i1, 0, 
/*138243*/        OPC_EmitInteger, MVT::i1, 0, 
/*138246*/        OPC_EmitInteger, MVT::i1, 0, 
/*138249*/        OPC_EmitInteger, MVT::i1, 1, 
/*138252*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*138269*/      /*Scope*/ 42, /*->138312*/
/*138270*/        OPC_MoveParent,
/*138271*/        OPC_EmitInteger, MVT::i16, 15, 
/*138274*/        OPC_EmitInteger, MVT::i1, 0, 
/*138277*/        OPC_EmitInteger, MVT::i1, 0, 
/*138280*/        OPC_EmitInteger, MVT::i1, 0, 
/*138283*/        OPC_EmitInteger, MVT::i1, 0, 
/*138286*/        OPC_EmitInteger, MVT::i1, 0, 
/*138289*/        OPC_EmitInteger, MVT::i1, 0, 
/*138292*/        OPC_EmitInteger, MVT::i1, 0, 
/*138295*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*138312*/      0, /*End of Scope*/
/*138313*/    /*Scope*/ 60|128,1/*188*/, /*->138503*/
/*138315*/      OPC_CheckChild0Type, MVT::v4i32,
/*138317*/      OPC_RecordChild1, // #1 = $rsrc
/*138318*/      OPC_RecordChild2, // #2 = $sampler
/*138319*/      OPC_MoveChild3,
/*138320*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*138323*/      OPC_Scope, 44, /*->138369*/ // 4 children in Scope
/*138325*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*138327*/        OPC_MoveParent,
/*138328*/        OPC_EmitInteger, MVT::i16, 15, 
/*138331*/        OPC_EmitInteger, MVT::i1, 0, 
/*138334*/        OPC_EmitInteger, MVT::i1, 0, 
/*138337*/        OPC_EmitInteger, MVT::i1, 0, 
/*138340*/        OPC_EmitInteger, MVT::i1, 0, 
/*138343*/        OPC_EmitInteger, MVT::i1, 0, 
/*138346*/        OPC_EmitInteger, MVT::i1, 0, 
/*138349*/        OPC_EmitInteger, MVT::i1, 1, 
/*138352*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*138369*/      /*Scope*/ 44, /*->138414*/
/*138370*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*138372*/        OPC_MoveParent,
/*138373*/        OPC_EmitInteger, MVT::i16, 15, 
/*138376*/        OPC_EmitInteger, MVT::i1, 0, 
/*138379*/        OPC_EmitInteger, MVT::i1, 0, 
/*138382*/        OPC_EmitInteger, MVT::i1, 0, 
/*138385*/        OPC_EmitInteger, MVT::i1, 0, 
/*138388*/        OPC_EmitInteger, MVT::i1, 0, 
/*138391*/        OPC_EmitInteger, MVT::i1, 0, 
/*138394*/        OPC_EmitInteger, MVT::i1, 0, 
/*138397*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*138414*/      /*Scope*/ 44, /*->138459*/
/*138415*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*138417*/        OPC_MoveParent,
/*138418*/        OPC_EmitInteger, MVT::i16, 15, 
/*138421*/        OPC_EmitInteger, MVT::i1, 0, 
/*138424*/        OPC_EmitInteger, MVT::i1, 0, 
/*138427*/        OPC_EmitInteger, MVT::i1, 0, 
/*138430*/        OPC_EmitInteger, MVT::i1, 0, 
/*138433*/        OPC_EmitInteger, MVT::i1, 0, 
/*138436*/        OPC_EmitInteger, MVT::i1, 0, 
/*138439*/        OPC_EmitInteger, MVT::i1, 1, 
/*138442*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*138459*/      /*Scope*/ 42, /*->138502*/
/*138460*/        OPC_MoveParent,
/*138461*/        OPC_EmitInteger, MVT::i16, 15, 
/*138464*/        OPC_EmitInteger, MVT::i1, 0, 
/*138467*/        OPC_EmitInteger, MVT::i1, 0, 
/*138470*/        OPC_EmitInteger, MVT::i1, 0, 
/*138473*/        OPC_EmitInteger, MVT::i1, 0, 
/*138476*/        OPC_EmitInteger, MVT::i1, 0, 
/*138479*/        OPC_EmitInteger, MVT::i1, 0, 
/*138482*/        OPC_EmitInteger, MVT::i1, 0, 
/*138485*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*138502*/      0, /*End of Scope*/
/*138503*/    /*Scope*/ 60|128,1/*188*/, /*->138693*/
/*138505*/      OPC_CheckChild0Type, MVT::v8i32,
/*138507*/      OPC_RecordChild1, // #1 = $rsrc
/*138508*/      OPC_RecordChild2, // #2 = $sampler
/*138509*/      OPC_MoveChild3,
/*138510*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*138513*/      OPC_Scope, 44, /*->138559*/ // 4 children in Scope
/*138515*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*138517*/        OPC_MoveParent,
/*138518*/        OPC_EmitInteger, MVT::i16, 15, 
/*138521*/        OPC_EmitInteger, MVT::i1, 0, 
/*138524*/        OPC_EmitInteger, MVT::i1, 0, 
/*138527*/        OPC_EmitInteger, MVT::i1, 0, 
/*138530*/        OPC_EmitInteger, MVT::i1, 0, 
/*138533*/        OPC_EmitInteger, MVT::i1, 0, 
/*138536*/        OPC_EmitInteger, MVT::i1, 0, 
/*138539*/        OPC_EmitInteger, MVT::i1, 1, 
/*138542*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*138559*/      /*Scope*/ 44, /*->138604*/
/*138560*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*138562*/        OPC_MoveParent,
/*138563*/        OPC_EmitInteger, MVT::i16, 15, 
/*138566*/        OPC_EmitInteger, MVT::i1, 0, 
/*138569*/        OPC_EmitInteger, MVT::i1, 0, 
/*138572*/        OPC_EmitInteger, MVT::i1, 0, 
/*138575*/        OPC_EmitInteger, MVT::i1, 0, 
/*138578*/        OPC_EmitInteger, MVT::i1, 0, 
/*138581*/        OPC_EmitInteger, MVT::i1, 0, 
/*138584*/        OPC_EmitInteger, MVT::i1, 0, 
/*138587*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*138604*/      /*Scope*/ 44, /*->138649*/
/*138605*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*138607*/        OPC_MoveParent,
/*138608*/        OPC_EmitInteger, MVT::i16, 15, 
/*138611*/        OPC_EmitInteger, MVT::i1, 0, 
/*138614*/        OPC_EmitInteger, MVT::i1, 0, 
/*138617*/        OPC_EmitInteger, MVT::i1, 0, 
/*138620*/        OPC_EmitInteger, MVT::i1, 0, 
/*138623*/        OPC_EmitInteger, MVT::i1, 0, 
/*138626*/        OPC_EmitInteger, MVT::i1, 0, 
/*138629*/        OPC_EmitInteger, MVT::i1, 1, 
/*138632*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*138649*/      /*Scope*/ 42, /*->138692*/
/*138650*/        OPC_MoveParent,
/*138651*/        OPC_EmitInteger, MVT::i16, 15, 
/*138654*/        OPC_EmitInteger, MVT::i1, 0, 
/*138657*/        OPC_EmitInteger, MVT::i1, 0, 
/*138660*/        OPC_EmitInteger, MVT::i1, 0, 
/*138663*/        OPC_EmitInteger, MVT::i1, 0, 
/*138666*/        OPC_EmitInteger, MVT::i1, 0, 
/*138669*/        OPC_EmitInteger, MVT::i1, 0, 
/*138672*/        OPC_EmitInteger, MVT::i1, 0, 
/*138675*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*138692*/      0, /*End of Scope*/
/*138693*/    /*Scope*/ 60|128,1/*188*/, /*->138883*/
/*138695*/      OPC_CheckChild0Type, MVT::v16i32,
/*138697*/      OPC_RecordChild1, // #1 = $rsrc
/*138698*/      OPC_RecordChild2, // #2 = $sampler
/*138699*/      OPC_MoveChild3,
/*138700*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*138703*/      OPC_Scope, 44, /*->138749*/ // 4 children in Scope
/*138705*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*138707*/        OPC_MoveParent,
/*138708*/        OPC_EmitInteger, MVT::i16, 15, 
/*138711*/        OPC_EmitInteger, MVT::i1, 0, 
/*138714*/        OPC_EmitInteger, MVT::i1, 0, 
/*138717*/        OPC_EmitInteger, MVT::i1, 0, 
/*138720*/        OPC_EmitInteger, MVT::i1, 0, 
/*138723*/        OPC_EmitInteger, MVT::i1, 0, 
/*138726*/        OPC_EmitInteger, MVT::i1, 0, 
/*138729*/        OPC_EmitInteger, MVT::i1, 1, 
/*138732*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*138749*/      /*Scope*/ 44, /*->138794*/
/*138750*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*138752*/        OPC_MoveParent,
/*138753*/        OPC_EmitInteger, MVT::i16, 15, 
/*138756*/        OPC_EmitInteger, MVT::i1, 0, 
/*138759*/        OPC_EmitInteger, MVT::i1, 0, 
/*138762*/        OPC_EmitInteger, MVT::i1, 0, 
/*138765*/        OPC_EmitInteger, MVT::i1, 0, 
/*138768*/        OPC_EmitInteger, MVT::i1, 0, 
/*138771*/        OPC_EmitInteger, MVT::i1, 0, 
/*138774*/        OPC_EmitInteger, MVT::i1, 0, 
/*138777*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*138794*/      /*Scope*/ 44, /*->138839*/
/*138795*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*138797*/        OPC_MoveParent,
/*138798*/        OPC_EmitInteger, MVT::i16, 15, 
/*138801*/        OPC_EmitInteger, MVT::i1, 0, 
/*138804*/        OPC_EmitInteger, MVT::i1, 0, 
/*138807*/        OPC_EmitInteger, MVT::i1, 0, 
/*138810*/        OPC_EmitInteger, MVT::i1, 0, 
/*138813*/        OPC_EmitInteger, MVT::i1, 0, 
/*138816*/        OPC_EmitInteger, MVT::i1, 0, 
/*138819*/        OPC_EmitInteger, MVT::i1, 1, 
/*138822*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*138839*/      /*Scope*/ 42, /*->138882*/
/*138840*/        OPC_MoveParent,
/*138841*/        OPC_EmitInteger, MVT::i16, 15, 
/*138844*/        OPC_EmitInteger, MVT::i1, 0, 
/*138847*/        OPC_EmitInteger, MVT::i1, 0, 
/*138850*/        OPC_EmitInteger, MVT::i1, 0, 
/*138853*/        OPC_EmitInteger, MVT::i1, 0, 
/*138856*/        OPC_EmitInteger, MVT::i1, 0, 
/*138859*/        OPC_EmitInteger, MVT::i1, 0, 
/*138862*/        OPC_EmitInteger, MVT::i1, 0, 
/*138865*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*138882*/      0, /*End of Scope*/
/*138883*/    0, /*End of Scope*/
/*138884*/  /*SwitchOpcode*/ 123|128,5/*763*/, TARGET_VAL(AMDGPUISD::SAMPLED),// ->139651
/*138888*/    OPC_RecordChild0, // #0 = $addr
/*138889*/    OPC_Scope, 60|128,1/*188*/, /*->139080*/ // 4 children in Scope
/*138892*/      OPC_CheckChild0Type, MVT::v2i32,
/*138894*/      OPC_RecordChild1, // #1 = $rsrc
/*138895*/      OPC_RecordChild2, // #2 = $sampler
/*138896*/      OPC_MoveChild3,
/*138897*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*138900*/      OPC_Scope, 44, /*->138946*/ // 4 children in Scope
/*138902*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*138904*/        OPC_MoveParent,
/*138905*/        OPC_EmitInteger, MVT::i16, 15, 
/*138908*/        OPC_EmitInteger, MVT::i1, 0, 
/*138911*/        OPC_EmitInteger, MVT::i1, 0, 
/*138914*/        OPC_EmitInteger, MVT::i1, 0, 
/*138917*/        OPC_EmitInteger, MVT::i1, 0, 
/*138920*/        OPC_EmitInteger, MVT::i1, 0, 
/*138923*/        OPC_EmitInteger, MVT::i1, 0, 
/*138926*/        OPC_EmitInteger, MVT::i1, 1, 
/*138929*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*138946*/      /*Scope*/ 44, /*->138991*/
/*138947*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*138949*/        OPC_MoveParent,
/*138950*/        OPC_EmitInteger, MVT::i16, 15, 
/*138953*/        OPC_EmitInteger, MVT::i1, 0, 
/*138956*/        OPC_EmitInteger, MVT::i1, 0, 
/*138959*/        OPC_EmitInteger, MVT::i1, 0, 
/*138962*/        OPC_EmitInteger, MVT::i1, 0, 
/*138965*/        OPC_EmitInteger, MVT::i1, 0, 
/*138968*/        OPC_EmitInteger, MVT::i1, 0, 
/*138971*/        OPC_EmitInteger, MVT::i1, 0, 
/*138974*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*138991*/      /*Scope*/ 44, /*->139036*/
/*138992*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*138994*/        OPC_MoveParent,
/*138995*/        OPC_EmitInteger, MVT::i16, 15, 
/*138998*/        OPC_EmitInteger, MVT::i1, 0, 
/*139001*/        OPC_EmitInteger, MVT::i1, 0, 
/*139004*/        OPC_EmitInteger, MVT::i1, 0, 
/*139007*/        OPC_EmitInteger, MVT::i1, 0, 
/*139010*/        OPC_EmitInteger, MVT::i1, 0, 
/*139013*/        OPC_EmitInteger, MVT::i1, 0, 
/*139016*/        OPC_EmitInteger, MVT::i1, 1, 
/*139019*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*139036*/      /*Scope*/ 42, /*->139079*/
/*139037*/        OPC_MoveParent,
/*139038*/        OPC_EmitInteger, MVT::i16, 15, 
/*139041*/        OPC_EmitInteger, MVT::i1, 0, 
/*139044*/        OPC_EmitInteger, MVT::i1, 0, 
/*139047*/        OPC_EmitInteger, MVT::i1, 0, 
/*139050*/        OPC_EmitInteger, MVT::i1, 0, 
/*139053*/        OPC_EmitInteger, MVT::i1, 0, 
/*139056*/        OPC_EmitInteger, MVT::i1, 0, 
/*139059*/        OPC_EmitInteger, MVT::i1, 0, 
/*139062*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*139079*/      0, /*End of Scope*/
/*139080*/    /*Scope*/ 60|128,1/*188*/, /*->139270*/
/*139082*/      OPC_CheckChild0Type, MVT::v4i32,
/*139084*/      OPC_RecordChild1, // #1 = $rsrc
/*139085*/      OPC_RecordChild2, // #2 = $sampler
/*139086*/      OPC_MoveChild3,
/*139087*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*139090*/      OPC_Scope, 44, /*->139136*/ // 4 children in Scope
/*139092*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*139094*/        OPC_MoveParent,
/*139095*/        OPC_EmitInteger, MVT::i16, 15, 
/*139098*/        OPC_EmitInteger, MVT::i1, 0, 
/*139101*/        OPC_EmitInteger, MVT::i1, 0, 
/*139104*/        OPC_EmitInteger, MVT::i1, 0, 
/*139107*/        OPC_EmitInteger, MVT::i1, 0, 
/*139110*/        OPC_EmitInteger, MVT::i1, 0, 
/*139113*/        OPC_EmitInteger, MVT::i1, 0, 
/*139116*/        OPC_EmitInteger, MVT::i1, 1, 
/*139119*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*139136*/      /*Scope*/ 44, /*->139181*/
/*139137*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*139139*/        OPC_MoveParent,
/*139140*/        OPC_EmitInteger, MVT::i16, 15, 
/*139143*/        OPC_EmitInteger, MVT::i1, 0, 
/*139146*/        OPC_EmitInteger, MVT::i1, 0, 
/*139149*/        OPC_EmitInteger, MVT::i1, 0, 
/*139152*/        OPC_EmitInteger, MVT::i1, 0, 
/*139155*/        OPC_EmitInteger, MVT::i1, 0, 
/*139158*/        OPC_EmitInteger, MVT::i1, 0, 
/*139161*/        OPC_EmitInteger, MVT::i1, 0, 
/*139164*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*139181*/      /*Scope*/ 44, /*->139226*/
/*139182*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*139184*/        OPC_MoveParent,
/*139185*/        OPC_EmitInteger, MVT::i16, 15, 
/*139188*/        OPC_EmitInteger, MVT::i1, 0, 
/*139191*/        OPC_EmitInteger, MVT::i1, 0, 
/*139194*/        OPC_EmitInteger, MVT::i1, 0, 
/*139197*/        OPC_EmitInteger, MVT::i1, 0, 
/*139200*/        OPC_EmitInteger, MVT::i1, 0, 
/*139203*/        OPC_EmitInteger, MVT::i1, 0, 
/*139206*/        OPC_EmitInteger, MVT::i1, 1, 
/*139209*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*139226*/      /*Scope*/ 42, /*->139269*/
/*139227*/        OPC_MoveParent,
/*139228*/        OPC_EmitInteger, MVT::i16, 15, 
/*139231*/        OPC_EmitInteger, MVT::i1, 0, 
/*139234*/        OPC_EmitInteger, MVT::i1, 0, 
/*139237*/        OPC_EmitInteger, MVT::i1, 0, 
/*139240*/        OPC_EmitInteger, MVT::i1, 0, 
/*139243*/        OPC_EmitInteger, MVT::i1, 0, 
/*139246*/        OPC_EmitInteger, MVT::i1, 0, 
/*139249*/        OPC_EmitInteger, MVT::i1, 0, 
/*139252*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*139269*/      0, /*End of Scope*/
/*139270*/    /*Scope*/ 60|128,1/*188*/, /*->139460*/
/*139272*/      OPC_CheckChild0Type, MVT::v8i32,
/*139274*/      OPC_RecordChild1, // #1 = $rsrc
/*139275*/      OPC_RecordChild2, // #2 = $sampler
/*139276*/      OPC_MoveChild3,
/*139277*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*139280*/      OPC_Scope, 44, /*->139326*/ // 4 children in Scope
/*139282*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*139284*/        OPC_MoveParent,
/*139285*/        OPC_EmitInteger, MVT::i16, 15, 
/*139288*/        OPC_EmitInteger, MVT::i1, 0, 
/*139291*/        OPC_EmitInteger, MVT::i1, 0, 
/*139294*/        OPC_EmitInteger, MVT::i1, 0, 
/*139297*/        OPC_EmitInteger, MVT::i1, 0, 
/*139300*/        OPC_EmitInteger, MVT::i1, 0, 
/*139303*/        OPC_EmitInteger, MVT::i1, 0, 
/*139306*/        OPC_EmitInteger, MVT::i1, 1, 
/*139309*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*139326*/      /*Scope*/ 44, /*->139371*/
/*139327*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*139329*/        OPC_MoveParent,
/*139330*/        OPC_EmitInteger, MVT::i16, 15, 
/*139333*/        OPC_EmitInteger, MVT::i1, 0, 
/*139336*/        OPC_EmitInteger, MVT::i1, 0, 
/*139339*/        OPC_EmitInteger, MVT::i1, 0, 
/*139342*/        OPC_EmitInteger, MVT::i1, 0, 
/*139345*/        OPC_EmitInteger, MVT::i1, 0, 
/*139348*/        OPC_EmitInteger, MVT::i1, 0, 
/*139351*/        OPC_EmitInteger, MVT::i1, 0, 
/*139354*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*139371*/      /*Scope*/ 44, /*->139416*/
/*139372*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*139374*/        OPC_MoveParent,
/*139375*/        OPC_EmitInteger, MVT::i16, 15, 
/*139378*/        OPC_EmitInteger, MVT::i1, 0, 
/*139381*/        OPC_EmitInteger, MVT::i1, 0, 
/*139384*/        OPC_EmitInteger, MVT::i1, 0, 
/*139387*/        OPC_EmitInteger, MVT::i1, 0, 
/*139390*/        OPC_EmitInteger, MVT::i1, 0, 
/*139393*/        OPC_EmitInteger, MVT::i1, 0, 
/*139396*/        OPC_EmitInteger, MVT::i1, 1, 
/*139399*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*139416*/      /*Scope*/ 42, /*->139459*/
/*139417*/        OPC_MoveParent,
/*139418*/        OPC_EmitInteger, MVT::i16, 15, 
/*139421*/        OPC_EmitInteger, MVT::i1, 0, 
/*139424*/        OPC_EmitInteger, MVT::i1, 0, 
/*139427*/        OPC_EmitInteger, MVT::i1, 0, 
/*139430*/        OPC_EmitInteger, MVT::i1, 0, 
/*139433*/        OPC_EmitInteger, MVT::i1, 0, 
/*139436*/        OPC_EmitInteger, MVT::i1, 0, 
/*139439*/        OPC_EmitInteger, MVT::i1, 0, 
/*139442*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*139459*/      0, /*End of Scope*/
/*139460*/    /*Scope*/ 60|128,1/*188*/, /*->139650*/
/*139462*/      OPC_CheckChild0Type, MVT::v16i32,
/*139464*/      OPC_RecordChild1, // #1 = $rsrc
/*139465*/      OPC_RecordChild2, // #2 = $sampler
/*139466*/      OPC_MoveChild3,
/*139467*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*139470*/      OPC_Scope, 44, /*->139516*/ // 4 children in Scope
/*139472*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*139474*/        OPC_MoveParent,
/*139475*/        OPC_EmitInteger, MVT::i16, 15, 
/*139478*/        OPC_EmitInteger, MVT::i1, 0, 
/*139481*/        OPC_EmitInteger, MVT::i1, 0, 
/*139484*/        OPC_EmitInteger, MVT::i1, 0, 
/*139487*/        OPC_EmitInteger, MVT::i1, 0, 
/*139490*/        OPC_EmitInteger, MVT::i1, 0, 
/*139493*/        OPC_EmitInteger, MVT::i1, 0, 
/*139496*/        OPC_EmitInteger, MVT::i1, 1, 
/*139499*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*139516*/      /*Scope*/ 44, /*->139561*/
/*139517*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*139519*/        OPC_MoveParent,
/*139520*/        OPC_EmitInteger, MVT::i16, 15, 
/*139523*/        OPC_EmitInteger, MVT::i1, 0, 
/*139526*/        OPC_EmitInteger, MVT::i1, 0, 
/*139529*/        OPC_EmitInteger, MVT::i1, 0, 
/*139532*/        OPC_EmitInteger, MVT::i1, 0, 
/*139535*/        OPC_EmitInteger, MVT::i1, 0, 
/*139538*/        OPC_EmitInteger, MVT::i1, 0, 
/*139541*/        OPC_EmitInteger, MVT::i1, 0, 
/*139544*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*139561*/      /*Scope*/ 44, /*->139606*/
/*139562*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*139564*/        OPC_MoveParent,
/*139565*/        OPC_EmitInteger, MVT::i16, 15, 
/*139568*/        OPC_EmitInteger, MVT::i1, 0, 
/*139571*/        OPC_EmitInteger, MVT::i1, 0, 
/*139574*/        OPC_EmitInteger, MVT::i1, 0, 
/*139577*/        OPC_EmitInteger, MVT::i1, 0, 
/*139580*/        OPC_EmitInteger, MVT::i1, 0, 
/*139583*/        OPC_EmitInteger, MVT::i1, 0, 
/*139586*/        OPC_EmitInteger, MVT::i1, 1, 
/*139589*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*139606*/      /*Scope*/ 42, /*->139649*/
/*139607*/        OPC_MoveParent,
/*139608*/        OPC_EmitInteger, MVT::i16, 15, 
/*139611*/        OPC_EmitInteger, MVT::i1, 0, 
/*139614*/        OPC_EmitInteger, MVT::i1, 0, 
/*139617*/        OPC_EmitInteger, MVT::i1, 0, 
/*139620*/        OPC_EmitInteger, MVT::i1, 0, 
/*139623*/        OPC_EmitInteger, MVT::i1, 0, 
/*139626*/        OPC_EmitInteger, MVT::i1, 0, 
/*139629*/        OPC_EmitInteger, MVT::i1, 0, 
/*139632*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*139649*/      0, /*End of Scope*/
/*139650*/    0, /*End of Scope*/
/*139651*/  /*SwitchOpcode*/ 37, TARGET_VAL(AMDGPUISD::LOAD_INPUT),// ->139691
/*139654*/    OPC_RecordChild0, // #0 = $tlst
/*139655*/    OPC_RecordChild1, // #1 = $attr_offset
/*139656*/    OPC_MoveChild1,
/*139657*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*139660*/    OPC_MoveParent,
/*139661*/    OPC_RecordChild2, // #2 = $buf_idx_vgpr
/*139662*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*139664*/    OPC_EmitInteger, MVT::i32, 0, 
/*139667*/    OPC_EmitConvertToTarget, 1,
/*139669*/    OPC_EmitInteger, MVT::i1, 0, 
/*139672*/    OPC_EmitInteger, MVT::i1, 0, 
/*139675*/    OPC_EmitInteger, MVT::i1, 0, 
/*139678*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_IDXEN), 0,
                  MVT::v4f32, 7/*#Ops*/, 2, 0, 3, 4, 5, 6, 7, 
              // Src: (SIload_input:v4f32 v4i32:v4i32:$tlst, (imm:i16):$attr_offset, i32:i32:$buf_idx_vgpr) - Complexity = 6
              // Dst: (BUFFER_LOAD_FORMAT_XYZW_IDXEN:v4f32 ?:i32:$buf_idx_vgpr, ?:v4i32:$tlst, 0:i32, (imm:i16):$attr_offset, 0:i1, 0:i1, 0:i1)
/*139691*/  0, // EndSwitchOpcode
    0
  }; // Total Array size is 139693 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 745
  // #OPC_RecordNode                     = 2214
  // #OPC_RecordChild                    = 4619
  // #OPC_RecordMemRef                   = 23
  // #OPC_CaptureGlueInput               = 29
  // #OPC_MoveChild                      = 2733
  // #OPC_MoveParent                     = 3145
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 273
  // #OPC_CheckPatternPredicate          = 1218
  // #OPC_CheckPredicate                 = 801
  // #OPC_CheckOpcode                    = 737
  // #OPC_SwitchOpcode                   = 6
  // #OPC_CheckType                      = 729
  // #OPC_SwitchType                     = 528
  // #OPC_CheckChildType                 = 1276
  // #OPC_CheckInteger                   = 17
  // #OPC_CheckChildInteger              = 392
  // #OPC_CheckCondCode                  = 11
  // #OPC_CheckValueType                 = 4
  // #OPC_CheckComplexPat                = 833
  // #OPC_CheckAndImm                    = 0
  // #OPC_CheckOrImm                     = 0
  // #OPC_CheckFoldableChainNode         = 0
  // #OPC_EmitInteger                    = 6771
  // #OPC_EmitStringInteger              = 402
  // #OPC_EmitRegister                   = 243
  // #OPC_EmitConvertToTarget            = 242
  // #OPC_EmitMergeInputChains           = 1539
  // #OPC_EmitCopyToReg                  = 3
  // #OPC_EmitNode                       = 281
  // #OPC_EmitNodeXForm                  = 8527
  // #OPC_CompleteMatch                  = 53
  // #OPC_MorphNodeTo                    = 3086

  #undef TARGET_VAL
  SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}
bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 1: return (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS);
  case 2: return (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 3: return (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS);
  case 4: return (Subtarget->has16BitInsts());
  case 5: return (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS);
  case 6: return (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA());
  case 7: return (Subtarget->hasCaymanISA());
  case 8: return (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS);
  case 9: return (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS);
  case 10: return (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 11: return (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 12: return (Subtarget->getGeneration() <= R600Subtarget::R700);
  case 13: return (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS);
  case 14: return (true) && (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS);
  case 15: return (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9);
  case 16: return (Subtarget->getGeneration() >= SISubtarget::SEA_ISLANDS);
  case 17: return (TM.Options.UnsafeFPMath);
  case 18: return (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS);
  case 19: return (true) && (Subtarget->getLDSBankCount() == 32) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 20: return (true) && (Subtarget->getLDSBankCount() == 16) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 21: return (Subtarget->getGeneration() == AMDGPUSubtarget::R700);
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { 
    // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 1: { 
    // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 2: { 
    // Predicate_smrd_load
    SDNode *N = Node;

  auto Ld = cast<LoadSDNode>(N);
  return Ld->getAlignment() >= 4  &&
    ((Ld->getAddressSpace() == AMDGPUAS::CONSTANT_ADDRESS &&
    static_cast<const SITargetLowering *>(getTargetLowering())->isMemOpUniform(N)) ||
    (Subtarget->getScalarizeGlobalBehavior() && Ld->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS &&
    static_cast<const SITargetLowering *>(getTargetLowering())->isMemOpUniform(N) &&
    static_cast<const SITargetLowering *>(getTargetLowering())->isMemOpHasNoClobberedMemOperand(N)));

  }
  case 3: { 
    // Predicate_az_extload
    // Predicate_si_az_extload_local
    SDNode *N = Node;

  LoadSDNode *L = cast<LoadSDNode>(N);
  return L->getExtensionType() == ISD::ZEXTLOAD ||
         L->getExtensionType() == ISD::EXTLOAD;

  }
  case 4: { 
    // Predicate_az_extloadi8
    // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 5: { 
    // Predicate_mubuf_az_extloadi8
    // Predicate_mubuf_sextloadi8
    // Predicate_mubuf_az_extloadi16
    // Predicate_mubuf_sextloadi16
    // Predicate_mubuf_load
    // Predicate_mubuf_load_atomic
    SDNode *N = Node;

  auto const AS = cast<MemSDNode>(N)->getAddressSpace();
  return AS == AMDGPUAS::GLOBAL_ADDRESS ||
         AS == AMDGPUAS::CONSTANT_ADDRESS;

  }
  case 6: { 
    // Predicate_sextload
    // Predicate_si_sextload_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 7: { 
    // Predicate_az_extloadi16
    // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 8: { 
    // Predicate_sextloadi8_constant
    // Predicate_az_extloadi8_constant
    // Predicate_sextloadi16_constant
    // Predicate_az_extloadi16_constant
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::CONSTANT_ADDRESS;

  }
  case 9: { 
    // Predicate_sextloadi8_private
    // Predicate_extloadi8_private
    // Predicate_sextloadi16_private
    // Predicate_extloadi16_private
    // Predicate_load_private
    // Predicate_truncstorei8_private
    // Predicate_truncstorei16_private
    // Predicate_store_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 10: { 
    // Predicate_vtx_id3_az_extloadi8
    // Predicate_vtx_id3_az_extloadi16
    // Predicate_vtx_id3_load
    SDNode *N = Node;
 return isConstantLoad(cast<LoadSDNode>(N), 0) ||
            (cast<LoadSDNode>(N)->getAddressSpace() == AMDGPUAS::PARAM_I_ADDRESS); 
  }
  case 11: { 
    // Predicate_vtx_id2_az_extloadi8
    // Predicate_vtx_id2_az_extloadi16
    // Predicate_vtx_id2_load
    SDNode *N = Node;

  const MemSDNode *LD = cast<MemSDNode>(N);
  return LD->getAddressSpace() == AMDGPUAS::CONSTANT_ADDRESS &&
         isa<GlobalValue>(GetUnderlyingObject(
         LD->getMemOperand()->getValue(), CurDAG->getDataLayout()));

  }
  case 12: { 
    // Predicate_vtx_id1_az_extloadi8
    // Predicate_vtx_id1_az_extloadi16
    // Predicate_vtx_id1_load
    SDNode *N = Node;

  const MemSDNode *LD = cast<MemSDNode>(N);
  return LD->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS ||
         (LD->getAddressSpace() == AMDGPUAS::CONSTANT_ADDRESS &&
           !isa<GlobalValue>(GetUnderlyingObject(
           LD->getMemOperand()->getValue(), CurDAG->getDataLayout())));

  }
  case 13: { 
    // Predicate_si_ld_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 14: { 
    // Predicate_si_sextload_local_i8
    // Predicate_si_az_extload_local_i8
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;
  }
  case 15: { 
    // Predicate_si_sextload_local_i16
    // Predicate_si_az_extload_local_i16
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;
  }
  case 16: { 
    // Predicate_si_load_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED &&
         cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 17: { 
    // Predicate_flat_az_extloadi8
    // Predicate_flat_sextloadi8
    // Predicate_flat_az_extloadi16
    // Predicate_flat_sextloadi16
    // Predicate_flat_load
    // Predicate_atomic_flat_load
    SDNode *N = Node;

  auto const AS = cast<MemSDNode>(N)->getAddressSpace();
  return AS == AMDGPUAS::FLAT_ADDRESS ||
         AS == AMDGPUAS::GLOBAL_ADDRESS ||
         AS == AMDGPUAS::CONSTANT_ADDRESS;

  }
  case 18: { 
    // Predicate_local_load
    // Predicate_sextloadi8_local
    // Predicate_az_extloadi8_local
    // Predicate_sextloadi16_local
    // Predicate_az_extloadi16_local
    // Predicate_local_store
    // Predicate_truncstorei8_local
    // Predicate_truncstorei16_local
    // Predicate_si_atomic_swap_local
    // Predicate_atomic_swap_local
    // Predicate_si_atomic_load_add_local
    // Predicate_atomic_load_add_local
    // Predicate_si_atomic_load_sub_local
    // Predicate_atomic_load_sub_local
    // Predicate_si_atomic_load_min_local
    // Predicate_atomic_load_min_local
    // Predicate_si_atomic_load_umin_local
    // Predicate_atomic_load_umin_local
    // Predicate_si_atomic_load_max_local
    // Predicate_atomic_load_max_local
    // Predicate_si_atomic_load_umax_local
    // Predicate_atomic_load_umax_local
    // Predicate_si_atomic_load_and_local
    // Predicate_atomic_load_and_local
    // Predicate_si_atomic_load_or_local
    // Predicate_atomic_load_or_local
    // Predicate_si_atomic_load_xor_local
    // Predicate_atomic_load_xor_local
    // Predicate_si_atomic_inc_local
    // Predicate_si_atomic_dec_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 19: { 
    // Predicate_si_load_local_align8
    // Predicate_si_store_local_align8
    SDNode *N = Node;

    return cast<MemSDNode>(N)->getAlignment() % 8 == 0;

  }
  case 20: { 
    // Predicate_si_st_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 21: { 
    // Predicate_si_store_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED &&
         !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 22: { 
    // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 23: { 
    // Predicate_truncstore
    // Predicate_si_truncstore_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 24: { 
    // Predicate_truncstorei8
    // Predicate_si_truncstore_local_i8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 25: { 
    // Predicate_truncstorei8_global
    // Predicate_truncstorei16_global
    // Predicate_global_store
    // Predicate_global_store_atomic
    // Predicate_mskor_global
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;

  }
  case 26: { 
    // Predicate_truncstorei16
    // Predicate_si_truncstore_local_i16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 27: { 
    // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 28: { 
    // Predicate_flat_truncstorei8
    // Predicate_flat_truncstorei16
    // Predicate_flat_store
    // Predicate_atomic_flat_store
    SDNode *N = Node;

  auto const AS = cast<MemSDNode>(N)->getAddressSpace();
  return AS == AMDGPUAS::FLAT_ADDRESS ||
         AS == AMDGPUAS::GLOBAL_ADDRESS;

  }
  case 29: { 
    // Predicate_SIMM16bit
    auto *N = cast<ConstantSDNode>(Node);
return isInt<16>(N->getSExtValue());
  }
  case 30: { 
    // Predicate_shl_oneuse
    // Predicate_select_oneuse
    // Predicate_sub_oneuse
    // Predicate_smin_oneuse
    // Predicate_smax_oneuse
    // Predicate_umin_oneuse
    // Predicate_umax_oneuse
    // Predicate_fminnum_oneuse
    // Predicate_fmaxnum_oneuse
    // Predicate_and_oneuse
    // Predicate_or_oneuse
    // Predicate_xor_oneuse
    // Predicate_srl_oneuse
    SDNode *N = Node;
 return N->hasOneUse(); 
  }
  case 31: { 
    // Predicate_atomic_swap_global
    // Predicate_atomic_add_global
    // Predicate_atomic_sub_global
    // Predicate_atomic_min_global
    // Predicate_atomic_umin_global
    // Predicate_atomic_max_global
    // Predicate_atomic_umax_global
    // Predicate_atomic_and_global
    // Predicate_atomic_or_global
    // Predicate_atomic_xor_global
    // Predicate_atomic_inc_global
    // Predicate_atomic_dec_global
    // Predicate_AMDGPUatomic_cmp_swap_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 32: { 
    // Predicate_atomic_swap_flat
    // Predicate_atomic_add_flat
    // Predicate_atomic_sub_flat
    // Predicate_atomic_min_flat
    // Predicate_atomic_umin_flat
    // Predicate_atomic_max_flat
    // Predicate_atomic_umax_flat
    // Predicate_atomic_and_flat
    // Predicate_atomic_or_flat
    // Predicate_atomic_xor_flat
    // Predicate_atomic_inc_flat
    // Predicate_atomic_dec_flat
    // Predicate_atomic_cmp_swap_flat
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::FLAT_ADDRESS;
  }
  case 33: { 
    // Predicate_atomic_swap_global_noret
    // Predicate_atomic_add_global_noret
    // Predicate_atomic_sub_global_noret
    // Predicate_atomic_min_global_noret
    // Predicate_atomic_umin_global_noret
    // Predicate_atomic_max_global_noret
    // Predicate_atomic_umax_global_noret
    // Predicate_atomic_and_global_noret
    // Predicate_atomic_or_global_noret
    // Predicate_atomic_xor_global_noret
    // Predicate_atomic_cmp_swap_global_noret
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS && (SDValue(N, 0).use_empty());
  }
  case 34: { 
    // Predicate_COND_OEQ
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOEQ || N->get() == ISD::SETEQ;
  }
  case 35: { 
    // Predicate_COND_ONE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETONE || N->get() == ISD::SETNE;
  }
  case 36: { 
    // Predicate_COND_OGT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGT || N->get() == ISD::SETGT;
  }
  case 37: { 
    // Predicate_COND_OGE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGE || N->get() == ISD::SETGE;
  }
  case 38: { 
    // Predicate_COND_OLT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLT || N->get() == ISD::SETLT;
  }
  case 39: { 
    // Predicate_COND_OLE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLE || N->get() == ISD::SETLE;
  }
  case 40: { 
    // Predicate_COND_UEQ
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUEQ;
  }
  case 41: { 
    // Predicate_COND_UNE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE;
  }
  case 42: { 
    // Predicate_COND_UGT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGT;
  }
  case 43: { 
    // Predicate_COND_UGE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGE;
  }
  case 44: { 
    // Predicate_COND_ULT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULT;
  }
  case 45: { 
    // Predicate_COND_ULE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULE;
  }
  case 46: { 
    // Predicate_COND_EQ
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETEQ || N->get() == ISD::SETUEQ;
  }
  case 47: { 
    // Predicate_COND_NE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETNE || N->get() == ISD::SETUNE;
  }
  case 48: { 
    // Predicate_COND_SGT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGT;
  }
  case 49: { 
    // Predicate_COND_SGE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGE;
  }
  case 50: { 
    // Predicate_COND_SLT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLT;
  }
  case 51: { 
    // Predicate_COND_SLE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLE;
  }
  case 52: { 
    // Predicate_NegSubInlineConst16
    // Predicate_NegSubInlineConst32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm < -16 && Imm >= -64;

  }
  case 53: { 
    // Predicate_COND_UNE_NE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE || N->get() == ISD::SETNE;
  }
  case 54: { 
    // Predicate_FP_ONE
    auto *N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(1.0);
  }
  case 55: { 
    // Predicate_FP_ZERO
    auto *N = cast<ConstantFPSDNode>(Node);
return N->getValueAPF().isZero();
  }
  case 56: { 
    // Predicate_si_atomic_cmp_swap_32_local
    // Predicate_atomic_cmp_swap_32_local
    SDNode *N = Node;

      AtomicSDNode *AN = cast<AtomicSDNode>(N);
      return AN->getMemoryVT() == MVT::i32 &&
             AN->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;
  
  }
  case 57: { 
    // Predicate_si_atomic_cmp_swap_64_local
    SDNode *N = Node;

      AtomicSDNode *AN = cast<AtomicSDNode>(N);
      return AN->getMemoryVT() == MVT::i64 &&
             AN->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;
  
  }
  case 58: { 
    // Predicate_FP_HALF
    auto *N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(0.5);
  }
  case 59: { 
    // Predicate_cvt_rpi_i32_f32
    SDNode *N = Node;
 (void) N; return TM.Options.NoNaNsFPMath; 
  }
  case 60: { 
    // Predicate_cvt_flr_i32_f32
    SDNode *N = Node;
 (void)N; return TM.Options.NoNaNsFPMath; 
  }
  case 61: { 
    // Predicate_IMMZeroBasedBitfieldMask
    auto *N = cast<ConstantSDNode>(Node);

  return isMask_32(N->getZExtValue());

  }
  case 62: { 
    // Predicate_COND_NULL
    auto *N = cast<CondCodeSDNode>(Node);
(void)N; return false;
  }
  case 63: { 
    // Predicate_si_setcc_uniform
    SDNode *N = Node;

  for (SDNode *Use : N->uses()) {
    if (Use->isMachineOpcode() || Use->getOpcode() != ISD::CopyToReg)
      return false;

    unsigned Reg = cast<RegisterSDNode>(Use->getOperand(1))->getReg();
    if (Reg != AMDGPU::SCC)
      return false;
  }
  return true;

  }
  case 64: { 
    // Predicate_COND_O
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETO;
  }
  case 65: { 
    // Predicate_COND_UO
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUO;
  }
  case 66: { 
    // Predicate_si_uniform_br
    SDNode *N = Node;

  return isUniformBr(N);

  }
  case 67: { 
    // Predicate_si_uniform_br_scc
    SDNode *N = Node;

  return isCBranchSCC(N);

  }
  case 68: { 
    // Predicate_anonymous_1518
    auto *N = cast<ConstantSDNode>(Node);

  if (Subtarget->getGeneration() < SISubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
      static_cast<const SIRegisterInfo *>(Subtarget->getRegisterInfo());
  unsigned Limit = 0;
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
         Limit < 10 && U != E; ++U, ++Limit) {
    const TargetRegisterClass *RC = getOperandRegClass(*U, U.getOperandNo());

    // If the register class is unknown, it could be an unknown
    // register class that needs to be an SGPR, e.g. an inline asm
    // constraint
    if (!RC || SIRI->isSGPRClass(RC))
      return false;
  }

  return Limit < 10;

  }
  case 69: { 
    // Predicate_anonymous_1528
    auto *N = cast<ConstantSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 70: { 
    // Predicate_anonymous_1520
    // Predicate_anonymous_1523
    auto *N = cast<ConstantFPSDNode>(Node);

  if (Subtarget->getGeneration() < SISubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
      static_cast<const SIRegisterInfo *>(Subtarget->getRegisterInfo());
  unsigned Limit = 0;
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
         Limit < 10 && U != E; ++U, ++Limit) {
    const TargetRegisterClass *RC = getOperandRegClass(*U, U.getOperandNo());

    // If the register class is unknown, it could be an unknown
    // register class that needs to be an SGPR, e.g. an inline asm
    // constraint
    if (!RC || SIRI->isSGPRClass(RC))
      return false;
  }

  return Limit < 10;

  }
  case 71: { 
    // Predicate_anonymous_1532
    auto *N = cast<ConstantFPSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 72: { 
    // Predicate_TEX_RECT
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 5;
  
  }
  case 73: { 
    // Predicate_TEX_ARRAY
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 9 || TType == 10 || TType == 16;
  
  }
  case 74: { 
    // Predicate_TEX_SHADOW
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return (TType >= 6 && TType <= 8) || TType == 13;
  
  }
  case 75: { 
    // Predicate_TEX_SHADOW_ARRAY
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 11 || TType == 12 || TType == 17;
  
  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+2);
  return SelectSMRDImm(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 1:
    Result.resize(NextRes+2);
  return SelectSMRDSgpr(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
  return SelectSMRDImm32(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+7);
  return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first, Result[NextRes+6].first);
  case 4:
    Result.resize(NextRes+6);
  return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first);
  case 5:
    Result.resize(NextRes+4);
  return SelectMUBUFScratch(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 6:
    Result.resize(NextRes+2);
  return SelectADDRIndirect(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+2);
  return SelectADDRVTX_READ(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 8:
    Result.resize(NextRes+2);
  return SelectDS1Addr1Offset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+3);
  return SelectDS64Bit4ByteAligned(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 10:
    Result.resize(NextRes+3);
  return SelectMUBUFIntrinsicVOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 11:
    Result.resize(NextRes+2);
  return SelectMUBUFIntrinsicOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+3);
  return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 13:
    Result.resize(NextRes+2);
  return SelectVOP3PMods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+3);
  return SelectVOP3PMods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 15:
    Result.resize(NextRes+5);
  return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first);
  case 16:
    Result.resize(NextRes+4);
  return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 17:
    Result.resize(NextRes+3);
  return SelectFlat(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 18:
    Result.resize(NextRes+2);
  return SelectVOP3Mods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 19:
    Result.resize(NextRes+4);
  return SelectVOP3Mods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 20:
    Result.resize(NextRes+2);
  return SelectMOVRELOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 21:
    Result.resize(NextRes+1);
  return SelectGlobalValueConstantOffset(N, Result[NextRes+0].first);
  case 22:
    Result.resize(NextRes+2);
  return SelectGlobalValueVariableOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 23:
    Result.resize(NextRes+4);
  return SelectVOP3Mods0Clamp0OMod(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 24:
    Result.resize(NextRes+1);
  return SelectSMRDBufferImm(N, Result[NextRes+0].first);
  case 25:
    Result.resize(NextRes+1);
  return SelectSMRDBufferSgpr(N, Result[NextRes+0].first);
  case 26:
    Result.resize(NextRes+1);
  return SelectSMRDBufferImm32(N, Result[NextRes+0].first);
  case 27:
    Result.resize(NextRes+2);
  return SelectVOP3Mods_NNaN(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 28:
    Result.resize(NextRes+4);
  return SelectVOP3NoMods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 29:
    Result.resize(NextRes+2);
  return SelectVOP3NoMods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 30:
    Result.resize(NextRes+3);
  return SelectVOP3Mods0Clamp(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // as_i16imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i16);

  }
  case 1: {  // as_i1imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), SDLoc(N), MVT::i1);

  }
  case 2: {  // as_i32imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i32);

  }
  case 3: {  // as_i8imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), SDLoc(N), MVT::i8);

  }
  case 4: {  // NegateImm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getConstant(-N->getSExtValue(), SDLoc(N), MVT::i32);

  }
  case 5: {  // IMMPopCount
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(countPopulation(N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 6: {  // as_i64imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i64);

  }
  case 7: {  // frameindex_to_targetframeindex
    FrameIndexSDNode *N = cast<FrameIndexSDNode>(V.getNode());

  auto FI = cast<FrameIndexSDNode>(N);
  return CurDAG->getTargetFrameIndex(FI->getIndex(), MVT::i32);

  }
  case 8: {  // bitcast_fpimm_to_i32
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 9: {  // bitcast_fpimm_to_i64
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), SDLoc(N), MVT::i64);

  }
  }
}

