

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Wed Mar  6 22:37:12 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       W_Col_pipeline_nf
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.808|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  466841|  466841|  466841|  466841|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop           |  466840|  466840|     42440|          -|          -|    11|    no    |
        | + Col_Loop          |   42438|   42438|      3858|          -|          -|    11|    no    |
        |  ++ Filter2_Loop    |    3856|    3856|       241|          -|          -|    16|    no    |
        |   +++ W_Row_Loop    |     234|     234|        78|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop  |      75|      75|        27|         24|          1|     3|    yes   |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    390|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     421|    962|    -|
|Memory           |        6|      -|      32|      8|    -|
|Multiplexer      |        -|      -|       -|    432|    -|
|Register         |        -|      -|     682|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        6|      5|    1135|   1792|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      2|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_fadd_32ns_32bkb_U1  |conv_fadd_32ns_32bkb  |        0|      2|  227|  403|    0|
    |conv_fcmp_32ns_32dEe_U3  |conv_fcmp_32ns_32dEe  |        0|      0|   66|  239|    0|
    |conv_fmul_32ns_32cud_U2  |conv_fmul_32ns_32cud  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  421|  962|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_bias_U       |conv_conv_bias       |        0|  32|   8|    0|    16|   32|     1|          512|
    |conv_weights_0_U  |conv_conv_weights_0  |        1|   0|   0|    0|   144|   32|     1|         4608|
    |conv_weights_1_U  |conv_conv_weights_1  |        1|   0|   0|    0|   144|   32|     1|         4608|
    |conv_weights_2_U  |conv_conv_weights_2  |        1|   0|   0|    0|   144|   32|     1|         4608|
    |conv_weights_3_U  |conv_conv_weights_3  |        1|   0|   0|    0|   144|   32|     1|         4608|
    |conv_weights_4_U  |conv_conv_weights_4  |        1|   0|   0|    0|   144|   32|     1|         4608|
    |conv_weights_5_U  |conv_conv_weights_5  |        1|   0|   0|    0|   144|   32|     1|         4608|
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                     |        6|  32|   8|    0|   880|  224|     7|        28160|
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln26_fu_549_p2     |     *    |      0|  0|  13|           4|           4|
    |add_ln26_1_fu_597_p2   |     +    |      0|  0|  13|           4|           4|
    |add_ln26_2_fu_569_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln26_3_fu_582_p2   |     +    |      0|  0|  15|           9|           9|
    |add_ln26_4_fu_607_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln26_5_fu_654_p2   |     +    |      0|  0|  13|          11|           2|
    |add_ln26_6_fu_664_p2   |     +    |      0|  0|  13|          11|           2|
    |add_ln26_7_fu_674_p2   |     +    |      0|  0|  13|          11|           3|
    |add_ln26_8_fu_684_p2   |     +    |      0|  0|  13|          11|           3|
    |add_ln26_fu_539_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln35_1_fu_491_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln35_fu_449_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln8_fu_415_p2      |     +    |      0|  0|  15|           7|           4|
    |c_fu_439_p2            |     +    |      0|  0|  13|           4|           1|
    |f_fu_473_p2            |     +    |      0|  0|  15|           5|           1|
    |r_fu_427_p2            |     +    |      0|  0|  13|           4|           1|
    |wc_fu_694_p2           |     +    |      0|  0|  10|           2|           1|
    |wr_fu_511_p2           |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_1_fu_632_p2   |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_fu_533_p2     |     -    |      0|  0|  15|           5|           5|
    |and_ln34_fu_736_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_433_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln14_fu_467_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln18_fu_505_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_fu_555_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln34_1_fu_724_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_718_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_421_p2     |   icmp   |      0|  0|   9|           4|           4|
    |or_ln26_fu_643_p2      |    or    |      0|  0|  11|          11|           1|
    |or_ln34_fu_730_p2      |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0            |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0          |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 390|         200|         146|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  161|         36|    1|         36|
    |ap_enable_reg_pp0_iter1        |    9|          2|    1|          2|
    |ap_phi_mux_wc_0_phi_fu_354_p4  |    9|          2|    2|          4|
    |c_0_reg_304                    |    9|          2|    4|          8|
    |f_0_reg_316                    |    9|          2|    5|         10|
    |grp_fu_374_p0                  |   21|          4|   32|        128|
    |grp_fu_374_p1                  |   38|          7|   32|        224|
    |grp_fu_381_p0                  |   38|          7|   32|        224|
    |grp_fu_381_p1                  |   33|          6|   32|        192|
    |input_r_address0               |   21|          4|   10|         40|
    |input_r_address1               |   21|          4|   10|         40|
    |phi_mul_reg_292                |    9|          2|    7|         14|
    |r_0_reg_280                    |    9|          2|    4|          8|
    |reg_398                        |    9|          2|   32|         64|
    |w_sum_0_reg_338                |    9|          2|   32|         64|
    |w_sum_1_reg_362                |    9|          2|   32|         64|
    |wc_0_reg_350                   |    9|          2|    2|          4|
    |wr_0_reg_327                   |    9|          2|    2|          4|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  432|         90|  272|       1130|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln8_reg_751                  |   7|   0|    7|          0|
    |ap_CS_fsm                        |  35|   0|   35|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |c_0_reg_304                      |   4|   0|    4|          0|
    |c_reg_767                        |   4|   0|    4|          0|
    |conv_out_addr_reg_795            |  11|   0|   11|          0|
    |conv_weights_1_load_reg_891      |  32|   0|   32|          0|
    |conv_weights_2_load_reg_896      |  32|   0|   32|          0|
    |conv_weights_3_load_reg_901      |  32|   0|   32|          0|
    |conv_weights_4_load_reg_906      |  32|   0|   32|          0|
    |conv_weights_5_load_reg_911      |  32|   0|   32|          0|
    |f_0_reg_316                      |   5|   0|    5|          0|
    |f_reg_780                        |   5|   0|    5|          0|
    |icmp_ln21_reg_824                |   1|   0|    1|          0|
    |icmp_ln21_reg_824_pp0_iter1_reg  |   1|   0|    1|          0|
    |input_load_3_reg_926             |  32|   0|   32|          0|
    |input_load_5_reg_941             |  32|   0|   32|          0|
    |mul_ln26_reg_814                 |   8|   0|    8|          0|
    |phi_mul_reg_292                  |   7|   0|    7|          0|
    |r_0_reg_280                      |   4|   0|    4|          0|
    |r_reg_759                        |   4|   0|    4|          0|
    |reg_393                          |  32|   0|   32|          0|
    |reg_398                          |  32|   0|   32|          0|
    |reg_404                          |  32|   0|   32|          0|
    |reg_409                          |  32|   0|   32|          0|
    |sub_ln26_1_reg_858               |  10|   0|   11|          1|
    |sub_ln26_reg_809                 |   5|   0|    5|          0|
    |tmp_1_1_reg_936                  |  32|   0|   32|          0|
    |tmp_1_2_reg_946                  |  32|   0|   32|          0|
    |tmp_1_3_reg_951                  |  32|   0|   32|          0|
    |tmp_1_5_reg_956                  |  32|   0|   32|          0|
    |w_sum_0_reg_338                  |  32|   0|   32|          0|
    |w_sum_1_reg_362                  |  32|   0|   32|          0|
    |wc_0_reg_350                     |   2|   0|    2|          0|
    |wc_reg_931                       |   2|   0|    2|          0|
    |wr_0_reg_327                     |   2|   0|    2|          0|
    |wr_reg_804                       |   2|   0|    2|          0|
    |zext_ln14_reg_772                |   7|   0|   12|          5|
    |zext_ln26_reg_785                |   5|   0|   64|         59|
    |zext_ln35_1_reg_790              |   5|   0|    9|          4|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 682|   0|  751|         69|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_done            | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     conv     | return value |
|input_r_address0   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|input_r_address1   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce1        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q1         |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_address0  | out |   11|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

