

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_16_1'
================================================================
* Date:           Mon Aug 12 18:54:25 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        getTanhDouble
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.145 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   104006|   104006|  0.535 ms|  0.535 ms|  104006|  104006|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |   104004|   104004|       109|        104|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    302|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    651|    -|
|Register         |        -|    -|     620|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     620|    953|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_164_p2     |         +|   0|  0|  13|          10|           1|
    |and_ln19_fu_242_p2     |       and|   0|  0|   2|           1|           1|
    |addr_cmp_fu_187_p2     |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln16_fu_158_p2    |      icmp|   0|  0|  13|          10|           6|
    |icmp_ln19_1_fu_224_p2  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln19_fu_218_p2    |      icmp|   0|  0|  12|          11|           2|
    |or_ln19_fu_238_p2      |        or|   0|  0|   2|           1|           1|
    |beta_fu_195_p3         |    select|   0|  0|  64|           1|          64|
    |result_2_fu_247_p3     |    select|   0|  0|  64|           1|          62|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 302|         152|         204|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  522|        105|    1|        105|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_i           |    9|          2|   10|         20|
    |gold_address0                |   14|          3|   10|         30|
    |grp_fu_113_p1                |   14|          3|   64|        192|
    |grp_fu_119_p0                |   20|          4|   64|        256|
    |grp_fu_119_p1                |    9|          2|   64|        128|
    |i_2_fu_62                    |    9|          2|   10|         20|
    |reuse_addr_reg_fu_54         |    9|          2|   64|        128|
    |reuse_reg_fu_58              |    9|          2|   64|        128|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  651|        133|  355|       1015|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |addr_cmp_reg_315             |    1|   0|    1|          0|
    |addr_in_load_reg_295         |   10|   0|   10|          0|
    |addr_out_load_reg_348        |   10|   0|   10|          0|
    |ap_CS_fsm                    |  104|   0|  104|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |    1|   0|    1|          0|
    |beta_reg_320                 |   64|   0|   64|          0|
    |gold_load_reg_310            |   64|   0|   64|          0|
    |i_2_fu_62                    |   10|   0|   10|          0|
    |icmp_ln16_reg_281            |    1|   0|    1|          0|
    |icmp_ln19_1_reg_333          |    1|   0|    1|          0|
    |icmp_ln19_reg_328            |    1|   0|    1|          0|
    |reg_129                      |   64|   0|   64|          0|
    |reg_135                      |   64|   0|   64|          0|
    |result_2_reg_358             |   64|   0|   64|          0|
    |reuse_addr_reg_fu_54         |   64|   0|   64|          0|
    |reuse_reg_fu_58              |   64|   0|   64|          0|
    |tmp_3_reg_338                |    1|   0|    1|          0|
    |zext_ln16_reg_285            |   10|   0|   64|         54|
    |zext_ln17_reg_300            |   10|   0|   64|         54|
    |zext_ln26_reg_353            |   10|   0|   64|         54|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        |  620|   0|  782|        162|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|grp_fu_102_p_din0    |  out|   64|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|grp_fu_102_p_din1    |  out|   64|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|grp_fu_102_p_opcode  |  out|    2|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|grp_fu_102_p_dout0   |   in|   64|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|grp_fu_102_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|grp_fu_106_p_din0    |  out|   64|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|grp_fu_106_p_din1    |  out|   64|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|grp_fu_106_p_dout0   |   in|   64|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|grp_fu_106_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|grp_fu_110_p_din0    |  out|   64|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|grp_fu_110_p_din1    |  out|   64|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|grp_fu_110_p_opcode  |  out|    5|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|grp_fu_110_p_dout0   |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|grp_fu_110_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_1|  return value|
|addr_in_address0     |  out|   10|   ap_memory|                        addr_in|         array|
|addr_in_ce0          |  out|    1|   ap_memory|                        addr_in|         array|
|addr_in_q0           |   in|   10|   ap_memory|                        addr_in|         array|
|gold_address0        |  out|   10|   ap_memory|                           gold|         array|
|gold_ce0             |  out|    1|   ap_memory|                           gold|         array|
|gold_we0             |  out|    1|   ap_memory|                           gold|         array|
|gold_d0              |  out|   64|   ap_memory|                           gold|         array|
|gold_q0              |   in|   64|   ap_memory|                           gold|         array|
|addr_out_address0    |  out|   10|   ap_memory|                       addr_out|         array|
|addr_out_ce0         |  out|    1|   ap_memory|                       addr_out|         array|
|addr_out_q0          |   in|   10|   ap_memory|                       addr_out|         array|
+---------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 104, depth = 109


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 109
* Pipeline : 1
  Pipeline-0 : II = 104, D = 109, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.90>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 112 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 113 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:13->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 114 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (1.58ns)   --->   "%store_ln13 = store i10 0, i10 %i_2" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:13->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 115 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 116 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %reuse_reg"   --->   Operation 116 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 117 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 117 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i12"   --->   Operation 118 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%i = load i10 %i_2" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 119 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (1.73ns)   --->   "%icmp_ln16 = icmp_eq  i10 %i, i10 1000" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 120 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (1.73ns)   --->   "%add_ln16 = add i10 %i, i10 1" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 121 'add' 'add_ln16' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.body.i12.split_ifconv, void %for.inc26.preheader.exitStub" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 122 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i10 %i" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 123 'zext' 'zext_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%addr_in_addr = getelementptr i10 %addr_in, i64 0, i64 %zext_ln16" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:17->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 124 'getelementptr' 'addr_in_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 125 [2/2] (3.25ns)   --->   "%addr_in_load = load i10 %addr_in_addr" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:17->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 125 'load' 'addr_in_load' <Predicate = (!icmp_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1000> <RAM>
ST_1 : Operation 126 [1/1] (1.58ns)   --->   "%store_ln13 = store i10 %add_ln16, i10 %i_2" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:13->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 126 'store' 'store_ln13' <Predicate = (!icmp_ln16)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 127 [1/2] (3.25ns)   --->   "%addr_in_load = load i10 %addr_in_addr" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:17->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 127 'load' 'addr_in_load' <Predicate = (!icmp_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i10 %addr_in_load" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:17->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 128 'zext' 'zext_ln17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%gold_addr = getelementptr i64 %gold, i64 0, i64 %zext_ln17" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:17->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 129 'getelementptr' 'gold_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 130 [2/2] (3.25ns)   --->   "%gold_load = load i10 %gold_addr" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:17->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 130 'load' 'gold_load' <Predicate = (!icmp_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>

State 4 <SV = 3> <Delay = 3.52>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 131 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 132 [1/2] (3.25ns)   --->   "%gold_load = load i10 %gold_addr" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:17->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 132 'load' 'gold_load' <Predicate = (!icmp_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>
ST_4 : Operation 133 [1/1] (3.52ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln17" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:17->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 133 'icmp' 'addr_cmp' <Predicate = (!icmp_ln16)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.48>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i64 %reuse_reg"   --->   Operation 134 'load' 'reuse_reg_load' <Predicate = (!icmp_ln16 & addr_cmp)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (1.48ns)   --->   "%beta = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %gold_load" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:17->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 135 'select' 'beta' <Predicate = (!icmp_ln16)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 262 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 262 'ret' 'ret_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 136 [14/14] (5.14ns)   --->   "%mul_i = dmul i64 %beta, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 136 'dmul' 'mul_i' <Predicate = (!icmp_ln16)> <Delay = 5.14> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.97>
ST_7 : Operation 137 [13/14] (3.97ns)   --->   "%mul_i = dmul i64 %beta, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 137 'dmul' 'mul_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.97>
ST_8 : Operation 138 [12/14] (3.97ns)   --->   "%mul_i = dmul i64 %beta, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 138 'dmul' 'mul_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.97>
ST_9 : Operation 139 [11/14] (3.97ns)   --->   "%mul_i = dmul i64 %beta, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 139 'dmul' 'mul_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.97>
ST_10 : Operation 140 [10/14] (3.97ns)   --->   "%mul_i = dmul i64 %beta, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 140 'dmul' 'mul_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.97>
ST_11 : Operation 141 [9/14] (3.97ns)   --->   "%mul_i = dmul i64 %beta, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 141 'dmul' 'mul_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.97>
ST_12 : Operation 142 [8/14] (3.97ns)   --->   "%mul_i = dmul i64 %beta, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 142 'dmul' 'mul_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.97>
ST_13 : Operation 143 [7/14] (3.97ns)   --->   "%mul_i = dmul i64 %beta, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 143 'dmul' 'mul_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.97>
ST_14 : Operation 144 [6/14] (3.97ns)   --->   "%mul_i = dmul i64 %beta, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 144 'dmul' 'mul_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.97>
ST_15 : Operation 145 [5/14] (3.97ns)   --->   "%mul_i = dmul i64 %beta, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 145 'dmul' 'mul_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.97>
ST_16 : Operation 146 [4/14] (3.97ns)   --->   "%mul_i = dmul i64 %beta, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 146 'dmul' 'mul_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.97>
ST_17 : Operation 147 [3/14] (3.97ns)   --->   "%mul_i = dmul i64 %beta, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 147 'dmul' 'mul_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.97>
ST_18 : Operation 148 [2/14] (3.97ns)   --->   "%mul_i = dmul i64 %beta, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 148 'dmul' 'mul_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.97>
ST_19 : Operation 149 [1/14] (3.97ns)   --->   "%mul_i = dmul i64 %beta, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 149 'dmul' 'mul_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.64>
ST_20 : Operation 150 [16/16] (3.64ns)   --->   "%add_i = dadd i64 %mul_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 150 'dadd' 'add_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.64>
ST_21 : Operation 151 [15/16] (3.64ns)   --->   "%add_i = dadd i64 %mul_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 151 'dadd' 'add_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.64>
ST_22 : Operation 152 [14/16] (3.64ns)   --->   "%add_i = dadd i64 %mul_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 152 'dadd' 'add_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.64>
ST_23 : Operation 153 [13/16] (3.64ns)   --->   "%add_i = dadd i64 %mul_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 153 'dadd' 'add_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.64>
ST_24 : Operation 154 [12/16] (3.64ns)   --->   "%add_i = dadd i64 %mul_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 154 'dadd' 'add_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.64>
ST_25 : Operation 155 [11/16] (3.64ns)   --->   "%add_i = dadd i64 %mul_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 155 'dadd' 'add_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.64>
ST_26 : Operation 156 [10/16] (3.64ns)   --->   "%add_i = dadd i64 %mul_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 156 'dadd' 'add_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.64>
ST_27 : Operation 157 [9/16] (3.64ns)   --->   "%add_i = dadd i64 %mul_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 157 'dadd' 'add_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.64>
ST_28 : Operation 158 [8/16] (3.64ns)   --->   "%add_i = dadd i64 %mul_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 158 'dadd' 'add_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.64>
ST_29 : Operation 159 [7/16] (3.64ns)   --->   "%add_i = dadd i64 %mul_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 159 'dadd' 'add_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.64>
ST_30 : Operation 160 [6/16] (3.64ns)   --->   "%add_i = dadd i64 %mul_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 160 'dadd' 'add_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.64>
ST_31 : Operation 161 [5/16] (3.64ns)   --->   "%add_i = dadd i64 %mul_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 161 'dadd' 'add_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.64>
ST_32 : Operation 162 [4/16] (3.64ns)   --->   "%add_i = dadd i64 %mul_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 162 'dadd' 'add_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.64>
ST_33 : Operation 163 [3/16] (3.64ns)   --->   "%add_i = dadd i64 %mul_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 163 'dadd' 'add_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.64>
ST_34 : Operation 164 [2/16] (3.64ns)   --->   "%add_i = dadd i64 %mul_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 164 'dadd' 'add_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.64>
ST_35 : Operation 165 [1/16] (3.64ns)   --->   "%add_i = dadd i64 %mul_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 165 'dadd' 'add_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.14>
ST_36 : Operation 166 [14/14] (5.14ns)   --->   "%mul4_i = dmul i64 %add_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 166 'dmul' 'mul4_i' <Predicate = (!icmp_ln16)> <Delay = 5.14> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.97>
ST_37 : Operation 167 [13/14] (3.97ns)   --->   "%mul4_i = dmul i64 %add_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 167 'dmul' 'mul4_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.97>
ST_38 : Operation 168 [12/14] (3.97ns)   --->   "%mul4_i = dmul i64 %add_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 168 'dmul' 'mul4_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.97>
ST_39 : Operation 169 [11/14] (3.97ns)   --->   "%mul4_i = dmul i64 %add_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 169 'dmul' 'mul4_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.97>
ST_40 : Operation 170 [10/14] (3.97ns)   --->   "%mul4_i = dmul i64 %add_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 170 'dmul' 'mul4_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.97>
ST_41 : Operation 171 [9/14] (3.97ns)   --->   "%mul4_i = dmul i64 %add_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 171 'dmul' 'mul4_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.97>
ST_42 : Operation 172 [8/14] (3.97ns)   --->   "%mul4_i = dmul i64 %add_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 172 'dmul' 'mul4_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.97>
ST_43 : Operation 173 [7/14] (3.97ns)   --->   "%mul4_i = dmul i64 %add_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 173 'dmul' 'mul4_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.97>
ST_44 : Operation 174 [6/14] (3.97ns)   --->   "%mul4_i = dmul i64 %add_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 174 'dmul' 'mul4_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.97>
ST_45 : Operation 175 [5/14] (3.97ns)   --->   "%mul4_i = dmul i64 %add_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 175 'dmul' 'mul4_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.97>
ST_46 : Operation 176 [4/14] (3.97ns)   --->   "%mul4_i = dmul i64 %add_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 176 'dmul' 'mul4_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.97>
ST_47 : Operation 177 [3/14] (3.97ns)   --->   "%mul4_i = dmul i64 %add_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 177 'dmul' 'mul4_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.97>
ST_48 : Operation 178 [2/14] (3.97ns)   --->   "%mul4_i = dmul i64 %add_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 178 'dmul' 'mul4_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.97>
ST_49 : Operation 179 [1/14] (3.97ns)   --->   "%mul4_i = dmul i64 %add_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 179 'dmul' 'mul4_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.14>
ST_50 : Operation 180 [14/14] (5.14ns)   --->   "%mul5_i = dmul i64 %mul4_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 180 'dmul' 'mul5_i' <Predicate = (!icmp_ln16)> <Delay = 5.14> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.97>
ST_51 : Operation 181 [13/14] (3.97ns)   --->   "%mul5_i = dmul i64 %mul4_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 181 'dmul' 'mul5_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.97>
ST_52 : Operation 182 [12/14] (3.97ns)   --->   "%mul5_i = dmul i64 %mul4_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 182 'dmul' 'mul5_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.97>
ST_53 : Operation 183 [11/14] (3.97ns)   --->   "%mul5_i = dmul i64 %mul4_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 183 'dmul' 'mul5_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.97>
ST_54 : Operation 184 [10/14] (3.97ns)   --->   "%mul5_i = dmul i64 %mul4_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 184 'dmul' 'mul5_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.97>
ST_55 : Operation 185 [9/14] (3.97ns)   --->   "%mul5_i = dmul i64 %mul4_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 185 'dmul' 'mul5_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.97>
ST_56 : Operation 186 [8/14] (3.97ns)   --->   "%mul5_i = dmul i64 %mul4_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 186 'dmul' 'mul5_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.97>
ST_57 : Operation 187 [7/14] (3.97ns)   --->   "%mul5_i = dmul i64 %mul4_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 187 'dmul' 'mul5_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.97>
ST_58 : Operation 188 [6/14] (3.97ns)   --->   "%mul5_i = dmul i64 %mul4_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 188 'dmul' 'mul5_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.97>
ST_59 : Operation 189 [5/14] (3.97ns)   --->   "%mul5_i = dmul i64 %mul4_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 189 'dmul' 'mul5_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.97>
ST_60 : Operation 190 [4/14] (3.97ns)   --->   "%mul5_i = dmul i64 %mul4_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 190 'dmul' 'mul5_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 3.97>
ST_61 : Operation 191 [3/14] (3.97ns)   --->   "%mul5_i = dmul i64 %mul4_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 191 'dmul' 'mul5_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 3.97>
ST_62 : Operation 192 [2/14] (3.97ns)   --->   "%mul5_i = dmul i64 %mul4_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 192 'dmul' 'mul5_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 3.97>
ST_63 : Operation 193 [1/14] (3.97ns)   --->   "%mul5_i = dmul i64 %mul4_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 193 'dmul' 'mul5_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 3.64>
ST_64 : Operation 194 [16/16] (3.64ns)   --->   "%add6_i = dadd i64 %mul5_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 194 'dadd' 'add6_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.64>
ST_65 : Operation 195 [15/16] (3.64ns)   --->   "%add6_i = dadd i64 %mul5_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 195 'dadd' 'add6_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 3.64>
ST_66 : Operation 196 [14/16] (3.64ns)   --->   "%add6_i = dadd i64 %mul5_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 196 'dadd' 'add6_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 3.64>
ST_67 : Operation 197 [13/16] (3.64ns)   --->   "%add6_i = dadd i64 %mul5_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 197 'dadd' 'add6_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 3.64>
ST_68 : Operation 198 [12/16] (3.64ns)   --->   "%add6_i = dadd i64 %mul5_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 198 'dadd' 'add6_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 3.64>
ST_69 : Operation 199 [11/16] (3.64ns)   --->   "%add6_i = dadd i64 %mul5_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 199 'dadd' 'add6_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 3.64>
ST_70 : Operation 200 [10/16] (3.64ns)   --->   "%add6_i = dadd i64 %mul5_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 200 'dadd' 'add6_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 3.64>
ST_71 : Operation 201 [9/16] (3.64ns)   --->   "%add6_i = dadd i64 %mul5_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 201 'dadd' 'add6_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 3.64>
ST_72 : Operation 202 [8/16] (3.64ns)   --->   "%add6_i = dadd i64 %mul5_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 202 'dadd' 'add6_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 3.64>
ST_73 : Operation 203 [7/16] (3.64ns)   --->   "%add6_i = dadd i64 %mul5_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 203 'dadd' 'add6_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 3.64>
ST_74 : Operation 204 [6/16] (3.64ns)   --->   "%add6_i = dadd i64 %mul5_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 204 'dadd' 'add6_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 3.64>
ST_75 : Operation 205 [5/16] (3.64ns)   --->   "%add6_i = dadd i64 %mul5_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 205 'dadd' 'add6_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 3.64>
ST_76 : Operation 206 [4/16] (3.64ns)   --->   "%add6_i = dadd i64 %mul5_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 206 'dadd' 'add6_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 3.64>
ST_77 : Operation 207 [3/16] (3.64ns)   --->   "%add6_i = dadd i64 %mul5_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 207 'dadd' 'add6_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 3.64>
ST_78 : Operation 208 [2/16] (3.64ns)   --->   "%add6_i = dadd i64 %mul5_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 208 'dadd' 'add6_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 3.64>
ST_79 : Operation 209 [1/16] (3.64ns)   --->   "%add6_i = dadd i64 %mul5_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 209 'dadd' 'add6_i' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.14>
ST_80 : Operation 210 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:19->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 210 'bitcast' 'bitcast_ln19' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_80 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln19, i32 52, i32 62" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:19->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 211 'partselect' 'tmp_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_80 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i64 %bitcast_ln19" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:19->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 212 'trunc' 'trunc_ln19' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_80 : Operation 213 [1/1] (1.63ns)   --->   "%icmp_ln19 = icmp_ne  i11 %tmp_2, i11 2047" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:19->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 213 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln16)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 214 [1/1] (3.21ns)   --->   "%icmp_ln19_1 = icmp_eq  i52 %trunc_ln19, i52 0" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:19->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 214 'icmp' 'icmp_ln19_1' <Predicate = (!icmp_ln16)> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 215 [4/4] (3.12ns)   --->   "%tmp_3 = fcmp_oge  i64 %beta, i64 1" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:19->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 215 'dcmp' 'tmp_3' <Predicate = (!icmp_ln16)> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 216 [14/14] (5.14ns)   --->   "%mul7_i = dmul i64 %add6_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 216 'dmul' 'mul7_i' <Predicate = (!icmp_ln16)> <Delay = 5.14> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 3.97>
ST_81 : Operation 217 [3/4] (3.12ns)   --->   "%tmp_3 = fcmp_oge  i64 %beta, i64 1" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:19->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 217 'dcmp' 'tmp_3' <Predicate = (!icmp_ln16)> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 218 [13/14] (3.97ns)   --->   "%mul7_i = dmul i64 %add6_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 218 'dmul' 'mul7_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 3.97>
ST_82 : Operation 219 [2/4] (3.12ns)   --->   "%tmp_3 = fcmp_oge  i64 %beta, i64 1" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:19->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 219 'dcmp' 'tmp_3' <Predicate = (!icmp_ln16)> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 220 [12/14] (3.97ns)   --->   "%mul7_i = dmul i64 %add6_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 220 'dmul' 'mul7_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 3.97>
ST_83 : Operation 221 [1/4] (3.12ns)   --->   "%tmp_3 = fcmp_oge  i64 %beta, i64 1" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:19->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 221 'dcmp' 'tmp_3' <Predicate = (!icmp_ln16)> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 222 [11/14] (3.97ns)   --->   "%mul7_i = dmul i64 %add6_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 222 'dmul' 'mul7_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 3.97>
ST_84 : Operation 223 [10/14] (3.97ns)   --->   "%mul7_i = dmul i64 %add6_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 223 'dmul' 'mul7_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 3.97>
ST_85 : Operation 224 [9/14] (3.97ns)   --->   "%mul7_i = dmul i64 %add6_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 224 'dmul' 'mul7_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 3.97>
ST_86 : Operation 225 [8/14] (3.97ns)   --->   "%mul7_i = dmul i64 %add6_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 225 'dmul' 'mul7_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 3.97>
ST_87 : Operation 226 [7/14] (3.97ns)   --->   "%mul7_i = dmul i64 %add6_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 226 'dmul' 'mul7_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 3.97>
ST_88 : Operation 227 [6/14] (3.97ns)   --->   "%mul7_i = dmul i64 %add6_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 227 'dmul' 'mul7_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 3.97>
ST_89 : Operation 228 [5/14] (3.97ns)   --->   "%mul7_i = dmul i64 %add6_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 228 'dmul' 'mul7_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 3.97>
ST_90 : Operation 229 [4/14] (3.97ns)   --->   "%mul7_i = dmul i64 %add6_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 229 'dmul' 'mul7_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 3.97>
ST_91 : Operation 230 [3/14] (3.97ns)   --->   "%mul7_i = dmul i64 %add6_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 230 'dmul' 'mul7_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 3.97>
ST_92 : Operation 231 [2/14] (3.97ns)   --->   "%mul7_i = dmul i64 %add6_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 231 'dmul' 'mul7_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 3.97>
ST_93 : Operation 232 [1/14] (3.97ns)   --->   "%mul7_i = dmul i64 %add6_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 232 'dmul' 'mul7_i' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 5.14>
ST_94 : Operation 233 [14/14] (5.14ns)   --->   "%result = dmul i64 %mul7_i, i64 <undef>" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 233 'dmul' 'result' <Predicate = (!icmp_ln16)> <Delay = 5.14> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 3.97>
ST_95 : Operation 234 [13/14] (3.97ns)   --->   "%result = dmul i64 %mul7_i, i64 <undef>" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 234 'dmul' 'result' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 3.97>
ST_96 : Operation 235 [12/14] (3.97ns)   --->   "%result = dmul i64 %mul7_i, i64 <undef>" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 235 'dmul' 'result' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 3.97>
ST_97 : Operation 236 [11/14] (3.97ns)   --->   "%result = dmul i64 %mul7_i, i64 <undef>" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 236 'dmul' 'result' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 3.97>
ST_98 : Operation 237 [10/14] (3.97ns)   --->   "%result = dmul i64 %mul7_i, i64 <undef>" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 237 'dmul' 'result' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 3.97>
ST_99 : Operation 238 [9/14] (3.97ns)   --->   "%result = dmul i64 %mul7_i, i64 <undef>" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 238 'dmul' 'result' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 3.97>
ST_100 : Operation 239 [8/14] (3.97ns)   --->   "%result = dmul i64 %mul7_i, i64 <undef>" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 239 'dmul' 'result' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 3.97>
ST_101 : Operation 240 [7/14] (3.97ns)   --->   "%result = dmul i64 %mul7_i, i64 <undef>" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 240 'dmul' 'result' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 3.97>
ST_102 : Operation 241 [6/14] (3.97ns)   --->   "%result = dmul i64 %mul7_i, i64 <undef>" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 241 'dmul' 'result' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 3.97>
ST_103 : Operation 242 [5/14] (3.97ns)   --->   "%result = dmul i64 %mul7_i, i64 <undef>" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 242 'dmul' 'result' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 3.97>
ST_104 : Operation 243 [4/14] (3.97ns)   --->   "%result = dmul i64 %mul7_i, i64 <undef>" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 243 'dmul' 'result' <Predicate = (!icmp_ln16)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 3.97>
ST_105 : Operation 244 [3/14] (3.97ns)   --->   "%result = dmul i64 %mul7_i, i64 <undef>" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 244 'dmul' 'result' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 245 [1/1] (0.00ns)   --->   "%addr_out_addr = getelementptr i10 %addr_out, i64 0, i64 %zext_ln16" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:26->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 245 'getelementptr' 'addr_out_addr' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 246 [2/2] (3.25ns)   --->   "%addr_out_load = load i10 %addr_out_addr" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:26->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 246 'load' 'addr_out_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1000> <RAM>

State 106 <SV = 105> <Delay = 3.97>
ST_106 : Operation 247 [2/14] (3.97ns)   --->   "%result = dmul i64 %mul7_i, i64 <undef>" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 247 'dmul' 'result' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 248 [1/2] (3.25ns)   --->   "%addr_out_load = load i10 %addr_out_addr" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:26->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 248 'load' 'addr_out_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1000> <RAM>

State 107 <SV = 106> <Delay = 3.97>
ST_107 : Operation 249 [1/14] (3.97ns)   --->   "%result = dmul i64 %mul7_i, i64 <undef>" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 249 'dmul' 'result' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i10 %addr_out_load" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:26->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 250 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 251 [1/1] (1.58ns)   --->   "%store_ln26 = store i64 %zext_ln26, i64 %reuse_addr_reg" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:26->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 251 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>

State 108 <SV = 107> <Delay = 3.06>
ST_108 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node result_2)   --->   "%or_ln19 = or i1 %icmp_ln19_1, i1 %icmp_ln19" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:19->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 252 'or' 'or_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node result_2)   --->   "%and_ln19 = and i1 %or_ln19, i1 %tmp_3" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:19->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 253 'and' 'and_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 254 [1/1] (1.48ns) (out node of the LUT)   --->   "%result_2 = select i1 %and_ln19, i64 1, i64 %result" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:19->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 254 'select' 'result_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_108 : Operation 255 [1/1] (1.58ns)   --->   "%store_ln19 = store i64 %result_2, i64 %reuse_reg" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:19->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 255 'store' 'store_ln19' <Predicate = true> <Delay = 1.58>

State 109 <SV = 108> <Delay = 3.25>
ST_109 : Operation 256 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:13->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 256 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 257 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:13->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 257 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 258 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 258 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 259 [1/1] (0.00ns)   --->   "%gold_addr_1 = getelementptr i64 %gold, i64 0, i64 %zext_ln26" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:26->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 259 'getelementptr' 'gold_addr_1' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 260 [1/1] (3.25ns)   --->   "%store_ln26 = store i64 %result_2, i10 %gold_addr_1" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:26->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 260 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>
ST_109 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.body.i12" [benchmarks/jianyicheng/getTanhDouble/src/inlined.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:40]   --->   Operation 261 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ addr_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ gold]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ addr_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg         (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
reuse_reg              (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
i_2                    (alloca           ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln13             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                      (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln16              (icmp             ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
add_ln16               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln16                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln16              (zext             ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
addr_in_addr           (getelementptr    ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln13             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
addr_in_load           (load             ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln17              (zext             ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gold_addr              (getelementptr    ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
reuse_addr_reg_load    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gold_load              (load             ) [ 00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
addr_cmp               (icmp             ) [ 00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
reuse_reg_load         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
beta                   (select           ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000]
mul_i                  (dmul             ) [ 00000000000000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000]
add_i                  (dadd             ) [ 00000000000000000000000000000000000011111111111111000000000000000000000000000000000000000000000000000000000000]
mul4_i                 (dmul             ) [ 00000000000000000000000000000000000000000000000000111111111111110000000000000000000000000000000000000000000000]
mul5_i                 (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000000000000000]
add6_i                 (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110000000000000000]
bitcast_ln19           (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                  (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln19             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln19              (icmp             ) [ 01111000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111110]
icmp_ln19_1            (icmp             ) [ 01111000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111110]
tmp_3                  (dcmp             ) [ 01111000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111110]
mul7_i                 (dmul             ) [ 01110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111100]
addr_out_addr          (getelementptr    ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000]
addr_out_load          (load             ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
result                 (dmul             ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
zext_ln26              (zext             ) [ 00001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
store_ln26             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln19                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln19               (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_2               (select           ) [ 00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
store_ln19             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln13      (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln13 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln16      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gold_addr_1            (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln26             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln16                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln0                (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="addr_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gold">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gold"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="addr_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="reuse_addr_reg_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="reuse_reg_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_2_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="addr_in_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="10" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="10" slack="0"/>
<pin id="70" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="addr_in_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="10" slack="0"/>
<pin id="75" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="addr_in_load/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="gold_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="64" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="10" slack="0"/>
<pin id="83" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gold_addr/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="10" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="1"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="gold_load/3 store_ln26/109 "/>
</bind>
</comp>

<comp id="92" class="1004" name="addr_out_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="10" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="10" slack="104"/>
<pin id="96" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="addr_out_addr/105 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="10" slack="0"/>
<pin id="101" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="addr_out_load/105 "/>
</bind>
</comp>

<comp id="105" class="1004" name="gold_addr_1_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="10" slack="2"/>
<pin id="109" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gold_addr_1/109 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="1"/>
<pin id="115" dir="0" index="1" bw="64" slack="0"/>
<pin id="116" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add_i/20 add6_i/64 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="1"/>
<pin id="121" dir="0" index="1" bw="64" slack="0"/>
<pin id="122" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i/6 mul4_i/36 mul5_i/50 mul7_i/80 result/94 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="75"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="25"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_3/80 "/>
</bind>
</comp>

<comp id="129" class="1005" name="reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="1"/>
<pin id="131" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i mul4_i mul5_i mul7_i result "/>
</bind>
</comp>

<comp id="135" class="1005" name="reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="1"/>
<pin id="137" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_i add6_i "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln13_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="10" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln0_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="64" slack="0"/>
<pin id="147" dir="0" index="1" bw="64" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln0_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="i_load_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="10" slack="0"/>
<pin id="157" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln16_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="0"/>
<pin id="160" dir="0" index="1" bw="10" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln16_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln16_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="10" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln13_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="10" slack="0"/>
<pin id="177" dir="0" index="1" bw="10" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln17_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="10" slack="1"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="reuse_addr_reg_load_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="3"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="addr_cmp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="0"/>
<pin id="189" dir="0" index="1" bw="64" slack="1"/>
<pin id="190" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="reuse_reg_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="4"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/5 "/>
</bind>
</comp>

<comp id="195" class="1004" name="beta_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="64" slack="0"/>
<pin id="198" dir="0" index="2" bw="64" slack="1"/>
<pin id="199" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="beta/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="bitcast_ln19_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="75"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19/80 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="11" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="0" index="2" bw="7" slack="0"/>
<pin id="208" dir="0" index="3" bw="7" slack="0"/>
<pin id="209" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/80 "/>
</bind>
</comp>

<comp id="214" class="1004" name="trunc_ln19_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/80 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln19_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="11" slack="0"/>
<pin id="220" dir="0" index="1" bw="11" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="28"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/80 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln19_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="52" slack="0"/>
<pin id="226" dir="0" index="1" bw="52" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="28"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_1/80 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln26_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="1"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/107 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln26_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="0"/>
<pin id="235" dir="0" index="1" bw="64" slack="106"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/107 "/>
</bind>
</comp>

<comp id="238" class="1004" name="or_ln19_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="28"/>
<pin id="240" dir="0" index="1" bw="1" slack="28"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/108 "/>
</bind>
</comp>

<comp id="242" class="1004" name="and_ln19_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="25"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19/108 "/>
</bind>
</comp>

<comp id="247" class="1004" name="result_2_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="64" slack="0"/>
<pin id="250" dir="0" index="2" bw="64" slack="1"/>
<pin id="251" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_2/108 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln19_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="0"/>
<pin id="257" dir="0" index="1" bw="64" slack="107"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/108 "/>
</bind>
</comp>

<comp id="260" class="1005" name="reuse_addr_reg_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="267" class="1005" name="reuse_reg_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="274" class="1005" name="i_2_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="10" slack="0"/>
<pin id="276" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="281" class="1005" name="icmp_ln16_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="285" class="1005" name="zext_ln16_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="104"/>
<pin id="287" dir="1" index="1" bw="64" slack="104"/>
</pin_list>
<bind>
<opset="zext_ln16 "/>
</bind>
</comp>

<comp id="290" class="1005" name="addr_in_addr_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="10" slack="1"/>
<pin id="292" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="addr_in_addr "/>
</bind>
</comp>

<comp id="295" class="1005" name="addr_in_load_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="10" slack="1"/>
<pin id="297" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="addr_in_load "/>
</bind>
</comp>

<comp id="300" class="1005" name="zext_ln17_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="1"/>
<pin id="302" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17 "/>
</bind>
</comp>

<comp id="305" class="1005" name="gold_addr_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="10" slack="1"/>
<pin id="307" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="gold_addr "/>
</bind>
</comp>

<comp id="310" class="1005" name="gold_load_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="1"/>
<pin id="312" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gold_load "/>
</bind>
</comp>

<comp id="315" class="1005" name="addr_cmp_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="320" class="1005" name="beta_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="1"/>
<pin id="322" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="beta "/>
</bind>
</comp>

<comp id="328" class="1005" name="icmp_ln19_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="28"/>
<pin id="330" dir="1" index="1" bw="1" slack="28"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="333" class="1005" name="icmp_ln19_1_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="28"/>
<pin id="335" dir="1" index="1" bw="1" slack="28"/>
</pin_list>
<bind>
<opset="icmp_ln19_1 "/>
</bind>
</comp>

<comp id="338" class="1005" name="tmp_3_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="25"/>
<pin id="340" dir="1" index="1" bw="1" slack="25"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="343" class="1005" name="addr_out_addr_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="1"/>
<pin id="345" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="addr_out_addr "/>
</bind>
</comp>

<comp id="348" class="1005" name="addr_out_load_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="1"/>
<pin id="350" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="addr_out_load "/>
</bind>
</comp>

<comp id="353" class="1005" name="zext_ln26_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="2"/>
<pin id="355" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="358" class="1005" name="result_2_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="1"/>
<pin id="360" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="result_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="105" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="119" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="134"><net_src comp="129" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="138"><net_src comp="113" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="162"><net_src comp="155" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="155" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="155" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="179"><net_src comp="164" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="180" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="191"><net_src comp="184" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="200"><net_src comp="192" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="210"><net_src comp="24" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="212"><net_src comp="26" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="213"><net_src comp="28" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="217"><net_src comp="201" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="204" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="30" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="214" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="32" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="237"><net_src comp="230" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="246"><net_src comp="238" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="34" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="129" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="259"><net_src comp="247" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="54" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="270"><net_src comp="58" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="273"><net_src comp="267" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="277"><net_src comp="62" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="280"><net_src comp="274" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="284"><net_src comp="158" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="170" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="293"><net_src comp="66" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="298"><net_src comp="73" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="303"><net_src comp="180" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="308"><net_src comp="79" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="313"><net_src comp="86" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="318"><net_src comp="187" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="323"><net_src comp="195" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="326"><net_src comp="320" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="327"><net_src comp="320" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="331"><net_src comp="218" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="336"><net_src comp="224" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="341"><net_src comp="124" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="346"><net_src comp="92" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="351"><net_src comp="99" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="356"><net_src comp="230" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="361"><net_src comp="247" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="86" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gold | {109 }
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_16_1 : addr_in | {1 2 }
	Port: main_Pipeline_VITIS_LOOP_16_1 : gold | {3 4 }
	Port: main_Pipeline_VITIS_LOOP_16_1 : addr_out | {105 106 }
  - Chain level:
	State 1
		store_ln13 : 1
		store_ln0 : 1
		store_ln0 : 1
		i : 1
		icmp_ln16 : 2
		add_ln16 : 2
		br_ln16 : 3
		zext_ln16 : 2
		addr_in_addr : 3
		addr_in_load : 4
		store_ln13 : 3
	State 2
	State 3
		gold_addr : 1
		gold_load : 2
	State 4
		addr_cmp : 1
	State 5
		beta : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
		tmp_2 : 1
		trunc_ln19 : 1
		icmp_ln19 : 2
		icmp_ln19_1 : 2
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
		addr_out_load : 1
	State 106
	State 107
		store_ln26 : 1
	State 108
		store_ln19 : 1
	State 109
		store_ln26 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   dadd   |     grp_fu_113     |    3    |   1112  |   1110  |
|----------|--------------------|---------|---------|---------|
|   dmul   |     grp_fu_119     |    10   |   558   |   678   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln16_fu_158  |    0    |    0    |    13   |
|   icmp   |   addr_cmp_fu_187  |    0    |    0    |    71   |
|          |  icmp_ln19_fu_218  |    0    |    0    |    12   |
|          | icmp_ln19_1_fu_224 |    0    |    0    |    59   |
|----------|--------------------|---------|---------|---------|
|  select  |     beta_fu_195    |    0    |    0    |    64   |
|          |   result_2_fu_247  |    0    |    0    |    64   |
|----------|--------------------|---------|---------|---------|
|    add   |   add_ln16_fu_164  |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|    or    |   or_ln19_fu_238   |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|    and   |   and_ln19_fu_242  |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|   dcmp   |     grp_fu_124     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln16_fu_170  |    0    |    0    |    0    |
|   zext   |  zext_ln17_fu_180  |    0    |    0    |    0    |
|          |  zext_ln26_fu_230  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|    tmp_2_fu_204    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln19_fu_214 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    13   |   1670  |   2088  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   addr_cmp_reg_315   |    1   |
| addr_in_addr_reg_290 |   10   |
| addr_in_load_reg_295 |   10   |
| addr_out_addr_reg_343|   10   |
| addr_out_load_reg_348|   10   |
|     beta_reg_320     |   64   |
|   gold_addr_reg_305  |   10   |
|   gold_load_reg_310  |   64   |
|      i_2_reg_274     |   10   |
|   icmp_ln16_reg_281  |    1   |
|  icmp_ln19_1_reg_333 |    1   |
|   icmp_ln19_reg_328  |    1   |
|        reg_129       |   64   |
|        reg_135       |   64   |
|   result_2_reg_358   |   64   |
|reuse_addr_reg_reg_260|   64   |
|   reuse_reg_reg_267  |   64   |
|     tmp_3_reg_338    |    1   |
|   zext_ln16_reg_285  |   64   |
|   zext_ln17_reg_300  |   64   |
|   zext_ln26_reg_353  |   64   |
+----------------------+--------+
|         Total        |   705  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_86 |  p0  |   3  |  10  |   30   ||    14   |
| grp_access_fu_99 |  p0  |   2  |  10  |   20   ||    9    |
|    grp_fu_113    |  p1  |   2  |  64  |   128  |
|    grp_fu_119    |  p0  |   3  |  64  |   192  ||    14   |
|    grp_fu_119    |  p1  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   518  ||  9.7666 ||    55   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   13   |    -   |  1670  |  2088  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   55   |
|  Register |    -   |    -   |   705  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   13   |    9   |  2375  |  2143  |
+-----------+--------+--------+--------+--------+
