###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        19038   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        13234   # Number of read row buffer hits
num_read_cmds                  =        19038   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         5812   # Number of ACT commands
num_pre_cmds                   =         5795   # Number of PRE commands
num_ondemand_pres              =         1318   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2921975   # Cyles of rank active rank.0
rank_active_cycles.1           =      2202896   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7078025   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7797104   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        17122   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          230   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           88   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           39   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           18   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           12   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            9   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            4   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            6   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            8   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1502   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         6950   # Read request latency (cycles)
read_latency[40-59]            =         4802   # Read request latency (cycles)
read_latency[60-79]            =         1966   # Read request latency (cycles)
read_latency[80-99]            =          708   # Read request latency (cycles)
read_latency[100-119]          =          613   # Read request latency (cycles)
read_latency[120-139]          =          419   # Read request latency (cycles)
read_latency[140-159]          =          317   # Read request latency (cycles)
read_latency[160-179]          =          226   # Read request latency (cycles)
read_latency[180-199]          =          233   # Read request latency (cycles)
read_latency[200-]             =         2804   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.67612e+07   # Read energy
act_energy                     =  1.59016e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.39745e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.74261e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.82331e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.37461e+09   # Active standby energy rank.1
average_read_latency           =      122.206   # Average read request latency (cycles)
average_interarrival           =      525.246   # Average request interarrival latency (cycles)
total_energy                   =  1.11353e+10   # Total energy (pJ)
average_power                  =      1113.53   # Average power (mW)
average_bandwidth              =     0.162458   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        20343   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        15189   # Number of read row buffer hits
num_read_cmds                  =        20343   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         5161   # Number of ACT commands
num_pre_cmds                   =         5141   # Number of PRE commands
num_ondemand_pres              =           61   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2443575   # Cyles of rank active rank.0
rank_active_cycles.1           =      2439730   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7556425   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7560270   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        18473   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          250   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           62   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           29   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           23   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           10   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           14   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            4   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            7   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            4   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1467   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         7568   # Read request latency (cycles)
read_latency[40-59]            =         4865   # Read request latency (cycles)
read_latency[60-79]            =         1475   # Read request latency (cycles)
read_latency[80-99]            =          634   # Read request latency (cycles)
read_latency[100-119]          =          380   # Read request latency (cycles)
read_latency[120-139]          =          297   # Read request latency (cycles)
read_latency[140-159]          =          254   # Read request latency (cycles)
read_latency[160-179]          =          228   # Read request latency (cycles)
read_latency[180-199]          =          221   # Read request latency (cycles)
read_latency[200-]             =         4421   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =   8.2023e+07   # Read energy
act_energy                     =  1.41205e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.62708e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.62893e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.52479e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.52239e+09   # Active standby energy rank.1
average_read_latency           =      166.277   # Average read request latency (cycles)
average_interarrival           =      491.551   # Average request interarrival latency (cycles)
total_energy                   =   1.1104e+10   # Total energy (pJ)
average_power                  =       1110.4   # Average power (mW)
average_bandwidth              =     0.173594   # Average bandwidth
