Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : vsdcaravel
Version: T-2022.03-SP5
Date   : Tue Dec 16 18:25:00 2025
****************************************

Operating Conditions: tsl18cio250_min   Library: tsl18cio250_min
Wire Load Model Mode: enclosed

  Startpoint: vddio_2 (input port)
  Endpoint: vddio (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vsdcaravel         540000                tsl18cio250_min

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  vddio_2 (inout)                          0.00       0.00 r
  padframe/vddio_pad2 (chip_io)            0.00       0.00 r
  padframe/vddio_pad (chip_io)             0.00       0.00 r
  vddio (inout)                            0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


1
