[0m[[0m[31merror[0m] [0m[0m/home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/src/main/scala/ysyx_25030077_arbiter.scala:169:8: value axi_r_size is not a member of chisel3.Bundle{val ifu_valid: chisel3.Bool; val pc: chisel3.UInt; val rs1_data: chisel3.UInt; val rs2_data: chisel3.UInt; val imm: chisel3.UInt; val r_mask: chisel3.UInt; val w_mask: chisel3.UInt; val axi_ar_valid: chisel3.Bool; val axi_ar_addr: chisel3.UInt; val axi_ar_ready: chisel3.Bool; val axi_ar_id: chisel3.UInt; val axi_ar_len: chisel3.UInt; val axi_ar_size: chisel3.UInt; val axi_ar_burst: chisel3.UInt; val axi_aw_valid: chisel3.Bool; val axi_aw_addr: chisel3.UInt; val axi_aw_ready: chisel3.Bool; val axi_aw_id: chisel3.UInt; val axi_aw_len: chisel3.UInt; val axi_aw_size: chisel3.UInt; val axi_aw_burst: chisel3.UInt; val axi_w_valid: chisel3.Bool; val axi_w_data: chisel3.UInt; val axi_w_strb: chisel3.UInt; val axi_w_ready: chisel3.Bool; val axi_w_last: chisel3.Bool; val axi_r_valid: chisel3.Bool; val axi_r_data: chisel3.UInt; val axi_r_ready: chisel3.Bool; val axi_r_resp: chisel3.UInt; val axi_r_id: chisel3.UInt; val axi_r_last: chisel3.Bool; val axi_b_valid: chisel3.Bool; val axi_b_ready: chisel3.Bool; val axi_b_resp: chisel3.UInt; val axi_b_id: chisel3.UInt; val gpr_b_resp: chisel3.UInt; val gpr_r_valid: chisel3.Bool; val gpr_b_valid: chisel3.Bool; val gpr_r_ready: chisel3.Bool; val gpr_b_ready: chisel3.Bool; val gpr_data: chisel3.UInt; val inst: chisel3.UInt; val ifu_ready: chisel3.Bool; val r_valid_lsu: chisel3.Bool}[0m
[0m[[0m[31merror[0m] [0m[0m    io.axi_r_size  := MuxCase(0.U, Seq(    [0m
[0m[[0m[31merror[0m] [0m[0m       ^[0m
[0m[[0m[31merror[0m] [0m[0mone error found[0m
