# Project 5 
Design and verify a 2:1 mux, using continues assignment.

## Interface Definition
The module should have the following interface:

```verilog
input   a  
input   b
input   sel

output  y
```

