<!doctype html><html lang=en><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge,chrome=1"><title>Introduction to Memory - COMP3211 Musings</title><meta name=renderer content="webkit"><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1"><meta http-equiv=cache-control content="no-transform"><meta http-equiv=cache-control content="no-siteapp"><meta name=theme-color content="#f8f5ec"><meta name=msapplication-navbutton-color content="#f8f5ec"><meta name=apple-mobile-web-app-capable content="yes"><meta name=apple-mobile-web-app-status-bar-style content="#f8f5ec"><meta name=author content="z5206677"><meta name=description content="SRAM (Volatile) 16-word 4-bit SRAM structure"><meta name=keywords content="featherbear,COMP3211,UNSW"><meta name=generator content="Hugo 0.68.3 with theme even"><link rel=canonical href=../../lectures/introduction-to-memory/><link rel=apple-touch-icon sizes=180x180 href=../../apple-touch-icon.png><link rel=icon type=image/png sizes=32x32 href=../../favicon-32x32.png><link rel=icon type=image/png sizes=16x16 href=../../favicon-16x16.png><link rel=manifest href=../../manifest.json><link rel=mask-icon href=../../safari-pinned-tab.svg color=#5bbad5><link href=../../sass/main.min.46877d277c22ebe08dcb937692b8b1d6e40ef958752120243d0f48fdfabcb35a.css rel=stylesheet><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@3.1.20/dist/jquery.fancybox.min.css integrity="sha256-7TyXnr2YU040zfSP+rEcz29ggW4j56/ujTPwjMzyqFY=" crossorigin=anonymous><link rel=stylesheet href=../../css/typedjs.shortcode.css><link rel=stylesheet href=../../css/fixDetails.css><link rel=stylesheet href=../../css/fancyBox.css><meta property="og:title" content="Introduction to Memory"><meta property="og:description" content="SRAM (Volatile) 16-word 4-bit SRAM structure"><meta property="og:type" content="article"><meta property="og:url" content="/lectures/introduction-to-memory/"><meta property="article:published_time" content="2021-03-14T14:46:04+00:00"><meta property="article:modified_time" content="2021-11-02T12:26:48+11:00"><meta itemprop=name content="Introduction to Memory"><meta itemprop=description content="SRAM (Volatile) 16-word 4-bit SRAM structure"><meta itemprop=datePublished content="2021-03-14T14:46:04+00:00"><meta itemprop=dateModified content="2021-11-02T12:26:48+11:00"><meta itemprop=wordCount content="661"><meta itemprop=keywords content><meta name=twitter:card content="summary"><meta name=twitter:title content="Introduction to Memory"><meta name=twitter:description content="SRAM (Volatile) 16-word 4-bit SRAM structure"><!--[if lte IE 9]><script src=https://cdnjs.cloudflare.com/ajax/libs/classlist/1.1.20170427/classList.min.js></script><![endif]--><!--[if lt IE 9]><script src=https://cdn.jsdelivr.net/npm/html5shiv@3.7.3/dist/html5shiv.min.js></script><script src=https://cdn.jsdelivr.net/npm/respond.js@1.4.2/dest/respond.min.js></script><![endif]--></head><body><div id=mobile-navbar class=mobile-navbar><div class=mobile-header-logo><a href=../../ class=logo>COMP3211 Musings</a></div><div class=mobile-navbar-icon><span></span><span></span><span></span></div></div><nav id=mobile-menu class="mobile-menu slideout-menu"><ul class=mobile-menu-list><a href=../../><li class=mobile-menu-item>Home</li></a><a href=https://github.com/featherbear/UNSW-COMP3211><li class=mobile-menu-item>GitHub</li></a><a href=../../categories/><li class=mobile-menu-item>Categories</li></a></ul></nav><div class=container id=mobile-panel><header id=header class=header><div class=logo-wrapper><a href=../../ class=logo>COMP3211 Musings</a></div><nav class=site-navbar><ul id=menu class=menu><li class=menu-item><a class=menu-item-link href=../../>Home</a></li><li class=menu-item><a class=menu-item-link href=https://github.com/featherbear/UNSW-COMP3211>GitHub</a></li><li class=menu-item><a class=menu-item-link href=../../categories/>Categories</a></li></ul></nav></header><main id=main class=main><div class=content-wrapper><div id=content class=content><article class=post><header class=post-header><h1 class=post-title>Introduction to Memory</h1><div class=post-meta><span class=post-time>2021-03-14</span><div class=post-category><a href=../../categories/lectures/>Lectures</a></div></div></header><div class=post-toc id=post-toc><h2 class=post-toc-title>Contents</h2><div class="post-toc-content always-active"><nav id=TableOfContents><ul><li><ul><li><a href=#sram-volatile>SRAM (Volatile)</a></li><li><a href=#dram-volatile>DRAM (Volatile)</a></li><li><a href=#hard-disk-drives-hdd---non-volatile>Hard Disk Drives (HDD) - Non-Volatile</a></li><li><a href=#solid-state-disks-ssd-and-flash>Solid State Disks (SSD) and Flash</a></li><li><a href=#trends--cpu-vs-memory-improvements>Trends | CPU vs Memory improvements</a></li><li><a href=#memory-hierarchy>Memory Hierarchy</a></li><li><a href=#typical-two-level-memory-hierarchy>Typical two-level memory hierarchy</a></li></ul></li></ul></nav></div></div><div class=post-content><p><img src=../../uploads/Snipaste_2021-03-15_04-14-49.png alt></p><p><img src=../../uploads/snipaste_2021-03-19_01-23-56.png alt></p><h2 id=sram-volatile>SRAM (Volatile)</h2><p><img src=../../uploads/Snipaste_2021-03-15_03-26-21.png alt></p><p><strong>16-word 4-bit SRAM structure</strong></p><p><img src=../../uploads/Snipaste_2021-03-15_03-31-04.png alt></p><p><img src=../../uploads/Snipaste_2021-03-15_03-32-44.png alt></p><ul><li>Precharge required to get the electrical components to their required voltage/energy</li></ul><h2 id=dram-volatile>DRAM (Volatile)</h2><p><img src=../../uploads/Snipaste_2021-03-15_03-37-05.png alt></p><p><img src=../../uploads/Snipaste_2021-03-15_03-37-33.png alt></p><p><strong>Typical DRAM bank</strong></p><p><img src=../../uploads/Snipaste_2021-03-15_03-38-34.png alt></p><p>Only half the number of address bits is required, as we can switch usage of the input as a row or column selector</p><p><strong>1-transistor DRAM cell</strong></p><p><img src=../../uploads/Snipaste_2021-03-15_03-41-02.png alt></p><p>As a result of the circuit configuration, the voltage/current in the capacitor can drain over time. Therefore a refresh is required (i.e. doing a dummy read/write to every cell in a row) - which is often performed by special hardware refresh control components. This operation is power hungry and sacrifices performance.</p><p><img src=../../uploads/Snipaste_2021-03-15_03-45-29.png alt></p><p><strong>DRAM Access Cycle</strong></p><blockquote><p>The entire row must be read at a time</p></blockquote><ol><li>Open the row related to the memory location (and precharge)</li><li>Access the column (read / write)</li><li>Precharge the bit lines for the next different row access</li></ol><p><strong>Performance</strong></p><p><img src=../../uploads/Snipaste_2021-03-15_03-47-29.png alt></p><h3 id=increasing-data-throughput>Increasing Data Throughput</h3><p><strong>Burst Mode</strong> - Consecutive accesses without the need to send the address of each word in the row.<br>Saves T_rac (row access delay), by only sending the other required column (word) addressess<br><img src=../../uploads/Snipaste_2021-03-15_03-53-17.png alt></p><p><strong>Multi-bank Interleaved Access</strong> - Access different banks at the same time.<br><img src=../../uploads/Snipaste_2021-03-15_03-55-20.png alt></p><p><strong>Wide memory data bus</strong> - Transfer multiple words at the same time along the data bus line<br><img src=../../uploads/Snipaste_2021-03-15_03-56-13.png alt><br><img src=../../uploads/Snipaste_2021-03-15_03-58-47.png alt></p><h3 id=increasing-data-rate>Increasing Data Rate</h3><p><strong>DDR DRAM</strong> (Double Data Rate) - Transfer on both rising and falling clock edges<br><strong>QDR DRAM</strong> (Quad Data Rate) - DDR functionality on separate input and output port</p><h2 id=hard-disk-drives-hdd---non-volatile>Hard Disk Drives (HDD) - Non-Volatile</h2><p>Disks contains magnetically-coated platters, which contain tracks that are split into sectors.<br>The magnetic orientation of the field represents a bit.</p><p>The controller handles the read/write mechanism, motor operation, etc.</p><p><strong>Performance / Delays</strong></p><ul><li>Seek time - time between file request and when the first byte is received (~10-20ms)</li><li>Rotational latency - time required for the first bit of the data sector to pass through the read/write head (~2-4ms)</li><li>Data rate - bytes per second that the drive can deliver to the CPU</li></ul><h2 id=solid-state-disks-ssd-and-flash>Solid State Disks (SSD) and Flash</h2><ul><li>Everything is electronic - no mechanical moving parts</li><li>Each cell is a modified transistor with a floating gate and a control gate</li><li>The two gates are separated by a thin oxide layer</li><li>The floating gate 'links' to the word line throug the control gate with a small threshold<ul><li>When linked, the cell has a value of <code>1</code>, else <code>0</code></li><li>When unlinked (through negative electrons acting as a barrier), there is a large threshold; preventing current from flowing
<img src=../../uploads/Snipaste_2021-03-15_04-09-16.png alt>
<img src=../../uploads/Snipaste_2021-03-15_04-08-11.png alt></li></ul></li></ul><hr><h2 id=trends--cpu-vs-memory-improvements>Trends | CPU vs Memory improvements</h2><p><img src=../../uploads/Snipaste_2021-03-15_04-10-49.png alt></p><hr><p><img src=../../uploads/Snipaste_2021-03-15_04-12-25.png alt><br>Slow memory affects speed by quite a lot!</p><hr><h2 id=memory-hierarchy>Memory Hierarchy</h2><p>Changing the external representation of memory so that it appears, fast, cheap and large.</p><ul><li>Store everything on the disk</li><li>Copy recent required data from the disk to the smaller DRAM ("main memory")</li><li>Copy more recently accessed and nearby items from the DRAM to an even smaller SRAM ("cache")</li></ul><h2 id=typical-two-level-memory-hierarchy>Typical two-level memory hierarchy</h2><p><img src=../../uploads/snipaste_2021-03-19_01-32-44.png alt><br>The processor accesses cache for data</p><hr><p>Cache Hit - The accessed data is present in the cache<br>Cache Miss - The required data is not in the cache; copy the data from the memory to the cache</p><ul><li>Cache Hit Rate = <code>Hits / Accesses</code></li><li>Hit Time - Time taken to access the cache</li><li>Cache Miss Rate = <code>Misses / Accesses</code> = <code>1 - hit rate</code></li><li>Miss Penalty - The time taken to copy the data block from the memory to the cache</li></ul><hr><h3 id=principle-of-locality>Principle Of Locality</h3><p>Programs tends to access a relatively small portion of the address space over a small period of time.</p><ul><li>Temporal Locality (Time) - Will tend to be referenced again<ul><li>i.e. leave items in the cache</li></ul></li><li>Spatial Locality (Space) - Nearby addresses will likely to be accessed<ul><li>i.e. move a bunch of data to the cache</li></ul></li></ul><h3 id=average-access-time>Average Access Time</h3><p>Average memory access time (AMAT) = Hit time + Miss rate * Miss penalty</p><p><img src=../../uploads/snipaste_2021-03-19_01-50-06.png alt></p><ul><li>Register &lt;-> Memory operation is implemented by the compiler / programmer</li><li>Cache &lt;-> Memory operation is implemented by hardware</li><li>Memory &lt;-> Disk operation is implemented by the hardware, OS (virtual memory), and the programmer</li></ul></div><footer class=post-footer><nav class=post-nav><a class=prev href=../../lectures/pipelined-processors/><i class="iconfont icon-left"></i><span class="prev-text nav-default">Pipelined Processors</span>
<span class="prev-text nav-mobile">Prev</span></a>
<a class=next href=../../lectures/cache-design/><span class="next-text nav-default">Cache Design</span>
<span class="next-text nav-mobile">Next</span>
<i class="iconfont icon-right"></i></a></nav></footer></article><script>(function(f,a,t,h,o,m){a[h]=a[h]||function(){(a[h].q=a[h].q||[]).push(arguments)};o=f.createElement('script'),m=f.getElementsByTagName('script')[0];o.async=1;o.src=t;o.id='fathom-script';m.parentNode.insertBefore(o,m)})(document,window,'//ss.featherbear.cc/tracker.js','fathom');fathom('set','siteId','NEQTU');fathom('trackPageview');</script></div></div></main><footer id=footer class=footer><div class=social-links><a href=mailto:z5206677@student.unsw.edu.au class="iconfont icon-email" title=email></a><a href=https://www.linkedin.com/in/andrewjinmengwong/ class="iconfont icon-linkedin" title=linkedin></a><a href=https://github.com/featherbear class="iconfont icon-github" title=github></a><a href=https://www.instagram.com/_andrewjwong/ class="iconfont icon-instagram" title=instagram></a><a href=../../index.xml type=application/rss+xml class="iconfont icon-rss" title=rss></a></div><div class=copyright><span class=power-by>Powered by <a class=hexo-link href=https://gohugo.io>Hugo</a></span>
<span class=division>|</span>
<span class=theme-info>Theme -
<a class=theme-link href=https://github.com/olOwOlo/hugo-theme-even>Even</a></span>
<span class=copyright-year>&copy;
2021
<span class=heart><i class="iconfont icon-heart"></i></span><span class=author>Andrew Wong (z5206677)</span></span></div></footer><div class=back-to-top id=back-to-top><i class="iconfont icon-up"></i></div></div><script src=https://cdn.jsdelivr.net/npm/jquery@3.2.1/dist/jquery.min.js integrity="sha256-hwg4gsxgFZhOsEEamdOYGBf13FyQuiTwlAQgxVSNgt4=" crossorigin=anonymous></script><script src=https://cdn.jsdelivr.net/npm/slideout@1.0.1/dist/slideout.min.js integrity="sha256-t+zJ/g8/KXIJMjSVQdnibt4dlaDxc9zXr/9oNPeWqdg=" crossorigin=anonymous></script><script src=https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@3.1.20/dist/jquery.fancybox.min.js integrity="sha256-XVLffZaxoWfGUEbdzuLi7pwaUJv1cecsQJQqGLe7axY=" crossorigin=anonymous></script><script type=text/javascript src=../../js/main.min.d7b7ada643c9c1a983026e177f141f7363b4640d619caf01d8831a6718cd44ea.js></script><script type=application/javascript>var doNotTrack=false;if(!doNotTrack){window.ga=window.ga||function(){(ga.q=ga.q||[]).push(arguments)};ga.l=+new Date;ga('create','UA-107434487-2','auto');ga('send','pageview');}</script><script async src=https://www.google-analytics.com/analytics.js></script><script src=../../js/typed.js@2.0.9></script><script src=../../js/typedjs.shortcode.js></script></body></html>