[15:06:16.535] <TB3>     INFO: *** Welcome to pxar ***
[15:06:16.535] <TB3>     INFO: *** Today: 2016/05/31
[15:06:16.542] <TB3>     INFO: *** Version: b2a7-dirty
[15:06:16.542] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C15.dat
[15:06:16.543] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:06:16.543] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//defaultMaskFile.dat
[15:06:16.543] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters_C15.dat
[15:06:16.629] <TB3>     INFO:         clk: 4
[15:06:16.629] <TB3>     INFO:         ctr: 4
[15:06:16.629] <TB3>     INFO:         sda: 19
[15:06:16.629] <TB3>     INFO:         tin: 9
[15:06:16.629] <TB3>     INFO:         level: 15
[15:06:16.629] <TB3>     INFO:         triggerdelay: 0
[15:06:16.629] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[15:06:16.629] <TB3>     INFO: Log level: DEBUG
[15:06:16.640] <TB3>     INFO: Found DTB DTB_WRE7QJ
[15:06:16.650] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[15:06:16.653] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[15:06:16.656] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[15:06:18.211] <TB3>     INFO: DUT info: 
[15:06:18.211] <TB3>     INFO: The DUT currently contains the following objects:
[15:06:18.211] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[15:06:18.212] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[15:06:18.212] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[15:06:18.212] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[15:06:18.212] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:18.212] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:18.212] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:18.212] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:18.212] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:18.212] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:18.212] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:18.212] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:18.212] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:18.212] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:18.212] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:18.212] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:18.212] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:18.212] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:18.212] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:18.212] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:18.212] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[15:06:18.212] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:06:18.212] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:06:18.212] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:06:18.212] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:06:18.212] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[15:06:18.212] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:06:18.212] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[15:06:18.212] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[15:06:18.212] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:06:18.212] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:06:18.212] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:06:18.213] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[15:06:18.214] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:06:18.215] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:06:18.218] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30060544
[15:06:18.218] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x206cf20
[15:06:18.218] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1fe3770
[15:06:18.218] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fbb91d94010
[15:06:18.218] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fbb97fff510
[15:06:18.218] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30126080 fPxarMemory = 0x7fbb91d94010
[15:06:18.219] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 368.2mA
[15:06:18.220] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 458.2mA
[15:06:18.220] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.7 C
[15:06:18.220] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[15:06:18.621] <TB3>     INFO: enter 'restricted' command line mode
[15:06:18.621] <TB3>     INFO: enter test to run
[15:06:18.621] <TB3>     INFO:   test: FPIXTest no parameter change
[15:06:18.621] <TB3>     INFO:   running: fpixtest
[15:06:18.621] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[15:06:18.624] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[15:06:18.624] <TB3>     INFO: ######################################################################
[15:06:18.624] <TB3>     INFO: PixTestFPIXTest::doTest()
[15:06:18.624] <TB3>     INFO: ######################################################################
[15:06:18.627] <TB3>     INFO: ######################################################################
[15:06:18.627] <TB3>     INFO: PixTestPretest::doTest()
[15:06:18.627] <TB3>     INFO: ######################################################################
[15:06:18.630] <TB3>     INFO:    ----------------------------------------------------------------------
[15:06:18.630] <TB3>     INFO:    PixTestPretest::programROC() 
[15:06:18.630] <TB3>     INFO:    ----------------------------------------------------------------------
[15:06:36.647] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[15:06:36.647] <TB3>     INFO: IA differences per ROC:  19.3 17.7 17.7 18.5 18.5 19.3 16.9 17.7 20.1 19.3 19.3 20.9 18.5 16.1 17.7 19.3
[15:06:36.726] <TB3>     INFO:    ----------------------------------------------------------------------
[15:06:36.726] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[15:06:36.727] <TB3>     INFO:    ----------------------------------------------------------------------
[15:06:36.830] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.0312 mA
[15:06:36.931] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.7688 mA
[15:06:37.032] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  79 Ia 24.5687 mA
[15:06:37.132] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  77 Ia 23.7688 mA
[15:06:37.233] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  78 Ia 24.5687 mA
[15:06:37.334] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  76 Ia 23.7688 mA
[15:06:37.435] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  77 Ia 23.7688 mA
[15:06:37.536] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  78 Ia 23.7688 mA
[15:06:37.637] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  79 Ia 24.5687 mA
[15:06:37.737] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  77 Ia 23.7688 mA
[15:06:37.838] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  78 Ia 23.7688 mA
[15:06:37.939] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  79 Ia 23.7688 mA
[15:06:38.039] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  80 Ia 24.5687 mA
[15:06:38.140] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.1688 mA
[15:06:38.241] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  89 Ia 24.5687 mA
[15:06:38.342] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  87 Ia 24.5687 mA
[15:06:38.443] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  85 Ia 24.5687 mA
[15:06:38.544] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  83 Ia 23.7688 mA
[15:06:38.645] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  84 Ia 23.7688 mA
[15:06:38.745] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  85 Ia 24.5687 mA
[15:06:38.846] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  83 Ia 24.5687 mA
[15:06:38.947] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  81 Ia 23.7688 mA
[15:06:39.048] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  82 Ia 23.7688 mA
[15:06:39.149] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  83 Ia 23.7688 mA
[15:06:39.250] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  84 Ia 24.5687 mA
[15:06:39.351] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.1688 mA
[15:06:39.451] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  89 Ia 24.5687 mA
[15:06:39.552] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  87 Ia 24.5687 mA
[15:06:39.653] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  85 Ia 24.5687 mA
[15:06:39.753] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  83 Ia 24.5687 mA
[15:06:39.854] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  81 Ia 23.7688 mA
[15:06:39.955] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  82 Ia 23.7688 mA
[15:06:40.056] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  83 Ia 24.5687 mA
[15:06:40.156] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  81 Ia 23.7688 mA
[15:06:40.257] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  82 Ia 23.7688 mA
[15:06:40.358] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  83 Ia 23.7688 mA
[15:06:40.458] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  84 Ia 24.5687 mA
[15:06:40.560] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.9688 mA
[15:06:40.661] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  84 Ia 24.5687 mA
[15:06:40.762] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  82 Ia 24.5687 mA
[15:06:40.863] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  80 Ia 23.7688 mA
[15:06:40.972] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  81 Ia 23.7688 mA
[15:06:41.073] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  82 Ia 23.7688 mA
[15:06:41.174] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  83 Ia 24.5687 mA
[15:06:41.274] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  81 Ia 23.7688 mA
[15:06:41.376] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  82 Ia 24.5687 mA
[15:06:41.477] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  80 Ia 23.7688 mA
[15:06:41.578] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  81 Ia 23.7688 mA
[15:06:41.679] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  82 Ia 24.5687 mA
[15:06:41.782] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.7688 mA
[15:06:41.883] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  79 Ia 22.9688 mA
[15:06:41.984] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  85 Ia 25.3687 mA
[15:06:42.085] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  78 Ia 22.9688 mA
[15:06:42.185] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  84 Ia 24.5687 mA
[15:06:42.286] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  82 Ia 24.5687 mA
[15:06:42.387] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  80 Ia 24.5687 mA
[15:06:42.488] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  78 Ia 22.9688 mA
[15:06:42.589] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  84 Ia 24.5687 mA
[15:06:42.689] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  82 Ia 24.5687 mA
[15:06:42.790] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  80 Ia 24.5687 mA
[15:06:42.891] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  78 Ia 22.9688 mA
[15:06:42.993] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.7688 mA
[15:06:43.093] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  79 Ia 23.7688 mA
[15:06:43.194] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  80 Ia 24.5687 mA
[15:06:43.296] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  78 Ia 23.7688 mA
[15:06:43.396] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  79 Ia 23.7688 mA
[15:06:43.497] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  80 Ia 24.5687 mA
[15:06:43.599] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  78 Ia 23.7688 mA
[15:06:43.700] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  79 Ia 23.7688 mA
[15:06:43.801] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  80 Ia 24.5687 mA
[15:06:43.903] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  78 Ia 23.7688 mA
[15:06:43.004] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  79 Ia 23.7688 mA
[15:06:44.105] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  80 Ia 24.5687 mA
[15:06:44.207] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 21.3688 mA
[15:06:44.308] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  94 Ia 25.3687 mA
[15:06:44.409] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  87 Ia 23.7688 mA
[15:06:44.510] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  88 Ia 23.7688 mA
[15:06:44.611] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  89 Ia 23.7688 mA
[15:06:44.712] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  90 Ia 24.5687 mA
[15:06:44.813] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  88 Ia 23.7688 mA
[15:06:44.920] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  89 Ia 23.7688 mA
[15:06:45.021] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  90 Ia 24.5687 mA
[15:06:45.122] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  88 Ia 23.7688 mA
[15:06:45.223] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  89 Ia 24.5687 mA
[15:06:45.323] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  87 Ia 24.5687 mA
[15:06:45.425] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.1688 mA
[15:06:45.526] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  89 Ia 24.5687 mA
[15:06:45.627] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  87 Ia 24.5687 mA
[15:06:45.728] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  85 Ia 24.5687 mA
[15:06:45.828] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  83 Ia 24.5687 mA
[15:06:45.929] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  81 Ia 23.7688 mA
[15:06:46.030] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  82 Ia 23.7688 mA
[15:06:46.131] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  83 Ia 24.5687 mA
[15:06:46.232] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  81 Ia 23.7688 mA
[15:06:46.334] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  82 Ia 23.7688 mA
[15:06:46.435] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  83 Ia 24.5687 mA
[15:06:46.535] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  81 Ia 23.7688 mA
[15:06:46.637] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 24.5687 mA
[15:06:46.738] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  76 Ia 23.7688 mA
[15:06:46.838] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  77 Ia 24.5687 mA
[15:06:46.939] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  75 Ia 23.7688 mA
[15:06:47.041] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  76 Ia 23.7688 mA
[15:06:47.141] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  77 Ia 24.5687 mA
[15:06:47.241] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  75 Ia 23.7688 mA
[15:06:47.342] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  76 Ia 23.7688 mA
[15:06:47.444] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  77 Ia 23.7688 mA
[15:06:47.544] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  78 Ia 24.5687 mA
[15:06:47.645] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  76 Ia 23.7688 mA
[15:06:47.746] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  77 Ia 24.5687 mA
[15:06:47.848] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.9688 mA
[15:06:47.949] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  84 Ia 24.5687 mA
[15:06:48.050] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  82 Ia 24.5687 mA
[15:06:48.151] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  80 Ia 23.7688 mA
[15:06:48.252] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  81 Ia 24.5687 mA
[15:06:48.352] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  79 Ia 23.7688 mA
[15:06:48.453] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  80 Ia 24.5687 mA
[15:06:48.554] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  78 Ia 22.9688 mA
[15:06:48.655] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  84 Ia 24.5687 mA
[15:06:48.756] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  82 Ia 24.5687 mA
[15:06:48.857] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  80 Ia 23.7688 mA
[15:06:48.959] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  81 Ia 24.5687 mA
[15:06:49.060] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.9688 mA
[15:06:49.161] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  84 Ia 25.3687 mA
[15:06:49.261] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  77 Ia 22.9688 mA
[15:06:49.362] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  83 Ia 24.5687 mA
[15:06:49.463] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  81 Ia 24.5687 mA
[15:06:49.564] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  79 Ia 23.7688 mA
[15:06:49.665] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  80 Ia 24.5687 mA
[15:06:49.769] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  78 Ia 22.9688 mA
[15:06:49.869] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  84 Ia 25.3687 mA
[15:06:49.970] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  77 Ia 22.9688 mA
[15:06:50.070] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  83 Ia 24.5687 mA
[15:06:50.171] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  81 Ia 24.5687 mA
[15:06:50.272] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 25.3687 mA
[15:06:50.373] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  71 Ia 24.5687 mA
[15:06:50.474] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  69 Ia 23.7688 mA
[15:06:50.575] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  70 Ia 24.5687 mA
[15:06:50.676] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  68 Ia 23.7688 mA
[15:06:50.776] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  69 Ia 23.7688 mA
[15:06:50.877] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  70 Ia 23.7688 mA
[15:06:50.978] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  71 Ia 24.5687 mA
[15:06:51.078] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  69 Ia 23.7688 mA
[15:06:51.179] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  70 Ia 24.5687 mA
[15:06:51.279] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  68 Ia 23.7688 mA
[15:06:51.380] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  69 Ia 23.7688 mA
[15:06:51.482] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.9688 mA
[15:06:51.583] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  84 Ia 24.5687 mA
[15:06:51.684] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  82 Ia 23.7688 mA
[15:06:51.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  83 Ia 24.5687 mA
[15:06:51.885] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  81 Ia 23.7688 mA
[15:06:51.986] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  82 Ia 24.5687 mA
[15:06:52.087] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  80 Ia 23.7688 mA
[15:06:52.188] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  81 Ia 23.7688 mA
[15:06:52.288] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  82 Ia 24.5687 mA
[15:06:52.389] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  80 Ia 23.7688 mA
[15:06:52.490] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  81 Ia 23.7688 mA
[15:06:52.591] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  82 Ia 23.7688 mA
[15:06:52.693] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 21.3688 mA
[15:06:52.793] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  94 Ia 24.5687 mA
[15:06:52.894] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  92 Ia 23.7688 mA
[15:06:52.995] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  93 Ia 23.7688 mA
[15:06:53.095] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  94 Ia 23.7688 mA
[15:06:53.196] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  95 Ia 24.5687 mA
[15:06:53.296] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  93 Ia 23.7688 mA
[15:06:53.397] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  94 Ia 24.5687 mA
[15:06:53.498] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  92 Ia 23.7688 mA
[15:06:53.599] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  93 Ia 23.7688 mA
[15:06:53.699] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  94 Ia 23.7688 mA
[15:06:53.800] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  95 Ia 24.5687 mA
[15:06:53.901] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.1688 mA
[15:06:53.002] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  89 Ia 24.5687 mA
[15:06:54.103] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  87 Ia 24.5687 mA
[15:06:54.203] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  85 Ia 24.5687 mA
[15:06:54.304] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  83 Ia 23.7688 mA
[15:06:54.405] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  84 Ia 24.5687 mA
[15:06:54.506] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  82 Ia 23.7688 mA
[15:06:54.608] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  83 Ia 23.7688 mA
[15:06:54.709] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  84 Ia 24.5687 mA
[15:06:54.810] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  82 Ia 23.7688 mA
[15:06:54.911] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  83 Ia 24.5687 mA
[15:06:55.011] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  81 Ia 23.7688 mA
[15:06:55.113] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.7688 mA
[15:06:55.213] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  79 Ia 23.7688 mA
[15:06:55.314] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  80 Ia 24.5687 mA
[15:06:55.415] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  78 Ia 23.7688 mA
[15:06:55.515] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  79 Ia 23.7688 mA
[15:06:55.616] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  80 Ia 24.5687 mA
[15:06:55.716] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  78 Ia 23.7688 mA
[15:06:55.817] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  79 Ia 23.7688 mA
[15:06:55.918] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  80 Ia 24.5687 mA
[15:06:56.019] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  78 Ia 22.9688 mA
[15:06:56.119] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  84 Ia 25.3687 mA
[15:06:56.220] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  77 Ia 23.7688 mA
[15:06:56.251] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  80
[15:06:56.251] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  84
[15:06:56.251] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  84
[15:06:56.251] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  82
[15:06:56.251] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  78
[15:06:56.251] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  80
[15:06:56.252] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  87
[15:06:56.252] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  81
[15:06:56.252] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  77
[15:06:56.252] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  81
[15:06:56.253] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  81
[15:06:56.253] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  69
[15:06:56.253] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  82
[15:06:56.253] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  95
[15:06:56.253] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  81
[15:06:56.253] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  77
[15:06:58.082] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 385.9 mA = 24.1188 mA/ROC
[15:06:58.082] <TB3>     INFO: i(loss) [mA/ROC]:     20.1  19.3  19.3  19.3  18.5  19.3  18.5  18.5  19.3  19.3  19.3  18.5  18.5  19.3  18.5  17.7
[15:06:58.114] <TB3>     INFO:    ----------------------------------------------------------------------
[15:06:58.115] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[15:06:58.115] <TB3>     INFO:    ----------------------------------------------------------------------
[15:06:58.251] <TB3>     INFO: Expecting 231680 events.
[15:07:06.476] <TB3>     INFO: 231680 events read in total (7507ms).
[15:07:06.629] <TB3>     INFO: Test took 8511ms.
[15:07:06.831] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 89 and Delta(CalDel) = 58
[15:07:06.835] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 113 and Delta(CalDel) = 58
[15:07:06.839] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 96 and Delta(CalDel) = 57
[15:07:06.842] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 68 and Delta(CalDel) = 61
[15:07:06.845] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 83 and Delta(CalDel) = 64
[15:07:06.849] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 95 and Delta(CalDel) = 60
[15:07:06.853] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 91 and Delta(CalDel) = 59
[15:07:06.856] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 83 and Delta(CalDel) = 55
[15:07:06.859] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 93 and Delta(CalDel) = 62
[15:07:06.863] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 98 and Delta(CalDel) = 62
[15:07:06.870] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 109 and Delta(CalDel) = 59
[15:07:06.873] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 100 and Delta(CalDel) = 62
[15:07:06.877] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 100 and Delta(CalDel) = 61
[15:07:06.881] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 94 and Delta(CalDel) = 61
[15:07:06.884] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 68 and Delta(CalDel) = 61
[15:07:06.887] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 80 and Delta(CalDel) = 59
[15:07:06.930] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[15:07:06.966] <TB3>     INFO:    ----------------------------------------------------------------------
[15:07:06.966] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[15:07:06.966] <TB3>     INFO:    ----------------------------------------------------------------------
[15:07:07.102] <TB3>     INFO: Expecting 231680 events.
[15:07:15.465] <TB3>     INFO: 231680 events read in total (7648ms).
[15:07:15.470] <TB3>     INFO: Test took 8501ms.
[15:07:15.493] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 29.5
[15:07:15.804] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 113 +/- 29.5
[15:07:15.809] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 122 +/- 28.5
[15:07:15.812] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[15:07:15.816] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 150 +/- 31.5
[15:07:15.819] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29
[15:07:15.823] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30
[15:07:15.826] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 116 +/- 27.5
[15:07:15.830] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31
[15:07:15.834] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30.5
[15:07:15.837] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 28
[15:07:15.841] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[15:07:15.844] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30.5
[15:07:15.850] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[15:07:15.853] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30.5
[15:07:15.857] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30.5
[15:07:15.891] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[15:07:15.891] <TB3>     INFO: CalDel:      125   113   122   138   150   135   125   116   141   141   134   143   138   137   140   130
[15:07:15.891] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[15:07:15.896] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C0.dat
[15:07:15.896] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C1.dat
[15:07:15.896] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C2.dat
[15:07:15.896] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C3.dat
[15:07:15.896] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C4.dat
[15:07:15.897] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C5.dat
[15:07:15.897] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C6.dat
[15:07:15.897] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C7.dat
[15:07:15.897] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C8.dat
[15:07:15.897] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C9.dat
[15:07:15.897] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C10.dat
[15:07:15.897] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C11.dat
[15:07:15.897] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C12.dat
[15:07:15.897] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C13.dat
[15:07:15.898] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C14.dat
[15:07:15.898] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C15.dat
[15:07:15.898] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:07:15.898] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:07:15.898] <TB3>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[15:07:15.898] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[15:07:15.983] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[15:07:15.983] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[15:07:15.983] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[15:07:15.983] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[15:07:15.985] <TB3>     INFO: ######################################################################
[15:07:15.986] <TB3>     INFO: PixTestTiming::doTest()
[15:07:15.986] <TB3>     INFO: ######################################################################
[15:07:15.986] <TB3>     INFO:    ----------------------------------------------------------------------
[15:07:15.986] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[15:07:15.986] <TB3>     INFO:    ----------------------------------------------------------------------
[15:07:15.986] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:07:23.157] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:07:25.443] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:07:27.716] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:07:29.989] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:07:32.274] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:07:34.548] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:07:36.825] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:07:39.106] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:07:45.704] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:07:47.978] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:07:50.252] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:07:52.525] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:07:54.802] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:07:57.078] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:07:59.351] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:08:01.624] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:08:04.460] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:08:05.988] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:08:07.515] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:08:09.038] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:08:10.558] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:08:12.078] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:08:13.607] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:08:15.133] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:08:21.098] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:08:22.621] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:08:24.144] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:08:25.675] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:08:27.202] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:08:28.732] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:08:30.255] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:08:31.778] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:08:37.539] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:08:39.058] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:08:40.579] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:08:42.099] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:08:43.620] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:08:45.141] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:08:46.663] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:08:48.184] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:08:53.780] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:08:56.054] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:08:58.327] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:09:00.602] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:09:02.875] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:09:05.150] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:09:07.424] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:09:09.696] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:09:13.402] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:09:15.676] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:09:17.950] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:09:20.226] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:09:22.501] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:09:24.775] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:09:27.050] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:09:29.324] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:09:33.310] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:09:35.583] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:09:37.856] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:09:40.129] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:09:42.405] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:09:44.675] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:09:46.948] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:09:49.223] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:09:55.443] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:09:57.723] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:09:59.996] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:10:02.270] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:10:04.543] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:10:06.816] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:10:09.089] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:10:11.362] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:10:17.394] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:10:19.667] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:10:21.942] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:10:24.215] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:10:26.488] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:10:28.761] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:10:31.036] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:10:33.309] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:10:36.333] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:10:37.853] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:10:39.375] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:10:40.895] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:10:42.415] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:10:43.938] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:10:45.458] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:10:46.977] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:11:01.720] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:11:03.241] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:11:04.763] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:11:06.282] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:11:07.803] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:11:09.325] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:11:10.847] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:11:12.378] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:11:17.660] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:11:19.181] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:11:20.703] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:11:22.223] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:11:23.744] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:11:25.267] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:11:26.787] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:11:28.308] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:11:34.715] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:11:36.989] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:11:39.274] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:11:41.549] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:11:43.823] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:11:46.097] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:11:48.371] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:11:50.646] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:11:52.356] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:11:54.631] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:11:56.904] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:11:59.177] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:12:01.450] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:12:03.723] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:12:05.998] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:12:08.271] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:12:13.364] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:12:15.637] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:12:17.911] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:12:20.183] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:12:22.456] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:12:24.730] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:12:27.006] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:12:29.664] <TB3>     INFO: TBM Phase Settings: 240
[15:12:29.664] <TB3>     INFO: 400MHz Phase: 4
[15:12:29.664] <TB3>     INFO: 160MHz Phase: 7
[15:12:29.664] <TB3>     INFO: Functional Phase Area: 5
[15:12:29.667] <TB3>     INFO: Test took 313681 ms.
[15:12:29.667] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[15:12:29.667] <TB3>     INFO:    ----------------------------------------------------------------------
[15:12:29.667] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[15:12:29.667] <TB3>     INFO:    ----------------------------------------------------------------------
[15:12:29.667] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[15:12:30.809] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[15:12:32.704] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[15:12:34.599] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[15:12:36.495] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[15:12:38.391] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[15:12:40.287] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[15:12:42.182] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[15:12:45.771] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[15:12:47.289] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[15:12:48.816] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[15:12:50.336] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[15:12:51.856] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[15:12:53.376] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[15:12:54.897] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[15:12:56.419] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[15:12:57.938] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[15:12:59.458] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[15:13:00.978] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[15:13:02.497] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[15:13:04.017] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[15:13:05.538] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[15:13:07.058] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[15:13:08.577] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[15:13:10.098] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[15:13:11.618] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[15:13:13.138] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[15:13:15.411] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[15:13:17.687] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[15:13:19.960] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[15:13:22.234] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[15:13:24.509] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[15:13:26.029] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[15:13:27.568] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[15:13:29.089] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[15:13:31.362] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[15:13:33.641] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[15:13:35.914] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[15:13:38.194] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[15:13:40.468] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[15:13:41.988] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[15:13:43.511] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[15:13:45.030] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[15:13:47.304] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[15:13:49.581] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[15:13:51.858] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[15:13:54.131] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[15:13:56.404] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[15:13:57.931] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[15:13:59.452] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[15:14:00.974] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[15:14:03.251] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[15:14:05.525] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[15:14:07.798] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[15:14:10.072] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[15:14:12.345] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[15:14:13.864] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[15:14:15.390] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[15:14:16.912] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[15:14:18.432] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[15:14:19.951] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[15:14:21.471] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[15:14:22.992] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[15:14:24.512] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[15:14:26.414] <TB3>     INFO: ROC Delay Settings: 228
[15:14:26.415] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[15:14:26.415] <TB3>     INFO: ROC Port 0 Delay: 4
[15:14:26.415] <TB3>     INFO: ROC Port 1 Delay: 4
[15:14:26.415] <TB3>     INFO: Functional ROC Area: 4
[15:14:26.419] <TB3>     INFO: Test took 116752 ms.
[15:14:26.419] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[15:14:26.419] <TB3>     INFO:    ----------------------------------------------------------------------
[15:14:26.419] <TB3>     INFO:    PixTestTiming::TimingTest()
[15:14:26.419] <TB3>     INFO:    ----------------------------------------------------------------------
[15:14:27.561] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e062 c000 a101 80b1 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c09 e062 c000 
[15:14:27.561] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e022 c000 a102 80c0 4c08 4c09 4c08 4c08 4c08 4c09 4c08 4c09 e022 c000 
[15:14:27.561] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4c09 4c09 4c09 4c09 4c09 4c09 4c09 4c09 e022 c000 a103 8000 4c09 4c08 4c09 4c09 4c09 4c0b 4c09 4c08 e022 c000 
[15:14:27.561] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[15:14:41.832] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:14:41.832] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[15:14:57.731] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:14:57.732] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[15:15:12.121] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:15:12.121] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[15:15:26.350] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:15:26.350] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[15:15:42.717] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:15:42.718] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[15:15:58.966] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:15:58.966] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[15:16:13.305] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:16:13.305] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[15:16:27.576] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:16:27.576] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[15:16:41.946] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:16:41.946] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[15:16:56.235] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:16:56.614] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:16:56.629] <TB3>     INFO: Decoding statistics:
[15:16:56.629] <TB3>     INFO:   General information:
[15:16:56.630] <TB3>     INFO: 	 16bit words read:         240000000
[15:16:56.630] <TB3>     INFO: 	 valid events total:       20000000
[15:16:56.630] <TB3>     INFO: 	 empty events:             20000000
[15:16:56.630] <TB3>     INFO: 	 valid events with pixels: 0
[15:16:56.630] <TB3>     INFO: 	 valid pixel hits:         0
[15:16:56.630] <TB3>     INFO:   Event errors: 	           0
[15:16:56.630] <TB3>     INFO: 	 start marker:             0
[15:16:56.630] <TB3>     INFO: 	 stop marker:              0
[15:16:56.630] <TB3>     INFO: 	 overflow:                 0
[15:16:56.630] <TB3>     INFO: 	 invalid 5bit words:       0
[15:16:56.630] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[15:16:56.630] <TB3>     INFO:   TBM errors: 		           0
[15:16:56.630] <TB3>     INFO: 	 flawed TBM headers:       0
[15:16:56.630] <TB3>     INFO: 	 flawed TBM trailers:      0
[15:16:56.630] <TB3>     INFO: 	 event ID mismatches:      0
[15:16:56.630] <TB3>     INFO:   ROC errors: 		           0
[15:16:56.630] <TB3>     INFO: 	 missing ROC header(s):    0
[15:16:56.630] <TB3>     INFO: 	 misplaced readback start: 0
[15:16:56.630] <TB3>     INFO:   Pixel decoding errors:	   0
[15:16:56.630] <TB3>     INFO: 	 pixel data incomplete:    0
[15:16:56.630] <TB3>     INFO: 	 pixel address:            0
[15:16:56.630] <TB3>     INFO: 	 pulse height fill bit:    0
[15:16:56.630] <TB3>     INFO: 	 buffer corruption:        0
[15:16:56.630] <TB3>     INFO:    ----------------------------------------------------------------------
[15:16:56.630] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[15:16:56.630] <TB3>     INFO:    ----------------------------------------------------------------------
[15:16:56.630] <TB3>     INFO:    ----------------------------------------------------------------------
[15:16:56.630] <TB3>     INFO:    Read back bit status: 1
[15:16:56.630] <TB3>     INFO:    ----------------------------------------------------------------------
[15:16:56.630] <TB3>     INFO:    ----------------------------------------------------------------------
[15:16:56.630] <TB3>     INFO:    Timings are good!
[15:16:56.630] <TB3>     INFO:    ----------------------------------------------------------------------
[15:16:56.630] <TB3>     INFO: Test took 150211 ms.
[15:16:56.630] <TB3>     INFO: PixTestTiming::TimingTest() done.
[15:16:56.630] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:16:56.630] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:16:56.630] <TB3>     INFO: PixTestTiming::doTest took 580647 ms.
[15:16:56.630] <TB3>     INFO: PixTestTiming::doTest() done
[15:16:56.631] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[15:16:56.631] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[15:16:56.631] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[15:16:56.631] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[15:16:56.631] <TB3>     INFO: Write out ROCDelayScan3_V0
[15:16:56.632] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[15:16:56.632] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[15:16:56.981] <TB3>     INFO: ######################################################################
[15:16:56.981] <TB3>     INFO: PixTestAlive::doTest()
[15:16:56.981] <TB3>     INFO: ######################################################################
[15:16:56.984] <TB3>     INFO:    ----------------------------------------------------------------------
[15:16:56.984] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:16:56.984] <TB3>     INFO:    ----------------------------------------------------------------------
[15:16:56.985] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:16:57.330] <TB3>     INFO: Expecting 41600 events.
[15:17:01.435] <TB3>     INFO: 41600 events read in total (3390ms).
[15:17:01.436] <TB3>     INFO: Test took 4451ms.
[15:17:01.444] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:17:01.444] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[15:17:01.444] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:17:01.819] <TB3>     INFO: PixTestAlive::aliveTest() done
[15:17:01.820] <TB3>     INFO: number of dead pixels (per ROC):     0    0    1    0    0    0    0    1    0    0    0    0    0    0    0    0
[15:17:01.820] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    1    0    0    0    0    1    0    0    0    0    0    0    0    0
[15:17:01.822] <TB3>     INFO:    ----------------------------------------------------------------------
[15:17:01.822] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:17:01.822] <TB3>     INFO:    ----------------------------------------------------------------------
[15:17:01.824] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:17:02.167] <TB3>     INFO: Expecting 41600 events.
[15:17:05.147] <TB3>     INFO: 41600 events read in total (2265ms).
[15:17:05.147] <TB3>     INFO: Test took 3323ms.
[15:17:05.147] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:17:05.147] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[15:17:05.147] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[15:17:05.148] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[15:17:05.552] <TB3>     INFO: PixTestAlive::maskTest() done
[15:17:05.553] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:17:05.555] <TB3>     INFO:    ----------------------------------------------------------------------
[15:17:05.555] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:17:05.555] <TB3>     INFO:    ----------------------------------------------------------------------
[15:17:05.557] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:17:05.905] <TB3>     INFO: Expecting 41600 events.
[15:17:09.998] <TB3>     INFO: 41600 events read in total (3378ms).
[15:17:09.999] <TB3>     INFO: Test took 4442ms.
[15:17:10.006] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:17:10.007] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[15:17:10.007] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[15:17:10.384] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[15:17:10.384] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:17:10.384] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[15:17:10.384] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[15:17:10.392] <TB3>     INFO: ######################################################################
[15:17:10.392] <TB3>     INFO: PixTestTrim::doTest()
[15:17:10.392] <TB3>     INFO: ######################################################################
[15:17:10.396] <TB3>     INFO:    ----------------------------------------------------------------------
[15:17:10.396] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[15:17:10.396] <TB3>     INFO:    ----------------------------------------------------------------------
[15:17:10.480] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[15:17:10.480] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:17:10.504] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:17:10.505] <TB3>     INFO:     run 1 of 1
[15:17:10.505] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:17:10.859] <TB3>     INFO: Expecting 5025280 events.
[15:17:56.278] <TB3>     INFO: 1382304 events read in total (44705ms).
[15:18:39.691] <TB3>     INFO: 2746752 events read in total (88118ms).
[15:19:23.734] <TB3>     INFO: 4120440 events read in total (132162ms).
[15:19:52.900] <TB3>     INFO: 5025280 events read in total (161327ms).
[15:19:52.945] <TB3>     INFO: Test took 162440ms.
[15:19:53.010] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:19:53.136] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:19:54.527] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:19:55.942] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:19:57.321] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:19:58.635] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:19:59.979] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:20:01.377] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:20:02.718] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:20:04.040] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:20:05.425] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:20:06.789] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:20:08.185] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:20:09.602] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:20:10.987] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:20:12.351] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:20:13.641] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:20:14.972] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238661632
[15:20:14.975] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.4684 minThrLimit = 88.4481 minThrNLimit = 115.841 -> result = 88.4684 -> 88
[15:20:14.975] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.9894 minThrLimit = 99.9091 minThrNLimit = 126.539 -> result = 99.9894 -> 99
[15:20:14.976] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.6215 minThrLimit = 90.6128 minThrNLimit = 118.735 -> result = 90.6215 -> 90
[15:20:14.976] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.4552 minThrLimit = 81.4539 minThrNLimit = 107.362 -> result = 81.4552 -> 81
[15:20:14.976] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.5772 minThrLimit = 87.3789 minThrNLimit = 110.96 -> result = 87.5772 -> 87
[15:20:14.977] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.2646 minThrLimit = 89.2643 minThrNLimit = 119.446 -> result = 89.2646 -> 89
[15:20:14.977] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.6099 minThrLimit = 91.5842 minThrNLimit = 114.58 -> result = 91.6099 -> 91
[15:20:14.978] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.2039 minThrLimit = 87.1923 minThrNLimit = 110.238 -> result = 87.2039 -> 87
[15:20:14.978] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.4954 minThrLimit = 97.4737 minThrNLimit = 121.43 -> result = 97.4954 -> 97
[15:20:14.978] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.7572 minThrLimit = 94.7137 minThrNLimit = 117.979 -> result = 94.7572 -> 94
[15:20:14.979] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.6434 minThrLimit = 92.6236 minThrNLimit = 121.847 -> result = 92.6434 -> 92
[15:20:14.979] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.6572 minThrLimit = 91.6284 minThrNLimit = 123.819 -> result = 91.6572 -> 91
[15:20:14.979] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.6895 minThrLimit = 88.6658 minThrNLimit = 117.456 -> result = 88.6895 -> 88
[15:20:14.980] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.0283 minThrLimit = 93.0134 minThrNLimit = 116.697 -> result = 93.0283 -> 93
[15:20:14.980] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 78.2252 minThrLimit = 78.1384 minThrNLimit = 102.63 -> result = 78.2252 -> 78
[15:20:14.981] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.4439 minThrLimit = 88.4215 minThrNLimit = 110.95 -> result = 88.4439 -> 88
[15:20:14.981] <TB3>     INFO: ROC 0 VthrComp = 88
[15:20:14.982] <TB3>     INFO: ROC 1 VthrComp = 99
[15:20:14.982] <TB3>     INFO: ROC 2 VthrComp = 90
[15:20:14.982] <TB3>     INFO: ROC 3 VthrComp = 81
[15:20:14.982] <TB3>     INFO: ROC 4 VthrComp = 87
[15:20:14.982] <TB3>     INFO: ROC 5 VthrComp = 89
[15:20:14.982] <TB3>     INFO: ROC 6 VthrComp = 91
[15:20:14.982] <TB3>     INFO: ROC 7 VthrComp = 87
[15:20:14.982] <TB3>     INFO: ROC 8 VthrComp = 97
[15:20:14.982] <TB3>     INFO: ROC 9 VthrComp = 94
[15:20:14.983] <TB3>     INFO: ROC 10 VthrComp = 92
[15:20:14.983] <TB3>     INFO: ROC 11 VthrComp = 91
[15:20:14.983] <TB3>     INFO: ROC 12 VthrComp = 88
[15:20:14.983] <TB3>     INFO: ROC 13 VthrComp = 93
[15:20:14.983] <TB3>     INFO: ROC 14 VthrComp = 78
[15:20:14.983] <TB3>     INFO: ROC 15 VthrComp = 88
[15:20:14.983] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:20:14.983] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:20:14.001] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:20:14.001] <TB3>     INFO:     run 1 of 1
[15:20:14.001] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:20:15.343] <TB3>     INFO: Expecting 5025280 events.
[15:20:50.471] <TB3>     INFO: 884384 events read in total (34413ms).
[15:21:25.757] <TB3>     INFO: 1766504 events read in total (69699ms).
[15:22:01.105] <TB3>     INFO: 2647696 events read in total (105048ms).
[15:22:34.610] <TB3>     INFO: 3520552 events read in total (138552ms).
[15:23:09.919] <TB3>     INFO: 4389784 events read in total (173861ms).
[15:23:35.826] <TB3>     INFO: 5025280 events read in total (199768ms).
[15:23:35.893] <TB3>     INFO: Test took 200892ms.
[15:23:36.068] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:23:36.462] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:23:38.083] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:23:39.716] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:23:41.333] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:23:42.968] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:23:44.617] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:23:46.248] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:23:47.905] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:23:49.543] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:23:51.235] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:23:52.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:23:54.554] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:23:56.178] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:23:57.811] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:23:59.490] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:24:01.111] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:24:02.745] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 271142912
[15:24:02.748] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 54.9896 for pixel 17/69 mean/min/max = 44.6088/34.2181/54.9996
[15:24:02.749] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.9013 for pixel 6/13 mean/min/max = 44.5971/32.2044/56.9898
[15:24:02.749] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.3043 for pixel 17/0 mean/min/max = 45.0973/33.7899/56.4047
[15:24:02.749] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 53.4359 for pixel 8/1 mean/min/max = 43.4397/33.0738/53.8056
[15:24:02.750] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.1862 for pixel 20/0 mean/min/max = 44.2167/32.1444/56.289
[15:24:02.750] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.1295 for pixel 1/0 mean/min/max = 44.8552/33.5617/56.1486
[15:24:02.750] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 59.6273 for pixel 2/74 mean/min/max = 46.1346/32.6092/59.66
[15:24:02.751] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.2229 for pixel 25/79 mean/min/max = 43.7254/32.2228/55.2279
[15:24:02.751] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.2325 for pixel 8/74 mean/min/max = 44.2472/32.1793/56.3152
[15:24:02.751] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 66.7473 for pixel 0/64 mean/min/max = 48.7321/30.2355/67.2286
[15:24:02.752] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.7825 for pixel 5/79 mean/min/max = 44.1974/33.4773/54.9175
[15:24:02.752] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.2429 for pixel 0/3 mean/min/max = 44.9765/33.5964/56.3565
[15:24:02.752] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.6468 for pixel 6/2 mean/min/max = 44.6799/34.5221/54.8378
[15:24:02.753] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.438 for pixel 44/79 mean/min/max = 45.1182/32.7055/57.5308
[15:24:02.753] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 54.2142 for pixel 51/52 mean/min/max = 45.1347/35.6091/54.6603
[15:24:02.753] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.5972 for pixel 0/48 mean/min/max = 46.136/33.5579/58.7141
[15:24:02.754] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:02.886] <TB3>     INFO: Expecting 411648 events.
[15:24:10.625] <TB3>     INFO: 411648 events read in total (7018ms).
[15:24:10.632] <TB3>     INFO: Expecting 411648 events.
[15:24:18.207] <TB3>     INFO: 411648 events read in total (6917ms).
[15:24:18.216] <TB3>     INFO: Expecting 411648 events.
[15:24:25.800] <TB3>     INFO: 411648 events read in total (6921ms).
[15:24:25.812] <TB3>     INFO: Expecting 411648 events.
[15:24:33.310] <TB3>     INFO: 411648 events read in total (6839ms).
[15:24:33.325] <TB3>     INFO: Expecting 411648 events.
[15:24:40.801] <TB3>     INFO: 411648 events read in total (6822ms).
[15:24:40.819] <TB3>     INFO: Expecting 411648 events.
[15:24:48.426] <TB3>     INFO: 411648 events read in total (6949ms).
[15:24:48.447] <TB3>     INFO: Expecting 411648 events.
[15:24:56.103] <TB3>     INFO: 411648 events read in total (7008ms).
[15:24:56.124] <TB3>     INFO: Expecting 411648 events.
[15:25:03.836] <TB3>     INFO: 411648 events read in total (7061ms).
[15:25:03.861] <TB3>     INFO: Expecting 411648 events.
[15:25:11.457] <TB3>     INFO: 411648 events read in total (6950ms).
[15:25:11.506] <TB3>     INFO: Expecting 411648 events.
[15:25:19.078] <TB3>     INFO: 411648 events read in total (6948ms).
[15:25:19.107] <TB3>     INFO: Expecting 411648 events.
[15:25:26.761] <TB3>     INFO: 411648 events read in total (7008ms).
[15:25:26.794] <TB3>     INFO: Expecting 411648 events.
[15:25:34.488] <TB3>     INFO: 411648 events read in total (7055ms).
[15:25:34.524] <TB3>     INFO: Expecting 411648 events.
[15:25:42.132] <TB3>     INFO: 411648 events read in total (6971ms).
[15:25:42.168] <TB3>     INFO: Expecting 411648 events.
[15:25:49.740] <TB3>     INFO: 411648 events read in total (6938ms).
[15:25:49.779] <TB3>     INFO: Expecting 411648 events.
[15:25:57.339] <TB3>     INFO: 411648 events read in total (6925ms).
[15:25:57.384] <TB3>     INFO: Expecting 411648 events.
[15:26:05.123] <TB3>     INFO: 411648 events read in total (7109ms).
[15:26:05.170] <TB3>     INFO: Test took 122416ms.
[15:26:05.690] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3586 < 35 for itrim = 114; old thr = 34.0849 ... break
[15:26:05.728] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4678 < 35 for itrim+1 = 108; old thr = 34.8174 ... break
[15:26:05.770] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3367 < 35 for itrim = 98; old thr = 34.3515 ... break
[15:26:05.820] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7414 < 35 for itrim+1 = 103; old thr = 34.81 ... break
[15:26:05.863] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2863 < 35 for itrim = 100; old thr = 34.6161 ... break
[15:26:05.908] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.323 < 35 for itrim = 107; old thr = 34.5128 ... break
[15:26:05.938] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1506 < 35 for itrim = 103; old thr = 33.5157 ... break
[15:26:05.976] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1263 < 35 for itrim = 110; old thr = 33.0052 ... break
[15:26:06.012] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3935 < 35 for itrim = 108; old thr = 33.9975 ... break
[15:26:06.035] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0782 < 35 for itrim+1 = 120; old thr = 34.7533 ... break
[15:26:06.072] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2272 < 35 for itrim+1 = 96; old thr = 34.337 ... break
[15:26:06.108] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.008 < 35 for itrim = 99; old thr = 33.65 ... break
[15:26:06.153] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1805 < 35 for itrim+1 = 98; old thr = 34.5428 ... break
[15:26:06.186] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 36.009 < 35 for itrim = 95; old thr = 33.5007 ... break
[15:26:06.216] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4511 < 35 for itrim = 85; old thr = 34.3135 ... break
[15:26:06.244] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0515 < 35 for itrim = 98; old thr = 34.6343 ... break
[15:26:06.319] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:26:06.330] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:26:06.330] <TB3>     INFO:     run 1 of 1
[15:26:06.330] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:26:06.673] <TB3>     INFO: Expecting 5025280 events.
[15:26:43.029] <TB3>     INFO: 870520 events read in total (35642ms).
[15:27:18.062] <TB3>     INFO: 1739216 events read in total (70675ms).
[15:27:53.370] <TB3>     INFO: 2607232 events read in total (105983ms).
[15:28:27.857] <TB3>     INFO: 3466008 events read in total (140470ms).
[15:29:03.140] <TB3>     INFO: 4321120 events read in total (175753ms).
[15:29:32.382] <TB3>     INFO: 5025280 events read in total (204995ms).
[15:29:32.462] <TB3>     INFO: Test took 206132ms.
[15:29:32.646] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:29:33.073] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:29:34.665] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:29:36.284] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:29:37.867] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:29:39.446] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:29:41.045] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:29:42.621] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:29:44.254] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:29:45.841] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:29:47.466] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:29:49.104] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:29:50.683] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:29:52.251] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:29:53.797] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:29:55.382] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:29:56.965] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:29:58.574] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 286982144
[15:29:58.576] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.904511 .. 52.293302
[15:29:58.651] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 62 (-1/-1) hits flags = 528 (plus default)
[15:29:58.661] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:29:58.661] <TB3>     INFO:     run 1 of 1
[15:29:58.661] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:29:58.004] <TB3>     INFO: Expecting 2063360 events.
[15:30:38.224] <TB3>     INFO: 1135512 events read in total (38505ms).
[15:31:11.192] <TB3>     INFO: 2063360 events read in total (71473ms).
[15:31:11.227] <TB3>     INFO: Test took 72567ms.
[15:31:11.276] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:31:11.390] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:31:12.481] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:31:13.565] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:31:14.651] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:31:15.738] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:31:16.824] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:31:17.915] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:31:18.002] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:31:20.093] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:31:21.169] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:31:22.244] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:31:23.325] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:31:24.405] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:31:25.481] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:31:26.557] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:31:27.633] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:31:28.714] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248061952
[15:31:28.794] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 19.907327 .. 46.034343
[15:31:28.869] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 9 .. 56 (-1/-1) hits flags = 528 (plus default)
[15:31:28.879] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:31:28.879] <TB3>     INFO:     run 1 of 1
[15:31:28.879] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:31:29.223] <TB3>     INFO: Expecting 1597440 events.
[15:32:10.102] <TB3>     INFO: 1121976 events read in total (40164ms).
[15:32:27.180] <TB3>     INFO: 1597440 events read in total (57242ms).
[15:32:27.194] <TB3>     INFO: Test took 58315ms.
[15:32:27.229] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:32:27.312] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:32:28.290] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:32:29.295] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:32:30.280] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:32:31.268] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:32:32.258] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:32:33.242] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:32:34.253] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:32:35.281] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:32:36.301] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:32:37.322] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:32:38.344] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:32:39.362] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:32:40.380] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:32:41.392] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:32:42.407] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:32:43.423] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 302567424
[15:32:43.507] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.340417 .. 43.617039
[15:32:43.581] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 53 (-1/-1) hits flags = 528 (plus default)
[15:32:43.591] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:32:43.591] <TB3>     INFO:     run 1 of 1
[15:32:43.591] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:32:43.934] <TB3>     INFO: Expecting 1364480 events.
[15:33:24.992] <TB3>     INFO: 1119912 events read in total (40343ms).
[15:33:34.097] <TB3>     INFO: 1364480 events read in total (49448ms).
[15:33:34.119] <TB3>     INFO: Test took 50529ms.
[15:33:34.156] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:33:34.231] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:33:35.237] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:33:36.245] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:33:37.255] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:33:38.262] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:33:39.269] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:33:40.276] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:33:41.280] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:33:42.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:33:43.295] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:33:44.288] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:33:45.283] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:33:46.281] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:33:47.282] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:33:48.280] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:33:49.282] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:33:50.279] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 272728064
[15:33:50.361] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 26.181735 .. 42.348919
[15:33:50.437] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 16 .. 52 (-1/-1) hits flags = 528 (plus default)
[15:33:50.447] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:33:50.448] <TB3>     INFO:     run 1 of 1
[15:33:50.448] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:33:50.790] <TB3>     INFO: Expecting 1231360 events.
[15:34:31.550] <TB3>     INFO: 1103048 events read in total (40045ms).
[15:34:36.327] <TB3>     INFO: 1231360 events read in total (44822ms).
[15:34:36.341] <TB3>     INFO: Test took 45894ms.
[15:34:36.372] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:34:36.449] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:34:37.441] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:34:38.441] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:34:39.406] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:34:40.376] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:34:41.333] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:34:42.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:34:43.238] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:34:44.196] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:34:45.145] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:34:46.100] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:34:47.058] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:34:48.011] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:34:48.969] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:34:49.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:34:50.890] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:34:51.843] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 312705024
[15:34:51.929] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:34:51.929] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:34:51.940] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:34:51.940] <TB3>     INFO:     run 1 of 1
[15:34:51.940] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:34:52.291] <TB3>     INFO: Expecting 1364480 events.
[15:35:31.405] <TB3>     INFO: 1075464 events read in total (38399ms).
[15:35:42.432] <TB3>     INFO: 1364480 events read in total (49426ms).
[15:35:42.454] <TB3>     INFO: Test took 50515ms.
[15:35:42.492] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:35:42.567] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:35:43.547] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:35:44.529] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:35:45.508] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:35:46.491] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:35:47.469] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:35:48.445] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:35:49.421] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:35:50.402] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:35:51.380] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:35:52.350] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:35:53.333] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:35:54.313] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:35:55.291] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:35:56.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:35:57.247] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:35:58.224] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356069376
[15:35:58.261] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C0.dat
[15:35:58.261] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C1.dat
[15:35:58.261] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C2.dat
[15:35:58.261] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C3.dat
[15:35:58.261] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C4.dat
[15:35:58.261] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C5.dat
[15:35:58.261] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C6.dat
[15:35:58.261] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C7.dat
[15:35:58.261] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C8.dat
[15:35:58.261] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C9.dat
[15:35:58.262] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C10.dat
[15:35:58.262] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C11.dat
[15:35:58.262] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C12.dat
[15:35:58.262] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C13.dat
[15:35:58.262] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C14.dat
[15:35:58.262] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C15.dat
[15:35:58.262] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C0.dat
[15:35:58.270] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C1.dat
[15:35:58.279] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C2.dat
[15:35:58.285] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C3.dat
[15:35:58.292] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C4.dat
[15:35:58.299] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C5.dat
[15:35:58.306] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C6.dat
[15:35:58.312] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C7.dat
[15:35:58.319] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C8.dat
[15:35:58.329] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C9.dat
[15:35:58.336] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C10.dat
[15:35:58.343] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C11.dat
[15:35:58.350] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C12.dat
[15:35:58.356] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C13.dat
[15:35:58.363] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C14.dat
[15:35:58.370] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C15.dat
[15:35:58.377] <TB3>     INFO: PixTestTrim::trimTest() done
[15:35:58.377] <TB3>     INFO: vtrim:     114 108  98 103 100 107 103 110 108 120  96  99  98  95  85  98 
[15:35:58.377] <TB3>     INFO: vthrcomp:   88  99  90  81  87  89  91  87  97  94  92  91  88  93  78  88 
[15:35:58.377] <TB3>     INFO: vcal mean:  34.98  35.01  35.00  34.96  34.97  34.98  35.01  34.98  34.93  34.88  35.03  34.97  35.04  34.96  34.99  34.99 
[15:35:58.377] <TB3>     INFO: vcal RMS:    0.75   0.84   0.96   0.77   0.80   0.74   0.83   0.95   0.86   0.90   0.73   0.74   0.76   0.81   0.74   0.80 
[15:35:58.377] <TB3>     INFO: bits mean:   9.88   9.72   9.34  10.26   9.93   9.38   9.18  10.20  10.10   8.53   9.48   9.12   9.49   9.11   8.72   8.82 
[15:35:58.377] <TB3>     INFO: bits RMS:    2.29   2.67   2.59   2.29   2.62   2.57   2.72   2.50   2.54   3.12   2.58   2.72   2.42   2.86   2.57   2.75 
[15:35:58.388] <TB3>     INFO:    ----------------------------------------------------------------------
[15:35:58.389] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:35:58.389] <TB3>     INFO:    ----------------------------------------------------------------------
[15:35:58.392] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:35:58.392] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:35:58.402] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:35:58.402] <TB3>     INFO:     run 1 of 1
[15:35:58.402] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:35:58.746] <TB3>     INFO: Expecting 4160000 events.
[15:36:44.367] <TB3>     INFO: 1105000 events read in total (44906ms).
[15:37:28.503] <TB3>     INFO: 2199375 events read in total (89042ms).
[15:38:13.309] <TB3>     INFO: 3281060 events read in total (133848ms).
[15:38:49.215] <TB3>     INFO: 4160000 events read in total (169754ms).
[15:38:49.282] <TB3>     INFO: Test took 170880ms.
[15:38:49.421] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:38:49.737] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:38:51.696] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:38:53.637] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:38:55.558] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:38:57.499] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:38:59.449] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:39:01.378] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:39:03.300] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:39:05.249] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:39:07.177] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:39:09.116] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:39:11.069] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:39:13.027] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:39:15.006] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:39:16.956] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:39:18.919] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:39:20.887] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 306237440
[15:39:20.888] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:39:20.963] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:39:20.963] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 181 (-1/-1) hits flags = 528 (plus default)
[15:39:20.973] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:39:20.973] <TB3>     INFO:     run 1 of 1
[15:39:20.973] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:39:21.317] <TB3>     INFO: Expecting 3785600 events.
[15:40:07.565] <TB3>     INFO: 1111165 events read in total (45533ms).
[15:40:52.806] <TB3>     INFO: 2209740 events read in total (90774ms).
[15:41:36.981] <TB3>     INFO: 3296800 events read in total (134950ms).
[15:41:57.042] <TB3>     INFO: 3785600 events read in total (155010ms).
[15:41:57.111] <TB3>     INFO: Test took 156138ms.
[15:41:57.248] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:41:57.516] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:41:59.310] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:42:01.069] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:42:02.851] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:42:04.686] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:42:06.522] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:42:08.358] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:42:10.211] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:42:12.059] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:42:13.902] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:42:15.724] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:42:17.568] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:42:19.423] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:42:21.277] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:42:23.133] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:42:24.963] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:42:26.786] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309768192
[15:42:26.787] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:42:26.861] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:42:26.861] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[15:42:26.872] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:42:26.872] <TB3>     INFO:     run 1 of 1
[15:42:26.872] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:42:27.215] <TB3>     INFO: Expecting 3536000 events.
[15:43:14.261] <TB3>     INFO: 1148265 events read in total (46332ms).
[15:43:58.645] <TB3>     INFO: 2279645 events read in total (90716ms).
[15:44:44.292] <TB3>     INFO: 3401900 events read in total (136363ms).
[15:44:50.136] <TB3>     INFO: 3536000 events read in total (142207ms).
[15:44:50.194] <TB3>     INFO: Test took 143322ms.
[15:44:50.309] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:44:50.528] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:44:52.264] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:44:53.949] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:44:55.675] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:44:57.434] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:44:59.159] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:45:00.886] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:45:02.603] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:45:04.339] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:45:06.053] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:45:07.753] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:45:09.478] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:45:11.231] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:45:12.960] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:45:14.706] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:45:16.484] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:45:18.250] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 306237440
[15:45:18.251] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:45:18.327] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:45:18.327] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[15:45:18.337] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:45:18.337] <TB3>     INFO:     run 1 of 1
[15:45:18.338] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:45:18.681] <TB3>     INFO: Expecting 3536000 events.
[15:46:05.762] <TB3>     INFO: 1147870 events read in total (46366ms).
[15:46:51.122] <TB3>     INFO: 2278755 events read in total (91726ms).
[15:47:37.161] <TB3>     INFO: 3400690 events read in total (137765ms).
[15:47:42.935] <TB3>     INFO: 3536000 events read in total (143539ms).
[15:47:42.990] <TB3>     INFO: Test took 144652ms.
[15:47:43.117] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:47:43.355] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:47:45.107] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:47:46.807] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:47:48.534] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:47:50.295] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:47:52.036] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:47:53.759] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:47:55.484] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:47:57.226] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:47:58.930] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:48:00.630] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:48:02.363] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:48:04.113] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:48:05.861] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:48:07.594] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:48:09.351] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:48:11.090] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 306237440
[15:48:11.090] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:48:11.164] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:48:11.164] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[15:48:11.175] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:48:11.175] <TB3>     INFO:     run 1 of 1
[15:48:11.175] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:48:11.517] <TB3>     INFO: Expecting 3536000 events.
[15:48:58.964] <TB3>     INFO: 1147350 events read in total (46732ms).
[15:49:45.672] <TB3>     INFO: 2277925 events read in total (93440ms).
[15:50:32.064] <TB3>     INFO: 3399710 events read in total (139833ms).
[15:50:37.000] <TB3>     INFO: 3536000 events read in total (145768ms).
[15:50:38.063] <TB3>     INFO: Test took 146888ms.
[15:50:38.185] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:50:38.414] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:50:40.227] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:50:41.998] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:50:43.794] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:50:45.618] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:50:47.435] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:50:49.240] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:50:51.037] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:50:52.868] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:50:54.655] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:50:56.430] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:50:58.227] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:51:00.042] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:51:01.828] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:51:03.625] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:51:05.443] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:51:07.256] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311951360
[15:51:07.257] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 7.70958, thr difference RMS: 1.15883
[15:51:07.257] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.15307, thr difference RMS: 1.78071
[15:51:07.258] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.13056, thr difference RMS: 1.25195
[15:51:07.258] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.76596, thr difference RMS: 1.17466
[15:51:07.258] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.50567, thr difference RMS: 1.27659
[15:51:07.258] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.21425, thr difference RMS: 1.22135
[15:51:07.259] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.75376, thr difference RMS: 1.74376
[15:51:07.259] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.21941, thr difference RMS: 1.3784
[15:51:07.259] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 7.90066, thr difference RMS: 1.73076
[15:51:07.259] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.09726, thr difference RMS: 1.82379
[15:51:07.259] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.45693, thr difference RMS: 1.36445
[15:51:07.260] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.37612, thr difference RMS: 1.23861
[15:51:07.260] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.44488, thr difference RMS: 1.32567
[15:51:07.260] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.53806, thr difference RMS: 1.56011
[15:51:07.260] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.44709, thr difference RMS: 1.19494
[15:51:07.260] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.89241, thr difference RMS: 1.37672
[15:51:07.261] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 7.67452, thr difference RMS: 1.14768
[15:51:07.261] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.1278, thr difference RMS: 1.76416
[15:51:07.261] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.24958, thr difference RMS: 1.25787
[15:51:07.261] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.72832, thr difference RMS: 1.15865
[15:51:07.261] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.46272, thr difference RMS: 1.284
[15:51:07.262] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.15261, thr difference RMS: 1.19163
[15:51:07.262] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.79926, thr difference RMS: 1.72617
[15:51:07.262] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.12793, thr difference RMS: 1.37114
[15:51:07.262] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 7.86306, thr difference RMS: 1.74586
[15:51:07.262] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.0515, thr difference RMS: 1.82253
[15:51:07.263] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.56371, thr difference RMS: 1.32302
[15:51:07.263] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.40933, thr difference RMS: 1.2304
[15:51:07.263] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.44152, thr difference RMS: 1.30395
[15:51:07.263] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.56813, thr difference RMS: 1.56497
[15:51:07.263] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.48094, thr difference RMS: 1.17431
[15:51:07.263] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.92512, thr difference RMS: 1.35692
[15:51:07.264] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 7.66309, thr difference RMS: 1.14871
[15:51:07.264] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.13703, thr difference RMS: 1.79089
[15:51:07.264] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.39228, thr difference RMS: 1.26066
[15:51:07.264] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.7823, thr difference RMS: 1.1443
[15:51:07.264] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.54859, thr difference RMS: 1.26647
[15:51:07.265] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.23764, thr difference RMS: 1.18202
[15:51:07.265] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.95868, thr difference RMS: 1.72758
[15:51:07.265] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.14629, thr difference RMS: 1.36777
[15:51:07.265] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 7.88589, thr difference RMS: 1.72899
[15:51:07.265] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.11999, thr difference RMS: 1.8082
[15:51:07.266] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.84196, thr difference RMS: 1.34119
[15:51:07.266] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.52486, thr difference RMS: 1.21352
[15:51:07.266] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.50903, thr difference RMS: 1.32782
[15:51:07.266] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.72775, thr difference RMS: 1.55365
[15:51:07.266] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.65474, thr difference RMS: 1.18768
[15:51:07.267] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.02502, thr difference RMS: 1.3804
[15:51:07.267] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 7.72265, thr difference RMS: 1.15299
[15:51:07.267] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.24299, thr difference RMS: 1.78921
[15:51:07.267] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.48851, thr difference RMS: 1.24862
[15:51:07.267] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 7.8434, thr difference RMS: 1.16289
[15:51:07.267] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.65412, thr difference RMS: 1.27697
[15:51:07.268] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.18982, thr difference RMS: 1.19844
[15:51:07.268] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.03384, thr difference RMS: 1.72811
[15:51:07.268] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.18272, thr difference RMS: 1.3709
[15:51:07.268] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 7.95222, thr difference RMS: 1.7247
[15:51:07.268] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.13308, thr difference RMS: 1.81813
[15:51:07.269] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.95941, thr difference RMS: 1.33939
[15:51:07.269] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.66361, thr difference RMS: 1.2262
[15:51:07.269] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.55713, thr difference RMS: 1.31557
[15:51:07.269] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.78498, thr difference RMS: 1.52726
[15:51:07.269] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.74675, thr difference RMS: 1.19753
[15:51:07.270] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.17278, thr difference RMS: 1.3592
[15:51:07.376] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[15:51:07.380] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2036 seconds
[15:51:07.380] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:51:08.088] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:51:08.088] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:51:08.090] <TB3>     INFO: ######################################################################
[15:51:08.090] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[15:51:08.091] <TB3>     INFO: ######################################################################
[15:51:08.091] <TB3>     INFO:    ----------------------------------------------------------------------
[15:51:08.091] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:51:08.091] <TB3>     INFO:    ----------------------------------------------------------------------
[15:51:08.091] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:51:08.101] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:51:08.101] <TB3>     INFO:     run 1 of 1
[15:51:08.102] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:51:08.444] <TB3>     INFO: Expecting 59072000 events.
[15:51:36.099] <TB3>     INFO: 1072800 events read in total (26940ms).
[15:52:04.429] <TB3>     INFO: 2141800 events read in total (55270ms).
[15:52:32.961] <TB3>     INFO: 3212400 events read in total (83802ms).
[15:53:01.454] <TB3>     INFO: 4283200 events read in total (112295ms).
[15:53:29.845] <TB3>     INFO: 5351600 events read in total (140686ms).
[15:53:58.313] <TB3>     INFO: 6422800 events read in total (169154ms).
[15:54:25.759] <TB3>     INFO: 7492800 events read in total (196600ms).
[15:54:54.344] <TB3>     INFO: 8561200 events read in total (225185ms).
[15:55:22.729] <TB3>     INFO: 9630800 events read in total (253570ms).
[15:55:51.153] <TB3>     INFO: 10701400 events read in total (281994ms).
[15:56:19.800] <TB3>     INFO: 11769600 events read in total (310642ms).
[15:56:48.335] <TB3>     INFO: 12839400 events read in total (339176ms).
[15:57:16.749] <TB3>     INFO: 13910200 events read in total (367590ms).
[15:57:45.328] <TB3>     INFO: 14978200 events read in total (396169ms).
[15:58:13.911] <TB3>     INFO: 16046400 events read in total (424752ms).
[15:58:41.369] <TB3>     INFO: 17119000 events read in total (452210ms).
[15:59:09.259] <TB3>     INFO: 18187000 events read in total (480100ms).
[15:59:37.701] <TB3>     INFO: 19255000 events read in total (508542ms).
[16:00:06.212] <TB3>     INFO: 20327400 events read in total (537053ms).
[16:00:34.622] <TB3>     INFO: 21396000 events read in total (565463ms).
[16:01:03.149] <TB3>     INFO: 22465200 events read in total (593990ms).
[16:01:31.656] <TB3>     INFO: 23537400 events read in total (622497ms).
[16:01:59.022] <TB3>     INFO: 24605800 events read in total (649863ms).
[16:02:27.433] <TB3>     INFO: 25673800 events read in total (678274ms).
[16:02:55.956] <TB3>     INFO: 26746400 events read in total (706797ms).
[16:03:24.535] <TB3>     INFO: 27814600 events read in total (735376ms).
[16:03:52.994] <TB3>     INFO: 28882600 events read in total (763835ms).
[16:04:21.441] <TB3>     INFO: 29954800 events read in total (792282ms).
[16:04:49.991] <TB3>     INFO: 31022800 events read in total (820832ms).
[16:05:17.312] <TB3>     INFO: 32091400 events read in total (848153ms).
[16:05:45.714] <TB3>     INFO: 33162800 events read in total (876555ms).
[16:06:18.654] <TB3>     INFO: 34231800 events read in total (909495ms).
[16:06:47.224] <TB3>     INFO: 35300200 events read in total (938065ms).
[16:07:15.645] <TB3>     INFO: 36371800 events read in total (966486ms).
[16:07:44.061] <TB3>     INFO: 37441000 events read in total (994902ms).
[16:08:12.550] <TB3>     INFO: 38509400 events read in total (1023391ms).
[16:08:41.033] <TB3>     INFO: 39581400 events read in total (1051874ms).
[16:09:09.555] <TB3>     INFO: 40650400 events read in total (1080396ms).
[16:09:38.081] <TB3>     INFO: 41718600 events read in total (1108922ms).
[16:10:06.572] <TB3>     INFO: 42789600 events read in total (1137413ms).
[16:10:35.082] <TB3>     INFO: 43859400 events read in total (1165923ms).
[16:11:03.470] <TB3>     INFO: 44927200 events read in total (1194311ms).
[16:11:31.986] <TB3>     INFO: 45997800 events read in total (1222827ms).
[16:12:00.543] <TB3>     INFO: 47067600 events read in total (1251384ms).
[16:12:29.023] <TB3>     INFO: 48135800 events read in total (1279864ms).
[16:12:57.510] <TB3>     INFO: 49204200 events read in total (1308351ms).
[16:13:26.034] <TB3>     INFO: 50275000 events read in total (1336875ms).
[16:13:54.481] <TB3>     INFO: 51343600 events read in total (1365322ms).
[16:14:22.922] <TB3>     INFO: 52411800 events read in total (1393763ms).
[16:14:51.423] <TB3>     INFO: 53482600 events read in total (1422264ms).
[16:15:19.784] <TB3>     INFO: 54552000 events read in total (1450625ms).
[16:15:48.191] <TB3>     INFO: 55619800 events read in total (1479032ms).
[16:16:16.623] <TB3>     INFO: 56688600 events read in total (1507464ms).
[16:16:45.031] <TB3>     INFO: 57759000 events read in total (1535872ms).
[16:17:13.530] <TB3>     INFO: 58827400 events read in total (1564371ms).
[16:17:20.295] <TB3>     INFO: 59072000 events read in total (1571136ms).
[16:17:20.316] <TB3>     INFO: Test took 1572214ms.
[16:17:20.383] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:17:20.519] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:17:20.519] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:17:21.686] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:17:21.686] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:17:22.851] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:17:22.851] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:17:23.995] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:17:23.995] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:17:25.152] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:17:25.152] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:17:26.297] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:17:26.297] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:17:27.446] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:17:27.446] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:17:28.615] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:17:28.615] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:17:29.761] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:17:29.761] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:17:30.934] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:17:30.934] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:17:32.102] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:17:32.102] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:17:33.261] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:17:33.261] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:17:34.422] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:17:34.422] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:17:35.567] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:17:35.567] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:17:36.700] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:17:36.700] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:17:37.878] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:17:37.878] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:17:39.052] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 418394112
[16:17:39.093] <TB3>     INFO: PixTestScurves::scurves() done 
[16:17:39.093] <TB3>     INFO: Vcal mean:  35.10  35.06  35.04  35.07  35.11  35.06  35.11  35.09  35.03  35.06  35.04  35.05  35.13  35.09  35.10  35.10 
[16:17:39.093] <TB3>     INFO: Vcal RMS:    0.64   0.74   0.84   0.63   0.68   0.60   0.70   0.85   0.72   0.78   0.59   0.61   0.61   0.65   0.61   0.67 
[16:17:39.093] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:17:39.166] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:17:39.166] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:17:39.166] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:17:39.166] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:17:39.166] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:17:39.166] <TB3>     INFO: ######################################################################
[16:17:39.166] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:17:39.167] <TB3>     INFO: ######################################################################
[16:17:39.172] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:17:39.514] <TB3>     INFO: Expecting 41600 events.
[16:17:43.612] <TB3>     INFO: 41600 events read in total (3374ms).
[16:17:43.613] <TB3>     INFO: Test took 4441ms.
[16:17:43.621] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:17:43.621] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[16:17:43.621] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:17:43.625] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 1, 26] has eff 0/10
[16:17:43.625] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 1, 26]
[16:17:43.626] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 47, 0] has eff 0/10
[16:17:43.626] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 47, 0]
[16:17:43.633] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[16:17:43.633] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:17:43.633] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:17:43.633] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:17:43.968] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:17:44.311] <TB3>     INFO: Expecting 41600 events.
[16:17:48.455] <TB3>     INFO: 41600 events read in total (3429ms).
[16:17:48.459] <TB3>     INFO: Test took 4491ms.
[16:17:48.467] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:17:48.467] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[16:17:48.467] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:17:48.471] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.288
[16:17:48.471] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[16:17:48.472] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.162
[16:17:48.472] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 187
[16:17:48.472] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.304
[16:17:48.472] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 177
[16:17:48.472] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.4
[16:17:48.472] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 189
[16:17:48.472] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.792
[16:17:48.472] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[16:17:48.472] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.6
[16:17:48.472] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 185
[16:17:48.472] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.562
[16:17:48.472] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[16:17:48.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.798
[16:17:48.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 193
[16:17:48.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.554
[16:17:48.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 193
[16:17:48.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.372
[16:17:48.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[16:17:48.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.59
[16:17:48.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,6] phvalue 185
[16:17:48.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.78
[16:17:48.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[16:17:48.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.201
[16:17:48.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 185
[16:17:48.474] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.515
[16:17:48.474] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 183
[16:17:48.474] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.785
[16:17:48.474] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[16:17:48.474] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.773
[16:17:48.474] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,8] phvalue 187
[16:17:48.474] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:17:48.474] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:17:48.474] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:17:48.564] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:17:48.917] <TB3>     INFO: Expecting 41600 events.
[16:17:53.068] <TB3>     INFO: 41600 events read in total (3436ms).
[16:17:53.068] <TB3>     INFO: Test took 4504ms.
[16:17:53.076] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:17:53.076] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[16:17:53.076] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:17:53.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:17:53.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 68minph_roc = 6
[16:17:53.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.9773
[16:17:53.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 78
[16:17:53.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.8288
[16:17:53.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 85
[16:17:53.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.7731
[16:17:53.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 78
[16:17:53.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.4011
[16:17:53.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 86
[16:17:53.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.4305
[16:17:53.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 85
[16:17:53.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.6693
[16:17:53.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,67] phvalue 78
[16:17:53.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.0052
[16:17:53.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 72
[16:17:53.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 99.3283
[16:17:53.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 100
[16:17:53.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 94.3607
[16:17:53.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 95
[16:17:53.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.0081
[16:17:53.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 75
[16:17:53.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.7329
[16:17:53.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 81
[16:17:53.083] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.3121
[16:17:53.083] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 76
[16:17:53.083] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.0902
[16:17:53.083] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,62] phvalue 85
[16:17:53.083] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.5087
[16:17:53.083] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 84
[16:17:53.083] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.5203
[16:17:53.083] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 88
[16:17:53.083] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.5011
[16:17:53.083] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 82
[16:17:53.084] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 0 0
[16:17:53.492] <TB3>     INFO: Expecting 2560 events.
[16:17:54.450] <TB3>     INFO: 2560 events read in total (243ms).
[16:17:54.451] <TB3>     INFO: Test took 1366ms.
[16:17:54.451] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:17:54.451] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 1 1
[16:17:54.965] <TB3>     INFO: Expecting 2560 events.
[16:17:55.922] <TB3>     INFO: 2560 events read in total (243ms).
[16:17:55.922] <TB3>     INFO: Test took 1471ms.
[16:17:55.922] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:17:55.922] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 2 2
[16:17:56.432] <TB3>     INFO: Expecting 2560 events.
[16:17:57.389] <TB3>     INFO: 2560 events read in total (242ms).
[16:17:57.390] <TB3>     INFO: Test took 1468ms.
[16:17:57.390] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:17:57.390] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 3 3
[16:17:57.897] <TB3>     INFO: Expecting 2560 events.
[16:17:58.855] <TB3>     INFO: 2560 events read in total (243ms).
[16:17:58.855] <TB3>     INFO: Test took 1465ms.
[16:17:58.855] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:17:58.856] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 4 4
[16:17:59.364] <TB3>     INFO: Expecting 2560 events.
[16:18:00.322] <TB3>     INFO: 2560 events read in total (243ms).
[16:18:00.322] <TB3>     INFO: Test took 1466ms.
[16:18:00.323] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:00.323] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 67, 5 5
[16:18:00.830] <TB3>     INFO: Expecting 2560 events.
[16:18:01.787] <TB3>     INFO: 2560 events read in total (242ms).
[16:18:01.787] <TB3>     INFO: Test took 1464ms.
[16:18:01.787] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:01.788] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 6 6
[16:18:02.295] <TB3>     INFO: Expecting 2560 events.
[16:18:03.253] <TB3>     INFO: 2560 events read in total (243ms).
[16:18:03.253] <TB3>     INFO: Test took 1465ms.
[16:18:03.253] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:03.253] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 7 7
[16:18:03.761] <TB3>     INFO: Expecting 2560 events.
[16:18:04.718] <TB3>     INFO: 2560 events read in total (242ms).
[16:18:04.718] <TB3>     INFO: Test took 1465ms.
[16:18:04.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:04.719] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 8 8
[16:18:05.226] <TB3>     INFO: Expecting 2560 events.
[16:18:06.186] <TB3>     INFO: 2560 events read in total (245ms).
[16:18:06.186] <TB3>     INFO: Test took 1467ms.
[16:18:06.187] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:06.187] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 9 9
[16:18:06.694] <TB3>     INFO: Expecting 2560 events.
[16:18:07.651] <TB3>     INFO: 2560 events read in total (242ms).
[16:18:07.651] <TB3>     INFO: Test took 1464ms.
[16:18:07.651] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:07.651] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 10 10
[16:18:08.158] <TB3>     INFO: Expecting 2560 events.
[16:18:09.116] <TB3>     INFO: 2560 events read in total (242ms).
[16:18:09.117] <TB3>     INFO: Test took 1466ms.
[16:18:09.117] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:09.117] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 11 11
[16:18:09.624] <TB3>     INFO: Expecting 2560 events.
[16:18:10.583] <TB3>     INFO: 2560 events read in total (244ms).
[16:18:10.583] <TB3>     INFO: Test took 1466ms.
[16:18:10.584] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:10.584] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 62, 12 12
[16:18:11.091] <TB3>     INFO: Expecting 2560 events.
[16:18:12.048] <TB3>     INFO: 2560 events read in total (242ms).
[16:18:12.048] <TB3>     INFO: Test took 1464ms.
[16:18:12.048] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:12.049] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 13 13
[16:18:12.556] <TB3>     INFO: Expecting 2560 events.
[16:18:13.513] <TB3>     INFO: 2560 events read in total (242ms).
[16:18:13.513] <TB3>     INFO: Test took 1464ms.
[16:18:13.514] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:13.514] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 14 14
[16:18:14.021] <TB3>     INFO: Expecting 2560 events.
[16:18:14.978] <TB3>     INFO: 2560 events read in total (242ms).
[16:18:14.978] <TB3>     INFO: Test took 1464ms.
[16:18:14.978] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:14.978] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 15 15
[16:18:15.485] <TB3>     INFO: Expecting 2560 events.
[16:18:16.443] <TB3>     INFO: 2560 events read in total (243ms).
[16:18:16.443] <TB3>     INFO: Test took 1465ms.
[16:18:16.444] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:16.444] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[16:18:16.444] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[16:18:16.445] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[16:18:16.445] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[16:18:16.445] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[16:18:16.445] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[16:18:16.445] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[16:18:16.445] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[16:18:16.445] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[16:18:16.445] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[16:18:16.445] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[16:18:16.445] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[16:18:16.445] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[16:18:16.445] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[16:18:16.445] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[16:18:16.445] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[16:18:16.448] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:18:16.953] <TB3>     INFO: Expecting 655360 events.
[16:18:28.651] <TB3>     INFO: 655360 events read in total (10983ms).
[16:18:28.662] <TB3>     INFO: Expecting 655360 events.
[16:18:40.309] <TB3>     INFO: 655360 events read in total (11087ms).
[16:18:40.324] <TB3>     INFO: Expecting 655360 events.
[16:18:51.958] <TB3>     INFO: 655360 events read in total (11073ms).
[16:18:51.979] <TB3>     INFO: Expecting 655360 events.
[16:19:03.582] <TB3>     INFO: 655360 events read in total (11045ms).
[16:19:03.607] <TB3>     INFO: Expecting 655360 events.
[16:19:15.190] <TB3>     INFO: 655360 events read in total (11030ms).
[16:19:15.218] <TB3>     INFO: Expecting 655360 events.
[16:19:26.864] <TB3>     INFO: 655360 events read in total (11094ms).
[16:19:26.897] <TB3>     INFO: Expecting 655360 events.
[16:19:38.533] <TB3>     INFO: 655360 events read in total (11091ms).
[16:19:38.569] <TB3>     INFO: Expecting 655360 events.
[16:19:50.124] <TB3>     INFO: 655360 events read in total (11011ms).
[16:19:50.166] <TB3>     INFO: Expecting 655360 events.
[16:20:01.799] <TB3>     INFO: 655360 events read in total (11100ms).
[16:20:01.847] <TB3>     INFO: Expecting 655360 events.
[16:20:13.498] <TB3>     INFO: 655360 events read in total (11124ms).
[16:20:13.547] <TB3>     INFO: Expecting 655360 events.
[16:20:25.169] <TB3>     INFO: 655360 events read in total (11091ms).
[16:20:25.223] <TB3>     INFO: Expecting 655360 events.
[16:20:37.032] <TB3>     INFO: 655360 events read in total (11282ms).
[16:20:37.090] <TB3>     INFO: Expecting 655360 events.
[16:20:48.711] <TB3>     INFO: 655360 events read in total (11094ms).
[16:20:48.776] <TB3>     INFO: Expecting 655360 events.
[16:21:00.380] <TB3>     INFO: 655360 events read in total (11078ms).
[16:21:00.448] <TB3>     INFO: Expecting 655360 events.
[16:21:12.100] <TB3>     INFO: 655360 events read in total (11126ms).
[16:21:12.171] <TB3>     INFO: Expecting 655360 events.
[16:21:23.764] <TB3>     INFO: 655360 events read in total (11067ms).
[16:21:23.841] <TB3>     INFO: Test took 187393ms.
[16:21:23.937] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:21:24.245] <TB3>     INFO: Expecting 655360 events.
[16:21:36.058] <TB3>     INFO: 655360 events read in total (11098ms).
[16:21:36.069] <TB3>     INFO: Expecting 655360 events.
[16:21:47.734] <TB3>     INFO: 655360 events read in total (11097ms).
[16:21:47.749] <TB3>     INFO: Expecting 655360 events.
[16:21:59.458] <TB3>     INFO: 655360 events read in total (11146ms).
[16:21:59.478] <TB3>     INFO: Expecting 655360 events.
[16:22:11.070] <TB3>     INFO: 655360 events read in total (11032ms).
[16:22:11.094] <TB3>     INFO: Expecting 655360 events.
[16:22:22.694] <TB3>     INFO: 655360 events read in total (11043ms).
[16:22:22.721] <TB3>     INFO: Expecting 655360 events.
[16:22:34.413] <TB3>     INFO: 655360 events read in total (11139ms).
[16:22:34.446] <TB3>     INFO: Expecting 655360 events.
[16:22:46.077] <TB3>     INFO: 655360 events read in total (11089ms).
[16:22:46.115] <TB3>     INFO: Expecting 655360 events.
[16:22:57.732] <TB3>     INFO: 655360 events read in total (11071ms).
[16:22:57.772] <TB3>     INFO: Expecting 655360 events.
[16:23:09.380] <TB3>     INFO: 655360 events read in total (11067ms).
[16:23:09.428] <TB3>     INFO: Expecting 655360 events.
[16:23:21.042] <TB3>     INFO: 655360 events read in total (11087ms).
[16:23:21.095] <TB3>     INFO: Expecting 655360 events.
[16:23:32.770] <TB3>     INFO: 655360 events read in total (11148ms).
[16:23:32.822] <TB3>     INFO: Expecting 655360 events.
[16:23:44.426] <TB3>     INFO: 655360 events read in total (11075ms).
[16:23:44.486] <TB3>     INFO: Expecting 655360 events.
[16:23:56.186] <TB3>     INFO: 655360 events read in total (11172ms).
[16:23:56.249] <TB3>     INFO: Expecting 655360 events.
[16:24:07.872] <TB3>     INFO: 655360 events read in total (11097ms).
[16:24:07.941] <TB3>     INFO: Expecting 655360 events.
[16:24:19.599] <TB3>     INFO: 655360 events read in total (11131ms).
[16:24:19.672] <TB3>     INFO: Expecting 655360 events.
[16:24:31.300] <TB3>     INFO: 655360 events read in total (11102ms).
[16:24:31.383] <TB3>     INFO: Test took 187446ms.
[16:24:31.563] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:24:31.563] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:24:31.563] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:24:31.563] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:24:31.563] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:24:31.564] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:24:31.564] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:24:31.564] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:24:31.564] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:24:31.565] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:24:31.565] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:24:31.565] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:24:31.565] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:24:31.565] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:24:31.565] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:24:31.566] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:24:31.566] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:24:31.566] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:24:31.566] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:24:31.567] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:24:31.567] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:24:31.567] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:24:31.567] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:24:31.567] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:24:31.567] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:24:31.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:24:31.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:24:31.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:24:31.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:24:31.569] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:24:31.569] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:24:31.569] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:24:31.569] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:24:31.576] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:24:31.583] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:24:31.590] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:24:31.596] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:24:31.603] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:24:31.610] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:24:31.617] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:24:31.624] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:24:31.631] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:24:31.638] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:24:31.644] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:24:31.651] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:24:31.658] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:24:31.665] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:24:31.672] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:24:31.679] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:24:31.714] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C0.dat
[16:24:31.715] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C1.dat
[16:24:31.715] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C2.dat
[16:24:31.715] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C3.dat
[16:24:31.715] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C4.dat
[16:24:31.715] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C5.dat
[16:24:31.715] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C6.dat
[16:24:31.715] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C7.dat
[16:24:31.715] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C8.dat
[16:24:31.716] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C9.dat
[16:24:31.716] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C10.dat
[16:24:31.716] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C11.dat
[16:24:31.716] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C12.dat
[16:24:31.716] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C13.dat
[16:24:31.716] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C14.dat
[16:24:31.716] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C15.dat
[16:24:32.062] <TB3>     INFO: Expecting 41600 events.
[16:24:35.893] <TB3>     INFO: 41600 events read in total (3116ms).
[16:24:35.893] <TB3>     INFO: Test took 4174ms.
[16:24:36.546] <TB3>     INFO: Expecting 41600 events.
[16:24:40.375] <TB3>     INFO: 41600 events read in total (3114ms).
[16:24:40.375] <TB3>     INFO: Test took 4173ms.
[16:24:41.023] <TB3>     INFO: Expecting 41600 events.
[16:24:44.856] <TB3>     INFO: 41600 events read in total (3118ms).
[16:24:44.857] <TB3>     INFO: Test took 4177ms.
[16:24:45.166] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:24:45.299] <TB3>     INFO: Expecting 2560 events.
[16:24:46.257] <TB3>     INFO: 2560 events read in total (243ms).
[16:24:46.258] <TB3>     INFO: Test took 1092ms.
[16:24:46.260] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:24:46.766] <TB3>     INFO: Expecting 2560 events.
[16:24:47.726] <TB3>     INFO: 2560 events read in total (243ms).
[16:24:47.727] <TB3>     INFO: Test took 1468ms.
[16:24:47.729] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:24:48.235] <TB3>     INFO: Expecting 2560 events.
[16:24:49.196] <TB3>     INFO: 2560 events read in total (246ms).
[16:24:49.196] <TB3>     INFO: Test took 1467ms.
[16:24:49.198] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:24:49.705] <TB3>     INFO: Expecting 2560 events.
[16:24:50.664] <TB3>     INFO: 2560 events read in total (244ms).
[16:24:50.664] <TB3>     INFO: Test took 1466ms.
[16:24:50.666] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:24:51.175] <TB3>     INFO: Expecting 2560 events.
[16:24:52.134] <TB3>     INFO: 2560 events read in total (244ms).
[16:24:52.134] <TB3>     INFO: Test took 1468ms.
[16:24:52.136] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:24:52.643] <TB3>     INFO: Expecting 2560 events.
[16:24:53.603] <TB3>     INFO: 2560 events read in total (245ms).
[16:24:53.604] <TB3>     INFO: Test took 1468ms.
[16:24:53.606] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:24:54.113] <TB3>     INFO: Expecting 2560 events.
[16:24:55.070] <TB3>     INFO: 2560 events read in total (242ms).
[16:24:55.071] <TB3>     INFO: Test took 1465ms.
[16:24:55.074] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:24:55.579] <TB3>     INFO: Expecting 2560 events.
[16:24:56.536] <TB3>     INFO: 2560 events read in total (242ms).
[16:24:56.537] <TB3>     INFO: Test took 1463ms.
[16:24:56.539] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:24:57.046] <TB3>     INFO: Expecting 2560 events.
[16:24:57.003] <TB3>     INFO: 2560 events read in total (243ms).
[16:24:57.003] <TB3>     INFO: Test took 1464ms.
[16:24:58.005] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:24:58.513] <TB3>     INFO: Expecting 2560 events.
[16:24:59.470] <TB3>     INFO: 2560 events read in total (243ms).
[16:24:59.471] <TB3>     INFO: Test took 1466ms.
[16:24:59.473] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:24:59.979] <TB3>     INFO: Expecting 2560 events.
[16:25:00.938] <TB3>     INFO: 2560 events read in total (244ms).
[16:25:00.938] <TB3>     INFO: Test took 1466ms.
[16:25:00.942] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:01.447] <TB3>     INFO: Expecting 2560 events.
[16:25:02.413] <TB3>     INFO: 2560 events read in total (252ms).
[16:25:02.432] <TB3>     INFO: Test took 1490ms.
[16:25:02.434] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:02.922] <TB3>     INFO: Expecting 2560 events.
[16:25:03.881] <TB3>     INFO: 2560 events read in total (244ms).
[16:25:03.882] <TB3>     INFO: Test took 1448ms.
[16:25:03.883] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:04.391] <TB3>     INFO: Expecting 2560 events.
[16:25:05.348] <TB3>     INFO: 2560 events read in total (243ms).
[16:25:05.348] <TB3>     INFO: Test took 1465ms.
[16:25:05.350] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:05.857] <TB3>     INFO: Expecting 2560 events.
[16:25:06.815] <TB3>     INFO: 2560 events read in total (243ms).
[16:25:06.815] <TB3>     INFO: Test took 1465ms.
[16:25:06.817] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:07.324] <TB3>     INFO: Expecting 2560 events.
[16:25:08.282] <TB3>     INFO: 2560 events read in total (243ms).
[16:25:08.282] <TB3>     INFO: Test took 1465ms.
[16:25:08.284] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:08.791] <TB3>     INFO: Expecting 2560 events.
[16:25:09.749] <TB3>     INFO: 2560 events read in total (244ms).
[16:25:09.749] <TB3>     INFO: Test took 1465ms.
[16:25:09.753] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:10.258] <TB3>     INFO: Expecting 2560 events.
[16:25:11.216] <TB3>     INFO: 2560 events read in total (243ms).
[16:25:11.217] <TB3>     INFO: Test took 1464ms.
[16:25:11.219] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:11.725] <TB3>     INFO: Expecting 2560 events.
[16:25:12.685] <TB3>     INFO: 2560 events read in total (244ms).
[16:25:12.685] <TB3>     INFO: Test took 1466ms.
[16:25:12.687] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:13.193] <TB3>     INFO: Expecting 2560 events.
[16:25:14.152] <TB3>     INFO: 2560 events read in total (244ms).
[16:25:14.152] <TB3>     INFO: Test took 1465ms.
[16:25:14.154] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:14.661] <TB3>     INFO: Expecting 2560 events.
[16:25:15.620] <TB3>     INFO: 2560 events read in total (244ms).
[16:25:15.621] <TB3>     INFO: Test took 1467ms.
[16:25:15.623] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:16.129] <TB3>     INFO: Expecting 2560 events.
[16:25:17.087] <TB3>     INFO: 2560 events read in total (243ms).
[16:25:17.088] <TB3>     INFO: Test took 1465ms.
[16:25:17.090] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:17.601] <TB3>     INFO: Expecting 2560 events.
[16:25:18.561] <TB3>     INFO: 2560 events read in total (245ms).
[16:25:18.562] <TB3>     INFO: Test took 1472ms.
[16:25:18.565] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:19.070] <TB3>     INFO: Expecting 2560 events.
[16:25:20.030] <TB3>     INFO: 2560 events read in total (245ms).
[16:25:20.030] <TB3>     INFO: Test took 1465ms.
[16:25:20.033] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:20.539] <TB3>     INFO: Expecting 2560 events.
[16:25:21.499] <TB3>     INFO: 2560 events read in total (245ms).
[16:25:21.499] <TB3>     INFO: Test took 1467ms.
[16:25:21.502] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:22.008] <TB3>     INFO: Expecting 2560 events.
[16:25:22.966] <TB3>     INFO: 2560 events read in total (243ms).
[16:25:22.967] <TB3>     INFO: Test took 1465ms.
[16:25:22.969] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:23.475] <TB3>     INFO: Expecting 2560 events.
[16:25:24.435] <TB3>     INFO: 2560 events read in total (245ms).
[16:25:24.436] <TB3>     INFO: Test took 1467ms.
[16:25:24.439] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:24.945] <TB3>     INFO: Expecting 2560 events.
[16:25:25.904] <TB3>     INFO: 2560 events read in total (244ms).
[16:25:25.905] <TB3>     INFO: Test took 1466ms.
[16:25:25.907] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:26.413] <TB3>     INFO: Expecting 2560 events.
[16:25:27.375] <TB3>     INFO: 2560 events read in total (247ms).
[16:25:27.376] <TB3>     INFO: Test took 1469ms.
[16:25:27.378] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:27.884] <TB3>     INFO: Expecting 2560 events.
[16:25:28.843] <TB3>     INFO: 2560 events read in total (244ms).
[16:25:28.843] <TB3>     INFO: Test took 1465ms.
[16:25:28.845] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:29.351] <TB3>     INFO: Expecting 2560 events.
[16:25:30.311] <TB3>     INFO: 2560 events read in total (245ms).
[16:25:30.311] <TB3>     INFO: Test took 1466ms.
[16:25:30.315] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:30.819] <TB3>     INFO: Expecting 2560 events.
[16:25:31.778] <TB3>     INFO: 2560 events read in total (244ms).
[16:25:31.778] <TB3>     INFO: Test took 1463ms.
[16:25:32.806] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[16:25:32.806] <TB3>     INFO: PH scale (per ROC):    77  79  74  85  81  86  74  77  75  78  88  81  80  77  80  79
[16:25:32.806] <TB3>     INFO: PH offset (per ROC):  170 164 174 159 162 164 177 154 158 175 161 171 160 165 159 166
[16:25:32.986] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:25:32.988] <TB3>     INFO: ######################################################################
[16:25:32.988] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:25:32.988] <TB3>     INFO: ######################################################################
[16:25:32.988] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:25:32.000] <TB3>     INFO: scanning low vcal = 10
[16:25:33.343] <TB3>     INFO: Expecting 41600 events.
[16:25:37.054] <TB3>     INFO: 41600 events read in total (2996ms).
[16:25:37.054] <TB3>     INFO: Test took 4054ms.
[16:25:37.055] <TB3>     INFO: scanning low vcal = 20
[16:25:37.563] <TB3>     INFO: Expecting 41600 events.
[16:25:41.282] <TB3>     INFO: 41600 events read in total (3004ms).
[16:25:41.283] <TB3>     INFO: Test took 4228ms.
[16:25:41.285] <TB3>     INFO: scanning low vcal = 30
[16:25:41.791] <TB3>     INFO: Expecting 41600 events.
[16:25:45.527] <TB3>     INFO: 41600 events read in total (3021ms).
[16:25:45.528] <TB3>     INFO: Test took 4243ms.
[16:25:45.530] <TB3>     INFO: scanning low vcal = 40
[16:25:46.034] <TB3>     INFO: Expecting 41600 events.
[16:25:50.298] <TB3>     INFO: 41600 events read in total (3550ms).
[16:25:50.299] <TB3>     INFO: Test took 4769ms.
[16:25:50.302] <TB3>     INFO: scanning low vcal = 50
[16:25:50.724] <TB3>     INFO: Expecting 41600 events.
[16:25:54.979] <TB3>     INFO: 41600 events read in total (3540ms).
[16:25:54.980] <TB3>     INFO: Test took 4678ms.
[16:25:54.983] <TB3>     INFO: scanning low vcal = 60
[16:25:55.406] <TB3>     INFO: Expecting 41600 events.
[16:25:59.654] <TB3>     INFO: 41600 events read in total (3533ms).
[16:25:59.655] <TB3>     INFO: Test took 4672ms.
[16:25:59.658] <TB3>     INFO: scanning low vcal = 70
[16:26:00.081] <TB3>     INFO: Expecting 41600 events.
[16:26:04.322] <TB3>     INFO: 41600 events read in total (3526ms).
[16:26:04.323] <TB3>     INFO: Test took 4665ms.
[16:26:04.333] <TB3>     INFO: scanning low vcal = 80
[16:26:04.749] <TB3>     INFO: Expecting 41600 events.
[16:26:09.012] <TB3>     INFO: 41600 events read in total (3548ms).
[16:26:09.013] <TB3>     INFO: Test took 4680ms.
[16:26:09.016] <TB3>     INFO: scanning low vcal = 90
[16:26:09.440] <TB3>     INFO: Expecting 41600 events.
[16:26:13.718] <TB3>     INFO: 41600 events read in total (3563ms).
[16:26:13.719] <TB3>     INFO: Test took 4703ms.
[16:26:13.723] <TB3>     INFO: scanning low vcal = 100
[16:26:14.143] <TB3>     INFO: Expecting 41600 events.
[16:26:18.543] <TB3>     INFO: 41600 events read in total (3686ms).
[16:26:18.544] <TB3>     INFO: Test took 4821ms.
[16:26:18.547] <TB3>     INFO: scanning low vcal = 110
[16:26:18.972] <TB3>     INFO: Expecting 41600 events.
[16:26:23.261] <TB3>     INFO: 41600 events read in total (3574ms).
[16:26:23.262] <TB3>     INFO: Test took 4715ms.
[16:26:23.265] <TB3>     INFO: scanning low vcal = 120
[16:26:23.685] <TB3>     INFO: Expecting 41600 events.
[16:26:27.928] <TB3>     INFO: 41600 events read in total (3528ms).
[16:26:27.930] <TB3>     INFO: Test took 4665ms.
[16:26:27.933] <TB3>     INFO: scanning low vcal = 130
[16:26:28.355] <TB3>     INFO: Expecting 41600 events.
[16:26:32.604] <TB3>     INFO: 41600 events read in total (3534ms).
[16:26:32.605] <TB3>     INFO: Test took 4672ms.
[16:26:32.611] <TB3>     INFO: scanning low vcal = 140
[16:26:33.036] <TB3>     INFO: Expecting 41600 events.
[16:26:37.275] <TB3>     INFO: 41600 events read in total (3525ms).
[16:26:37.275] <TB3>     INFO: Test took 4664ms.
[16:26:37.278] <TB3>     INFO: scanning low vcal = 150
[16:26:37.704] <TB3>     INFO: Expecting 41600 events.
[16:26:41.961] <TB3>     INFO: 41600 events read in total (3542ms).
[16:26:41.962] <TB3>     INFO: Test took 4684ms.
[16:26:41.965] <TB3>     INFO: scanning low vcal = 160
[16:26:42.386] <TB3>     INFO: Expecting 41600 events.
[16:26:46.639] <TB3>     INFO: 41600 events read in total (3538ms).
[16:26:46.640] <TB3>     INFO: Test took 4675ms.
[16:26:46.644] <TB3>     INFO: scanning low vcal = 170
[16:26:47.063] <TB3>     INFO: Expecting 41600 events.
[16:26:51.304] <TB3>     INFO: 41600 events read in total (3526ms).
[16:26:51.305] <TB3>     INFO: Test took 4661ms.
[16:26:51.309] <TB3>     INFO: scanning low vcal = 180
[16:26:51.728] <TB3>     INFO: Expecting 41600 events.
[16:26:55.974] <TB3>     INFO: 41600 events read in total (3531ms).
[16:26:55.975] <TB3>     INFO: Test took 4666ms.
[16:26:55.978] <TB3>     INFO: scanning low vcal = 190
[16:26:56.399] <TB3>     INFO: Expecting 41600 events.
[16:27:00.645] <TB3>     INFO: 41600 events read in total (3531ms).
[16:27:00.646] <TB3>     INFO: Test took 4668ms.
[16:27:00.649] <TB3>     INFO: scanning low vcal = 200
[16:27:01.074] <TB3>     INFO: Expecting 41600 events.
[16:27:05.313] <TB3>     INFO: 41600 events read in total (3524ms).
[16:27:05.313] <TB3>     INFO: Test took 4664ms.
[16:27:05.317] <TB3>     INFO: scanning low vcal = 210
[16:27:05.738] <TB3>     INFO: Expecting 41600 events.
[16:27:09.002] <TB3>     INFO: 41600 events read in total (3549ms).
[16:27:09.003] <TB3>     INFO: Test took 4685ms.
[16:27:10.005] <TB3>     INFO: scanning low vcal = 220
[16:27:10.427] <TB3>     INFO: Expecting 41600 events.
[16:27:14.678] <TB3>     INFO: 41600 events read in total (3536ms).
[16:27:14.679] <TB3>     INFO: Test took 4673ms.
[16:27:14.682] <TB3>     INFO: scanning low vcal = 230
[16:27:15.107] <TB3>     INFO: Expecting 41600 events.
[16:27:19.355] <TB3>     INFO: 41600 events read in total (3533ms).
[16:27:19.356] <TB3>     INFO: Test took 4674ms.
[16:27:19.359] <TB3>     INFO: scanning low vcal = 240
[16:27:19.781] <TB3>     INFO: Expecting 41600 events.
[16:27:24.038] <TB3>     INFO: 41600 events read in total (3543ms).
[16:27:24.038] <TB3>     INFO: Test took 4679ms.
[16:27:24.041] <TB3>     INFO: scanning low vcal = 250
[16:27:24.462] <TB3>     INFO: Expecting 41600 events.
[16:27:28.726] <TB3>     INFO: 41600 events read in total (3549ms).
[16:27:28.727] <TB3>     INFO: Test took 4686ms.
[16:27:28.731] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:27:29.153] <TB3>     INFO: Expecting 41600 events.
[16:27:33.388] <TB3>     INFO: 41600 events read in total (3521ms).
[16:27:33.389] <TB3>     INFO: Test took 4658ms.
[16:27:33.392] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:27:33.815] <TB3>     INFO: Expecting 41600 events.
[16:27:38.156] <TB3>     INFO: 41600 events read in total (3626ms).
[16:27:38.156] <TB3>     INFO: Test took 4764ms.
[16:27:38.159] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:27:38.580] <TB3>     INFO: Expecting 41600 events.
[16:27:43.061] <TB3>     INFO: 41600 events read in total (3766ms).
[16:27:43.062] <TB3>     INFO: Test took 4903ms.
[16:27:43.065] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:27:43.486] <TB3>     INFO: Expecting 41600 events.
[16:27:47.933] <TB3>     INFO: 41600 events read in total (3732ms).
[16:27:47.933] <TB3>     INFO: Test took 4868ms.
[16:27:47.940] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:27:48.383] <TB3>     INFO: Expecting 41600 events.
[16:27:52.698] <TB3>     INFO: 41600 events read in total (3594ms).
[16:27:52.699] <TB3>     INFO: Test took 4759ms.
[16:27:53.262] <TB3>     INFO: PixTestGainPedestal::measure() done 
[16:27:53.266] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:27:53.267] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:27:53.267] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:27:53.267] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:27:53.267] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:27:53.267] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:27:53.267] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:27:53.268] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:27:53.268] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:27:53.268] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:27:53.268] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:27:53.268] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:27:53.268] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:27:53.269] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:27:53.269] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:27:53.269] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:28:32.787] <TB3>     INFO: PixTestGainPedestal::fit() done
[16:28:32.787] <TB3>     INFO: non-linearity mean:  0.956 0.956 0.957 0.955 0.952 0.957 0.959 0.963 0.955 0.958 0.953 0.954 0.951 0.958 0.963 0.959
[16:28:32.787] <TB3>     INFO: non-linearity RMS:   0.006 0.005 0.006 0.006 0.006 0.007 0.007 0.006 0.007 0.006 0.006 0.006 0.007 0.006 0.005 0.005
[16:28:32.787] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:28:32.810] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:28:32.832] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:28:32.854] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:28:32.877] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:28:32.899] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:28:32.922] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:28:32.944] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:28:32.966] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:28:32.989] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:28:33.011] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:28:33.033] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:28:33.056] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:28:33.078] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:28:33.100] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:28:33.122] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-1-34_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:28:33.145] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 180 seconds
[16:28:33.145] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:28:33.152] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:28:33.152] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:28:33.155] <TB3>     INFO: ######################################################################
[16:28:33.155] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:28:33.155] <TB3>     INFO: ######################################################################
[16:28:33.157] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:28:33.168] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:28:33.168] <TB3>     INFO:     run 1 of 1
[16:28:33.168] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:28:33.515] <TB3>     INFO: Expecting 3120000 events.
[16:29:23.682] <TB3>     INFO: 1282285 events read in total (49452ms).
[16:30:13.976] <TB3>     INFO: 2559225 events read in total (99747ms).
[16:30:36.042] <TB3>     INFO: 3120000 events read in total (121813ms).
[16:30:36.092] <TB3>     INFO: Test took 122925ms.
[16:30:36.174] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:30:36.326] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:30:37.754] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:30:39.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:30:40.718] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:30:42.120] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:30:43.525] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:30:44.989] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:30:46.409] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:30:47.859] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:30:49.400] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:30:50.833] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:30:52.317] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:30:53.801] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:30:55.245] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:30:56.713] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:30:58.081] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:30:59.469] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 386170880
[16:30:59.504] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:30:59.504] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3794, RMS = 1.11292
[16:30:59.504] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:30:59.504] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:30:59.504] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.8159, RMS = 1.66108
[16:30:59.505] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:30:59.506] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:30:59.506] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.1407, RMS = 1.9502
[16:30:59.506] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[16:30:59.506] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:30:59.506] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.6345, RMS = 1.50066
[16:30:59.506] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[16:30:59.508] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:30:59.508] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5088, RMS = 1.20951
[16:30:59.508] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:30:59.508] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:30:59.508] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8573, RMS = 1.22286
[16:30:59.508] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:30:59.509] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:30:59.509] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.3603, RMS = 1.78831
[16:30:59.509] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[16:30:59.509] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:30:59.509] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.8243, RMS = 1.74557
[16:30:59.509] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[16:30:59.510] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:30:59.510] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0262, RMS = 1.1777
[16:30:59.510] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:30:59.510] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:30:59.510] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9745, RMS = 1.2894
[16:30:59.510] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:30:59.511] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:30:59.511] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.2099, RMS = 1.64214
[16:30:59.511] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[16:30:59.511] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:30:59.511] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.0101, RMS = 2.06188
[16:30:59.511] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:30:59.512] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:30:59.512] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3592, RMS = 1.29234
[16:30:59.512] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:30:59.512] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:30:59.512] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.0524, RMS = 1.62133
[16:30:59.512] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:30:59.513] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:30:59.513] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9687, RMS = 1.20317
[16:30:59.513] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:30:59.513] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:30:59.513] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.7175, RMS = 1.495
[16:30:59.513] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:30:59.515] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:30:59.515] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.8056, RMS = 1.47728
[16:30:59.515] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[16:30:59.515] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:30:59.515] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4028, RMS = 1.25352
[16:30:59.515] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[16:30:59.516] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:30:59.516] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.9097, RMS = 1.4118
[16:30:59.516] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[16:30:59.516] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:30:59.516] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.2301, RMS = 1.35667
[16:30:59.516] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:30:59.517] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:30:59.517] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.527, RMS = 1.5096
[16:30:59.517] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[16:30:59.517] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:30:59.517] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1334, RMS = 1.19657
[16:30:59.517] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:30:59.518] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:30:59.518] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3237, RMS = 1.15759
[16:30:59.518] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:30:59.518] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:30:59.518] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4851, RMS = 1.84779
[16:30:59.518] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:30:59.520] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:30:59.520] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.293, RMS = 1.04791
[16:30:59.520] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:30:59.520] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:30:59.520] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.8266, RMS = 1.66029
[16:30:59.520] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:30:59.521] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:30:59.521] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.5005, RMS = 1.19302
[16:30:59.521] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[16:30:59.521] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:30:59.521] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.5404, RMS = 1.54728
[16:30:59.521] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:30:59.522] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:30:59.522] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.1946, RMS = 1.28638
[16:30:59.522] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 75
[16:30:59.522] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:30:59.522] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.9369, RMS = 1.17905
[16:30:59.522] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 72
[16:30:59.523] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:30:59.523] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.7217, RMS = 1.42617
[16:30:59.523] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:30:59.523] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:30:59.523] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.5855, RMS = 1.96499
[16:30:59.523] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[16:30:59.526] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[16:30:59.526] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    2    0
[16:30:59.526] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:30:59.622] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:30:59.622] <TB3>     INFO: enter test to run
[16:30:59.622] <TB3>     INFO:   test:  no parameter change
[16:30:59.623] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 387.5mA
[16:30:59.624] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 459mA
[16:30:59.624] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.0 C
[16:30:59.624] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:31:00.078] <TB3>    QUIET: Connection to board 24 closed.
[16:31:00.079] <TB3>     INFO: pXar: this is the end, my friend
[16:31:00.079] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
