transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+/home/alex/verilog_codes/processor_8085 {/home/alex/verilog_codes/processor_8085/flag.v}
vlog -vlog01compat -work work +incdir+/home/alex/verilog_codes/processor_8085 {/home/alex/verilog_codes/processor_8085/alucontrol_8085_single.v}
vlog -vlog01compat -work work +incdir+/home/alex/verilog_codes/processor_8085 {/home/alex/verilog_codes/processor_8085/ALU_8085.v}
vlog -vlog01compat -work work +incdir+/home/alex/verilog_codes/processor_8085_single {/home/alex/verilog_codes/processor_8085_single/RF_8085_single.v}
vlog -vlog01compat -work work +incdir+/home/alex/verilog_codes/processor_8085_single {/home/alex/verilog_codes/processor_8085_single/IM_8085.v}
vlog -vlog01compat -work work +incdir+/home/alex/verilog_codes/processor_8085_single {/home/alex/verilog_codes/processor_8085_single/DM_8085.v}
vlog -vlog01compat -work work +incdir+/home/alex/verilog_codes/processor_8085_single {/home/alex/verilog_codes/processor_8085_single/controller_8085_single.v}
vlog -vlog01compat -work work +incdir+/home/alex/verilog_codes/processor_8085_single {/home/alex/verilog_codes/processor_8085_single/adder_8085.v}
vlog -vlog01compat -work work +incdir+/home/alex/verilog_codes/processor_8085_single {/home/alex/verilog_codes/processor_8085_single/ACC_8085.v}
vlog -vlog01compat -work work +incdir+/home/alex/verilog_codes/processor_8085 {/home/alex/verilog_codes/processor_8085/processor_8085_pipeline.v}

vlog -vlog01compat -work work +incdir+/home/alex/verilog_codes/processor_8085_pipeline/../processor_8085_single {/home/alex/verilog_codes/processor_8085_pipeline/../processor_8085_single/processor_8085_pipeline_tb1.v}

vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  processor_8085_pipeline_tb1

add wave *
view structure
view signals
run -all
