{"Source Block": ["hdl/library/prcfg/qpsk/prcfg_adc.v@119:129@HdlStmAssign", "    mode        <= control[ 7:4];\n  end\n\n  assign adc_dvalid  = src_adc_dwr & src_adc_dsync;\n\n  assign adc_pn_data_s = (adc_pn_oos_s == 1'b1) ? {adc_pn_data[7:2], adc_ddata_s} : adc_pn_data;\n\n  ad_pnmon #(\n    .DATA_WIDTH(8)\n  ) i_pn_mon (\n    .adc_clk(clk),\n"], "Clone Blocks": [["hdl/library/prcfg/qpsk/prcfg_adc.v@117:127", "  always @(posedge clk) begin\n    channel_sel <= control[ 3:0];\n    mode        <= control[ 7:4];\n  end\n\n  assign adc_dvalid  = src_adc_dwr & src_adc_dsync;\n\n  assign adc_pn_data_s = (adc_pn_oos_s == 1'b1) ? {adc_pn_data[7:2], adc_ddata_s} : adc_pn_data;\n\n  ad_pnmon #(\n    .DATA_WIDTH(8)\n"], ["hdl/library/prcfg/qpsk/prcfg_adc.v@112:125", "      pn = dout;\n    end\n  endfunction\n\n  // update control and status registers\n  always @(posedge clk) begin\n    channel_sel <= control[ 3:0];\n    mode        <= control[ 7:4];\n  end\n\n  assign adc_dvalid  = src_adc_dwr & src_adc_dsync;\n\n  assign adc_pn_data_s = (adc_pn_oos_s == 1'b1) ? {adc_pn_data[7:2], adc_ddata_s} : adc_pn_data;\n\n"]], "Diff Content": {"Delete": [[124, "  assign adc_pn_data_s = (adc_pn_oos_s == 1'b1) ? {adc_pn_data[7:2], adc_ddata_s} : adc_pn_data;\n"]], "Add": [[124, "  assign adc_pn_data_s = (adc_pn_oos_s == 1'b1) ? {adc_pn_data[7:2], adc_data_s} : adc_pn_data;\n"]]}}