
---------- Begin Simulation Statistics ----------
final_tick                               70892865653500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  48957                       # Simulator instruction rate (inst/s)
host_mem_usage                                 792460                       # Number of bytes of host memory used
host_op_rate                                    78470                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   204.26                       # Real time elapsed on the host
host_tick_rate                               13004844                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16028373                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002656                       # Number of seconds simulated
sim_ticks                                  2656377250                       # Number of ticks simulated
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          15                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_cc_register_reads                   20                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    14                       # Number of integer alu accesses
system.cpu.num_int_insts                           14                       # number of integer instructions
system.cpu.num_int_register_reads                  41                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 12                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         7     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::MemRead                        5     35.71%     85.71% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          944                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4682                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       615001                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        18852                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       859277                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       494744                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       615001                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       120257                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          937836                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           38832                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2216                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14095299                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7119207                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        18879                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             714318                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1280896                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1188512                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16028359                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5144162                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.115835                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.142609                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       900216     17.50%     17.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1880953     36.56%     54.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       411270      7.99%     62.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       187473      3.64%     65.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       143396      2.79%     68.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       148314      2.88%     71.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       141383      2.75%     74.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        50261      0.98%     75.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1280896     24.90%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5144162                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1417974                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        31902                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14812880                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3609577                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95071      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9822899     61.28%     61.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        84240      0.53%     62.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32039      0.20%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        21142      0.13%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       327752      2.04%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       126470      0.79%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       158042      0.99%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        63426      0.40%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       107090      0.67%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           27      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       149566      0.93%     68.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21087      0.13%     68.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        10842      0.07%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3386158     21.13%     89.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1398812      8.73%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       223419      1.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          277      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16028359                       # Class of committed instruction
system.switch_cpus.commit.refs                5008666                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16028359                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.531273                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.531273                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2416698                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17547223                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           556539                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1521104                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          19096                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        789508                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3688124                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    72                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1409220                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   101                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              937836                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            843143                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4427779                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3184                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10911512                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          164                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           38192                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.176526                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       855885                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       533576                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.053841                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5302951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.351640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.550787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2508168     47.30%     47.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           135814      2.56%     49.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           105131      1.98%     51.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           149460      2.82%     54.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           179869      3.39%     58.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           330143      6.23%     64.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           174094      3.28%     67.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           197803      3.73%     71.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1522469     28.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5302951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2734876                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1362075                       # number of floating regfile writes
system.switch_cpus.idleCycles                    9783                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        32796                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           776969                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.148289                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5091999                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1409220                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          144471                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3713443                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            8                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          331                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1423076                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17216911                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3682779                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        29507                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16726022                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            141                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         55188                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          19096                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         56085                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          197                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       385405                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          252                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       103854                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        23977                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          252                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        28390                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         4406                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26922471                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16710520                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497847                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13403275                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.145371                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16717088                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         28982123                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13059554                       # number of integer regfile writes
system.switch_cpus.ipc                       1.882270                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.882270                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        99854      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10369737     61.89%     62.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        85868      0.51%     63.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        34527      0.21%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        21142      0.13%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       341068      2.04%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       128665      0.77%     66.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       159885      0.95%     67.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63475      0.38%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       138914      0.83%     68.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           44      0.00%     68.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       175764      1.05%     69.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        22991      0.14%     69.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        12789      0.08%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3411682     20.36%     89.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1410217      8.42%     98.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       278498      1.66%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          410      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16755530                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1577667                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3134554                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1539889                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1886446                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              187305                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011179                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          111655     59.61%     59.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             70      0.04%     59.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3431      1.83%     61.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            21      0.01%     61.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     61.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         3918      2.09%     63.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     63.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     63.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         9986      5.33%     68.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          53645     28.64%     97.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           905      0.48%     98.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         3674      1.96%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15265314                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     35944179                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15170631                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16519210                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17216886                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16755530                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           25                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1188496                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        77418                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1721195                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5302951                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.159661                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.263775                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       801907     15.12%     15.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       588539     11.10%     26.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       880005     16.59%     42.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       833373     15.72%     58.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       722968     13.63%     72.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       613962     11.58%     83.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       348795      6.58%     90.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       254806      4.80%     95.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       258596      4.88%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5302951                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.153843                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              843171                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    43                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       379430                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       306715                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3713443                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1423076                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6714741                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5312734                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          238096                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20724563                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         136909                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           866178                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         495454                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2742                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54802217                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17437732                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22413499                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1990519                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1295634                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          19096                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2189056                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1688855                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      2998715                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     29945852                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4116016                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21080137                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34593152                       # The number of ROB writes
system.switch_cpus.timesIdled                     133                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24586                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          728                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50324                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            728                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 70892865653500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                909                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          779                       # Transaction distribution
system.membus.trans_dist::CleanEvict              165                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2829                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2829                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           909                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         8420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         8420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       289088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       289088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  289088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3738                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3738    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3738                       # Request fanout histogram
system.membus.reqLayer2.occupancy             8635500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           19838750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2656377250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70892865653500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 70892865653500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 70892865653500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5852                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20332                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          214                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5639                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19886                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19885                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           341                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5511                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          896                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        75165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        35520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2876736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2912256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1599                       # Total snoops (count)
system.tol2bus.snoopTraffic                     49856                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            27337                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.026631                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.161004                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  26609     97.34%     97.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    728      2.66%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              27337                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44925000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38085000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            508999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 70892865653500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          203                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        21797                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22000                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          203                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        21797                       # number of overall hits
system.l2.overall_hits::total                   22000                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          136                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         3594                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3738                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          136                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         3594                       # number of overall misses
system.l2.overall_misses::total                  3738                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     10748000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    280562000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        291310000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     10748000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    280562000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       291310000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          339                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25391                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25738                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          339                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25391                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25738                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.401180                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.141546                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.145233                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.401180                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.141546                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.145233                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 79029.411765                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78063.995548                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77932.049224                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 79029.411765                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78063.995548                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77932.049224                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 779                       # number of writebacks
system.l2.writebacks::total                       779                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          136                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         3594                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3730                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          136                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         3594                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3730                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      9388000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    244622000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    254010000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      9388000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    244622000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    254010000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.401180                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.141546                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.144922                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.401180                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.141546                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.144922                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 69029.411765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68063.995548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68099.195710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 69029.411765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68063.995548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68099.195710                       # average overall mshr miss latency
system.l2.replacements                           1599                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        19553                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19553                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        19553                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19553                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          214                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              214                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          214                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          214                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           73                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            73                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        17057                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17057                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         2827                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2829                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    215808000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     215808000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19884                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19886                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.142175                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.142261                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 76338.167669                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76284.199364                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2827                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2827                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    187538000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    187538000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.142175                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.142160                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 66338.167669                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66338.167669                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          203                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                203                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          136                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              138                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     10748000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10748000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            341                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.401180                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.404692                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 79029.411765                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77884.057971                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          136                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          136                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      9388000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9388000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.401180                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.398827                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 69029.411765                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69029.411765                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4740                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4740                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          767                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             771                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     64754000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     64754000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         5507                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5511                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.139277                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.139902                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84425.032595                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83987.029831                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          767                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          767                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     57084000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     57084000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.139277                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.139176                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74425.032595                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74425.032595                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 70892865653500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2360.718817                       # Cycle average of tags in use
system.l2.tags.total_refs                        7012                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1599                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.385241                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              70890209277000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      80.045246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.630598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.638323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    79.907087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2194.497562                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.019542                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.019509                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.535766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.576347                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2717                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          221                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2458                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.663330                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    104964                       # Number of tag accesses
system.l2.tags.data_accesses                   104964                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 70892865653500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       230016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             239232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        49856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           49856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         3594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          779                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                779                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             48186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            144558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3276643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     86590111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              90059497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        48186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3276643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3324829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       18768419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             18768419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       18768419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            48186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           144558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3276643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     86590111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            108827916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       751.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      3379.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000890144750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           41                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           41                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8401                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                691                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3730                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        779                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3730                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      779                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    215                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    28                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     36907250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   17575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               102813500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10499.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29249.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2487                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     596                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3730                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  779                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1163                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    233.657782                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.184337                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.191662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          417     35.86%     35.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          429     36.89%     72.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           80      6.88%     79.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          106      9.11%     88.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           23      1.98%     90.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           19      1.63%     92.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      0.60%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           17      1.46%     94.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           65      5.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1163                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           41                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      85.634146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.941524                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    312.987041                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             38     92.68%     92.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      2.44%     95.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      2.44%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      2.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            41                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           41                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.829268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.812429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.771441                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                5     12.20%     12.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               34     82.93%     95.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      2.44%     97.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      2.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            41                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 224960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   46784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  238720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                49856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        84.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        17.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     89.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     18.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2655619000                       # Total gap between requests
system.mem_ctrls.avgGap                     588959.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         8704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       216256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        46784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3276643.029524514917                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 81410123.505612760782                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 17611956.283694267273                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          136                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         3594                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          779                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      3787500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     99026000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  56383691000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27849.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27553.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  72379577.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2620380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1392765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             8617980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             167040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     209592240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        295437840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        771230400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1289058645                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        485.269419                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2002044000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     88660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    565663250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              5683440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3020820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            16479120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            3648780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     209592240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        545218110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        560889600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1344532110                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        506.152547                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1452794000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     88660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1114913250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2656367250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 70892865653500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       842754                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           842767                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       842754                       # number of overall hits
system.cpu.icache.overall_hits::total          842767                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          389                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            391                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          389                       # number of overall misses
system.cpu.icache.overall_misses::total           391                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     15330500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15330500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     15330500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15330500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       843143                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       843158                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       843143                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       843158                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000461                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000464                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000461                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000464                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 39410.025707                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39208.439898                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 39410.025707                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39208.439898                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          214                       # number of writebacks
system.cpu.icache.writebacks::total               214                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           50                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           50                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          339                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          339                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          339                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          339                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     13401000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13401000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     13401000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13401000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000402                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000402                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000402                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000402                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 39530.973451                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39530.973451                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 39530.973451                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39530.973451                       # average overall mshr miss latency
system.cpu.icache.replacements                    214                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       842754                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          842767                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          389                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           391                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     15330500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15330500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       843143                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       843158                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000461                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000464                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 39410.025707                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39208.439898                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           50                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          339                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          339                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     13401000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13401000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000402                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000402                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 39530.973451                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39530.973451                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 70892865653500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004469                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               39497                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               214                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            184.565421                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      70890209277000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000075                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004395                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          118                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.248047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1686657                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1686657                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70892865653500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70892865653500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70892865653500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 70892865653500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70892865653500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70892865653500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 70892865653500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4675358                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4675359                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4675358                       # number of overall hits
system.cpu.dcache.overall_hits::total         4675359                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26355                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26361                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26355                       # number of overall misses
system.cpu.dcache.overall_misses::total         26361                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    596380497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    596380497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    596380497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    596380497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4701713                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4701720                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4701713                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4701720                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005605                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005607                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005605                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005607                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 22628.742060                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22623.591556                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 22628.742060                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22623.591556                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3523                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               224                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.727679                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19553                       # number of writebacks
system.cpu.dcache.writebacks::total             19553                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          964                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          964                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          964                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          964                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25391                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25391                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25391                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25391                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    549236497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    549236497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    549236497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    549236497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005400                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005400                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005400                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005400                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 21631.148714                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21631.148714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 21631.148714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21631.148714                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24372                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3296181                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3296182                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         6465                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6469                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    151382500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    151382500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3302646                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3302651                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001958                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001959                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 23415.699923                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23401.221209                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data          958                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          958                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         5507                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5507                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    124219500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    124219500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001667                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001667                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 22556.655166                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22556.655166                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1379177                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1379177                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19890                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19892                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    444997997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    444997997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1399067                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1399069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014217                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014218                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 22372.951081                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22370.701639                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19884                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19884                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    425016997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    425016997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 21374.823828                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21374.823828                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 70892865653500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.037184                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2275263                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24372                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.355613                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      70890209278500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000116                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.037068                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000036                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000036                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          397                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          439                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9428836                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9428836                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               70900740773500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  63732                       # Simulator instruction rate (inst/s)
host_mem_usage                                 797436                       # Number of bytes of host memory used
host_op_rate                                   102233                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   627.63                       # Real time elapsed on the host
host_tick_rate                               12547427                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      64164497                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007875                       # Number of seconds simulated
sim_ticks                                  7875120000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4885                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11163                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1880930                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        57866                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2624252                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1527971                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1880930                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       352959                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2864307                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          118476                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         7240                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42342174                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21545303                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        57866                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2155001                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3831004                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      4349365                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48136124                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15159450                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.175321                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.139064                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2467004     16.27%     16.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5559703     36.67%     52.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1218443      8.04%     60.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       586551      3.87%     64.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       453294      2.99%     67.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       478721      3.16%     71.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       428041      2.82%     73.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       136689      0.90%     74.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3831004     25.27%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15159450                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4302814                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        96525                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44481802                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10819236                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       284534      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29500422     61.29%     61.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       254721      0.53%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        96550      0.20%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63124      0.13%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       982962      2.04%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       379880      0.79%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       476182      0.99%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       189372      0.39%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       324893      0.67%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           91      0.00%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       453435      0.94%     68.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63771      0.13%     68.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32900      0.07%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10127304     21.04%     89.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4195855      8.72%     98.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       691932      1.44%     99.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18196      0.04%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48136124                       # Class of committed instruction
system.switch_cpus.commit.refs               15033287                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48136124                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.525008                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.525008                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       6895346                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       53742932                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1685718                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4735316                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          67098                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2355804                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11298328                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   229                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4529025                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   342                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2864307                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2606114                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              13032760                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         10094                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               33297055                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          134196                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.181858                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2639390                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1646447                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.114067                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15739282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.478802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.558851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          7126627     45.28%     45.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           442428      2.81%     48.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           308057      1.96%     50.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           459184      2.92%     52.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           556405      3.54%     56.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1022202      6.49%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           502974      3.20%     66.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           607956      3.86%     70.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4713449     29.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15739282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8435284                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4303426                       # number of floating regfile writes
system.switch_cpus.idleCycles                   10958                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        99498                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2367744                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.247159                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15811074                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4529025                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          526800                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11375895                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           49                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1187                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4575462                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     52642980                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11282049                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        94054                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      51143531                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            395                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         95342                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          67098                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         96193                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          558                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1170028                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          140                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          766                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       556667                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       361421                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          766                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        84988                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        14510                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          81143338                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              50991181                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.500132                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40582405                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.237486                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               51114390                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         88301460                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39482892                       # number of integer regfile writes
system.switch_cpus.ipc                       1.904733                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.904733                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       401823      0.78%      0.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31427615     61.34%     62.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       259690      0.51%     62.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       103935      0.20%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63124      0.12%     62.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1023567      2.00%     64.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       387356      0.76%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       481951      0.94%     66.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       189430      0.37%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       420118      0.82%     67.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          137      0.00%     67.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       531201      1.04%     68.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        69523      0.14%     69.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38777      0.08%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10258761     20.02%     89.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4327091      8.45%     97.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1046581      2.04%     99.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       206910      0.40%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       51237590                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         5236327                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     10334946                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      5046166                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      6473771                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              705732                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.013774                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          352289     49.92%     49.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     49.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     49.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     49.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     49.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     49.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     49.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     49.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     49.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     49.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     49.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     49.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     49.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            246      0.03%     49.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     49.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt          10276      1.46%     51.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            84      0.01%     51.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     51.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     51.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     51.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     51.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     51.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     51.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         9482      1.34%     52.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     52.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     52.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        30097      4.26%     57.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     57.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     57.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     57.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     57.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     57.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     57.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     57.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     57.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     57.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     57.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     57.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     57.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     57.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     57.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     57.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     57.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         181955     25.78%     82.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         32540      4.61%     87.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        80107     11.35%     98.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         8656      1.23%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       46305172                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    108818827                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45945015                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     50676806                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           52642729                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          51237590                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          251                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      4506850                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       233584                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          245                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5250249                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15739282                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.255396                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.265929                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2164530     13.75%     13.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1724156     10.95%     24.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2570874     16.33%     41.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2493628     15.84%     56.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2193284     13.94%     70.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1894009     12.03%     82.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1068197      6.79%     89.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       806393      5.12%     94.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       824211      5.24%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15739282                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.253131                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2606114                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1001737                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       779432                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11375895                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4575462                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20758870                       # number of misc regfile reads
system.switch_cpus.numCycles                 15750240                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          686118                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62192305                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         369263                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2649402                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1201656                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          9734                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     166792304                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       53322248                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67994979                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6087872                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        3859800                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          67098                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6248741                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5802651                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      9236086                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     91267468                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           51                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            2                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12826627                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            2                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             63702291                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           105552458                       # The number of ROB writes
system.switch_cpus.timesIdled                     251                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80359                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3110                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160852                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3110                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7875120000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1781                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4014                       # Transaction distribution
system.membus.trans_dist::CleanEvict              871                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4497                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4497                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1781                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        17441                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        17441                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  17441                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       658688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       658688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  658688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6278                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6278    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6278                       # Request fanout histogram
system.membus.reqLayer2.occupancy            28840000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           33167500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7875120000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7875120000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   7875120000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7875120000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19042                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        69604                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          708                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17663                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61451                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61452                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           843                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18199                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       238952                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                241346                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        99264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9295424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9394688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            7616                       # Total snoops (count)
system.tol2bus.snoopTraffic                    256896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            88109                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.035297                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.184531                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  84999     96.47%     96.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3110      3.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              88109                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          146724000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119476999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1266995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   7875120000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          672                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        73543                       # number of demand (read+write) hits
system.l2.demand_hits::total                    74215                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          672                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        73543                       # number of overall hits
system.l2.overall_hits::total                   74215                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          171                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         6107                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6278                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          171                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         6107                       # number of overall misses
system.l2.overall_misses::total                  6278                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     14202000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    462255000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        476457000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     14202000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    462255000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       476457000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          843                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79650                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80493                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          843                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79650                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80493                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.202847                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.076673                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077994                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.202847                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.076673                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077994                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83052.631579                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 75692.647781                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75893.118828                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83052.631579                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 75692.647781                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75893.118828                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                4014                       # number of writebacks
system.l2.writebacks::total                      4014                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          171                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         6107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6278                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          171                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         6107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6278                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     12492000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    401185000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    413677000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     12492000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    401185000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    413677000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.202847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.076673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077994                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.202847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.076673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.077994                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73052.631579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 65692.647781                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65893.118828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73052.631579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 65692.647781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65893.118828                       # average overall mshr miss latency
system.l2.replacements                           7616                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        65590                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            65590                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        65590                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        65590                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          708                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              708                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          708                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          708                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          379                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           379                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        56954                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 56954                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         4497                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4497                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    333344500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     333344500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        61451                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61451                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.073180                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.073180                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 74125.972871                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74125.972871                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4497                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4497                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    288374500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    288374500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.073180                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.073180                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 64125.972871                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64125.972871                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          672                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                672                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          171                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              171                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     14202000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     14202000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          843                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            843                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.202847                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.202847                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83052.631579                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83052.631579                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          171                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          171                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     12492000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     12492000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.202847                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.202847                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73052.631579                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73052.631579                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        16589                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16589                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         1610                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1610                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    128910500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    128910500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18199                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18199                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.088466                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.088466                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80068.633540                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80068.633540                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1610                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1610                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    112810500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    112810500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.088466                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.088466                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 70068.633540                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70068.633540                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7875120000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3066.904836                       # Cycle average of tags in use
system.l2.tags.total_refs                      203712                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11490                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.729504                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     259.743936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         4.410268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    40.999377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2761.751254                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.063414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.010010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.674256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.748756                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3874                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          998                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2196                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          614                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.945801                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    330477                       # Number of tag accesses
system.l2.tags.data_accesses                   330477                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7875120000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        10944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       390848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             401792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        10944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         10944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       256896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          256896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          171                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         6107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4014                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               4014                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      1389693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     49630736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              51020429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1389693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1389693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       32621217                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             32621217                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       32621217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1389693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     49630736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             83641646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3910.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       171.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      5433.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001166954500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          221                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          221                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               17083                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3691                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6278                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       4014                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6278                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4014                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    674                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   104                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               97                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     57642000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   28020000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               162717000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10285.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29035.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4164                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3238                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6278                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4014                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    288.622096                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   184.849377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   289.151569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          662     31.39%     31.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          626     29.68%     61.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          242     11.47%     72.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          171      8.11%     80.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          110      5.22%     85.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           63      2.99%     88.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           38      1.80%     90.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           39      1.85%     92.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          158      7.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2109                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          221                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.343891                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.997822                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.629977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              12      5.43%      5.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             45     20.36%     25.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           101     45.70%     71.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            29     13.12%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            10      4.52%     89.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             8      3.62%     92.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             2      0.90%     93.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             4      1.81%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             1      0.45%     95.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      0.45%     96.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.45%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.45%     97.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.90%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.45%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            2      0.90%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           221                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          221                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.678733                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.656392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.874357                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               43     19.46%     19.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.45%     19.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              162     73.30%     93.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      6.33%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           221                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 358656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   43136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  250048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  401792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               256896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        45.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        31.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     51.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     32.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7865957500                       # Total gap between requests
system.mem_ctrls.avgGap                     764278.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        10944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       347712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       250048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1389693.109438332496                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 44153231.950751230121                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 31751643.149564709514                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          171                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         6107                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4014                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      5446250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    157270750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 189545933750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31849.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     25752.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  47221209.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4226880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2246640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            12280800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            4087260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     621401040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        757549380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2386109760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3787901760                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        480.996069                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6193538250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    262860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1418721750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             10831380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5757015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            27731760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           16307280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     621401040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1285442910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1941567840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3909039225                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        496.378369                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5033980500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    262860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2578279500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10531487250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 70900740773500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3447934                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3447947                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3447934                       # number of overall hits
system.cpu.icache.overall_hits::total         3447947                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1323                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1325                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1323                       # number of overall misses
system.cpu.icache.overall_misses::total          1325                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     41207998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41207998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     41207998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41207998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3449257                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3449272                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3449257                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3449272                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000384                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000384                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000384                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000384                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 31147.390779                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31100.375849                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 31147.390779                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31100.375849                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          187                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    31.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          922                       # number of writebacks
system.cpu.icache.writebacks::total               922                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          141                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          141                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1182                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1182                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1182                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1182                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     35969498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35969498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     35969498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35969498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000343                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000343                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000343                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000343                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 30431.047377                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30431.047377                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 30431.047377                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30431.047377                       # average overall mshr miss latency
system.cpu.icache.replacements                    922                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3447934                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3447947                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1323                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1325                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     41207998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41207998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3449257                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3449272                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000384                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000384                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 31147.390779                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31100.375849                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          141                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          141                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1182                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1182                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     35969498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35969498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000343                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000343                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 30431.047377                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30431.047377                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 70900740773500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.021594                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3449131                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1184                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2913.117399                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      70890209277000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000297                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.021297                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000042                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000042                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          262                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          147                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           93                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.511719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6899728                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6899728                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70900740773500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70900740773500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70900740773500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 70900740773500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70900740773500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70900740773500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 70900740773500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18885666                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18885667                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18933826                       # number of overall hits
system.cpu.dcache.overall_hits::total        18933827                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       106828                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106834                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       110034                       # number of overall misses
system.cpu.dcache.overall_misses::total        110040                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   2039110493                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2039110493                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   2039110493                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2039110493                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18992494                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18992501                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19043860                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     19043867                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005625                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005625                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005778                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005778                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 19087.790589                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19086.718582                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 18531.640157                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18530.629707                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11101                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          177                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               855                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.983626                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          177                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        85143                       # number of writebacks
system.cpu.dcache.writebacks::total             85143                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         3859                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3859                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         3859                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3859                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       102969                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       102969                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       105041                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       105041                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1849565493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1849565493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1909426993                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1909426993                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005422                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005422                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005516                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005516                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 17962.352679                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17962.352679                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 18177.920936                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18177.920936                       # average overall mshr miss latency
system.cpu.dcache.replacements                 104023                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13353887                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13353888                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        25467                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         25471                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    507175000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    507175000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13379354                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13379359                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001903                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001904                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 19914.988024                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19911.860547                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         3833                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3833                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        21634                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21634                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    399421000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    399421000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001617                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001617                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 18462.651382                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18462.651382                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5531779                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5531779                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        81361                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        81363                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1531935493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1531935493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5613140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5613142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014495                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014495                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 18828.867553                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18828.404717                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        81335                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        81335                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1450144493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1450144493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014490                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014490                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 17829.280052                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17829.280052                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        48160                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         48160                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3206                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3206                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        51366                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        51366                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.062415                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.062415                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         2072                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2072                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data     59861500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     59861500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.040338                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.040338                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 28890.685328                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 28890.685328                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 70900740773500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.150918                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            19038874                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            105047                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            181.241482                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      70890209278500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000395                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.150524                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000147                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000147                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          524                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          449                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38192781                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38192781                       # Number of data accesses

---------- End Simulation Statistics   ----------
