/* Check LICENSE file for copyright and license details. */

/*
 * CPU instruction codes and helper macros
 */

#define OPC(i) (((i) & 0xFC000000) >> 26)

#define RD(i) (((i) & 0xF800) >> 11)
#define RT(i) (((i) & 0x1F0000) >> 21)
#define RS(i) (((i) & 0x3E00000) >> 16)

enum opcodes {
	SPECIAL,
	REGIMM,
	J,
	JAL,
	BEQ,
	BNE,
	BLEZ,
	BGTZ,
	ADDI,
	ADDIU,
	SLTI,
	SLTIU,
	ANDI,
	ORI,
	XORI,
	LUI,
	COP0,
	COP1,
	COP2,
	COP1X,
	BEQL,
	BNEL,
	BLEZL,
	BGTZL,
	OPC_IGN0,
	OPC_IGN1,
	OPC_IGN2,
	OPC_IGN3,
	SPECIAL2,
	JALX,
	OPC_IGN4,
	SPECIAL3,
	LB,
	LH,
	LWL,
	LW,
	LBU,
	LHU,
	LWR,
	OPC_IGN5,
	SB,
	SH,
	SWL,
	SW,
	OPC_IGN6,
	OPC_IGN7,
	SWR,
	CACHE,
	LL,
	LWC1,
	LWC2,
	PREF,
	OPC_IGN8,
	LDC1,
	LDC2,
	OPC_IGN9,
	SC,
	SWC1,
	SWC2,
	OPC_IGN10,
	OPC_IGN11,
	SDC1,
	SDC2,
	OPC_IGN12,
};