pub const SRC_C: u64 = 0;
pub const SRC_MEM: u64 = 1;
pub const SRC_IMM: u64 = 2;
pub const SRC_STEP: u64 = 3;
#[cfg(feature = "sp")]
pub const SRC_SP: u64 = 4;
pub const SRC_IND: u64 = 5;
pub const STORE_NONE: u64 = 0;
pub const STORE_MEM: u64 = 1;
pub const STORE_IND: u64 = 2;
pub const ROM_ADDR: u64 = 0x80000000;
pub const ROM_ADDR_MAX: u64 = INPUT_ADDR - 1;
pub const INPUT_ADDR: u64 = 0x90000000;
pub const MAX_INPUT_SIZE: u64 = 0x10000000; // 256M,
pub const RAM_ADDR: u64 = 0xa0000000;
pub const RAM_SIZE: u64 = 0x10000000; // 256M
pub const SYS_ADDR: u64 = RAM_ADDR;
pub const SYS_SIZE: u64 = 0x10000;
pub const OUTPUT_ADDR: u64 = SYS_ADDR + SYS_SIZE;
pub const OUTPUT_MAX_SIZE: u64 = 0x10000; // 64K
pub const AVAILABLE_MEM_ADDR: u64 = OUTPUT_ADDR + OUTPUT_MAX_SIZE;
pub const AVAILABLE_MEM_SIZE: u64 = RAM_SIZE - OUTPUT_MAX_SIZE - SYS_SIZE;
pub const ROM_ENTRY: u64 = 0x1000;
pub const ARCH_ID_ZISK: u64 = 0xFFFEEEE;
pub const UART_ADDR: u64 = SYS_ADDR + 512;
