# new_t
Training:

Module 1 - Introduction

  A1 - Report from HDL bits which gave introductory aspect of RTL Designing.
  A2 - FPGA Architecture and pratical aspects of some examples from HDL Bits.
  
  
Module 2 - AXIS Interfaces
  A1 - Implementation of a AXIS Register
  A2 - 2x1 MUX using AXIS 
  A3 - 4096 depth FIFO using two 2048 FIFOs (BRAM Exercise)
  
Module 3 - Pipelining
  A1 - DSP Exercise
  A2 -
