$date
	Sun Oct 23 00:44:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#101027
b1101 !
1"
#101030
b1101 &
b1101 %
1$
#101031
0"
#101034
b101000 &
b101000 %
#101038
b10100 &
b10100 %
#101042
b1010 &
b1010 %
#101046
b101 &
b101 %
#101050
b10000 &
b10000 %
#101054
b1000 &
b1000 %
#101058
b100 &
b100 %
#101062
b10 &
b10 %
#101066
b1 &
b1 %
1#
#101070
b0 &
0#
b0 %
0$
#1054714
b10111 &
b10111 %
1$
b10111 !
1"
#1054715
0"
#1054718
b1000110 &
b1000110 %
#1054722
b100011 &
b100011 %
#1054726
b1101010 &
b1101010 %
#1054730
b110101 &
b110101 %
#1054734
b10100000 &
b10100000 %
#1054738
b1010000 &
b1010000 %
#1054742
b101000 &
b101000 %
#1054746
b10100 &
b10100 %
#1054750
b1010 &
b1010 %
#1054754
b101 &
b101 %
#1054758
b10000 &
b10000 %
#1054762
b1000 &
b1000 %
#1054766
b100 &
b100 %
#1054770
b10 &
b10 %
#1054774
b1 &
1#
b1 %
#1054778
b0 &
b0 %
0#
0$
#2066468
b10 !
1"
#2066470
b10 &
b10 %
1$
#2066471
0"
#2066474
b1 &
b1 %
1#
#2066478
b0 &
0#
b0 %
0$
#4500012
