{
	  "inputtext" : ["<NAME>", "<NUMBER_OF_BITS>", "<RESET>", "<CLOCK>", "<LOAD>", "<INPUT>", "<OUTPUT>"],
	"selects" : 
	[
		{ "name" : "<EDGE_TYPE>", "options" : [ "rising_edge", "falling_edge"] }
	],
	  "moduleName" : "Generic Register",
	  "moduleCode" : "--Register of N-bits\n--Made by Carmen Rodr√≠guez Villaverde\n\nlibrary IEEE;\nuse IEEE.STD_LOGIC_1164.ALL;\nentity <NAME> is\n    Generic (N: integer);\n    Port ( <LOAD> : in  STD_LOGIC;\n           <CLOCK> : in  STD_LOGIC;\n           <RESET> : in  STD_LOGIC;\n           <INPUT> : in  STD_LOGIC_VECTOR (N-1 downto 0);\n           --\n           <OUTPUT> : out  STD_LOGIC_VECTOR (N-1 downto 0));\nend <NAME>;\narchitecture Behavioral of <NAME> is\nbegin\n    process(<CLOCK>,<RESET>)\n        begin\n            if <RESET>='1' then\n                <OUTPUT><=(others=>'0');\n            elsif <EDGE_TYPE>(<CLOCK>) then\n                if <LOAD>='1' then\n                    <OUTPUT><=<INPUT>;\n                end if;\n            end if;\n    end process;\nend Behavioral;"
}
