VPR FPGA Placement and Routing.
Version: 0.0.0+655b34d3
Revision: 655b34d3
Compiled: 2022-09-29T08:16:22
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_cadtools/raptor/instl_dir/09_29_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/instl_dir/09_29_2022_08_00_01/share/raptor/etc/devices/gemini_latest/gemini_vpr.xml ram_inst_tdp_no_split_36_out_reg_post_synth.v --sdc_file ram_inst_tdp_no_split_36_out_reg_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report ram_inst_tdp_no_split_36_out_reg_post_place_timing.rpt --device castor4x4_homogeneous --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --pack


Architecture file: /nfs_cadtools/raptor/instl_dir/09_29_2022_08_00_01/share/raptor/etc/devices/gemini_latest/gemini_vpr.xml
Circuit name: ram_inst_tdp_no_split_36_out_reg_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'reg_ctl' input port 'scan_resetn' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'reg_ctl' input port 'resetn' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'reg_ctl' input port 'sr' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'reg_ctl' output port 'clk_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 7: Model 'reg_ctl' output port 'rstn_sync' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 8: Model 'reg_ctl' output port 'rstn' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 9: Model 'clock_inverter' input port 'a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'clock_inverter' output port 'z' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'inverter' input port 'a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'inverter' output port 'z' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'logic0' output port 'logic0' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'logic1' output port 'logic1' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 15: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 20: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 21: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 22: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'byp_reg18' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'bram_phy' input port 'PL_DATA_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'bram_phy' input port 'PL_ADDR_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'bram_phy' input port 'PL_WEN_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'bram_phy' input port 'PL_REN_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'bram_phy' input port 'PL_ENA_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'bram_phy' input port 'PL_INIT_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'bram_phy' input port 'RAM_ID_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 49: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 50: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 51: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 52: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 53: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 54: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 55: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp_rtl[physical]' is disabled in packing by user
mode 'bram_rtl[physical]' is disabled in packing by user
mode 'byp_reg[physical]' is disabled in packing by user
# Loading Architecture Description took 0.03 seconds (max_rss 11.5 MiB, delta_rss +2.5 MiB)
# Building complex block graph
Warning 56: io[0].scan_reset[0] unconnected pin in architecture.
Warning 57: io_output[0].reset[0] unconnected pin in architecture.
Warning 58: io_input[0].reset[0] unconnected pin in architecture.
Warning 59: ff[0].R[0] unconnected pin in architecture.
Warning 60: ff[0].R[0] unconnected pin in architecture.
Warning 61: dsp[0].sc_in[0] unconnected pin in architecture.
Warning 62: dsp[0].sc_in[1] unconnected pin in architecture.
Warning 63: dsp[0].sc_in[2] unconnected pin in architecture.
Warning 64: dsp[0].sc_in[3] unconnected pin in architecture.
Warning 65: dsp[0].sc_in[4] unconnected pin in architecture.
Warning 66: dsp[0].sc_in[5] unconnected pin in architecture.
Warning 67: dsp[0].sc_in[6] unconnected pin in architecture.
Warning 68: dsp[0].sc_in[7] unconnected pin in architecture.
Warning 69: dsp[0].sc_in[8] unconnected pin in architecture.
Warning 70: dsp[0].sc_in[9] unconnected pin in architecture.
Warning 71: dsp[0].sc_in[10] unconnected pin in architecture.
Warning 72: dsp[0].sc_in[11] unconnected pin in architecture.
Warning 73: dsp[0].scan_reset[0] unconnected pin in architecture.
Warning 74: dsp[0].sc_out[0] unconnected pin in architecture.
Warning 75: dsp[0].sc_out[1] unconnected pin in architecture.
Warning 76: dsp[0].sc_out[2] unconnected pin in architecture.
Warning 77: dsp[0].sc_out[3] unconnected pin in architecture.
Warning 78: dsp[0].sc_out[4] unconnected pin in architecture.
Warning 79: dsp[0].sc_out[5] unconnected pin in architecture.
Warning 80: dsp[0].sc_out[6] unconnected pin in architecture.
Warning 81: dsp[0].sc_out[7] unconnected pin in architecture.
Warning 82: dsp[0].sc_out[8] unconnected pin in architecture.
Warning 83: dsp[0].sc_out[9] unconnected pin in architecture.
Warning 84: dsp[0].sc_out[10] unconnected pin in architecture.
Warning 85: dsp[0].sc_out[11] unconnected pin in architecture.
Warning 86: feedback_opt[0].I[0] unconnected pin in architecture.
Warning 87: feedback_opt[1].I[0] unconnected pin in architecture.
Warning 88: feedback_opt[2].I[0] unconnected pin in architecture.
Warning 89: unsigned_a_opt[0].I[0] unconnected pin in architecture.
Warning 90: unsigned_b_opt[0].I[0] unconnected pin in architecture.
Warning 91: shift_right_opt[0].I[0] unconnected pin in architecture.
Warning 92: shift_right_opt[1].I[0] unconnected pin in architecture.
Warning 93: shift_right_opt[2].I[0] unconnected pin in architecture.
Warning 94: shift_right_opt[3].I[0] unconnected pin in architecture.
Warning 95: shift_right_opt[4].I[0] unconnected pin in architecture.
Warning 96: shift_right_opt[5].I[0] unconnected pin in architecture.
Warning 97: saturate_enable_opt[0].I[0] unconnected pin in architecture.
Warning 98: round_opt[0].I[0] unconnected pin in architecture.
Warning 99: subtract_opt[0].I[0] unconnected pin in architecture.
Warning 100: load_acc_opt[0].I[0] unconnected pin in architecture.
Warning 101: en_opt[0].I[0] unconnected pin in architecture.
Warning 102: en_opt[1].I[0] unconnected pin in architecture.
Warning 103: en_opt[2].I[0] unconnected pin in architecture.
Warning 104: en_opt[3].I[0] unconnected pin in architecture.
Warning 105: flush_opt[0].I[0] unconnected pin in architecture.
Warning 106: flush_opt[1].I[0] unconnected pin in architecture.
# Building complex block graph took 0.02 seconds (max_rss 16.3 MiB, delta_rss +4.8 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.7 MiB, delta_rss +3.3 MiB)
Error 1: 
Type: Blif file
File: ram_inst_tdp_no_split_36_out_reg_post_synth.v
Line: 8
Message: Failed to find matching architecture model for 'TDP36K'

The entire flow of VPR took 0.07 seconds (max_rss 19.7 MiB)
