{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 13:55:39 2023 " "Info: Processing started: Thu Dec 21 13:55:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Design1 -c Design1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Design1 -c Design1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "OSC_50 " "Info: Assuming node \"OSC_50\" is an undefined clock" {  } { { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } { 624 480 536 640 "OSC_50" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OSC_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "f_div:inst1\|clkout " "Info: Detected ripple clock \"f_div:inst1\|clkout\" as buffer" {  } { { "f_div.vhd" "" { Text "L:/Documentos/Github/Restored/f_div.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "f_div:inst1\|clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div_two:inst17\|clk_int " "Info: Detected ripple clock \"clk_div_two:inst17\|clk_int\" as buffer" {  } { { "clk_div_two.vhd" "" { Text "L:/Documentos/Github/Restored/clk_div_two.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div_two:inst17\|clk_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "OSC_50 register square:inst21\|x_out\[0\] memory ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated\|ram_block1a0~portb_address_reg1 49.07 MHz 20.377 ns Internal " "Info: Clock \"OSC_50\" has Internal fmax of 49.07 MHz between source register \"square:inst21\|x_out\[0\]\" and destination memory \"ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated\|ram_block1a0~portb_address_reg1\" (period= 20.377 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.186 ns + Longest register memory " "Info: + Longest register to memory delay is 20.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns square:inst21\|x_out\[0\] 1 REG LCFF_X53_Y33_N7 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y33_N7; Fanout = 9; REG Node = 'square:inst21\|x_out\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { square:inst21|x_out[0] } "NODE_NAME" } } { "square.vhd" "" { Text "L:/Documentos/Github/Restored/square.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.504 ns) 0.845 ns inverse_square_map:inst23\|Add0~1 2 COMB LCCOMB_X53_Y33_N14 2 " "Info: 2: + IC(0.341 ns) + CELL(0.504 ns) = 0.845 ns; Loc. = LCCOMB_X53_Y33_N14; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { square:inst21|x_out[0] inverse_square_map:inst23|Add0~1 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.916 ns inverse_square_map:inst23\|Add0~3 3 COMB LCCOMB_X53_Y33_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.916 ns; Loc. = LCCOMB_X53_Y33_N16; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|Add0~1 inverse_square_map:inst23|Add0~3 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.987 ns inverse_square_map:inst23\|Add0~5 4 COMB LCCOMB_X53_Y33_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.987 ns; Loc. = LCCOMB_X53_Y33_N18; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|Add0~3 inverse_square_map:inst23|Add0~5 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.058 ns inverse_square_map:inst23\|Add0~7 5 COMB LCCOMB_X53_Y33_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.058 ns; Loc. = LCCOMB_X53_Y33_N20; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|Add0~5 inverse_square_map:inst23|Add0~7 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.129 ns inverse_square_map:inst23\|Add0~9 6 COMB LCCOMB_X53_Y33_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.129 ns; Loc. = LCCOMB_X53_Y33_N22; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|Add0~7 inverse_square_map:inst23|Add0~9 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.200 ns inverse_square_map:inst23\|Add0~11 7 COMB LCCOMB_X53_Y33_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.200 ns; Loc. = LCCOMB_X53_Y33_N24; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|Add0~9 inverse_square_map:inst23|Add0~11 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.271 ns inverse_square_map:inst23\|Add0~13 8 COMB LCCOMB_X53_Y33_N26 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.271 ns; Loc. = LCCOMB_X53_Y33_N26; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|Add0~11 inverse_square_map:inst23|Add0~13 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.681 ns inverse_square_map:inst23\|Add0~14 9 COMB LCCOMB_X53_Y33_N28 18 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 1.681 ns; Loc. = LCCOMB_X53_Y33_N28; Fanout = 18; COMB Node = 'inverse_square_map:inst23\|Add0~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|Add0~13 inverse_square_map:inst23|Add0~14 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.393 ns) 2.568 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~1 10 COMB LCCOMB_X54_Y33_N0 2 " "Info: 10: + IC(0.494 ns) + CELL(0.393 ns) = 2.568 ns; Loc. = LCCOMB_X54_Y33_N0; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { inverse_square_map:inst23|Add0~14 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~1 } "NODE_NAME" } } { "db/lpm_abs_sr9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_sr9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.639 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~3 11 COMB LCCOMB_X54_Y33_N2 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.639 ns; Loc. = LCCOMB_X54_Y33_N2; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~3 } "NODE_NAME" } } { "db/lpm_abs_sr9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_sr9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.710 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~5 12 COMB LCCOMB_X54_Y33_N4 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.710 ns; Loc. = LCCOMB_X54_Y33_N4; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~5 } "NODE_NAME" } } { "db/lpm_abs_sr9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_sr9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.781 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~7 13 COMB LCCOMB_X54_Y33_N6 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.781 ns; Loc. = LCCOMB_X54_Y33_N6; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~7 } "NODE_NAME" } } { "db/lpm_abs_sr9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_sr9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.852 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~9 14 COMB LCCOMB_X54_Y33_N8 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.852 ns; Loc. = LCCOMB_X54_Y33_N8; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~9 } "NODE_NAME" } } { "db/lpm_abs_sr9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_sr9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.923 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~11 15 COMB LCCOMB_X54_Y33_N10 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.923 ns; Loc. = LCCOMB_X54_Y33_N10; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~11 } "NODE_NAME" } } { "db/lpm_abs_sr9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_sr9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.994 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~13 16 COMB LCCOMB_X54_Y33_N12 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.994 ns; Loc. = LCCOMB_X54_Y33_N12; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~11 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~13 } "NODE_NAME" } } { "db/lpm_abs_sr9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_sr9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.153 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~15 17 COMB LCCOMB_X54_Y33_N14 1 " "Info: 17: + IC(0.000 ns) + CELL(0.159 ns) = 3.153 ns; Loc. = LCCOMB_X54_Y33_N14; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~13 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~15 } "NODE_NAME" } } { "db/lpm_abs_sr9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_sr9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.563 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~16 18 COMB LCCOMB_X54_Y33_N16 4 " "Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 3.563 ns; Loc. = LCCOMB_X54_Y33_N16; Fanout = 4; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~15 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~16 } "NODE_NAME" } } { "db/lpm_abs_sr9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_sr9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.414 ns) 4.244 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[3\]~5 19 COMB LCCOMB_X54_Y33_N22 2 " "Info: 19: + IC(0.267 ns) + CELL(0.414 ns) = 4.244 ns; Loc. = LCCOMB_X54_Y33_N22; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~16 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.315 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[4\]~7 20 COMB LCCOMB_X54_Y33_N24 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 4.315 ns; Loc. = LCCOMB_X54_Y33_N24; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.725 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[5\]~8 21 COMB LCCOMB_X54_Y33_N26 12 " "Info: 21: + IC(0.000 ns) + CELL(0.410 ns) = 4.725 ns; Loc. = LCCOMB_X54_Y33_N26; Fanout = 12; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.150 ns) 5.620 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|StageOut\[26\]~63 22 COMB LCCOMB_X54_Y32_N18 2 " "Info: 22: + IC(0.745 ns) + CELL(0.150 ns) = 5.620 ns; Loc. = LCCOMB_X54_Y32_N18; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|StageOut\[26\]~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.895 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[5]~8 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[26]~63 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.414 ns) 6.777 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[3\]~5 23 COMB LCCOMB_X53_Y34_N8 2 " "Info: 23: + IC(0.743 ns) + CELL(0.414 ns) = 6.777 ns; Loc. = LCCOMB_X53_Y34_N8; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[26]~63 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.848 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[4\]~7 24 COMB LCCOMB_X53_Y34_N10 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 6.848 ns; Loc. = LCCOMB_X53_Y34_N10; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.919 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[5\]~9 25 COMB LCCOMB_X53_Y34_N12 1 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 6.919 ns; Loc. = LCCOMB_X53_Y34_N12; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.329 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[6\]~10 26 COMB LCCOMB_X53_Y34_N14 13 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 7.329 ns; Loc. = LCCOMB_X53_Y34_N14; Fanout = 13; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[6\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~10 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.150 ns) 8.231 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|StageOut\[34\]~103 27 COMB LCCOMB_X54_Y32_N12 1 " "Info: 27: + IC(0.752 ns) + CELL(0.150 ns) = 8.231 ns; Loc. = LCCOMB_X54_Y32_N12; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|StageOut\[34\]~103'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[34]~103 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.414 ns) 9.355 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[5\]~9 28 COMB LCCOMB_X54_Y34_N10 1 " "Info: 28: + IC(0.710 ns) + CELL(0.414 ns) = 9.355 ns; Loc. = LCCOMB_X54_Y34_N10; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[34]~103 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.765 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[6\]~10 29 COMB LCCOMB_X54_Y34_N12 13 " "Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 9.765 ns; Loc. = LCCOMB_X54_Y34_N12; Fanout = 13; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[6\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~10 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.150 ns) 10.447 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|StageOut\[37\]~80 30 COMB LCCOMB_X55_Y34_N16 2 " "Info: 30: + IC(0.532 ns) + CELL(0.150 ns) = 10.447 ns; Loc. = LCCOMB_X55_Y34_N16; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|StageOut\[37\]~80'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[37]~80 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.414 ns) 11.318 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[2\]~3 31 COMB LCCOMB_X54_Y34_N20 2 " "Info: 31: + IC(0.457 ns) + CELL(0.414 ns) = 11.318 ns; Loc. = LCCOMB_X54_Y34_N20; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[37]~80 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.389 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[3\]~5 32 COMB LCCOMB_X54_Y34_N22 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 11.389 ns; Loc. = LCCOMB_X54_Y34_N22; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.460 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[4\]~7 33 COMB LCCOMB_X54_Y34_N24 1 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 11.460 ns; Loc. = LCCOMB_X54_Y34_N24; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.531 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[5\]~9 34 COMB LCCOMB_X54_Y34_N26 1 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 11.531 ns; Loc. = LCCOMB_X54_Y34_N26; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.941 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[6\]~10 35 COMB LCCOMB_X54_Y34_N28 15 " "Info: 35: + IC(0.000 ns) + CELL(0.410 ns) = 11.941 ns; Loc. = LCCOMB_X54_Y34_N28; Fanout = 15; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[6\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~10 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.150 ns) 12.812 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|StageOut\[42\]~89 36 COMB LCCOMB_X56_Y34_N16 2 " "Info: 36: + IC(0.721 ns) + CELL(0.150 ns) = 12.812 ns; Loc. = LCCOMB_X56_Y34_N16; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|StageOut\[42\]~89'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[42]~89 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.414 ns) 13.497 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[1\]~1 37 COMB LCCOMB_X56_Y34_N0 2 " "Info: 37: + IC(0.271 ns) + CELL(0.414 ns) = 13.497 ns; Loc. = LCCOMB_X56_Y34_N0; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[42]~89 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.568 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[2\]~3 38 COMB LCCOMB_X56_Y34_N2 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 13.568 ns; Loc. = LCCOMB_X56_Y34_N2; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[1]~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.639 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[3\]~5 39 COMB LCCOMB_X56_Y34_N4 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 13.639 ns; Loc. = LCCOMB_X56_Y34_N4; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.710 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[4\]~7 40 COMB LCCOMB_X56_Y34_N6 1 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 13.710 ns; Loc. = LCCOMB_X56_Y34_N6; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.781 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[5\]~9 41 COMB LCCOMB_X56_Y34_N8 1 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 13.781 ns; Loc. = LCCOMB_X56_Y34_N8; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 14.191 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[6\]~10 42 COMB LCCOMB_X56_Y34_N10 13 " "Info: 42: + IC(0.000 ns) + CELL(0.410 ns) = 14.191 ns; Loc. = LCCOMB_X56_Y34_N10; Fanout = 13; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[6\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[6]~10 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.275 ns) 14.955 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|StageOut\[50\]~108 43 COMB LCCOMB_X55_Y34_N22 1 " "Info: 43: + IC(0.489 ns) + CELL(0.275 ns) = 14.955 ns; Loc. = LCCOMB_X55_Y34_N22; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|StageOut\[50\]~108'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[50]~108 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.647 ns) + CELL(0.393 ns) 15.995 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[3\]~5 44 COMB LCCOMB_X57_Y34_N16 1 " "Info: 44: + IC(0.647 ns) + CELL(0.393 ns) = 15.995 ns; Loc. = LCCOMB_X57_Y34_N16; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[50]~108 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.066 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[4\]~7 45 COMB LCCOMB_X57_Y34_N18 1 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 16.066 ns; Loc. = LCCOMB_X57_Y34_N18; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.137 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[5\]~9 46 COMB LCCOMB_X57_Y34_N20 1 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 16.137 ns; Loc. = LCCOMB_X57_Y34_N20; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 16.547 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[6\]~10 47 COMB LCCOMB_X57_Y34_N22 3 " "Info: 47: + IC(0.000 ns) + CELL(0.410 ns) = 16.547 ns; Loc. = LCCOMB_X57_Y34_N22; Fanout = 3; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[6\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[6]~10 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.393 ns) 17.198 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|op_1~1 48 COMB LCCOMB_X57_Y34_N0 2 " "Info: 48: + IC(0.258 ns) + CELL(0.393 ns) = 17.198 ns; Loc. = LCCOMB_X57_Y34_N0; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|op_1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 17.608 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|op_1~2 49 COMB LCCOMB_X57_Y34_N2 1 " "Info: 49: + IC(0.000 ns) + CELL(0.410 ns) = 17.608 ns; Loc. = LCCOMB_X57_Y34_N2; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|op_1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 18.008 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|quotient\[1\]~1 50 COMB LCCOMB_X57_Y34_N28 1 " "Info: 50: + IC(0.250 ns) + CELL(0.150 ns) = 18.008 ns; Loc. = LCCOMB_X57_Y34_N28; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|quotient\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~2 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|quotient[1]~1 } "NODE_NAME" } } { "db/abs_divider_gbg.tdf" "" { Text "L:/Documentos/Github/Restored/db/abs_divider_gbg.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.036 ns) + CELL(0.142 ns) 20.186 ns ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated\|ram_block1a0~portb_address_reg1 51 MEM M4K_X26_Y32 3 " "Info: 51: + IC(2.036 ns) + CELL(0.142 ns) = 20.186 ns; Loc. = M4K_X26_Y32; Fanout = 3; MEM Node = 'ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated\|ram_block1a0~portb_address_reg1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.178 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|quotient[1]~1 ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg1 } "NODE_NAME" } } { "db/altsyncram_5h72.tdf" "" { Text "L:/Documentos/Github/Restored/db/altsyncram_5h72.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.473 ns ( 51.88 % ) " "Info: Total cell delay = 10.473 ns ( 51.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.713 ns ( 48.12 % ) " "Info: Total interconnect delay = 9.713 ns ( 48.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.186 ns" { square:inst21|x_out[0] inverse_square_map:inst23|Add0~1 inverse_square_map:inst23|Add0~3 inverse_square_map:inst23|Add0~5 inverse_square_map:inst23|Add0~7 inverse_square_map:inst23|Add0~9 inverse_square_map:inst23|Add0~11 inverse_square_map:inst23|Add0~13 inverse_square_map:inst23|Add0~14 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~11 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~13 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~15 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~16 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[5]~8 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[26]~63 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[34]~103 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[37]~80 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[42]~89 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[1]~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[50]~108 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~2 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|quotient[1]~1 ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.186 ns" { square:inst21|x_out[0] {} inverse_square_map:inst23|Add0~1 {} inverse_square_map:inst23|Add0~3 {} inverse_square_map:inst23|Add0~5 {} inverse_square_map:inst23|Add0~7 {} inverse_square_map:inst23|Add0~9 {} inverse_square_map:inst23|Add0~11 {} inverse_square_map:inst23|Add0~13 {} inverse_square_map:inst23|Add0~14 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~1 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~3 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~11 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~13 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~15 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~16 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[5]~8 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[26]~63 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[34]~103 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[37]~80 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[2]~3 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[42]~89 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[1]~1 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[2]~3 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[50]~108 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~1 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~2 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|quotient[1]~1 {} ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg1 {} } { 0.000ns 0.341ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.494ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.267ns 0.000ns 0.000ns 0.745ns 0.743ns 0.000ns 0.000ns 0.000ns 0.752ns 0.710ns 0.000ns 0.532ns 0.457ns 0.000ns 0.000ns 0.000ns 0.000ns 0.721ns 0.271ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.489ns 0.647ns 0.000ns 0.000ns 0.000ns 0.258ns 0.000ns 0.250ns 2.036ns } { 0.000ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.414ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.410ns 0.393ns 0.410ns 0.150ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.094 ns - Smallest " "Info: - Smallest clock skew is 0.094 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 destination 2.776 ns + Shortest memory " "Info: + Shortest clock path from clock \"OSC_50\" to destination memory is 2.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } { 624 480 536 640 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns OSC_50~clkctrl 2 COMB CLKCTRL_G2 505 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 505; COMB Node = 'OSC_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { OSC_50 OSC_50~clkctrl } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } { 624 480 536 640 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.689 ns) 2.776 ns ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated\|ram_block1a0~portb_address_reg1 3 MEM M4K_X26_Y32 3 " "Info: 3: + IC(0.970 ns) + CELL(0.689 ns) = 2.776 ns; Loc. = M4K_X26_Y32; Fanout = 3; MEM Node = 'ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated\|ram_block1a0~portb_address_reg1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.659 ns" { OSC_50~clkctrl ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg1 } "NODE_NAME" } } { "db/altsyncram_5h72.tdf" "" { Text "L:/Documentos/Github/Restored/db/altsyncram_5h72.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.688 ns ( 60.81 % ) " "Info: Total cell delay = 1.688 ns ( 60.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.088 ns ( 39.19 % ) " "Info: Total interconnect delay = 1.088 ns ( 39.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { OSC_50 OSC_50~clkctrl ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg1 {} } { 0.000ns 0.000ns 0.118ns 0.970ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 source 2.682 ns - Longest register " "Info: - Longest clock path from clock \"OSC_50\" to source register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } { 624 480 536 640 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns OSC_50~clkctrl 2 COMB CLKCTRL_G2 505 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 505; COMB Node = 'OSC_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { OSC_50 OSC_50~clkctrl } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } { 624 480 536 640 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.682 ns square:inst21\|x_out\[0\] 3 REG LCFF_X53_Y33_N7 9 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X53_Y33_N7; Fanout = 9; REG Node = 'square:inst21\|x_out\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { OSC_50~clkctrl square:inst21|x_out[0] } "NODE_NAME" } } { "square.vhd" "" { Text "L:/Documentos/Github/Restored/square.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.27 % ) " "Info: Total cell delay = 1.536 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { OSC_50 OSC_50~clkctrl square:inst21|x_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} square:inst21|x_out[0] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { OSC_50 OSC_50~clkctrl ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg1 {} } { 0.000ns 0.000ns 0.118ns 0.970ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { OSC_50 OSC_50~clkctrl square:inst21|x_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} square:inst21|x_out[0] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "square.vhd" "" { Text "L:/Documentos/Github/Restored/square.vhd" 101 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_5h72.tdf" "" { Text "L:/Documentos/Github/Restored/db/altsyncram_5h72.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.186 ns" { square:inst21|x_out[0] inverse_square_map:inst23|Add0~1 inverse_square_map:inst23|Add0~3 inverse_square_map:inst23|Add0~5 inverse_square_map:inst23|Add0~7 inverse_square_map:inst23|Add0~9 inverse_square_map:inst23|Add0~11 inverse_square_map:inst23|Add0~13 inverse_square_map:inst23|Add0~14 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~11 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~13 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~15 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~16 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[5]~8 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[26]~63 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[34]~103 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[37]~80 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[42]~89 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[1]~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[50]~108 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~2 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|quotient[1]~1 ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.186 ns" { square:inst21|x_out[0] {} inverse_square_map:inst23|Add0~1 {} inverse_square_map:inst23|Add0~3 {} inverse_square_map:inst23|Add0~5 {} inverse_square_map:inst23|Add0~7 {} inverse_square_map:inst23|Add0~9 {} inverse_square_map:inst23|Add0~11 {} inverse_square_map:inst23|Add0~13 {} inverse_square_map:inst23|Add0~14 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~1 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~3 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~11 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~13 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~15 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~16 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[5]~8 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[26]~63 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[34]~103 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[37]~80 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[2]~3 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[42]~89 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[1]~1 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[2]~3 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[50]~108 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~1 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~2 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|quotient[1]~1 {} ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg1 {} } { 0.000ns 0.341ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.494ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.267ns 0.000ns 0.000ns 0.745ns 0.743ns 0.000ns 0.000ns 0.000ns 0.752ns 0.710ns 0.000ns 0.532ns 0.457ns 0.000ns 0.000ns 0.000ns 0.000ns 0.721ns 0.271ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.489ns 0.647ns 0.000ns 0.000ns 0.000ns 0.258ns 0.000ns 0.250ns 2.036ns } { 0.000ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.414ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.410ns 0.393ns 0.410ns 0.150ns 0.142ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { OSC_50 OSC_50~clkctrl ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg1 {} } { 0.000ns 0.000ns 0.118ns 0.970ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { OSC_50 OSC_50~clkctrl square:inst21|x_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} square:inst21|x_out[0] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "square:inst21\|x_out\[7\] KEY\[0\] OSC_50 7.511 ns register " "Info: tsu for register \"square:inst21\|x_out\[7\]\" (data pin = \"KEY\[0\]\", clock pin = \"OSC_50\") is 7.511 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.229 ns + Longest pin register " "Info: + Longest pin to register delay is 10.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 186 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 186; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 1248 792 960 1264 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.666 ns) + CELL(0.150 ns) 7.678 ns square:inst21\|x_out\[1\]~0 2 COMB LCCOMB_X36_Y30_N24 13 " "Info: 2: + IC(6.666 ns) + CELL(0.150 ns) = 7.678 ns; Loc. = LCCOMB_X36_Y30_N24; Fanout = 13; COMB Node = 'square:inst21\|x_out\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.816 ns" { KEY[0] square:inst21|x_out[1]~0 } "NODE_NAME" } } { "square.vhd" "" { Text "L:/Documentos/Github/Restored/square.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(0.660 ns) 10.229 ns square:inst21\|x_out\[7\] 3 REG LCFF_X53_Y33_N1 3 " "Info: 3: + IC(1.891 ns) + CELL(0.660 ns) = 10.229 ns; Loc. = LCFF_X53_Y33_N1; Fanout = 3; REG Node = 'square:inst21\|x_out\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.551 ns" { square:inst21|x_out[1]~0 square:inst21|x_out[7] } "NODE_NAME" } } { "square.vhd" "" { Text "L:/Documentos/Github/Restored/square.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 16.35 % ) " "Info: Total cell delay = 1.672 ns ( 16.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.557 ns ( 83.65 % ) " "Info: Total interconnect delay = 8.557 ns ( 83.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.229 ns" { KEY[0] square:inst21|x_out[1]~0 square:inst21|x_out[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.229 ns" { KEY[0] {} KEY[0]~combout {} square:inst21|x_out[1]~0 {} square:inst21|x_out[7] {} } { 0.000ns 0.000ns 6.666ns 1.891ns } { 0.000ns 0.862ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "square.vhd" "" { Text "L:/Documentos/Github/Restored/square.vhd" 101 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 destination 2.682 ns - Shortest register " "Info: - Shortest clock path from clock \"OSC_50\" to destination register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } { 624 480 536 640 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns OSC_50~clkctrl 2 COMB CLKCTRL_G2 505 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 505; COMB Node = 'OSC_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { OSC_50 OSC_50~clkctrl } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } { 624 480 536 640 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.682 ns square:inst21\|x_out\[7\] 3 REG LCFF_X53_Y33_N1 3 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X53_Y33_N1; Fanout = 3; REG Node = 'square:inst21\|x_out\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { OSC_50~clkctrl square:inst21|x_out[7] } "NODE_NAME" } } { "square.vhd" "" { Text "L:/Documentos/Github/Restored/square.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.27 % ) " "Info: Total cell delay = 1.536 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { OSC_50 OSC_50~clkctrl square:inst21|x_out[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} square:inst21|x_out[7] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.229 ns" { KEY[0] square:inst21|x_out[1]~0 square:inst21|x_out[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.229 ns" { KEY[0] {} KEY[0]~combout {} square:inst21|x_out[1]~0 {} square:inst21|x_out[7] {} } { 0.000ns 0.000ns 6.666ns 1.891ns } { 0.000ns 0.862ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { OSC_50 OSC_50~clkctrl square:inst21|x_out[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} square:inst21|x_out[7] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "OSC_50 VGA_SYNC VGA_SYNC:inst19\|video_on_h 12.704 ns register " "Info: tco from clock \"OSC_50\" to destination pin \"VGA_SYNC\" through register \"VGA_SYNC:inst19\|video_on_h\" is 12.704 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 source 6.150 ns + Longest register " "Info: + Longest clock path from clock \"OSC_50\" to source register is 6.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } { 624 480 536 640 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.787 ns) 3.054 ns clk_div_two:inst17\|clk_int 2 REG LCFF_X30_Y18_N11 2 " "Info: 2: + IC(1.268 ns) + CELL(0.787 ns) = 3.054 ns; Loc. = LCFF_X30_Y18_N11; Fanout = 2; REG Node = 'clk_div_two:inst17\|clk_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.055 ns" { OSC_50 clk_div_two:inst17|clk_int } "NODE_NAME" } } { "clk_div_two.vhd" "" { Text "L:/Documentos/Github/Restored/clk_div_two.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.575 ns) + CELL(0.000 ns) 4.629 ns clk_video:inst20\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk 3 COMB CLKCTRL_G1 393 " "Info: 3: + IC(1.575 ns) + CELL(0.000 ns) = 4.629 ns; Loc. = CLKCTRL_G1; Fanout = 393; COMB Node = 'clk_video:inst20\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk_div_two:inst17|clk_int clk_video:inst20|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "clk_video.vhd" "" { Text "L:/Documentos/Github/Restored/clk_video.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.537 ns) 6.150 ns VGA_SYNC:inst19\|video_on_h 4 REG LCFF_X37_Y27_N17 1 " "Info: 4: + IC(0.984 ns) + CELL(0.537 ns) = 6.150 ns; Loc. = LCFF_X37_Y27_N17; Fanout = 1; REG Node = 'VGA_SYNC:inst19\|video_on_h'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { clk_video:inst20|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk VGA_SYNC:inst19|video_on_h } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "L:/Documentos/Github/Restored/VGA_SYNC.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 37.77 % ) " "Info: Total cell delay = 2.323 ns ( 37.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.827 ns ( 62.23 % ) " "Info: Total interconnect delay = 3.827 ns ( 62.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.150 ns" { OSC_50 clk_div_two:inst17|clk_int clk_video:inst20|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk VGA_SYNC:inst19|video_on_h } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.150 ns" { OSC_50 {} OSC_50~combout {} clk_div_two:inst17|clk_int {} clk_video:inst20|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} VGA_SYNC:inst19|video_on_h {} } { 0.000ns 0.000ns 1.268ns 1.575ns 0.984ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_SYNC.VHD" "" { Text "L:/Documentos/Github/Restored/VGA_SYNC.VHD" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.304 ns + Longest register pin " "Info: + Longest register to pin delay is 6.304 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst19\|video_on_h 1 REG LCFF_X37_Y27_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y27_N17; Fanout = 1; REG Node = 'VGA_SYNC:inst19\|video_on_h'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst19|video_on_h } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "L:/Documentos/Github/Restored/VGA_SYNC.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.150 ns) 0.856 ns VGA_SYNC:inst19\|vga_sync 2 COMB LCCOMB_X34_Y27_N28 4 " "Info: 2: + IC(0.706 ns) + CELL(0.150 ns) = 0.856 ns; Loc. = LCCOMB_X34_Y27_N28; Fanout = 4; COMB Node = 'VGA_SYNC:inst19\|vga_sync'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { VGA_SYNC:inst19|video_on_h VGA_SYNC:inst19|vga_sync } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "L:/Documentos/Github/Restored/VGA_SYNC.VHD" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.640 ns) + CELL(2.808 ns) 6.304 ns VGA_SYNC 3 PIN PIN_B7 0 " "Info: 3: + IC(2.640 ns) + CELL(2.808 ns) = 6.304 ns; Loc. = PIN_B7; Fanout = 0; PIN Node = 'VGA_SYNC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.448 ns" { VGA_SYNC:inst19|vga_sync VGA_SYNC } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 1456 1856 2032 1472 "VGA_SYNC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.958 ns ( 46.92 % ) " "Info: Total cell delay = 2.958 ns ( 46.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.346 ns ( 53.08 % ) " "Info: Total interconnect delay = 3.346 ns ( 53.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.304 ns" { VGA_SYNC:inst19|video_on_h VGA_SYNC:inst19|vga_sync VGA_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.304 ns" { VGA_SYNC:inst19|video_on_h {} VGA_SYNC:inst19|vga_sync {} VGA_SYNC {} } { 0.000ns 0.706ns 2.640ns } { 0.000ns 0.150ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.150 ns" { OSC_50 clk_div_two:inst17|clk_int clk_video:inst20|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk VGA_SYNC:inst19|video_on_h } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.150 ns" { OSC_50 {} OSC_50~combout {} clk_div_two:inst17|clk_int {} clk_video:inst20|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} VGA_SYNC:inst19|video_on_h {} } { 0.000ns 0.000ns 1.268ns 1.575ns 0.984ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.304 ns" { VGA_SYNC:inst19|video_on_h VGA_SYNC:inst19|vga_sync VGA_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.304 ns" { VGA_SYNC:inst19|video_on_h {} VGA_SYNC:inst19|vga_sync {} VGA_SYNC {} } { 0.000ns 0.706ns 2.640ns } { 0.000ns 0.150ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "keypad:inst2\|colq\[3\] COL\[3\] OSC_50 -2.510 ns register " "Info: th for register \"keypad:inst2\|colq\[3\]\" (data pin = \"COL\[3\]\", clock pin = \"OSC_50\") is -2.510 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 destination 4.292 ns + Longest register " "Info: + Longest clock path from clock \"OSC_50\" to destination register is 4.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } { 624 480 536 640 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns f_div:inst1\|clkout 2 REG LCFF_X1_Y18_N21 1 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 1; REG Node = 'f_div:inst1\|clkout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { OSC_50 f_div:inst1|clkout } "NODE_NAME" } } { "f_div.vhd" "" { Text "L:/Documentos/Github/Restored/f_div.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.743 ns clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk 3 COMB CLKCTRL_G0 158 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G0; Fanout = 158; COMB Node = 'clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "clk_video.vhd" "" { Text "L:/Documentos/Github/Restored/clk_video.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 4.292 ns keypad:inst2\|colq\[3\] 4 REG LCFF_X36_Y22_N23 5 " "Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 4.292 ns; Loc. = LCFF_X36_Y22_N23; Fanout = 5; REG Node = 'keypad:inst2\|colq\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|colq[3] } "NODE_NAME" } } { "keypad.vhd" "" { Text "L:/Documentos/Github/Restored/keypad.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.12 % ) " "Info: Total cell delay = 2.323 ns ( 54.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.969 ns ( 45.88 % ) " "Info: Total interconnect delay = 1.969 ns ( 45.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.292 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|colq[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.292 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} keypad:inst2|colq[3] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "keypad.vhd" "" { Text "L:/Documentos/Github/Restored/keypad.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.068 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns COL\[3\] 1 PIN PIN_H24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_H24; Fanout = 1; PIN Node = 'COL\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { COL[3] } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 920 -296 -128 936 "COL\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.850 ns) + CELL(0.366 ns) 7.068 ns keypad:inst2\|colq\[3\] 2 REG LCFF_X36_Y22_N23 5 " "Info: 2: + IC(5.850 ns) + CELL(0.366 ns) = 7.068 ns; Loc. = LCFF_X36_Y22_N23; Fanout = 5; REG Node = 'keypad:inst2\|colq\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.216 ns" { COL[3] keypad:inst2|colq[3] } "NODE_NAME" } } { "keypad.vhd" "" { Text "L:/Documentos/Github/Restored/keypad.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.218 ns ( 17.23 % ) " "Info: Total cell delay = 1.218 ns ( 17.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.850 ns ( 82.77 % ) " "Info: Total interconnect delay = 5.850 ns ( 82.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.068 ns" { COL[3] keypad:inst2|colq[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.068 ns" { COL[3] {} COL[3]~combout {} keypad:inst2|colq[3] {} } { 0.000ns 0.000ns 5.850ns } { 0.000ns 0.852ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.292 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|colq[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.292 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} keypad:inst2|colq[3] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.068 ns" { COL[3] keypad:inst2|colq[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.068 ns" { COL[3] {} COL[3]~combout {} keypad:inst2|colq[3] {} } { 0.000ns 0.000ns 5.850ns } { 0.000ns 0.852ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 13:55:41 2023 " "Info: Processing ended: Thu Dec 21 13:55:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
