architecture          	circuit     	vpr_revision 	vpr_exit_status_min_W	vpr_exit_status_relaxed_W	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength	placed_CPD	placed_setup_TNS	placed_setup_WNS	min_W	min_W_routed_wirelength	min_W_route_success_iteration	min_W_CPD	min_W_setup_TNS	min_W_setup_WNS	min_W_logic_area_total	min_W_logic_area_used	min_W_routing_area_total	min_W_routing_area_per_tile	relaxed_W_routed_wirelength	relaxed_W_route_success_iteration	relaxed_W_CPD	relaxed_W_setup_TNS	relaxed_W_setup_WNS	relaxed_W_logic_area_total	relaxed_W_logic_area_used	relaxed_W_routing_area_total	relaxed_W_routing_area_per_tile	pack_time	place_time	min_W_route_time	relaxed_W_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
k6_N10_mem32K_40nm.xml	mkPktMerge.v	fa807fd-dirty	0                    	0                        	1034               	1190                 	971                 	505                   	26          	26           	23     	311   	156        	15          	0       	8804             	3.84051   	-7103.34        	-3.84051        	42   	15431                  	22                           	4.0832   	-8235.15       	-4.0832        	4.25198e+07           	9.45956e+06          	2.11478e+06             	3128.37                    	14237                      	13                               	4.08098      	-8017.69           	-4.08098           	4.25198e+07               	9.45956e+06              	2.64806e+06                 	3917.24                        	1.11994  	3.10578   	14.4386         	1.26024             	126912     	14248       	32476      
