
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003048                       # Number of seconds simulated
sim_ticks                                  3047937207                       # Number of ticks simulated
final_tick                                 3047937207                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  81590                       # Simulator instruction rate (inst/s)
host_op_rate                                   126441                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               44583476                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671476                       # Number of bytes of host memory used
host_seconds                                    68.36                       # Real time elapsed on the host
sim_insts                                     5577901                       # Number of instructions simulated
sim_ops                                       8644099                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           667                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3047937207                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2194112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2245440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           16000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34283                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               35085                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          250                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                250                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          16840242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         719867849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             736708091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     16840242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16840242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5249452                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5249452                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5249452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         16840242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        719867849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            741957543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     34280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000575301734                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           14                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           14                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               62995                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                212                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35085                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        250                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35085                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      250                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2245248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   14464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2245440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                16000                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3047853165                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35085                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  250                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   13964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     71.796934                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.604605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    56.641332                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29498     93.83%     93.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1715      5.46%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           68      0.22%     99.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           34      0.11%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           14      0.04%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           19      0.06%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           13      0.04%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.03%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           69      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31438                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           14                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2491.357143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    644.342125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   7214.741102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           12     85.71%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      7.14%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647            1      7.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            14                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           14                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.142857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.135177                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.534522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               13     92.86%     92.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      7.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            14                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        51328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2193920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        14464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 16840241.945312488824                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 719804855.218593716621                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4745504.588080576621                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          802                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34283                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          250                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25687060                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1863544445                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  10704058295                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32028.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54357.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  42816233.18                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1231444005                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1889231505                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  175410000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     35101.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53851.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       736.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         4.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    736.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.22                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3671                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     188                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 10.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.20                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      86255.93                       # Average gap between requests
system.mem_ctrls.pageHitRate                    10.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                112776300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 59911665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               125592600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                1106640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         97727760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            307222020                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2194080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       250891200                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         5057760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        433781040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1396261065                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            458.100338                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2368504064                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1047168                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      41340000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1805119059                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     13162617                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     636996024                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    550272339                       # Time in different power states
system.mem_ctrls_1.actEnergy                111769560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 59395545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               124892880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                  73080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         97727760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            305317080                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3116160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       251107230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         5540640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        433791840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1392731775                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            456.942411                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2370115812                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3356779                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      41340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1805164415                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     14427327                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     632918330                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    550730356                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3047937207                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  530478                       # Number of BP lookups
system.cpu.branchPred.condPredicted            530478                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2681                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               527402                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1391                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                335                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          527402                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             508148                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19254                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1768                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3047937207                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1943036                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       13413                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        439127                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            83                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                10672                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3047937207                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3047937207                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       17439                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           118                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3047937207                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4569622                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              39663                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5657718                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      530478                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             509539                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4480518                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5462                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        127                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           318                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     17394                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1070                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4523407                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.943767                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.149579                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2978334     65.84%     65.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   249067      5.51%     71.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    89417      1.98%     73.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    94610      2.09%     75.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    76701      1.70%     77.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    75419      1.67%     78.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    95444      2.11%     80.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    91166      2.02%     82.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   773249     17.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4523407                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.116088                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.238115                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   364226                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3055152                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    358880                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                742418                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2731                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8769456                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2731                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   516853                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2028348                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2454                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    841735                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1131286                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8758744                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                448231                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 458171                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    346                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  19560                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            16310496                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20159296                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13392838                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             11058                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16177471                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   133025                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 87                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             59                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3511028                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               534547                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               16146                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1074                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              452                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8738806                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  76                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  10119851                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               637                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           94782                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       136282                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             49                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4523407                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.237219                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.901879                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1167740     25.82%     25.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              575611     12.73%     38.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              860006     19.01%     57.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              840956     18.59%     76.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              536778     11.87%     88.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              261910      5.79%     93.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              156982      3.47%     97.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               84586      1.87%     99.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               38838      0.86%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4523407                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    8225      5.50%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     13      0.01%      5.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      5.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      9      0.01%      5.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      5.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      5.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      5.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%      5.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      5.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      5.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      5.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      5.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      5.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      5.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      5.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      5.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      5.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      5.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      5.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      5.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      5.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      5.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      5.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      5.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      5.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      5.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      5.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 140850     94.17%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   436      0.29%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                10      0.01%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               28      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2203      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8155218     80.59%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1147      0.01%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 142      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  377      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  766      0.01%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  922      0.01%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 592      0.01%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                191      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1942978     19.20%     99.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13524      0.13%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1352      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            409      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10119851                       # Type of FU issued
system.cpu.iq.rate                           2.214593                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      149574                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014780                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           24903561                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           8824408                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8692770                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                9759                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               9296                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4405                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               10262340                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4882                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2504                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        14275                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6391                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       1413710                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2731                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   53362                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5098                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8738882                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               111                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                534547                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                16146                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 55                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    634                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4224                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             45                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            673                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2737                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3410                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              10114234                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1943013                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5617                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1956423                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   518580                       # Number of branches executed
system.cpu.iew.exec_stores                      13410                       # Number of stores executed
system.cpu.iew.exec_rate                     2.213363                       # Inst execution rate
system.cpu.iew.wb_sent                        8698576                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8697175                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7643010                       # num instructions producing a value
system.cpu.iew.wb_consumers                  14091653                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.903259                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.542379                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           94861                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2700                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4509218                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.916984                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.294906                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3019589     66.96%     66.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       438325      9.72%     76.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        18634      0.41%     77.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        10699      0.24%     77.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6365      0.14%     77.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         3447      0.08%     77.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1257      0.03%     77.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1044      0.02%     77.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1009858     22.40%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4509218                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5577901                       # Number of instructions committed
system.cpu.commit.committedOps                8644099                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         530027                       # Number of memory references committed
system.cpu.commit.loads                        520272                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     515040                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3004                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8641212                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1155      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8109864     93.82%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.01%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     93.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          519610      6.01%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9419      0.11%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          662      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8644099                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1009858                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12238320                       # The number of ROB reads
system.cpu.rob.rob_writes                    17492288                       # The number of ROB writes
system.cpu.timesIdled                             487                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           46215                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5577901                       # Number of Instructions Simulated
system.cpu.committedOps                       8644099                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.819237                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.819237                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.220648                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.220648                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 16115687                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8163341                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6967                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3636                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5101507                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8068549                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2998244                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3047937207                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1005.162917                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              532041                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            497564                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.069292                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191429                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1005.162917                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981604                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981604                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          471                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1569986                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1569986                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3047937207                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        25154                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           25154                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         9323                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9323                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        34477                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            34477                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        34477                       # number of overall hits
system.cpu.dcache.overall_hits::total           34477                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       501302                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        501302                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          432                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          432                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       501734                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         501734                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       501734                       # number of overall misses
system.cpu.dcache.overall_misses::total        501734                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12120362486                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12120362486                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     36780381                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36780381                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  12157142867                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12157142867                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12157142867                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12157142867                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       526456                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       526456                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         9755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       536211                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       536211                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       536211                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       536211                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.952220                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.952220                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.044285                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.044285                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.935703                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.935703                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.935703                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.935703                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24177.766069                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24177.766069                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85139.770833                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85139.770833                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 24230.255209                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24230.255209                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24230.255209                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24230.255209                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3627554                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            489793                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.406300                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          319                       # number of writebacks
system.cpu.dcache.writebacks::total               319                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4164                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4164                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         4170                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4170                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4170                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4170                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       497138                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       497138                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          426                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          426                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       497564                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       497564                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       497564                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       497564                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11181676044                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11181676044                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     35895272                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     35895272                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  11217571316                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11217571316                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  11217571316                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11217571316                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.944311                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.944311                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.043670                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.043670                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.927926                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.927926                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.927926                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.927926                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22492.096850                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22492.096850                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84261.201878                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84261.201878                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22544.981783                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22544.981783                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22544.981783                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22544.981783                       # average overall mshr miss latency
system.cpu.dcache.replacements                 496540                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3047937207                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3047937207                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3047937207                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           687.646894                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               17103                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               815                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.985276                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88711                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   687.646894                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.671530                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.671530                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          727                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          674                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.709961                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             35603                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            35603                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3047937207                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        16288                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           16288                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        16288                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            16288                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        16288                       # number of overall hits
system.cpu.icache.overall_hits::total           16288                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1106                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1106                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1106                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1106                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1106                       # number of overall misses
system.cpu.icache.overall_misses::total          1106                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     90055671                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     90055671                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     90055671                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     90055671                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     90055671                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     90055671                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        17394                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17394                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        17394                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17394                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        17394                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17394                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.063585                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.063585                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.063585                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.063585                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.063585                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.063585                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81424.657324                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81424.657324                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81424.657324                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81424.657324                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81424.657324                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81424.657324                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          259                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           88                       # number of writebacks
system.cpu.icache.writebacks::total                88                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          291                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          291                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          291                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          291                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          291                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          291                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          815                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          815                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          815                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          815                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          815                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          815                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     71238934                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     71238934                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     71238934                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     71238934                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     71238934                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71238934                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.046855                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.046855                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.046855                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.046855                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.046855                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.046855                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 87409.734969                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87409.734969                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 87409.734969                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87409.734969                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 87409.734969                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87409.734969                       # average overall mshr miss latency
system.cpu.icache.replacements                     88                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3047937207                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3047937207                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   3047937207                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26730.066182                       # Cycle average of tags in use
system.l2.tags.total_refs                      994999                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35109                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.340283                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     74704                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.016272                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       230.037519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     26500.012391                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.808716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.815737                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32649                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7995101                       # Number of tag accesses
system.l2.tags.data_accesses                  7995101                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   3047937207                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks          319                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              319                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           87                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               87                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    13                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             13                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 13                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        463268                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            463268                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   13                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               463281                       # number of demand (read+write) hits
system.l2.demand_hits::total                   463294                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  13                       # number of overall hits
system.l2.overall_hits::.cpu.data              463281                       # number of overall hits
system.l2.overall_hits::total                  463294                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             413                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 413                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          802                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              802                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        33870                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           33870                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                802                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              34283                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35085                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               802                       # number of overall misses
system.l2.overall_misses::.cpu.data             34283                       # number of overall misses
system.l2.overall_misses::total                 35085                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     34841412                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      34841412                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     69416691                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69416691                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   3694290889                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3694290889                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     69416691                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3729132301                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3798548992                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     69416691                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3729132301                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3798548992                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks          319                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          319                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           87                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           87                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           426                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               426                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       497138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        497138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              815                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           497564                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               498379                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             815                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          497564                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              498379                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.969484                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.969484                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.984049                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984049                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068130                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068130                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.984049                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.068902                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.070398                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.984049                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.068902                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.070398                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84361.772397                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84361.772397                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86554.477556                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86554.477556                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109072.656894                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109072.656894                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 86554.477556                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108774.970131                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108267.036967                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86554.477556                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108774.970131                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108267.036967                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 250                       # number of writebacks
system.l2.writebacks::total                       250                       # number of writebacks
system.l2.ReadExReq_mshr_misses::.cpu.data          413                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            413                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          802                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          802                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        33870                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        33870                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           802                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         34283                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35085                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          802                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        34283                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35085                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     29331992                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     29331992                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     58718011                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58718011                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3242465089                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3242465089                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     58718011                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3271797081                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3330515092                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     58718011                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3271797081                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3330515092                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.969484                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.969484                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.984049                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984049                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068130                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068130                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.984049                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.068902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.070398                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.984049                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.068902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.070398                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71021.772397                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71021.772397                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73214.477556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73214.477556                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 95732.656894                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95732.656894                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73214.477556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 95434.970131                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94927.036967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73214.477556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 95434.970131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94927.036967                       # average overall mshr miss latency
system.l2.replacements                           2341                       # number of replacements
system.membus.snoop_filter.tot_requests         36218                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1135                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3047937207                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              34672                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          250                       # Transaction distribution
system.membus.trans_dist::CleanEvict              883                       # Transaction distribution
system.membus.trans_dist::ReadExReq               413                       # Transaction distribution
system.membus.trans_dist::ReadExResp              413                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         34672                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        71303                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        71303                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  71303                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2261440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2261440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2261440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35085                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35085    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35085                       # Request fanout histogram
system.membus.reqLayer2.occupancy            24824406                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          131150841                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       995007                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       496630                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1208                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1206                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   3047937207                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            497953                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          569                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           88                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          498312                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              426                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             426                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           815                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       497138                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1491668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1493386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        57792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31864512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31922304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2341                       # Total snoops (count)
system.tol2bus.snoopTraffic                     16000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           500720                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002436                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.049382                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 499502     99.76%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1216      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             500720                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          664212607                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             21.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1630815                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         995625564                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            32.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
