$date
	Thu Feb  5 13:32:11 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_code $end
$var wire 4 ! b [3:0] $end
$var reg 4 " g [3:0] $end
$scope module uut $end
$var wire 4 # g [3:0] $end
$var wire 4 $ b [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b110 $
b101 #
b101 "
b110 !
$end
#10
b1010 !
b1010 $
b1111 "
b1111 #
#20
b0 !
b0 $
b0 "
b0 #
#30
