{
  "module_name": "xd.h",
  "hash_id": "ccd2464bd1e887ce21cee2ce3ca173a52f51055a658b49d62b222ffe9887e307",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/rts5208/xd.h",
  "human_readable_source": " \n \n\n#ifndef __REALTEK_RTSX_XD_H\n#define __REALTEK_RTSX_XD_H\n\n#define\tXD_DELAY_WRITE\n\n \n#define\tXD_NO_ERROR\t\t\t0x00\n#define\tXD_NO_MEMORY\t\t\t0x80\n#define\tXD_PRG_ERROR\t\t\t0x40\n#define\tXD_NO_CARD\t\t\t0x20\n#define\tXD_READ_FAIL\t\t\t0x10\n#define\tXD_ERASE_FAIL\t\t\t0x08\n#define\tXD_WRITE_FAIL\t\t\t0x04\n#define\tXD_ECC_ERROR\t\t\t0x02\n#define\tXD_TO_ERROR\t\t\t0x01\n\n \n#define\tREAD1_1\t\t\t\t0x00\n#define\tREAD1_2\t\t\t\t0x01\n#define\tREAD2\t\t\t\t0x50\n#define READ_ID\t\t\t\t0x90\n#define RESET\t\t\t\t0xff\n#define PAGE_PRG_1\t\t\t0x80\n#define PAGE_PRG_2\t\t\t0x10\n#define\tBLK_ERASE_1\t\t\t0x60\n#define\tBLK_ERASE_2\t\t\t0xD0\n#define READ_STS\t\t\t0x70\n#define READ_XD_ID\t\t\t0x9A\n#define\tCOPY_BACK_512\t\t\t0x8A\n#define\tCOPY_BACK_2K\t\t\t0x85\n#define\tREAD1_1_2\t\t\t0x30\n#define\tREAD1_1_3\t\t\t0x35\n#define\tCHG_DAT_OUT_1\t\t\t0x05\n#define RDM_DAT_OUT_1\t\t\t0x05\n#define\tCHG_DAT_OUT_2\t\t\t0xE0\n#define RDM_DAT_OUT_2\t\t\t0xE0\n#define\tCHG_DAT_OUT_2\t\t\t0xE0\n#define\tCHG_DAT_IN_1\t\t\t0x85\n#define\tCACHE_PRG\t\t\t0x15\n\n \n#define XD_EXTRA_SIZE\t\t\t0x10\n#define XD_2K_EXTRA_SIZE\t\t0x40\n\n#define\tNOT_WRITE_PROTECTED\t\t0x80\n#define\tREADY_STATE\t\t\t0x40\n#define\tPROGRAM_ERROR\t\t\t0x01\n#define\tPROGRAM_ERROR_N_1\t\t0x02\n#define\tINTERNAL_READY\t\t\t0x20\n#define\tREADY_FLAG\t\t\t0x5F\n\n#define\tXD_8M_X8_512\t\t\t0xE6\n#define\tXD_16M_X8_512\t\t\t0x73\n#define\tXD_32M_X8_512\t\t\t0x75\n#define\tXD_64M_X8_512\t\t\t0x76\n#define\tXD_128M_X8_512\t\t\t0x79\n#define\tXD_256M_X8_512\t\t\t0x71\n#define\tXD_128M_X8_2048\t\t\t0xF1\n#define\tXD_256M_X8_2048\t\t\t0xDA\n#define\tXD_512M_X8\t\t\t0xDC\n#define\tXD_128M_X16_2048\t\t0xC1\n#define\tXD_4M_X8_512_1\t\t\t0xE3\n#define\tXD_4M_X8_512_2\t\t\t0xE5\n#define\tXD_1G_X8_512\t\t\t0xD3\n#define\tXD_2G_X8_512\t\t\t0xD5\n\n#define\tXD_ID_CODE\t\t\t0xB5\n\n#define\tVENDOR_BLOCK\t\t\t0xEFFF\n#define\tCIS_BLOCK\t\t\t0xDFFF\n\n#define\tBLK_NOT_FOUND\t\t\t0xFFFFFFFF\n\n#define\tNO_NEW_BLK\t\t\t0xFFFFFFFF\n\n#define\tPAGE_CORRECTABLE\t\t0x0\n#define\tPAGE_NOTCORRECTABLE\t\t0x1\n\n#define\tNO_OFFSET\t\t\t0x0\n#define\tWITH_OFFSET\t\t\t0x1\n\n#define\tSECT_PER_PAGE\t\t\t4\n#define\tXD_ADDR_MODE_2C\t\t\tXD_ADDR_MODE_2A\n\n#define ZONE0_BAD_BLOCK\t\t\t23\n#define NOT_ZONE0_BAD_BLOCK\t\t24\n\n#define\tXD_RW_ADDR\t\t\t0x01\n#define\tXD_ERASE_ADDR\t\t\t0x02\n\n#define\tXD_PAGE_512(xd_card)\t\t\\\ndo {\t\t\t\t\t\\\n\t(xd_card)->block_shift = 5;\t\\\n\t(xd_card)->page_off = 0x1F;\t\\\n} while (0)\n\n#define\tXD_SET_BAD_NEWBLK(xd_card)\t((xd_card)->multi_flag |= 0x01)\n#define\tXD_CLR_BAD_NEWBLK(xd_card)\t((xd_card)->multi_flag &= ~0x01)\n#define\tXD_CHK_BAD_NEWBLK(xd_card)\t((xd_card)->multi_flag & 0x01)\n\n#define\tXD_SET_BAD_OLDBLK(xd_card)\t((xd_card)->multi_flag |= 0x02)\n#define\tXD_CLR_BAD_OLDBLK(xd_card)\t((xd_card)->multi_flag &= ~0x02)\n#define\tXD_CHK_BAD_OLDBLK(xd_card)\t((xd_card)->multi_flag & 0x02)\n\n#define\tXD_SET_MBR_FAIL(xd_card)\t((xd_card)->multi_flag |= 0x04)\n#define\tXD_CLR_MBR_FAIL(xd_card)\t((xd_card)->multi_flag &= ~0x04)\n#define\tXD_CHK_MBR_FAIL(xd_card)\t((xd_card)->multi_flag & 0x04)\n\n#define\tXD_SET_ECC_FLD_ERR(xd_card)\t((xd_card)->multi_flag |= 0x08)\n#define\tXD_CLR_ECC_FLD_ERR(xd_card)\t((xd_card)->multi_flag &= ~0x08)\n#define\tXD_CHK_ECC_FLD_ERR(xd_card)\t((xd_card)->multi_flag & 0x08)\n\n#define\tXD_SET_4MB(xd_card)\t\t((xd_card)->multi_flag |= 0x10)\n#define\tXD_CLR_4MB(xd_card)\t\t((xd_card)->multi_flag &= ~0x10)\n#define\tXD_CHK_4MB(xd_card)\t\t((xd_card)->multi_flag & 0x10)\n\n#define\tXD_SET_ECC_ERR(xd_card)\t\t((xd_card)->multi_flag |= 0x40)\n#define\tXD_CLR_ECC_ERR(xd_card)\t\t((xd_card)->multi_flag &= ~0x40)\n#define\tXD_CHK_ECC_ERR(xd_card)\t\t((xd_card)->multi_flag & 0x40)\n\n#define PAGE_STATUS\t\t0\n#define BLOCK_STATUS\t\t1\n#define BLOCK_ADDR1_L\t\t2\n#define BLOCK_ADDR1_H\t\t3\n#define BLOCK_ADDR2_L\t\t4\n#define BLOCK_ADDR2_H\t\t5\n#define RESERVED0\t\t6\n#define RESERVED1\t\t7\n#define RESERVED2\t\t8\n#define RESERVED3\t\t9\n#define PARITY\t\t\t10\n\n#define\tCIS0_0\t\t\t0\n#define\tCIS0_1\t\t\t1\n#define\tCIS0_2\t\t\t2\n#define\tCIS0_3\t\t\t3\n#define\tCIS0_4\t\t\t4\n#define\tCIS0_5\t\t\t5\n#define\tCIS0_6\t\t\t6\n#define\tCIS0_7\t\t\t7\n#define\tCIS0_8\t\t\t8\n#define\tCIS0_9\t\t\t9\n#define\tCIS1_0\t\t\t256\n#define\tCIS1_1\t\t\t(256 + 1)\n#define\tCIS1_2\t\t\t(256 + 2)\n#define\tCIS1_3\t\t\t(256 + 3)\n#define\tCIS1_4\t\t\t(256 + 4)\n#define\tCIS1_5\t\t\t(256 + 5)\n#define\tCIS1_6\t\t\t(256 + 6)\n#define\tCIS1_7\t\t\t(256 + 7)\n#define\tCIS1_8\t\t\t(256 + 8)\n#define\tCIS1_9\t\t\t(256 + 9)\n\nint reset_xd_card(struct rtsx_chip *chip);\n#ifdef XD_DELAY_WRITE\nint xd_delay_write(struct rtsx_chip *chip);\n#endif\nint xd_rw(struct scsi_cmnd *srb, struct rtsx_chip *chip,\n\t  u32 start_sector, u16 sector_cnt);\nvoid xd_free_l2p_tbl(struct rtsx_chip *chip);\nvoid xd_cleanup_work(struct rtsx_chip *chip);\nint xd_power_off_card3v3(struct rtsx_chip *chip);\nint release_xd_card(struct rtsx_chip *chip);\n\n#endif   \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}