Covered -- Verilog Coverage Verbose Report
==========================================

LINE COVERAGE RESULTS BY INSTANCE
---------------------------------
Instance                                           Hit/ Miss/Total    Percent hit
---------------------------------------------------------------------------------
  main.inst0                                         1/    0/    1      100%
  main.inst0.inst1                                   1/    0/    1      100%
=================================================================================

TOGGLE COVERAGE RESULTS BY INSTANCE
-----------------------------------
Instance                                                   Toggle 0 -> 1                       Toggle 1 -> 0
                                                   Hit/ Miss/Total    Percent hit      Hit/ Miss/Total    Percent hit
---------------------------------------------------------------------------------------------------------------------
  main.inst0                                         3/    0/    3      100%             2/    1/    3       67%
  main.inst0.inst1                                   3/    0/    3      100%             2/    1/    3       67%

Module: depth1, File: instance1.v, Instance: main.inst0
--------------------------------------------------------
Signals not getting 100% toggle coverage

Signal                    Toggle
----------------------------------------------------------------------------------
b1                        0->1: 1'b1
......................... 1->0: 1'b0 ...

Module: depth2, File: instance1.v, Instance: main.inst0.inst1
--------------------------------------------------------
Signals not getting 100% toggle coverage

Signal                    Toggle
----------------------------------------------------------------------------------
b2                        0->1: 1'b1
......................... 1->0: 1'b0 ...
===============================================================================================================

COMBINATIONAL LOGIC COVERAGE RESULTS BY INSTANCE
------------------------------------------------
Instance                                               Logic Combinations
                                                  Hit/Miss/Total    Percent hit
-------------------------------------------------------------------------------
  main.inst0                                        4/   0/   4      100%
  main.inst0.inst1                                  4/   0/   4      100%
=================================================================================

FINITE STATE MACHINE COVERAGE RESULTS BY INSTANCE
-------------------------------------------------
                                                               State                             Arc
Instance                                          Hit/Miss/Total    Percent hit    Hit/Miss/Total    Percent hit
----------------------------------------------------------------------------------------------------------------
  main.inst0                                        0/   0/   0      100%            0/   0/   0      100%
  main.inst0.inst1                                  0/   0/   0      100%            0/   0/   0      100%
=================================================================================

