{"vcs1":{"timestamp_begin":1747223567.085527160, "rt":8.71, "ut":8.95, "st":0.61}}
{"vcselab":{"timestamp_begin":1747223575.876714832, "rt":0.41, "ut":0.28, "st":0.12}}
{"link":{"timestamp_begin":1747223576.361336443, "rt":0.51, "ut":0.23, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747223566.335991122}
{"VCS_COMP_START_TIME": 1747223566.335991122}
{"VCS_COMP_END_TIME": 1747223577.049515111}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 480956}}
{"vcselab": {"peak_mem": 183888}}
