FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 17.4-2019 S031 (4044358) 7/23/2022}
"PAGE_NUMBER" = 2;
0"NC";
1"BP<180..0>";
2"TIMING<27..0>";
3"SFP<29..0>";
4"FPGA_PG";
5"POWER<10..0>";
%"02_ power"
"1","(2825,-1100)","0","mtca_interface_board_reocc","1P";
;
VALUE"02. POWER"
$LOCATION"POWER1"
BLOCK"TRUE"
DESIGNATORNAMEPROP"POWER"
CDS_LOCATION"POWER1"
CDS_LIB"mtca_interface_board_reocc";
"FPGA_PG"
VHDL_MODE"IN"4;
"POWER<10..0>"
VHDL_MODE"INOUT"5;
%"08_ timing"
"1","(3175,-2500)","0","mtca_interface_board_reocc","2P";
;
$LOCATION"TIMING1"
VALUE"08. TIMING"
BLOCK"TRUE"
DESIGNATORNAMEPROP"TIMING"
CDS_LOCATION"TIMING1"
CDS_LIB"mtca_interface_board_reocc";
"SFP<29..0>"
VHDL_MODE"INOUT"3;
"BP<180..0>"
VHDL_MODE"INOUT"1;
"TIMING<27..0>"
VHDL_MODE"INOUT"2;
%"03_ sfp"
"1","(3175,-1575)","0","mtca_interface_board_reocc","3P";
;
VALUE"03. SFP"
$LOCATION"3X_SFP0"
BLOCK"TRUE"
DESIGNATORNAMEPROP"SFP0"
CDS_LOCATION"3X_SFP0"
CDS_LIB"mtca_interface_board_reocc";
"SFP<29..0>"
VHDL_MODE"INOUT"3;
%"05 trenz te0712 fpga module"
"1","(4850,-1600)","0","mtca_interface_board_reocc","4P";
;
$LOCATION"TE1"
VALUE"05 TRENZ TE0712 FPGA MODULE"
BLOCK"TRUE"
DESIGNATORNAMEPROP"TE0712"
CDS_LOCATION"TE1"
CDS_LIB"mtca_interface_board_reocc";
"SFP<29..0>"
VHDL_MODE"INOUT"3;
"FPGA_PG"
VHDL_MODE"OUT"4;
"BP<180..0>"
VHDL_MODE"INOUT"1;
"TIMING<27..0>"
VHDL_MODE"INOUT"2;
%"01_ module management ctrl"
"1","(2000,-850)","0","mtca_interface_board_reocc","5P";
;
VALUE"01. MODULE MANAGEMENT CTRL"
$LOCATION"MMC"
BLOCK"TRUE"
DESIGNATORNAMEPROP"MMC"
CDS_LOCATION"MMC"
CDS_LIB"mtca_interface_board_reocc";
"FPGA_PG"
VHDL_MODE"IN"4;
"POWER<10..0>"
VHDL_MODE"INOUT"5;
"BP<180..0>"
VHDL_MODE"INOUT"1;
%"07_ backplane interface"
"1","(6225,-450)","0","mtca_interface_board_reocc","6P";
;
$LOCATION"BACKPLANE_INTERFACE"
VALUE"07. BACKPLANE INTERFACE"
BLOCK"TRUE"
DESIGNATORNAMEPROP"BACKPLANE INTERFACE"
CDS_LOCATION"BACKPLANE_INTERFACE"
CDS_LIB"mtca_interface_board_reocc";
"BP<180..0>"
VHDL_MODE"INOUT"1;
END.
