,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/openLANE_flow/designs/i2c,i2c_master_top,7th_run_clk15_util30_tardens0.4_flat1_doubleQuotations_edited_config_of_design_noLEC,Flow_completed,0h4m43s,0h3m26s,88028.16901408453,0.047712,26408.450704225357,31,503.64,1260,0,0,0,0,0,0,0,0,0,0,-1,40437,8992,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,31230038,0.0,19.79,19.1,0.0,0.23,0.0,1263,1279,209,225,0,0,0,1260,65,10,27,51,346,35,5,125,256,437,14,148,570,0,718,66.66666666666667,15.0,15.0,AREA 0,5,30,1,153.6,153.18,0.4,0,sky130_fd_sc_hd,4,3
