verilog xil_defaultlib "../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/hdl/design_1.v" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ipshared/14bc/src/edgedetect.v" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ipshared/14bc/src/top_1543.v" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ipshared/14bc/hdl/TLC1543_v1_0_S00_AXI.v" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ipshared/14bc/hdl/TLC1543_v1_0.v" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_TLC1543_0_0/sim/design_1_TLC1543_0_0.v" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ipshared/2e37/xlconcat.v" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xlconcat_1_0/sim/design_1_xlconcat_1_0.v" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ipshared/e147/xlconstant.v" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xlconstant_1_1/sim/design_1_xlconstant_1_1.v" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"

verilog xil_defaultlib "glbl.v"

nosort
