<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_lite_lfsr</a></h1>
<div class="docblock">
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.DataWidth" class="impl"><code class="in-band">DataWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>AXI Data Width</p>
</div><h3 id="parameter.StrbWidth" class="impl"><code class="in-band">StrbWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.req_t" class="impl"><code class="in-band">req_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>AXI4 request struct definition</p>
</div><h3 id="parameter.rsp_t" class="impl"><code class="in-band">rsp_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>AXI4 response struct definition</p>
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band">clk_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Rising-edge clock</p>
</div><h3 id="port.rst_ni" class="impl"><code class="in-band">rst_ni<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Active-low reset</p>
</div><h3 id="port.req_i" class="impl"><code class="in-band">req_i<span class="type-annotation">: input  req_t</span></code></h3><div class="docblock"
><p>AXI4 request struct</p>
</div><h3 id="port.rsp_o" class="impl"><code class="in-band">rsp_o<span class="type-annotation">: output rsp_t</span></code></h3><div class="docblock"
><p>AXI4 response struct</p>
</div><h3 id="port.w_ser_data_i" class="impl"><code class="in-band">w_ser_data_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.w_ser_data_o" class="impl"><code class="in-band">w_ser_data_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
></div><h3 id="port.w_ser_en_i" class="impl"><code class="in-band">w_ser_en_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.r_ser_data_i" class="impl"><code class="in-band">r_ser_data_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.r_ser_data_o" class="impl"><code class="in-band">r_ser_data_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
></div><h3 id="port.r_ser_en_i" class="impl"><code class="in-band">r_ser_en_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div></section>
</body>
</html>
