/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [27:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~((celloutsig_1_1z[1] | celloutsig_1_9z[4]) & (celloutsig_1_9z[6] | celloutsig_1_5z));
  assign celloutsig_0_10z = celloutsig_0_8z | ~(celloutsig_0_5z[5]);
  assign celloutsig_0_2z = celloutsig_0_0z | ~(in_data[5]);
  reg [11:0] _04_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 12'h000;
    else _04_ <= { celloutsig_1_2z[21:16], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_6z };
  assign out_data[139:128] = _04_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 8'h00;
    else _00_ <= in_data[73:66];
  assign celloutsig_1_1z = in_data[177:174] / { 1'h1, in_data[190:189], celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[177:154], celloutsig_1_1z } / { 1'h1, in_data[146:122], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } / { 1'h1, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_19z = { celloutsig_0_13z[1:0], celloutsig_0_18z } >= celloutsig_0_13z[3:1];
  assign celloutsig_1_6z = { in_data[100], celloutsig_1_4z } >= in_data[137:131];
  assign celloutsig_0_4z = in_data[66] & ~(celloutsig_0_3z);
  assign celloutsig_0_9z = celloutsig_0_7z[1] & ~(celloutsig_0_5z[0]);
  assign celloutsig_1_0z = in_data[147] & ~(in_data[101]);
  assign celloutsig_1_3z = celloutsig_1_2z[25:18] % { 1'h1, celloutsig_1_1z[2:0], celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_1z[3:1], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z } * { in_data[163:156], celloutsig_1_7z };
  assign celloutsig_0_26z = { celloutsig_0_13z[3], celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_19z } * celloutsig_0_6z;
  assign celloutsig_0_7z = celloutsig_0_6z[3] ? celloutsig_0_5z : { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_13z = celloutsig_0_1z ? { celloutsig_0_7z[1:0], celloutsig_0_0z, celloutsig_0_9z } : { _00_[6:4], celloutsig_0_10z };
  assign celloutsig_0_0z = | in_data[10:0];
  assign celloutsig_0_25z = | celloutsig_0_7z[5:1];
  assign celloutsig_0_8z = ~^ { in_data[84:81], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_1z = ~^ { in_data[12:5], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_7z = ~^ { celloutsig_1_2z[16:8], celloutsig_1_5z };
  assign celloutsig_0_18z = ^ _00_[6:0];
  assign celloutsig_0_3z = ^ { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_5z = ^ { celloutsig_1_3z[6], celloutsig_1_3z };
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z } >> { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_6z = { celloutsig_0_5z[3:0], celloutsig_0_0z } >> celloutsig_0_5z[5:1];
  assign celloutsig_0_15z = ~((celloutsig_0_13z[0] & celloutsig_0_9z) | (celloutsig_0_3z & _00_[3]));
  assign { out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
