// Seed: 4284300457
`timescale 1 ps / 1ps
module module_0 (
    input  id_0,
    output id_1
);
  initial begin
    id_1 <= 1;
  end
  logic id_2;
endmodule
