vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:11:39 on Dec 23,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 01:11:39 on Dec 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memory_test
# vsim work.memory_test 
# Start time: 01:11:45 on Dec 23,2020
# Loading work.memory_test
# Loading work.memory
run -all
# mem add = xxxxxxxx
# Writing addr=00000 data=11111111
# mem add = 11111111
# Writing addr=11111 data=00000000
# mem add = xxxxxxxx
# Reading addr=00000 data=11111111
# mem add = 11111111
# At time 40 addr=00000 data=11111111
# Reading addr=11111 data=00000000
# mem add = xxxxxxxx
# TEST FAILED
# At time 50 addr=11111 data=xxxxxxxx
# data should be 00000000
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v(35)
#    Time: 50 ps  Iteration: 1  Instance: /memory_test
# 1
# Break in Task expect at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v line 35
quit -sim
# End time: 01:14:43 on Dec 23,2020, Elapsed time: 0:02:58
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:14:53 on Dec 23,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# ** Error: /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v(8): Range must be bounded by constant expressions.
# End time: 01:14:53 on Dec 23,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:20:15 on Dec 23,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# ** Error: (vlog-13069) /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v(6): near "'d": syntax error, unexpected BASE, expecting ';' or ','.
# ** Error: (vlog-13057) /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v(6): Expecting numeric digits.
# End time: 01:20:15 on Dec 23,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:20:41 on Dec 23,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 01:20:41 on Dec 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memory_test
# vsim work.memory_test 
# Start time: 01:20:48 on Dec 23,2020
# Loading work.memory_test
# Loading work.memory
run -all
# mem add = xxxxxxxx
# Writing addr=00000 data=11111111
# mem add = xxxxxxxx
# Writing addr=11111 data=00000000
# mem add = xxxxxxxx
# Reading addr=00000 data=11111111
# mem add = xxxxxxxx
# TEST FAILED
# At time 40 addr=00000 data=xxxxxxxx
# data should be 11111111
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v(35)
#    Time: 40 ps  Iteration: 1  Instance: /memory_test
# 1
# Break in Task expect at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v line 35
quit -sim
# End time: 01:21:20 on Dec 23,2020, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:21:23 on Dec 23,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 01:21:23 on Dec 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim
# vsim work.memory_test 
# Start time: 01:21:31 on Dec 23,2020
# Loading work.memory_test
# Loading work.memory
run -all
# mem add = xxxxxxxx
# Writing addr=00000 data=11111111
# mem add = xxxxxxxx
# Writing addr=11111 data=00000000
# mem add = 00000000
# Reading addr=00000 data=11111111
# mem add = xxxxxxxx
# TEST FAILED
# At time 40 addr=00000 data=xxxxxxxx
# data should be 11111111
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v(35)
#    Time: 40 ps  Iteration: 1  Instance: /memory_test
# 1
# Break in Task expect at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v line 35
quit -sim
# End time: 01:27:58 on Dec 23,2020, Elapsed time: 0:06:27
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:28:09 on Dec 23,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 01:28:09 on Dec 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memory_test
# vsim work.memory_test 
# Start time: 01:28:12 on Dec 23,2020
# Loading work.memory_test
# Loading work.memory
run -all
# mem add = xxxxxxxx
# Writing addr=00000 data=11111111
# mem add = xxxxxxxx
# Writing addr=11111 data=00000000
# mem add = 00000000
# Reading addr=00000 data=11111111
# mem add = xxxxxxxx
# TEST FAILED
# At time 40 addr=00000 data=xxxxxxxx
# data should be 11111111
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v(35)
#    Time: 40 ps  Iteration: 1  Instance: /memory_test
# 1
# Break in Task expect at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v line 35
quit -sim
# End time: 01:28:56 on Dec 23,2020, Elapsed time: 0:00:44
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:29:00 on Dec 23,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 01:29:00 on Dec 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memory_test
# vsim work.memory_test 
# Start time: 01:29:08 on Dec 23,2020
# Loading work.memory_test
# Loading work.memory
run -all
# mem add = xxxxxxxx
# Writing addr=00000 data=11111111
# mem add = xxxxxxxx
# Writing addr=11111 data=00000000
# mem add = 00000000
# Reading addr=00000 data=11111111
# mem add = xxxxxxxx
# TEST FAILED
# At time 40 addr=00000 data=xxxxxxxx
# data should be 11111111
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v(35)
#    Time: 40 ps  Iteration: 1  Instance: /memory_test
# 1
# Break in Task expect at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v line 35
quit -sim
# End time: 01:35:09 on Dec 23,2020, Elapsed time: 0:06:01
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:35:14 on Dec 23,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# ** Error: (vlog-13069) /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v(26): near "=": syntax error, unexpected '=', expecting ++ or --.
# End time: 01:35:14 on Dec 23,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:35:38 on Dec 23,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 01:35:38 on Dec 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:38:09 on Dec 23,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# ** Error: (vlog-13051) /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v(29): Illegal digit for specified base in numeric constant.
# End time: 01:38:09 on Dec 23,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:38:16 on Dec 23,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# ** Error: (vlog-13051) /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v(29): Illegal digit for specified base in numeric constant.
# End time: 01:38:16 on Dec 23,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:38:34 on Dec 23,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 01:38:34 on Dec 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:38:56 on Dec 23,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 01:38:56 on Dec 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memory_test
# vsim work.memory_test 
# Start time: 01:39:05 on Dec 23,2020
# Loading work.memory_test
# Loading work.memory
run -all
# mem add = xxxxxxxx
# maxsize = 00001
# Writing addr=00000 data=11111111
# mem add = 11111111
# maxsize = 00001
# Writing addr=11111 data=00000000
# mem add = 00000000
# maxsize = 00001
# Reading addr=00000 data=11111111
# mem add = 11111111
# maxsize = 00001
# At time 40 addr=00000 data=11111111
# Reading addr=11111 data=00000000
# mem add = 00000000
# maxsize = 00001
# At time 50 addr=11111 data=00000000
# Writing ascending data to   descending addresses
# mem add = 00000000
# maxsize = 00001
# mem add = 00000001
# maxsize = 00001
# mem add = 00000010
# maxsize = 00001
# mem add = 00000011
# maxsize = 00001
# mem add = 00000100
# maxsize = 00001
# mem add = 00000101
# maxsize = 00001
# mem add = 00000110
# maxsize = 00001
# mem add = 00000111
# maxsize = 00001
# mem add = 00001000
# maxsize = 00001
# mem add = 00001001
# maxsize = 00001
# mem add = 00001010
# maxsize = 00001
# mem add = 00001011
# maxsize = 00001
# mem add = 00001100
# maxsize = 00001
# mem add = 00001101
# maxsize = 00001
# mem add = 00001110
# maxsize = 00001
# mem add = 00001111
# maxsize = 00001
# mem add = 00010000
# maxsize = 00001
# mem add = 00010001
# maxsize = 00001
# mem add = 00010010
# maxsize = 00001
# mem add = 00010011
# maxsize = 00001
# mem add = 00010100
# maxsize = 00001
# mem add = 00010101
# maxsize = 00001
# mem add = 00010110
# maxsize = 00001
# mem add = 00010111
# maxsize = 00001
# mem add = 00011000
# maxsize = 00001
# mem add = 00011001
# maxsize = 00001
# mem add = 00011010
# maxsize = 00001
# mem add = 00011011
# maxsize = 00001
# mem add = 00011100
# maxsize = 00001
# mem add = 00011101
# maxsize = 00001
# mem add = 00011110
# maxsize = 00001
# Reading ascending data from descending addresses
# mem add = 00000000
# maxsize = 00001
# At time 370 addr=11111 data=00000000
# mem add = 00000001
# maxsize = 00001
# At time 380 addr=11110 data=00000001
# mem add = 00000010
# maxsize = 00001
# At time 390 addr=11101 data=00000010
# mem add = 00000011
# maxsize = 00001
# At time 400 addr=11100 data=00000011
# mem add = 00000100
# maxsize = 00001
# At time 410 addr=11011 data=00000100
# mem add = 00000101
# maxsize = 00001
# At time 420 addr=11010 data=00000101
# mem add = 00000110
# maxsize = 00001
# At time 430 addr=11001 data=00000110
# mem add = 00000111
# maxsize = 00001
# At time 440 addr=11000 data=00000111
# mem add = 00001000
# maxsize = 00001
# At time 450 addr=10111 data=00001000
# mem add = 00001001
# maxsize = 00001
# At time 460 addr=10110 data=00001001
# mem add = 00001010
# maxsize = 00001
# At time 470 addr=10101 data=00001010
# mem add = 00001011
# maxsize = 00001
# At time 480 addr=10100 data=00001011
# mem add = 00001100
# maxsize = 00001
# At time 490 addr=10011 data=00001100
# mem add = 00001101
# maxsize = 00001
# At time 500 addr=10010 data=00001101
# mem add = 00001110
# maxsize = 00001
# At time 510 addr=10001 data=00001110
# mem add = 00001111
# maxsize = 00001
# At time 520 addr=10000 data=00001111
# mem add = 00010000
# maxsize = 00001
# At time 530 addr=01111 data=00010000
# mem add = 00010001
# maxsize = 00001
# At time 540 addr=01110 data=00010001
# mem add = 00010010
# maxsize = 00001
# At time 550 addr=01101 data=00010010
# mem add = 00010011
# maxsize = 00001
# At time 560 addr=01100 data=00010011
# mem add = 00010100
# maxsize = 00001
# At time 570 addr=01011 data=00010100
# mem add = 00010101
# maxsize = 00001
# At time 580 addr=01010 data=00010101
# mem add = 00010110
# maxsize = 00001
# At time 590 addr=01001 data=00010110
# mem add = 00010111
# maxsize = 00001
# At time 600 addr=01000 data=00010111
# mem add = 00011000
# maxsize = 00001
# At time 610 addr=00111 data=00011000
# mem add = 00011001
# maxsize = 00001
# At time 620 addr=00110 data=00011001
# mem add = 00011010
# maxsize = 00001
# At time 630 addr=00101 data=00011010
# mem add = 00011011
# maxsize = 00001
# At time 640 addr=00100 data=00011011
# mem add = 00011100
# maxsize = 00001
# At time 650 addr=00011 data=00011100
# mem add = 00011101
# maxsize = 00001
# At time 660 addr=00010 data=00011101
# mem add = 00011110
# maxsize = 00001
# At time 670 addr=00001 data=00011110
# TEST PASSED
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v(74)
#    Time: 670 ps  Iteration: 1  Instance: /memory_test
# 1
# Break in NamedBeginStat TEST at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v line 74
quit -sim
# End time: 01:39:48 on Dec 23,2020, Elapsed time: 0:00:43
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:39:58 on Dec 23,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 01:39:58 on Dec 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memory_test
# vsim work.memory_test 
# Start time: 01:40:03 on Dec 23,2020
# Loading work.memory_test
# Loading work.memory
run -all
# mem add = xxxxxxxx
# maxsize = 00001
# Writing addr=00000 data=11111111
# mem add = 11111111
# maxsize = 00001
# Writing addr=11111 data=00000000
# mem add = 00000000
# maxsize = 00001
# Reading addr=00000 data=11111111
# mem add = 11111111
# maxsize = 00001
# At time 40 addr=00000 data=11111111
# Reading addr=11111 data=00000000
# mem add = 00000000
# maxsize = 00001
# At time 50 addr=11111 data=00000000
# Writing ascending data to   descending addresses
# mem add = 00000000
# maxsize = 00001
# mem add = 00000001
# maxsize = 00001
# mem add = 00000010
# maxsize = 00001
# mem add = 00000011
# maxsize = 00001
# mem add = 00000100
# maxsize = 00001
# mem add = 00000101
# maxsize = 00001
# mem add = 00000110
# maxsize = 00001
# mem add = 00000111
# maxsize = 00001
# mem add = 00001000
# maxsize = 00001
# mem add = 00001001
# maxsize = 00001
# mem add = 00001010
# maxsize = 00001
# mem add = 00001011
# maxsize = 00001
# mem add = 00001100
# maxsize = 00001
# mem add = 00001101
# maxsize = 00001
# mem add = 00001110
# maxsize = 00001
# mem add = 00001111
# maxsize = 00001
# mem add = 00010000
# maxsize = 00001
# mem add = 00010001
# maxsize = 00001
# mem add = 00010010
# maxsize = 00001
# mem add = 00010011
# maxsize = 00001
# mem add = 00010100
# maxsize = 00001
# mem add = 00010101
# maxsize = 00001
# mem add = 00010110
# maxsize = 00001
# mem add = 00010111
# maxsize = 00001
# mem add = 00011000
# maxsize = 00001
# mem add = 00011001
# maxsize = 00001
# mem add = 00011010
# maxsize = 00001
# mem add = 00011011
# maxsize = 00001
# mem add = 00011100
# maxsize = 00001
# mem add = 00011101
# maxsize = 00001
# mem add = 00011110
# maxsize = 00001
# Reading ascending data from descending addresses
# mem add = 00000000
# maxsize = 00001
# At time 370 addr=11111 data=00000000
# mem add = 00000001
# maxsize = 00001
# At time 380 addr=11110 data=00000001
# mem add = 00000010
# maxsize = 00001
# At time 390 addr=11101 data=00000010
# mem add = 00000011
# maxsize = 00001
# At time 400 addr=11100 data=00000011
# mem add = 00000100
# maxsize = 00001
# At time 410 addr=11011 data=00000100
# mem add = 00000101
# maxsize = 00001
# At time 420 addr=11010 data=00000101
# mem add = 00000110
# maxsize = 00001
# At time 430 addr=11001 data=00000110
# mem add = 00000111
# maxsize = 00001
# At time 440 addr=11000 data=00000111
# mem add = 00001000
# maxsize = 00001
# At time 450 addr=10111 data=00001000
# mem add = 00001001
# maxsize = 00001
# At time 460 addr=10110 data=00001001
# mem add = 00001010
# maxsize = 00001
# At time 470 addr=10101 data=00001010
# mem add = 00001011
# maxsize = 00001
# At time 480 addr=10100 data=00001011
# mem add = 00001100
# maxsize = 00001
# At time 490 addr=10011 data=00001100
# mem add = 00001101
# maxsize = 00001
# At time 500 addr=10010 data=00001101
# mem add = 00001110
# maxsize = 00001
# At time 510 addr=10001 data=00001110
# mem add = 00001111
# maxsize = 00001
# At time 520 addr=10000 data=00001111
# mem add = 00010000
# maxsize = 00001
# At time 530 addr=01111 data=00010000
# mem add = 00010001
# maxsize = 00001
# At time 540 addr=01110 data=00010001
# mem add = 00010010
# maxsize = 00001
# At time 550 addr=01101 data=00010010
# mem add = 00010011
# maxsize = 00001
# At time 560 addr=01100 data=00010011
# mem add = 00010100
# maxsize = 00001
# At time 570 addr=01011 data=00010100
# mem add = 00010101
# maxsize = 00001
# At time 580 addr=01010 data=00010101
# mem add = 00010110
# maxsize = 00001
# At time 590 addr=01001 data=00010110
# mem add = 00010111
# maxsize = 00001
# At time 600 addr=01000 data=00010111
# mem add = 00011000
# maxsize = 00001
# At time 610 addr=00111 data=00011000
# mem add = 00011001
# maxsize = 00001
# At time 620 addr=00110 data=00011001
# mem add = 00011010
# maxsize = 00001
# At time 630 addr=00101 data=00011010
# mem add = 00011011
# maxsize = 00001
# At time 640 addr=00100 data=00011011
# mem add = 00011100
# maxsize = 00001
# At time 650 addr=00011 data=00011100
# mem add = 00011101
# maxsize = 00001
# At time 660 addr=00010 data=00011101
# mem add = 00011110
# maxsize = 00001
# At time 670 addr=00001 data=00011110
# TEST PASSED
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v(74)
#    Time: 670 ps  Iteration: 1  Instance: /memory_test
# 1
# Break in NamedBeginStat TEST at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v line 74
quit -sim
# End time: 01:41:17 on Dec 23,2020, Elapsed time: 0:01:14
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:41:21 on Dec 23,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 01:41:21 on Dec 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memory_test
# vsim work.memory_test 
# Start time: 01:41:26 on Dec 23,2020
# Loading work.memory_test
# Loading work.memory
run -all
# mem add = xxxxxxxx
# Writing addr=00000 data=11111111
# mem add = 11111111
# Writing addr=11111 data=00000000
# mem add = xxxxxxxx
# Reading addr=00000 data=11111111
# mem add = 11111111
# At time 40 addr=00000 data=11111111
# Reading addr=11111 data=00000000
# mem add = xxxxxxxx
# TEST FAILED
# At time 50 addr=11111 data=xxxxxxxx
# data should be 00000000
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v(35)
#    Time: 50 ps  Iteration: 1  Instance: /memory_test
# 1
# Break in Task expect at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v line 35
quit -sim
# End time: 01:42:06 on Dec 23,2020, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:42:10 on Dec 23,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 01:42:10 on Dec 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memory_test
# vsim work.memory_test 
# Start time: 01:42:15 on Dec 23,2020
# Loading work.memory_test
# Loading work.memory
run -all
# mem add = xxxxxxxx
# maxsize = 00001
# Writing addr=00000 data=11111111
# mem add = 11111111
# maxsize = 00001
# Writing addr=11111 data=00000000
# mem add = 00000000
# maxsize = 00001
# Reading addr=00000 data=11111111
# mem add = 11111111
# maxsize = 00001
# At time 40 addr=00000 data=11111111
# Reading addr=11111 data=00000000
# mem add = 00000000
# maxsize = 00001
# At time 50 addr=11111 data=00000000
# Writing ascending data to   descending addresses
# mem add = 00000000
# maxsize = 00001
# mem add = 00000001
# maxsize = 00001
# mem add = 00000010
# maxsize = 00001
# mem add = 00000011
# maxsize = 00001
# mem add = 00000100
# maxsize = 00001
# mem add = 00000101
# maxsize = 00001
# mem add = 00000110
# maxsize = 00001
# mem add = 00000111
# maxsize = 00001
# mem add = 00001000
# maxsize = 00001
# mem add = 00001001
# maxsize = 00001
# mem add = 00001010
# maxsize = 00001
# mem add = 00001011
# maxsize = 00001
# mem add = 00001100
# maxsize = 00001
# mem add = 00001101
# maxsize = 00001
# mem add = 00001110
# maxsize = 00001
# mem add = 00001111
# maxsize = 00001
# mem add = 00010000
# maxsize = 00001
# mem add = 00010001
# maxsize = 00001
# mem add = 00010010
# maxsize = 00001
# mem add = 00010011
# maxsize = 00001
# mem add = 00010100
# maxsize = 00001
# mem add = 00010101
# maxsize = 00001
# mem add = 00010110
# maxsize = 00001
# mem add = 00010111
# maxsize = 00001
# mem add = 00011000
# maxsize = 00001
# mem add = 00011001
# maxsize = 00001
# mem add = 00011010
# maxsize = 00001
# mem add = 00011011
# maxsize = 00001
# mem add = 00011100
# maxsize = 00001
# mem add = 00011101
# maxsize = 00001
# mem add = 00011110
# maxsize = 00001
# Reading ascending data from descending addresses
# mem add = 00000000
# maxsize = 00001
# At time 370 addr=11111 data=00000000
# mem add = 00000001
# maxsize = 00001
# At time 380 addr=11110 data=00000001
# mem add = 00000010
# maxsize = 00001
# At time 390 addr=11101 data=00000010
# mem add = 00000011
# maxsize = 00001
# At time 400 addr=11100 data=00000011
# mem add = 00000100
# maxsize = 00001
# At time 410 addr=11011 data=00000100
# mem add = 00000101
# maxsize = 00001
# At time 420 addr=11010 data=00000101
# mem add = 00000110
# maxsize = 00001
# At time 430 addr=11001 data=00000110
# mem add = 00000111
# maxsize = 00001
# At time 440 addr=11000 data=00000111
# mem add = 00001000
# maxsize = 00001
# At time 450 addr=10111 data=00001000
# mem add = 00001001
# maxsize = 00001
# At time 460 addr=10110 data=00001001
# mem add = 00001010
# maxsize = 00001
# At time 470 addr=10101 data=00001010
# mem add = 00001011
# maxsize = 00001
# At time 480 addr=10100 data=00001011
# mem add = 00001100
# maxsize = 00001
# At time 490 addr=10011 data=00001100
# mem add = 00001101
# maxsize = 00001
# At time 500 addr=10010 data=00001101
# mem add = 00001110
# maxsize = 00001
# At time 510 addr=10001 data=00001110
# mem add = 00001111
# maxsize = 00001
# At time 520 addr=10000 data=00001111
# mem add = 00010000
# maxsize = 00001
# At time 530 addr=01111 data=00010000
# mem add = 00010001
# maxsize = 00001
# At time 540 addr=01110 data=00010001
# mem add = 00010010
# maxsize = 00001
# At time 550 addr=01101 data=00010010
# mem add = 00010011
# maxsize = 00001
# At time 560 addr=01100 data=00010011
# mem add = 00010100
# maxsize = 00001
# At time 570 addr=01011 data=00010100
# mem add = 00010101
# maxsize = 00001
# At time 580 addr=01010 data=00010101
# mem add = 00010110
# maxsize = 00001
# At time 590 addr=01001 data=00010110
# mem add = 00010111
# maxsize = 00001
# At time 600 addr=01000 data=00010111
# mem add = 00011000
# maxsize = 00001
# At time 610 addr=00111 data=00011000
# mem add = 00011001
# maxsize = 00001
# At time 620 addr=00110 data=00011001
# mem add = 00011010
# maxsize = 00001
# At time 630 addr=00101 data=00011010
# mem add = 00011011
# maxsize = 00001
# At time 640 addr=00100 data=00011011
# mem add = 00011100
# maxsize = 00001
# At time 650 addr=00011 data=00011100
# mem add = 00011101
# maxsize = 00001
# At time 660 addr=00010 data=00011101
# mem add = 00011110
# maxsize = 00001
# At time 670 addr=00001 data=00011110
# TEST PASSED
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v(74)
#    Time: 670 ps  Iteration: 1  Instance: /memory_test
# 1
# Break in NamedBeginStat TEST at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v line 74
quit -sim
# End time: 01:43:00 on Dec 23,2020, Elapsed time: 0:00:45
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:43:08 on Dec 23,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# ** Error: (vlog-13069) /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v(6): near "{": syntax error, unexpected '{', expecting ';' or ','.
# End time: 01:43:08 on Dec 23,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:43:44 on Dec 23,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 01:43:44 on Dec 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memory_test
# vsim work.memory_test 
# Start time: 01:43:48 on Dec 23,2020
# Loading work.memory_test
# Loading work.memory
run -all
# mem add = xxxxxxxx
# maxsize = 00000000000000000000000000011111
# Writing addr=00000 data=11111111
# mem add = 11111111
# maxsize = 00000000000000000000000000011111
# Writing addr=11111 data=00000000
# mem add = 00000000
# maxsize = 00000000000000000000000000011111
# Reading addr=00000 data=11111111
# mem add = 11111111
# maxsize = 00000000000000000000000000011111
# At time 40 addr=00000 data=11111111
# Reading addr=11111 data=00000000
# mem add = 00000000
# maxsize = 00000000000000000000000000011111
# At time 50 addr=11111 data=00000000
# Writing ascending data to   descending addresses
# mem add = 00000000
# maxsize = 00000000000000000000000000011111
# mem add = 00000001
# maxsize = 00000000000000000000000000011111
# mem add = 00000010
# maxsize = 00000000000000000000000000011111
# mem add = 00000011
# maxsize = 00000000000000000000000000011111
# mem add = 00000100
# maxsize = 00000000000000000000000000011111
# mem add = 00000101
# maxsize = 00000000000000000000000000011111
# mem add = 00000110
# maxsize = 00000000000000000000000000011111
# mem add = 00000111
# maxsize = 00000000000000000000000000011111
# mem add = 00001000
# maxsize = 00000000000000000000000000011111
# mem add = 00001001
# maxsize = 00000000000000000000000000011111
# mem add = 00001010
# maxsize = 00000000000000000000000000011111
# mem add = 00001011
# maxsize = 00000000000000000000000000011111
# mem add = 00001100
# maxsize = 00000000000000000000000000011111
# mem add = 00001101
# maxsize = 00000000000000000000000000011111
# mem add = 00001110
# maxsize = 00000000000000000000000000011111
# mem add = 00001111
# maxsize = 00000000000000000000000000011111
# mem add = 00010000
# maxsize = 00000000000000000000000000011111
# mem add = 00010001
# maxsize = 00000000000000000000000000011111
# mem add = 00010010
# maxsize = 00000000000000000000000000011111
# mem add = 00010011
# maxsize = 00000000000000000000000000011111
# mem add = 00010100
# maxsize = 00000000000000000000000000011111
# mem add = 00010101
# maxsize = 00000000000000000000000000011111
# mem add = 00010110
# maxsize = 00000000000000000000000000011111
# mem add = 00010111
# maxsize = 00000000000000000000000000011111
# mem add = 00011000
# maxsize = 00000000000000000000000000011111
# mem add = 00011001
# maxsize = 00000000000000000000000000011111
# mem add = 00011010
# maxsize = 00000000000000000000000000011111
# mem add = 00011011
# maxsize = 00000000000000000000000000011111
# mem add = 00011100
# maxsize = 00000000000000000000000000011111
# mem add = 00011101
# maxsize = 00000000000000000000000000011111
# mem add = 00011110
# maxsize = 00000000000000000000000000011111
# Reading ascending data from descending addresses
# mem add = 00000000
# maxsize = 00000000000000000000000000011111
# At time 370 addr=11111 data=00000000
# mem add = 00000001
# maxsize = 00000000000000000000000000011111
# At time 380 addr=11110 data=00000001
# mem add = 00000010
# maxsize = 00000000000000000000000000011111
# At time 390 addr=11101 data=00000010
# mem add = 00000011
# maxsize = 00000000000000000000000000011111
# At time 400 addr=11100 data=00000011
# mem add = 00000100
# maxsize = 00000000000000000000000000011111
# At time 410 addr=11011 data=00000100
# mem add = 00000101
# maxsize = 00000000000000000000000000011111
# At time 420 addr=11010 data=00000101
# mem add = 00000110
# maxsize = 00000000000000000000000000011111
# At time 430 addr=11001 data=00000110
# mem add = 00000111
# maxsize = 00000000000000000000000000011111
# At time 440 addr=11000 data=00000111
# mem add = 00001000
# maxsize = 00000000000000000000000000011111
# At time 450 addr=10111 data=00001000
# mem add = 00001001
# maxsize = 00000000000000000000000000011111
# At time 460 addr=10110 data=00001001
# mem add = 00001010
# maxsize = 00000000000000000000000000011111
# At time 470 addr=10101 data=00001010
# mem add = 00001011
# maxsize = 00000000000000000000000000011111
# At time 480 addr=10100 data=00001011
# mem add = 00001100
# maxsize = 00000000000000000000000000011111
# At time 490 addr=10011 data=00001100
# mem add = 00001101
# maxsize = 00000000000000000000000000011111
# At time 500 addr=10010 data=00001101
# mem add = 00001110
# maxsize = 00000000000000000000000000011111
# At time 510 addr=10001 data=00001110
# mem add = 00001111
# maxsize = 00000000000000000000000000011111
# At time 520 addr=10000 data=00001111
# mem add = 00010000
# maxsize = 00000000000000000000000000011111
# At time 530 addr=01111 data=00010000
# mem add = 00010001
# maxsize = 00000000000000000000000000011111
# At time 540 addr=01110 data=00010001
# mem add = 00010010
# maxsize = 00000000000000000000000000011111
# At time 550 addr=01101 data=00010010
# mem add = 00010011
# maxsize = 00000000000000000000000000011111
# At time 560 addr=01100 data=00010011
# mem add = 00010100
# maxsize = 00000000000000000000000000011111
# At time 570 addr=01011 data=00010100
# mem add = 00010101
# maxsize = 00000000000000000000000000011111
# At time 580 addr=01010 data=00010101
# mem add = 00010110
# maxsize = 00000000000000000000000000011111
# At time 590 addr=01001 data=00010110
# mem add = 00010111
# maxsize = 00000000000000000000000000011111
# At time 600 addr=01000 data=00010111
# mem add = 00011000
# maxsize = 00000000000000000000000000011111
# At time 610 addr=00111 data=00011000
# mem add = 00011001
# maxsize = 00000000000000000000000000011111
# At time 620 addr=00110 data=00011001
# mem add = 00011010
# maxsize = 00000000000000000000000000011111
# At time 630 addr=00101 data=00011010
# mem add = 00011011
# maxsize = 00000000000000000000000000011111
# At time 640 addr=00100 data=00011011
# mem add = 00011100
# maxsize = 00000000000000000000000000011111
# At time 650 addr=00011 data=00011100
# mem add = 00011101
# maxsize = 00000000000000000000000000011111
# At time 660 addr=00010 data=00011101
# mem add = 00011110
# maxsize = 00000000000000000000000000011111
# At time 670 addr=00001 data=00011110
# TEST PASSED
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v(74)
#    Time: 670 ps  Iteration: 1  Instance: /memory_test
# 1
# Break in NamedBeginStat TEST at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v line 74
quit -sim
# End time: 01:44:26 on Dec 23,2020, Elapsed time: 0:00:38
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:44:33 on Dec 23,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 01:44:33 on Dec 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memory_test
# vsim work.memory_test 
# Start time: 01:44:35 on Dec 23,2020
# Loading work.memory_test
# Loading work.memory
run -all
# mem add = xxxxxxxx
# maxsize = 11111
# Writing addr=00000 data=11111111
# mem add = 11111111
# maxsize = 11111
# Writing addr=11111 data=00000000
# mem add = xxxxxxxx
# maxsize = 11111
# Reading addr=00000 data=11111111
# mem add = 11111111
# maxsize = 11111
# At time 40 addr=00000 data=11111111
# Reading addr=11111 data=00000000
# mem add = xxxxxxxx
# maxsize = 11111
# TEST FAILED
# At time 50 addr=11111 data=xxxxxxxx
# data should be 00000000
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v(35)
#    Time: 50 ps  Iteration: 1  Instance: /memory_test
# 1
# Break in Task expect at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v line 35
quit -sim
# End time: 01:45:54 on Dec 23,2020, Elapsed time: 0:01:19
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:46:02 on Dec 23,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# ** Error: (vlog-13057) /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v(6): Expecting numeric digits.
# ** Error: (vlog-13069) /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v(6): near "{": syntax error, unexpected '{', expecting ';' or ','.
# End time: 01:46:03 on Dec 23,2020, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:46:44 on Dec 23,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# ** Error: (vlog-13057) /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v(6): Expecting numeric digits.
# ** Error: (vlog-13069) /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v(6): near "{": syntax error, unexpected '{'.
# ** Error: /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v(8): (vlog-2730) Undefined variable: 'MAXSIZE'.
# End time: 01:46:44 on Dec 23,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:48:22 on Dec 23,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 01:48:22 on Dec 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memory_test
# vsim work.memory_test 
# Start time: 01:48:26 on Dec 23,2020
# Loading work.memory_test
# Loading work.memory
run -all
# mem add = xxxxxxxx
# maxsize = 00000000000000000000000000000000
# Writing addr=00000 data=11111111
# mem add = 11111111
# maxsize = 00000000000000000000000000000000
# Writing addr=11111 data=00000000
# mem add = xxxxxxxx
# maxsize = 00000000000000000000000000000000
# Reading addr=00000 data=11111111
# mem add = 11111111
# maxsize = 00000000000000000000000000000000
# At time 40 addr=00000 data=11111111
# Reading addr=11111 data=00000000
# mem add = xxxxxxxx
# maxsize = 00000000000000000000000000000000
# TEST FAILED
# At time 50 addr=11111 data=xxxxxxxx
# data should be 00000000
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v(35)
#    Time: 50 ps  Iteration: 1  Instance: /memory_test
# 1
# Break in Task expect at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v line 35
quit -sim
# End time: 01:48:53 on Dec 23,2020, Elapsed time: 0:00:27
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:49:02 on Dec 23,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 01:49:02 on Dec 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memory_test
# vsim work.memory_test 
# Start time: 01:49:09 on Dec 23,2020
# Loading work.memory_test
# Loading work.memory
run -all
# mem add = xxxxxxxx
# maxsize = 00000000000000000000000000000000
# Writing addr=00000 data=11111111
# mem add = 11111111
# maxsize = 00000000000000000000000000000000
# Writing addr=11111 data=00000000
# mem add = 00000000
# maxsize = 00000000000000000000000000000000
# Reading addr=00000 data=11111111
# mem add = 11111111
# maxsize = 00000000000000000000000000000000
# At time 40 addr=00000 data=11111111
# Reading addr=11111 data=00000000
# mem add = 00000000
# maxsize = 00000000000000000000000000000000
# At time 50 addr=11111 data=00000000
# Writing ascending data to   descending addresses
# mem add = 00000000
# maxsize = 00000000000000000000000000000000
# mem add = 00000001
# maxsize = 00000000000000000000000000000000
# mem add = 00000010
# maxsize = 00000000000000000000000000000000
# mem add = 00000011
# maxsize = 00000000000000000000000000000000
# mem add = 00000100
# maxsize = 00000000000000000000000000000000
# mem add = 00000101
# maxsize = 00000000000000000000000000000000
# mem add = 00000110
# maxsize = 00000000000000000000000000000000
# mem add = 00000111
# maxsize = 00000000000000000000000000000000
# mem add = 00001000
# maxsize = 00000000000000000000000000000000
# mem add = 00001001
# maxsize = 00000000000000000000000000000000
# mem add = 00001010
# maxsize = 00000000000000000000000000000000
# mem add = 00001011
# maxsize = 00000000000000000000000000000000
# mem add = 00001100
# maxsize = 00000000000000000000000000000000
# mem add = 00001101
# maxsize = 00000000000000000000000000000000
# mem add = 00001110
# maxsize = 00000000000000000000000000000000
# mem add = 00001111
# maxsize = 00000000000000000000000000000000
# mem add = 00010000
# maxsize = 00000000000000000000000000000000
# mem add = 00010001
# maxsize = 00000000000000000000000000000000
# mem add = 00010010
# maxsize = 00000000000000000000000000000000
# mem add = 00010011
# maxsize = 00000000000000000000000000000000
# mem add = 00010100
# maxsize = 00000000000000000000000000000000
# mem add = 00010101
# maxsize = 00000000000000000000000000000000
# mem add = 00010110
# maxsize = 00000000000000000000000000000000
# mem add = 00010111
# maxsize = 00000000000000000000000000000000
# mem add = 00011000
# maxsize = 00000000000000000000000000000000
# mem add = 00011001
# maxsize = 00000000000000000000000000000000
# mem add = 00011010
# maxsize = 00000000000000000000000000000000
# mem add = 00011011
# maxsize = 00000000000000000000000000000000
# mem add = 00011100
# maxsize = 00000000000000000000000000000000
# mem add = 00011101
# maxsize = 00000000000000000000000000000000
# mem add = 00011110
# maxsize = 00000000000000000000000000000000
# Reading ascending data from descending addresses
# mem add = 00000000
# maxsize = 00000000000000000000000000000000
# At time 370 addr=11111 data=00000000
# mem add = 00000001
# maxsize = 00000000000000000000000000000000
# At time 380 addr=11110 data=00000001
# mem add = 00000010
# maxsize = 00000000000000000000000000000000
# At time 390 addr=11101 data=00000010
# mem add = 00000011
# maxsize = 00000000000000000000000000000000
# At time 400 addr=11100 data=00000011
# mem add = 00000100
# maxsize = 00000000000000000000000000000000
# At time 410 addr=11011 data=00000100
# mem add = 00000101
# maxsize = 00000000000000000000000000000000
# At time 420 addr=11010 data=00000101
# mem add = 00000110
# maxsize = 00000000000000000000000000000000
# At time 430 addr=11001 data=00000110
# mem add = 00000111
# maxsize = 00000000000000000000000000000000
# At time 440 addr=11000 data=00000111
# mem add = 00001000
# maxsize = 00000000000000000000000000000000
# At time 450 addr=10111 data=00001000
# mem add = 00001001
# maxsize = 00000000000000000000000000000000
# At time 460 addr=10110 data=00001001
# mem add = 00001010
# maxsize = 00000000000000000000000000000000
# At time 470 addr=10101 data=00001010
# mem add = 00001011
# maxsize = 00000000000000000000000000000000
# At time 480 addr=10100 data=00001011
# mem add = 00001100
# maxsize = 00000000000000000000000000000000
# At time 490 addr=10011 data=00001100
# mem add = 00001101
# maxsize = 00000000000000000000000000000000
# At time 500 addr=10010 data=00001101
# mem add = 00001110
# maxsize = 00000000000000000000000000000000
# At time 510 addr=10001 data=00001110
# mem add = 00001111
# maxsize = 00000000000000000000000000000000
# At time 520 addr=10000 data=00001111
# mem add = 00010000
# maxsize = 00000000000000000000000000000000
# At time 530 addr=01111 data=00010000
# mem add = 00010001
# maxsize = 00000000000000000000000000000000
# At time 540 addr=01110 data=00010001
# mem add = 00010010
# maxsize = 00000000000000000000000000000000
# At time 550 addr=01101 data=00010010
# mem add = 00010011
# maxsize = 00000000000000000000000000000000
# At time 560 addr=01100 data=00010011
# mem add = 00010100
# maxsize = 00000000000000000000000000000000
# At time 570 addr=01011 data=00010100
# mem add = 00010101
# maxsize = 00000000000000000000000000000000
# At time 580 addr=01010 data=00010101
# mem add = 00010110
# maxsize = 00000000000000000000000000000000
# At time 590 addr=01001 data=00010110
# mem add = 00010111
# maxsize = 00000000000000000000000000000000
# At time 600 addr=01000 data=00010111
# mem add = 00011000
# maxsize = 00000000000000000000000000000000
# At time 610 addr=00111 data=00011000
# mem add = 00011001
# maxsize = 00000000000000000000000000000000
# At time 620 addr=00110 data=00011001
# mem add = 00011010
# maxsize = 00000000000000000000000000000000
# At time 630 addr=00101 data=00011010
# mem add = 00011011
# maxsize = 00000000000000000000000000000000
# At time 640 addr=00100 data=00011011
# mem add = 00011100
# maxsize = 00000000000000000000000000000000
# At time 650 addr=00011 data=00011100
# mem add = 00011101
# maxsize = 00000000000000000000000000000000
# At time 660 addr=00010 data=00011101
# mem add = 00011110
# maxsize = 00000000000000000000000000000000
# At time 670 addr=00001 data=00011110
# TEST PASSED
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v(74)
#    Time: 670 ps  Iteration: 1  Instance: /memory_test
# 1
# Break in NamedBeginStat TEST at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v line 74
quit -sim
# End time: 01:54:47 on Dec 23,2020, Elapsed time: 0:05:38
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:54:56 on Dec 23,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# ** Error: (vlog-13069) /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v(6): near ")": syntax error, unexpected ')', expecting ';' or ','.
# End time: 01:54:56 on Dec 23,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:55:08 on Dec 23,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 01:55:08 on Dec 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memory_test
# vsim work.memory_test 
# Start time: 01:55:11 on Dec 23,2020
# Loading work.memory_test
# Loading work.memory
run -all
# mem add = xxxxxxxx
# maxsize = 11111
# Writing addr=00000 data=11111111
# mem add = 11111111
# maxsize = 11111
# Writing addr=11111 data=00000000
# mem add = 00000000
# maxsize = 11111
# Reading addr=00000 data=11111111
# mem add = 11111111
# maxsize = 11111
# At time 40 addr=00000 data=11111111
# Reading addr=11111 data=00000000
# mem add = 00000000
# maxsize = 11111
# At time 50 addr=11111 data=00000000
# Writing ascending data to   descending addresses
# mem add = 00000000
# maxsize = 11111
# mem add = 00000001
# maxsize = 11111
# mem add = 00000010
# maxsize = 11111
# mem add = 00000011
# maxsize = 11111
# mem add = 00000100
# maxsize = 11111
# mem add = 00000101
# maxsize = 11111
# mem add = 00000110
# maxsize = 11111
# mem add = 00000111
# maxsize = 11111
# mem add = 00001000
# maxsize = 11111
# mem add = 00001001
# maxsize = 11111
# mem add = 00001010
# maxsize = 11111
# mem add = 00001011
# maxsize = 11111
# mem add = 00001100
# maxsize = 11111
# mem add = 00001101
# maxsize = 11111
# mem add = 00001110
# maxsize = 11111
# mem add = 00001111
# maxsize = 11111
# mem add = 00010000
# maxsize = 11111
# mem add = 00010001
# maxsize = 11111
# mem add = 00010010
# maxsize = 11111
# mem add = 00010011
# maxsize = 11111
# mem add = 00010100
# maxsize = 11111
# mem add = 00010101
# maxsize = 11111
# mem add = 00010110
# maxsize = 11111
# mem add = 00010111
# maxsize = 11111
# mem add = 00011000
# maxsize = 11111
# mem add = 00011001
# maxsize = 11111
# mem add = 00011010
# maxsize = 11111
# mem add = 00011011
# maxsize = 11111
# mem add = 00011100
# maxsize = 11111
# mem add = 00011101
# maxsize = 11111
# mem add = 00011110
# maxsize = 11111
# Reading ascending data from descending addresses
# mem add = 00000000
# maxsize = 11111
# At time 370 addr=11111 data=00000000
# mem add = 00000001
# maxsize = 11111
# At time 380 addr=11110 data=00000001
# mem add = 00000010
# maxsize = 11111
# At time 390 addr=11101 data=00000010
# mem add = 00000011
# maxsize = 11111
# At time 400 addr=11100 data=00000011
# mem add = 00000100
# maxsize = 11111
# At time 410 addr=11011 data=00000100
# mem add = 00000101
# maxsize = 11111
# At time 420 addr=11010 data=00000101
# mem add = 00000110
# maxsize = 11111
# At time 430 addr=11001 data=00000110
# mem add = 00000111
# maxsize = 11111
# At time 440 addr=11000 data=00000111
# mem add = 00001000
# maxsize = 11111
# At time 450 addr=10111 data=00001000
# mem add = 00001001
# maxsize = 11111
# At time 460 addr=10110 data=00001001
# mem add = 00001010
# maxsize = 11111
# At time 470 addr=10101 data=00001010
# mem add = 00001011
# maxsize = 11111
# At time 480 addr=10100 data=00001011
# mem add = 00001100
# maxsize = 11111
# At time 490 addr=10011 data=00001100
# mem add = 00001101
# maxsize = 11111
# At time 500 addr=10010 data=00001101
# mem add = 00001110
# maxsize = 11111
# At time 510 addr=10001 data=00001110
# mem add = 00001111
# maxsize = 11111
# At time 520 addr=10000 data=00001111
# mem add = 00010000
# maxsize = 11111
# At time 530 addr=01111 data=00010000
# mem add = 00010001
# maxsize = 11111
# At time 540 addr=01110 data=00010001
# mem add = 00010010
# maxsize = 11111
# At time 550 addr=01101 data=00010010
# mem add = 00010011
# maxsize = 11111
# At time 560 addr=01100 data=00010011
# mem add = 00010100
# maxsize = 11111
# At time 570 addr=01011 data=00010100
# mem add = 00010101
# maxsize = 11111
# At time 580 addr=01010 data=00010101
# mem add = 00010110
# maxsize = 11111
# At time 590 addr=01001 data=00010110
# mem add = 00010111
# maxsize = 11111
# At time 600 addr=01000 data=00010111
# mem add = 00011000
# maxsize = 11111
# At time 610 addr=00111 data=00011000
# mem add = 00011001
# maxsize = 11111
# At time 620 addr=00110 data=00011001
# mem add = 00011010
# maxsize = 11111
# At time 630 addr=00101 data=00011010
# mem add = 00011011
# maxsize = 11111
# At time 640 addr=00100 data=00011011
# mem add = 00011100
# maxsize = 11111
# At time 650 addr=00011 data=00011100
# mem add = 00011101
# maxsize = 11111
# At time 660 addr=00010 data=00011101
# mem add = 00011110
# maxsize = 11111
# At time 670 addr=00001 data=00011110
# TEST PASSED
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v(74)
#    Time: 670 ps  Iteration: 1  Instance: /memory_test
# 1
# Break in NamedBeginStat TEST at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v line 74
quit -sim
# End time: 01:56:18 on Dec 23,2020, Elapsed time: 0:01:07
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:56:22 on Dec 23,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 01:56:22 on Dec 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memory_test
# vsim work.memory_test 
# Start time: 01:56:25 on Dec 23,2020
# Loading work.memory_test
# Loading work.memory
run -all
# Writing addr=00000 data=11111111
# Writing addr=11111 data=00000000
# Reading addr=00000 data=11111111
# TEST FAILED
# At time 40 addr=00000 data=xxx11111
# data should be 11111111
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v(35)
#    Time: 40 ps  Iteration: 1  Instance: /memory_test
# 1
# Break in Task expect at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v line 35
quit -sim
# End time: 01:56:54 on Dec 23,2020, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:56:58 on Dec 23,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 01:56:59 on Dec 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.memory_test
# vsim work.memory_test 
# Start time: 01:57:03 on Dec 23,2020
# Loading work.memory_test
# Loading work.memory
run -all
# Writing addr=00000 data=11111111
# Writing addr=11111 data=00000000
# Reading addr=00000 data=11111111
# At time 40 addr=00000 data=11111111
# Reading addr=11111 data=00000000
# TEST FAILED
# At time 50 addr=11111 data=xxxxxxxx
# data should be 00000000
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v(35)
#    Time: 50 ps  Iteration: 1  Instance: /memory_test
# 1
# Break in Task expect at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v line 35
quit -sim
# End time: 01:58:13 on Dec 23,2020, Elapsed time: 0:01:10
# Errors: 0, Warnings: 0
vcom
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:58:24 on Dec 23,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 01:58:24 on Dec 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memory_test
# vsim work.memory_test 
# Start time: 01:58:28 on Dec 23,2020
# Loading work.memory_test
# Loading work.memory
run -all
# Writing addr=00000 data=11111111
# Writing addr=11111 data=00000000
# Reading addr=00000 data=11111111
# At time 40 addr=00000 data=11111111
# Reading addr=11111 data=00000000
# At time 50 addr=11111 data=00000000
# Writing ascending data to   descending addresses
# Reading ascending data from descending addresses
# At time 370 addr=11111 data=00000000
# At time 380 addr=11110 data=00000001
# At time 390 addr=11101 data=00000010
# At time 400 addr=11100 data=00000011
# At time 410 addr=11011 data=00000100
# At time 420 addr=11010 data=00000101
# At time 430 addr=11001 data=00000110
# At time 440 addr=11000 data=00000111
# At time 450 addr=10111 data=00001000
# At time 460 addr=10110 data=00001001
# At time 470 addr=10101 data=00001010
# At time 480 addr=10100 data=00001011
# At time 490 addr=10011 data=00001100
# At time 500 addr=10010 data=00001101
# At time 510 addr=10001 data=00001110
# At time 520 addr=10000 data=00001111
# At time 530 addr=01111 data=00010000
# At time 540 addr=01110 data=00010001
# At time 550 addr=01101 data=00010010
# At time 560 addr=01100 data=00010011
# At time 570 addr=01011 data=00010100
# At time 580 addr=01010 data=00010101
# At time 590 addr=01001 data=00010110
# At time 600 addr=01000 data=00010111
# At time 610 addr=00111 data=00011000
# At time 620 addr=00110 data=00011001
# At time 630 addr=00101 data=00011010
# At time 640 addr=00100 data=00011011
# At time 650 addr=00011 data=00011100
# At time 660 addr=00010 data=00011101
# At time 670 addr=00001 data=00011110
# TEST PASSED
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v(74)
#    Time: 670 ps  Iteration: 1  Instance: /memory_test
# 1
# Break in NamedBeginStat TEST at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v line 74
quit -sim
# End time: 01:59:49 on Dec 23,2020, Elapsed time: 0:01:21
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:59:52 on Dec 23,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# ** Error: (vlog-13069) /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v(6): near ")": syntax error, unexpected ')', expecting ';' or ','.
# ** Error: (vlog-13069) /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v(16): near ")": syntax error, unexpected ')', expecting ';' or ','.
# End time: 01:59:52 on Dec 23,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 02:00:13 on Dec 23,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 02:00:13 on Dec 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memory_test
# vsim work.memory_test 
# Start time: 02:00:16 on Dec 23,2020
# Loading work.memory_test
# Loading work.memory
run -all
# Writing addr=00000 data=11111111
# Writing addr=11111 data=00000000
# Reading addr=00000 data=11111111
# At time 40 addr=00000 data=11111111
# Reading addr=11111 data=00000000
# TEST FAILED
# At time 50 addr=11111 data=xxxxxxxx
# data should be 00000000
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v(35)
#    Time: 50 ps  Iteration: 1  Instance: /memory_test
# 1
# Break in Task expect at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v line 35
quit -sim
# End time: 02:00:51 on Dec 23,2020, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 02:00:55 on Dec 23,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 02:00:55 on Dec 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memory_test
# vsim work.memory_test 
# Start time: 02:00:58 on Dec 23,2020
# Loading work.memory_test
# Loading work.memory
run -all
# Writing addr=00000 data=11111111
# Writing addr=11111 data=00000000
# Reading addr=00000 data=11111111
# At time 40 addr=00000 data=11111111
# Reading addr=11111 data=00000000
# At time 50 addr=11111 data=00000000
# Writing ascending data to   descending addresses
# Reading ascending data from descending addresses
# At time 370 addr=11111 data=00000000
# At time 380 addr=11110 data=00000001
# At time 390 addr=11101 data=00000010
# At time 400 addr=11100 data=00000011
# At time 410 addr=11011 data=00000100
# At time 420 addr=11010 data=00000101
# At time 430 addr=11001 data=00000110
# At time 440 addr=11000 data=00000111
# At time 450 addr=10111 data=00001000
# At time 460 addr=10110 data=00001001
# At time 470 addr=10101 data=00001010
# At time 480 addr=10100 data=00001011
# At time 490 addr=10011 data=00001100
# At time 500 addr=10010 data=00001101
# At time 510 addr=10001 data=00001110
# At time 520 addr=10000 data=00001111
# At time 530 addr=01111 data=00010000
# At time 540 addr=01110 data=00010001
# At time 550 addr=01101 data=00010010
# At time 560 addr=01100 data=00010011
# At time 570 addr=01011 data=00010100
# At time 580 addr=01010 data=00010101
# At time 590 addr=01001 data=00010110
# At time 600 addr=01000 data=00010111
# At time 610 addr=00111 data=00011000
# At time 620 addr=00110 data=00011001
# At time 630 addr=00101 data=00011010
# At time 640 addr=00100 data=00011011
# At time 650 addr=00011 data=00011100
# At time 660 addr=00010 data=00011101
# At time 670 addr=00001 data=00011110
# TEST PASSED
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v(74)
#    Time: 670 ps  Iteration: 1  Instance: /memory_test
# End time: 02:01:03 on Dec 23,2020, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
