============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
  Generated on:           Oct 07 2022  09:57:36 pm
  Module:                 DNSLookup
  Technology library:     NanGate_15nm_OCL revision 1.0
  Operating conditions:   worst_low (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

        Pin             Type      Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk)            launch                                  0 R 
state_reg[0]/CLK                                 0             0 R 
state_reg[0]/Q         DFFSNQ_X1       5  4.3    7   +17      17 F 
g5172/A2                                              +0      17   
g5172/ZN               NOR2_X1         3  3.2   10    +8      25 R 
g5171/I                                               +0      25   
g5171/ZN               INV_X1          3  3.4    7    +6      31 F 
g5148/A1                                              +0      31   
g5148/ZN               NOR2_X2        36 33.4   46   +27      58 R 
g5096/A1                                              +0      58   
g5096/Z                AND2_X1         1  0.6    3   +10      68 R 
exec_time_reg[7]/D     DFFSNQ_X1                      +0      68   
exec_time_reg[7]/CLK   setup                     0    +8      76 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                               100 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :      24ps 
Start-point  : state_reg[0]/CLK
End-point    : exec_time_reg[7]/D
