$date
	Thu Feb 22 20:15:41 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_8x1_tb $end
$var wire 1 ! y $end
$var reg 8 " i [7:0] $end
$var reg 3 # s [2:0] $end
$scope module m8x1 $end
$var wire 8 $ i [7:0] $end
$var wire 3 % s [2:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 %
b10000001 $
b100 #
b10000001 "
0!
$end
#10
1!
b1100011 "
b1100011 $
b1 #
b1 %
#20
0!
b10001101 "
b10001101 $
b101 #
b101 %
#30
b10010 "
b10010 $
#40
b1101 "
b1101 $
b1 #
b1 %
#50
b111101 "
b111101 $
b110 #
b110 %
#60
