#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Mon May 04 13:37:16 2015
# Process ID: 5096
# Log file: C:/Users/admin/Documents/Verilog/Final/Troja_Chipscop/planAhead_run_2/planAhead.log
# Journal file: C:/Users/admin/Documents/Verilog/Final/Troja_Chipscop/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/admin/Documents/Verilog/Final/Troja_Chipscop/pa.fromNetlist.tcl
startgroup
set_property package_pin B8 [get_ports CLK]
endgroup
startgroup
set_property package_pin G18 [get_ports RST]
endgroup
startgroup
set_property package_pin J14 [get_ports SendLED]
endgroup
set_property package_pin "" [get_ports [list  SendDataReady]]
save_constraints
startgroup
set_property package_pin H18 [get_ports CHIP_SELECT_BAR]
endgroup
startgroup
set_property package_pin B8 [get_ports CLK]
endgroup
startgroup
set_property package_pin J15 [get_ports SendDataReady]
endgroup
save_constraints
startgroup
set_property package_pin R17 [get_ports ADDRESS]
endgroup
save_constraints
