<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p47" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_47{left:86px;bottom:1140px;letter-spacing:-0.14px;word-spacing:-0.02px;}
#t2_47{left:83px;bottom:81px;letter-spacing:-0.14px;}
#t3_47{left:200px;bottom:81px;letter-spacing:-0.13px;}
#t4_47{left:138px;bottom:1083px;letter-spacing:0.09px;word-spacing:-0.39px;}
#t5_47{left:137px;bottom:1046px;}
#t6_47{left:165px;bottom:1046px;letter-spacing:0.09px;}
#t7_47{left:137px;bottom:1010px;}
#t8_47{left:165px;bottom:1010px;letter-spacing:0.08px;word-spacing:-0.01px;}
#t9_47{left:137px;bottom:973px;}
#ta_47{left:165px;bottom:973px;letter-spacing:0.08px;}
#tb_47{left:165px;bottom:955px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tc_47{left:137px;bottom:918px;}
#td_47{left:165px;bottom:918px;letter-spacing:0.08px;word-spacing:0.02px;}
#te_47{left:137px;bottom:881px;}
#tf_47{left:165px;bottom:881px;letter-spacing:0.09px;}
#tg_47{left:137px;bottom:845px;letter-spacing:0.1px;}
#th_47{left:137px;bottom:808px;}
#ti_47{left:165px;bottom:808px;letter-spacing:0.1px;word-spacing:-0.13px;}
#tj_47{left:165px;bottom:790px;letter-spacing:0.1px;word-spacing:0.01px;}
#tk_47{left:137px;bottom:753px;}
#tl_47{left:165px;bottom:753px;letter-spacing:0.07px;word-spacing:0.03px;}
#tm_47{left:165px;bottom:735px;letter-spacing:0.08px;word-spacing:-0.03px;}
#tn_47{left:137px;bottom:698px;}
#to_47{left:165px;bottom:698px;letter-spacing:0.1px;}
#tp_47{left:165px;bottom:680px;letter-spacing:-0.04px;word-spacing:0.16px;}
#tq_47{left:137px;bottom:643px;}
#tr_47{left:165px;bottom:643px;letter-spacing:0.1px;}
#ts_47{left:165px;bottom:625px;letter-spacing:0.08px;word-spacing:0.01px;}
#tt_47{left:137px;bottom:588px;}
#tu_47{left:165px;bottom:588px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tv_47{left:165px;bottom:570px;letter-spacing:0.09px;word-spacing:0.03px;}
#tw_47{left:137px;bottom:533px;}
#tx_47{left:165px;bottom:533px;letter-spacing:0.1px;word-spacing:-0.37px;}
#ty_47{left:165px;bottom:515px;letter-spacing:-0.04px;word-spacing:0.16px;}
#tz_47{left:137px;bottom:478px;}
#t10_47{left:165px;bottom:478px;letter-spacing:0.09px;}
#t11_47{left:165px;bottom:460px;letter-spacing:0.09px;word-spacing:-0.32px;}
#t12_47{left:165px;bottom:441px;letter-spacing:0.09px;word-spacing:0.01px;}
#t13_47{left:165px;bottom:423px;letter-spacing:0.09px;}
#t14_47{left:83px;bottom:376px;letter-spacing:0.18px;}
#t15_47{left:123px;bottom:376px;letter-spacing:0.16px;word-spacing:0.01px;}
#t16_47{left:138px;bottom:334px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t17_47{left:539px;bottom:334px;letter-spacing:0.09px;}
#t18_47{left:601px;bottom:334px;letter-spacing:0.15px;}
#t19_47{left:618px;bottom:334px;letter-spacing:0.08px;}
#t1a_47{left:661px;bottom:334px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1b_47{left:137px;bottom:316px;letter-spacing:0.09px;word-spacing:0.03px;}
#t1c_47{left:137px;bottom:298px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1d_47{left:83px;bottom:251px;letter-spacing:0.17px;}
#t1e_47{left:123px;bottom:251px;letter-spacing:0.15px;word-spacing:0.04px;}
#t1f_47{left:138px;bottom:209px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1g_47{left:138px;bottom:191px;letter-spacing:0.08px;word-spacing:-0.01px;}
#t1h_47{left:260px;bottom:191px;letter-spacing:0.17px;}
#t1i_47{left:289px;bottom:191px;letter-spacing:0.11px;word-spacing:-0.01px;}

.s1_47{font-size:14px;font-family:Helvetica-Bold_7mg;color:#000;}
.s2_47{font-size:14px;font-family:Helvetica_av;color:#000;}
.s3_47{font-size:15px;font-family:Times-Roman_au;color:#000;}
.s4_47{font-size:21px;font-family:Helvetica-Bold_7mg;color:#000;}
.s5_47{font-size:15px;font-family:Times-Italic_ay;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts47" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7mg;
	src: url("fonts/Helvetica-Bold_7mg.woff") format("woff");
}

@font-face {
	font-family: Helvetica_av;
	src: url("fonts/Helvetica_av.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_ay;
	src: url("fonts/Times-Italic_ay.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_au;
	src: url("fonts/Times-Roman_au.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg47Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg47" style="-webkit-user-select: none;"><object width="935" height="1210" data="47/47.svg" type="image/svg+xml" id="pdf47" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_47" class="t s1_47">CPU Programming Model </span>
<span id="t2_47" class="t s2_47">47 </span><span id="t3_47" class="t s2_47">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS64® Architecture, Revision 6.01 </span>
<span id="t4_47" class="t s3_47">Data from store instructions using uncached accelerated access are kept in the buffer according to the following rules: </span>
<span id="t5_47" class="t s3_47">• </span><span id="t6_47" class="t s3_47">Buffering can start on any byte address. </span>
<span id="t7_47" class="t s3_47">• </span><span id="t8_47" class="t s3_47">Data is placed into the buffer obeying full byte addressing. </span>
<span id="t9_47" class="t s3_47">• </span><span id="ta_47" class="t s3_47">Data is placed into the buffer for any request size - byte, halfword, word, doubleword, and the 3, 5-7 byte sizes </span>
<span id="tb_47" class="t s3_47">allowed by unaligned or misaligned memory accesses. </span>
<span id="tc_47" class="t s3_47">• </span><span id="td_47" class="t s3_47">A byte can be overwritten with new data before the buffer data is flushed out of the core. </span>
<span id="te_47" class="t s3_47">• </span><span id="tf_47" class="t s3_47">Multiple buffers (each holding data from multiple store instructions) can be active at one time. </span>
<span id="tg_47" class="t s3_47">The uncached accelerated data within the write-buffer is sent to physical memory according to the following rules: </span>
<span id="th_47" class="t s3_47">• </span><span id="ti_47" class="t s3_47">As a consequence of the execution of a SYNC instruction. All uncached accelerated data within all write buffers </span>
<span id="tj_47" class="t s3_47">is sent to physical memory in this situation. </span>
<span id="tk_47" class="t s3_47">• </span><span id="tl_47" class="t s3_47">If a write-buffer is entirely full with uncached accelerated data. Typically, an entire cache line of UCA data is </span>
<span id="tm_47" class="t s3_47">emptied to physical memory. </span>
<span id="tn_47" class="t s3_47">• </span><span id="to_47" class="t s3_47">If the target address of any load instruction matches the address of any uncached accelerated data within the </span>
<span id="tp_47" class="t s3_47">write buffer. </span>
<span id="tq_47" class="t s3_47">• </span><span id="tr_47" class="t s3_47">If the target address of any store instruction using any other type of access type matches the address of any </span>
<span id="ts_47" class="t s3_47">uncached accelerated data within the write buffer. </span>
<span id="tt_47" class="t s3_47">• </span><span id="tu_47" class="t s3_47">As a consequence of the execution of a non-coherent SYNCI instruction. All uncached accelerated data within </span>
<span id="tv_47" class="t s3_47">all write buffers is sent to physical memory in this situation. </span>
<span id="tw_47" class="t s3_47">• </span><span id="tx_47" class="t s3_47">If the target address of a PREF Nudge operation matches the address of any uncached accelerated data within the </span>
<span id="ty_47" class="t s3_47">write buffer. </span>
<span id="tz_47" class="t s3_47">• </span><span id="t10_47" class="t s3_47">All write buffers capable of holding uncached accelerated data are already active, and another store instruction </span>
<span id="t11_47" class="t s3_47">using uncached accelerated access is executed whose target address does not match any of these write-buffers. In </span>
<span id="t12_47" class="t s3_47">this case, at least one of the write buffers must be emptied to physical memory to make space for the new store </span>
<span id="t13_47" class="t s3_47">data. </span>
<span id="t14_47" class="t s4_47">4.7 </span><span id="t15_47" class="t s4_47">Implementation-Specific Access Types </span>
<span id="t16_47" class="t s3_47">An implementation may provide memory access types other than </span><span id="t17_47" class="t s5_47">uncached </span><span id="t18_47" class="t s3_47">or </span><span id="t19_47" class="t s5_47">cached</span><span id="t1a_47" class="t s3_47">. Implementation-specific doc- </span>
<span id="t1b_47" class="t s3_47">umentation accompanies each processor, and defines the properties of the new access types and their effect on all </span>
<span id="t1c_47" class="t s3_47">memory-related operations. </span>
<span id="t1d_47" class="t s4_47">4.8 </span><span id="t1e_47" class="t s4_47">Cacheability and Coherency Attributes and Access Types </span>
<span id="t1f_47" class="t s3_47">Memory access types are specified by architecturally-defined and implementation-specific Cacheability and Coher- </span>
<span id="t1g_47" class="t s3_47">ency Attribute bits (</span><span id="t1h_47" class="t s5_47">CCA</span><span id="t1i_47" class="t s3_47">s) generated by the MMU for the access. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
