fusesoc-deps := \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/ibex_top.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/lint/verilator_waiver.vlt \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/rtl/ibex_register_file_ff.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/rtl/ibex_register_file_fpga.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/rtl/ibex_register_file_latch.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/rtl/ibex_lockstep.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/rtl/ibex_top.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/check_tool_requirements.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/util/check_tool_requirements.py \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/tool_requirements.py \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/prim_onehot.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_onehot_enc.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_onehot_mux.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/prim_util.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_util_pkg.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/prim_assert.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/lint/prim_assert.vlt \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert_dummy_macros.svh \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert_yosys_macros.svh \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert_standard_macros.svh \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert_sec_cm.svh \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_flop_macros.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/lint/common.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/lint/tools/verilator/common.vlt \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/prim_onehot_check.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/lint/prim_onehot_check.vlt \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_onehot_check.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/prim_pkg.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/build/ibex_out/lint-verilator/generated/lowrisc_prim_prim_pkg-impl_0.1/prim_pkg.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/build/ibex_out/lint-verilator/generated/lowrisc_prim_prim_pkg-impl_0.1/prim_pkg.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/primgen.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/prim_ram_1p_scr.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/lint/prim_ram_1p_scr.vlt \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_ram_1p_scr.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/dv/verilator/memutil_dpi_scrambled.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/dv/verilator/cpp/scrambled_ecc32_mem_area.cc \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/dv/verilator/cpp/scrambled_ecc32_mem_area.h \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/dv/prim_ram_scr/cpp/scramble_model.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/dv/prim_ram_scr/cpp/scramble_model.cc \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/dv/prim_ram_scr/cpp/scramble_model.h \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/dv/prim_prince/crypto_dpi_prince/crypto_prince_ref.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/dv/prim_prince/crypto_dpi_prince/prince_ref.h \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/dv/verilator/memutil_dpi.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/dv/verilator/cpp/dpi_memutil.cc \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/dv/verilator/cpp/dpi_memutil.h \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/dv/verilator/cpp/ecc32_mem_area.cc \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/dv/verilator/cpp/ecc32_mem_area.h \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/dv/verilator/cpp/mem_area.cc \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/dv/verilator/cpp/mem_area.h \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/dv/verilator/cpp/ranged_map.h \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/dv/verilator/cpp/sv_scoped.cc \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/dv/verilator/cpp/sv_scoped.h \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/dv/prim_secded/secded_enc.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/dv/prim_secded/secded_enc.h \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/dv/prim_secded/secded_enc.c \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/prim_util_get_scramble_params.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_util_get_scramble_params.svh \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/prim_cipher.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/lint/prim_cipher.vlt \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_subst_perm.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_present.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_prince.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/prim_cipher_pkg.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_cipher_pkg.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/prim_lfsr.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_lfsr.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/prim_ram_1p_adv.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_ram_1p_adv.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/prim_ram_1p.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/build/ibex_out/lint-verilator/generated/lowrisc_prim_ram_1p-impl_0/prim_ram_1p.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/build/ibex_out/lint-verilator/generated/lowrisc_prim_ram_1p-impl_0/prim_ram_1p.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim_generic/prim_generic_ram_1p.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim_generic/lint/prim_generic_ram_1p.vlt \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_ram_1p.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/prim_util_memload.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_util_memload.svh \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/dv/uvm/icache/dv/prim_badbit/prim_badbit_ram_1p.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/dv/uvm/icache/dv/prim_badbit/prim_badbit_ram_1p.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/prim_ram_1p_pkg.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_ram_1p_pkg.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/prim_secded.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_pkg.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_22_16_dec.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_22_16_enc.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_28_22_dec.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_28_22_enc.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_39_32_dec.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_39_32_enc.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_64_57_dec.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_64_57_enc.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_72_64_dec.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_72_64_enc.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_22_16_dec.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_22_16_enc.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_39_32_dec.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_39_32_enc.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_72_64_dec.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_72_64_enc.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_76_68_dec.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_hamming_76_68_enc.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_22_16_dec.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_22_16_enc.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_28_22_dec.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_28_22_enc.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_39_32_dec.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_39_32_enc.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_64_57_dec.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_64_57_enc.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_72_64_dec.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_72_64_enc.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_22_16_dec.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_22_16_enc.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_39_32_dec.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_39_32_enc.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_72_64_dec.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_72_64_enc.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_76_68_dec.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_inv_hamming_76_68_enc.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/prim_flop.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/build/ibex_out/lint-verilator/generated/lowrisc_prim_flop-impl_0/prim_flop.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/build/ibex_out/lint-verilator/generated/lowrisc_prim_flop-impl_0/prim_flop.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim_generic/prim_generic_flop.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_flop.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim_xilinx/prim_xilinx_flop.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_flop.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/prim_count.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/lint/prim_count.vlt \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_count_pkg.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_count.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/prim_clock_mux2.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/build/ibex_out/lint-verilator/generated/lowrisc_prim_clock_mux2-impl_0/prim_clock_mux2.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/build/ibex_out/lint-verilator/generated/lowrisc_prim_clock_mux2-impl_0/prim_clock_mux2.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim_xilinx/prim_xilinx_clock_mux2.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim_xilinx/lint/prim_xilinx_clock_mux2.vlt \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_clock_mux2.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim_generic/prim_generic_clock_mux2.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim_generic/lint/prim_generic_clock_mux2.vlt \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_clock_mux2.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/prim_buf.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/build/ibex_out/lint-verilator/generated/lowrisc_prim_buf-impl_0/prim_buf.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/build/ibex_out/lint-verilator/generated/lowrisc_prim_buf-impl_0/prim_buf.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim_xilinx/prim_xilinx_buf.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_buf.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim_generic/prim_generic_buf.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_buf.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/prim_and2.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/build/ibex_out/lint-verilator/generated/lowrisc_prim_and2-impl_0/prim_and2.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/build/ibex_out/lint-verilator/generated/lowrisc_prim_and2-impl_0/prim_and2.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim_generic/prim_generic_and2.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_and2.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim_xilinx/prim_xilinx_and2.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_and2.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/ibex_core.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/lint/verilator_waiver.vlt \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/rtl/ibex_alu.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/rtl/ibex_branch_predict.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/rtl/ibex_compressed_decoder.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/rtl/ibex_controller.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/rtl/ibex_cs_registers.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/rtl/ibex_csr.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/rtl/ibex_counter.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/rtl/ibex_decoder.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/rtl/ibex_ex_block.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/rtl/ibex_fetch_fifo.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/rtl/ibex_id_stage.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/rtl/ibex_if_stage.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/rtl/ibex_load_store_unit.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/rtl/ibex_multdiv_fast.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/rtl/ibex_multdiv_slow.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/rtl/ibex_prefetch_buffer.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/rtl/ibex_pmp.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/rtl/ibex_wb_stage.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/rtl/ibex_dummy_instr.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/rtl/ibex_core.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/dv/sv/dv_utils/dv_fcov_macros.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/dv/sv/dv_utils/dv_fcov_macros.svh \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/ibex_icache.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/rtl/ibex_icache.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/prim_mubi.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_mubi_pkg.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_mubi4_sender.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_mubi4_sync.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_mubi4_dec.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_mubi8_sender.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_mubi8_sync.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_mubi8_dec.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_mubi12_sender.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_mubi12_sync.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_mubi12_dec.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_mubi16_sender.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_mubi16_sync.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_mubi16_dec.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_mubi20_sender.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_mubi20_sync.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_mubi20_dec.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_mubi24_sender.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_mubi24_sync.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_mubi24_dec.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_mubi28_sender.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_mubi28_sync.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_mubi28_dec.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_mubi32_sender.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_mubi32_sync.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_mubi32_dec.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/prim_clock_gating.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/build/ibex_out/lint-verilator/generated/lowrisc_prim_clock_gating-impl_0/prim_clock_gating.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/build/ibex_out/lint-verilator/generated/lowrisc_prim_clock_gating-impl_0/prim_clock_gating.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim_xilinx/prim_xilinx_clock_gating.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim_xilinx/lint/prim_xilinx_clock_gating.vlt \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim_xilinx/rtl/prim_xilinx_clock_gating.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim_generic/prim_generic_clock_gating.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim_generic/lint/prim_generic_clock_gating.vlt \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_clock_gating.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/ibex_pkg.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/rtl/ibex_pkg.sv \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/primgen.core \
  /home/muhammad-furrukh/eda/designs/VLSI/CEP/VLSI/ibex/vendor/lowrisc_ip/ip/prim/util/primgen.py
