// SPDX-License-Identifier: GPL-2.0-or-later
/dts-v1/;

#include "rtl930x.dtsi"

#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/leds/common.h>

/ {
	compatible = "none,eight", "realtek,rtl838x-soc";
	model = "None Eight Port Switch";

	aliases {
		led-boot = &led_status;
		led-failsafe = &led_status;
		led-upgrade = &led_status;
	};

	keys {
		compatible = "gpio-keys";

		mode {
			label = "reset";
			gpios = <&gpio0 1 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RESTART>;
		};
	};

	/* TODO test if something can be found on addr 0x74:
	 * i2cget  0 0x74 $WHATEVER
	 */
	i2c0: i2c-rtl9300 {
		compatible = "realtek,rtl9300-i2c";
		reg = <0x1b00036c 0x3c>;
		#address-cells = <1>;
		#size-cells = <0>;
		sda-pin = <9>;
		scl-pin = <8>;
		clock-frequency = <100000>;
	};

	leds {
		compatible = "gpio-leds";

		pinctrl-names = "default";
		pinctrl-0 = <&pinmux_disable_sys_led>;

		led_status: led-0 {
			label = "red:status";
			color = <LED_COLOR_ID_RED>;
			function = LED_FUNCTION_STATUS;
			gpios = <&gpio0 0 GPIO_ACTIVE_LOW>;
		};
	};

	led_set: led_set@0 {
		compatible = "realtek,rtl9300-leds";
		active-low;

		led_set0 = <0x0bff 0x0bff>;
	};
};

&spi0 {
	status = "okay";
	flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <10000000>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "u-boot";
				reg = <0x0 0xe0000>;
				read-only;
			};
			partition@e0000 {
				label = "u-boot-env";
				reg = <0xe0000 0x10000>;
			};
			partition@f0000 {
				label = "u-boot-env2";
				reg = <0xf0000 0x10000>;
				read-only;
			};
			partition@100000 {
				label = "firmware";
				reg = <0x100000 0x1f00000>;
				compatible = "openwrt,uimage", "denx,uimage";
				openwrt,ih-magic = <0x93000000>;
			};
		};
	};
};

&ethernet0 {
	mdio: mdio-bus {
		compatible = "realtek,rtl838x-mdio";
		regmap = <&ethernet0>;
		#address-cells = <1>;
		#size-cells = <0>;

		/* External RTL8224 PHY */
		phy0: ethernet-phy@0 {
			reg = <0>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <0 0>;
			sds = < 2 >;
		};
		phy1: ethernet-phy@1 {
			reg = <1>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <0 1>;
			sds = < 2 >;
		};
		phy2: ethernet-phy@2 {
			reg = <2>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <0 2>;
			sds = < 2 >;
		};
		phy3: ethernet-phy@3 {
			reg = <3>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <0 3>;
			sds = < 2 >;
		};

		phy4: ethernet-phy@4 {
			reg = <8>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <0 4>;
			sds = < 3 >;
		};
		phy5: ethernet-phy@5 {
			reg = <9>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <0 5>;
			sds = < 3 >;
		};
		phy6: ethernet-phy@6 {
			reg = <10>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <0 6>;
			sds = < 3 >;
		};
		phy7: ethernet-phy@7 {
			reg = <11>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <0 7>;
			sds = < 3 >;
		};
	};
};

&switch0 {
	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;
			label = "lan0";
			phy-mode = "usxgmii";
			phy-handle = <&phy0>;
			led-set = <0>;
		};
		port@1 {
			reg = <1>;
			label = "lan1";
			phy-mode = "usxgmii";
			phy-handle = <&phy1>;
			led-set = <0>;
		};
		port@2 {
			reg = <2>;
			label = "lan2";
			phy-mode = "usxgmii";
			phy-handle = <&phy2>;
			led-set = <0>;
		};
		port@3 {
			reg = <3>;
			label = "lan3";
			phy-mode = "usxgmii";
			phy-handle = <&phy3>;
			led-set = <0>;
		};

		port@8 {
			reg = <8>;
			label = "lan4";
			phy-mode = "usxgmii";
			phy-handle = <&phy4>;
			led-set = <0>;
		};
		port@9 {
			reg = <9>;
			label = "lan5";
			phy-mode = "usxgmii";
			phy-handle = <&phy5>;
			led-set = <0>;
		};
		port@10 {
			reg = <10>;
			label = "lan6";
			phy-mode = "usxgmii";
			phy-handle = <&phy6>;
			led-set = <0>;
		};
		port@11 {
			reg = <11>;
			label = "lan7";
			phy-mode = "usxgmii";
			phy-handle = <&phy7>;
			led-set = <0>;
		};

		port@28 {
			ethernet = <&ethernet0>;
			reg = <28>;
			// phy-mode = "usxgmii";
			phy-mode = "internal";
			fixed-link {
				speed = <10000>;
				full-duplex;
			};
		};
	};
};
