<!DOCTYPE html>
<html>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
  <head>
<!-- INTEL CONFIDENTIAL
 -->
<!-- 
 -->
<!-- Copyright 2024 Intel Corporation All Rights Reserved.
 -->
<!-- 
 -->
<!-- The source code contained or described herein and all documents related
 -->
<!-- to the source code ("Material") are owned by Intel Corporation or its
 -->
<!-- suppliers or licensors. Title to the Material remains with Intel
 -->
<!-- Corporation or its suppliers and licensors. The Material contains trade
 -->
<!-- secrets and proprietary and confidential information of Intel or its
 -->
<!-- suppliers and licensors. The Material is protected by worldwide copyright
 -->
<!-- and trade secret laws and treaty provisions. No part of the Material may
 -->
<!-- be used, copied, reproduced, modified, published, uploaded, posted,
 -->
<!-- transmitted, distributed, or disclosed in any way without Intel's prior
 -->
<!-- express written permission.
 -->
<!-- 
 -->
<!-- No license under any patent, copyright, trade secret or other intellectual
 -->
<!-- property right is granted to or conferred upon you by disclosure or
 -->
<!-- delivery of the Materials, either expressly, by implication, inducement,
 -->
<!-- estoppel or otherwise. Any license under such intellectual property rights
 -->
<!-- must be express and approved by Intel in writing. -->
<!--  -->
    <title>Registers in AddressMap abc_soc_top/mem_cap0/analog_pll/reg</title>

    <!-- Default style sheet -->
    <style type="text/css">
      body        { font-family:Verdana,Helvetica,sans-serif; }
      th          { background:#E0C0C0; }
      td          { padding:0px 8px; border-width:1px; border-style:solid; border-color:black; }
      td.unboxed  { border-style:none; }
      ul          { list-style-type:disc; }
      code        { white-space:pre;font-family:monospace;display:block;font-size:1.3em; }
      code.tree   { display:inline;font-size:medium; }
      .namsp       { font-weight:bold; }
      .namprim     { font-style:italic; }
      .signature   { white-space:pre;font-family:monospace;display:left;font-size:1.1em; }
      .msgerror   { color:#FF0000; }
      .msgwarng   { color:#CC8800; }
      .boxed      { border-width:1px; border-style:solid; }
      .unboxed    { border-width:1px; }
      .tblcoll    { border-collapse:collapse; }
      .regname    { font-size:larger; font-weight:bold; }
      .regunalloc { background:#EEEEEE; }
      .sdescmap   { font-style:italic; }
      .sdescdet   { font-style:italic; font-weight:bold; }
      .ldescdet   { font-size:smaller; }
      .addr       { font-family:monospace; font-size:larger; }
      .agent      { font-size:smaller; }
      .fldview    { font-size:larger; }
      .flddesc    { background:#FFF0B0; }
      .tabrh      { background:#E0C0C0; }
      .tabry      { background:#FFF2CC; }
      .tabryd     { background:#EFD2AC; }
      .tabrb      { background:#DEEAFA; }
      .tabrbd     { background:#BECAEA; }
      .tabrt      { background:#ADD9FF; }
      .tabrtd     { background:#8DB9EF; }
      .tabrg      { background:#C6F8CC; }
      .tabrgl     { background:#D6FFDC; }
      .tabrv      { background:#E0E4FE; }
      .tabrs      { background:#DDDDDD; }
      .fldpos     { background:#E0E0E0; text-align:center; font-weight:bold; }
      .fldnorm    { background:#C0C0F0; text-align:center; font-weight:bold; }
      .fldrsvd    { background:#C080F0; text-align:center; font-weight:bold; }
      .fldgap     { text-align:center; font-weight:bold; }
      .fldrst     { background:#FFFFE0; text-align:center; }
      .fldrstuaf  { color:#DC143C; }
      .accga      { text-align:center; }
      .accno      { background:#E0E0F8; text-align:center; }
      .accro      { background:#F8E0E0; text-align:center; }
      .accwo      { background:#E0F8E0; text-align:center; }
      .accrw      { background:#F8F8E0; text-align:center; }
    </style>
  </head>
  <body>
    <hr/>
    <h1 id="TOPOFDOC">Registers in AddressMap abc_soc_top/mem_cap0/analog_pll/reg</h1>
    <h2><a href="abc_soc_regs.html">Back to main file</a></h2>
    <p><i>
INTEL CONFIDENTIAL
<br/>

<br/>
Copyright 2024 Intel Corporation All Rights Reserved.
<br/>

<br/>
The source code contained or described herein and all documents related
<br/>
to the source code ("Material") are owned by Intel Corporation or its
<br/>
suppliers or licensors. Title to the Material remains with Intel
<br/>
Corporation or its suppliers and licensors. The Material contains trade
<br/>
secrets and proprietary and confidential information of Intel or its
<br/>
suppliers and licensors. The Material is protected by worldwide copyright
<br/>
and trade secret laws and treaty provisions. No part of the Material may
<br/>
be used, copied, reproduced, modified, published, uploaded, posted,
<br/>
transmitted, distributed, or disclosed in any way without Intel's prior
<br/>
express written permission.
<br/>

<br/>
No license under any patent, copyright, trade secret or other intellectual
<br/>
property right is granted to or conferred upon you by disclosure or
<br/>
delivery of the Materials, either expressly, by implication, inducement,
<br/>
estoppel or otherwise. Any license under such intellectual property rights
<br/>
must be express and approved by Intel in writing.<br/>
<br/>
<br/>
This file was automatically generated by OneSource.
<br/>
Do not edit this file manually!<br/>
<br/>
<br/>
</i></p>

    <h3 class="sdescdet"></h3>
    <p class="ldescdet"></p>
    <hr/>
    <h2 id="G_AR_abc_soc_top_mem_cap0_analog_pll_reg">AddressMap abc_soc_top/mem_cap0/analog_pll/reg</h2>

    <!-- Registers for AddressMap abc_soc_top/mem_cap0/analog_pll/reg -->
      <p>AddressUnit: 8</p>
      <p><b>Accessible over:</b><br/>
        &emsp;<b><a href="abc_soc_regs.html#G_GR_NOC_rcs__axi_eaacf73c">Group NOC.rcs__axi</a></b> Mem with fixed address<br/>
      </p>
    <table>
      <tr>
        <th>Address</th>
        <th>EndAddress</th>
        <th>Name</th>
        <th>Description</th>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000000</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8D7F60150B34FCE3">pllreg0_csr_clkmux</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_clkmux</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000004</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8C178447DEDA4EB1">pllreg1_csr_general</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_general</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000008</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_359F18EEA50C82ED">pllreg2_csr_system_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_system_ctrl</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000000c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4FA94FCCAFA628BE">pllreg3_csr_flb</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_flb</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000010</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1C10545DA738E9BE">pllreg4_csr_dco1</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_dco1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000014</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7DEE06503644459E">pllreg5_csr_dco2</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_dco2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000018</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_667A8DA96159F889">pllreg6_csr_ldo1</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_ldo1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000001c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7AC765DE00910E3C">pllreg7_csr_ldo2</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_ldo2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000020</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2EA6246AADE1447F">pllreg8_csr_tdc</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_tdc</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000024</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BFCB9EEED0BFC3D7">pllreg9_csr_start</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_start</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000028</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_35945FB3B6D1CF01">pllreg10_csr_ctrl_flows</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_ctrl_flows</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000002c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7B291B101231C6B2">pllreg11_csr_cal</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_cal</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000030</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_666DC1B89E01C712">pllreg12_csr_opr1</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_opr1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000034</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C479EF6B6B6CE96F">pllreg13_csr_opr2</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_opr2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000038</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A493EC8A798728C9">pllreg14_csr_opr3</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_opr3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000003c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5D76AF6C08895C72">pllreg15_csr_sticky</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_sticky</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000040</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6A87F8BAC3CFE610">pllreg16_csr_afs_flow</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_afs_flow</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000044</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2A7E31CAA5787356">pllreg17_csr_afs</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_afs</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000048</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D2AD6560E5E82341">pllreg18_csr_afs_override</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_afs_override</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000004c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AFF69E735DBDB0BE">pllreg19_csr_afs_overwrite</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_afs_overwrite</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000050</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6D29637C50E72962">pllreg20_csr_sem_general</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_sem_general</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000054</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_744630D67DD75E41">pllreg21_csr_mem</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_mem</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000058</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1949F0113A89496A">pllreg22_csr_mem_addr</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_mem_addr</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000005c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DF8935B0408D2AB0">pllreg23_csr_mem_data</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_mem_data</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000060</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6D0B769B8D01A1AB">pllreg24_csr_pe_gear</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_pe_gear</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000064</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F94DF8EEE3984F7A">pllreg25_csr_pe_init</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_pe_init</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000068</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_52EC46E96A2EA001">pllreg26_csr_dpd</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_dpd</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000006c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8FD7FD6DC47E3833">pllreg27_csr_dpd_overwrite</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_dpd_overwrite</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000070</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_844523F9C51C5AA1">pllreg28_csr_lockdet</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_lockdet</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000074</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A44CFFF9320455CB">pllreg29_csr_lockdet_ext_lock</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_lockdet_ext_lock</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000078</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4B029664635D208C">pllreg30_csr_jumpdet</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_jumpdet</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000007c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_64AD485FF7C93E1A">pllreg31_csr_dlf</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_dlf</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000080</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F075E5B1AD3BEA9E">pllreg32_csr_dlf2</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_dlf2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000084</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_913D70C6A6E25391">pllreg33_csr_dlf_overwrite</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_dlf_overwrite</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000088</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5C9C9286C26C40E7">pllreg34_csr_mlfpe</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_mlfpe</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000008c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3946D9322EE7B82E">pllreg35_csr_rdtc</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_rdtc</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000090</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C8820BD85B35E564">pllreg36_csr_rdtc_override</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_rdtc_override</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000094</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1FC7AC90ACC09308">pllreg37_csr_asc1</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_asc1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000098</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_81B4F697E0E803ED">pllreg38_csr_asc1_spur</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_asc1_spur</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000009c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E812E84A1D54A05F">pllreg39_csr_asc2</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_asc2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9E8B90E73688A11B">pllreg40_csr_asc2_spur</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_asc2_spur</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2509A2F45AE3D3E7">pllreg41_csr_asc3</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_asc3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9C8F6A85E719C1D6">pllreg42_csr_asc3_spur</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_asc3_spur</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C1AB79AB2DB74431">pllreg43_csr_ana_cnt</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_ana_cnt</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_272984AD411FF20F">pllreg44_csr_dbgm</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_dbgm</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_52930A22C6A7B012">pllreg45_csr_analog</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_analog</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_71CA884D6347C4D0">pllreg46_csr_stat1</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_stat1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_03C75F1B264FEFAA">pllreg47_csr_stat2</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_stat2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DD53A9151F075738">pllreg48_csr_stat3</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_stat3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FAC7EC6D5BEA6BD4">pllreg49_csr_stat4</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_stat4</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_842604E12E34DB6F">pllreg50_csr_start_up_seq</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_start_up_seq</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BEEB183EC64DC2CC">pllreg51_csr_seq</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_seq</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A7BA21BB2128A803">pllreg52_csr_seq_on_config</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_seq_on_config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A59431E90D7334F2">pllreg53_csr_seq_off_config</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_seq_off_config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6A986C3715A98D03">pllreg54_csr_memory_ctrl1</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_memory_ctrl1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6FC08F578BFE39BC">pllreg55_csr_memory_ctrl2</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_memory_ctrl2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D2874D8B806DBBFA">pllreg56_csr_vband_div_bias</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_vband_div_bias</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A09A53AF305B3611">pllreg57_csr_vband</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_vband</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A45EAB771B960ADC">pllreg58_csr_tdc_clk_gating</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_tdc_clk_gating</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D234648166A3CA1E">pllreg59_csr_pnc</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_pnc</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_64C97FC84E8B72AB">pllreg60_csr_ae</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_ae</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ED44406877FAB159">pllreg61_csr_ldo_pdos</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_ldo_pdos</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BDE40A47C0BADE48">pllreg62_csr_bist_stat</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_bist_stat</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F46F7C27D91EAA9D">pllreg63_csr_ldo3</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_ldo3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000100</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6112FB36CDFCE0C7">pllreg64_csr_abc_ctrl1</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_ctrl1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000104</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AB05552A593EF2CF">pllreg65_csr_abc_dcotc1</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_dcotc1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000108</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_47B28297FBAAF702">pllreg66_csr_abc_dcotc2</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_dcotc2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000010c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EABD7042C130C7DE">pllreg67_csr_abc_dcotc3</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_dcotc3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000110</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_63009504F34A3C0F">pllreg68_csr_abc_dcotc4</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_dcotc4</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000114</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FA7481DC878A1233">pllreg69_csr_abc_phlock1</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_phlock1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000118</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1DA1B25DE0444B75">pllreg70_csr_abc_phlock2</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_phlock2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000011c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A1623AE9F9ACDDE4">pllreg71_csr_abc_phlock3</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_phlock3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000120</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_29FA8A84D67F3A01">pllreg72_csr_abc_phlock4</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_phlock4</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000124</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6F818A730EA06EB7">pllreg73_csr_abc_phlock5</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_phlock5</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000128</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AA42BB7057A911E0">pllreg74_csr_abc_phlock6</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_phlock6</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000012c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4F4B76755C53B245">pllreg75_csr_abc_stat1</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_stat1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000130</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E195003A692AF36B">pllreg76_csr_abc_stat2</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_stat2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000134</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E68E14B2DA4467E2">pllreg77_csr_abc_stat3</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_stat3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000138</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5DF8EA8521167248">pllreg78_csr_abc_flb1</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_flb1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000013c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5E4479E524674C21">pllreg79_csr_abc_flb2</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_flb2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000140</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BCE74F3E08F3E49C">pllreg80_csr_abc_dlfx1</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_dlfx1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000144</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9244BDD27B37B1F9">pllreg81_csr_abc_stat4</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_stat4</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000148</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E396E05726817234">pllreg82_csr_abc_stat5</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_stat5</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000014c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D45FD40C7A7FDE89">pllreg83_csr_abc_stat6</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_stat6</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000150</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9EF07CD671E998B1">pllreg84_csr_abc_stat7</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_stat7</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000154</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B459ACFD35CC6CAD">pllreg85_csr_abc_stat8</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_stat8</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000158</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DEDA36E2285CE569">pllreg86_csr_abc_stat9</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_stat9</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000015c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B6632EC38EED182F">pllreg87_csr_abc_stat10</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_stat10</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000160</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1F0C97F6DAB36689">pllreg88_csr_abc_sftdc</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_sftdc</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000164</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_93D983C272E1C730">pllreg89_csr_abc_dcg_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_dcg_ctrl</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000168</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7ADFC308CB98CB65">pllreg90_csr_abc_dco_ldo1_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_dco_ldo1_ctrl</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000016c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BEA46EC5AA51D43B">pllreg91_csr_abc_dco_ldo2_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_dco_ldo2_ctrl</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000170</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DF81B928A5FFF1DB">pllreg92_csr_abc_tdc_ldo1_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_tdc_ldo1_ctrl</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000174</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9962AFB2D560BD64">pllreg93_csr_abc_tdc_ldo2_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_tdc_ldo2_ctrl</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000178</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DF90357B30F1C696">pllreg94_csr_abc_dpll_dig_ldo_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_dpll_dig_ldo_ctrl</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000017c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D8621AA672D35FC0">pllreg95_csr_abc_bias_vref_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_bias_vref_ctrl</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000180</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_421B1097F42CB756">pllreg96_csr_abc_lopa_clkref_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_lopa_clkref_ctrl</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000184</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9E983797F6DA7B97">pllreg97_csr_abc_pll_clkdist_conf0</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_pll_clkdist_conf0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000188</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AB5F45E5D986FA26">pllreg98_csr_abc_pll_clkdist_conf1</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_pll_clkdist_conf1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000018c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_273C2B54F5EC801A">pllreg99_csr_abc_pll_clkdist_conf2</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_pll_clkdist_conf2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000190</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3D535CEA3EFDA7B4">pllreg100_csr_abc_pll_clkjesdana_conf0</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL csr_abc_pll_clkjesdana_conf0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000194</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0BA5C39E3423EB9B">pllreg1023_apb_bridge_status</a>  </b></td>
        <td class="unboxed sdescmap">AnaRF PLL apb_bridge_status</td>
      </tr>
    </table>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <hr/>

    <!-- Registers details / bit fields -->
    <h2 id="G_BITFIELDS">Register Details for AddressMap abc_soc_top/mem_cap0/analog_pll/reg</h2>
    <p><b>Note:</b> AddressOffsets before register name are offsets inside AddressMap (that is what the "+" means)</p>
    <p id="R_8D7F60150B34FCE3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000000</span> Register(32 bit) pllreg0_csr_clkmux</span><br/>
      <span class="sdescdet">AnaRF PLL csr_clkmux</span><br/>
      <span class="ldescdet">PLL clkmux control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1000</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">reserved11</td>
        <td class="fldnorm" colspan="1">regs_sel</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved11</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">regs_sel</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Switch the control over the clock mux that control the registers. This signal flips the control! i.e if start point is seq_clk writing 1 will flip to csr_clk and writng to 1 again will change back to seq_clk. Has no effect in wb based DPLLs.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8C178447DEDA4EB1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000004</span> Register(32 bit) pllreg1_csr_general</span><br/>
      <span class="sdescdet">AnaRF PLL csr_general</span><br/>
      <span class="ldescdet">PLL general control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1004</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x3f800300</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">reserved16</td>
        <td class="fldnorm" colspan="1">global_clk_gate_disable</td>
        <td class="fldnorm" colspan="8">mask_interrupt</td>
        <td class="fldnorm" colspan="5">reserved19</td>
        <td class="fldnorm" colspan="1">dlf_sw_rst</td>
        <td class="fldnorm" colspan="1">dpd_sw_rst</td>
        <td class="fldnorm" colspan="1">pes_sw_rst</td>
        <td class="fldnorm" colspan="3">reserved23</td>
        <td class="fldnorm" colspan="1">auto_relock</td>
        <td class="fldnorm" colspan="1">pri_enc_reverse_bit_order</td>
        <td class="fldnorm" colspan="1">pri_enc_bubble_corr_en</td>
        <td class="fldnorm" colspan="8">reserved27</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved16</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">global_clk_gate_disable</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Disables DPLLs clock gates (RDTC, ASC, MLFPE and AFS) shoud be used for debug only.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mask_interrupt</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Interrupt mask (OR condition between various bits)<br/>Bit 0 - dpd_lock_det_rise_sticky<br/>Bit 1 - dpd_lock_det_fall_sticky<br/>Bit 2 - dpd_jump_det_sticky<br/>Bit 3 - dlf_th_excd<br/>Bit 4 - ana_cnt_meas_done<br/>Bit 5 - ctrl_flow_done<br/>Bit 6 - dpd_lock_falied<br/>Bit 7 - opr_lock</span></p>
          <p><b>Reset: </b>hex:0xfe;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved19</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dlf_sw_rst</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">DLF software reset</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dpd_sw_rst</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">DPD software reset</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pes_sw_rst</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">PES software reset</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved23</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">auto_relock</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">when this bit is set to 1 the DPLL on dlf_th_excd will set another start pulse (will copy the effect of setting csr_start_now to 1)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pri_enc_reverse_bit_order</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Reverse the bits order of TDC input to encoder. <br/>0 - regular bits order direction of encoder.<br/>1 - reverse bits order direction of encoder.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pri_enc_bubble_corr_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Enable bubble correction in Encoder<br/>0  - disable bubble correction<br/>1 - enable bubble correction</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved27</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_359F18EEA50C82ED" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000008</span> Register(32 bit) pllreg2_csr_system_ctrl</span><br/>
      <span class="sdescdet">AnaRF PLL csr_system_ctrl</span><br/>
      <span class="ldescdet">PLL system control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1008</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x002e0020</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="10">reserved31</td>
        <td class="fldnorm" colspan="1">seq_clk_en</td>
        <td class="fldnorm" colspan="1">dco_refclk2sd_en</td>
        <td class="fldnorm" colspan="1">clkdist_bypclk_enn</td>
        <td class="fldnorm" colspan="1">lopa_bypclk_enn</td>
        <td class="fldnorm" colspan="1">ext_bypclk_disn</td>
        <td class="fldnorm" colspan="4">conv_clk_cnf</td>
        <td class="fldnorm" colspan="1">clk_mon_en</td>
        <td class="fldnorm" colspan="1">mixer_i_en</td>
        <td class="fldnorm" colspan="1">mixer_q_en</td>
        <td class="fldnorm" colspan="1">dco_buf_en</td>
        <td class="fldnorm" colspan="1">conv_clk_out_buf_en</td>
        <td class="fldnorm" colspan="1">iq_div_en</td>
        <td class="fldnorm" colspan="1">dig_ref_clk_en</td>
        <td class="fldnorm" colspan="1">main_ref_clk_div_pd</td>
        <td class="fldnorm" colspan="1">main_ref_clk_en</td>
        <td class="fldnorm" colspan="1">ana_dig_isolation_off</td>
        <td class="fldnorm" colspan="1">dig_ana_isolation_off</td>
        <td class="fldnorm" colspan="1">band_gap_ref_en</td>
        <td class="fldnorm" colspan="1">lvl_shft_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved31</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">seq_clk_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">sequencer clock enable </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_refclk2sd_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reference clock to SDM enable instead of DCO/8  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clkdist_bypclk_enn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">PLL internal control for clkdist bypass clock</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lopa_bypclk_enn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">PLL internal control for PLL lopa bypass clock</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ext_bypclk_disn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet"> global external bypass clock enable override</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">conv_clk_cnf</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">converters output frequencies configuration</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clk_mon_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Enable converters clock output to the TMUX</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mixer_i_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Enable I output - set when mixer should be active</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mixer_q_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Enable Q output - set when mixer should be active</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_buf_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Enable the DCO (oscillation frequency) output buffer</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">conv_clk_out_buf_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Enable 1st stage of DCO dividers</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">iq_div_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Enable IQ divider - need in order to lock the DPLL</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dig_ref_clk_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Enable REF clock inside the digital APR</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">main_ref_clk_div_pd</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Power down REF clock divider</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">main_ref_clk_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Enable reference clock to both TDC and APR</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ana_dig_isolation_off</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Digital (from analog) isolation off (if TRUE)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dig_ana_isolation_off</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Analog (from digital) isolation off (if TRUE)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">band_gap_ref_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Enable bandgap reference</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lvl_shft_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Enable level shiters (effective, 1-st tier D/A isolation)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4FA94FCCAFA628BE" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000000c</span> Register(32 bit) pllreg3_csr_flb</span><br/>
      <span class="sdescdet">AnaRF PLL csr_flb</span><br/>
      <span class="ldescdet">PLL flb control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f100c</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00001041</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="15">reserved53</td>
        <td class="fldnorm" colspan="1">rstn</td>
        <td class="fldnorm" colspan="2">smpl_clk_lag</td>
        <td class="fldnorm" colspan="2">mtrx_clk_lag</td>
        <td class="fldnorm" colspan="1">ft_clk_inv</td>
        <td class="fldnorm" colspan="3">sdm_man_val</td>
        <td class="fldnorm" colspan="1">sdm_man_on</td>
        <td class="fldnorm" colspan="1">sdm_order</td>
        <td class="fldnorm" colspan="1">sdm_on</td>
        <td class="fldnorm" colspan="1">os_div3_en</td>
        <td class="fldnorm" colspan="1">os_div2_en</td>
        <td class="fldnorm" colspan="1">os_div1_en</td>
        <td class="fldnorm" colspan="1">os_div0_en</td>
        <td class="fldnorm" colspan="1">os_div_pwrdn</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="15">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved53</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rstn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">acitve low reset to the fast logic (flb) block.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">smpl_clk_lag</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Sampling clock (both FT and CT data) lag.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mtrx_clk_lag</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Final row/col/band sampling clock. Always one clock behind smpl_clk_lag (by design). Default value (1) ensures sync with OS output.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ft_clk_inv</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Use inversed version of the FT valid signal. Effectively increases the loop delay by half  cycle. May alleviate timing/synchronization problems.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sdm_man_val</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Decoded manual SDM control value.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sdm_man_on</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Use manual SDM control.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sdm_order</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Sigma Delta modulator order. 0 for 1st order SDM and 1 for 2nd order SDM.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sdm_on</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Turn the SigmaDelta modulator on (enable noise shaping). Activates the clock and removes reset from the sampling registers.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">os_div3_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">os_div2_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">os_div1_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">os_div0_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">os_div_pwrdn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1C10545DA738E9BE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000010</span> Register(32 bit) pllreg4_csr_dco1</span><br/>
      <span class="sdescdet">AnaRF PLL csr_dco1</span><br/>
      <span class="ldescdet">PLL dco1 control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1010</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0001c1ff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="15">reserved70</td>
        <td class="fldnorm" colspan="1">div_pwrdn</td>
        <td class="fldnorm" colspan="1">buf_pwrdn</td>
        <td class="fldnorm" colspan="1">buf_lo_pwrdn</td>
        <td class="fldnorm" colspan="5">h2_swcap_ctrl</td>
        <td class="fldnorm" colspan="8">vol_con</td>
        <td class="fldnorm" colspan="1">pwrdn</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="15">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved70</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">div_pwrdn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">buf_pwrdn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">buf_lo_pwrdn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">h2_swcap_ctrl</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vol_con</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0xff;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pwrdn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7DEE06503644459E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000014</span> Register(32 bit) pllreg5_csr_dco2</span><br/>
      <span class="sdescdet">AnaRF PLL csr_dco2</span><br/>
      <span class="ldescdet">PLL DCO2 control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1014</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x000071ff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="17">reserved80</td>
        <td class="fldnorm" colspan="1">div_pwrdn</td>
        <td class="fldnorm" colspan="1">buf_pwrdn</td>
        <td class="fldnorm" colspan="1">buf_lo_pwrdn</td>
        <td class="fldnorm" colspan="3">h2_swcap_ctrl</td>
        <td class="fldnorm" colspan="8">vol_con</td>
        <td class="fldnorm" colspan="1">pwrdn</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="17">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved80</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">div_pwrdn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">buf_pwrdn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">buf_lo_pwrdn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">h2_swcap_ctrl</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vol_con</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0xff;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pwrdn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_667A8DA96159F889" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000018</span> Register(32 bit) pllreg6_csr_ldo1</span><br/>
      <span class="sdescdet">AnaRF PLL csr_ldo1</span><br/>
      <span class="ldescdet">PLL LDO1 control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1018</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xc0000100</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="4">dcodig_ldo_res_ctrl</td>
        <td class="fldnorm" colspan="2">dcodig_ldo_sink_curr</td>
        <td class="fldnorm" colspan="4">dcodig_ldo_vout_tune</td>
        <td class="fldnorm" colspan="1">dcodig_ldo_mon_en</td>
        <td class="fldnorm" colspan="1">dcodig_ldo_start_up_en</td>
        <td class="fldnorm" colspan="1">dcodig_ldo_bypass_en</td>
        <td class="fldnorm" colspan="1">dcodig_ldo_highz_en</td>
        <td class="fldnorm" colspan="1">dcodig_ldo_lp_en</td>
        <td class="fldnorm" colspan="1">dcodig_ldo_en</td>
        <td class="fldnorm" colspan="4">core_ldo_res_ctrl</td>
        <td class="fldnorm" colspan="2">core_ldo_sink_curr</td>
        <td class="fldnorm" colspan="4">core_ldo_vout_tune</td>
        <td class="fldnorm" colspan="1">core_ldo_mon_en</td>
        <td class="fldnorm" colspan="1">core_ldo_start_up_en</td>
        <td class="fldnorm" colspan="1">core_ldo_bypass_en</td>
        <td class="fldnorm" colspan="1">core_ldo_highz_en</td>
        <td class="fldnorm" colspan="1">core_ldo_lp_en</td>
        <td class="fldnorm" colspan="1">core_ldo_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcodig_ldo_res_ctrl</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dcodig_ldo_res_ctrl[3] is dcodig_ldo_vref_select (1'b0=0.7V, 1'b1=0.8V)<br/>dcodig_ldo_res_ctrl[2:0] is dcodig_ldo_bias_trim[2:0] (default: 0x04)</span></p>
          <p><b>Reset: </b>hex:0xc;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcodig_ldo_sink_curr</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcodig_ldo_vout_tune</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcodig_ldo_mon_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcodig_ldo_start_up_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcodig_ldo_bypass_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcodig_ldo_highz_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcodig_ldo_lp_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcodig_ldo_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">core_ldo_res_ctrl</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">core_ldo_res_ctrl[2:0]: vref fine trim, 0x0=0V, 0x1=+10mV, 0x2=+20mV, 0x3=+30mV, 0x4=+40mV, 0x5=+50mV</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">core_ldo_sink_curr</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">core_ldo_vout_tune</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">DCO Core-LDO vout tune<br/>core_ldo_vout_tune[3]: 0: vcasc=0.8V, 1: vcasc=vref<br/>core_ldo_vout_tune[2:0]: 0x0=0.6V, 0x1=0.65V, 0x2=0.7V, 0x3=0.75V<br/>0x4=0.8V, 0x5=0.85V, 0x6=0.9V, 0x7=0.95V</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">core_ldo_mon_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">core_ldo_start_up_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">core_ldo_bypass_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">core_ldo_highz_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">core_ldo_lp_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">core_ldo_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7AC765DE00910E3C" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000001c</span> Register(32 bit) pllreg7_csr_ldo2</span><br/>
      <span class="sdescdet">AnaRF PLL csr_ldo2</span><br/>
      <span class="ldescdet">PLL LDO2 control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f101c</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00007010</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="4">dig_ldo_res_ctrl</td>
        <td class="fldnorm" colspan="2">dig_ldo_sink_curr</td>
        <td class="fldnorm" colspan="4">dig_ldo_vout_tune</td>
        <td class="fldnorm" colspan="1">dig_ldo_mon_en</td>
        <td class="fldnorm" colspan="1">dig_ldo_start_up_en</td>
        <td class="fldnorm" colspan="1">dig_ldo_bypass_en</td>
        <td class="fldnorm" colspan="1">dig_ldo_highz_en</td>
        <td class="fldnorm" colspan="1">dig_ldo_lp_en</td>
        <td class="fldnorm" colspan="1">dig_ldo_en</td>
        <td class="fldnorm" colspan="4">fast_ldo_res_ctrl</td>
        <td class="fldnorm" colspan="2">fast_ldo_sink_curr</td>
        <td class="fldnorm" colspan="4">fast_ldo_vout_tune</td>
        <td class="fldnorm" colspan="1">fast_ldo_mon_en</td>
        <td class="fldnorm" colspan="1">fast_ldo_start_up_en</td>
        <td class="fldnorm" colspan="1">fast_ldo_bypass_en</td>
        <td class="fldnorm" colspan="1">fast_ldo_highz_en</td>
        <td class="fldnorm" colspan="1">fast_ldo_lp_en</td>
        <td class="fldnorm" colspan="1">fast_ldo_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dig_ldo_res_ctrl</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dig_ldo_sink_curr</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dig_ldo_vout_tune</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dig_ldo_mon_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dig_ldo_start_up_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dig_ldo_bypass_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dig_ldo_highz_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dig_ldo_lp_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dig_ldo_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fast_ldo_res_ctrl</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">fast_ldo_res_ctrl[0] = TDC 2nd output stage enable<br/>fast_ldo_res_ctrl[1] = +100uA in fast control loop <br/>fast_ldo_res_ctrl[2] = +100uA in fast control loop <br/>fast_ldo_res_ctrl[3] = SFTDC LDO output stage enable </span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fast_ldo_sink_curr</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fast_ldo_vout_tune</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fast_ldo_mon_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fast_ldo_start_up_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fast_ldo_bypass_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fast_ldo_highz_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fast_ldo_lp_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fast_ldo_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2EA6246AADE1447F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000020</span> Register(32 bit) pllreg8_csr_tdc</span><br/>
      <span class="sdescdet">AnaRF PLL csr_tdc</span><br/>
      <span class="ldescdet">PLL TDC control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1020</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x15d03101</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="3">reserved132</td>
        <td class="fldnorm" colspan="2">sftdc_drv</td>
        <td class="fldnorm" colspan="4">sftdc_csel_dec</td>
        <td class="fldnorm" colspan="3">sftdc_gtsel</td>
        <td class="fldnorm" colspan="1">sftdc_gt_dis</td>
        <td class="fldnorm" colspan="1">sftdc_rstn</td>
        <td class="fldnorm" colspan="1">sftdc_en</td>
        <td class="fldnorm" colspan="1">cur_bst_xor_en</td>
        <td class="fldnorm" colspan="3">cur_bst_tune</td>
        <td class="fldnorm" colspan="1">cur_bst_en</td>
        <td class="fldnorm" colspan="4">pmux_prs</td>
        <td class="fldnorm" colspan="1">pmux_phrot_en</td>
        <td class="fldnorm" colspan="1">gating_bypass</td>
        <td class="fldnorm" colspan="3">pulse</td>
        <td class="fldnorm" colspan="1">pulse_en</td>
        <td class="fldnorm" colspan="1">ref_clk_polarity_sel</td>
        <td class="fldnorm" colspan="1">pwrdn</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved132</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sftdc_drv</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">SFTDC DCO clock buffer driving strength / slope control</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sftdc_csel_dec</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">SFTDC clock delay select for latch and decoder<br/>sftdc_csel_dec[1:0] = latch delay select<br/>sftdc_csel_dec[3:2] = decoder register delay select</span></p>
          <p><b>Reset: </b>hex:0xb;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sftdc_gtsel</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">SFTDC clock gating select, counter value for gate enable</span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sftdc_gt_dis</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet"> SFTDC clock gating disable, 1 = DCO clock always active</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sftdc_rstn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">SFTDC RSTN, active low, 0 = reset active</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sftdc_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Enable the SFTDC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cur_bst_xor_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Enable the zor gate Current Boost</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cur_bst_tune</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Number of switched capacitors in the Current Boost</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cur_bst_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Enable the  Current Boost</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pmux_prs</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Set the DCO phase mux position</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pmux_phrot_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Enable DCO phase mux</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gating_bypass</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Disable  FF gating</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pulse</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Pulse  width control</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pulse_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Shortens the ref clock pulse to decrease the power spike</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ref_clk_polarity_sel</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">REF CLK polarity selection</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pwrdn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Shut-down the TDC</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BFCB9EEED0BFC3D7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000024</span> Register(32 bit) pllreg9_csr_start</span><br/>
      <span class="sdescdet">AnaRF PLL csr_start</span><br/>
      <span class="ldescdet">PLL START control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1024</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">reserved152</td>
        <td class="fldnorm" colspan="1">now</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved152</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">now</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">start the lock of the DPLL</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_35945FB3B6D1CF01" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000028</span> Register(32 bit) pllreg10_csr_ctrl_flows</span><br/>
      <span class="sdescdet">AnaRF PLL csr_ctrl_flows</span><br/>
      <span class="ldescdet">PLL  flows control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1028</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000019</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="26">reserved157</td>
        <td class="fldnorm" colspan="1">dcotc_cal</td>
        <td class="fldnorm" colspan="1">dco_cal</td>
        <td class="fldnorm" colspan="1">tdc_cal</td>
        <td class="fldnorm" colspan="1">rdtc_cal</td>
        <td class="fldnorm" colspan="2">lock2pg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="26">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved157</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcotc_cal</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">DCO temperature calibration flow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_cal</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">DCO calibration flow</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tdc_cal</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">TDC calibration (SEM) flow</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rdtc_cal</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RDTC calibration flow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lock2pg</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Number of page to lock to. 0 is kept as a non-page/stop-regular operation code.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7B291B101231C6B2" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000002c</span> Register(32 bit) pllreg11_csr_cal</span><br/>
      <span class="sdescdet">AnaRF PLL csr_cal</span><br/>
      <span class="ldescdet">PLL csr cal
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f102c</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x1f084800</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">freq</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">freq</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Calibration frequency.<br/>[31:24] - integer<br/>[23:4/8] - fractional part for ULPN/LP<br/>Default corresponds to calibration frequency for opertinal frequnecy 38.4x127 + 0x848.</span></p>
          <p><b>Reset: </b>hex:0x1f084800;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_666DC1B89E01C712" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000030</span> Register(32 bit) pllreg12_csr_opr1</span><br/>
      <span class="sdescdet">AnaRF PLL csr_opr1</span><br/>
      <span class="ldescdet">PLL OPR1 control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1030</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x20000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">freq</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">freq</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Operational frequency #1. <br/>[31:24] - integer<br/>[23:4] - fractional part for ULPN/LP<br/>Default corresponds to CI clock frequnecy 491.52*32=15.72864GHz.</span></p>
          <p><b>Reset: </b>hex:0x20000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C479EF6B6B6CE96F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000034</span> Register(32 bit) pllreg13_csr_opr2</span><br/>
      <span class="sdescdet">AnaRF PLL csr_opr2</span><br/>
      <span class="ldescdet">PLL OPR2 control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1034</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">freq</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">freq</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Operational frequency #2. <br/>[31:24] - integer<br/>[23:4] - fractional part for ULPN/LP<br/>Value 0x20000000 corresponds to CI clock frequnecy 491.52*32=15.72864GHz.</span></p>
          <p><b>Reset: </b>hex:0x80000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A493EC8A798728C9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000038</span> Register(32 bit) pllreg14_csr_opr3</span><br/>
      <span class="sdescdet">AnaRF PLL csr_opr3</span><br/>
      <span class="ldescdet">PLL OPR3 control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1038</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">freq</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">freq</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Operational frequency #3. <br/>[31:24] integer<br/>[23:4] - fractional part for ULPN/LP<br/>Value 0x20000000 corresponds to CI clock frequnecy 491.52*32=15.72864GHz.</span></p>
          <p><b>Reset: </b>hex:0x80000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5D76AF6C08895C72" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000003c</span> Register(32 bit) pllreg15_csr_sticky</span><br/>
      <span class="sdescdet">AnaRF PLL csr_sticky</span><br/>
      <span class="ldescdet">PLL sticky interrupts
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f103c</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="30">reserved182</td>
        <td class="fldnorm" colspan="1">latch_interrupt</td>
        <td class="fldnorm" colspan="1">clear</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="30">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved182</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">latch_interrupt</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Once set to 1 interrupt will not be set to 0 by HW clears (internal resets will have no effect on interrupt). Only csr_sticky_clear can clear interrupt. Does not influence interrupt's sources behavior </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clear</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Clear all sticky bits. SW must write 1 (blocking any new sticky bit assertion) and then write 0.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6A87F8BAC3CFE610" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000040</span> Register(32 bit) pllreg16_csr_afs_flow</span><br/>
      <span class="sdescdet">AnaRF PLL csr_afs_flow</span><br/>
      <span class="ldescdet">PLL AFS flow
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1040</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000031</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="4">step7</td>
        <td class="fldnorm" colspan="4">step6</td>
        <td class="fldnorm" colspan="4">step5</td>
        <td class="fldnorm" colspan="4">step4</td>
        <td class="fldnorm" colspan="4">step3</td>
        <td class="fldnorm" colspan="4">step2</td>
        <td class="fldnorm" colspan="4">step1</td>
        <td class="fldnorm" colspan="4">step0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">step7</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Step 7 of the AFS flow.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">step6</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Step 6 of the AFS flow.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">step5</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Step 5 of the AFS flow.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">step4</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Step 4 of the AFS flow.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">step3</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Step 3 of the AFS flow.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">step2</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Step 2 of the AFS flow.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">step1</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Step 1 of the AFS flow.</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">step0</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Step 0 of the AFS flow.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2A7E31CAA5787356" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000044</span> Register(32 bit) pllreg17_csr_afs</span><br/>
      <span class="sdescdet">AnaRF PLL csr_afs</span><br/>
      <span class="ldescdet">PLL AFS control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1044</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0001ff1a</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="15">reserved199</td>
        <td class="fldnorm" colspan="8">top_sub_band</td>
        <td class="fldnorm" colspan="3">tune_srch_depth</td>
        <td class="fldnorm" colspan="3">log2_cycle_num</td>
        <td class="fldnorm" colspan="3">small_jmp_th</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="15">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved199</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">top_sub_band</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Band code for the upper most sub-band</span></p>
          <p><b>Reset: </b>hex:0xff;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tune_srch_depth</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Number of bits to search in sub-band. Up to 7.</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">log2_cycle_num</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">The number of REF clock cycles is 2^(3+log2_cycle_num). Maximum supported is 6.</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">small_jmp_th</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Small jump threshold. When PLL is locked, AFS will not be activated for smaller expected count differences.</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D2AD6560E5E82341" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000048</span> Register(32 bit) pllreg18_csr_afs_override</span><br/>
      <span class="sdescdet">AnaRF PLL csr_afs_override</span><br/>
      <span class="ldescdet">PLL AFS overrides
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1048</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0006ff95</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="4">reserved207</td>
        <td class="fldnorm" colspan="1">lut_shift_on</td>
        <td class="fldnorm" colspan="8">lut_shift_val</td>
        <td class="fldnorm" colspan="1">out_of_lock_on</td>
        <td class="fldnorm" colspan="1">lock_on</td>
        <td class="fldnorm" colspan="1">inv_kd_on</td>
        <td class="fldnorm" colspan="16">inv_kd_val</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="16">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved207</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lut_shift_on</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Turn on LUT correction override.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lut_shift_val</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">LUT correction override value (given in 2's complement).</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">out_of_lock_on</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Override the band and the tune (with overwrite values) when performing single measurement and is out of lock. Also enforces reset of PEST/DPD/DLF</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lock_on</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Override lock for single measurement</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">inv_kd_on</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Override table based computations with inv_kd.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">inv_kd_val</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Inverse normalized KDCO. <br/>Computed via 2^(INV_DA_W+1-(6+3))x(fREF/KDCO). Currently, INV_DA_W = 15 in all DPLL designs.</span></p>
          <p><b>Reset: </b>hex:0xff95;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AFF69E735DBDB0BE" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000004c</span> Register(32 bit) pllreg19_csr_afs_overwrite</span><br/>
      <span class="sdescdet">AnaRF PLL csr_afs_overwrite</span><br/>
      <span class="ldescdet">PLL AFS overwrite
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f104c</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0155540e</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="6">reserved217</td>
        <td class="fldnorm" colspan="16">tune_val</td>
        <td class="fldnorm" colspan="1">tune_on</td>
        <td class="fldnorm" colspan="8">band_val</td>
        <td class="fldnorm" colspan="1">band_on</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="16">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved217</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tune_val</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">The tune value to be used as:<br/>1) Tune value for all the band searches (binary, linear and LUT based).<br/>2) Overwrite value if tune_on = 1</span></p>
          <p><b>Reset: </b>hex:0x5555;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tune_on</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Overwrite the tune value with the content of tune_val field.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">band_val</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">The band value to be used as:<br/>1) Initial value for linear search<br/>2) Overwrite value if band_on = 1</span></p>
          <p><b>Reset: </b>hex:0x07;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">band_on</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Overwrite the band value with the content of band_val field.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6D29637C50E72962" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000050</span> Register(32 bit) pllreg20_csr_sem_general</span><br/>
      <span class="sdescdet">AnaRF PLL csr_sem_general</span><br/>
      <span class="ldescdet">PLL SEM general
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1050</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000070</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">reserved225</td>
        <td class="fldnorm" colspan="3">cal_len_mode</td>
        <td class="fldnorm" colspan="1">inverse_dir</td>
        <td class="fldnorm" colspan="1">index_polarity</td>
        <td class="fldnorm" colspan="1">norm_ceil</td>
        <td class="fldnorm" colspan="1">no_norm</td>
        <td class="fldnorm" colspan="1">bypass_lut</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved225</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cal_len_mode</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Calibration length. The actual length will be <br/>2^(SEM_MEM_WIDTH - 1 + cal_len_mode).<br/>Values of up to 5 are supported for LP4P, and up to 4 for LP8P designs.</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">inverse_dir</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Inverses the SEM output (both in bypass and LUT modes) to obtain positive phase slope.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">index_polarity</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Allows switching between rise and fall outputs. Needed for fall only locking.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">norm_ceil</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Normalize the SEM content to upper edges (ceiling) of each cell.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">no_norm</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Stop the SEM FSM once the extraction has finished. The flow will resume once the bit is de-asserted. Intended as debug feature only.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">bypass_lut</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Bypass the SEM LUT.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_744630D67DD75E41" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000054</span> Register(32 bit) pllreg21_csr_mem</span><br/>
      <span class="sdescdet">AnaRF PLL csr_mem</span><br/>
      <span class="ldescdet">PLL MEM control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1054</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="26">reserved235</td>
        <td class="fldnorm" colspan="2">lut_access_type</td>
        <td class="fldnorm" colspan="2">target_lut</td>
        <td class="fldnorm" colspan="1">enable_wr</td>
        <td class="fldnorm" colspan="1">emas_access</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="26">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved235</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lut_access_type</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">00: one clock per access; <br/>01: No auto increment; <br/>10: CS dependent; <br/>11: TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">target_lut</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">00-SEM LUT<br/>01 - AFS/PRE CAL LUT<br/>10 - RDTC LUT</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">enable_wr</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Enable Downloading (Writing) from CSR to  SEM table 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">emas_access</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Controls the system access interface. Setting to 1 will disactivate SEM translation. Effectively, switches selector for SEM clock : <br/>0 - REF clk, <br/>1 - MAC clock (used for SEM download)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1949F0113A89496A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000058</span> Register(32 bit) pllreg22_csr_mem_addr</span><br/>
      <span class="sdescdet">AnaRF PLL csr_mem_addr</span><br/>
      <span class="ldescdet">PLL MEM addr
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1058</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="22">reserved243</td>
        <td class="fldnorm" colspan="10">val</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="22">RW</td>
        <td class="accno" colspan="10">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved243</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">val</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Target address for RD/WR of the LUT.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DF8935B0408D2AB0" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000005c</span> Register(32 bit) pllreg23_csr_mem_data</span><br/>
      <span class="sdescdet">AnaRF PLL csr_mem_data</span><br/>
      <span class="ldescdet">PLL mem data
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f105c</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">val</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">val</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RW register allowing read/write of the internal LUT0. Each Read or Write access to this address increments csr_sem_mem_addr.val by 1.  </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6D0B769B8D01A1AB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000060</span> Register(32 bit) pllreg24_csr_pe_gear</span><br/>
      <span class="sdescdet">AnaRF PLL csr_pe_gear</span><br/>
      <span class="ldescdet">PLL PE gear
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1060</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x017c71e4</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="7">reserved252</td>
        <td class="fldnorm" colspan="1">stop_upd</td>
        <td class="fldnorm" colspan="4">stop_time</td>
        <td class="fldnorm" colspan="4">time3</td>
        <td class="fldnorm" colspan="4">time2</td>
        <td class="fldnorm" colspan="4">time1</td>
        <td class="fldnorm" colspan="2">value3</td>
        <td class="fldnorm" colspan="2">value2</td>
        <td class="fldnorm" colspan="2">value1</td>
        <td class="fldnorm" colspan="2">value0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="7">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved252</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">stop_upd</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">When asserted, stops updates once counter achieved stop_time.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">stop_time</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Time to stop the counter.</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">time3</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Gear box 3rd switch time.</span></p>
          <p><b>Reset: </b>hex:0xc;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">time2</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Gear box 2nd switch time.</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">time1</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Gear box 1st switch time.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">value3</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Gear box 4th value.</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">value2</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Gear box 3rd value.</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">value1</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Gear box 2nd value.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">value0</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Gear box 1st value.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F94DF8EEE3984F7A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000064</span> Register(32 bit) pllreg25_csr_pe_init</span><br/>
      <span class="sdescdet">AnaRF PLL csr_pe_init</span><br/>
      <span class="ldescdet">PLL pe init
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1064</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00007fff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="15">reserved265</td>
        <td class="fldnorm" colspan="1">en</td>
        <td class="fldnorm" colspan="16">eff_p</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="15">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="16">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:17]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved265</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Enable use of CSR given value.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">eff_p</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Effective period value to be used at initialization.</span></p>
          <p><b>Reset: </b>hex:0x7fff;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_52EC46E96A2EA001" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000068</span> Register(32 bit) pllreg26_csr_dpd</span><br/>
      <span class="sdescdet">AnaRF PLL csr_dpd</span><br/>
      <span class="ldescdet">PLL dpd control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1068</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000043</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="6">reserved271</td>
        <td class="fldnorm" colspan="1">sftdc_en</td>
        <td class="fldnorm" colspan="1">sftdc_deriv_en</td>
        <td class="fldnorm" colspan="15">init_sem_index</td>
        <td class="fldnorm" colspan="1">init_on</td>
        <td class="fldnorm" colspan="3">loop_delay</td>
        <td class="fldnorm" colspan="1">freq_error_inv</td>
        <td class="fldnorm" colspan="1">inst_freq_rev_dir</td>
        <td class="fldnorm" colspan="2">inst_freq_deriv_type</td>
        <td class="fldnorm" colspan="1">double_edge_mode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="15">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved271</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sftdc_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Enable SFTDC in DPD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sftdc_deriv_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Enable derivative for SFTDC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">init_sem_index</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">The value to use as the initial phase on positive edge.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">init_on</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Use first frequency error. Not discarding will set the initial phase on positive edge only.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">loop_delay</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Number of cycles to delay the start of phase error computation. Used to account for SEM and TDC delay.</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">freq_error_inv</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Inverse the frequency error.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">inst_freq_rev_dir</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Reverse direction of the instantaneous frequency.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">inst_freq_deriv_type</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Type of derivative to employ. <br/>Effectively [n]-[n-2^deriv_type] </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">double_edge_mode</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Use both rising and falling edged for phase error calculation.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8FD7FD6DC47E3833" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000006c</span> Register(32 bit) pllreg27_csr_dpd_overwrite</span><br/>
      <span class="sdescdet">AnaRF PLL csr_dpd_overwrite</span><br/>
      <span class="ldescdet">PLL DPD overwrite
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f106c</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">on</td>
        <td class="fldnorm" colspan="3">reserved285</td>
        <td class="fldnorm" colspan="28">val</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="28">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">on</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Overwrite the DPD output.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved285</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">val</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Value to be used for overwrite.</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_844523F9C51C5AA1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000070</span> Register(32 bit) pllreg28_csr_lockdet</span><br/>
      <span class="sdescdet">AnaRF PLL csr_lockdet</span><br/>
      <span class="ldescdet">PLL lock detector
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1070</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0f405020</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="4">reserved290</td>
        <td class="fldnorm" colspan="1">use_sym_tst</td>
        <td class="fldnorm" colspan="3">onetap_alpha</td>
        <td class="fldnorm" colspan="8">rst_th</td>
        <td class="fldnorm" colspan="8">set_th</td>
        <td class="fldnorm" colspan="8">tst_th</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved290</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">use_sym_tst</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Use symmetry (avg_tst) test.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">onetap_alpha</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">log2(period of time)</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rst_th</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">IIR threshold for lock detect de-assertion</span></p>
          <p><b>Reset: </b>hex:0x40;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">set_th</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">IIR threshold for lock detect assertion</span></p>
          <p><b>Reset: </b>hex:0x50;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tst_th</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Test threshold (usually, noise standard deviation related)</span></p>
          <p><b>Reset: </b>hex:0x20;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A44CFFF9320455CB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000074</span> Register(32 bit) pllreg29_csr_lockdet_ext_lock</span><br/>
      <span class="sdescdet">AnaRF PLL csr_lockdet_ext_lock</span><br/>
      <span class="ldescdet">PLL lock detector external lock
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1074</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00001400</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="19">reserved299</td>
        <td class="fldnorm" colspan="1">en</td>
        <td class="fldnorm" colspan="12">val</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="19">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="12">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved299</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Enable lock detect assertion at ext_lock_val time step (after last dpd_rst_l = 1)</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">val</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">When to force lock signal.</span></p>
          <p><b>Reset: </b>hex:0x400;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4B029664635D208C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000078</span> Register(32 bit) pllreg30_csr_jumpdet</span><br/>
      <span class="sdescdet">AnaRF PLL csr_jumpdet</span><br/>
      <span class="ldescdet">PLL jump detector
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1078</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0500501c</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="5">reserved305</td>
        <td class="fldnorm" colspan="3">onetap_alpha</td>
        <td class="fldnorm" colspan="8">reserved307</td>
        <td class="fldnorm" colspan="8">set_th</td>
        <td class="fldnorm" colspan="8">tst_th</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved305</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">onetap_alpha</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">log2(period of time)</span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved307</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">set_th</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">IIR threshold for jump detection</span></p>
          <p><b>Reset: </b>hex:0x50;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tst_th</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Test threshold (usually, noise standard deviation related)</span></p>
          <p><b>Reset: </b>hex:0x1c;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_64AD485FF7C93E1A" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000007c</span> Register(32 bit) pllreg31_csr_dlf</span><br/>
      <span class="sdescdet">AnaRF PLL csr_dlf</span><br/>
      <span class="ldescdet">PLL dlf cword
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f107c</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x5d580287</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">reserved313</td>
        <td class="fldnorm" colspan="1">inv_p_da_upd</td>
        <td class="fldnorm" colspan="1">inv_p_da_ovrd</td>
        <td class="fldnorm" colspan="1">inv_p_da_sgn</td>
        <td class="fldnorm" colspan="6">inv_p_da_mnt</td>
        <td class="fldnorm" colspan="4">inv_p_da_exp</td>
        <td class="fldnorm" colspan="4">reserved319</td>
        <td class="fldnorm" colspan="4">alpha</td>
        <td class="fldnorm" colspan="3">beta_exp</td>
        <td class="fldnorm" colspan="2">k_exp</td>
        <td class="fldnorm" colspan="5">k_mnt</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved313</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">inv_p_da_upd</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Continue updating inv_p_da after lock has been achieved</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">inv_p_da_ovrd</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Use CSR values to override the inv_p_da</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">inv_p_da_sgn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Sign of the inv_p_da</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">inv_p_da_mnt</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Mantissa of the inv_p_da</span></p>
          <p><b>Reset: </b>hex:0x35;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">inv_p_da_exp</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Exponent of the inv_p_da</span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved319</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">alpha</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Mantissa of the additional pole. Actual values would range [0, 15]/2^DLF_PRM_W</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">beta_exp</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Exponent of the proportionate gain. Actual values span [3, 10].</span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">k_exp</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Exponent of the common gain coefficient.  Actual values taken would range [-5, -2]</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">k_mnt</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Mantissa of the common gain coefficient. Actual values would range [1, 16]/2^DLF_PRM_W</span></p>
          <p><b>Reset: </b>hex:0x07;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F075E5B1AD3BEA9E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000080</span> Register(32 bit) pllreg32_csr_dlf2</span><br/>
      <span class="sdescdet">AnaRF PLL csr_dlf2</span><br/>
      <span class="ldescdet">PLL dlf2 cword
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1080</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x034a169a</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="4">reserved327</td>
        <td class="fldnorm" colspan="6">th_rst_val</td>
        <td class="fldnorm" colspan="6">th_set_val</td>
        <td class="fldnorm" colspan="2">reserved330</td>
        <td class="fldnorm" colspan="1">limit_manual</td>
        <td class="fldnorm" colspan="1">limit_enable</td>
        <td class="fldnorm" colspan="6">limit_max</td>
        <td class="fldnorm" colspan="6">limit_min</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved327</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">th_rst_val</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Band-edge threshold distance (reset).</span></p>
          <p><b>Reset: </b>hex:0x0d;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">th_set_val</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Band-edge threshold distance (set).</span></p>
          <p><b>Reset: </b>hex:0x0a;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved330</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">limit_manual</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Manually apply range limit.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">limit_enable</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Enable application of range limit prior to locking</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">limit_max</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Upper range limit.</span></p>
          <p><b>Reset: </b>hex:0x1a;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">limit_min</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Lower range limit.</span></p>
          <p><b>Reset: </b>hex:0x1a;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_913D70C6A6E25391" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000084</span> Register(32 bit) pllreg33_csr_dlf_overwrite</span><br/>
      <span class="sdescdet">AnaRF PLL csr_dlf_overwrite</span><br/>
      <span class="ldescdet">PLL dlf overwrite
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1084</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00008000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="15">reserved338</td>
        <td class="fldnorm" colspan="1">on</td>
        <td class="fldnorm" colspan="16">val</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="15">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="16">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved338</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">on</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Use CSR value to overwrite the DLF output.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">val</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Value to be used for DLF overwrite.</span></p>
          <p><b>Reset: </b>hex:0x8000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5C9C9286C26C40E7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000088</span> Register(32 bit) pllreg34_csr_mlfpe</span><br/>
      <span class="sdescdet">AnaRF PLL csr_mlfpe</span><br/>
      <span class="ldescdet">PLL mlfpe word
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1088</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x000037d7</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">reserved344</td>
        <td class="fldnorm" colspan="3">loop_delay</td>
        <td class="fldnorm" colspan="1">deriv_type</td>
        <td class="fldnorm" colspan="4">t0_no_of_steps</td>
        <td class="fldnorm" colspan="2">t0_fit_length</td>
        <td class="fldnorm" colspan="3">fp_no_of_steps</td>
        <td class="fldnorm" colspan="2">fp_fit_length</td>
        <td class="fldnorm" colspan="1">fp_est_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved344</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">loop_delay</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Waiting period allowing corrected inputs to arrive at the MLFPE input. Incurred mainly by TDC and SEM.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">deriv_type</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Derivative type. Set to 1 only in circuits exposed to unclotrolled reference clock deterministic jitter.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">t0_no_of_steps</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Number of steps in phase shift estimation flow.</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">t0_fit_length</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Number of phases to be accumulated = 2^(fit_length+3) in phase shift estimation</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fp_no_of_steps</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Number of steps in fractional frequency estimation flow.</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fp_fit_length</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Number of phases to be accumulated = 2^(fit_length+3) in fractional frequency estimation</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fp_est_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Enable fractional frequency estimation. Effectively enables FastLock assitant.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3946D9322EE7B82E" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000008c</span> Register(32 bit) pllreg35_csr_rdtc</span><br/>
      <span class="sdescdet">AnaRF PLL csr_rdtc</span><br/>
      <span class="ldescdet">PLL rdtc cword
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f108c</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x4ed415c4</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">reserved355</td>
        <td class="fldnorm" colspan="1">bypass_gating</td>
        <td class="fldnorm" colspan="1">deriv_type</td>
        <td class="fldnorm" colspan="2">loop_delay</td>
        <td class="fldnorm" colspan="1">lfsr_en</td>
        <td class="fldnorm" colspan="16">dsm_word</td>
        <td class="fldnorm" colspan="4">rot_bound</td>
        <td class="fldnorm" colspan="4">rot_step</td>
        <td class="fldnorm" colspan="1">op_mode</td>
        <td class="fldnorm" colspan="1">en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="16">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved355</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">bypass_gating</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Bypasses DTC buffer chain gating mechanism. Control passed directly to the analog part.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">deriv_type</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">If asserted, will alter DTC state only every second clock in operation mode. Not relevant to calibration.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">loop_delay</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Delay to be applied on the compensation samples.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lfsr_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Enable LFSR injection into the DSM mechanism.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dsm_word</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">16-bit DSM-3 control word.</span></p>
          <p><b>Reset: </b>hex:0xb505;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rot_bound</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Boundary of the sequetial scan mode (minus one).</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rot_step</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Step size of sequential scan mode</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">op_mode</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">DTC operation mode: 0 for sequential scan, 1 for DSM-3</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Enable REF DTC dithering and correction. Calibration is not masked by this bit.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C8820BD85B35E564" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000090</span> Register(32 bit) pllreg36_csr_rdtc_override</span><br/>
      <span class="sdescdet">AnaRF PLL csr_rdtc_override</span><br/>
      <span class="ldescdet">PLL rdtc override
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1090</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000001b</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">reserved368</td>
        <td class="fldnorm" colspan="1">delay_on</td>
        <td class="fldnorm" colspan="15">delay_val</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="15">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved368</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">delay_on</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">In time of calibration, use delay overwrite value instead of estimation issued by MLFPE.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">delay_val</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Value to be used for delay override.</span></p>
          <p><b>Reset: </b>hex:0x001b;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1FC7AC90ACC09308" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000094</span> Register(32 bit) pllreg37_csr_asc1</span><br/>
      <span class="sdescdet">AnaRF PLL csr_asc1</span><br/>
      <span class="ldescdet">PLL asc1 ctrl
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1094</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00003202</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="7">reserved374</td>
        <td class="fldnorm" colspan="3">dcmt_t</td>
        <td class="fldnorm" colspan="4">gear_t</td>
        <td class="fldnorm" colspan="3">gear</td>
        <td class="fldnorm" colspan="4">mu</td>
        <td class="fldnorm" colspan="3">ge</td>
        <td class="fldnorm" colspan="6">tf</td>
        <td class="fldnorm" colspan="1">dpd_inj</td>
        <td class="fldnorm" colspan="1">en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="7">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved374</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcmt_t</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Decimation time. After all gear shifts have been exhausted, update LMS every dcmt_t+1 cycles.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gear_t</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Single gear time 2^(gear_t)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gear</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Number of gear shifts to apply.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mu</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Initial mu value. See HAS for optimal value table.</span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ge</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Gain estimation. See HAS for optimal value table.</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tf</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Transfer function phase. [0,2p] region is mapped into [0,63]. See HAS for optimal value table.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dpd_inj</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Correction point injection<br/>0 - DLF output<br/>1 - DPD input</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Enable the ASC mechanism. The actual activation occurs at assertion of dpd_lock_det signal.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_81B4F697E0E803ED" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000098</span> Register(32 bit) pllreg38_csr_asc1_spur</span><br/>
      <span class="sdescdet">AnaRF PLL csr_asc1_spur</span><br/>
      <span class="ldescdet">PLL asc1 spur
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1098</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00001000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">reserved386</td>
        <td class="fldnorm" colspan="16">frac</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RW</td>
        <td class="accno" colspan="16">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved386</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">frac</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Spur fraction to cancel.</span></p>
          <p><b>Reset: </b>hex:0x1000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E812E84A1D54A05F" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000009c</span> Register(32 bit) pllreg39_csr_asc2</span><br/>
      <span class="sdescdet">AnaRF PLL csr_asc2</span><br/>
      <span class="ldescdet">PLL ASC2 controls
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f109c</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00003202</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="7">reserved391</td>
        <td class="fldnorm" colspan="3">dcmt_t</td>
        <td class="fldnorm" colspan="4">gear_t</td>
        <td class="fldnorm" colspan="3">gear</td>
        <td class="fldnorm" colspan="4">mu</td>
        <td class="fldnorm" colspan="3">ge</td>
        <td class="fldnorm" colspan="6">tf</td>
        <td class="fldnorm" colspan="1">dpd_inj</td>
        <td class="fldnorm" colspan="1">en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="7">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved391</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcmt_t</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Decimation time. After all gear shifts have been exhausted, update LMS every dcmt_t+1 cycles.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gear_t</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Single gear time 2^(gear_t)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gear</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Number of gear shifts to apply.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mu</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Initial mu value. See HAS for optimal value table.</span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ge</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Gain estimation. See HAS for optimal value table.</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tf</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Transfer function phase. [0,2p] region is mapped into [0,63]. See HAS for optimal value table.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dpd_inj</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Correction point injection<br/>0 - DLF output<br/>1 - DPD input</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Enable the ASC mechanism. The actual activation occurs at assertion of dpd_lock_det signal.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9E8B90E73688A11B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a0</span> Register(32 bit) pllreg40_csr_asc2_spur</span><br/>
      <span class="sdescdet">AnaRF PLL csr_asc2_spur</span><br/>
      <span class="ldescdet">PLL ASC2 spur canc
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f10a0</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00001000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">reserved403</td>
        <td class="fldnorm" colspan="16">frac</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RW</td>
        <td class="accno" colspan="16">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved403</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">frac</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Spur fraction to cancel.</span></p>
          <p><b>Reset: </b>hex:0x1000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2509A2F45AE3D3E7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a4</span> Register(32 bit) pllreg41_csr_asc3</span><br/>
      <span class="sdescdet">AnaRF PLL csr_asc3</span><br/>
      <span class="ldescdet">PLL ASC3 control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f10a4</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00003202</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="7">reserved408</td>
        <td class="fldnorm" colspan="3">dcmt_t</td>
        <td class="fldnorm" colspan="4">gear_t</td>
        <td class="fldnorm" colspan="3">gear</td>
        <td class="fldnorm" colspan="4">mu</td>
        <td class="fldnorm" colspan="3">ge</td>
        <td class="fldnorm" colspan="6">tf</td>
        <td class="fldnorm" colspan="1">dpd_inj</td>
        <td class="fldnorm" colspan="1">en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="7">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved408</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcmt_t</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Decimation time. After all gear shifts have been exhausted, update LMS every dcmt_t+1 cycles.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gear_t</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Single gear time 2^(gear_t)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gear</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Number of gear shifts to apply.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mu</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Initial mu value. See HAS for optimal value table.</span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ge</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Gain estimation. See HAS for optimal value table.</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tf</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Transfer function phase. [0,2p] region is mapped into [0,63]. See HAS for optimal value table.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dpd_inj</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Correction point injection<br/>0 - DLF output<br/>1 - DPD input</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Enable the ASC mechanism. The actual activation occurs at assertion of dpd_lock_det signal.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9C8F6A85E719C1D6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a8</span> Register(32 bit) pllreg42_csr_asc3_spur</span><br/>
      <span class="sdescdet">AnaRF PLL csr_asc3_spur</span><br/>
      <span class="ldescdet">PLL ASC3 spur canc
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f10a8</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00001000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">reserved420</td>
        <td class="fldnorm" colspan="16">frac</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RW</td>
        <td class="accno" colspan="16">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved420</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">frac</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Spur fraction to cancel.</span></p>
          <p><b>Reset: </b>hex:0x1000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C1AB79AB2DB74431" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000ac</span> Register(32 bit) pllreg43_csr_ana_cnt</span><br/>
      <span class="sdescdet">AnaRF PLL csr_ana_cnt</span><br/>
      <span class="ldescdet">PLL ana counter
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f10ac</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="30">reserved425</td>
        <td class="fldnorm" colspan="1">cyclic_meas</td>
        <td class="fldnorm" colspan="1">single_meas</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="30">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved425</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cyclic_meas</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">need single meas to activate when this bit is set to 1 the dpll will keep repeating single messure until single_meas is set to 0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">single_meas</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Start single analog counter measurement</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_272984AD411FF20F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b0</span> Register(32 bit) pllreg44_csr_dbgm</span><br/>
      <span class="sdescdet">AnaRF PLL csr_dbgm</span><br/>
      <span class="ldescdet">PLL debug monitor
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f10b0</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="10">reserved431</td>
        <td class="fldnorm" colspan="1">cntr_header_en</td>
        <td class="fldnorm" colspan="3">cntr_event_cfg</td>
        <td class="fldnorm" colspan="4">cntr_event_byte_en</td>
        <td class="fldnorm" colspan="1">cntr_event_en</td>
        <td class="fldnorm" colspan="4">clock_shifter</td>
        <td class="fldnorm" colspan="1">out_order_sel</td>
        <td class="fldnorm" colspan="1">start</td>
        <td class="fldnorm" colspan="3">event_sel</td>
        <td class="fldnorm" colspan="4">dat_sel</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved431</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cntr_header_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">enables cntr_header, this will show the value 0x1CEBOODA for 90 ref cycles.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cntr_event_cfg</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">determines the period of the counter event. The period of the event is equal to (2^cntr_event_cfg).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cntr_event_byte_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">the active bytes of the 32bit event</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cntr_event_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">debug counter enable <br/>1'b1- the Event is Enabled; 1'b0- the event is disabled.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_shifter</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">debug monitor clock shifter. Shift the debug monitor output clock phase (has no effect over internal registers).<br/>Bits [2:0] add relay to phase (200-400ps per unit depands on silicon type)<br/>Bit  [3] invert clock.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">out_order_sel</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">0 - regular output 64 bit mode (data[63:0]).<br/>1 - flips 32 MSB's to LSB and 32 LSB's to MSB. output 32  mode ({data[31:0],data63:32]}).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">start</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">start recording by initiating valid on output to DBGM</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">event_sel</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">event selector (other then external start)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dat_sel</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">selects the output to DBGM</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_52930A22C6A7B012" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b4</span> Register(32 bit) pllreg45_csr_analog</span><br/>
      <span class="sdescdet">AnaRF PLL csr_analog</span><br/>
      <span class="ldescdet">PLL analog spare controls
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f10b4</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">reserved444</td>
        <td class="fldnorm" colspan="16">spare</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="accno" colspan="16">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved444</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">spare</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved for analog controls</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_71CA884D6347C4D0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b8</span> Register(32 bit) pllreg46_csr_stat1</span><br/>
      <span class="sdescdet">AnaRF PLL csr_stat1</span><br/>
      <span class="ldescdet">PLL status readback 1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f10b8</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x00000008</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x00000008</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="7">reserved449</td>
        <td class="fldnorm" colspan="2">sem_state</td>
        <td class="fldnorm" colspan="1">ctrl_flow_done</td>
        <td class="fldnorm" colspan="3">ctrl_state</td>
        <td class="fldnorm" colspan="5">ctrl_flows_to_do</td>
        <td class="fldnorm" colspan="1">rdtc_lut_ready</td>
        <td class="fldnorm" colspan="1">afs_lut_ready</td>
        <td class="fldnorm" colspan="1">afs_done</td>
        <td class="fldnorm" colspan="1">sem_extract_done</td>
        <td class="fldnorm" colspan="1">sem_lut_ready</td>
        <td class="fldnorm" colspan="1">ana_cnt_meas_done</td>
        <td class="fldnorm" colspan="1">dlf_th_excd</td>
        <td class="fldnorm" colspan="1">dpd_jump_det</td>
        <td class="fldnorm" colspan="1">dpd_jump_det_sticky</td>
        <td class="fldnorm" colspan="1">dpd_lock_failed</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">dpd_lock_det</td>
        <td class="fldnorm" colspan="1">dpd_lock_det_fall_sticky</td>
        <td class="fldnorm" colspan="1">dpd_lock_det_rise_sticky</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="7">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:25]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved449</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:23]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sem_state</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Current state of the SEM FSM</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ctrl_flow_done</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Controller FSM is at idle state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:19]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ctrl_state</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Current state of the controller FSM</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:14]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ctrl_flows_to_do</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Mirrored flows_to_do register of the controller</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rdtc_lut_ready</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">RDTC LUT ready</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">afs_lut_ready</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">AFS LUT ready</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">afs_done</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">AFS done signal</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sem_extract_done</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">If no_norm set this indicate data ready at LUT</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sem_lut_ready</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">SEM LUT ready</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ana_cnt_meas_done</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Analog counter measurement is done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dlf_th_excd</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Hysteresis based DLF threshold crossing</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dpd_jump_det</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">DPD jump detected</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dpd_jump_det_sticky</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">DPD jump detected (sticky version)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dpd_lock_failed</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dpd_ext_lock counter won the race with dpd_lock_det - sticky by definition</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dpd_lock_det</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Non Sticky lock det</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dpd_lock_det_fall_sticky</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Sticky fall lock det</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dpd_lock_det_rise_sticky</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Sticky rise lock det</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_03C75F1B264FEFAA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000bc</span> Register(32 bit) pllreg47_csr_stat2</span><br/>
      <span class="sdescdet">AnaRF PLL csr_stat2</span><br/>
      <span class="ldescdet">PLL status readback 2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f10bc</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">inv_da</td>
        <td class="fldnorm" colspan="16">eff_period</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="accno" colspan="16">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">inv_da</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Inverse of da = Kdco/2/f_ref*2^LOG2_CYCLE_NUM.<br/>calculated by the AFS</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">eff_period</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Current effective period</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DD53A9151F075738" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c0</span> Register(32 bit) pllreg48_csr_stat3</span><br/>
      <span class="sdescdet">AnaRF PLL csr_stat3</span><br/>
      <span class="ldescdet">PLL status readback 3
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f10c0</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">dlf_out</td>
        <td class="fldnorm" colspan="16">ana_cnt_meas</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="accno" colspan="16">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dlf_out</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Output of the DLF</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ana_cnt_meas</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Latest analog counter measurment result</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FAC7EC6D5BEA6BD4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c4</span> Register(32 bit) pllreg49_csr_stat4</span><br/>
      <span class="sdescdet">AnaRF PLL csr_stat4</span><br/>
      <span class="ldescdet">PLL status readback 4
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f10c4</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="2">reserved480</td>
        <td class="fldnorm" colspan="4">afs_flow</td>
        <td class="fldnorm" colspan="2">afs_int_state</td>
        <td class="fldnorm" colspan="16">afs_tune</td>
        <td class="fldnorm" colspan="8">afs_band</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="16">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:30]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved480</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:26]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">afs_flow</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">AFS flow being performed right now</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:24]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">afs_int_state</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Internal AFS FSM state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">afs_tune</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Tune word for afs</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">afs_band</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Sub-band word for afs</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_842604E12E34DB6F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c8</span> Register(32 bit) pllreg50_csr_start_up_seq</span><br/>
      <span class="sdescdet">AnaRF PLL csr_start_up_seq</span><br/>
      <span class="ldescdet">PLL startup sequences control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f10c8</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x7f324b96</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">start_up_seq_spare</td>
        <td class="fldnorm" colspan="2">filter_bypass_cyc_ratio</td>
        <td class="fldnorm" colspan="2">ldo_startup_cyc_ratio</td>
        <td class="fldnorm" colspan="3">pwrdn_ctrl</td>
        <td class="fldnorm" colspan="8">dco_wait_cyc</td>
        <td class="fldnorm" colspan="8">ldo_wait_cyc</td>
        <td class="fldnorm" colspan="8">bg_wait_cyc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">start_up_seq_spare</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">filter_bypass_cyc_ratio</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Ratio of bg_wait_cyc for VREF filter bypass signal activation. Only active when ldo_wait_cyc is active and config_filter_bypass_en = 1. Ratio is as follows: 0x0 = 1/4, 0x1 = 1/2, 0x2 = 3/4, 0x3 = 1.</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldo_startup_cyc_ratio</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Ratio of ldo_wait_cyc for LDO startup signal activation. Only active when ldo_wait_cyc is active and config_ldo_startup_en = 1. Ratio is as follows: 0x0 = 1/4, 0x1 = 1/2, 0x2 = 3/4, 0x3 = 1.</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pwrdn_ctrl</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">controls the sequncer power down sequence<br/>bit[0] - do dco pwrdn_stage<br/>bit[1] - do ldo pwrdn_stage<br/>bit[2] - do bg pwrdn_stage</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_wait_cyc</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Number of wake-up cycles (/16) for DCO (2us for DCO start up). Set to 0 for the sequencer to skip this stage. Default: 50*16=800 Seqencer clock cycles</span></p>
          <p><b>Reset: </b>hex:0x32;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldo_wait_cyc</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Number of wake-up cycles (/16) for LDO (10.4us for LDO start up with 38.4 MHz clock). Set to 0 for the sequencer to skip this stage. Default: 75*16=1200 Seqencer clock cycles</span></p>
          <p><b>Reset: </b>hex:0x4b;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">bg_wait_cyc</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Number of wake-up cycles (/16) for band gap reference. Set to 0 for the sequencer to skip this stage. Default: 150*16=2400 Seqencer clock cycles</span></p>
          <p><b>Reset: </b>hex:0x96;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BEEB183EC64DC2CC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000cc</span> Register(32 bit) pllreg51_csr_seq</span><br/>
      <span class="sdescdet">AnaRF PLL csr_seq</span><br/>
      <span class="ldescdet">PLL start sequence poweron control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f10cc</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">reserved498</td>
        <td class="fldnorm" colspan="1">start</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved498</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">start</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">rise -start the power on sequencer<br/>fall - start the power off sequencer</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A7BA21BB2128A803" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d0</span> Register(32 bit) pllreg52_csr_seq_on_config</span><br/>
      <span class="sdescdet">AnaRF PLL csr_seq_on_config</span><br/>
      <span class="ldescdet">PLL sequencer power on config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f10d0</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xfbf441ff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">ldo_startup_en</td>
        <td class="fldnorm" colspan="1">filter_bypass_en</td>
        <td class="fldnorm" colspan="1">ldo_aux_en</td>
        <td class="fldnorm" colspan="1">ldo_lopa_en</td>
        <td class="fldnorm" colspan="1">start_now</td>
        <td class="fldnorm" colspan="1">dpd_sw_rst</td>
        <td class="fldnorm" colspan="1">conv_clk_out_buf_en</td>
        <td class="fldnorm" colspan="1">dco_buf_en</td>
        <td class="fldnorm" colspan="1">mixer_i_en</td>
        <td class="fldnorm" colspan="1">iq_div_en</td>
        <td class="fldnorm" colspan="1">flb_sdm_on</td>
        <td class="fldnorm" colspan="1">flb_rstn</td>
        <td class="fldnorm" colspan="1">flb_os_div3_en</td>
        <td class="fldnorm" colspan="1">flb_os_div2_en</td>
        <td class="fldnorm" colspan="1">flb_os_div1_en</td>
        <td class="fldnorm" colspan="1">flb_os_div0_en</td>
        <td class="fldnorm" colspan="1">flb_os_div_pwrdn</td>
        <td class="fldnorm" colspan="1">dig_ref_clk_en</td>
        <td class="fldnorm" colspan="1">dco1_div_pwrdn</td>
        <td class="fldnorm" colspan="1">dco1_buf_lo_pwrdn</td>
        <td class="fldnorm" colspan="1">dco1_buf_pwrdn</td>
        <td class="fldnorm" colspan="1">dco1_pwrdn</td>
        <td class="fldnorm" colspan="1">tdc_pwrdn</td>
        <td class="fldnorm" colspan="1">main_ref_clk_en</td>
        <td class="fldnorm" colspan="1">ana_dig_isolation_off</td>
        <td class="fldnorm" colspan="1">ldo_core_en</td>
        <td class="fldnorm" colspan="1">ldo_dcodig_en</td>
        <td class="fldnorm" colspan="1">ldo_dig_en</td>
        <td class="fldnorm" colspan="1">tdc_fldo_en</td>
        <td class="fldnorm" colspan="1">dig_ana_isolation_off</td>
        <td class="fldnorm" colspan="1">band_gap_ref_en</td>
        <td class="fldnorm" colspan="1">lvl_shift_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldo_startup_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">filter_bypass_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldo_aux_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldo_lopa_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">start_now</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dpd_sw_rst</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Control the reset to dpd.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">conv_clk_out_buf_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_buf_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mixer_i_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">iq_div_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">flb_sdm_on</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">flb_rstn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">flb_os_div3_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">flb_os_div2_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">flb_os_div1_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">flb_os_div0_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">flb_os_div_pwrdn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dig_ref_clk_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco1_div_pwrdn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco1_buf_lo_pwrdn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco1_buf_pwrdn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco1_pwrdn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tdc_pwrdn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">main_ref_clk_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ana_dig_isolation_off</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldo_core_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldo_dcodig_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldo_dig_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tdc_fldo_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dig_ana_isolation_off</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">band_gap_ref_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lvl_shift_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A59431E90D7334F2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d4</span> Register(32 bit) pllreg53_csr_seq_off_config</span><br/>
      <span class="sdescdet">AnaRF PLL csr_seq_off_config</span><br/>
      <span class="ldescdet">PLL sequencer power off config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f10d4</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x3400be00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">seq_off_spare1</td>
        <td class="fldnorm" colspan="1">seq_off_spare0</td>
        <td class="fldnorm" colspan="1">ldo_aux_en</td>
        <td class="fldnorm" colspan="1">ldo_lopa_en</td>
        <td class="fldnorm" colspan="1">start_now</td>
        <td class="fldnorm" colspan="1">dpd_sw_rst</td>
        <td class="fldnorm" colspan="1">conv_clk_out_buf_en</td>
        <td class="fldnorm" colspan="1">dco_buf_en</td>
        <td class="fldnorm" colspan="1">mixer_i_en</td>
        <td class="fldnorm" colspan="1">iq_div_en</td>
        <td class="fldnorm" colspan="1">flb_sdm_on</td>
        <td class="fldnorm" colspan="1">flb_rstn</td>
        <td class="fldnorm" colspan="1">flb_os_div3_en</td>
        <td class="fldnorm" colspan="1">flb_os_div2_en</td>
        <td class="fldnorm" colspan="1">flb_os_div1_en</td>
        <td class="fldnorm" colspan="1">flb_os_div0_en</td>
        <td class="fldnorm" colspan="1">flb_os_div_pwrdn</td>
        <td class="fldnorm" colspan="1">dig_ref_clk_en</td>
        <td class="fldnorm" colspan="1">dco1_div_pwrdn</td>
        <td class="fldnorm" colspan="1">dco1_buf_lo_pwrdn</td>
        <td class="fldnorm" colspan="1">dco1_buf_pwrdn</td>
        <td class="fldnorm" colspan="1">dco1_pwrdn</td>
        <td class="fldnorm" colspan="1">tdc_pwrdn</td>
        <td class="fldnorm" colspan="1">main_ref_clk_en</td>
        <td class="fldnorm" colspan="1">ana_dig_isolation_off</td>
        <td class="fldnorm" colspan="1">ldo_core_en</td>
        <td class="fldnorm" colspan="1">ldo_dcodig_en</td>
        <td class="fldnorm" colspan="1">ldo_dig_en</td>
        <td class="fldnorm" colspan="1">tdc_fldo_en</td>
        <td class="fldnorm" colspan="1">dig_ana_isolation_off</td>
        <td class="fldnorm" colspan="1">band_gap_ref_en</td>
        <td class="fldnorm" colspan="1">lvl_shift_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">seq_off_spare1</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">seq_off_spare0</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldo_aux_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldo_lopa_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">start_now</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dpd_sw_rst</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Controls the reset to dpd.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">conv_clk_out_buf_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_buf_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mixer_i_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">iq_div_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">flb_sdm_on</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">flb_rstn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">flb_os_div3_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">flb_os_div2_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">flb_os_div1_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">flb_os_div0_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">flb_os_div_pwrdn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dig_ref_clk_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco1_div_pwrdn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco1_buf_lo_pwrdn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco1_buf_pwrdn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco1_pwrdn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tdc_pwrdn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">main_ref_clk_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ana_dig_isolation_off</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldo_core_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldo_dcodig_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ldo_dig_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tdc_fldo_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dig_ana_isolation_off</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">band_gap_ref_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lvl_shift_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6A986C3715A98D03" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d8</span> Register(32 bit) pllreg54_csr_memory_ctrl1</span><br/>
      <span class="sdescdet">AnaRF PLL csr_memory_ctrl1</span><br/>
      <span class="ldescdet">PLL memory control 1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f10d8</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000a54</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="15">reserved573</td>
        <td class="fldnorm" colspan="1">sram_bc2</td>
        <td class="fldnorm" colspan="1">sram_bc1</td>
        <td class="fldnorm" colspan="3">sram_wpulse</td>
        <td class="fldnorm" colspan="3">sram_wa</td>
        <td class="fldnorm" colspan="2">tptam_ra</td>
        <td class="fldnorm" colspan="4">sram_rm</td>
        <td class="fldnorm" colspan="1">sram_rme</td>
        <td class="fldnorm" colspan="1">sram_test_rnm</td>
        <td class="fldnorm" colspan="1">sram_test1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="15">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved573</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sram_bc2</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sram_bc1</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sram_wpulse</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sram_wa</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tptam_ra</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sram_rm</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0xa;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sram_rme</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sram_test_rnm</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sram_test1</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6FC08F578BFE39BC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000dc</span> Register(32 bit) pllreg55_csr_memory_ctrl2</span><br/>
      <span class="sdescdet">AnaRF PLL csr_memory_ctrl2</span><br/>
      <span class="ldescdet">PLL memory control 2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f10dc</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x001014a8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="10">reserved586</td>
        <td class="fldnorm" colspan="1">sd</td>
        <td class="fldnorm" colspan="1">dsb</td>
        <td class="fldnorm" colspan="1">fiso</td>
        <td class="fldnorm" colspan="1">ls</td>
        <td class="fldnorm" colspan="1">tpram_bc2</td>
        <td class="fldnorm" colspan="1">tpram_bc1</td>
        <td class="fldnorm" colspan="3">tpram_wpulse</td>
        <td class="fldnorm" colspan="3">tpram_wa</td>
        <td class="fldnorm" colspan="2">tptam_ra</td>
        <td class="fldnorm" colspan="4">tpram_rm</td>
        <td class="fldnorm" colspan="1">tpram_rme</td>
        <td class="fldnorm" colspan="1">tpram_testrwm</td>
        <td class="fldnorm" colspan="1">tpram_test_rnm</td>
        <td class="fldnorm" colspan="1">tpram_test1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved586</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sd</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">shut down control</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dsb</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">deep sleep bar</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fiso</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ls</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tpram_bc2</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tpram_bc1</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tpram_wpulse</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tpram_wa</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tptam_ra</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tpram_rm</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0xa;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tpram_rme</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tpram_testrwm</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tpram_test_rnm</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tpram_test1</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D2874D8B806DBBFA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e0</span> Register(32 bit) pllreg56_csr_vband_div_bias</span><br/>
      <span class="sdescdet">AnaRF PLL csr_vband_div_bias</span><br/>
      <span class="ldescdet">PLL vband bias div control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f10e0</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00010000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="15">reserved604</td>
        <td class="fldnorm" colspan="1">pwrdn</td>
        <td class="fldnorm" colspan="7">dac_n_ctrl</td>
        <td class="fldnorm" colspan="1">dac_n_en</td>
        <td class="fldnorm" colspan="7">dac_p_ctrl</td>
        <td class="fldnorm" colspan="1">dac_p_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="15">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="7">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="7">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved604</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pwrdn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Divider power down</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dac_n_ctrl</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">NMOS DAC voltage control</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dac_n_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">NMOS DAC enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dac_p_ctrl</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">PMOS DAC voltage control</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dac_p_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">PMOS DAC enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A09A53AF305B3611" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e4</span> Register(32 bit) pllreg57_csr_vband</span><br/>
      <span class="sdescdet">AnaRF PLL csr_vband</span><br/>
      <span class="ldescdet">PLL vband control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f10e4</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="12">reserved613</td>
        <td class="fldnorm" colspan="7">mux_bias_ctrl</td>
        <td class="fldnorm" colspan="1">mux_bias_en</td>
        <td class="fldnorm" colspan="8">dco_bias_ctrl</td>
        <td class="fldnorm" colspan="4">dco_bias_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="12">RW</td>
        <td class="accno" colspan="7">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved613</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mux_bias_ctrl</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Bias of the MUX output driver control.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mux_bias_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Bias of the MUX output driver enable.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_bias_ctrl</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">DCO bias control</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_bias_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">De-muxed (MUTEX-1) DCO&lt;3:0&gt; bias enable. LSB for the lowest band, MSB for the highest.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A45EAB771B960ADC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e8</span> Register(32 bit) pllreg58_csr_tdc_clk_gating</span><br/>
      <span class="sdescdet">AnaRF PLL csr_tdc_clk_gating</span><br/>
      <span class="ldescdet">PLL TDC clock gating
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f10e8</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00003c13</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="12">reserved621</td>
        <td class="fldnorm" colspan="10">mux_ctrl</td>
        <td class="fldnorm" colspan="10">ff_grp_pwrdn</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="12">RW</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="10">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved621</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mux_ctrl</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Controls the gating (ref clock) MUX</span></p>
          <p><b>Reset: </b>hex:0x00f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ff_grp_pwrdn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Power down a group of flip flops (start counting from the end of TDC</span></p>
          <p><b>Reset: </b>hex:0x013;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D234648166A3CA1E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000ec</span> Register(32 bit) pllreg59_csr_pnc</span><br/>
      <span class="sdescdet">AnaRF PLL csr_pnc</span><br/>
      <span class="ldescdet">PLL PNC controls
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f10ec</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0406461c</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="5">reserved627</td>
        <td class="fldnorm" colspan="4">clock_shifter</td>
        <td class="fldnorm" colspan="1">sat</td>
        <td class="fldnorm" colspan="8">mrate</td>
        <td class="fldnorm" colspan="8">drate</td>
        <td class="fldnorm" colspan="5">dpd_bit_sel</td>
        <td class="fldnorm" colspan="1">en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved627</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_shifter</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">pnc out data clock shifter. Shift the output clock phase (has effect over pnc_clk domain  internal registers).<br/>Bits [2:0] add relay to phase (200-400ps per unit depands on silicon type)<br/>Bit  [3] invert clock.</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sat</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Input bit select saturation sticky bit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mrate</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Modem rate control word.</span></p>
          <p><b>Reset: </b>hex:0x19;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">drate</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">DPLL rate control word.</span></p>
          <p><b>Reset: </b>hex:0x18;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dpd_bit_sel</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">DPD bit select (31 signed -&gt;8 signed). Defined as right shifts followed by round and saturation check. Need to support up to 31-8+1=24 right shifts where the extra state is for zero input.</span></p>
          <p><b>Reset: </b>hex:0x0e;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Global PNC enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_64C97FC84E8B72AB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f0</span> Register(32 bit) pllreg60_csr_ae</span><br/>
      <span class="sdescdet">AnaRF PLL csr_ae</span><br/>
      <span class="ldescdet">PLL ae controls
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f10f0</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x003e07e4</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">reserved637</td>
        <td class="fldnorm" colspan="8">dco_base</td>
        <td class="fldnorm" colspan="9">pmax_base</td>
        <td class="fldnorm" colspan="2">kdco</td>
        <td class="fldnorm" colspan="4">rdtc_delay</td>
        <td class="fldnorm" colspan="1">en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved637</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_base</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">this is the dco frequency base (8 bit integer).</span></p>
          <p><b>Reset: </b>hex:0x3e;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pmax_base</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Maximum period (effectively, the TDC resolution) </span></p>
          <p><b>Reset: </b>hex:0x00f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">kdco</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">kdco- Band gain to full scale. actual kdco is 2^(2-csr_ae_kdco)</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rdtc_delay</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">enables the analog emualtor </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ED44406877FAB159" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f4</span> Register(32 bit) pllreg61_csr_ldo_pdos</span><br/>
      <span class="sdescdet">AnaRF PLL csr_ldo_pdos</span><br/>
      <span class="ldescdet">PLL PDOS control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f10f4</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">reserved646</td>
        <td class="fldnorm" colspan="1">w1c</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RW</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved646</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">w1c</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">pdos feature. Once written cannot be set to 1 again (unless hw reset) Setting to 0 will disable the option to write to any LDO bypass_en. <br/>Has priority over 8585 modes.<br/>It is W1C register and not defined in such a way because of gap in essence.<br/>should not be check for read in VP.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BDE40A47C0BADE48" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f8</span> Register(32 bit) pllreg62_csr_bist_stat</span><br/>
      <span class="sdescdet">AnaRF PLL csr_bist_stat</span><br/>
      <span class="ldescdet">PLL BIST staus
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f10f8</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x00002000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x00002000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">bist_crc</td>
        <td class="fldnorm" colspan="2">bist_mem_fail_seq</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="2">bist_mem_fail_num</td>
        <td class="fldnorm" colspan="1">test_reg_pass</td>
        <td class="fldnorm" colspan="1">test_reg_done</td>
        <td class="fldnorm" colspan="1">test_mem_pass</td>
        <td class="fldnorm" colspan="1">test_mem_done</td>
        <td class="fldnorm" colspan="1">test_dp_pass</td>
        <td class="fldnorm" colspan="1">test_dp_done</td>
        <td class="fldnorm" colspan="4">bist_cfg</td>
        <td class="fldnorm" colspan="1">bist_on</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">bist_crc</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">shows current output of the CRC.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">bist_mem_fail_seq</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">indicates which sequence failed in memory test (only in case of test_mem_pass == 0) </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:11]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">bist_mem_fail_num</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">indicates which mem failed (only in case of test_mem_pass == 0) <br/>0 - sem 1 -afs 2- rdtc</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">test_reg_pass</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">indicates if registers test passed</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">test_reg_done</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">indicates if registers test is done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">test_mem_pass</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">indicates if memories test passed</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">test_mem_done</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">indicates if memories test is done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">test_dp_pass</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">indicates if datapath test passed</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">test_dp_done</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">indicates if datapath test is done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">bist_cfg</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">shows bist config status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">bist_on</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">bist status indication.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F46F7C27D91EAA9D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000fc</span> Register(32 bit) pllreg63_csr_ldo3</span><br/>
      <span class="sdescdet">AnaRF PLL csr_ldo3</span><br/>
      <span class="ldescdet">PLL LDO3 control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f10fc</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000140</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="4">aux_ldo_res_ctrl</td>
        <td class="fldnorm" colspan="2">aux_ldo_sink_curr</td>
        <td class="fldnorm" colspan="4">aux_ldo_vout_tune</td>
        <td class="fldnorm" colspan="1">aux_ldo_mon_en</td>
        <td class="fldnorm" colspan="1">aux_ldo_start_up_en</td>
        <td class="fldnorm" colspan="1">aux_ldo_bypass_en</td>
        <td class="fldnorm" colspan="1">aux_ldo_highz_en</td>
        <td class="fldnorm" colspan="1">aux_ldo_lp_en</td>
        <td class="fldnorm" colspan="1">aux_ldo_en</td>
        <td class="fldnorm" colspan="4">lopa_ldo_res_ctrl</td>
        <td class="fldnorm" colspan="2">lopa_ldo_sink_curr</td>
        <td class="fldnorm" colspan="4">lopa_ldo_vout_tune</td>
        <td class="fldnorm" colspan="1">lopa_ldo_mon_en</td>
        <td class="fldnorm" colspan="1">lopa_ldo_start_up_en</td>
        <td class="fldnorm" colspan="1">lopa_ldo_bypass_en</td>
        <td class="fldnorm" colspan="1">lopa_ldo_highz_en</td>
        <td class="fldnorm" colspan="1">lopa_ldo_lp_en</td>
        <td class="fldnorm" colspan="1">lopa_ldo_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">aux_ldo_res_ctrl</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">aux_ldo_sink_curr</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">aux_ldo_vout_tune</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">aux_ldo_mon_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">aux_ldo_start_up_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">aux_ldo_bypass_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">aux_ldo_highz_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">aux_ldo_lp_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">aux_ldo_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lopa_ldo_res_ctrl</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lopa_ldo_sink_curr</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lopa_ldo_vout_tune</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">lopa_ldo_vlout_tune[1:0] = tune VREF for LOPA-LDO<br/>lopa_ldo_vlout_tune[3:2] = tune VREF for SYSREF/AUX/FAST LDOs<br/>lopa_ldo_vlout_tune[1:0]: 0x0=0.7V, 0x1=0.8V, 0x2=0.9V, 0x3=1.0V <br/>lopa_ldo_vlout_tune[3:2]: 0x0=0.7V, 0x1=0.8V, 0x2=0.9V, 0x3=1.0V</span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lopa_ldo_mon_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lopa_ldo_start_up_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lopa_ldo_bypass_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lopa_ldo_highz_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lopa_ldo_lp_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lopa_ldo_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6112FB36CDFCE0C7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000100</span> Register(32 bit) pllreg64_csr_abc_ctrl1</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_ctrl1</span><br/>
      <span class="ldescdet">PLL control general
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1100</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00006900</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="9">dig_spare</td>
        <td class="fldnorm" colspan="1">freq_sel_int_en</td>
        <td class="fldnorm" colspan="4">freq_sel_int_val</td>
        <td class="fldnorm" colspan="4">ref_clk_out_div</td>
        <td class="fldnorm" colspan="1">ref_clk_out_en</td>
        <td class="fldnorm" colspan="4">seq_clk_div</td>
        <td class="fldnorm" colspan="1">seq_clk_en</td>
        <td class="fldnorm" colspan="3">bgp_ldo_vout_tune</td>
        <td class="fldnorm" colspan="1">bgp_ldo_bypass_en</td>
        <td class="fldnorm" colspan="3">bgp_trim</td>
        <td class="fldnorm" colspan="1">bgp_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dig_spare</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">freq_sel_int_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">freq_sel_int_val</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ref_clk_out_div</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">default: 0x1 = divide by 2</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ref_clk_out_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">seq_clk_div</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">default: 0x4 = divide by 16</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">seq_clk_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">bgp_ldo_vout_tune</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">bgp_ldo_bypass_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">bgp_trim</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">bgp_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AB05552A593EF2CF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000104</span> Register(32 bit) pllreg65_csr_abc_dcotc1</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_dcotc1</span><br/>
      <span class="ldescdet">PLL dcotc1 control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1104</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00140204</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="10">reserved700</td>
        <td class="fldnorm" colspan="12">dcotc1_data</td>
        <td class="fldnorm" colspan="1">dcotc1_ctrl_dec_clk_en</td>
        <td class="fldnorm" colspan="1">dcotc1_ctrl_dec_1hot_en</td>
        <td class="fldnorm" colspan="4">dcotc1_ctrl_sdm_clk_div</td>
        <td class="fldnorm" colspan="2">dcotc1_ctrl_sdm_clk_lag</td>
        <td class="fldnorm" colspan="1">dcotc1_ctrl_sdm_order</td>
        <td class="fldnorm" colspan="1">dcotc1_ctrl_sdm_on</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="12">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved700</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcotc1_data</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x500;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcotc1_ctrl_dec_clk_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcotc1_ctrl_dec_1hot_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcotc1_ctrl_sdm_clk_div</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcotc1_ctrl_sdm_clk_lag</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcotc1_ctrl_sdm_order</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcotc1_ctrl_sdm_on</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_47B28297FBAAF702" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000108</span> Register(32 bit) pllreg66_csr_abc_dcotc2</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_dcotc2</span><br/>
      <span class="ldescdet">PLL DCOtc2 control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1108</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x007bcd40</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="2">dcotc2_opmode</td>
        <td class="fldnorm" colspan="3">dcotc2_ramp_delay_mult</td>
        <td class="fldnorm" colspan="8">dcotc2_ramp_delay</td>
        <td class="fldnorm" colspan="5">dcotc2_cal_cycles</td>
        <td class="fldnorm" colspan="1">dcotc2_fsm_reset</td>
        <td class="fldnorm" colspan="2">dcotc2_iir_gear</td>
        <td class="fldnorm" colspan="3">dcotc2_wait_cycles_mult</td>
        <td class="fldnorm" colspan="8">dcotc2_wait_cycles</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcotc2_opmode</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">0:disable, 1:dlf_th_ind, 2:tc_tresh_center, 3:tc_tresh_top/bot</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcotc2_ramp_delay_mult</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">cycle multiplier: 0=1,1=2,2=4,...,4=16,...,7=128  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcotc2_ramp_delay</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">#cycles to wait for settling and average, ~4ns / LSB @ 245.76MHz </span></p>
          <p><b>Reset: </b>hex:0x0f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcotc2_cal_cycles</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">number of calibration steps / mem addr for readback after cal.</span></p>
          <p><b>Reset: </b>hex:0x0f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcotc2_fsm_reset</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">manual FSM reset </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcotc2_iir_gear</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">gear value 0 to 3  </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcotc2_wait_cycles_mult</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">cycle multiplier: 0x0=1,0x11=2,0x2=4,...,0x4=16,...,0x7=128</span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcotc2_wait_cycles</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">#cycles to wait for settling and average, ~4ns / LSB @ 245.76MHz</span></p>
          <p><b>Reset: </b>hex:0x40;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EABD7042C130C7DE" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000010c</span> Register(32 bit) pllreg67_csr_abc_dcotc3</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_dcotc3</span><br/>
      <span class="ldescdet">PLL DCOttc3 control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f110c</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00011808</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="15">dcotc3_spare2</td>
        <td class="fldnorm" colspan="1">dcotc3_th_from_cal</td>
        <td class="fldnorm" colspan="6">dcotc3_dlf_th_val</td>
        <td class="fldnorm" colspan="5">dcotc3_spare1</td>
        <td class="fldnorm" colspan="3">dcotc3_ramp_step</td>
        <td class="fldnorm" colspan="2">dcotc3_tcmode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="15">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcotc3_spare2</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">spare2 signal tbd</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcotc3_th_from_cal</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">0:th from register dcotc3_dlf_th_val, 1:th from calibration </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcotc3_dlf_th_val</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">treshold for activation of switching 0x1000</span></p>
          <p><b>Reset: </b>hex:0x06;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcotc3_spare1</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">spare1 signal tbd</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcotc3_ramp_step</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">step size for ramp 2^dcotc3_ramp_step </span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcotc3_tcmode</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">0: direct switch, 1: ramp with sdm</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_63009504F34A3C0F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000110</span> Register(32 bit) pllreg68_csr_abc_dcotc4</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_dcotc4</span><br/>
      <span class="ldescdet">PLL DCOtc4 control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1110</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x000003ff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x000003ff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="11">reserved731</td>
        <td class="fldnorm" colspan="1">dcotc4_calmem_wr_strb</td>
        <td class="fldnorm" colspan="4">dcotc4_calmem_addr</td>
        <td class="fldnorm" colspan="6">dcotc4_calmem_data</td>
        <td class="fldgap" colspan="10">-</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="11">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="10">-</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved731</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcotc4_calmem_wr_strb</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">calibration memory write strobe</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcotc4_calmem_addr</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">calibration memory address</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcotc4_calmem_data</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">csr_abc_dcotc4_rdata = {csr_abc_dcotc4_reg[31:16],csr_abc_dcotc4_calmem_data_i}</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FA7481DC878A1233" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000114</span> Register(32 bit) pllreg69_csr_abc_phlock1</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_phlock1</span><br/>
      <span class="ldescdet">PLL phase lock det
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1114</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="11">reserved738</td>
        <td class="fldnorm" colspan="1">phlock1_fsm_reset</td>
        <td class="fldnorm" colspan="10">phlock1_target_pos</td>
        <td class="fldnorm" colspan="10">phlock1_target_neg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="11">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="10">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved738</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock1_fsm_reset</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">0=normal operation, 1=force fsm reset to idle state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock1_target_pos</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">target phase for rising edge</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock1_target_neg</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">target phase for falling edge</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1DA1B25DE0444B75" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000118</span> Register(32 bit) pllreg70_csr_abc_phlock2</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_phlock2</span><br/>
      <span class="ldescdet">PLL phase lock detecor2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1118</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">phlock2_wait_cycles</td>
        <td class="fldnorm" colspan="4">phlock2_err_shift</td>
        <td class="fldnorm" colspan="2">phlock2_stop_cond</td>
        <td class="fldnorm" colspan="2">phlock2_iir_gear</td>
        <td class="fldnorm" colspan="1">phlock2_iir_on</td>
        <td class="fldnorm" colspan="2">phlock2_target_edge</td>
        <td class="fldnorm" colspan="2">phlock2_mode2</td>
        <td class="fldnorm" colspan="2">phlock2_mode1</td>
        <td class="fldnorm" colspan="1">phlock2_strobe</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock2_wait_cycles</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">#cycles to wait for settling and average   </span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock2_err_shift</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">phase error multiplier (left shift) , good value is 0x4</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock2_stop_cond</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">0=falling strobe, 1=phaselock ok, 2, 3=TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock2_iir_gear</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">gear value 0 to 3, good value is 0x2</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock2_iir_on</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">0=iir controlled by FSM, 1=always enable iir</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock2_target_edge</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">0=falling, 1=rising, 2=fall then rise, 3=rise then fall</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock2_mode2</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">0=manual rising strobe, 1=DPD, 2=LockDet, 3=TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock2_mode1</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">0=manual rising strobe, 1=manual double strobe, 2=auto, 3=phaselock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock2_strobe</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">inject strobe control bit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A1623AE9F9ACDDE4" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000011c</span> Register(32 bit) pllreg71_csr_abc_phlock3</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_phlock3</span><br/>
      <span class="ldescdet">PLL phase lock detector 3
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f111c</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="12">phlock3_spare</td>
        <td class="fldnorm" colspan="20">phlock3_inject_val</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="12">RW</td>
        <td class="accno" colspan="20">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock3_spare</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">spare</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock3_inject_val</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">inject value word</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_29FA8A84D67F3A01" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000120</span> Register(32 bit) pllreg72_csr_abc_phlock4</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_phlock4</span><br/>
      <span class="ldescdet">PLL phase lock detector 4
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1120</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">phlock4_sftdc_sem_index_reg_en</td>
        <td class="fldnorm" colspan="1">phlock4_sftdc_fsm_reset</td>
        <td class="fldnorm" colspan="4">phlock4_sftdc_phase_step</td>
        <td class="fldnorm" colspan="4">phlock4_sftdc_err_shift</td>
        <td class="fldnorm" colspan="10">phlock4_sftdc_start_phase</td>
        <td class="fldnorm" colspan="2">phlock4_sftdc_iir_gear_i</td>
        <td class="fldnorm" colspan="2">phlock4_sftdc_stup_ccm3</td>
        <td class="fldnorm" colspan="2">phlock4_sftdc_stup_ccm2</td>
        <td class="fldnorm" colspan="2">phlock4_sftdc_stup_ccm1</td>
        <td class="fldnorm" colspan="1">phlock4_sftdc_targ_edge</td>
        <td class="fldnorm" colspan="1">phlock4_sftdc_lock_seq_on</td>
        <td class="fldnorm" colspan="1">phlock4_sftdc_init_seq_on</td>
        <td class="fldnorm" colspan="1">phlock4_sftdc_stup_seq_on</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock4_sftdc_sem_index_reg_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">enable output register</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock4_sftdc_fsm_reset</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">SFTDC FSM reset</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock4_sftdc_phase_step</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">phase step for linear search        </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock4_sftdc_err_shift</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">phase error scaling, #bits shift for phase error generation</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock4_sftdc_start_phase</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">starting phase for phase search</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock4_sftdc_iir_gear_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">iir gear in phaselock for phase search</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock4_sftdc_stup_ccm3</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">cyclecount_multiplyer3 for the TDC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock4_sftdc_stup_ccm2</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">cyclecount_multiplyer2 for the TDC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock4_sftdc_stup_ccm1</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">cyclecount_multiplyer1 for the TDC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock4_sftdc_targ_edge</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">phaselock target edge (0=falling, 1=rising)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock4_sftdc_lock_seq_on</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">SFTDC lock sequencer on</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock4_sftdc_init_seq_on</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">SFTDC init sequencer on</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock4_sftdc_stup_seq_on</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">SFTDC startup sequencer on</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6F818A730EA06EB7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000124</span> Register(32 bit) pllreg73_csr_abc_phlock5</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_phlock5</span><br/>
      <span class="ldescdet">PLL phase lock detector 5
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1124</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">phlock5_sftdc_sem_end_ovrd_i</td>
        <td class="fldnorm" colspan="15">phlock5_sftdc_sem_end_phase_i</td>
        <td class="fldnorm" colspan="1">phlock5_sftdc_sem_start_ovrd_i</td>
        <td class="fldnorm" colspan="15">phlock5_sftdc_sem_start_phase_i</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="15">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="15">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock5_sftdc_sem_end_ovrd_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">if 1 use phlock5_sftdc_sem_end_phase_i</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock5_sftdc_sem_end_phase_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">end phase for SFTDC search </span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock5_sftdc_sem_start_ovrd_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">if 1 use phlock5_sftdc_sem_start_phase_i</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock5_sftdc_sem_start_phase_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">start phase for SFTDC search </span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AA42BB7057A911E0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000128</span> Register(32 bit) pllreg74_csr_abc_phlock6</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_phlock6</span><br/>
      <span class="ldescdet">PLL phase lock detector 6
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1128</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="29">reserved779</td>
        <td class="fldnorm" colspan="1">phlock6_sftdc_phlock_done1_ovrd_i</td>
        <td class="fldnorm" colspan="1">phlock6_sftdc_phlock_done0_ovrd_i</td>
        <td class="fldnorm" colspan="1">phlock6_sftdc_done_inj_en_i</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="29">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved779</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock6_sftdc_phlock_done1_ovrd_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock6_sftdc_phlock_done0_ovrd_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock6_sftdc_done_inj_en_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4F4B76755C53B245" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000012c</span> Register(32 bit) pllreg75_csr_abc_stat1</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_stat1</span><br/>
      <span class="ldescdet">PLL status control 1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f112c</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="2">reserved791</td>
        <td class="fldnorm" colspan="1">d_sftdc_phlock_done1_s</td>
        <td class="fldnorm" colspan="1">d_sftdc_phlock_done0_s</td>
        <td class="fldnorm" colspan="4">phlock_fsm_sftdc_state_s</td>
        <td class="fldnorm" colspan="4">phlock_fsm_state_s</td>
        <td class="fldnorm" colspan="10">phlock_pri_enc_iir_pos_s</td>
        <td class="fldnorm" colspan="10">phlock_pri_enc_iir_neg_s</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="10">RO</td>
        <td class="accno" colspan="10">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:30]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved791</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_sftdc_phlock_done1_s</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">d_sftdc_phlock_done1_s signal for done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_sftdc_phlock_done0_s</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">d_sftdc_phlock_done0_s signal for done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:24]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock_fsm_sftdc_state_s</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">phlock_fsm_sftdc_state_s signal TDC state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:20]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock_fsm_state_s</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">phlock_fsm_state_s state value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:10]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock_pri_enc_iir_pos_s</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">phlock_pri_enc_iir_pos_s pos word</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock_pri_enc_iir_neg_s</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">phlock_pri_enc_iir_neg_s neg word</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E195003A692AF36B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000130</span> Register(32 bit) pllreg76_csr_abc_stat2</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_stat2</span><br/>
      <span class="ldescdet">PLL status control 2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1130</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">avc_stat2_spare</td>
        <td class="fldnorm" colspan="12">d_dsnt_dco_tc_data</td>
        <td class="fldnorm" colspan="3">dcotc_fsm_cal_state</td>
        <td class="fldnorm" colspan="16">dcotc_cal_mem_rdbk</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="12">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="16">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">avc_stat2_spare</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">spare</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:19]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_dsnt_dco_tc_data</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">d_dsnt_dco_tc_data_s[11:0] dco word</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcotc_fsm_cal_state</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dcotc_fsm_cal_state_s[2:0] dco state word</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcotc_cal_mem_rdbk</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dcotc_cal_mem_rdbk_s[DLF_WIDTH-1:0] mem readback</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E68E14B2DA4467E2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000134</span> Register(32 bit) pllreg77_csr_abc_stat3</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_stat3</span><br/>
      <span class="ldescdet">PLL status control 3
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1134</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">csr_abc_dcotc4_calmem_data</td>
        <td class="fldnorm" colspan="16">dcotc_dlf_iir</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="accno" colspan="16">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">csr_abc_dcotc4_calmem_data</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">csr_abc_dcotc4_calmem_data_s[15:0] selected by csr_abc_dcotc4.dcotc4_calmem_addr</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dcotc_dlf_iir</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dcotc_dlf_iir_s[15:0] iir word</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5DF8EA8521167248" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000138</span> Register(32 bit) pllreg78_csr_abc_flb1</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_flb1</span><br/>
      <span class="ldescdet">PLL flb1 control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1138</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0001100b</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="15">csr_abc_flb1_spare14b</td>
        <td class="fldnorm" colspan="1">sdm_order_sx</td>
        <td class="fldnorm" colspan="2">smpl_clk_lag_sx</td>
        <td class="fldnorm" colspan="2">mtrx_clk_lag_sx</td>
        <td class="fldnorm" colspan="4">sdm_ctrl_sx</td>
        <td class="fldnorm" colspan="3">sdm_man_val_sx</td>
        <td class="fldnorm" colspan="1">sdm_man_on_sx</td>
        <td class="fldnorm" colspan="1">ft_clk_en_sx</td>
        <td class="fldnorm" colspan="1">ft_clk_inv_sx</td>
        <td class="fldnorm" colspan="1">rstn_sx</td>
        <td class="fldnorm" colspan="1">sdm_on_sx</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="15">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">csr_abc_flb1_spare14b</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sdm_order_sx</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Sampling clock (both FT and CT data) lag.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">smpl_clk_lag_sx</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Sampling clock (both FT and CT data) lag.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mtrx_clk_lag_sx</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Final row/col/band sampling clock. Always one clock behind smpl_clk_lag (by design). Default value (1) ensures sync with OS output</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sdm_ctrl_sx</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sdm_man_val_sx</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Decoded manual SDM control value.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sdm_man_on_sx</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Use manual SDM control.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ft_clk_en_sx</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">clock enable for Sigma-Delta modulator</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ft_clk_inv_sx</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Use inversed version of the FT valid signal. Effectively increases the loop delay by 1/2 cycle. May alleviate timing/synchronization problems.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rstn_sx</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">acitve low reset to the fast logic (flb) block.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sdm_on_sx</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Turn the Sigma-Delata modulator on (enable noise shaping). Activates the clock and removes reset from the sampling registers.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5E4479E524674C21" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000013c</span> Register(32 bit) pllreg79_csr_abc_flb2</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_flb2</span><br/>
      <span class="ldescdet">PLL flb2 control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f113c</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0001100b</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="15">csr_abc_flb2_spare14b</td>
        <td class="fldnorm" colspan="1">sdm_order_dx</td>
        <td class="fldnorm" colspan="2">smpl_clk_lag_dx</td>
        <td class="fldnorm" colspan="2">mtrx_clk_lag_dx</td>
        <td class="fldnorm" colspan="4">sdm_ctrl_dx</td>
        <td class="fldnorm" colspan="3">sdm_man_val_dx</td>
        <td class="fldnorm" colspan="1">sdm_man_on_dx</td>
        <td class="fldnorm" colspan="1">ft_clk_en_dx</td>
        <td class="fldnorm" colspan="1">ft_clk_inv_dx</td>
        <td class="fldnorm" colspan="1">rstn_dx</td>
        <td class="fldnorm" colspan="1">sdm_on_dx</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="15">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">csr_abc_flb2_spare14b</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sdm_order_dx</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Sampling clock (both FT and CT data) lag.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">smpl_clk_lag_dx</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Sampling clock (both FT and CT data) lag.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mtrx_clk_lag_dx</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Final row/col/band sampling clock. Always one clock behind smpl_clk_lag (by design). Default value (1) ensures sync with OS output</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sdm_ctrl_dx</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">csr_abc_flbdx_sdm_ctrl_dx[0] = csr_abc_flbdx_sdm4x_on<br/>csr_abc_flbdx_sdm_ctrl_dx[1] = csr_abc_flbdx_offset_mode_on</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sdm_man_val_dx</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Decoded manual SDM control value.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sdm_man_on_dx</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Use manual SDM control.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ft_clk_en_dx</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">clock enable for Sigma-Delta modulator</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ft_clk_inv_dx</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Use inversed version of the FT valid signal. Effectively increases the loop delay by 1/2 cycle. May alleviate timing/synchronization problems.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rstn_dx</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">acitve low reset to the fast logic (flb) block.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sdm_on_dx</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Turn the Sigma-Delata modulator on (enable noise shaping). Activates the clock and removes reset from the sampling registers.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BCE74F3E08F3E49C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000140</span> Register(32 bit) pllreg80_csr_abc_dlfx1</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_dlfx1</span><br/>
      <span class="ldescdet">PLL dlfx control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1140</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x80443f7f</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">mtrx_dis_val</td>
        <td class="fldnorm" colspan="1">fix_config</td>
        <td class="fldnorm" colspan="1">offset_mode_on</td>
        <td class="fldnorm" colspan="1">mtrx_dx_dis</td>
        <td class="fldnorm" colspan="1">mtrx_sx_dis</td>
        <td class="fldnorm" colspan="1">mtrx_swap</td>
        <td class="fldnorm" colspan="2">mtrx_mod</td>
        <td class="fldnorm" colspan="1">hyst_on</td>
        <td class="fldnorm" colspan="8">sdm_th</td>
        <td class="fldnorm" colspan="8">sdm_ofs</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mtrx_dis_val</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet"> value applied to disabled matrix</span></p>
          <p><b>Reset: </b>hex:0x80;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">fix_config</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">1: fix config problems for dlfx1_mtrx_mode_s</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">offset_mode_on</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">1: dlfx offset mode on<br/>flb_dx_offset_mode_on_s = csr_abc_flbdx_sdm_on_dx &amp; csr_abc_flbdx_sdm4x_on &amp; csr_abc_flbdx_offset_mode_on<br/>dlfx1_offset_mode_on_s  = csr_abc_flbsx_sdm_on_sx &amp; csr_abc_flbdx_sdm_on_dx &amp; csr_abc_dlfx1_offset_mode_on; // both sdm on and enabled</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mtrx_dx_dis</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">1: MTRX_DX disabled  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mtrx_sx_dis</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">1: MTRX_SX disabled  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mtrx_swap</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">0: MTRX_SX before MTRX_DX, 1: MTRX_DX before MTRX_SX</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mtrx_mod</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">0=linear, 1=ping-pong, 2=both-SDM (0=MM_LINEAR, 1=MM_PINGPONG, 2=MM_BOTHSDM)</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">hyst_on</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">hyst_on = 1: use SDM hysteresis, offset_mode_on must be 1, both SDM enabled or SDM4x enabled</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sdm_th</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">SDM treshold for DLF hysteresis mode</span></p>
          <p><b>Reset: </b>hex:0x3f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sdm_ofs</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet"> SDM offset for DLF hysteresis mode</span></p>
          <p><b>Reset: </b>hex:0x7f;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9244BDD27B37B1F9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000144</span> Register(32 bit) pllreg81_csr_abc_stat4</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_stat4</span><br/>
      <span class="ldescdet">PLL status control 4
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1144</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="4">reserved852</td>
        <td class="fldnorm" colspan="4">phlock_fsm_sftdc_state_s</td>
        <td class="fldnorm" colspan="4">phlock_fsm_pl_state_s</td>
        <td class="fldnorm" colspan="2">d_sftdc_all1_s</td>
        <td class="fldnorm" colspan="2">d_sftdc_all0_s</td>
        <td class="fldnorm" colspan="8">d_sftdc_zm1_i</td>
        <td class="fldnorm" colspan="8">d_sftdc_zm0_i</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="8">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:28]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved852</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:24]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock_fsm_sftdc_state_s</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">phlock_fsm_sftdc_state_s state word</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:20]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock_fsm_pl_state_s</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">phlock_fsm_pl_state_s state word</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:18]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_sftdc_all1_s</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">d_sftdc_all1_s all one</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_sftdc_all0_s</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">d_sftdc_all0_s all zero</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_sftdc_zm1_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet"> d_sftdc_zm1_i tdc zm1</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_sftdc_zm0_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet"> d_sftdc_zm0_i tdc zm0</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E396E05726817234" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000148</span> Register(32 bit) pllreg82_csr_abc_stat5</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_stat5</span><br/>
      <span class="ldescdet">PLL status control 5
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1148</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="2">reserved862</td>
        <td class="fldnorm" colspan="10">phlock_pri_enc_iir_neg_s</td>
        <td class="fldnorm" colspan="10">pri_enc_index_pos</td>
        <td class="fldnorm" colspan="10">pri_enc_index_neg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="10">RO</td>
        <td class="accno" colspan="10">RO</td>
        <td class="accno" colspan="10">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:30]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved862</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:20]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">phlock_pri_enc_iir_neg_s</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">phlock_pri_enc_iir_neg_s iir neg </span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:10]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pri_enc_index_pos</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">pri_enc_index_pos index pos</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pri_enc_index_neg</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">pri_enc_index_neg index neg</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D45FD40C7A7FDE89" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000014c</span> Register(32 bit) pllreg83_csr_abc_stat6</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_stat6</span><br/>
      <span class="ldescdet">PLL status control 6
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f114c</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="2">reserved869</td>
        <td class="fldnorm" colspan="10">d_phtdc_target_phase_ms</td>
        <td class="fldnorm" colspan="2">d_sftdc_all1_s</td>
        <td class="fldnorm" colspan="2">d_sftdc_all0_s</td>
        <td class="fldnorm" colspan="8">d_sftdc_zm1_i</td>
        <td class="fldnorm" colspan="8">d_sftdc_zm0_i</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="10">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="8">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:30]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved869</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:20]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_phtdc_target_phase_ms</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">d_phtdc_target_phase_ms target phase word</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:18]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_sftdc_all1_s</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">d_sftdc_all1_s all one</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_sftdc_all0_s</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">d_sftdc_all0_s all zero</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_sftdc_zm1_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet"> d_sftdc_zm1_i zm one</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_sftdc_zm0_i</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet"> d_sftdc_zm0_i zm zero</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9EF07CD671E998B1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000150</span> Register(32 bit) pllreg84_csr_abc_stat7</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_stat7</span><br/>
      <span class="ldescdet">PLL status control 7
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1150</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="2">reserved878</td>
        <td class="fldnorm" colspan="10">d_sftdc_range_mid_phase_ms</td>
        <td class="fldnorm" colspan="10">d_sftdc_range_end_phase_ms</td>
        <td class="fldnorm" colspan="10">d_sftdc_range_start_phase_ms</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="10">RO</td>
        <td class="accno" colspan="10">RO</td>
        <td class="accno" colspan="10">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:30]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved878</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:20]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_sftdc_range_mid_phase_ms</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">d_sftdc_range_mid_phase_ms mid phase</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:10]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_sftdc_range_end_phase_ms</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">d_sftdc_range_end_phase_ms edn phase</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_sftdc_range_start_phase_ms</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">d_sftdc_range_start_phase_ms start phase</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B459ACFD35CC6CAD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000154</span> Register(32 bit) pllreg85_csr_abc_stat8</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_stat8</span><br/>
      <span class="ldescdet">PLL status control 8
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1154</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="2">reserved885</td>
        <td class="fldnorm" colspan="15">d_sftdc_sem_end_phase_ms</td>
        <td class="fldnorm" colspan="15">d_sftdc_sem_start_phase_ms</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="15">RO</td>
        <td class="accno" colspan="15">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:30]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved885</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:15]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_sftdc_sem_end_phase_ms</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">d_sftdc_sem_end_phase_ms end phase</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_sftdc_sem_start_phase_ms</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">d_sftdc_sem_start_phase_ms start phase</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DEDA36E2285CE569" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000158</span> Register(32 bit) pllreg86_csr_abc_stat9</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_stat9</span><br/>
      <span class="ldescdet">PLL status control 9
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1158</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="2">reserved891</td>
        <td class="fldnorm" colspan="15">d_sem_index_neg_iir_m</td>
        <td class="fldnorm" colspan="15">d_sem_index_pos_iir_m</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="15">RO</td>
        <td class="accno" colspan="15">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:30]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved891</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:15]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_sem_index_neg_iir_m</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">d_sem_index_neg_iir_m neg iir</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">d_sem_index_pos_iir_m</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">d_sem_index_pos_iir_m pos iir</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B6632EC38EED182F" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000015c</span> Register(32 bit) pllreg87_csr_abc_stat10</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_stat10</span><br/>
      <span class="ldescdet">PLL status control 10
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f115c</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">reserved897</td>
        <td class="fldnorm" colspan="6">dlf_inv_p_da_mnt</td>
        <td class="fldnorm" colspan="6">dlf_inv_p_da_exp</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="6">RO</td>
        <td class="accno" colspan="6">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved897</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dlf_inv_p_da_mnt</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dlf_inv_p_da_mnt da mnt</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dlf_inv_p_da_exp</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dlf_inv_p_da_exp da exp</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1F0C97F6DAB36689" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000160</span> Register(32 bit) pllreg88_csr_abc_sftdc</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_sftdc</span><br/>
      <span class="ldescdet">PLL SFTDC control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1160</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">csr_abc_sftdc_ctrl</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">csr_abc_sftdc_ctrl</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">SFTDC control register</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_93D983C272E1C730" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000164</span> Register(32 bit) pllreg89_csr_abc_dcg_ctrl</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_dcg_ctrl</span><br/>
      <span class="ldescdet">PLL DCG control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1164</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">csr_abc_dcg_ctrl</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">csr_abc_dcg_ctrl</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Digital Clock Generator control register</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7ADFC308CB98CB65" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000168</span> Register(32 bit) pllreg90_csr_abc_dco_ldo1_ctrl</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_dco_ldo1_ctrl</span><br/>
      <span class="ldescdet">PLL DCO ldo1 control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1168</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000dc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="6">dco_ldo1_ctrl_spare6b</td>
        <td class="fldnorm" colspan="3">bgp_trim</td>
        <td class="fldnorm" colspan="1">bgp_en</td>
        <td class="fldnorm" colspan="1">filter_byp_en</td>
        <td class="fldnorm" colspan="3">vref_trim</td>
        <td class="fldnorm" colspan="4">dco_core_ldo_res_ctrl</td>
        <td class="fldnorm" colspan="1">dco_core_ldo_vcas_src</td>
        <td class="fldnorm" colspan="1">dco_core_ldo_vref_src</td>
        <td class="fldnorm" colspan="4">dco_core_ldo_vcas_tune</td>
        <td class="fldnorm" colspan="4">dco_core_ldo_vout_tune</td>
        <td class="fldnorm" colspan="1">dco_core_ldo_mon_en</td>
        <td class="fldnorm" colspan="1">dco_core_ldo_byp_en</td>
        <td class="fldnorm" colspan="1">dco_core_ldo_lp_en</td>
        <td class="fldnorm" colspan="1">dco_core_ldo_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_ldo1_ctrl_spare6b</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">abc_dco_ldo1_ctrl_spare6b ldo1 spare</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">bgp_trim</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">bgp_trim bandgap trim</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">bgp_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">bgp_en bandgap enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">filter_byp_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">filter_byp_en filter bypass enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vref_trim</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">vref_trim reference voltage trim</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_core_ldo_res_ctrl</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dco_core_ldo_res_ctrl ldo resistor control</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_core_ldo_vcas_src</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dco_core_ldo_vref_src ldo vref source cascode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_core_ldo_vref_src</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dco_core_ldo_vref_src ldo vref source</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_core_ldo_vcas_tune</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dco_core_ldo_vout_tune vout tune cascode</span></p>
          <p><b>Reset: </b>hex:0xd;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_core_ldo_vout_tune</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dco_core_ldo_vout_tune vout tune</span></p>
          <p><b>Reset: </b>hex:0xc;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_core_ldo_mon_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dco_core_ldo_mon_en ldo monitor enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_core_ldo_byp_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dco_core_ldo_byp_en ldo bypass enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_core_ldo_lp_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dco_core_ldo_lp_en ldo lp enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_core_ldo_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dco_core_ldo_en ldo enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BEA46EC5AA51D43B" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000016c</span> Register(32 bit) pllreg91_csr_abc_dco_ldo2_ctrl</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_dco_ldo2_ctrl</span><br/>
      <span class="ldescdet">PLL DCO LDO2 control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f116c</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x000000d0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="4">dco_ldo2_ctrl_spare4b</td>
        <td class="fldnorm" colspan="3">dco_dig_ldo_bias_sel</td>
        <td class="fldnorm" colspan="2">dco_dig_ldo_sink_current</td>
        <td class="fldnorm" colspan="4">dco_dig_ldo_vout_tune</td>
        <td class="fldnorm" colspan="1">dco_dig_ldo_mon_en</td>
        <td class="fldnorm" colspan="1">dco_dig_ldo_start_up_en</td>
        <td class="fldnorm" colspan="1">dco_dig_ldo_byp_en</td>
        <td class="fldnorm" colspan="1">dco_dig_ldo_highz_en</td>
        <td class="fldnorm" colspan="1">dco_dig_ldo_lp_en</td>
        <td class="fldnorm" colspan="1">dco_dig_ldo_en</td>
        <td class="fldnorm" colspan="4">dco_lopa_ldo_res_ctrl</td>
        <td class="fldnorm" colspan="1">dco_lopa_ldo_vref_src</td>
        <td class="fldnorm" colspan="4">dco_lopa_ldo_vout_tune</td>
        <td class="fldnorm" colspan="1">dco_lopa_ldo_mon_en</td>
        <td class="fldnorm" colspan="1">dco_lopa_ldo_byp_en</td>
        <td class="fldnorm" colspan="1">dco_lopa_ldo_lp_en</td>
        <td class="fldnorm" colspan="1">dco_lopa_ldo_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_ldo2_ctrl_spare4b</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">abc_dco_ldo2_ctrl_spare4b</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_dig_ldo_bias_sel</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dco_dig_ldo_bias_sel ldo bias sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_dig_ldo_sink_current</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dco_dig_ldo sink current</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_dig_ldo_vout_tune</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dco_dig_ldo vout tune</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_dig_ldo_mon_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dco_dig_ldo mon en  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_dig_ldo_start_up_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dco_dig_ldo start_up en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_dig_ldo_byp_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dco_dig_ldo byp en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_dig_ldo_highz_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dco_dig_ldo highz en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_dig_ldo_lp_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dco_dig_ldo lp en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_dig_ldo_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dco_dig_ldo en enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_lopa_ldo_res_ctrl</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dco_lopa_ldo res ctrl</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_lopa_ldo_vref_src</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">0=dco_lopa_ldo_vref_src is voltage divider, 1=dco_lopa_ldo_vref_src is bgp</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_lopa_ldo_vout_tune</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dco_lopa_ldo vout tune</span></p>
          <p><b>Reset: </b>hex:0xd;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_lopa_ldo_mon_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dco_lopa_ldo mon en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_lopa_ldo_byp_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dco_lopa_ldo byp en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_lopa_ldo_lp_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dco_lopa_ldo lp en enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_lopa_ldo_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dco_lopa_ldo_en enable LDO</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DF81B928A5FFF1DB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000170</span> Register(32 bit) pllreg92_csr_abc_tdc_ldo1_ctrl</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_tdc_ldo1_ctrl</span><br/>
      <span class="ldescdet">PLL TDC LDO1 control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1170</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">csr_abc_tdc_ldo1_ctrl</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">csr_abc_tdc_ldo1_ctrl</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">TDC LDO1 control register</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9962AFB2D560BD64" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000174</span> Register(32 bit) pllreg93_csr_abc_tdc_ldo2_ctrl</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_tdc_ldo2_ctrl</span><br/>
      <span class="ldescdet">PLL TDC LOD2 control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1174</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">csr_abc_tdc_ldo2_ctrl</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">csr_abc_tdc_ldo2_ctrl</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">TDC LDO2 control register</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DF90357B30F1C696" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000178</span> Register(32 bit) pllreg94_csr_abc_dpll_dig_ldo_ctrl</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_dpll_dig_ldo_ctrl</span><br/>
      <span class="ldescdet">PLL DIG LDO control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1178</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">csr_abc_dpll_dig_ldo_ctrl</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">csr_abc_dpll_dig_ldo_ctrl</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">DPLL DIG LDO control register</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D8621AA672D35FC0" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000017c</span> Register(32 bit) pllreg95_csr_abc_bias_vref_ctrl</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_bias_vref_ctrl</span><br/>
      <span class="ldescdet">PLL Bias vref control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f117c</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00c6318c</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="12">bias_vref_ctrl_spare12b</td>
        <td class="fldnorm" colspan="1">dig_ldo_vref_src</td>
        <td class="fldnorm" colspan="4">dig_ldo_vref_tune</td>
        <td class="fldnorm" colspan="1">tdc_fast_ldo_vref_src</td>
        <td class="fldnorm" colspan="4">tdc_fast_ldo_vref_tune</td>
        <td class="fldnorm" colspan="1">sysref_ldo_vref_src</td>
        <td class="fldnorm" colspan="4">sysref_ldo_vref_tune</td>
        <td class="fldnorm" colspan="1">dco_dig_ldo_vref_src</td>
        <td class="fldnorm" colspan="4">dco_dig_ldo_vref_tune</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="12">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">bias_vref_ctrl_spare12b</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Bias and VREF control spare 12 bits</span></p>
          <p><b>Reset: </b>hex:0x00c;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dig_ldo_vref_src</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Bias and VREF control register</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dig_ldo_vref_tune</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dig_ldo vref tune</span></p>
          <p><b>Reset: </b>hex:0xc;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tdc_fast_ldo_vref_src</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">0=xxx_ldo_vref_src is voltage divider, 1=xxx_ldo_vref_src is bandgap</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tdc_fast_ldo_vref_tune</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">tdc_fast_ldo vref tune</span></p>
          <p><b>Reset: </b>hex:0xc;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sysref_ldo_vref_src</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">0=xxx_ldo_vref_src is voltage divider, 1=xxx_ldo_vref_src is bandgap</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sysref_ldo_vref_tune</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">sysref_ldo vref tune</span></p>
          <p><b>Reset: </b>hex:0xc;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_dig_ldo_vref_src</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">0=xxx_ldo_vref_src is voltage divider, 1=xxx_ldo_vref_src is bandgap</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_dig_ldo_vref_tune</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">dco_dig_ldo vref tune</span></p>
          <p><b>Reset: </b>hex:0xc;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_421B1097F42CB756" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000180</span> Register(32 bit) pllreg96_csr_abc_lopa_clkref_ctrl</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_lopa_clkref_ctrl</span><br/>
      <span class="ldescdet">PLL lopa clk ref control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1180</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x01a03264</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="7">lopa_ctrl_spare7b</td>
        <td class="fldnorm" colspan="1">dco_clkdist_bypclk_enn</td>
        <td class="fldnorm" colspan="1">dco_ext_bypclk_disn</td>
        <td class="fldnorm" colspan="1">dco_ext_bypclk_en</td>
        <td class="fldnorm" colspan="1">dco_lopa_bypclk_enn</td>
        <td class="fldnorm" colspan="1">dco_lopa_div_pwd</td>
        <td class="fldnorm" colspan="2">clkref_ctrl_spare2b</td>
        <td class="fldnorm" colspan="4">sysclk_shaper_rterm</td>
        <td class="fldnorm" colspan="1">clkref_sysclk2jesd_out_en</td>
        <td class="fldnorm" colspan="1">clkref_sysclk2pll_out_en</td>
        <td class="fldnorm" colspan="1">sysclk_div2_ana_en</td>
        <td class="fldnorm" colspan="4">seq_clk_div_val</td>
        <td class="fldnorm" colspan="1">seq_clkdiv_rstn</td>
        <td class="fldnorm" colspan="1">seq_clk_en</td>
        <td class="fldnorm" colspan="1">clkref_ldo_vref_filter_byp</td>
        <td class="fldnorm" colspan="1">clkref_ldo_byp</td>
        <td class="fldnorm" colspan="1">clkref_ldo_en</td>
        <td class="fldnorm" colspan="1">sysclk_div2_dig_en</td>
        <td class="fldnorm" colspan="1">sysclk_shaper_pon</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="7">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">lopa_ctrl_spare7b</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">lopa_ctrl_spare7b </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_clkdist_bypclk_enn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">0=dco_clkdist bypclk enn</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_ext_bypclk_disn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">1=dco_ext bypclk disn</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_ext_bypclk_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">1=dco_ext bypclk en</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_lopa_bypclk_enn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">0=dco_lopa bypclk enn  </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dco_lopa_div_pwd</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">1=dco_lopa div pwd  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clkref_ctrl_spare2b</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Clkref ctrl spare2b </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sysclk_shaper_rterm</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Sysclk shaper rterm  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clkref_sysclk2jesd_out_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">1=clkref_sysclk2jesd out en</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clkref_sysclk2pll_out_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">1=clkref_sysclk2pll out en    </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sysclk_div2_ana_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">1=sysclk_div2 ana en    </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">seq_clk_div_val</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">default: 0x4 = divide by 16 </span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">seq_clkdiv_rstn</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">0=reset active </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">seq_clk_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">1=seq clk en </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clkref_ldo_vref_filter_byp</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">1=clkref_ldo vref_filter byp   </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clkref_ldo_byp</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">1=clkref ldo byp</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clkref_ldo_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">1=clkref ldo en  </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sysclk_div2_dig_en</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">1=sysclk div2 dig en  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sysclk_shaper_pon</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">1=sysclk shaper pon </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9E983797F6DA7B97" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000184</span> Register(32 bit) pllreg97_csr_abc_pll_clkdist_conf0</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_pll_clkdist_conf0</span><br/>
      <span class="ldescdet">PLL CLKDIST control0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1184</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="2">reserved</td>
        <td class="fldnorm" colspan="1">enbypinbuf</td>
        <td class="fldnorm" colspan="1">enchipletbuf</td>
        <td class="fldnorm" colspan="1">enbypoutbuf</td>
        <td class="fldnorm" colspan="1">en1GHz</td>
        <td class="fldnorm" colspan="1">highband</td>
        <td class="fldnorm" colspan="1">ennegres</td>
        <td class="fldnorm" colspan="2">encaldacbuf_1_0</td>
        <td class="fldnorm" colspan="8">endacbuf_7_0</td>
        <td class="fldnorm" colspan="2">enfbadcbuf_1_0</td>
        <td class="fldnorm" colspan="1">enadcbuf_67</td>
        <td class="fldnorm" colspan="1">enadcbuf_45</td>
        <td class="fldnorm" colspan="1">enadcbuf_23</td>
        <td class="fldnorm" colspan="1">enadcbuf_01</td>
        <td class="fldnorm" colspan="1">enbuf_67</td>
        <td class="fldnorm" colspan="1">enbuffb0</td>
        <td class="fldnorm" colspan="1">enbuf_45</td>
        <td class="fldnorm" colspan="1">enbuf_23</td>
        <td class="fldnorm" colspan="1">enbuffb1</td>
        <td class="fldnorm" colspan="1">enbuf_01</td>
        <td class="fldnorm" colspan="1">eninbuf</td>
        <td class="fldnorm" colspan="1">enldo</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:30]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">To Be Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">enbypinbuf</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">enable bypass input buffer</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">enchipletbuf</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">enable chiplet output buffer</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">enbypoutbuf</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">enable the 16G/24G chip output buffer to measure the clock jitter</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">en1GHz</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">enable di_c_pll_syncclk1g 1GHz clock synchronization for the transceivers</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">highband</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">enablle the detune resonance network for highband (24G)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ennegres</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">enable crosscoupling inverters</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:22]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">encaldacbuf_1_0</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">enable 16G/24G clock output stage buffer for the FB0..1 CALDAC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:14]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">endacbuf_7_0</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">enable 16G/24G clock output stage buffer for the TRX0..7 TX_DAC</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">enfbadcbuf_1_0</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">enable 16G/24G clock output stage buffer for the FB0..1 RX_ADC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">enadcbuf_67</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">enable 16G/24G clock output stage buffer for the RX6 and RX7 RX_ADC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">enadcbuf_45</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">enable 16G/24G clock output stage buffer for the RX4 and RX5 RX_ADC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">enadcbuf_23</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">enable 16G/24G clock output stage buffer for the RX2 and RX3 RX_ADC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">enadcbuf_01</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">enable 16G/24G clock output stage buffer for the RX0 and RX1 RX_ADC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">enbuf_67</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">enable 16G/24G clock stage buffer TRX6 and TRX7 sections</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">enbuffb0</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">enable 16G/24G clock stage buffer FBX0 section</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">enbuf_45</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">enable 16G/24G clock stage buffer TRX4 and TRX5 sections</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">enbuf_23</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">enable 16G/24G clock stage buffer TRX2 and TRX3 sections</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">enbuffb1</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">enable 16G/24G clock stage buffer FBX1 section</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">enbuf_01</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">enable 16G/24G clock stage buffer TRX0 and TRX1 sections</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">eninbuf</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">enable the ai_c_pll_rfclk16g_p/n input buffer which propagate the clock to the transceivers</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">enldo</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">enables the 16G CLKDIST LDO </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AB5F45E5D986FA26" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000188</span> Register(32 bit) pllreg98_csr_abc_pll_clkdist_conf1</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_pll_clkdist_conf1</span><br/>
      <span class="ldescdet">PLL CLKDIST control1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1188</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">csr_abc_pll_clkdist_conf1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">csr_abc_pll_clkdist_conf1</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Clockdist config register 1</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_273C2B54F5EC801A" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000018c</span> Register(32 bit) pllreg99_csr_abc_pll_clkdist_conf2</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_pll_clkdist_conf2</span><br/>
      <span class="ldescdet">PLL CLKDIST control2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f118c</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">csr_abc_pll_clkdist_conf2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">csr_abc_pll_clkdist_conf2</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Clockdist config register 2</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3D535CEA3EFDA7B4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000190</span> Register(32 bit) pllreg100_csr_abc_pll_clkjesdana_conf0</span><br/>
      <span class="sdescdet">AnaRF PLL csr_abc_pll_clkjesdana_conf0</span><br/>
      <span class="ldescdet">PLL CLKJESDANA and CLKJESDDIG conf
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1190</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">csr_abc_pll_clkjesdana_conf1</td>
        <td class="fldnorm" colspan="16">csr_abc_pll_clkjesdana_conf0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RW</td>
        <td class="accno" colspan="16">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">csr_abc_pll_clkjesdana_conf1</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">JESD CLKJESD ANA control and LDO</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">csr_abc_pll_clkjesdana_conf0</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">JESD CLKJESD DIG JESD clock control enables</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0BA5C39E3423EB9B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000194</span> Register(32 bit) pllreg1023_apb_bridge_status</span><br/>
      <span class="sdescdet">AnaRF PLL apb_bridge_status</span><br/>
      <span class="ldescdet">PLL bridge status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x041f1194</span> at NOC.mem_cap__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00010000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">timeout</td>
        <td class="fldnorm" colspan="1">ack_error</td>
        <td class="fldnorm" colspan="1">unsol_ack</td>
        <td class="fldnorm" colspan="1">sw_lock_ctrl</td>
        <td class="fldnorm" colspan="8">revision</td>
        <td class="fldnorm" colspan="20">timeout_value</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RO</td>
        <td class="accno" colspan="20">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timeout</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">An APB request has timed out</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ack_error</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Acknowledgment had error bit set</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">unsol_ack</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">An unsolicited acknowledge was received</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sw_lock_ctrl</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Block software writes to timeout_value if set</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:20]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">revision</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Module revision number</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timeout_value</span><br/>
          <span class="sdescdet">To Be Done</span><br/>
          <span class="ldescdet">Number of core clocks to wait before timing out an APB request</span></p>
          <p><b>Reset: </b>hex:0x10000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_mem_cap0_analog_pll_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
  </body>
</html>
