# Simple ALU

Simple 3-bit ALU with Registers and Displays. The ALU performs unsigned addition and subtraction
Underflow is taken care of by driving to zero ex: `3 - 4 = 0`. Overflow cannot occur 

Tested/demonstrated on Altera Cyclone II FPGA.

> **WARNING** Unlicensed - do not copy without my permission, especially if you're a McCrapster U student
that found this.
