<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>i82801lpcreg.h source code [netbsd/sys/dev/ic/i82801lpcreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/i82801lpcreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='i82801lpcreg.h.html'>i82801lpcreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: i82801lpcreg.h,v 1.12 2014/12/26 05:09:03 msaitoh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2004 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Minoura Makoto.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="21">21</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="22">22</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="23">23</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/*</i></td></tr>
<tr><th id="33">33</th><td><i> * Intel 82801 Series I/O Controller Hub (ICH) -- LPC Interface Bridge part</i></td></tr>
<tr><th id="34">34</th><td><i> *   register definitions.</i></td></tr>
<tr><th id="35">35</th><td><i> */</i></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><u>#<span data-ppcond="37">ifndef</span> <span class="macro" data-ref="_M/_DEV_IC_I82801LPCREG_H_">_DEV_IC_I82801LPCREG_H_</span></u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/_DEV_IC_I82801LPCREG_H_" data-ref="_M/_DEV_IC_I82801LPCREG_H_">_DEV_IC_I82801LPCREG_H_</dfn></u></td></tr>
<tr><th id="39">39</th><td><i>/*</i></td></tr>
<tr><th id="40">40</th><td><i> * PCI configuration registers</i></td></tr>
<tr><th id="41">41</th><td><i> */</i></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_PMBASE" data-ref="_M/LPCIB_PCI_PMBASE">LPCIB_PCI_PMBASE</dfn>	0x40</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_PM_SIZE" data-ref="_M/LPCIB_PCI_PM_SIZE">LPCIB_PCI_PM_SIZE</dfn>	0x00000080</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_ACPI_CNTL" data-ref="_M/LPCIB_PCI_ACPI_CNTL">LPCIB_PCI_ACPI_CNTL</dfn>	0x44</u></td></tr>
<tr><th id="45">45</th><td><u># define <dfn class="macro" id="_M/LPCIB_PCI_ACPI_CNTL_EN" data-ref="_M/LPCIB_PCI_ACPI_CNTL_EN">LPCIB_PCI_ACPI_CNTL_EN</dfn>	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="46">46</th><td><i>/* GPIO config registers ICH6+ */</i></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_GPIO_BASE_ICH6" data-ref="_M/LPCIB_PCI_GPIO_BASE_ICH6">LPCIB_PCI_GPIO_BASE_ICH6</dfn>	0x48</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_GPIO_CNTL_ICH6" data-ref="_M/LPCIB_PCI_GPIO_CNTL_ICH6">LPCIB_PCI_GPIO_CNTL_ICH6</dfn>	0x4c</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_BIOS_CNTL" data-ref="_M/LPCIB_PCI_BIOS_CNTL">LPCIB_PCI_BIOS_CNTL</dfn>	0x4c /* actually 0x4e */</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_BIOS_CNTL_BWE" data-ref="_M/LPCIB_PCI_BIOS_CNTL_BWE">LPCIB_PCI_BIOS_CNTL_BWE</dfn>	(0x0001 &lt;&lt; 16) /* write enable */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_BIOS_CNTL_BLE" data-ref="_M/LPCIB_PCI_BIOS_CNTL_BLE">LPCIB_PCI_BIOS_CNTL_BLE</dfn>	(0x0002 &lt;&lt; 16) /* lock enable */</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_TCO_CNTL" data-ref="_M/LPCIB_PCI_TCO_CNTL">LPCIB_PCI_TCO_CNTL</dfn>	0x54</u></td></tr>
<tr><th id="53">53</th><td><i>/* GPIO config registers ICH0-ICH5 */</i></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_GPIO_BASE" data-ref="_M/LPCIB_PCI_GPIO_BASE">LPCIB_PCI_GPIO_BASE</dfn>	0x58</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_GPIO_SIZE" data-ref="_M/LPCIB_PCI_GPIO_SIZE">LPCIB_PCI_GPIO_SIZE</dfn>	0x00000080</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_GPIO_CNTL" data-ref="_M/LPCIB_PCI_GPIO_CNTL">LPCIB_PCI_GPIO_CNTL</dfn>	0x5c</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_GPIO_CNTL_EN" data-ref="_M/LPCIB_PCI_GPIO_CNTL_EN">LPCIB_PCI_GPIO_CNTL_EN</dfn>	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_PIRQA_ROUT" data-ref="_M/LPCIB_PCI_PIRQA_ROUT">LPCIB_PCI_PIRQA_ROUT</dfn>	0x60</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_PIRQB_ROUT" data-ref="_M/LPCIB_PCI_PIRQB_ROUT">LPCIB_PCI_PIRQB_ROUT</dfn>	0x61</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_PIRQC_ROUT" data-ref="_M/LPCIB_PCI_PIRQC_ROUT">LPCIB_PCI_PIRQC_ROUT</dfn>	0x62</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_PIRQD_ROUT" data-ref="_M/LPCIB_PCI_PIRQD_ROUT">LPCIB_PCI_PIRQD_ROUT</dfn>	0x63</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_SIRQ_CNTL" data-ref="_M/LPCIB_PCI_SIRQ_CNTL">LPCIB_PCI_SIRQ_CNTL</dfn>	0x64</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_PIRQE_ROUT" data-ref="_M/LPCIB_PCI_PIRQE_ROUT">LPCIB_PCI_PIRQE_ROUT</dfn>	0x68</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_PIRQF_ROUT" data-ref="_M/LPCIB_PCI_PIRQF_ROUT">LPCIB_PCI_PIRQF_ROUT</dfn>	0x69</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_PIRQG_ROUT" data-ref="_M/LPCIB_PCI_PIRQG_ROUT">LPCIB_PCI_PIRQG_ROUT</dfn>	0x6a</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_PIRQH_ROUT" data-ref="_M/LPCIB_PCI_PIRQH_ROUT">LPCIB_PCI_PIRQH_ROUT</dfn>	0x6b</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_D31_ERR_CFG" data-ref="_M/LPCIB_PCI_D31_ERR_CFG">LPCIB_PCI_D31_ERR_CFG</dfn>	0x88</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_D31_ERR_STS" data-ref="_M/LPCIB_PCI_D31_ERR_STS">LPCIB_PCI_D31_ERR_STS</dfn>	0x8a</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_PCI_DMA_C" data-ref="_M/LPCIB_PCI_PCI_DMA_C">LPCIB_PCI_PCI_DMA_C</dfn>	0x90</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_GEN_PMCON_1" data-ref="_M/LPCIB_PCI_GEN_PMCON_1">LPCIB_PCI_GEN_PMCON_1</dfn>	0xa0</u></td></tr>
<tr><th id="71">71</th><td><u># define <dfn class="macro" id="_M/LPCIB_PCI_GEN_PMCON_1_SS_EN" data-ref="_M/LPCIB_PCI_GEN_PMCON_1_SS_EN">LPCIB_PCI_GEN_PMCON_1_SS_EN</dfn>	0x08</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_GEN_PMCON_2" data-ref="_M/LPCIB_PCI_GEN_PMCON_2">LPCIB_PCI_GEN_PMCON_2</dfn>	0xa2</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_GEN_PMCON_3" data-ref="_M/LPCIB_PCI_GEN_PMCON_3">LPCIB_PCI_GEN_PMCON_3</dfn>	0xa4</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_STPCLK_DEL" data-ref="_M/LPCIB_PCI_STPCLK_DEL">LPCIB_PCI_STPCLK_DEL</dfn>	0xa8</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_GPI_ROUT" data-ref="_M/LPCIB_PCI_GPI_ROUT">LPCIB_PCI_GPI_ROUT</dfn>	0xb8</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_TRP_FWD_EN" data-ref="_M/LPCIB_PCI_TRP_FWD_EN">LPCIB_PCI_TRP_FWD_EN</dfn>	0xc0</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_MON4_TRP_RNG" data-ref="_M/LPCIB_PCI_MON4_TRP_RNG">LPCIB_PCI_MON4_TRP_RNG</dfn>	0xc4</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_MON5_TRP_RNG" data-ref="_M/LPCIB_PCI_MON5_TRP_RNG">LPCIB_PCI_MON5_TRP_RNG</dfn>	0xc5</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_MON6_TRP_RNG" data-ref="_M/LPCIB_PCI_MON6_TRP_RNG">LPCIB_PCI_MON6_TRP_RNG</dfn>	0xc6</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_MON7_TRP_RNG" data-ref="_M/LPCIB_PCI_MON7_TRP_RNG">LPCIB_PCI_MON7_TRP_RNG</dfn>	0xc7</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_MON_TRP_MSK" data-ref="_M/LPCIB_PCI_MON_TRP_MSK">LPCIB_PCI_MON_TRP_MSK</dfn>	0xcc</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_GEN_CNTL" data-ref="_M/LPCIB_PCI_GEN_CNTL">LPCIB_PCI_GEN_CNTL</dfn>	0xd0</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/LPCIB_ICH5_HPTC_EN" data-ref="_M/LPCIB_ICH5_HPTC_EN">LPCIB_ICH5_HPTC_EN</dfn>		0x00020000</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/LPCIB_ICH5_HPTC_WIN_MASK" data-ref="_M/LPCIB_ICH5_HPTC_WIN_MASK">LPCIB_ICH5_HPTC_WIN_MASK</dfn>	0x0000c000</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/LPCIB_ICH5_HPTC_0000" data-ref="_M/LPCIB_ICH5_HPTC_0000">LPCIB_ICH5_HPTC_0000</dfn>		0x00000000</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/LPCIB_ICH5_HPTC_0000_BASE" data-ref="_M/LPCIB_ICH5_HPTC_0000_BASE">LPCIB_ICH5_HPTC_0000_BASE</dfn>	0xfed00000</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/LPCIB_ICH5_HPTC_1000" data-ref="_M/LPCIB_ICH5_HPTC_1000">LPCIB_ICH5_HPTC_1000</dfn>		0x00008000</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/LPCIB_ICH5_HPTC_1000_BASE" data-ref="_M/LPCIB_ICH5_HPTC_1000_BASE">LPCIB_ICH5_HPTC_1000_BASE</dfn>	0xfed01000</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/LPCIB_ICH5_HPTC_2000" data-ref="_M/LPCIB_ICH5_HPTC_2000">LPCIB_ICH5_HPTC_2000</dfn>		0x00010000</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/LPCIB_ICH5_HPTC_2000_BASE" data-ref="_M/LPCIB_ICH5_HPTC_2000_BASE">LPCIB_ICH5_HPTC_2000_BASE</dfn>	0xfed02000</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/LPCIB_ICH5_HPTC_3000" data-ref="_M/LPCIB_ICH5_HPTC_3000">LPCIB_ICH5_HPTC_3000</dfn>		0x00018000</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/LPCIB_ICH5_HPTC_3000_BASE" data-ref="_M/LPCIB_ICH5_HPTC_3000_BASE">LPCIB_ICH5_HPTC_3000_BASE</dfn>	0xfed03000</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_GEN_STA" data-ref="_M/LPCIB_PCI_GEN_STA">LPCIB_PCI_GEN_STA</dfn>	0xd4</u></td></tr>
<tr><th id="94">94</th><td><u># define <dfn class="macro" id="_M/LPCIB_PCI_GEN_STA_SAFE_MODE" data-ref="_M/LPCIB_PCI_GEN_STA_SAFE_MODE">LPCIB_PCI_GEN_STA_SAFE_MODE</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="95">95</th><td><u># define <dfn class="macro" id="_M/LPCIB_PCI_GEN_STA_NO_REBOOT" data-ref="_M/LPCIB_PCI_GEN_STA_NO_REBOOT">LPCIB_PCI_GEN_STA_NO_REBOOT</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_BACK_CNTL" data-ref="_M/LPCIB_PCI_BACK_CNTL">LPCIB_PCI_BACK_CNTL</dfn>	0xd5</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_RTC_CONF" data-ref="_M/LPCIB_PCI_RTC_CONF">LPCIB_PCI_RTC_CONF</dfn>	0xd8</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_COM_DEC" data-ref="_M/LPCIB_PCI_COM_DEC">LPCIB_PCI_COM_DEC</dfn>	0xe0</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_LPCFDD_DEC" data-ref="_M/LPCIB_PCI_LPCFDD_DEC">LPCIB_PCI_LPCFDD_DEC</dfn>	0xe1</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_SND_DEC" data-ref="_M/LPCIB_PCI_SND_DEC">LPCIB_PCI_SND_DEC</dfn>	0xe2</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_FWH_DEC_EN1" data-ref="_M/LPCIB_PCI_FWH_DEC_EN1">LPCIB_PCI_FWH_DEC_EN1</dfn>	0xe3</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_GEN1_DEC" data-ref="_M/LPCIB_PCI_GEN1_DEC">LPCIB_PCI_GEN1_DEC</dfn>	0xe4</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_LPC_EN" data-ref="_M/LPCIB_PCI_LPC_EN">LPCIB_PCI_LPC_EN</dfn>	0xe6</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_FWH_SEL1" data-ref="_M/LPCIB_PCI_FWH_SEL1">LPCIB_PCI_FWH_SEL1</dfn>	0xe8</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_GEN2_DEC" data-ref="_M/LPCIB_PCI_GEN2_DEC">LPCIB_PCI_GEN2_DEC</dfn>	0xec</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_FWH_SEL2" data-ref="_M/LPCIB_PCI_FWH_SEL2">LPCIB_PCI_FWH_SEL2</dfn>	0xee</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_FWH_DEC_EN2" data-ref="_M/LPCIB_PCI_FWH_DEC_EN2">LPCIB_PCI_FWH_DEC_EN2</dfn>	0xf0</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PCI_FUNC_DIS" data-ref="_M/LPCIB_PCI_FUNC_DIS">LPCIB_PCI_FUNC_DIS</dfn>	0xf2</u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><i>/*</i></td></tr>
<tr><th id="111">111</th><td><i> * Power management I/O registers</i></td></tr>
<tr><th id="112">112</th><td><i> *  (offset from PMBASE)</i></td></tr>
<tr><th id="113">113</th><td><i> */</i></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PM1_STS" data-ref="_M/LPCIB_PM1_STS">LPCIB_PM1_STS</dfn>		0x00 /* ACPI PM1a_EVT_BLK fixed event status */</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PM1_EN" data-ref="_M/LPCIB_PM1_EN">LPCIB_PM1_EN</dfn>		0x02 /* ACPI PM1a_EVT_BLK fixed event enable */</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PM1_CNT" data-ref="_M/LPCIB_PM1_CNT">LPCIB_PM1_CNT</dfn>		0x04 /* ACPI PM1a_CNT_BLK */</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PM1_TMR" data-ref="_M/LPCIB_PM1_TMR">LPCIB_PM1_TMR</dfn>		0x08 /* ACPI PMTMR_BLK power mgmt timer */</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PROC_CNT" data-ref="_M/LPCIB_PROC_CNT">LPCIB_PROC_CNT</dfn>		0x10 /* ACPI P_BLK processor control */</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/LPCIB_LV2" data-ref="_M/LPCIB_LV2">LPCIB_LV2</dfn>		0x14 /* ACPI P_BLK processor C2 control */</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PM_CTRL" data-ref="_M/LPCIB_PM_CTRL">LPCIB_PM_CTRL</dfn>		0x20 /* ACPI Power Management Control */</u></td></tr>
<tr><th id="121">121</th><td><u># define <dfn class="macro" id="_M/LPCIB_PM_SS_STATE_LOW" data-ref="_M/LPCIB_PM_SS_STATE_LOW">LPCIB_PM_SS_STATE_LOW</dfn>	0x01 /* SpeedStep Low Power State */</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/LPCIB_GPE0_STS" data-ref="_M/LPCIB_GPE0_STS">LPCIB_GPE0_STS</dfn>		0x28 /* ACPI GPE0_BLK GPE0 status */</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/LPCIB_GPE0_EN" data-ref="_M/LPCIB_GPE0_EN">LPCIB_GPE0_EN</dfn>		0x2c /* ACPI GPE0_BLK GPE0 enable */</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMI_EN" data-ref="_M/LPCIB_SMI_EN">LPCIB_SMI_EN</dfn>		0x30</u></td></tr>
<tr><th id="125">125</th><td><u># define <dfn class="macro" id="_M/LPCIB_SMI_EN_INTEL_USB2_EN" data-ref="_M/LPCIB_SMI_EN_INTEL_USB2_EN">LPCIB_SMI_EN_INTEL_USB2_EN</dfn>	(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="126">126</th><td><u># define <dfn class="macro" id="_M/LPCIB_SMI_EN_LEGACY_USB2_EN" data-ref="_M/LPCIB_SMI_EN_LEGACY_USB2_EN">LPCIB_SMI_EN_LEGACY_USB2_EN</dfn>	(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="127">127</th><td><u># define <dfn class="macro" id="_M/LPCIB_SMI_EN_PERIODIC_EN" data-ref="_M/LPCIB_SMI_EN_PERIODIC_EN">LPCIB_SMI_EN_PERIODIC_EN</dfn>	(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="128">128</th><td><u># define <dfn class="macro" id="_M/LPCIB_SMI_EN_TCO_EN" data-ref="_M/LPCIB_SMI_EN_TCO_EN">LPCIB_SMI_EN_TCO_EN</dfn>		(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="129">129</th><td><u># define <dfn class="macro" id="_M/LPCIB_SMI_EN_MCSMI_EN" data-ref="_M/LPCIB_SMI_EN_MCSMI_EN">LPCIB_SMI_EN_MCSMI_EN</dfn>		(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="130">130</th><td><u># define <dfn class="macro" id="_M/LPCIB_SMI_EN_BIOS_RLS" data-ref="_M/LPCIB_SMI_EN_BIOS_RLS">LPCIB_SMI_EN_BIOS_RLS</dfn>		(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="131">131</th><td><u># define <dfn class="macro" id="_M/LPCIB_SMI_EN_SWSMI_TMR_EN" data-ref="_M/LPCIB_SMI_EN_SWSMI_TMR_EN">LPCIB_SMI_EN_SWSMI_TMR_EN</dfn>	(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="132">132</th><td><u># define <dfn class="macro" id="_M/LPCIB_SMI_EN_APMC_EN" data-ref="_M/LPCIB_SMI_EN_APMC_EN">LPCIB_SMI_EN_APMC_EN</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="133">133</th><td><u># define <dfn class="macro" id="_M/LPCIB_SMI_EN_SLP_SMI_EN" data-ref="_M/LPCIB_SMI_EN_SLP_SMI_EN">LPCIB_SMI_EN_SLP_SMI_EN</dfn>	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="134">134</th><td><u># define <dfn class="macro" id="_M/LPCIB_SMI_EN_LEGACY_USB_EN" data-ref="_M/LPCIB_SMI_EN_LEGACY_USB_EN">LPCIB_SMI_EN_LEGACY_USB_EN</dfn>	(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="135">135</th><td><u># define <dfn class="macro" id="_M/LPCIB_SMI_EN_BIOS_EN" data-ref="_M/LPCIB_SMI_EN_BIOS_EN">LPCIB_SMI_EN_BIOS_EN</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="136">136</th><td><u># define <dfn class="macro" id="_M/LPCIB_SMI_EN_EOS" data-ref="_M/LPCIB_SMI_EN_EOS">LPCIB_SMI_EN_EOS</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="137">137</th><td><u># define <dfn class="macro" id="_M/LPCIB_SMI_EN_GBL_SMI_EN" data-ref="_M/LPCIB_SMI_EN_GBL_SMI_EN">LPCIB_SMI_EN_GBL_SMI_EN</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMI_STS" data-ref="_M/LPCIB_SMI_STS">LPCIB_SMI_STS</dfn>		0x34</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/LPCIB_ALT_GP_SMI_EN" data-ref="_M/LPCIB_ALT_GP_SMI_EN">LPCIB_ALT_GP_SMI_EN</dfn>	0x38</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/LPCIB_ALT_GP_SMI_STS" data-ref="_M/LPCIB_ALT_GP_SMI_STS">LPCIB_ALT_GP_SMI_STS</dfn>	0x3a</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/LPCIB_MON_SMI" data-ref="_M/LPCIB_MON_SMI">LPCIB_MON_SMI</dfn>		0x40</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/LPCIB_DEVACT_STS" data-ref="_M/LPCIB_DEVACT_STS">LPCIB_DEVACT_STS</dfn>	0x44</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/LPCIB_DEVTRAP_EN" data-ref="_M/LPCIB_DEVTRAP_EN">LPCIB_DEVTRAP_EN</dfn>	0x48</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/LPCIB_BUS_ADDR_TRACK" data-ref="_M/LPCIB_BUS_ADDR_TRACK">LPCIB_BUS_ADDR_TRACK</dfn>	0x4c</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/LPCIB_BUS_CYC_TRACK" data-ref="_M/LPCIB_BUS_CYC_TRACK">LPCIB_BUS_CYC_TRACK</dfn>	0x4e</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/LPCIB_PM_SS_CNTL" data-ref="_M/LPCIB_PM_SS_CNTL">LPCIB_PM_SS_CNTL</dfn>	0x50		/* SpeedStep control */</u></td></tr>
<tr><th id="147">147</th><td><u># define <dfn class="macro" id="_M/LPCIB_PM_SS_CNTL_ARB_DIS" data-ref="_M/LPCIB_PM_SS_CNTL_ARB_DIS">LPCIB_PM_SS_CNTL_ARB_DIS</dfn>	0x01	/* disable arbiter */</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><i>/*</i></td></tr>
<tr><th id="150">150</th><td><i> * General Purpose I/O Registers</i></td></tr>
<tr><th id="151">151</th><td><i> *  (offset from GPIO_BASE)</i></td></tr>
<tr><th id="152">152</th><td><i> */</i></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/LPCIB_GPIO_GPIO_USE_SEL" data-ref="_M/LPCIB_GPIO_GPIO_USE_SEL">LPCIB_GPIO_GPIO_USE_SEL</dfn>		0x00</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/LPCIB_GPIO_GP_IO_SEL" data-ref="_M/LPCIB_GPIO_GP_IO_SEL">LPCIB_GPIO_GP_IO_SEL</dfn>		0x04</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/LPCIB_GPIO_GP_LVL" data-ref="_M/LPCIB_GPIO_GP_LVL">LPCIB_GPIO_GP_LVL</dfn>		0x0c</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/LPCIB_GPIO_GPO_TTL" data-ref="_M/LPCIB_GPIO_GPO_TTL">LPCIB_GPIO_GPO_TTL</dfn>		0x14</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/LPCIB_GPIO_GPO_BLINK" data-ref="_M/LPCIB_GPIO_GPO_BLINK">LPCIB_GPIO_GPO_BLINK</dfn>		0x18</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/LPCIB_GPIO_GPI_INV" data-ref="_M/LPCIB_GPIO_GPI_INV">LPCIB_GPIO_GPI_INV</dfn>		0x2c</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/LPCIB_GPIO_GPIO_USE_SEL2" data-ref="_M/LPCIB_GPIO_GPIO_USE_SEL2">LPCIB_GPIO_GPIO_USE_SEL2</dfn>	0x30</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/LPCIB_GPIO_GP_IO_SEL2" data-ref="_M/LPCIB_GPIO_GP_IO_SEL2">LPCIB_GPIO_GP_IO_SEL2</dfn>		0x34</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/LPCIB_GPIO_GP_LVL2" data-ref="_M/LPCIB_GPIO_GP_LVL2">LPCIB_GPIO_GP_LVL2</dfn>		0x38</u></td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><i>/*</i></td></tr>
<tr><th id="164">164</th><td><i> * SMBus controller registers.</i></td></tr>
<tr><th id="165">165</th><td><i> */</i></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><i>/* PCI configuration registers */</i></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_BASE" data-ref="_M/LPCIB_SMB_BASE">LPCIB_SMB_BASE</dfn>	0x20		/* SMBus base address */</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HOSTC" data-ref="_M/LPCIB_SMB_HOSTC">LPCIB_SMB_HOSTC</dfn>	0x40		/* host configuration */</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HOSTC_HSTEN" data-ref="_M/LPCIB_SMB_HOSTC_HSTEN">LPCIB_SMB_HOSTC_HSTEN</dfn>	(1 &lt;&lt; 0)	/* enable host controller */</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HOSTC_SMIEN" data-ref="_M/LPCIB_SMB_HOSTC_SMIEN">LPCIB_SMB_HOSTC_SMIEN</dfn>	(1 &lt;&lt; 1)	/* generate SMI */</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HOSTC_I2CEN" data-ref="_M/LPCIB_SMB_HOSTC_I2CEN">LPCIB_SMB_HOSTC_I2CEN</dfn>	(1 &lt;&lt; 2)	/* enable I2C commands */</u></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><i>/* SMBus I/O registers */</i></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HS" data-ref="_M/LPCIB_SMB_HS">LPCIB_SMB_HS</dfn>	0x00		/* host status */</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HS_BUSY" data-ref="_M/LPCIB_SMB_HS_BUSY">LPCIB_SMB_HS_BUSY</dfn>		(1 &lt;&lt; 0)	/* running a command */</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HS_INTR" data-ref="_M/LPCIB_SMB_HS_INTR">LPCIB_SMB_HS_INTR</dfn>		(1 &lt;&lt; 1)	/* command completed */</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HS_DEVERR" data-ref="_M/LPCIB_SMB_HS_DEVERR">LPCIB_SMB_HS_DEVERR</dfn>	(1 &lt;&lt; 2)	/* command error */</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HS_BUSERR" data-ref="_M/LPCIB_SMB_HS_BUSERR">LPCIB_SMB_HS_BUSERR</dfn>	(1 &lt;&lt; 3)	/* transaction collision */</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HS_FAILED" data-ref="_M/LPCIB_SMB_HS_FAILED">LPCIB_SMB_HS_FAILED</dfn>	(1 &lt;&lt; 4)	/* failed bus transaction */</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HS_SMBAL" data-ref="_M/LPCIB_SMB_HS_SMBAL">LPCIB_SMB_HS_SMBAL</dfn>	(1 &lt;&lt; 5)	/* SMBALERT# asserted */</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HS_INUSE" data-ref="_M/LPCIB_SMB_HS_INUSE">LPCIB_SMB_HS_INUSE</dfn>	(1 &lt;&lt; 6)	/* bus semaphore */</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HS_BDONE" data-ref="_M/LPCIB_SMB_HS_BDONE">LPCIB_SMB_HS_BDONE</dfn>	(1 &lt;&lt; 7)	/* byte received/transmitted */</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HS_BITS" data-ref="_M/LPCIB_SMB_HS_BITS">LPCIB_SMB_HS_BITS</dfn>		"\020\001BUSY\002INTR\003DEVERR\004BUSERR\005FAILED\006SMBAL\007INUSE\010BDONE"</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HC" data-ref="_M/LPCIB_SMB_HC">LPCIB_SMB_HC</dfn>	0x02		/* host control */</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HC_INTREN" data-ref="_M/LPCIB_SMB_HC_INTREN">LPCIB_SMB_HC_INTREN</dfn>	(1 &lt;&lt; 0)	/* enable interrupts */</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HC_KILL" data-ref="_M/LPCIB_SMB_HC_KILL">LPCIB_SMB_HC_KILL</dfn>		(1 &lt;&lt; 1)	/* kill current transaction */</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HC_CMD_QUICK" data-ref="_M/LPCIB_SMB_HC_CMD_QUICK">LPCIB_SMB_HC_CMD_QUICK</dfn>	(0 &lt;&lt; 2)	/* QUICK command */</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HC_CMD_BYTE" data-ref="_M/LPCIB_SMB_HC_CMD_BYTE">LPCIB_SMB_HC_CMD_BYTE</dfn>	(1 &lt;&lt; 2)	/* BYTE command */</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HC_CMD_BDATA" data-ref="_M/LPCIB_SMB_HC_CMD_BDATA">LPCIB_SMB_HC_CMD_BDATA</dfn>	(2 &lt;&lt; 2)	/* BYTE DATA command */</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HC_CMD_WDATA" data-ref="_M/LPCIB_SMB_HC_CMD_WDATA">LPCIB_SMB_HC_CMD_WDATA</dfn>	(3 &lt;&lt; 2)	/* WORD DATA command */</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HC_CMD_PCALL" data-ref="_M/LPCIB_SMB_HC_CMD_PCALL">LPCIB_SMB_HC_CMD_PCALL</dfn>	(4 &lt;&lt; 2)	/* PROCESS CALL command */</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HC_CMD_BLOCK" data-ref="_M/LPCIB_SMB_HC_CMD_BLOCK">LPCIB_SMB_HC_CMD_BLOCK</dfn>	(5 &lt;&lt; 2)	/* BLOCK command */</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HC_CMD_I2CREAD" data-ref="_M/LPCIB_SMB_HC_CMD_I2CREAD">LPCIB_SMB_HC_CMD_I2CREAD</dfn>	(6 &lt;&lt; 2)	/* I2C READ command */</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HC_CMD_BLOCKP" data-ref="_M/LPCIB_SMB_HC_CMD_BLOCKP">LPCIB_SMB_HC_CMD_BLOCKP</dfn>	(7 &lt;&lt; 2)	/* BLOCK PROCESS command */</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HC_LASTB" data-ref="_M/LPCIB_SMB_HC_LASTB">LPCIB_SMB_HC_LASTB</dfn>	(1 &lt;&lt; 5)	/* last byte in block */</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HC_START" data-ref="_M/LPCIB_SMB_HC_START">LPCIB_SMB_HC_START</dfn>	(1 &lt;&lt; 6)	/* start transaction */</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HC_PECEN" data-ref="_M/LPCIB_SMB_HC_PECEN">LPCIB_SMB_HC_PECEN</dfn>	(1 &lt;&lt; 7)	/* enable PEC */</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HCMD" data-ref="_M/LPCIB_SMB_HCMD">LPCIB_SMB_HCMD</dfn>	0x03		/* host command */</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_TXSLVA" data-ref="_M/LPCIB_SMB_TXSLVA">LPCIB_SMB_TXSLVA</dfn>	0x04		/* transmit slave address */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_TXSLVA_READ" data-ref="_M/LPCIB_SMB_TXSLVA_READ">LPCIB_SMB_TXSLVA_READ</dfn>	(1 &lt;&lt; 0)	/* read direction */</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_TXSLVA_ADDR" data-ref="_M/LPCIB_SMB_TXSLVA_ADDR">LPCIB_SMB_TXSLVA_ADDR</dfn>(x)	(((x) &amp; 0x7f) &lt;&lt; 1) /* 7-bit address */</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HD0" data-ref="_M/LPCIB_SMB_HD0">LPCIB_SMB_HD0</dfn>	0x05		/* host data 0 */</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HD1" data-ref="_M/LPCIB_SMB_HD1">LPCIB_SMB_HD1</dfn>	0x06		/* host data 1 */</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_HBDB" data-ref="_M/LPCIB_SMB_HBDB">LPCIB_SMB_HBDB</dfn>	0x07		/* host block data byte */</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_PEC" data-ref="_M/LPCIB_SMB_PEC">LPCIB_SMB_PEC</dfn>	0x08		/* PEC data */</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_RXSLVA" data-ref="_M/LPCIB_SMB_RXSLVA">LPCIB_SMB_RXSLVA</dfn>	0x09		/* receive slave address */</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_SD" data-ref="_M/LPCIB_SMB_SD">LPCIB_SMB_SD</dfn>	0x0a		/* receive slave data */</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_SD_MSG0" data-ref="_M/LPCIB_SMB_SD_MSG0">LPCIB_SMB_SD_MSG0</dfn>(x)	((x) &amp; 0xff)	/* data message byte 0 */</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_SD_MSG1" data-ref="_M/LPCIB_SMB_SD_MSG1">LPCIB_SMB_SD_MSG1</dfn>(x)	((x) &gt;&gt; 8)	/* data message byte 1 */</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_AS" data-ref="_M/LPCIB_SMB_AS">LPCIB_SMB_AS</dfn>	0x0c		/* auxiliary status */</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_AS_CRCE" data-ref="_M/LPCIB_SMB_AS_CRCE">LPCIB_SMB_AS_CRCE</dfn>		(1 &lt;&lt; 0)	/* CRC error */</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_AS_TCO" data-ref="_M/LPCIB_SMB_AS_TCO">LPCIB_SMB_AS_TCO</dfn>		(1 &lt;&lt; 1)	/* advanced TCO mode */</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_AC" data-ref="_M/LPCIB_SMB_AC">LPCIB_SMB_AC</dfn>	0x0d		/* auxiliary control */</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_AC_AAC" data-ref="_M/LPCIB_SMB_AC_AAC">LPCIB_SMB_AC_AAC</dfn>		(1 &lt;&lt; 0)	/* automatically append CRC */</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_AC_E32B" data-ref="_M/LPCIB_SMB_AC_E32B">LPCIB_SMB_AC_E32B</dfn>		(1 &lt;&lt; 1)	/* enable 32-byte buffer */</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_SMLPC" data-ref="_M/LPCIB_SMB_SMLPC">LPCIB_SMB_SMLPC</dfn>	0x0e		/* SMLink pin control */</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_SMLPC_LINK0" data-ref="_M/LPCIB_SMB_SMLPC_LINK0">LPCIB_SMB_SMLPC_LINK0</dfn>	(1 &lt;&lt; 0)	/* SMLINK0 pin state */</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_SMLPC_LINK1" data-ref="_M/LPCIB_SMB_SMLPC_LINK1">LPCIB_SMB_SMLPC_LINK1</dfn>	(1 &lt;&lt; 1)	/* SMLINK1 pin state */</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_SMLPC_CLKC" data-ref="_M/LPCIB_SMB_SMLPC_CLKC">LPCIB_SMB_SMLPC_CLKC</dfn>	(1 &lt;&lt; 2)	/* SMLINK0 pin is untouched */</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_SMBPC" data-ref="_M/LPCIB_SMB_SMBPC">LPCIB_SMB_SMBPC</dfn>	0x0f		/* SMBus pin control */</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_SMBPC_CLK" data-ref="_M/LPCIB_SMB_SMBPC_CLK">LPCIB_SMB_SMBPC_CLK</dfn>	(1 &lt;&lt; 0)	/* SMBCLK pin state */</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_SMBPC_DATA" data-ref="_M/LPCIB_SMB_SMBPC_DATA">LPCIB_SMB_SMBPC_DATA</dfn>	(1 &lt;&lt; 1)	/* SMBDATA pin state */</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_SMBPC_CLKC" data-ref="_M/LPCIB_SMB_SMBPC_CLKC">LPCIB_SMB_SMBPC_CLKC</dfn>	(1 &lt;&lt; 2)	/* SMBCLK pin is untouched */</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_SS" data-ref="_M/LPCIB_SMB_SS">LPCIB_SMB_SS</dfn>	0x10		/* slave status */</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_SS_HN" data-ref="_M/LPCIB_SMB_SS_HN">LPCIB_SMB_SS_HN</dfn>		(1 &lt;&lt; 0)	/* Host Notify command */</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_SCMD" data-ref="_M/LPCIB_SMB_SCMD">LPCIB_SMB_SCMD</dfn>	0x11		/* slave command */</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_SCMD_INTREN" data-ref="_M/LPCIB_SMB_SCMD_INTREN">LPCIB_SMB_SCMD_INTREN</dfn>	(1 &lt;&lt; 0)	/* enable interrupts on HN */</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_SCMD_WKEN" data-ref="_M/LPCIB_SMB_SCMD_WKEN">LPCIB_SMB_SCMD_WKEN</dfn>	(1 &lt;&lt; 1)	/* wake on HN */</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_SCMD_SMBALDS" data-ref="_M/LPCIB_SMB_SCMD_SMBALDS">LPCIB_SMB_SCMD_SMBALDS</dfn>	(1 &lt;&lt; 2)	/* disable SMBALERT# intr */</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_NDADDR" data-ref="_M/LPCIB_SMB_NDADDR">LPCIB_SMB_NDADDR</dfn>	0x14		/* notify device address */</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_NDADDR_ADDR" data-ref="_M/LPCIB_SMB_NDADDR_ADDR">LPCIB_SMB_NDADDR_ADDR</dfn>(x)	((x) &gt;&gt; 1)	/* 7-bit address */</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_NDLOW" data-ref="_M/LPCIB_SMB_NDLOW">LPCIB_SMB_NDLOW</dfn>	0x16		/* notify data low byte */</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SMB_NDHIGH" data-ref="_M/LPCIB_SMB_NDHIGH">LPCIB_SMB_NDHIGH</dfn>	0x17		/* notify data high byte */</u></td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><i>/* ICH Chipset Configuration Registers (ICH6 and newer) */</i></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/LPCIB_RCBA" data-ref="_M/LPCIB_RCBA">LPCIB_RCBA</dfn>		0xf0</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/LPCIB_RCBA_EN" data-ref="_M/LPCIB_RCBA_EN">LPCIB_RCBA_EN</dfn>		0x00000001</u></td></tr>
<tr><th id="239">239</th><td><u>#define	<dfn class="macro" id="_M/LPCIB_RCBA_SIZE" data-ref="_M/LPCIB_RCBA_SIZE">LPCIB_RCBA_SIZE</dfn>		0x00004000</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/LPCIB_GCS_OFFSET" data-ref="_M/LPCIB_GCS_OFFSET">LPCIB_GCS_OFFSET</dfn>		0x3410</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/LPCIB_GCS_NO_REBOOT" data-ref="_M/LPCIB_GCS_NO_REBOOT">LPCIB_GCS_NO_REBOOT</dfn>		0x20</u></td></tr>
<tr><th id="242">242</th><td><u>#define	<dfn class="macro" id="_M/LPCIB_RCBA_HPTC" data-ref="_M/LPCIB_RCBA_HPTC">LPCIB_RCBA_HPTC</dfn>			0x00003404</u></td></tr>
<tr><th id="243">243</th><td><u>#define	<dfn class="macro" id="_M/LPCIB_RCBA_HPTC_EN" data-ref="_M/LPCIB_RCBA_HPTC_EN">LPCIB_RCBA_HPTC_EN</dfn>		0x00000080</u></td></tr>
<tr><th id="244">244</th><td><u>#define	<dfn class="macro" id="_M/LPCIB_RCBA_HPTC_WIN_MASK" data-ref="_M/LPCIB_RCBA_HPTC_WIN_MASK">LPCIB_RCBA_HPTC_WIN_MASK</dfn>	0x00000003</u></td></tr>
<tr><th id="245">245</th><td><u>#define	<dfn class="macro" id="_M/LPCIB_RCBA_HPTC_0000" data-ref="_M/LPCIB_RCBA_HPTC_0000">LPCIB_RCBA_HPTC_0000</dfn>		0x00000000</u></td></tr>
<tr><th id="246">246</th><td><u>#define	<dfn class="macro" id="_M/LPCIB_RCBA_HPTC_0000_BASE" data-ref="_M/LPCIB_RCBA_HPTC_0000_BASE">LPCIB_RCBA_HPTC_0000_BASE</dfn>	0xfed00000</u></td></tr>
<tr><th id="247">247</th><td><u>#define	<dfn class="macro" id="_M/LPCIB_RCBA_HPTC_1000" data-ref="_M/LPCIB_RCBA_HPTC_1000">LPCIB_RCBA_HPTC_1000</dfn>		0x00000001</u></td></tr>
<tr><th id="248">248</th><td><u>#define	<dfn class="macro" id="_M/LPCIB_RCBA_HPTC_1000_BASE" data-ref="_M/LPCIB_RCBA_HPTC_1000_BASE">LPCIB_RCBA_HPTC_1000_BASE</dfn>	0xfed01000</u></td></tr>
<tr><th id="249">249</th><td><u>#define	<dfn class="macro" id="_M/LPCIB_RCBA_HPTC_2000" data-ref="_M/LPCIB_RCBA_HPTC_2000">LPCIB_RCBA_HPTC_2000</dfn>		0x00000002</u></td></tr>
<tr><th id="250">250</th><td><u>#define	<dfn class="macro" id="_M/LPCIB_RCBA_HPTC_2000_BASE" data-ref="_M/LPCIB_RCBA_HPTC_2000_BASE">LPCIB_RCBA_HPTC_2000_BASE</dfn>	0xfed02000</u></td></tr>
<tr><th id="251">251</th><td><u>#define	<dfn class="macro" id="_M/LPCIB_RCBA_HPTC_3000" data-ref="_M/LPCIB_RCBA_HPTC_3000">LPCIB_RCBA_HPTC_3000</dfn>		0x00000003</u></td></tr>
<tr><th id="252">252</th><td><u>#define	<dfn class="macro" id="_M/LPCIB_RCBA_HPTC_3000_BASE" data-ref="_M/LPCIB_RCBA_HPTC_3000_BASE">LPCIB_RCBA_HPTC_3000_BASE</dfn>	0xfed03000</u></td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td><i>/*</i></td></tr>
<tr><th id="255">255</th><td><i> * System management TCO registers</i></td></tr>
<tr><th id="256">256</th><td><i> *  (offset from PMBASE)</i></td></tr>
<tr><th id="257">257</th><td><i> */</i></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/LPCIB_TCO_BASE" data-ref="_M/LPCIB_TCO_BASE">LPCIB_TCO_BASE</dfn>		0x60</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/LPCIB_TCO_RLD" data-ref="_M/LPCIB_TCO_RLD">LPCIB_TCO_RLD</dfn>		(LPCIB_TCO_BASE+0x00)</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/LPCIB_TCO_TMR" data-ref="_M/LPCIB_TCO_TMR">LPCIB_TCO_TMR</dfn>		(LPCIB_TCO_BASE+0x01)</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/LPCIB_TCO_TMR2" data-ref="_M/LPCIB_TCO_TMR2">LPCIB_TCO_TMR2</dfn>		(LPCIB_TCO_BASE+0x12) /* ICH6 and newer */</u></td></tr>
<tr><th id="262">262</th><td><u># define <dfn class="macro" id="_M/LPCIB_TCO_TMR_MASK" data-ref="_M/LPCIB_TCO_TMR_MASK">LPCIB_TCO_TMR_MASK</dfn> 		0x3f</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/LPCIB_TCO_DAT_IN" data-ref="_M/LPCIB_TCO_DAT_IN">LPCIB_TCO_DAT_IN</dfn>	(LPCIB_TCO_BASE+0x02)</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/LPCIB_TCO_DAT_OUT" data-ref="_M/LPCIB_TCO_DAT_OUT">LPCIB_TCO_DAT_OUT</dfn>	(LPCIB_TCO_BASE+0x03)</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/LPCIB_TCO1_STS" data-ref="_M/LPCIB_TCO1_STS">LPCIB_TCO1_STS</dfn>		(LPCIB_TCO_BASE+0x04)</u></td></tr>
<tr><th id="266">266</th><td><u># define <dfn class="macro" id="_M/LPCIB_TCO1_STS_TIMEOUT" data-ref="_M/LPCIB_TCO1_STS_TIMEOUT">LPCIB_TCO1_STS_TIMEOUT</dfn> 	0x08</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/LPCIB_TCO2_STS" data-ref="_M/LPCIB_TCO2_STS">LPCIB_TCO2_STS</dfn>		(LPCIB_TCO_BASE+0x06)</u></td></tr>
<tr><th id="268">268</th><td><u># define <dfn class="macro" id="_M/LPCIB_TCO2_STS_BOOT_STS" data-ref="_M/LPCIB_TCO2_STS_BOOT_STS">LPCIB_TCO2_STS_BOOT_STS</dfn> 	0x04</u></td></tr>
<tr><th id="269">269</th><td><u># define <dfn class="macro" id="_M/LPCIB_TCO2_STS_SECONDS_TO_STS" data-ref="_M/LPCIB_TCO2_STS_SECONDS_TO_STS">LPCIB_TCO2_STS_SECONDS_TO_STS</dfn> 	0x02</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/LPCIB_TCO1_CNT" data-ref="_M/LPCIB_TCO1_CNT">LPCIB_TCO1_CNT</dfn>		(LPCIB_TCO_BASE+0x08)</u></td></tr>
<tr><th id="271">271</th><td><u># define <dfn class="macro" id="_M/LPCIB_TCO1_CNT_TCO_LOCK" data-ref="_M/LPCIB_TCO1_CNT_TCO_LOCK">LPCIB_TCO1_CNT_TCO_LOCK</dfn> 	(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="272">272</th><td><u># define <dfn class="macro" id="_M/LPCIB_TCO1_CNT_TCO_TMR_HLT" data-ref="_M/LPCIB_TCO1_CNT_TCO_TMR_HLT">LPCIB_TCO1_CNT_TCO_TMR_HLT</dfn>	(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="273">273</th><td><u># define <dfn class="macro" id="_M/LPCIB_TCO1_CNT_SEND_NOW" data-ref="_M/LPCIB_TCO1_CNT_SEND_NOW">LPCIB_TCO1_CNT_SEND_NOW</dfn>	(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="274">274</th><td><u># define <dfn class="macro" id="_M/LPCIB_TCO1_CNT_NMI2SMI_EN" data-ref="_M/LPCIB_TCO1_CNT_NMI2SMI_EN">LPCIB_TCO1_CNT_NMI2SMI_EN</dfn>	(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="275">275</th><td><u># define <dfn class="macro" id="_M/LPCIB_TCO1_CNT_NMI_NOW" data-ref="_M/LPCIB_TCO1_CNT_NMI_NOW">LPCIB_TCO1_CNT_NMI_NOW</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/LPCIB_TCO2_CNT" data-ref="_M/LPCIB_TCO2_CNT">LPCIB_TCO2_CNT</dfn>		(LPCIB_TCO_BASE+0x0a)</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/LPCIB_TCO_MESSAGE1" data-ref="_M/LPCIB_TCO_MESSAGE1">LPCIB_TCO_MESSAGE1</dfn>	(LPCIB_TCO_BASE+0x0c)</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/LPCIB_TCO_MESSAGE2" data-ref="_M/LPCIB_TCO_MESSAGE2">LPCIB_TCO_MESSAGE2</dfn>	(LPCIB_TCO_BASE+0x0d)</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/LPCIB_TCO_WDSTATUS" data-ref="_M/LPCIB_TCO_WDSTATUS">LPCIB_TCO_WDSTATUS</dfn>	(LPCIB_TCO_BASE+0x0e)</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/LPCIB_SW_IRQ_GEN" data-ref="_M/LPCIB_SW_IRQ_GEN">LPCIB_SW_IRQ_GEN</dfn>	(LPCIB_TCO_BASE+0x10)</u></td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><i>/*</i></td></tr>
<tr><th id="283">283</th><td><i> * TCO timer tick.  ICH datasheets say:</i></td></tr>
<tr><th id="284">284</th><td><i> *  - The timer is clocked at approximately 0.6 seconds</i></td></tr>
<tr><th id="285">285</th><td><i> *  - 6 bit; values of 0-3 will be ignored and should not be attempted</i></td></tr>
<tr><th id="286">286</th><td><i> */</i></td></tr>
<tr><th id="287">287</th><td><em>static</em> <b>__inline</b> <em>int</em></td></tr>
<tr><th id="288">288</th><td><dfn class="decl def fn" id="lpcib_tcotimer_tick_to_second" title='lpcib_tcotimer_tick_to_second' data-ref="lpcib_tcotimer_tick_to_second" data-ref-filename="lpcib_tcotimer_tick_to_second">lpcib_tcotimer_tick_to_second</dfn>(<em>int</em> <dfn class="local col2 decl" id="2ltick" title='ltick' data-type='int' data-ref="2ltick" data-ref-filename="2ltick">ltick</dfn>)</td></tr>
<tr><th id="289">289</th><td>{</td></tr>
<tr><th id="290">290</th><td>	<b>return</b> <a class="local col2 ref" href="#2ltick" title='ltick' data-ref="2ltick" data-ref-filename="2ltick">ltick</a> * <var>6</var> / <var>10</var>;</td></tr>
<tr><th id="291">291</th><td>}</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><em>static</em> <b>__inline</b> <em>int</em></td></tr>
<tr><th id="294">294</th><td><dfn class="decl def fn" id="lpcib_tcotimer_second_to_tick" title='lpcib_tcotimer_second_to_tick' data-ref="lpcib_tcotimer_second_to_tick" data-ref-filename="lpcib_tcotimer_second_to_tick">lpcib_tcotimer_second_to_tick</dfn>(<em>int</em> <dfn class="local col3 decl" id="3ltick" title='ltick' data-type='int' data-ref="3ltick" data-ref-filename="3ltick">ltick</dfn>)</td></tr>
<tr><th id="295">295</th><td>{</td></tr>
<tr><th id="296">296</th><td>	<b>return</b> <a class="local col3 ref" href="#3ltick" title='ltick' data-ref="3ltick" data-ref-filename="3ltick">ltick</a> * <var>10</var> / <var>6</var>;</td></tr>
<tr><th id="297">297</th><td>}</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/LPCIB_TCOTIMER_MIN_TICK" data-ref="_M/LPCIB_TCOTIMER_MIN_TICK">LPCIB_TCOTIMER_MIN_TICK</dfn> 	4</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/LPCIB_TCOTIMER2_MIN_TICK" data-ref="_M/LPCIB_TCOTIMER2_MIN_TICK">LPCIB_TCOTIMER2_MIN_TICK</dfn>	2</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/LPCIB_TCOTIMER_MAX_TICK" data-ref="_M/LPCIB_TCOTIMER_MAX_TICK">LPCIB_TCOTIMER_MAX_TICK</dfn> 	0x3f 	/* 39 seconds max */</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/LPCIB_TCOTIMER2_MAX_TICK" data-ref="_M/LPCIB_TCOTIMER2_MAX_TICK">LPCIB_TCOTIMER2_MAX_TICK</dfn> 	0x265	/* 613 seconds max */</u></td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><u>#<span data-ppcond="37">endif</span> /*  _DEV_IC_I82801LPCREG_H_ */</u></td></tr>
<tr><th id="305">305</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../arch/x86/pci/ichlpcib.c.html'>netbsd/sys/arch/x86/pci/ichlpcib.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
