

================================================================
== Vivado HLS Report for 'dateport_O_layer'
================================================================
* Date:           Tue May 09 23:55:07 2017

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        final_le
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3703|  3703|  3703|  3703|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    10|    10|         1|          -|          -|    10|    no    |
        |- Loop 2     |  3320|  3320|       332|          -|          -|    10|    no    |
        | + Loop 2.1  |   330|   330|        11|          -|          -|    30|    no    |
        |- Loop 3     |   370|   370|        37|          -|          -|    10|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     79|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     12|    1386|   2629|
|Memory           |        0|      -|      64|      5|
|Multiplexer      |        -|      -|       -|    213|
|Register         |        -|      -|     285|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     12|    1735|   2926|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      5|       1|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |                  Instance                 |                 Module                | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |dateport_fadd_32ns_32ns_32_5_full_dsp_U32  |dateport_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dateport_fdiv_32ns_32ns_32_16_U34          |dateport_fdiv_32ns_32ns_32_16          |        0|      0|  761|  994|
    |dateport_fexp_32ns_32ns_32_9_full_dsp_U35  |dateport_fexp_32ns_32ns_32_9_full_dsp  |        0|      7|  277|  924|
    |dateport_fmul_32ns_32ns_32_4_max_dsp_U33   |dateport_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |Total                                      |                                       |        0|     12| 1386| 2629|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+

    * Memory: 
    +------------+---------------------------+---------+----+----+------+-----+------+-------------+
    |   Memory   |           Module          | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------------+---------+----+----+------+-----+------+-------------+
    |output_v_U  |dateport_O_layer_output_v  |        0|  64|   5|    10|   32|     1|          320|
    +------------+---------------------------+---------+----+----+------+-----+------+-------------+
    |Total       |                           |        0|  64|   5|    10|   32|     1|          320|
    +------------+---------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |i_10_fu_300_p2              |     +    |      0|  0|   4|           4|           1|
    |i_8_fu_222_p2               |     +    |      0|  0|   4|           4|           1|
    |i_9_fu_205_p2               |     +    |      0|  0|   4|           4|           1|
    |j_7_fu_243_p2               |     +    |      0|  0|   5|           5|           1|
    |output_wei_addr1_fu_278_p2  |     +    |      0|  0|   4|           9|           9|
    |output_wei_addr2_fu_284_p2  |     +    |      0|  0|   4|           9|           9|
    |exitcond1_fu_237_p2         |   icmp   |      0|  0|   2|           5|           3|
    |exitcond2_fu_216_p2         |   icmp   |      0|  0|   2|           4|           4|
    |exitcond3_fu_199_p2         |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_fu_294_p2          |   icmp   |      0|  0|   2|           4|           4|
    |dtemp_neg_i_fu_316_p2       |    xor   |      0|  0|  45|          32|          33|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|  79|          84|          70|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  96|         52|    1|         52|
    |grp_fu_166_p0      |  32|          3|   32|         96|
    |grp_fu_166_p1      |  32|          4|   32|        128|
    |i_1_reg_133        |   4|          2|    4|          8|
    |i_2_reg_155        |   4|          2|    4|          8|
    |i_reg_122          |   4|          2|    4|          8|
    |j_reg_144          |   5|          2|    5|         10|
    |output_v_address0  |   4|          4|    4|         16|
    |output_v_d0        |  32|          3|   32|         96|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 213|         74|  118|        422|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |  51|   0|   51|          0|
    |dtemp_neg_i_reg_413       |  32|   0|   32|          0|
    |i_10_reg_388              |   4|   0|    4|          0|
    |i_1_reg_133               |   4|   0|    4|          0|
    |i_2_reg_155               |   4|   0|    4|          0|
    |i_8_reg_337               |   4|   0|    4|          0|
    |i_reg_122                 |   4|   0|    4|          0|
    |j_7_reg_355               |   5|   0|    5|          0|
    |j_reg_144                 |   5|   0|    5|          0|
    |output_bias_load_reg_408  |  32|   0|   32|          0|
    |output_v_addr_1_reg_342   |   4|   0|    4|          0|
    |reg_188                   |  32|   0|   32|          0|
    |reg_193                   |  32|   0|   32|          0|
    |tmp_40_reg_393            |   4|   0|   64|         60|
    |tmp_42_reg_380            |  32|   0|   32|          0|
    |tmp_i_reg_423             |  32|   0|   32|          0|
    |tmp_trn_cast_reg_347      |   4|   0|    9|          5|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 285|   0|  350|         65|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------------+-----+-----+------------+------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | dateport_O_layer | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | dateport_O_layer | return value |
|ap_start              |  in |    1| ap_ctrl_hs | dateport_O_layer | return value |
|ap_done               | out |    1| ap_ctrl_hs | dateport_O_layer | return value |
|ap_idle               | out |    1| ap_ctrl_hs | dateport_O_layer | return value |
|ap_ready              | out |    1| ap_ctrl_hs | dateport_O_layer | return value |
|C5_y_address0         | out |    5|  ap_memory |       C5_y       |     array    |
|C5_y_ce0              | out |    1|  ap_memory |       C5_y       |     array    |
|C5_y_q0               |  in |   32|  ap_memory |       C5_y       |     array    |
|output_wei_address0   | out |    9|  ap_memory |    output_wei    |     array    |
|output_wei_ce0        | out |    1|  ap_memory |    output_wei    |     array    |
|output_wei_q0         |  in |   32|  ap_memory |    output_wei    |     array    |
|output_bias_address0  | out |    4|  ap_memory |    output_bias   |     array    |
|output_bias_ce0       | out |    1|  ap_memory |    output_bias   |     array    |
|output_bias_q0        |  in |   32|  ap_memory |    output_bias   |     array    |
|output_y_address0     | out |    4|  ap_memory |     output_y     |     array    |
|output_y_ce0          | out |    1|  ap_memory |     output_y     |     array    |
|output_y_we0          | out |    1|  ap_memory |     output_y     |     array    |
|output_y_d0           | out |   32|  ap_memory |     output_y     |     array    |
+----------------------+-----+-----+------------+------------------+--------------+

