// Seed: 1999003501
macromodule module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0][-1] id_4 (1);
  id_5 :
  assert property (@(*) -1 !== -1)
    if (id_5) id_6[1][-1];
    else id_5 = -1;
  assign id_1 = id_3;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1
);
  assign id_3 = id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    input  uwire id_0,
    output wand  id_1,
    output tri1  id_2,
    output tri1  id_3
);
endmodule
module module_3 (
    input tri id_0,
    input tri id_1,
    output logic id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wire id_5,
    output tri0 id_6,
    input tri id_7,
    output tri0 id_8,
    output wire id_9,
    output tri id_10,
    input uwire id_11,
    output wor id_12,
    input tri0 id_13,
    id_21,
    output tri0 id_14,
    input wor id_15,
    output wand id_16,
    output wire id_17,
    input tri1 id_18,
    output supply1 id_19
);
  initial id_2 <= -1;
  localparam id_22 = -1'b0;
  assign id_14 = (1);
  assign id_14 = id_0.id_3;
  wire id_23;
  id_24(
      id_22
  );
  wire id_25;
  id_26(
      id_11, 1'b0
  );
  wire id_27;
  module_2 modCall_1 (
      id_0,
      id_16,
      id_10,
      id_14
  );
  assign modCall_1.type_7 = 0;
endmodule
