Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 26 23:48:37 2024
| Host         : ASUS_Zenbook_WG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: turned_on (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: abc_modif/mux/TIME_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ai_sel/ai_sel/random_value_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: ai_sel/clk_10hz/my_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: modif_start/clk_200hz/my_clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: modif_start/clk_4hz/my_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 124 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.192        0.000                      0                  371        0.117        0.000                      0                  371        4.500        0.000                       0                   181  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.192        0.000                      0                  339        0.117        0.000                      0                  339        4.500        0.000                       0                   181  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.385        0.000                      0                   32        0.392        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 abc_modif/mux/clk_10hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/mux/clk_10hz/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 0.828ns (19.254%)  route 3.472ns (80.746%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.624     5.145    abc_modif/mux/clk_10hz/clk
    SLICE_X58Y20         FDRE                                         r  abc_modif/mux/clk_10hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  abc_modif/mux/clk_10hz/count_reg[8]/Q
                         net (fo=3, routed)           1.306     6.908    abc_modif/mux/clk_10hz/count_reg[8]
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.124     7.032 r  abc_modif/mux/clk_10hz/count[0]_i_9__2/O
                         net (fo=1, routed)           0.402     7.434    abc_modif/mux/clk_10hz/count[0]_i_9__2_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.558 r  abc_modif/mux/clk_10hz/count[0]_i_4__2/O
                         net (fo=1, routed)           0.409     7.967    abc_modif/mux/clk_10hz/count[0]_i_4__2_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.091 r  abc_modif/mux/clk_10hz/count[0]_i_1__3/O
                         net (fo=32, routed)          1.355     9.446    abc_modif/mux/clk_10hz/count[0]_i_1__3_n_0
    SLICE_X58Y25         FDRE                                         r  abc_modif/mux/clk_10hz/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.501    14.842    abc_modif/mux/clk_10hz/clk
    SLICE_X58Y25         FDRE                                         r  abc_modif/mux/clk_10hz/count_reg[28]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.429    14.638    abc_modif/mux/clk_10hz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 abc_modif/mux/clk_10hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/mux/clk_10hz/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 0.828ns (19.254%)  route 3.472ns (80.746%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.624     5.145    abc_modif/mux/clk_10hz/clk
    SLICE_X58Y20         FDRE                                         r  abc_modif/mux/clk_10hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  abc_modif/mux/clk_10hz/count_reg[8]/Q
                         net (fo=3, routed)           1.306     6.908    abc_modif/mux/clk_10hz/count_reg[8]
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.124     7.032 r  abc_modif/mux/clk_10hz/count[0]_i_9__2/O
                         net (fo=1, routed)           0.402     7.434    abc_modif/mux/clk_10hz/count[0]_i_9__2_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.558 r  abc_modif/mux/clk_10hz/count[0]_i_4__2/O
                         net (fo=1, routed)           0.409     7.967    abc_modif/mux/clk_10hz/count[0]_i_4__2_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.091 r  abc_modif/mux/clk_10hz/count[0]_i_1__3/O
                         net (fo=32, routed)          1.355     9.446    abc_modif/mux/clk_10hz/count[0]_i_1__3_n_0
    SLICE_X58Y25         FDRE                                         r  abc_modif/mux/clk_10hz/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.501    14.842    abc_modif/mux/clk_10hz/clk
    SLICE_X58Y25         FDRE                                         r  abc_modif/mux/clk_10hz/count_reg[29]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.429    14.638    abc_modif/mux/clk_10hz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 abc_modif/mux/clk_10hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/mux/clk_10hz/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 0.828ns (19.254%)  route 3.472ns (80.746%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.624     5.145    abc_modif/mux/clk_10hz/clk
    SLICE_X58Y20         FDRE                                         r  abc_modif/mux/clk_10hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  abc_modif/mux/clk_10hz/count_reg[8]/Q
                         net (fo=3, routed)           1.306     6.908    abc_modif/mux/clk_10hz/count_reg[8]
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.124     7.032 r  abc_modif/mux/clk_10hz/count[0]_i_9__2/O
                         net (fo=1, routed)           0.402     7.434    abc_modif/mux/clk_10hz/count[0]_i_9__2_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.558 r  abc_modif/mux/clk_10hz/count[0]_i_4__2/O
                         net (fo=1, routed)           0.409     7.967    abc_modif/mux/clk_10hz/count[0]_i_4__2_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.091 r  abc_modif/mux/clk_10hz/count[0]_i_1__3/O
                         net (fo=32, routed)          1.355     9.446    abc_modif/mux/clk_10hz/count[0]_i_1__3_n_0
    SLICE_X58Y25         FDRE                                         r  abc_modif/mux/clk_10hz/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.501    14.842    abc_modif/mux/clk_10hz/clk
    SLICE_X58Y25         FDRE                                         r  abc_modif/mux/clk_10hz/count_reg[30]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.429    14.638    abc_modif/mux/clk_10hz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 abc_modif/mux/clk_10hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/mux/clk_10hz/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 0.828ns (19.254%)  route 3.472ns (80.746%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.624     5.145    abc_modif/mux/clk_10hz/clk
    SLICE_X58Y20         FDRE                                         r  abc_modif/mux/clk_10hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  abc_modif/mux/clk_10hz/count_reg[8]/Q
                         net (fo=3, routed)           1.306     6.908    abc_modif/mux/clk_10hz/count_reg[8]
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.124     7.032 r  abc_modif/mux/clk_10hz/count[0]_i_9__2/O
                         net (fo=1, routed)           0.402     7.434    abc_modif/mux/clk_10hz/count[0]_i_9__2_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.558 r  abc_modif/mux/clk_10hz/count[0]_i_4__2/O
                         net (fo=1, routed)           0.409     7.967    abc_modif/mux/clk_10hz/count[0]_i_4__2_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.091 r  abc_modif/mux/clk_10hz/count[0]_i_1__3/O
                         net (fo=32, routed)          1.355     9.446    abc_modif/mux/clk_10hz/count[0]_i_1__3_n_0
    SLICE_X58Y25         FDRE                                         r  abc_modif/mux/clk_10hz/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.501    14.842    abc_modif/mux/clk_10hz/clk
    SLICE_X58Y25         FDRE                                         r  abc_modif/mux/clk_10hz/count_reg[31]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.429    14.638    abc_modif/mux/clk_10hz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 abc_modif/mux/clk_10hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/mux/clk_10hz/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.828ns (20.025%)  route 3.307ns (79.975%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.624     5.145    abc_modif/mux/clk_10hz/clk
    SLICE_X58Y20         FDRE                                         r  abc_modif/mux/clk_10hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  abc_modif/mux/clk_10hz/count_reg[8]/Q
                         net (fo=3, routed)           1.306     6.908    abc_modif/mux/clk_10hz/count_reg[8]
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.124     7.032 r  abc_modif/mux/clk_10hz/count[0]_i_9__2/O
                         net (fo=1, routed)           0.402     7.434    abc_modif/mux/clk_10hz/count[0]_i_9__2_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.558 r  abc_modif/mux/clk_10hz/count[0]_i_4__2/O
                         net (fo=1, routed)           0.409     7.967    abc_modif/mux/clk_10hz/count[0]_i_4__2_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.091 r  abc_modif/mux/clk_10hz/count[0]_i_1__3/O
                         net (fo=32, routed)          1.189     9.280    abc_modif/mux/clk_10hz/count[0]_i_1__3_n_0
    SLICE_X58Y24         FDRE                                         r  abc_modif/mux/clk_10hz/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.501    14.842    abc_modif/mux/clk_10hz/clk
    SLICE_X58Y24         FDRE                                         r  abc_modif/mux/clk_10hz/count_reg[24]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y24         FDRE (Setup_fdre_C_R)       -0.429    14.652    abc_modif/mux/clk_10hz/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 abc_modif/mux/clk_10hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/mux/clk_10hz/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.828ns (20.025%)  route 3.307ns (79.975%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.624     5.145    abc_modif/mux/clk_10hz/clk
    SLICE_X58Y20         FDRE                                         r  abc_modif/mux/clk_10hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  abc_modif/mux/clk_10hz/count_reg[8]/Q
                         net (fo=3, routed)           1.306     6.908    abc_modif/mux/clk_10hz/count_reg[8]
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.124     7.032 r  abc_modif/mux/clk_10hz/count[0]_i_9__2/O
                         net (fo=1, routed)           0.402     7.434    abc_modif/mux/clk_10hz/count[0]_i_9__2_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.558 r  abc_modif/mux/clk_10hz/count[0]_i_4__2/O
                         net (fo=1, routed)           0.409     7.967    abc_modif/mux/clk_10hz/count[0]_i_4__2_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.091 r  abc_modif/mux/clk_10hz/count[0]_i_1__3/O
                         net (fo=32, routed)          1.189     9.280    abc_modif/mux/clk_10hz/count[0]_i_1__3_n_0
    SLICE_X58Y24         FDRE                                         r  abc_modif/mux/clk_10hz/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.501    14.842    abc_modif/mux/clk_10hz/clk
    SLICE_X58Y24         FDRE                                         r  abc_modif/mux/clk_10hz/count_reg[25]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y24         FDRE (Setup_fdre_C_R)       -0.429    14.652    abc_modif/mux/clk_10hz/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 abc_modif/mux/clk_10hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/mux/clk_10hz/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.828ns (20.025%)  route 3.307ns (79.975%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.624     5.145    abc_modif/mux/clk_10hz/clk
    SLICE_X58Y20         FDRE                                         r  abc_modif/mux/clk_10hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  abc_modif/mux/clk_10hz/count_reg[8]/Q
                         net (fo=3, routed)           1.306     6.908    abc_modif/mux/clk_10hz/count_reg[8]
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.124     7.032 r  abc_modif/mux/clk_10hz/count[0]_i_9__2/O
                         net (fo=1, routed)           0.402     7.434    abc_modif/mux/clk_10hz/count[0]_i_9__2_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.558 r  abc_modif/mux/clk_10hz/count[0]_i_4__2/O
                         net (fo=1, routed)           0.409     7.967    abc_modif/mux/clk_10hz/count[0]_i_4__2_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.091 r  abc_modif/mux/clk_10hz/count[0]_i_1__3/O
                         net (fo=32, routed)          1.189     9.280    abc_modif/mux/clk_10hz/count[0]_i_1__3_n_0
    SLICE_X58Y24         FDRE                                         r  abc_modif/mux/clk_10hz/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.501    14.842    abc_modif/mux/clk_10hz/clk
    SLICE_X58Y24         FDRE                                         r  abc_modif/mux/clk_10hz/count_reg[26]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y24         FDRE (Setup_fdre_C_R)       -0.429    14.652    abc_modif/mux/clk_10hz/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 abc_modif/mux/clk_10hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/mux/clk_10hz/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.828ns (20.025%)  route 3.307ns (79.975%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.624     5.145    abc_modif/mux/clk_10hz/clk
    SLICE_X58Y20         FDRE                                         r  abc_modif/mux/clk_10hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  abc_modif/mux/clk_10hz/count_reg[8]/Q
                         net (fo=3, routed)           1.306     6.908    abc_modif/mux/clk_10hz/count_reg[8]
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.124     7.032 r  abc_modif/mux/clk_10hz/count[0]_i_9__2/O
                         net (fo=1, routed)           0.402     7.434    abc_modif/mux/clk_10hz/count[0]_i_9__2_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.558 r  abc_modif/mux/clk_10hz/count[0]_i_4__2/O
                         net (fo=1, routed)           0.409     7.967    abc_modif/mux/clk_10hz/count[0]_i_4__2_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.091 r  abc_modif/mux/clk_10hz/count[0]_i_1__3/O
                         net (fo=32, routed)          1.189     9.280    abc_modif/mux/clk_10hz/count[0]_i_1__3_n_0
    SLICE_X58Y24         FDRE                                         r  abc_modif/mux/clk_10hz/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.501    14.842    abc_modif/mux/clk_10hz/clk
    SLICE_X58Y24         FDRE                                         r  abc_modif/mux/clk_10hz/count_reg[27]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y24         FDRE (Setup_fdre_C_R)       -0.429    14.652    abc_modif/mux/clk_10hz/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.386ns  (required time - arrival time)
  Source:                 modif_start/clk_200hz/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modif_start/clk_200hz/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.828ns (20.140%)  route 3.283ns (79.860%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.620     5.141    modif_start/clk_200hz/CLK
    SLICE_X63Y23         FDRE                                         r  modif_start/clk_200hz/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  modif_start/clk_200hz/count_reg[21]/Q
                         net (fo=2, routed)           1.004     6.602    modif_start/clk_200hz/count_reg[21]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.726 r  modif_start/clk_200hz/count[0]_i_9/O
                         net (fo=2, routed)           0.588     7.313    modif_start/clk_200hz/count[0]_i_9_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.437 r  modif_start/clk_200hz/count[0]_i_4/O
                         net (fo=1, routed)           0.566     8.004    modif_start/clk_200hz/count[0]_i_4_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I3_O)        0.124     8.128 r  modif_start/clk_200hz/count[0]_i_1__0/O
                         net (fo=32, routed)          1.125     9.252    modif_start/clk_200hz/clear
    SLICE_X63Y25         FDRE                                         r  modif_start/clk_200hz/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.502    14.843    modif_start/clk_200hz/CLK
    SLICE_X63Y25         FDRE                                         r  modif_start/clk_200hz/count_reg[28]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDRE (Setup_fdre_C_R)       -0.429    14.639    modif_start/clk_200hz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.386    

Slack (MET) :             5.386ns  (required time - arrival time)
  Source:                 modif_start/clk_200hz/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modif_start/clk_200hz/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.828ns (20.140%)  route 3.283ns (79.860%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.620     5.141    modif_start/clk_200hz/CLK
    SLICE_X63Y23         FDRE                                         r  modif_start/clk_200hz/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  modif_start/clk_200hz/count_reg[21]/Q
                         net (fo=2, routed)           1.004     6.602    modif_start/clk_200hz/count_reg[21]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.726 r  modif_start/clk_200hz/count[0]_i_9/O
                         net (fo=2, routed)           0.588     7.313    modif_start/clk_200hz/count[0]_i_9_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.437 r  modif_start/clk_200hz/count[0]_i_4/O
                         net (fo=1, routed)           0.566     8.004    modif_start/clk_200hz/count[0]_i_4_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I3_O)        0.124     8.128 r  modif_start/clk_200hz/count[0]_i_1__0/O
                         net (fo=32, routed)          1.125     9.252    modif_start/clk_200hz/clear
    SLICE_X63Y25         FDRE                                         r  modif_start/clk_200hz/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.502    14.843    modif_start/clk_200hz/CLK
    SLICE_X63Y25         FDRE                                         r  modif_start/clk_200hz/count_reg[29]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDRE (Setup_fdre_C_R)       -0.429    14.639    modif_start/clk_200hz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 modif_start/clk_4hz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modif_start/clk_4hz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.564     1.447    modif_start/clk_4hz/CLK
    SLICE_X36Y49         FDRE                                         r  modif_start/clk_4hz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  modif_start/clk_4hz/count_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    modif_start/clk_4hz/count_reg[26]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  modif_start/clk_4hz/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.882    modif_start/clk_4hz/count_reg[24]_i_1__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  modif_start/clk_4hz/count_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.936    modif_start/clk_4hz/count_reg[28]_i_1__0_n_7
    SLICE_X36Y50         FDRE                                         r  modif_start/clk_4hz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.830     1.958    modif_start/clk_4hz/CLK
    SLICE_X36Y50         FDRE                                         r  modif_start/clk_4hz/count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    modif_start/clk_4hz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 modif_start/clk_4hz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modif_start/clk_4hz/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.564     1.447    modif_start/clk_4hz/CLK
    SLICE_X36Y49         FDRE                                         r  modif_start/clk_4hz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  modif_start/clk_4hz/count_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    modif_start/clk_4hz/count_reg[26]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  modif_start/clk_4hz/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.882    modif_start/clk_4hz/count_reg[24]_i_1__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  modif_start/clk_4hz/count_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.947    modif_start/clk_4hz/count_reg[28]_i_1__0_n_5
    SLICE_X36Y50         FDRE                                         r  modif_start/clk_4hz/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.830     1.958    modif_start/clk_4hz/CLK
    SLICE_X36Y50         FDRE                                         r  modif_start/clk_4hz/count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    modif_start/clk_4hz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 abc_modif/mux/clk_10hz/my_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/mux/TIME_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.586     1.469    abc_modif/mux/clk_10hz/clk
    SLICE_X59Y19         FDRE                                         r  abc_modif/mux/clk_10hz/my_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  abc_modif/mux/clk_10hz/my_clk_reg/Q
                         net (fo=2, routed)           0.067     1.677    abc_modif/mux/time_10hz
    SLICE_X59Y19         FDRE                                         r  abc_modif/mux/TIME_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.854     1.981    abc_modif/mux/clk
    SLICE_X59Y19         FDRE                                         r  abc_modif/mux/TIME_reg/C
                         clock pessimism             -0.512     1.469    
    SLICE_X59Y19         FDRE (Hold_fdre_C_D)         0.075     1.544    abc_modif/mux/TIME_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 modif_start/clk_4hz/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modif_start/clk_4hz/my_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.231ns (45.399%)  route 0.278ns (54.601%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.562     1.445    modif_start/clk_4hz/CLK
    SLICE_X36Y50         FDRE                                         r  modif_start/clk_4hz/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  modif_start/clk_4hz/count_reg[30]/Q
                         net (fo=2, routed)           0.065     1.651    modif_start/clk_4hz/count_reg[30]
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.696 r  modif_start/clk_4hz/count[0]_i_6__0/O
                         net (fo=2, routed)           0.213     1.909    modif_start/clk_4hz/count[0]_i_6__0_n_0
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.954 r  modif_start/clk_4hz/my_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.954    modif_start/clk_4hz/my_clk_i_1__0_n_0
    SLICE_X37Y46         FDRE                                         r  modif_start/clk_4hz/my_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.832     1.959    modif_start/clk_4hz/CLK
    SLICE_X37Y46         FDRE                                         r  modif_start/clk_4hz/my_clk_reg/C
                         clock pessimism             -0.244     1.715    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.806    modif_start/clk_4hz/my_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 modif_start/clk_4hz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modif_start/clk_4hz/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.564     1.447    modif_start/clk_4hz/CLK
    SLICE_X36Y49         FDRE                                         r  modif_start/clk_4hz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  modif_start/clk_4hz/count_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    modif_start/clk_4hz/count_reg[26]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  modif_start/clk_4hz/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.882    modif_start/clk_4hz/count_reg[24]_i_1__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.972 r  modif_start/clk_4hz/count_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.972    modif_start/clk_4hz/count_reg[28]_i_1__0_n_6
    SLICE_X36Y50         FDRE                                         r  modif_start/clk_4hz/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.830     1.958    modif_start/clk_4hz/CLK
    SLICE_X36Y50         FDRE                                         r  modif_start/clk_4hz/count_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    modif_start/clk_4hz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 modif_start/clk_4hz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modif_start/clk_4hz/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.564     1.447    modif_start/clk_4hz/CLK
    SLICE_X36Y49         FDRE                                         r  modif_start/clk_4hz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  modif_start/clk_4hz/count_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    modif_start/clk_4hz/count_reg[26]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  modif_start/clk_4hz/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.882    modif_start/clk_4hz/count_reg[24]_i_1__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.972 r  modif_start/clk_4hz/count_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.972    modif_start/clk_4hz/count_reg[28]_i_1__0_n_4
    SLICE_X36Y50         FDRE                                         r  modif_start/clk_4hz/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.830     1.958    modif_start/clk_4hz/CLK
    SLICE_X36Y50         FDRE                                         r  modif_start/clk_4hz/count_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    modif_start/clk_4hz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 modif_start/clk_200hz/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modif_start/clk_200hz/my_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.955%)  route 0.172ns (48.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.588     1.471    modif_start/clk_200hz/CLK
    SLICE_X63Y18         FDRE                                         r  modif_start/clk_200hz/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  modif_start/clk_200hz/count_reg[1]/Q
                         net (fo=3, routed)           0.172     1.784    modif_start/clk_200hz/count_reg[1]
    SLICE_X62Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.829 r  modif_start/clk_200hz/my_clk_i_1/O
                         net (fo=1, routed)           0.000     1.829    modif_start/clk_200hz/my_clk_i_1_n_0
    SLICE_X62Y19         FDRE                                         r  modif_start/clk_200hz/my_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.856     1.983    modif_start/clk_200hz/CLK
    SLICE_X62Y19         FDRE                                         r  modif_start/clk_200hz/my_clk_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.091     1.575    modif_start/clk_200hz/my_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 modif_start/clk_200hz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modif_start/clk_200hz/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.583     1.466    modif_start/clk_200hz/CLK
    SLICE_X63Y23         FDRE                                         r  modif_start/clk_200hz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  modif_start/clk_200hz/count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.724    modif_start/clk_200hz/count_reg[23]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  modif_start/clk_200hz/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    modif_start/clk_200hz/count_reg[20]_i_1_n_4
    SLICE_X63Y23         FDRE                                         r  modif_start/clk_200hz/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.851     1.978    modif_start/clk_200hz/CLK
    SLICE_X63Y23         FDRE                                         r  modif_start/clk_200hz/count_reg[23]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    modif_start/clk_200hz/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 modif_start/clk_200hz/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modif_start/clk_200hz/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.582     1.465    modif_start/clk_200hz/CLK
    SLICE_X63Y25         FDRE                                         r  modif_start/clk_200hz/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  modif_start/clk_200hz/count_reg[31]/Q
                         net (fo=2, routed)           0.117     1.723    modif_start/clk_200hz/count_reg[31]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  modif_start/clk_200hz/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    modif_start/clk_200hz/count_reg[28]_i_1_n_4
    SLICE_X63Y25         FDRE                                         r  modif_start/clk_200hz/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.850     1.977    modif_start/clk_200hz/CLK
    SLICE_X63Y25         FDRE                                         r  modif_start/clk_200hz/count_reg[31]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    modif_start/clk_200hz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ai_sel/clk_10hz/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ai_sel/clk_10hz/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.586     1.469    ai_sel/clk_10hz/CLK
    SLICE_X59Y30         FDRE                                         r  ai_sel/clk_10hz/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  ai_sel/clk_10hz/count_reg[31]/Q
                         net (fo=2, routed)           0.117     1.727    ai_sel/clk_10hz/count_reg[31]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  ai_sel/clk_10hz/count_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.835    ai_sel/clk_10hz/count_reg[28]_i_1__1_n_4
    SLICE_X59Y30         FDRE                                         r  ai_sel/clk_10hz/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.854     1.981    ai_sel/clk_10hz/CLK
    SLICE_X59Y30         FDRE                                         r  ai_sel/clk_10hz/count_reg[31]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X59Y30         FDRE (Hold_fdre_C_D)         0.105     1.574    ai_sel/clk_10hz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y19   abc_modif/mux/TIME_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y22   abc_modif/mux/clk_10hz/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y22   abc_modif/mux/clk_10hz/count_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y22   abc_modif/mux/clk_10hz/count_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y18   abc_modif/mux/clk_10hz/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y23   abc_modif/mux/clk_10hz/count_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y23   abc_modif/mux/clk_10hz/count_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y23   abc_modif/mux/clk_10hz/count_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y23   abc_modif/mux/clk_10hz/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   abc_modif/mux/TIME_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   abc_modif/mux/clk_10hz/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   abc_modif/mux/clk_10hz/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   abc_modif/mux/clk_10hz/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   abc_modif/mux/clk_10hz/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   abc_modif/mux/clk_10hz/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   abc_modif/mux/clk_10hz/my_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   abc_modif/mux/clk_10hz/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   abc_modif/mux/clk_10hz/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   abc_modif/mux/clk_10hz/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   abc_modif/mux/clk_10hz/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   abc_modif/mux/clk_10hz/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   abc_modif/mux/clk_10hz/count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   abc_modif/mux/clk_10hz/count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   abc_modif/mux/clk_10hz/count_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   abc_modif/mux/clk_10hz/count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   abc_modif/mux/clk_10hz/count_reg[25]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.385ns  (required time - arrival time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.419ns (20.446%)  route 1.630ns (79.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.617     5.138    abc_modif/time_mux/CLK
    SLICE_X61Y24         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.419     5.557 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          1.630     7.188    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X60Y25         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.501    14.842    abc_modif/time_mux/TENS/counter_timer/CLK
    SLICE_X60Y25         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[28]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDCE (Recov_fdce_C_CLR)     -0.494    14.573    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[28]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -7.188    
  -------------------------------------------------------------------
                         slack                                  7.385    

Slack (MET) :             7.385ns  (required time - arrival time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.419ns (20.446%)  route 1.630ns (79.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.617     5.138    abc_modif/time_mux/CLK
    SLICE_X61Y24         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.419     5.557 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          1.630     7.188    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X60Y25         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.501    14.842    abc_modif/time_mux/TENS/counter_timer/CLK
    SLICE_X60Y25         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[29]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDCE (Recov_fdce_C_CLR)     -0.494    14.573    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[29]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -7.188    
  -------------------------------------------------------------------
                         slack                                  7.385    

Slack (MET) :             7.385ns  (required time - arrival time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.419ns (20.446%)  route 1.630ns (79.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.617     5.138    abc_modif/time_mux/CLK
    SLICE_X61Y24         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.419     5.557 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          1.630     7.188    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X60Y25         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.501    14.842    abc_modif/time_mux/TENS/counter_timer/CLK
    SLICE_X60Y25         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[30]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDCE (Recov_fdce_C_CLR)     -0.494    14.573    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[30]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -7.188    
  -------------------------------------------------------------------
                         slack                                  7.385    

Slack (MET) :             7.385ns  (required time - arrival time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.419ns (20.446%)  route 1.630ns (79.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.617     5.138    abc_modif/time_mux/CLK
    SLICE_X61Y24         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.419     5.557 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          1.630     7.188    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X60Y25         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.501    14.842    abc_modif/time_mux/TENS/counter_timer/CLK
    SLICE_X60Y25         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[31]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDCE (Recov_fdce_C_CLR)     -0.494    14.573    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[31]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -7.188    
  -------------------------------------------------------------------
                         slack                                  7.385    

Slack (MET) :             7.720ns  (required time - arrival time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.419ns (24.234%)  route 1.310ns (75.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.617     5.138    abc_modif/time_mux/CLK
    SLICE_X61Y24         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.419     5.557 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          1.310     6.867    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X60Y24         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.501    14.842    abc_modif/time_mux/TENS/counter_timer/CLK
    SLICE_X60Y24         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[24]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y24         FDCE (Recov_fdce_C_CLR)     -0.494    14.587    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[24]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  7.720    

Slack (MET) :             7.720ns  (required time - arrival time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.419ns (24.234%)  route 1.310ns (75.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.617     5.138    abc_modif/time_mux/CLK
    SLICE_X61Y24         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.419     5.557 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          1.310     6.867    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X60Y24         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.501    14.842    abc_modif/time_mux/TENS/counter_timer/CLK
    SLICE_X60Y24         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[25]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y24         FDCE (Recov_fdce_C_CLR)     -0.494    14.587    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[25]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  7.720    

Slack (MET) :             7.720ns  (required time - arrival time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.419ns (24.234%)  route 1.310ns (75.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.617     5.138    abc_modif/time_mux/CLK
    SLICE_X61Y24         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.419     5.557 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          1.310     6.867    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X60Y24         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.501    14.842    abc_modif/time_mux/TENS/counter_timer/CLK
    SLICE_X60Y24         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[26]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y24         FDCE (Recov_fdce_C_CLR)     -0.494    14.587    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[26]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  7.720    

Slack (MET) :             7.720ns  (required time - arrival time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.419ns (24.234%)  route 1.310ns (75.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.617     5.138    abc_modif/time_mux/CLK
    SLICE_X61Y24         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.419     5.557 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          1.310     6.867    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X60Y24         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.501    14.842    abc_modif/time_mux/TENS/counter_timer/CLK
    SLICE_X60Y24         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[27]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y24         FDCE (Recov_fdce_C_CLR)     -0.494    14.587    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[27]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  7.720    

Slack (MET) :             7.870ns  (required time - arrival time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.419ns (26.508%)  route 1.162ns (73.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.617     5.138    abc_modif/time_mux/CLK
    SLICE_X61Y24         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.419     5.557 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          1.162     6.719    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X60Y23         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.503    14.844    abc_modif/time_mux/TENS/counter_timer/CLK
    SLICE_X60Y23         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[20]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDCE (Recov_fdce_C_CLR)     -0.494    14.589    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[20]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                  7.870    

Slack (MET) :             7.870ns  (required time - arrival time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.419ns (26.508%)  route 1.162ns (73.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.617     5.138    abc_modif/time_mux/CLK
    SLICE_X61Y24         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.419     5.557 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          1.162     6.719    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X60Y23         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.503    14.844    abc_modif/time_mux/TENS/counter_timer/CLK
    SLICE_X60Y23         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[21]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDCE (Recov_fdce_C_CLR)     -0.494    14.589    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[21]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                  7.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.954%)  route 0.163ns (56.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.581     1.464    abc_modif/time_mux/CLK
    SLICE_X61Y24         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.128     1.592 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.163     1.755    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X60Y18         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.855     1.982    abc_modif/time_mux/TENS/counter_timer/CLK
    SLICE_X60Y18         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[0]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X60Y18         FDCE (Remov_fdce_C_CLR)     -0.121     1.363    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.954%)  route 0.163ns (56.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.581     1.464    abc_modif/time_mux/CLK
    SLICE_X61Y24         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.128     1.592 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.163     1.755    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X60Y18         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.855     1.982    abc_modif/time_mux/TENS/counter_timer/CLK
    SLICE_X60Y18         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[1]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X60Y18         FDCE (Remov_fdce_C_CLR)     -0.121     1.363    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.954%)  route 0.163ns (56.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.581     1.464    abc_modif/time_mux/CLK
    SLICE_X61Y24         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.128     1.592 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.163     1.755    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X60Y18         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.855     1.982    abc_modif/time_mux/TENS/counter_timer/CLK
    SLICE_X60Y18         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[2]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X60Y18         FDCE (Remov_fdce_C_CLR)     -0.121     1.363    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.954%)  route 0.163ns (56.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.581     1.464    abc_modif/time_mux/CLK
    SLICE_X61Y24         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.128     1.592 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.163     1.755    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X60Y18         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.855     1.982    abc_modif/time_mux/TENS/counter_timer/CLK
    SLICE_X60Y18         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[3]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X60Y18         FDCE (Remov_fdce_C_CLR)     -0.121     1.363    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.107%)  route 0.226ns (63.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.581     1.464    abc_modif/time_mux/CLK
    SLICE_X61Y24         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.128     1.592 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.226     1.819    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X60Y19         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.854     1.981    abc_modif/time_mux/TENS/counter_timer/CLK
    SLICE_X60Y19         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[4]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X60Y19         FDCE (Remov_fdce_C_CLR)     -0.121     1.362    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.107%)  route 0.226ns (63.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.581     1.464    abc_modif/time_mux/CLK
    SLICE_X61Y24         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.128     1.592 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.226     1.819    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X60Y19         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.854     1.981    abc_modif/time_mux/TENS/counter_timer/CLK
    SLICE_X60Y19         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[5]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X60Y19         FDCE (Remov_fdce_C_CLR)     -0.121     1.362    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.107%)  route 0.226ns (63.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.581     1.464    abc_modif/time_mux/CLK
    SLICE_X61Y24         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.128     1.592 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.226     1.819    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X60Y19         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.854     1.981    abc_modif/time_mux/TENS/counter_timer/CLK
    SLICE_X60Y19         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[6]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X60Y19         FDCE (Remov_fdce_C_CLR)     -0.121     1.362    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.107%)  route 0.226ns (63.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.581     1.464    abc_modif/time_mux/CLK
    SLICE_X61Y24         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.128     1.592 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.226     1.819    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X60Y19         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.854     1.981    abc_modif/time_mux/TENS/counter_timer/CLK
    SLICE_X60Y19         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[7]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X60Y19         FDCE (Remov_fdce_C_CLR)     -0.121     1.362    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.128ns (30.638%)  route 0.290ns (69.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.581     1.464    abc_modif/time_mux/CLK
    SLICE_X61Y24         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.128     1.592 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.290     1.882    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X60Y20         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.853     1.980    abc_modif/time_mux/TENS/counter_timer/CLK
    SLICE_X60Y20         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[10]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X60Y20         FDCE (Remov_fdce_C_CLR)     -0.121     1.361    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 abc_modif/time_mux/trigger_10s_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.128ns (30.638%)  route 0.290ns (69.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.581     1.464    abc_modif/time_mux/CLK
    SLICE_X61Y24         FDRE                                         r  abc_modif/time_mux/trigger_10s_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.128     1.592 f  abc_modif/time_mux/trigger_10s_reg_inv/Q
                         net (fo=32, routed)          0.290     1.882    abc_modif/time_mux/TENS/counter_timer/trigger_10s_reg_inv
    SLICE_X60Y20         FDCE                                         f  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.853     1.980    abc_modif/time_mux/TENS/counter_timer/CLK
    SLICE_X60Y20         FDCE                                         r  abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[11]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X60Y20         FDCE (Remov_fdce_C_CLR)     -0.121     1.361    abc_modif/time_mux/TENS/counter_timer/COUNTER_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.521    





