|SPI_test
CLOCK_50 => ~NO_FANOUT~
HEX0_N[0] <= hexdisp7seg:h0.seg7[0]
HEX0_N[1] <= hexdisp7seg:h0.seg7[1]
HEX0_N[2] <= hexdisp7seg:h0.seg7[2]
HEX0_N[3] <= hexdisp7seg:h0.seg7[3]
HEX0_N[4] <= hexdisp7seg:h0.seg7[4]
HEX0_N[5] <= hexdisp7seg:h0.seg7[5]
HEX0_N[6] <= hexdisp7seg:h0.seg7[6]
HEX1_N[0] <= hexdisp7seg:h1.seg7[0]
HEX1_N[1] <= hexdisp7seg:h1.seg7[1]
HEX1_N[2] <= hexdisp7seg:h1.seg7[2]
HEX1_N[3] <= hexdisp7seg:h1.seg7[3]
HEX1_N[4] <= hexdisp7seg:h1.seg7[4]
HEX1_N[5] <= hexdisp7seg:h1.seg7[5]
HEX1_N[6] <= hexdisp7seg:h1.seg7[6]
HEX2_N[0] <= hexdisp7seg:h2.seg7[0]
HEX2_N[1] <= hexdisp7seg:h2.seg7[1]
HEX2_N[2] <= hexdisp7seg:h2.seg7[2]
HEX2_N[3] <= hexdisp7seg:h2.seg7[3]
HEX2_N[4] <= hexdisp7seg:h2.seg7[4]
HEX2_N[5] <= hexdisp7seg:h2.seg7[5]
HEX2_N[6] <= hexdisp7seg:h2.seg7[6]
HEX3_N[0] <= hexdisp7seg:h3.seg7[0]
HEX3_N[1] <= hexdisp7seg:h3.seg7[1]
HEX3_N[2] <= hexdisp7seg:h3.seg7[2]
HEX3_N[3] <= hexdisp7seg:h3.seg7[3]
HEX3_N[4] <= hexdisp7seg:h3.seg7[4]
HEX3_N[5] <= hexdisp7seg:h3.seg7[5]
HEX3_N[6] <= hexdisp7seg:h3.seg7[6]
HEX4_N[0] <= HEX4_N[0].DB_MAX_OUTPUT_PORT_TYPE
HEX4_N[1] <= HEX4_N[1].DB_MAX_OUTPUT_PORT_TYPE
HEX4_N[2] <= HEX4_N[2].DB_MAX_OUTPUT_PORT_TYPE
HEX4_N[3] <= HEX4_N[3].DB_MAX_OUTPUT_PORT_TYPE
HEX4_N[4] <= HEX4_N[4].DB_MAX_OUTPUT_PORT_TYPE
HEX4_N[5] <= HEX4_N[5].DB_MAX_OUTPUT_PORT_TYPE
HEX4_N[6] <= HEX4_N[6].DB_MAX_OUTPUT_PORT_TYPE
HEX5_N[0] <= HEX5_N[0].DB_MAX_OUTPUT_PORT_TYPE
HEX5_N[1] <= HEX5_N[1].DB_MAX_OUTPUT_PORT_TYPE
HEX5_N[2] <= HEX5_N[2].DB_MAX_OUTPUT_PORT_TYPE
HEX5_N[3] <= HEX5_N[3].DB_MAX_OUTPUT_PORT_TYPE
HEX5_N[4] <= HEX5_N[4].DB_MAX_OUTPUT_PORT_TYPE
HEX5_N[5] <= HEX5_N[5].DB_MAX_OUTPUT_PORT_TYPE
HEX5_N[6] <= HEX5_N[6].DB_MAX_OUTPUT_PORT_TYPE
KEY_N[0] => ~NO_FANOUT~
KEY_N[1] => ~NO_FANOUT~
KEY_N[2] => ~NO_FANOUT~
KEY_N[3] => ~NO_FANOUT~
LEDR[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= LEDR[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= LEDR[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LEDR[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= LEDR[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= LEDR[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= LEDR[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= LEDR[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= LEDR[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= LEDR[9].DB_MAX_OUTPUT_PORT_TYPE
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
GPIO_0[1] <> GPIO_0[1]
GPIO_0[4] <> <UNC>
GPIO_0[5] <> <UNC>
GPIO_0[6] <> <UNC>
GPIO_0[7] <> <UNC>
GPIO_0[8] <> <UNC>
GPIO_0[9] <> <UNC>
GPIO_0[10] <> <UNC>
GPIO_0[11] <> <UNC>
GPIO_0[12] <> <UNC>
GPIO_0[13] <> <UNC>
GPIO_0[14] <> <UNC>
GPIO_0[15] <> <UNC>
GPIO_0[16] <> <UNC>
GPIO_0[17] <> <UNC>
GPIO_0[18] <> <UNC>
GPIO_0[19] <> <UNC>
GPIO_0[20] <> <UNC>
GPIO_0[21] <> <UNC>
GPIO_0[22] <> <UNC>
GPIO_0[23] <> <UNC>
GPIO_0[24] <> <UNC>
GPIO_0[25] <> <UNC>
GPIO_0[26] <> <UNC>
GPIO_0[27] <> <UNC>
GPIO_0[28] <> <UNC>
GPIO_0[29] <> <UNC>
GPIO_0[30] <> <UNC>
GPIO_0[31] <> <UNC>
GPIO_0[32] <> <UNC>
GPIO_0[33] <> <UNC>
GPIO_0[34] <> <UNC>
GPIO_0[35] <> <UNC>
GPIO_1[0] <> GPIO_1[0]
GPIO_1[1] <> GPIO_1[1]
GPIO_1[2] <> GPIO_1[2]
GPIO_1[3] <> GPIO_1[3]
GPIO_1[4] <> GPIO_1[4]
GPIO_1[5] <> GPIO_1[5]
GPIO_1[6] <> GPIO_1[6]
GPIO_1[7] <> GPIO_1[7]
GPIO_1[8] <> <UNC>
GPIO_1[9] <> <UNC>
GPIO_1[10] <> <UNC>
GPIO_1[11] <> <UNC>
GPIO_1[12] <> <UNC>
GPIO_1[13] <> <UNC>
GPIO_1[14] <> <UNC>
GPIO_1[15] <> <UNC>
GPIO_1[16] <> <UNC>
GPIO_1[17] <> <UNC>
GPIO_1[18] <> <UNC>
GPIO_1[19] <> <UNC>
GPIO_1[20] <> <UNC>
GPIO_1[21] <> <UNC>
GPIO_1[22] <> <UNC>
GPIO_1[23] <> <UNC>
GPIO_1[24] <> <UNC>
GPIO_1[25] <> <UNC>
GPIO_1[26] <> <UNC>
GPIO_1[27] <> <UNC>
GPIO_1[28] <> <UNC>
GPIO_1[29] <> <UNC>
GPIO_1[30] <> <UNC>
GPIO_1[31] <> <UNC>
GPIO_1[32] <> <UNC>
GPIO_1[33] <> <UNC>
GPIO_1[34] <> <UNC>
GPIO_1[35] <> GPIO_1[35]


|SPI_test|spi_interface:slave
sclk => for_out[0].CLK
sclk => for_out[1].CLK
sclk => for_out[2].CLK
sclk => for_out[3].CLK
sclk => for_out[4].CLK
sclk => for_out[5].CLK
sclk => for_out[6].CLK
sclk => for_out[7].CLK
sclk => internal[0].CLK
sclk => internal[1].CLK
sclk => internal[2].CLK
sclk => internal[3].CLK
sclk => internal[4].CLK
sclk => internal[5].CLK
sclk => internal[6].CLK
sclk => internal[7].CLK
sclk => miso~reg0.CLK
mosi => for_out[0].DATAIN
mosi => internal[0].DATAIN
miso <= miso~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel => internal[0].ALOAD
sel => internal[1].ALOAD
sel => internal[2].ALOAD
sel => internal[3].ALOAD
sel => internal[4].ALOAD
sel => internal[5].ALOAD
sel => internal[6].ALOAD
sel => internal[7].ALOAD
sel => data_out[0]$latch.LATCH_ENABLE
sel => data_out[1]$latch.LATCH_ENABLE
sel => data_out[2]$latch.LATCH_ENABLE
sel => data_out[3]$latch.LATCH_ENABLE
sel => data_out[4]$latch.LATCH_ENABLE
sel => data_out[5]$latch.LATCH_ENABLE
sel => data_out[6]$latch.LATCH_ENABLE
sel => data_out[7]$latch.LATCH_ENABLE
sel => readable.DATAIN
data_in[0] => internal[0].ADATA
data_in[1] => internal[1].ADATA
data_in[2] => internal[2].ADATA
data_in[3] => internal[3].ADATA
data_in[4] => internal[4].ADATA
data_in[5] => internal[5].ADATA
data_in[6] => internal[6].ADATA
data_in[7] => internal[7].ADATA
data_out[0] <= data_out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
readable <= sel.DB_MAX_OUTPUT_PORT_TYPE
internal_out[0] <= internal[0].DB_MAX_OUTPUT_PORT_TYPE
internal_out[1] <= internal[1].DB_MAX_OUTPUT_PORT_TYPE
internal_out[2] <= internal[2].DB_MAX_OUTPUT_PORT_TYPE
internal_out[3] <= internal[3].DB_MAX_OUTPUT_PORT_TYPE
internal_out[4] <= internal[4].DB_MAX_OUTPUT_PORT_TYPE
internal_out[5] <= internal[5].DB_MAX_OUTPUT_PORT_TYPE
internal_out[6] <= internal[6].DB_MAX_OUTPUT_PORT_TYPE
internal_out[7] <= internal[7].DB_MAX_OUTPUT_PORT_TYPE


|SPI_test|hexdisp7seg:h0
datain[0] => Mux0.IN19
datain[0] => Mux1.IN19
datain[0] => Mux2.IN19
datain[0] => Mux3.IN19
datain[0] => Mux4.IN19
datain[0] => Mux5.IN19
datain[0] => Mux6.IN19
datain[1] => Mux0.IN18
datain[1] => Mux1.IN18
datain[1] => Mux2.IN18
datain[1] => Mux3.IN18
datain[1] => Mux4.IN18
datain[1] => Mux5.IN18
datain[1] => Mux6.IN18
datain[2] => Mux0.IN17
datain[2] => Mux1.IN17
datain[2] => Mux2.IN17
datain[2] => Mux3.IN17
datain[2] => Mux4.IN17
datain[2] => Mux5.IN17
datain[2] => Mux6.IN17
datain[3] => Mux0.IN16
datain[3] => Mux1.IN16
datain[3] => Mux2.IN16
datain[3] => Mux3.IN16
datain[3] => Mux4.IN16
datain[3] => Mux5.IN16
datain[3] => Mux6.IN16
seg7[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg7[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg7[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg7[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg7[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg7[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg7[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|SPI_test|hexdisp7seg:h1
datain[0] => Mux0.IN19
datain[0] => Mux1.IN19
datain[0] => Mux2.IN19
datain[0] => Mux3.IN19
datain[0] => Mux4.IN19
datain[0] => Mux5.IN19
datain[0] => Mux6.IN19
datain[1] => Mux0.IN18
datain[1] => Mux1.IN18
datain[1] => Mux2.IN18
datain[1] => Mux3.IN18
datain[1] => Mux4.IN18
datain[1] => Mux5.IN18
datain[1] => Mux6.IN18
datain[2] => Mux0.IN17
datain[2] => Mux1.IN17
datain[2] => Mux2.IN17
datain[2] => Mux3.IN17
datain[2] => Mux4.IN17
datain[2] => Mux5.IN17
datain[2] => Mux6.IN17
datain[3] => Mux0.IN16
datain[3] => Mux1.IN16
datain[3] => Mux2.IN16
datain[3] => Mux3.IN16
datain[3] => Mux4.IN16
datain[3] => Mux5.IN16
datain[3] => Mux6.IN16
seg7[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg7[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg7[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg7[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg7[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg7[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg7[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|SPI_test|hexdisp7seg:h2
datain[0] => Mux0.IN19
datain[0] => Mux1.IN19
datain[0] => Mux2.IN19
datain[0] => Mux3.IN19
datain[0] => Mux4.IN19
datain[0] => Mux5.IN19
datain[0] => Mux6.IN19
datain[1] => Mux0.IN18
datain[1] => Mux1.IN18
datain[1] => Mux2.IN18
datain[1] => Mux3.IN18
datain[1] => Mux4.IN18
datain[1] => Mux5.IN18
datain[1] => Mux6.IN18
datain[2] => Mux0.IN17
datain[2] => Mux1.IN17
datain[2] => Mux2.IN17
datain[2] => Mux3.IN17
datain[2] => Mux4.IN17
datain[2] => Mux5.IN17
datain[2] => Mux6.IN17
datain[3] => Mux0.IN16
datain[3] => Mux1.IN16
datain[3] => Mux2.IN16
datain[3] => Mux3.IN16
datain[3] => Mux4.IN16
datain[3] => Mux5.IN16
datain[3] => Mux6.IN16
seg7[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg7[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg7[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg7[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg7[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg7[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg7[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|SPI_test|hexdisp7seg:h3
datain[0] => Mux0.IN19
datain[0] => Mux1.IN19
datain[0] => Mux2.IN19
datain[0] => Mux3.IN19
datain[0] => Mux4.IN19
datain[0] => Mux5.IN19
datain[0] => Mux6.IN19
datain[1] => Mux0.IN18
datain[1] => Mux1.IN18
datain[1] => Mux2.IN18
datain[1] => Mux3.IN18
datain[1] => Mux4.IN18
datain[1] => Mux5.IN18
datain[1] => Mux6.IN18
datain[2] => Mux0.IN17
datain[2] => Mux1.IN17
datain[2] => Mux2.IN17
datain[2] => Mux3.IN17
datain[2] => Mux4.IN17
datain[2] => Mux5.IN17
datain[2] => Mux6.IN17
datain[3] => Mux0.IN16
datain[3] => Mux1.IN16
datain[3] => Mux2.IN16
datain[3] => Mux3.IN16
datain[3] => Mux4.IN16
datain[3] => Mux5.IN16
datain[3] => Mux6.IN16
seg7[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg7[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg7[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg7[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg7[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg7[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg7[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


