Talks and Related Publications - CIRCT

CIRCT
=====

Circuit IR Compilers and Tools

* Community
  + [Forums](https://llvm.discourse.group/c/Projects-that-want-to-become-official-LLVM-Projects/circt/40)
  + [Chat](https://discord.gg/xS7Z362)
* [Source](https://github.com/llvm/circt/tree/main/)
  + [Doxygen](/doxygen/)
  + [GitHub](https://github.com/llvm/circt/tree/main/)

Talks and Related Publications
==============================

[Open design meeting](https://docs.google.com/document/d/1fOSRdyZR2w75D87yU2Ma9h2-_lEPL4NxvhJGJd-s5pk/edit#heading=h.rcuxyx55hyqp) presentations
------------------------------------------------------------------------------------------------------------------------------------------------

* Nov 17, 2021: “Charting CIRCT: the present and near future landscape” by John Demme, Fabian Schuiki, Mike Urbach, and Andrew Young at LLVM Developer Meeting 2021;
  [slides](https://llvm.org/devmtg/2021-11/slides/2021-ChartingCIRC-TThePresentAndFutureLandscape.pdf)
  [recording](https://www.youtube.com/watch?v=K-Aqyce5ra0)
* Nov 17, 2021: “CIRCT: Lifting hardware development out of the 20th century” by Andrew Lenharth, and Chris Lattner at LLVM Developer Meeting 2021;
  [slides](https://llvm.org/devmtg/2021-11/slides/2021-CIRCT-LiftingHardwareDevOutOfThe20thCentury.pdf)
  [recording](https://www.youtube.com/watch?v=ee01_yHjs9k)
* Apr 19, 2021: “The Golden Age of Compiler Design in an Era of HW/SW Co-design” by Chris Lattner at ASPLOS 2021 ;
  [recording](https://www.youtube.com/watch?v=4HgShra-KnY)
* Jan 27, 2021: Jie Wang talked about AutoSA ;
  [recording](https://sifive.zoom.us/rec/play/ds7NksD03x8_hJ9oiwg4pk-c7JaChrU6py1QAC7Or9lm-giOZ-ZOS-XQNK5glYa6OJm9-MT9mRwMSKE5.CMopCniDF4nhfGXw?continueMode=true)
  [github project](https://github.com/UCLA-VAST/AutoSA)
* Jan 13, 2021: Rachit Nigam talked about Calyx Intermediate language ;
  [slides](https://rachitnigam.com/files/slides/calyx.pdf)
  [recording](https://sifive.zoom.us/rec/share/NvoM4qs6f0r8b1Rzt_jpRiOC9fWxba1j1zuDx8idWye4O6KgZBojxKXc48tKrCCp.tUFXyNHI3eoR1V8r)
* Jan 6, 2021: Mike Urbach presented slides on NPComp to Static Hardware ;
  [slides](https://docs.google.com/presentation/d/1MyQWWFsksfMO5DVdJkpSnL1POQLibVb0RbGwCQm9JcY/edit?usp=sharing)
  [recording](https://sifive.zoom.us/rec/share/J6uVkQsxLvqNy1iMXoxuCaDfNrsI3O7Gue1magWykcjhV1EdUBdFk9R8Mr3MGjPs.UQrjhAN9u8gJ0La0)
* Dec 16, 2020: Richard Townsend talked about his Haskell to hardware work ;
  [slides](http://www.cs.columbia.edu/~sedwards/papers/townsend2017functional.pdf)
  [recording](https://sifive.zoom.us/rec/share/5a_ICg-LBbv6IzUjwmO4POUdo3gr8qH5rcC3T1Mi563OlD4aWlD-8RU3aH88FWr3.z9cXYF4pyVJfYVkc)
* Dec 9, 2020: David Durst gave a talk about Aetherling ;
  [paper](https://aetherling.org/aetherling.pdf)
  [project website](https://aetherling.org/)
* Dec 2, 2020: Thomas Bourgeat and Clément Pit-Claudel gave a talk about Koika ;
  [paper](https://dl.acm.org/doi/10.1145/3385412.3385965)
* Nov 4, 2020: Chris Torng gave a talk on mflowgen - a modular approach to reusable physical design flows ;
  [project website](https://mflowgen.readthedocs.io/en/latest/)
* Oct 28, 2020: Cheng Tan talked about OpenCGRA work happening at PNNL ;
  [github project](https://github.com/pnnl/OpenCGRA)
* Oct 21, 2020: Sitao Huang talked about PyLog work happening at UIUC ;
  [slides](https://drive.google.com/file/d/1k-fLrgfo3Mh4Kv4uCOS8VDLX5ngG5znj/view?usp=sharing)
* Sep 30, 2020: Wilson Snyder presented an overview of Verilator and its infrastructure ;
  [github project](https://github.com/verilator/verilator)
* Sep 23, 2020: Rachit Nigam, Adrian Sampson talked about Dahlia language ;
  [web demo](https://capra.cs.cornell.edu/dahlia/)
  [youtube talk](https://www.youtube.com/watch?v=hp_RwcnrFJg)
* Sep 16, 2020: Adam Izraelevitz presented about FIRRTL design and lessons learned ;
  [presentation](https://docs.google.com/presentation/d/1fkwgbBe_AfNYkNxUJEdZCAo-Ys_6u_fdxd3K5d59eXU/edit?usp=sharing)
* Sep 9, 2020: Fabrizio Ferrandi presented about Bambu ;
  [presentation](https://drive.google.com/file/d/1Q3VCv4i7S4Ys2zR7cn4N9HhCYyFzeMj6/view?usp=sharing)
* Aug 19, 2020: Hanchen Ye talked about Handshake-based HLS work did at Xilinx ;
  [presentation](https://drive.google.com/file/d/1_YYKpd60ltPb0Kg5agqib2FAOvBLHlJO/view?usp=sharing)
* July 22, 2020: Aliaksei led a discussion about Verilog type systems;
  [slides](https://docs.google.com/presentation/d/1m5to8jIGCwOhZfAHA6UOAc7BBThHSRxUkc2Niu48bqI/edit?usp=sharing)
* July 8, 2020: Stephen talked about RTL dialect, how things connect and compose ;
  [slides](https://drive.google.com/file/d/1kjeYi4X_WC5B45z3nvw9W7UfyREahJhz/view?usp=sharing)
* June 24, 2020: Stephen shared his work on Handshake dialect ;
  [presentation](https://drive.google.com/file/d/1UYQAfHrzcsdXUZ93bHPTPNwrscwx89M-/view?usp=sharing)
* June 10, 2020: John Demme talked about Elastic-Silicon-Interconnect project ;
  [github project](https://github.com/microsoft/Elastic-Silicon-Interconnect)

[Edit on GitHub](https://github.com/llvm/circt-www//edit/main/website/content/talks/_index.md)

 [Prev -](https://circt.llvm.org/)
[Next - Getting Started](https://circt.llvm.org/getting_started/ "Getting Started") 

Powered by [Hugo](https://gohugo.io). Theme by [TechDoc](https://themes.gohugo.io/hugo-theme-techdoc/). Designed by [Thingsym](https://github.com/thingsym/hugo-theme-techdoc).

* [Home](https://circt.llvm.org/)
* [Talks and Related Publications](https://circt.llvm.org/talks/)
* [Getting Started](https://circt.llvm.org/getting_started/)
* [Code Documentation+](https://circt.llvm.org/docs/)
  + [Tools+](https://circt.llvm.org/docs/Tools/)
    - [circt-synth](https://circt.llvm.org/docs/Tools/circt-synth/)
    - [circt-verilog](https://circt.llvm.org/docs/Tools/circt-verilog/)
    - [handshake-runner](https://circt.llvm.org/docs/Tools/handshake-runner/)
  + [CIRCT Charter](https://circt.llvm.org/docs/Charter/)
  + [Dialects+](https://circt.llvm.org/docs/Dialects/)

    - ['arc' Dialect](https://circt.llvm.org/docs/Dialects/Arc/)
    - ['calyx' Dialect](https://circt.llvm.org/docs/Dialects/Calyx/)
    - ['chirrtl' Dialect](https://circt.llvm.org/docs/Dialects/CHIRRTL/)
    - ['comb' Dialect+](https://circt.llvm.org/docs/Dialects/Comb/)
      * [`comb` Dialect Rationale](https://circt.llvm.org/docs/Dialects/Comb/RationaleComb/)
    - ['datapath' Dialect+](https://circt.llvm.org/docs/Dialects/Datapath/)
      * ['datapath' Dialect Rationale](https://circt.llvm.org/docs/Dialects/Datapath/RationaleDatapath/)
    - ['dc' Dialect+](https://circt.llvm.org/docs/Dialects/DC/)
      * [DC Dialect Rationale](https://circt.llvm.org/docs/Dialects/DC/RationaleDC/)
    - ['emit' Dialect+](https://circt.llvm.org/docs/Dialects/Emit/)
      * [Emission (Emit) Dialect Rationale](https://circt.llvm.org/docs/Dialects/Emit/RationaleEmit/)
    - ['esi' Dialect+](https://circt.llvm.org/docs/Dialects/ESI/)
      * [ESI data types and communication types](https://circt.llvm.org/docs/Dialects/ESI/types/)
      * [ESI Global Services](https://circt.llvm.org/docs/Dialects/ESI/services/)
      * [ESI Software APIs](https://circt.llvm.org/docs/Dialects/ESI/software_api/)
      * [Miscellaneous Notes](https://circt.llvm.org/docs/Dialects/ESI/notes/)
      * [The Elastic Silicon Interconnect dialect](https://circt.llvm.org/docs/Dialects/ESI/RationaleESI/)
    - ['firrtl' Dialect+](https://circt.llvm.org/docs/Dialects/FIRRTL/)
      * [FIRRTL Annotations](https://circt.llvm.org/docs/Dialects/FIRRTL/FIRRTLAnnotations/)
      * [FIRRTL Dialect Rationale](https://circt.llvm.org/docs/Dialects/FIRRTL/RationaleFIRRTL/)
      * [Intrinsics](https://circt.llvm.org/docs/Dialects/FIRRTL/FIRRTLIntrinsics/)
    - ['fsm' Dialect+](https://circt.llvm.org/docs/Dialects/FSM/)
      * [FSM Dialect Rationale](https://circt.llvm.org/docs/Dialects/FSM/RationaleFSM/)
    - ['handshake' Dialect+](https://circt.llvm.org/docs/Dialects/Handshake/)
      * [Handshake Dialect Rationale](https://circt.llvm.org/docs/Dialects/Handshake/RationaleHandshake/)
    - ['hw' Dialect+](https://circt.llvm.org/docs/Dialects/HW/)
      * [HW Dialect Rationale](https://circt.llvm.org/docs/Dialects/HW/RationaleHW/)
    - ['hwarith' Dialect+](https://circt.llvm.org/docs/Dialects/HWArith/)
      * [HW Arith Dialect Rationale](https://circt.llvm.org/docs/Dialects/HWArith/RationaleHWArith/)
    - ['kanagawa' Dialect+](https://circt.llvm.org/docs/Dialects/Kanagawa/)
      * [`kanagawa` Dialect Rationale](https://circt.llvm.org/docs/Dialects/Kanagawa/RationaleKanagawa/)
    - ['loopschedule' Dialect+](https://circt.llvm.org/docs/Dialects/LoopSchedule/)
      * [LoopSchedule Dialect Rationale](https://circt.llvm.org/docs/Dialects/LoopSchedule/LoopSchedule/)
    - ['msft' Dialect](https://circt.llvm.org/docs/Dialects/MSFT/)
    - ['om' Dialect+](https://circt.llvm.org/docs/Dialects/OM/)
      * [Object Model Dialect Rationale](https://circt.llvm.org/docs/Dialects/OM/RationaleOM/)
    - ['pipeline' Dialect+](https://circt.llvm.org/docs/Dialects/Pipeline/)
      * [Pipeline Dialect Rationale](https://circt.llvm.org/docs/Dialects/Pipeline/RationalePipeline/)
    - ['rtgtest' Dialect](https://circt.llvm.org/docs/Dialects/RTGTest/)
    - ['seq' Dialect+](https://circt.llvm.org/docs/Dialects/Seq/)
      * [Seq(uential) Dialect Rationale](https://circt.llvm.org/docs/Dialects/Seq/RationaleSeq/)
    - ['ssp' Dialect+](https://circt.llvm.org/docs/Dialects/SSP/)
      * [SSP Dialect Rationale](https://circt.llvm.org/docs/Dialects/SSP/RationaleSSP/)
    - ['sv' Dialect+](https://circt.llvm.org/docs/Dialects/SV/)
      * [SV Dialect Rationale](https://circt.llvm.org/docs/Dialects/SV/RationaleSV/)
    - ['synth' Dialect+](https://circt.llvm.org/docs/Dialects/Synth/)
      * ['synth' Dialect](https://circt.llvm.org/docs/Dialects/Synth/RationaleSynth/)
      * [Synth Longest Path Analysis](https://circt.llvm.org/docs/Dialects/Synth/LongestPathAnalysis/)
    - ['systemc' Dialect+](https://circt.llvm.org/docs/Dialects/SystemC/)
      * [SystemC Dialect Rationale](https://circt.llvm.org/docs/Dialects/SystemC/RationaleSystemC/)
    - [Debug Dialect](https://circt.llvm.org/docs/Dialects/Debug/)
    - [Interop Dialect+](https://circt.llvm.org/docs/Dialects/Interop/)
      * [Interoperability Dialect Rationale](https://circt.llvm.org/docs/Dialects/Interop/RationaleInterop/)
    - [LLHD Dialect](https://circt.llvm.org/docs/Dialects/LLHD/)
    - [LTL Dialect](https://circt.llvm.org/docs/Dialects/LTL/)
    - [Moore Dialect](https://circt.llvm.org/docs/Dialects/Moore/)
    - [Random Test Generation (RTG) Rationale](https://circt.llvm.org/docs/Dialects/RTG/)
    - [Simulation Dialect](https://circt.llvm.org/docs/Dialects/Sim/)
    - [SMT Dialect](https://circt.llvm.org/docs/Dialects/SMT/)
    - [Verif Dialect](https://circt.llvm.org/docs/Dialects/Verif/)
  + [EDA Tool Workarounds](https://circt.llvm.org/docs/ToolsWorkarounds/)
  + [Formal Verification Tooling](https://circt.llvm.org/docs/FormalVerification/)
  + [Getting Started with the CIRCT Project](https://circt.llvm.org/docs/GettingStarted/)
  + [HLS in CIRCT](https://circt.llvm.org/docs/HLS/)
  + [Passes](https://circt.llvm.org/docs/Passes/)
  + [Python CIRCT Design Entry (PyCDE)+](https://circt.llvm.org/docs/PyCDE/)
    - [Compiling CIRCT and PyCDE](https://circt.llvm.org/docs/PyCDE/compiling/)
    - [PyCDE Basics](https://circt.llvm.org/docs/PyCDE/basics/)
  + [Static scheduling infrastructure](https://circt.llvm.org/docs/Scheduling/)
  + [Symbol and Inner Symbol Rationale](https://circt.llvm.org/docs/RationaleSymbols/)
  + [Using the Python Bindings](https://circt.llvm.org/docs/PythonBindings/)
  + [Verilog and SystemVerilog Generation](https://circt.llvm.org/docs/VerilogGeneration/)