// Seed: 1285661687
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9 = id_6;
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    input tri0 id_2,
    output wand id_3,
    output supply0 id_4,
    input uwire id_5,
    input wire id_6,
    input supply0 id_7,
    input tri1 id_8,
    output uwire id_9,
    input tri1 id_10,
    input wire id_11,
    output tri0 id_12,
    input uwire id_13,
    output logic id_14,
    output tri id_15,
    output supply1 id_16
);
  wire id_18 = 1;
  xnor (id_9, id_11, id_8, id_20, id_7, id_19, id_6, id_13, id_18, id_5, id_2, id_10);
  assign id_4 = 1;
  initial repeat (id_13 !== id_6) id_14 <= 1'b0;
  assign #id_19 id_3 = id_11;
  wire id_20;
  module_0(
      id_20, id_20, id_20, id_18, id_20, id_20, id_18, id_20
  );
endmodule
