$date
	Wed Aug 21 09:06:38 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$scope module testalu $end
$var wire 32 ! a [31:0] $end
$var wire 32 " b [31:0] $end
$var wire 3 # f [2:0] $end
$var wire 32 $ not_b [31:0] $end
$var wire 32 % y [31:0] $end
$var wire 1 & zero $end
$var wire 32 ' s [31:0] $end
$var wire 32 ( bb [31:0] $end
$var reg 32 ) out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b100 (
b111 '
1&
b0 %
b11111111111111111111111111111011 $
b0 #
b100 "
b11 !
$end
#10000
0&
b110 %
b110 )
b11111111111111111111111111111100 $
b11 (
b110 '
b10 #
b11 "
#20000
1&
b11111111111111111111111111111010 $
b11111111111111111111111111111010 (
b0 %
b0 )
b0 '
b110 #
b101 "
b101 !
#30000
b100 (
b11111111111111111111111111111011 $
0&
b111 %
b111 )
b111 '
b1 #
b100 "
b11 !
#40000
b1 '
b11111111111111111111111111111100 $
b11111111111111111111111111111100 (
1&
b0 %
b0 )
b111 #
b11 "
b100 !
#50000
b11111111111111111111111111111011 (
b11111111111111111111111111111011 $
0&
b1 %
b1 )
b11111111111111111111111111111111 '
b100 "
b11 !
#60000
b11 (
1&
b0 %
b0 )
b11111111111111111111111111111100 $
b110 '
b11 #
b11 "
#70000
