//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG HEADER FOR STM32F4XX DISCOVERY GPIO A - I
//BY STUART MACVEIGH	28/01/2014
//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------

//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR GPIOA
//---------------------------------

#define STM32F4xx_GPIOA_MODER_MODER15					0
#define STM32F4xx_GPIOA_MODER_MODER14					2		//SWDIO - DO NOT CHANGE!!
#define STM32F4xx_GPIOA_MODER_MODER13					2		//SWCLK - DO NOT CHANGE!!
#define STM32F4xx_GPIOA_MODER_MODER12					0
#define STM32F4xx_GPIOA_MODER_MODER11					0
#define STM32F4xx_GPIOA_MODER_MODER10					0
#define STM32F4xx_GPIOA_MODER_MODER9					0
#define STM32F4xx_GPIOA_MODER_MODER8					0
#define STM32F4xx_GPIOA_MODER_MODER7					0
#define STM32F4xx_GPIOA_MODER_MODER6					0
#define STM32F4xx_GPIOA_MODER_MODER5					3
#define STM32F4xx_GPIOA_MODER_MODER4					3
#define STM32F4xx_GPIOA_MODER_MODER3					0
#define STM32F4xx_GPIOA_MODER_MODER2					3
#define STM32F4xx_GPIOA_MODER_MODER1					3
#define STM32F4xx_GPIOA_MODER_MODER0					0

#define STM32F4xx_GPIOA_OTYPER_OT15						0
#define STM32F4xx_GPIOA_OTYPER_OT14						0
#define STM32F4xx_GPIOA_OTYPER_OT13						0
#define STM32F4xx_GPIOA_OTYPER_OT12						0
#define STM32F4xx_GPIOA_OTYPER_OT11						0
#define STM32F4xx_GPIOA_OTYPER_OT10						0
#define STM32F4xx_GPIOA_OTYPER_OT9						0
#define STM32F4xx_GPIOA_OTYPER_OT8						0
#define STM32F4xx_GPIOA_OTYPER_OT7						0
#define STM32F4xx_GPIOA_OTYPER_OT6						0
#define STM32F4xx_GPIOA_OTYPER_OT5						0
#define STM32F4xx_GPIOA_OTYPER_OT4						0
#define STM32F4xx_GPIOA_OTYPER_OT3						0
#define STM32F4xx_GPIOA_OTYPER_OT2						0
#define STM32F4xx_GPIOA_OTYPER_OT1						0
#define STM32F4xx_GPIOA_OTYPER_OT0						0

#define STM32F4xx_GPIOA_OSPEEDR_OSPEEDR15			0
#define STM32F4xx_GPIOA_OSPEEDR_OSPEEDR14			0
#define STM32F4xx_GPIOA_OSPEEDR_OSPEEDR13			0
#define STM32F4xx_GPIOA_OSPEEDR_OSPEEDR12			0
#define STM32F4xx_GPIOA_OSPEEDR_OSPEEDR11			0
#define STM32F4xx_GPIOA_OSPEEDR_OSPEEDR10			0
#define STM32F4xx_GPIOA_OSPEEDR_OSPEEDR9			0
#define STM32F4xx_GPIOA_OSPEEDR_OSPEEDR8			0
#define STM32F4xx_GPIOA_OSPEEDR_OSPEEDR7			0
#define STM32F4xx_GPIOA_OSPEEDR_OSPEEDR6			0
#define STM32F4xx_GPIOA_OSPEEDR_OSPEEDR5			0
#define STM32F4xx_GPIOA_OSPEEDR_OSPEEDR4			0
#define STM32F4xx_GPIOA_OSPEEDR_OSPEEDR3			0
#define STM32F4xx_GPIOA_OSPEEDR_OSPEEDR2			0
#define STM32F4xx_GPIOA_OSPEEDR_OSPEEDR1			0
#define STM32F4xx_GPIOA_OSPEEDR_OSPEEDR0			0

#define STM32F4xx_GPIOA_PUPDR_PUPDR15					0
#define STM32F4xx_GPIOA_PUPDR_PUPDR14					0
#define STM32F4xx_GPIOA_PUPDR_PUPDR13					0
#define STM32F4xx_GPIOA_PUPDR_PUPDR12					0
#define STM32F4xx_GPIOA_PUPDR_PUPDR11					0
#define STM32F4xx_GPIOA_PUPDR_PUPDR10					0
#define STM32F4xx_GPIOA_PUPDR_PUPDR9					0
#define STM32F4xx_GPIOA_PUPDR_PUPDR8					0
#define STM32F4xx_GPIOA_PUPDR_PUPDR7					0
#define STM32F4xx_GPIOA_PUPDR_PUPDR6					0
#define STM32F4xx_GPIOA_PUPDR_PUPDR5					0
#define STM32F4xx_GPIOA_PUPDR_PUPDR4					0
#define STM32F4xx_GPIOA_PUPDR_PUPDR3					0
#define STM32F4xx_GPIOA_PUPDR_PUPDR2					0
#define STM32F4xx_GPIOA_PUPDR_PUPDR1					0
#define STM32F4xx_GPIOA_PUPDR_PUPDR0					0

#define STM32F4xx_GPIOA_LCKR_LCKK							0
#define STM32F4xx_GPIOA_LCKR_LCK15						0
#define STM32F4xx_GPIOA_LCKR_LCK14						0
#define STM32F4xx_GPIOA_LCKR_LCK13						0
#define STM32F4xx_GPIOA_LCKR_LCK12						0
#define STM32F4xx_GPIOA_LCKR_LCK11						0
#define STM32F4xx_GPIOA_LCKR_LCK10						0
#define STM32F4xx_GPIOA_LCKR_LCK9							0
#define STM32F4xx_GPIOA_LCKR_LCK8							0
#define STM32F4xx_GPIOA_LCKR_LCK7							0
#define STM32F4xx_GPIOA_LCKR_LCK6							0
#define STM32F4xx_GPIOA_LCKR_LCK5							0
#define STM32F4xx_GPIOA_LCKR_LCK4							0
#define STM32F4xx_GPIOA_LCKR_LCK3							0
#define STM32F4xx_GPIOA_LCKR_LCK2							0
#define STM32F4xx_GPIOA_LCKR_LCK1							0
#define STM32F4xx_GPIOA_LCKR_LCK0							0

#define STM32F4xx_GPIOA_AFRH_AFRH15						0
#define STM32F4xx_GPIOA_AFRH_AFRH14						0
#define STM32F4xx_GPIOA_AFRH_AFRH13						0
#define STM32F4xx_GPIOA_AFRH_AFRH12						0
#define STM32F4xx_GPIOA_AFRH_AFRH11						0
#define STM32F4xx_GPIOA_AFRH_AFRH10						0
#define STM32F4xx_GPIOA_AFRH_AFRH9						0
#define STM32F4xx_GPIOA_AFRH_AFRH8						0

#define STM32F4xx_GPIOA_AFRL_AFRL7						0
#define STM32F4xx_GPIOA_AFRL_AFRL6						0
#define STM32F4xx_GPIOA_AFRL_AFRL5						0
#define STM32F4xx_GPIOA_AFRL_AFRL4						0
#define STM32F4xx_GPIOA_AFRL_AFRL3						0
#define STM32F4xx_GPIOA_AFRL_AFRL2						0
#define STM32F4xx_GPIOA_AFRL_AFRL1						0
#define STM32F4xx_GPIOA_AFRL_AFRL0						0


//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR GPIOB
//---------------------------------

#define STM32F4xx_GPIOB_MODER_MODER15					0
#define STM32F4xx_GPIOB_MODER_MODER14					0
#define STM32F4xx_GPIOB_MODER_MODER13					0
#define STM32F4xx_GPIOB_MODER_MODER12					0
#define STM32F4xx_GPIOB_MODER_MODER11					0
#define STM32F4xx_GPIOB_MODER_MODER10					0
#define STM32F4xx_GPIOB_MODER_MODER9					0
#define STM32F4xx_GPIOB_MODER_MODER8					0
#define STM32F4xx_GPIOB_MODER_MODER7					0
#define STM32F4xx_GPIOB_MODER_MODER6					0
#define STM32F4xx_GPIOB_MODER_MODER5					0
#define STM32F4xx_GPIOB_MODER_MODER4					0
#define STM32F4xx_GPIOB_MODER_MODER3					0
#define STM32F4xx_GPIOB_MODER_MODER2					0
#define STM32F4xx_GPIOB_MODER_MODER1					0
#define STM32F4xx_GPIOB_MODER_MODER0					1

#define STM32F4xx_GPIOB_OTYPER_OT15						0
#define STM32F4xx_GPIOB_OTYPER_OT14						0
#define STM32F4xx_GPIOB_OTYPER_OT13						0
#define STM32F4xx_GPIOB_OTYPER_OT12						0
#define STM32F4xx_GPIOB_OTYPER_OT11						0
#define STM32F4xx_GPIOB_OTYPER_OT10						0
#define STM32F4xx_GPIOB_OTYPER_OT9						0
#define STM32F4xx_GPIOB_OTYPER_OT8						0
#define STM32F4xx_GPIOB_OTYPER_OT7						0
#define STM32F4xx_GPIOB_OTYPER_OT6						0
#define STM32F4xx_GPIOB_OTYPER_OT5						0
#define STM32F4xx_GPIOB_OTYPER_OT4						0
#define STM32F4xx_GPIOB_OTYPER_OT3						0
#define STM32F4xx_GPIOB_OTYPER_OT2						0
#define STM32F4xx_GPIOB_OTYPER_OT1						0
#define STM32F4xx_GPIOB_OTYPER_OT0						0

#define STM32F4xx_GPIOB_OSPEEDR_OSPEEDR15			0
#define STM32F4xx_GPIOB_OSPEEDR_OSPEEDR14			0
#define STM32F4xx_GPIOB_OSPEEDR_OSPEEDR13			0
#define STM32F4xx_GPIOB_OSPEEDR_OSPEEDR12			0
#define STM32F4xx_GPIOB_OSPEEDR_OSPEEDR11			0
#define STM32F4xx_GPIOB_OSPEEDR_OSPEEDR10			0
#define STM32F4xx_GPIOB_OSPEEDR_OSPEEDR9			0
#define STM32F4xx_GPIOB_OSPEEDR_OSPEEDR8			0
#define STM32F4xx_GPIOB_OSPEEDR_OSPEEDR7			0
#define STM32F4xx_GPIOB_OSPEEDR_OSPEEDR6			0
#define STM32F4xx_GPIOB_OSPEEDR_OSPEEDR5			0
#define STM32F4xx_GPIOB_OSPEEDR_OSPEEDR4			0
#define STM32F4xx_GPIOB_OSPEEDR_OSPEEDR3			0
#define STM32F4xx_GPIOB_OSPEEDR_OSPEEDR2			0
#define STM32F4xx_GPIOB_OSPEEDR_OSPEEDR1			0
#define STM32F4xx_GPIOB_OSPEEDR_OSPEEDR0			0

#define STM32F4xx_GPIOB_PUPDR_PUPDR15					0
#define STM32F4xx_GPIOB_PUPDR_PUPDR14					0
#define STM32F4xx_GPIOB_PUPDR_PUPDR13					0
#define STM32F4xx_GPIOB_PUPDR_PUPDR12					0
#define STM32F4xx_GPIOB_PUPDR_PUPDR11					0
#define STM32F4xx_GPIOB_PUPDR_PUPDR10					0
#define STM32F4xx_GPIOB_PUPDR_PUPDR9					0
#define STM32F4xx_GPIOB_PUPDR_PUPDR8					0
#define STM32F4xx_GPIOB_PUPDR_PUPDR7					0
#define STM32F4xx_GPIOB_PUPDR_PUPDR6					0
#define STM32F4xx_GPIOB_PUPDR_PUPDR5					0
#define STM32F4xx_GPIOB_PUPDR_PUPDR4					0
#define STM32F4xx_GPIOB_PUPDR_PUPDR3					0
#define STM32F4xx_GPIOB_PUPDR_PUPDR2					0
#define STM32F4xx_GPIOB_PUPDR_PUPDR1					0
#define STM32F4xx_GPIOB_PUPDR_PUPDR0					0

#define STM32F4xx_GPIOB_LCKR_LCKK							0
#define STM32F4xx_GPIOB_LCKR_LCK15						0
#define STM32F4xx_GPIOB_LCKR_LCK14						0
#define STM32F4xx_GPIOB_LCKR_LCK13						0
#define STM32F4xx_GPIOB_LCKR_LCK12						0
#define STM32F4xx_GPIOB_LCKR_LCK11						0
#define STM32F4xx_GPIOB_LCKR_LCK10						0
#define STM32F4xx_GPIOB_LCKR_LCK9							0
#define STM32F4xx_GPIOB_LCKR_LCK8							0
#define STM32F4xx_GPIOB_LCKR_LCK7							0
#define STM32F4xx_GPIOB_LCKR_LCK6							0
#define STM32F4xx_GPIOB_LCKR_LCK5							0
#define STM32F4xx_GPIOB_LCKR_LCK4							0
#define STM32F4xx_GPIOB_LCKR_LCK3							0
#define STM32F4xx_GPIOB_LCKR_LCK2							0
#define STM32F4xx_GPIOB_LCKR_LCK1							0
#define STM32F4xx_GPIOB_LCKR_LCK0							0

#define STM32F4xx_GPIOB_AFRH_AFRH15						0
#define STM32F4xx_GPIOB_AFRH_AFRH14						0
#define STM32F4xx_GPIOB_AFRH_AFRH13						0
#define STM32F4xx_GPIOB_AFRH_AFRH12						0
#define STM32F4xx_GPIOB_AFRH_AFRH11						0
#define STM32F4xx_GPIOB_AFRH_AFRH10						0
#define STM32F4xx_GPIOB_AFRH_AFRH9						0
#define STM32F4xx_GPIOB_AFRH_AFRH8						0

#define STM32F4xx_GPIOB_AFRL_AFRL7						0
#define STM32F4xx_GPIOB_AFRL_AFRL6						0
#define STM32F4xx_GPIOB_AFRL_AFRL5						0
#define STM32F4xx_GPIOB_AFRL_AFRL4						0
#define STM32F4xx_GPIOB_AFRL_AFRL3						0
#define STM32F4xx_GPIOB_AFRL_AFRL2						0
#define STM32F4xx_GPIOB_AFRL_AFRL1						0
#define STM32F4xx_GPIOB_AFRL_AFRL0						AF_TIM3


//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR GPIOC
//---------------------------------

#define STM32F4xx_GPIOC_MODER_MODER15					0
#define STM32F4xx_GPIOC_MODER_MODER14					0
#define STM32F4xx_GPIOC_MODER_MODER13					0
#define STM32F4xx_GPIOC_MODER_MODER12					0
#define STM32F4xx_GPIOC_MODER_MODER11					0
#define STM32F4xx_GPIOC_MODER_MODER10					0
#define STM32F4xx_GPIOC_MODER_MODER9					0
#define STM32F4xx_GPIOC_MODER_MODER8					0
#define STM32F4xx_GPIOC_MODER_MODER7					0
#define STM32F4xx_GPIOC_MODER_MODER6					0
#define STM32F4xx_GPIOC_MODER_MODER5					0
#define STM32F4xx_GPIOC_MODER_MODER4					0
#define STM32F4xx_GPIOC_MODER_MODER3					0
#define STM32F4xx_GPIOC_MODER_MODER2					0
#define STM32F4xx_GPIOC_MODER_MODER1					0
#define STM32F4xx_GPIOC_MODER_MODER0					0

#define STM32F4xx_GPIOC_OTYPER_OT15						0
#define STM32F4xx_GPIOC_OTYPER_OT14						0
#define STM32F4xx_GPIOC_OTYPER_OT13						0
#define STM32F4xx_GPIOC_OTYPER_OT12						0
#define STM32F4xx_GPIOC_OTYPER_OT11						0
#define STM32F4xx_GPIOC_OTYPER_OT10						0
#define STM32F4xx_GPIOC_OTYPER_OT9						0
#define STM32F4xx_GPIOC_OTYPER_OT8						0
#define STM32F4xx_GPIOC_OTYPER_OT7						0
#define STM32F4xx_GPIOC_OTYPER_OT6						0
#define STM32F4xx_GPIOC_OTYPER_OT5						0
#define STM32F4xx_GPIOC_OTYPER_OT4						0
#define STM32F4xx_GPIOC_OTYPER_OT3						0
#define STM32F4xx_GPIOC_OTYPER_OT2						0
#define STM32F4xx_GPIOC_OTYPER_OT1						0
#define STM32F4xx_GPIOC_OTYPER_OT0						0

#define STM32F4xx_GPIOC_OSPEEDR_OSPEEDR15			0
#define STM32F4xx_GPIOC_OSPEEDR_OSPEEDR14			0
#define STM32F4xx_GPIOC_OSPEEDR_OSPEEDR13			0
#define STM32F4xx_GPIOC_OSPEEDR_OSPEEDR12			0
#define STM32F4xx_GPIOC_OSPEEDR_OSPEEDR11			0
#define STM32F4xx_GPIOC_OSPEEDR_OSPEEDR10			0
#define STM32F4xx_GPIOC_OSPEEDR_OSPEEDR9			0
#define STM32F4xx_GPIOC_OSPEEDR_OSPEEDR8			0
#define STM32F4xx_GPIOC_OSPEEDR_OSPEEDR7			0
#define STM32F4xx_GPIOC_OSPEEDR_OSPEEDR6			0
#define STM32F4xx_GPIOC_OSPEEDR_OSPEEDR5			0
#define STM32F4xx_GPIOC_OSPEEDR_OSPEEDR4			0
#define STM32F4xx_GPIOC_OSPEEDR_OSPEEDR3			0
#define STM32F4xx_GPIOC_OSPEEDR_OSPEEDR2			0
#define STM32F4xx_GPIOC_OSPEEDR_OSPEEDR1			0
#define STM32F4xx_GPIOC_OSPEEDR_OSPEEDR0			0

#define STM32F4xx_GPIOC_PUPDR_PUPDR15					0
#define STM32F4xx_GPIOC_PUPDR_PUPDR14					0
#define STM32F4xx_GPIOC_PUPDR_PUPDR13					0
#define STM32F4xx_GPIOC_PUPDR_PUPDR12					0
#define STM32F4xx_GPIOC_PUPDR_PUPDR11					0
#define STM32F4xx_GPIOC_PUPDR_PUPDR10					0
#define STM32F4xx_GPIOC_PUPDR_PUPDR9					0
#define STM32F4xx_GPIOC_PUPDR_PUPDR8					0
#define STM32F4xx_GPIOC_PUPDR_PUPDR7					0
#define STM32F4xx_GPIOC_PUPDR_PUPDR6					0
#define STM32F4xx_GPIOC_PUPDR_PUPDR5					0
#define STM32F4xx_GPIOC_PUPDR_PUPDR4					0
#define STM32F4xx_GPIOC_PUPDR_PUPDR3					0
#define STM32F4xx_GPIOC_PUPDR_PUPDR2					0
#define STM32F4xx_GPIOC_PUPDR_PUPDR1					0
#define STM32F4xx_GPIOC_PUPDR_PUPDR0					0

#define STM32F4xx_GPIOC_LCKR_LCKK							0
#define STM32F4xx_GPIOC_LCKR_LCK15						0
#define STM32F4xx_GPIOC_LCKR_LCK14						0
#define STM32F4xx_GPIOC_LCKR_LCK13						0
#define STM32F4xx_GPIOC_LCKR_LCK12						0
#define STM32F4xx_GPIOC_LCKR_LCK11						0
#define STM32F4xx_GPIOC_LCKR_LCK10						0
#define STM32F4xx_GPIOC_LCKR_LCK9							0
#define STM32F4xx_GPIOC_LCKR_LCK8							0
#define STM32F4xx_GPIOC_LCKR_LCK7							0
#define STM32F4xx_GPIOC_LCKR_LCK6							0
#define STM32F4xx_GPIOC_LCKR_LCK5							0
#define STM32F4xx_GPIOC_LCKR_LCK4							0
#define STM32F4xx_GPIOC_LCKR_LCK3							0
#define STM32F4xx_GPIOC_LCKR_LCK2							0
#define STM32F4xx_GPIOC_LCKR_LCK1							0
#define STM32F4xx_GPIOC_LCKR_LCK0							0

#define STM32F4xx_GPIOC_AFRH_AFRH15						0
#define STM32F4xx_GPIOC_AFRH_AFRH14						0
#define STM32F4xx_GPIOC_AFRH_AFRH13						0
#define STM32F4xx_GPIOC_AFRH_AFRH12						0
#define STM32F4xx_GPIOC_AFRH_AFRH11						0
#define STM32F4xx_GPIOC_AFRH_AFRH10						0
#define STM32F4xx_GPIOC_AFRH_AFRH9						0
#define STM32F4xx_GPIOC_AFRH_AFRH8						0

#define STM32F4xx_GPIOC_AFRL_AFRL7						0
#define STM32F4xx_GPIOC_AFRL_AFRL6						0
#define STM32F4xx_GPIOC_AFRL_AFRL5						0
#define STM32F4xx_GPIOC_AFRL_AFRL4						0
#define STM32F4xx_GPIOC_AFRL_AFRL3						0
#define STM32F4xx_GPIOC_AFRL_AFRL2						0
#define STM32F4xx_GPIOC_AFRL_AFRL1						0
#define STM32F4xx_GPIOC_AFRL_AFRL0						0


//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR GPIOD
//---------------------------------

#define STM32F4xx_GPIOD_MODER_MODER15					1
#define STM32F4xx_GPIOD_MODER_MODER14					1
#define STM32F4xx_GPIOD_MODER_MODER13					1
#define STM32F4xx_GPIOD_MODER_MODER12					1
#define STM32F4xx_GPIOD_MODER_MODER11					0
#define STM32F4xx_GPIOD_MODER_MODER10					0
#define STM32F4xx_GPIOD_MODER_MODER9					0
#define STM32F4xx_GPIOD_MODER_MODER8					0
#define STM32F4xx_GPIOD_MODER_MODER7					0
#define STM32F4xx_GPIOD_MODER_MODER6					0
#define STM32F4xx_GPIOD_MODER_MODER5					0
#define STM32F4xx_GPIOD_MODER_MODER4					0
#define STM32F4xx_GPIOD_MODER_MODER3					0
#define STM32F4xx_GPIOD_MODER_MODER2					0
#define STM32F4xx_GPIOD_MODER_MODER1					0
#define STM32F4xx_GPIOD_MODER_MODER0					0

#define STM32F4xx_GPIOD_OTYPER_OT15						0
#define STM32F4xx_GPIOD_OTYPER_OT14						0
#define STM32F4xx_GPIOD_OTYPER_OT13						0
#define STM32F4xx_GPIOD_OTYPER_OT12						0
#define STM32F4xx_GPIOD_OTYPER_OT11						0
#define STM32F4xx_GPIOD_OTYPER_OT10						0
#define STM32F4xx_GPIOD_OTYPER_OT9						0
#define STM32F4xx_GPIOD_OTYPER_OT8						0
#define STM32F4xx_GPIOD_OTYPER_OT7						0
#define STM32F4xx_GPIOD_OTYPER_OT6						0
#define STM32F4xx_GPIOD_OTYPER_OT5						0
#define STM32F4xx_GPIOD_OTYPER_OT4						0
#define STM32F4xx_GPIOD_OTYPER_OT3						0
#define STM32F4xx_GPIOD_OTYPER_OT2						0
#define STM32F4xx_GPIOD_OTYPER_OT1						0
#define STM32F4xx_GPIOD_OTYPER_OT0						0

#define STM32F4xx_GPIOD_OSPEEDR_OSPEEDR15			0
#define STM32F4xx_GPIOD_OSPEEDR_OSPEEDR14			0
#define STM32F4xx_GPIOD_OSPEEDR_OSPEEDR13			0
#define STM32F4xx_GPIOD_OSPEEDR_OSPEEDR12			0
#define STM32F4xx_GPIOD_OSPEEDR_OSPEEDR11			0
#define STM32F4xx_GPIOD_OSPEEDR_OSPEEDR10			0
#define STM32F4xx_GPIOD_OSPEEDR_OSPEEDR9			0
#define STM32F4xx_GPIOD_OSPEEDR_OSPEEDR8			0
#define STM32F4xx_GPIOD_OSPEEDR_OSPEEDR7			0
#define STM32F4xx_GPIOD_OSPEEDR_OSPEEDR6			0
#define STM32F4xx_GPIOD_OSPEEDR_OSPEEDR5			0
#define STM32F4xx_GPIOD_OSPEEDR_OSPEEDR4			0
#define STM32F4xx_GPIOD_OSPEEDR_OSPEEDR3			0
#define STM32F4xx_GPIOD_OSPEEDR_OSPEEDR2			0
#define STM32F4xx_GPIOD_OSPEEDR_OSPEEDR1			0
#define STM32F4xx_GPIOD_OSPEEDR_OSPEEDR0			0

#define STM32F4xx_GPIOD_PUPDR_PUPDR15					0
#define STM32F4xx_GPIOD_PUPDR_PUPDR14					0
#define STM32F4xx_GPIOD_PUPDR_PUPDR13					0
#define STM32F4xx_GPIOD_PUPDR_PUPDR12					0
#define STM32F4xx_GPIOD_PUPDR_PUPDR11					0
#define STM32F4xx_GPIOD_PUPDR_PUPDR10					0
#define STM32F4xx_GPIOD_PUPDR_PUPDR9					0
#define STM32F4xx_GPIOD_PUPDR_PUPDR8					0
#define STM32F4xx_GPIOD_PUPDR_PUPDR7					0
#define STM32F4xx_GPIOD_PUPDR_PUPDR6					0
#define STM32F4xx_GPIOD_PUPDR_PUPDR5					0
#define STM32F4xx_GPIOD_PUPDR_PUPDR4					0
#define STM32F4xx_GPIOD_PUPDR_PUPDR3					0
#define STM32F4xx_GPIOD_PUPDR_PUPDR2					0
#define STM32F4xx_GPIOD_PUPDR_PUPDR1					0
#define STM32F4xx_GPIOD_PUPDR_PUPDR0					0

#define STM32F4xx_GPIOD_LCKR_LCKK							0
#define STM32F4xx_GPIOD_LCKR_LCK15						0
#define STM32F4xx_GPIOD_LCKR_LCK14						0
#define STM32F4xx_GPIOD_LCKR_LCK13						0
#define STM32F4xx_GPIOD_LCKR_LCK12						0
#define STM32F4xx_GPIOD_LCKR_LCK11						0
#define STM32F4xx_GPIOD_LCKR_LCK10						0
#define STM32F4xx_GPIOD_LCKR_LCK9							0
#define STM32F4xx_GPIOD_LCKR_LCK8							0
#define STM32F4xx_GPIOD_LCKR_LCK7							0
#define STM32F4xx_GPIOD_LCKR_LCK6							0
#define STM32F4xx_GPIOD_LCKR_LCK5							0
#define STM32F4xx_GPIOD_LCKR_LCK4							0
#define STM32F4xx_GPIOD_LCKR_LCK3							0
#define STM32F4xx_GPIOD_LCKR_LCK2							0
#define STM32F4xx_GPIOD_LCKR_LCK1							0
#define STM32F4xx_GPIOD_LCKR_LCK0							0

#define STM32F4xx_GPIOD_AFRH_AFRH15						0
#define STM32F4xx_GPIOD_AFRH_AFRH14						0
#define STM32F4xx_GPIOD_AFRH_AFRH13						0
#define STM32F4xx_GPIOD_AFRH_AFRH12						0
#define STM32F4xx_GPIOD_AFRH_AFRH11						0
#define STM32F4xx_GPIOD_AFRH_AFRH10						0
#define STM32F4xx_GPIOD_AFRH_AFRH9						0
#define STM32F4xx_GPIOD_AFRH_AFRH8						0

#define STM32F4xx_GPIOD_AFRL_AFRL7						0
#define STM32F4xx_GPIOD_AFRL_AFRL6						0
#define STM32F4xx_GPIOD_AFRL_AFRL5						0
#define STM32F4xx_GPIOD_AFRL_AFRL4						0
#define STM32F4xx_GPIOD_AFRL_AFRL3						0
#define STM32F4xx_GPIOD_AFRL_AFRL2						0
#define STM32F4xx_GPIOD_AFRL_AFRL1						0
#define STM32F4xx_GPIOD_AFRL_AFRL0						0


//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR GPIOE
//---------------------------------

#define STM32F4xx_GPIOE_MODER_MODER15					0
#define STM32F4xx_GPIOE_MODER_MODER14					0
#define STM32F4xx_GPIOE_MODER_MODER13					0
#define STM32F4xx_GPIOE_MODER_MODER12					0
#define STM32F4xx_GPIOE_MODER_MODER11					0
#define STM32F4xx_GPIOE_MODER_MODER10					0
#define STM32F4xx_GPIOE_MODER_MODER9					0
#define STM32F4xx_GPIOE_MODER_MODER8					0
#define STM32F4xx_GPIOE_MODER_MODER7					0
#define STM32F4xx_GPIOE_MODER_MODER6					0
#define STM32F4xx_GPIOE_MODER_MODER5					0
#define STM32F4xx_GPIOE_MODER_MODER4					0
#define STM32F4xx_GPIOE_MODER_MODER3					0
#define STM32F4xx_GPIOE_MODER_MODER2					0
#define STM32F4xx_GPIOE_MODER_MODER1					0
#define STM32F4xx_GPIOE_MODER_MODER0					0

#define STM32F4xx_GPIOE_OTYPER_OT15						0
#define STM32F4xx_GPIOE_OTYPER_OT14						0
#define STM32F4xx_GPIOE_OTYPER_OT13						0
#define STM32F4xx_GPIOE_OTYPER_OT12						0
#define STM32F4xx_GPIOE_OTYPER_OT11						0
#define STM32F4xx_GPIOE_OTYPER_OT10						0
#define STM32F4xx_GPIOE_OTYPER_OT9						0
#define STM32F4xx_GPIOE_OTYPER_OT8						0
#define STM32F4xx_GPIOE_OTYPER_OT7						0
#define STM32F4xx_GPIOE_OTYPER_OT6						0
#define STM32F4xx_GPIOE_OTYPER_OT5						0
#define STM32F4xx_GPIOE_OTYPER_OT4						0
#define STM32F4xx_GPIOE_OTYPER_OT3						0
#define STM32F4xx_GPIOE_OTYPER_OT2						0
#define STM32F4xx_GPIOE_OTYPER_OT1						0
#define STM32F4xx_GPIOE_OTYPER_OT0						0

#define STM32F4xx_GPIOE_OSPEEDR_OSPEEDR15			0
#define STM32F4xx_GPIOE_OSPEEDR_OSPEEDR14			0
#define STM32F4xx_GPIOE_OSPEEDR_OSPEEDR13			0
#define STM32F4xx_GPIOE_OSPEEDR_OSPEEDR12			0
#define STM32F4xx_GPIOE_OSPEEDR_OSPEEDR11			0
#define STM32F4xx_GPIOE_OSPEEDR_OSPEEDR10			0
#define STM32F4xx_GPIOE_OSPEEDR_OSPEEDR9			0
#define STM32F4xx_GPIOE_OSPEEDR_OSPEEDR8			0
#define STM32F4xx_GPIOE_OSPEEDR_OSPEEDR7			0
#define STM32F4xx_GPIOE_OSPEEDR_OSPEEDR6			0
#define STM32F4xx_GPIOE_OSPEEDR_OSPEEDR5			0
#define STM32F4xx_GPIOE_OSPEEDR_OSPEEDR4			0
#define STM32F4xx_GPIOE_OSPEEDR_OSPEEDR3			0
#define STM32F4xx_GPIOE_OSPEEDR_OSPEEDR2			0
#define STM32F4xx_GPIOE_OSPEEDR_OSPEEDR1			0
#define STM32F4xx_GPIOE_OSPEEDR_OSPEEDR0			0

#define STM32F4xx_GPIOE_PUPDR_PUPDR15					0
#define STM32F4xx_GPIOE_PUPDR_PUPDR14					0
#define STM32F4xx_GPIOE_PUPDR_PUPDR13					0
#define STM32F4xx_GPIOE_PUPDR_PUPDR12					0
#define STM32F4xx_GPIOE_PUPDR_PUPDR11					0
#define STM32F4xx_GPIOE_PUPDR_PUPDR10					0
#define STM32F4xx_GPIOE_PUPDR_PUPDR9					0
#define STM32F4xx_GPIOE_PUPDR_PUPDR8					0
#define STM32F4xx_GPIOE_PUPDR_PUPDR7					0
#define STM32F4xx_GPIOE_PUPDR_PUPDR6					0
#define STM32F4xx_GPIOE_PUPDR_PUPDR5					0
#define STM32F4xx_GPIOE_PUPDR_PUPDR4					0
#define STM32F4xx_GPIOE_PUPDR_PUPDR3					0
#define STM32F4xx_GPIOE_PUPDR_PUPDR2					0
#define STM32F4xx_GPIOE_PUPDR_PUPDR1					0
#define STM32F4xx_GPIOE_PUPDR_PUPDR0					0

#define STM32F4xx_GPIOE_LCKR_LCKK							0
#define STM32F4xx_GPIOE_LCKR_LCK15						0
#define STM32F4xx_GPIOE_LCKR_LCK14						0
#define STM32F4xx_GPIOE_LCKR_LCK13						0
#define STM32F4xx_GPIOE_LCKR_LCK12						0
#define STM32F4xx_GPIOE_LCKR_LCK11						0
#define STM32F4xx_GPIOE_LCKR_LCK10						0
#define STM32F4xx_GPIOE_LCKR_LCK9							0
#define STM32F4xx_GPIOE_LCKR_LCK8							0
#define STM32F4xx_GPIOE_LCKR_LCK7							0
#define STM32F4xx_GPIOE_LCKR_LCK6							0
#define STM32F4xx_GPIOE_LCKR_LCK5							0
#define STM32F4xx_GPIOE_LCKR_LCK4							0
#define STM32F4xx_GPIOE_LCKR_LCK3							0
#define STM32F4xx_GPIOE_LCKR_LCK2							0
#define STM32F4xx_GPIOE_LCKR_LCK1							0
#define STM32F4xx_GPIOE_LCKR_LCK0							0

#define STM32F4xx_GPIOE_AFRH_AFRH15						0
#define STM32F4xx_GPIOE_AFRH_AFRH14						0
#define STM32F4xx_GPIOE_AFRH_AFRH13						0
#define STM32F4xx_GPIOE_AFRH_AFRH12						0
#define STM32F4xx_GPIOE_AFRH_AFRH11						0
#define STM32F4xx_GPIOE_AFRH_AFRH10						0
#define STM32F4xx_GPIOE_AFRH_AFRH9						0
#define STM32F4xx_GPIOE_AFRH_AFRH8						0

#define STM32F4xx_GPIOE_AFRL_AFRL7						0
#define STM32F4xx_GPIOE_AFRL_AFRL6						0
#define STM32F4xx_GPIOE_AFRL_AFRL5						0
#define STM32F4xx_GPIOE_AFRL_AFRL4						0
#define STM32F4xx_GPIOE_AFRL_AFRL3						0
#define STM32F4xx_GPIOE_AFRL_AFRL2						0
#define STM32F4xx_GPIOE_AFRL_AFRL1						0
#define STM32F4xx_GPIOE_AFRL_AFRL0						0



//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR GPIOF
//---------------------------------

#define STM32F4xx_GPIOF_MODER_MODER15					0
#define STM32F4xx_GPIOF_MODER_MODER14					0
#define STM32F4xx_GPIOF_MODER_MODER13					0
#define STM32F4xx_GPIOF_MODER_MODER12					0
#define STM32F4xx_GPIOF_MODER_MODER11					0
#define STM32F4xx_GPIOF_MODER_MODER10					0
#define STM32F4xx_GPIOF_MODER_MODER9					0
#define STM32F4xx_GPIOF_MODER_MODER8					0
#define STM32F4xx_GPIOF_MODER_MODER7					0
#define STM32F4xx_GPIOF_MODER_MODER6					0
#define STM32F4xx_GPIOF_MODER_MODER5					0
#define STM32F4xx_GPIOF_MODER_MODER4					0
#define STM32F4xx_GPIOF_MODER_MODER3					0
#define STM32F4xx_GPIOF_MODER_MODER2					0
#define STM32F4xx_GPIOF_MODER_MODER1					0
#define STM32F4xx_GPIOF_MODER_MODER0					0

#define STM32F4xx_GPIOF_OTYPER_OT15						0
#define STM32F4xx_GPIOF_OTYPER_OT14						0
#define STM32F4xx_GPIOF_OTYPER_OT13						0
#define STM32F4xx_GPIOF_OTYPER_OT12						0
#define STM32F4xx_GPIOF_OTYPER_OT11						0
#define STM32F4xx_GPIOF_OTYPER_OT10						0
#define STM32F4xx_GPIOF_OTYPER_OT9						0
#define STM32F4xx_GPIOF_OTYPER_OT8						0
#define STM32F4xx_GPIOF_OTYPER_OT7						0
#define STM32F4xx_GPIOF_OTYPER_OT6						0
#define STM32F4xx_GPIOF_OTYPER_OT5						0
#define STM32F4xx_GPIOF_OTYPER_OT4						0
#define STM32F4xx_GPIOF_OTYPER_OT3						0
#define STM32F4xx_GPIOF_OTYPER_OT2						0
#define STM32F4xx_GPIOF_OTYPER_OT1						0
#define STM32F4xx_GPIOF_OTYPER_OT0						0

#define STM32F4xx_GPIOF_OSPEEDR_OSPEEDR15			0
#define STM32F4xx_GPIOF_OSPEEDR_OSPEEDR14			0
#define STM32F4xx_GPIOF_OSPEEDR_OSPEEDR13			0
#define STM32F4xx_GPIOF_OSPEEDR_OSPEEDR12			0
#define STM32F4xx_GPIOF_OSPEEDR_OSPEEDR11			0
#define STM32F4xx_GPIOF_OSPEEDR_OSPEEDR10			0
#define STM32F4xx_GPIOF_OSPEEDR_OSPEEDR9			0
#define STM32F4xx_GPIOF_OSPEEDR_OSPEEDR8			0
#define STM32F4xx_GPIOF_OSPEEDR_OSPEEDR7			0
#define STM32F4xx_GPIOF_OSPEEDR_OSPEEDR6			0
#define STM32F4xx_GPIOF_OSPEEDR_OSPEEDR5			0
#define STM32F4xx_GPIOF_OSPEEDR_OSPEEDR4			0
#define STM32F4xx_GPIOF_OSPEEDR_OSPEEDR3			0
#define STM32F4xx_GPIOF_OSPEEDR_OSPEEDR2			0
#define STM32F4xx_GPIOF_OSPEEDR_OSPEEDR1			0
#define STM32F4xx_GPIOF_OSPEEDR_OSPEEDR0			0

#define STM32F4xx_GPIOF_PUPDR_PUPDR15					0
#define STM32F4xx_GPIOF_PUPDR_PUPDR14					0
#define STM32F4xx_GPIOF_PUPDR_PUPDR13					0
#define STM32F4xx_GPIOF_PUPDR_PUPDR12					0
#define STM32F4xx_GPIOF_PUPDR_PUPDR11					0
#define STM32F4xx_GPIOF_PUPDR_PUPDR10					0
#define STM32F4xx_GPIOF_PUPDR_PUPDR9					0
#define STM32F4xx_GPIOF_PUPDR_PUPDR8					0
#define STM32F4xx_GPIOF_PUPDR_PUPDR7					0
#define STM32F4xx_GPIOF_PUPDR_PUPDR6					0
#define STM32F4xx_GPIOF_PUPDR_PUPDR5					0
#define STM32F4xx_GPIOF_PUPDR_PUPDR4					0
#define STM32F4xx_GPIOF_PUPDR_PUPDR3					0
#define STM32F4xx_GPIOF_PUPDR_PUPDR2					0
#define STM32F4xx_GPIOF_PUPDR_PUPDR1					0
#define STM32F4xx_GPIOF_PUPDR_PUPDR0					0

#define STM32F4xx_GPIOF_LCKR_LCKK							0
#define STM32F4xx_GPIOF_LCKR_LCK15						0
#define STM32F4xx_GPIOF_LCKR_LCK14						0
#define STM32F4xx_GPIOF_LCKR_LCK13						0
#define STM32F4xx_GPIOF_LCKR_LCK12						0
#define STM32F4xx_GPIOF_LCKR_LCK11						0
#define STM32F4xx_GPIOF_LCKR_LCK10						0
#define STM32F4xx_GPIOF_LCKR_LCK9							0
#define STM32F4xx_GPIOF_LCKR_LCK8							0
#define STM32F4xx_GPIOF_LCKR_LCK7							0
#define STM32F4xx_GPIOF_LCKR_LCK6							0
#define STM32F4xx_GPIOF_LCKR_LCK5							0
#define STM32F4xx_GPIOF_LCKR_LCK4							0
#define STM32F4xx_GPIOF_LCKR_LCK3							0
#define STM32F4xx_GPIOF_LCKR_LCK2							0
#define STM32F4xx_GPIOF_LCKR_LCK1							0
#define STM32F4xx_GPIOF_LCKR_LCK0							0

#define STM32F4xx_GPIOF_AFRH_AFRH15						0
#define STM32F4xx_GPIOF_AFRH_AFRH14						0
#define STM32F4xx_GPIOF_AFRH_AFRH13						0
#define STM32F4xx_GPIOF_AFRH_AFRH12						0
#define STM32F4xx_GPIOF_AFRH_AFRH11						0
#define STM32F4xx_GPIOF_AFRH_AFRH10						0
#define STM32F4xx_GPIOF_AFRH_AFRH9						0
#define STM32F4xx_GPIOF_AFRH_AFRH8						0

#define STM32F4xx_GPIOF_AFRL_AFRL7						0
#define STM32F4xx_GPIOF_AFRL_AFRL6						0
#define STM32F4xx_GPIOF_AFRL_AFRL5						0
#define STM32F4xx_GPIOF_AFRL_AFRL4						0
#define STM32F4xx_GPIOF_AFRL_AFRL3						0
#define STM32F4xx_GPIOF_AFRL_AFRL2						0
#define STM32F4xx_GPIOF_AFRL_AFRL1						0
#define STM32F4xx_GPIOF_AFRL_AFRL0						0


//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR GPIOG
//---------------------------------

#define STM32F4xx_GPIOG_MODER_MODER15					0
#define STM32F4xx_GPIOG_MODER_MODER14					0
#define STM32F4xx_GPIOG_MODER_MODER13					0
#define STM32F4xx_GPIOG_MODER_MODER12					0
#define STM32F4xx_GPIOG_MODER_MODER11					0
#define STM32F4xx_GPIOG_MODER_MODER10					0
#define STM32F4xx_GPIOG_MODER_MODER9					0
#define STM32F4xx_GPIOG_MODER_MODER8					0
#define STM32F4xx_GPIOG_MODER_MODER7					0
#define STM32F4xx_GPIOG_MODER_MODER6					0
#define STM32F4xx_GPIOG_MODER_MODER5					0
#define STM32F4xx_GPIOG_MODER_MODER4					0
#define STM32F4xx_GPIOG_MODER_MODER3					0
#define STM32F4xx_GPIOG_MODER_MODER2					0
#define STM32F4xx_GPIOG_MODER_MODER1					0
#define STM32F4xx_GPIOG_MODER_MODER0					0

#define STM32F4xx_GPIOG_OTYPER_OT15						0
#define STM32F4xx_GPIOG_OTYPER_OT14						0
#define STM32F4xx_GPIOG_OTYPER_OT13						0
#define STM32F4xx_GPIOG_OTYPER_OT12						0
#define STM32F4xx_GPIOG_OTYPER_OT11						0
#define STM32F4xx_GPIOG_OTYPER_OT10						0
#define STM32F4xx_GPIOG_OTYPER_OT9						0
#define STM32F4xx_GPIOG_OTYPER_OT8						0
#define STM32F4xx_GPIOG_OTYPER_OT7						0
#define STM32F4xx_GPIOG_OTYPER_OT6						0
#define STM32F4xx_GPIOG_OTYPER_OT5						0
#define STM32F4xx_GPIOG_OTYPER_OT4						0
#define STM32F4xx_GPIOG_OTYPER_OT3						0
#define STM32F4xx_GPIOG_OTYPER_OT2						0
#define STM32F4xx_GPIOG_OTYPER_OT1						0
#define STM32F4xx_GPIOG_OTYPER_OT0						0

#define STM32F4xx_GPIOG_OSPEEDR_OSPEEDR15			0
#define STM32F4xx_GPIOG_OSPEEDR_OSPEEDR14			0
#define STM32F4xx_GPIOG_OSPEEDR_OSPEEDR13			0
#define STM32F4xx_GPIOG_OSPEEDR_OSPEEDR12			0
#define STM32F4xx_GPIOG_OSPEEDR_OSPEEDR11			0
#define STM32F4xx_GPIOG_OSPEEDR_OSPEEDR10			0
#define STM32F4xx_GPIOG_OSPEEDR_OSPEEDR9			0
#define STM32F4xx_GPIOG_OSPEEDR_OSPEEDR8			0
#define STM32F4xx_GPIOG_OSPEEDR_OSPEEDR7			0
#define STM32F4xx_GPIOG_OSPEEDR_OSPEEDR6			0
#define STM32F4xx_GPIOG_OSPEEDR_OSPEEDR5			0
#define STM32F4xx_GPIOG_OSPEEDR_OSPEEDR4			0
#define STM32F4xx_GPIOG_OSPEEDR_OSPEEDR3			0
#define STM32F4xx_GPIOG_OSPEEDR_OSPEEDR2			0
#define STM32F4xx_GPIOG_OSPEEDR_OSPEEDR1			0
#define STM32F4xx_GPIOG_OSPEEDR_OSPEEDR0			0

#define STM32F4xx_GPIOG_PUPDR_PUPDR15					0
#define STM32F4xx_GPIOG_PUPDR_PUPDR14					0
#define STM32F4xx_GPIOG_PUPDR_PUPDR13					0
#define STM32F4xx_GPIOG_PUPDR_PUPDR12					0
#define STM32F4xx_GPIOG_PUPDR_PUPDR11					0
#define STM32F4xx_GPIOG_PUPDR_PUPDR10					0
#define STM32F4xx_GPIOG_PUPDR_PUPDR9					0
#define STM32F4xx_GPIOG_PUPDR_PUPDR8					0
#define STM32F4xx_GPIOG_PUPDR_PUPDR7					0
#define STM32F4xx_GPIOG_PUPDR_PUPDR6					0
#define STM32F4xx_GPIOG_PUPDR_PUPDR5					0
#define STM32F4xx_GPIOG_PUPDR_PUPDR4					0
#define STM32F4xx_GPIOG_PUPDR_PUPDR3					0
#define STM32F4xx_GPIOG_PUPDR_PUPDR2					0
#define STM32F4xx_GPIOG_PUPDR_PUPDR1					0
#define STM32F4xx_GPIOG_PUPDR_PUPDR0					0

#define STM32F4xx_GPIOG_LCKR_LCKK							0
#define STM32F4xx_GPIOG_LCKR_LCK15						0
#define STM32F4xx_GPIOG_LCKR_LCK14						0
#define STM32F4xx_GPIOG_LCKR_LCK13						0
#define STM32F4xx_GPIOG_LCKR_LCK12						0
#define STM32F4xx_GPIOG_LCKR_LCK11						0
#define STM32F4xx_GPIOG_LCKR_LCK10						0
#define STM32F4xx_GPIOG_LCKR_LCK9							0
#define STM32F4xx_GPIOG_LCKR_LCK8							0
#define STM32F4xx_GPIOG_LCKR_LCK7							0
#define STM32F4xx_GPIOG_LCKR_LCK6							0
#define STM32F4xx_GPIOG_LCKR_LCK5							0
#define STM32F4xx_GPIOG_LCKR_LCK4							0
#define STM32F4xx_GPIOG_LCKR_LCK3							0
#define STM32F4xx_GPIOG_LCKR_LCK2							0
#define STM32F4xx_GPIOG_LCKR_LCK1							0
#define STM32F4xx_GPIOG_LCKR_LCK0							0

#define STM32F4xx_GPIOG_AFRH_AFRH15						0
#define STM32F4xx_GPIOG_AFRH_AFRH14						0
#define STM32F4xx_GPIOG_AFRH_AFRH13						0
#define STM32F4xx_GPIOG_AFRH_AFRH12						0
#define STM32F4xx_GPIOG_AFRH_AFRH11						0
#define STM32F4xx_GPIOG_AFRH_AFRH10						0
#define STM32F4xx_GPIOG_AFRH_AFRH9						0
#define STM32F4xx_GPIOG_AFRH_AFRH8						0

#define STM32F4xx_GPIOG_AFRL_AFRL7						0
#define STM32F4xx_GPIOG_AFRL_AFRL6						0
#define STM32F4xx_GPIOG_AFRL_AFRL5						0
#define STM32F4xx_GPIOG_AFRL_AFRL4						0
#define STM32F4xx_GPIOG_AFRL_AFRL3						0
#define STM32F4xx_GPIOG_AFRL_AFRL2						0
#define STM32F4xx_GPIOG_AFRL_AFRL1						0
#define STM32F4xx_GPIOG_AFRL_AFRL0						0


//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR GPIOH
//---------------------------------

#define STM32F4xx_GPIOH_MODER_MODER15					0
#define STM32F4xx_GPIOH_MODER_MODER14					0
#define STM32F4xx_GPIOH_MODER_MODER13					0
#define STM32F4xx_GPIOH_MODER_MODER12					0
#define STM32F4xx_GPIOH_MODER_MODER11					0
#define STM32F4xx_GPIOH_MODER_MODER10					0
#define STM32F4xx_GPIOH_MODER_MODER9					0
#define STM32F4xx_GPIOH_MODER_MODER8					0
#define STM32F4xx_GPIOH_MODER_MODER7					0
#define STM32F4xx_GPIOH_MODER_MODER6					0
#define STM32F4xx_GPIOH_MODER_MODER5					0
#define STM32F4xx_GPIOH_MODER_MODER4					0
#define STM32F4xx_GPIOH_MODER_MODER3					0
#define STM32F4xx_GPIOH_MODER_MODER2					0
#define STM32F4xx_GPIOH_MODER_MODER1					0
#define STM32F4xx_GPIOH_MODER_MODER0					0

#define STM32F4xx_GPIOH_OTYPER_OT15						0
#define STM32F4xx_GPIOH_OTYPER_OT14						0
#define STM32F4xx_GPIOH_OTYPER_OT13						0
#define STM32F4xx_GPIOH_OTYPER_OT12						0
#define STM32F4xx_GPIOH_OTYPER_OT11						0
#define STM32F4xx_GPIOH_OTYPER_OT10						0
#define STM32F4xx_GPIOH_OTYPER_OT9						0
#define STM32F4xx_GPIOH_OTYPER_OT8						0
#define STM32F4xx_GPIOH_OTYPER_OT7						0
#define STM32F4xx_GPIOH_OTYPER_OT6						0
#define STM32F4xx_GPIOH_OTYPER_OT5						0
#define STM32F4xx_GPIOH_OTYPER_OT4						0
#define STM32F4xx_GPIOH_OTYPER_OT3						0
#define STM32F4xx_GPIOH_OTYPER_OT2						0
#define STM32F4xx_GPIOH_OTYPER_OT1						0
#define STM32F4xx_GPIOH_OTYPER_OT0						0

#define STM32F4xx_GPIOH_OSPEEDR_OSPEEDR15			0
#define STM32F4xx_GPIOH_OSPEEDR_OSPEEDR14			0
#define STM32F4xx_GPIOH_OSPEEDR_OSPEEDR13			0
#define STM32F4xx_GPIOH_OSPEEDR_OSPEEDR12			0
#define STM32F4xx_GPIOH_OSPEEDR_OSPEEDR11			0
#define STM32F4xx_GPIOH_OSPEEDR_OSPEEDR10			0
#define STM32F4xx_GPIOH_OSPEEDR_OSPEEDR9			0
#define STM32F4xx_GPIOH_OSPEEDR_OSPEEDR8			0
#define STM32F4xx_GPIOH_OSPEEDR_OSPEEDR7			0
#define STM32F4xx_GPIOH_OSPEEDR_OSPEEDR6			0
#define STM32F4xx_GPIOH_OSPEEDR_OSPEEDR5			0
#define STM32F4xx_GPIOH_OSPEEDR_OSPEEDR4			0
#define STM32F4xx_GPIOH_OSPEEDR_OSPEEDR3			0
#define STM32F4xx_GPIOH_OSPEEDR_OSPEEDR2			0
#define STM32F4xx_GPIOH_OSPEEDR_OSPEEDR1			0
#define STM32F4xx_GPIOH_OSPEEDR_OSPEEDR0			0

#define STM32F4xx_GPIOH_PUPDR_PUPDR15					0
#define STM32F4xx_GPIOH_PUPDR_PUPDR14					0
#define STM32F4xx_GPIOH_PUPDR_PUPDR13					0
#define STM32F4xx_GPIOH_PUPDR_PUPDR12					0
#define STM32F4xx_GPIOH_PUPDR_PUPDR11					0
#define STM32F4xx_GPIOH_PUPDR_PUPDR10					0
#define STM32F4xx_GPIOH_PUPDR_PUPDR9					0
#define STM32F4xx_GPIOH_PUPDR_PUPDR8					0
#define STM32F4xx_GPIOH_PUPDR_PUPDR7					0
#define STM32F4xx_GPIOH_PUPDR_PUPDR6					0
#define STM32F4xx_GPIOH_PUPDR_PUPDR5					0
#define STM32F4xx_GPIOH_PUPDR_PUPDR4					0
#define STM32F4xx_GPIOH_PUPDR_PUPDR3					0
#define STM32F4xx_GPIOH_PUPDR_PUPDR2					0
#define STM32F4xx_GPIOH_PUPDR_PUPDR1					0
#define STM32F4xx_GPIOH_PUPDR_PUPDR0					0

#define STM32F4xx_GPIOH_LCKR_LCKK							0
#define STM32F4xx_GPIOH_LCKR_LCK15						0
#define STM32F4xx_GPIOH_LCKR_LCK14						0
#define STM32F4xx_GPIOH_LCKR_LCK13						0
#define STM32F4xx_GPIOH_LCKR_LCK12						0
#define STM32F4xx_GPIOH_LCKR_LCK11						0
#define STM32F4xx_GPIOH_LCKR_LCK10						0
#define STM32F4xx_GPIOH_LCKR_LCK9							0
#define STM32F4xx_GPIOH_LCKR_LCK8							0
#define STM32F4xx_GPIOH_LCKR_LCK7							0
#define STM32F4xx_GPIOH_LCKR_LCK6							0
#define STM32F4xx_GPIOH_LCKR_LCK5							0
#define STM32F4xx_GPIOH_LCKR_LCK4							0
#define STM32F4xx_GPIOH_LCKR_LCK3							0
#define STM32F4xx_GPIOH_LCKR_LCK2							0
#define STM32F4xx_GPIOH_LCKR_LCK1							0
#define STM32F4xx_GPIOH_LCKR_LCK0							0

#define STM32F4xx_GPIOH_AFRH_AFRH15						0
#define STM32F4xx_GPIOH_AFRH_AFRH14						0
#define STM32F4xx_GPIOH_AFRH_AFRH13						0
#define STM32F4xx_GPIOH_AFRH_AFRH12						0
#define STM32F4xx_GPIOH_AFRH_AFRH11						0
#define STM32F4xx_GPIOH_AFRH_AFRH10						0
#define STM32F4xx_GPIOH_AFRH_AFRH9						0
#define STM32F4xx_GPIOH_AFRH_AFRH8						0

#define STM32F4xx_GPIOH_AFRL_AFRL7						0
#define STM32F4xx_GPIOH_AFRL_AFRL6						0
#define STM32F4xx_GPIOH_AFRL_AFRL5						0
#define STM32F4xx_GPIOH_AFRL_AFRL4						0
#define STM32F4xx_GPIOH_AFRL_AFRL3						0
#define STM32F4xx_GPIOH_AFRL_AFRL2						0
#define STM32F4xx_GPIOH_AFRL_AFRL1						0
#define STM32F4xx_GPIOH_AFRL_AFRL0						0



//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR GPIOI
//---------------------------------

#define STM32F4xx_GPIOI_MODER_MODER15					0
#define STM32F4xx_GPIOI_MODER_MODER14					0
#define STM32F4xx_GPIOI_MODER_MODER13					0
#define STM32F4xx_GPIOI_MODER_MODER12					0
#define STM32F4xx_GPIOI_MODER_MODER11					0
#define STM32F4xx_GPIOI_MODER_MODER10					0
#define STM32F4xx_GPIOI_MODER_MODER9					0
#define STM32F4xx_GPIOI_MODER_MODER8					0
#define STM32F4xx_GPIOI_MODER_MODER7					0
#define STM32F4xx_GPIOI_MODER_MODER6					0
#define STM32F4xx_GPIOI_MODER_MODER5					0
#define STM32F4xx_GPIOI_MODER_MODER4					0
#define STM32F4xx_GPIOI_MODER_MODER3					0
#define STM32F4xx_GPIOI_MODER_MODER2					0
#define STM32F4xx_GPIOI_MODER_MODER1					0
#define STM32F4xx_GPIOI_MODER_MODER0					0

#define STM32F4xx_GPIOI_OTYPER_OT15						0
#define STM32F4xx_GPIOI_OTYPER_OT14						0
#define STM32F4xx_GPIOI_OTYPER_OT13						0
#define STM32F4xx_GPIOI_OTYPER_OT12						0
#define STM32F4xx_GPIOI_OTYPER_OT11						0
#define STM32F4xx_GPIOI_OTYPER_OT10						0
#define STM32F4xx_GPIOI_OTYPER_OT9						0
#define STM32F4xx_GPIOI_OTYPER_OT8						0
#define STM32F4xx_GPIOI_OTYPER_OT7						0
#define STM32F4xx_GPIOI_OTYPER_OT6						0
#define STM32F4xx_GPIOI_OTYPER_OT5						0
#define STM32F4xx_GPIOI_OTYPER_OT4						0
#define STM32F4xx_GPIOI_OTYPER_OT3						0
#define STM32F4xx_GPIOI_OTYPER_OT2						0
#define STM32F4xx_GPIOI_OTYPER_OT1						0
#define STM32F4xx_GPIOI_OTYPER_OT0						0

#define STM32F4xx_GPIOI_OSPEEDR_OSPEEDR15			0
#define STM32F4xx_GPIOI_OSPEEDR_OSPEEDR14			0
#define STM32F4xx_GPIOI_OSPEEDR_OSPEEDR13			0
#define STM32F4xx_GPIOI_OSPEEDR_OSPEEDR12			0
#define STM32F4xx_GPIOI_OSPEEDR_OSPEEDR11			0
#define STM32F4xx_GPIOI_OSPEEDR_OSPEEDR10			0
#define STM32F4xx_GPIOI_OSPEEDR_OSPEEDR9			0
#define STM32F4xx_GPIOI_OSPEEDR_OSPEEDR8			0
#define STM32F4xx_GPIOI_OSPEEDR_OSPEEDR7			0
#define STM32F4xx_GPIOI_OSPEEDR_OSPEEDR6			0
#define STM32F4xx_GPIOI_OSPEEDR_OSPEEDR5			0
#define STM32F4xx_GPIOI_OSPEEDR_OSPEEDR4			0
#define STM32F4xx_GPIOI_OSPEEDR_OSPEEDR3			0
#define STM32F4xx_GPIOI_OSPEEDR_OSPEEDR2			0
#define STM32F4xx_GPIOI_OSPEEDR_OSPEEDR1			0
#define STM32F4xx_GPIOI_OSPEEDR_OSPEEDR0			0

#define STM32F4xx_GPIOI_PUPDR_PUPDR15					0
#define STM32F4xx_GPIOI_PUPDR_PUPDR14					0
#define STM32F4xx_GPIOI_PUPDR_PUPDR13					0
#define STM32F4xx_GPIOI_PUPDR_PUPDR12					0
#define STM32F4xx_GPIOI_PUPDR_PUPDR11					0
#define STM32F4xx_GPIOI_PUPDR_PUPDR10					0
#define STM32F4xx_GPIOI_PUPDR_PUPDR9					0
#define STM32F4xx_GPIOI_PUPDR_PUPDR8					0
#define STM32F4xx_GPIOI_PUPDR_PUPDR7					0
#define STM32F4xx_GPIOI_PUPDR_PUPDR6					0
#define STM32F4xx_GPIOI_PUPDR_PUPDR5					0
#define STM32F4xx_GPIOI_PUPDR_PUPDR4					0
#define STM32F4xx_GPIOI_PUPDR_PUPDR3					0
#define STM32F4xx_GPIOI_PUPDR_PUPDR2					0
#define STM32F4xx_GPIOI_PUPDR_PUPDR1					0
#define STM32F4xx_GPIOI_PUPDR_PUPDR0					0

#define STM32F4xx_GPIOI_LCKR_LCKK							0
#define STM32F4xx_GPIOI_LCKR_LCK15						0
#define STM32F4xx_GPIOI_LCKR_LCK14						0
#define STM32F4xx_GPIOI_LCKR_LCK13						0
#define STM32F4xx_GPIOI_LCKR_LCK12						0
#define STM32F4xx_GPIOI_LCKR_LCK11						0
#define STM32F4xx_GPIOI_LCKR_LCK10						0
#define STM32F4xx_GPIOI_LCKR_LCK9							0
#define STM32F4xx_GPIOI_LCKR_LCK8							0
#define STM32F4xx_GPIOI_LCKR_LCK7							0
#define STM32F4xx_GPIOI_LCKR_LCK6							0
#define STM32F4xx_GPIOI_LCKR_LCK5							0
#define STM32F4xx_GPIOI_LCKR_LCK4							0
#define STM32F4xx_GPIOI_LCKR_LCK3							0
#define STM32F4xx_GPIOI_LCKR_LCK2							0
#define STM32F4xx_GPIOI_LCKR_LCK1							0
#define STM32F4xx_GPIOI_LCKR_LCK0							0

#define STM32F4xx_GPIOI_AFRH_AFRH15						0
#define STM32F4xx_GPIOI_AFRH_AFRH14						0
#define STM32F4xx_GPIOI_AFRH_AFRH13						0
#define STM32F4xx_GPIOI_AFRH_AFRH12						0
#define STM32F4xx_GPIOI_AFRH_AFRH11						0
#define STM32F4xx_GPIOI_AFRH_AFRH10						0
#define STM32F4xx_GPIOI_AFRH_AFRH9						0
#define STM32F4xx_GPIOI_AFRH_AFRH8						0

#define STM32F4xx_GPIOI_AFRL_AFRL7						0
#define STM32F4xx_GPIOI_AFRL_AFRL6						0
#define STM32F4xx_GPIOI_AFRL_AFRL5						0
#define STM32F4xx_GPIOI_AFRL_AFRL4						0
#define STM32F4xx_GPIOI_AFRL_AFRL3						0
#define STM32F4xx_GPIOI_AFRL_AFRL2						0
#define STM32F4xx_GPIOI_AFRL_AFRL1						0
#define STM32F4xx_GPIOI_AFRL_AFRL0						0

//====================================================================================
//====================================================================================
//====================================================================================
//DO NOT CHANGE ANY SETTINGS BEYOND THIS POINT!!
//====================================================================================
//====================================================================================
//REGISTER CONSTRUCTION FOR GPIOA
#define STM32F4xx_GPIOA_MODER									((STM32F4xx_GPIOA_MODER_MODER15<<30)|(STM32F4xx_GPIOA_MODER_MODER14<<28)|(STM32F4xx_GPIOA_MODER_MODER13<<26)|(STM32F4xx_GPIOA_MODER_MODER12<<24)|(STM32F4xx_GPIOA_MODER_MODER11<<22)|(STM32F4xx_GPIOA_MODER_MODER10<<20)|(STM32F4xx_GPIOA_MODER_MODER9<<18)|(STM32F4xx_GPIOA_MODER_MODER8<<16)|(STM32F4xx_GPIOA_MODER_MODER7<<14)|(STM32F4xx_GPIOA_MODER_MODER6<<12)|(STM32F4xx_GPIOA_MODER_MODER5<<10)|(STM32F4xx_GPIOA_MODER_MODER4<<8)|(STM32F4xx_GPIOA_MODER_MODER3<<6)|(STM32F4xx_GPIOA_MODER_MODER2<<4)|(STM32F4xx_GPIOA_MODER_MODER1<<2)|(STM32F4xx_GPIOA_MODER_MODER0<<0))
#define STM32F4xx_GPIOA_OTYPER								((STM32F4xx_GPIOA_OTYPER_OT15<<15)|(STM32F4xx_GPIOA_OTYPER_OT14<<14)|(STM32F4xx_GPIOA_OTYPER_OT13<<13)|(STM32F4xx_GPIOA_OTYPER_OT12<<12)|(STM32F4xx_GPIOA_OTYPER_OT11<<11)|(STM32F4xx_GPIOA_OTYPER_OT10<<10)|(STM32F4xx_GPIOA_OTYPER_OT9<<9)|(STM32F4xx_GPIOA_OTYPER_OT8<<8)|(STM32F4xx_GPIOA_OTYPER_OT7<<7)|(STM32F4xx_GPIOA_OTYPER_OT6<<6)|(STM32F4xx_GPIOA_OTYPER_OT5<<5)|(STM32F4xx_GPIOA_OTYPER_OT4<<4)|(STM32F4xx_GPIOA_OTYPER_OT3<<3)|(STM32F4xx_GPIOA_OTYPER_OT2<<2)|(STM32F4xx_GPIOA_OTYPER_OT1<<1)|(STM32F4xx_GPIOA_OTYPER_OT0<<0))
#define STM32F4xx_GPIOA_OSPEEDR								((STM32F4xx_GPIOA_OSPEEDR_OSPEEDR15<<30)|(STM32F4xx_GPIOA_OSPEEDR_OSPEEDR14<<28)|(STM32F4xx_GPIOA_OSPEEDR_OSPEEDR13<<26)|(STM32F4xx_GPIOA_OSPEEDR_OSPEEDR12<<24)|(STM32F4xx_GPIOA_OSPEEDR_OSPEEDR11<<22)|(STM32F4xx_GPIOA_OSPEEDR_OSPEEDR10<<20)|(STM32F4xx_GPIOA_OSPEEDR_OSPEEDR9<<18)|(STM32F4xx_GPIOA_OSPEEDR_OSPEEDR8<<16)|(STM32F4xx_GPIOA_OSPEEDR_OSPEEDR7<<14)|(STM32F4xx_GPIOA_OSPEEDR_OSPEEDR6<<12)|(STM32F4xx_GPIOA_OSPEEDR_OSPEEDR5<<10)|(STM32F4xx_GPIOA_OSPEEDR_OSPEEDR4<<8)|(STM32F4xx_GPIOA_OSPEEDR_OSPEEDR3<<6)|(STM32F4xx_GPIOA_OSPEEDR_OSPEEDR2<<4)|(STM32F4xx_GPIOA_OSPEEDR_OSPEEDR1<<2)|(STM32F4xx_GPIOA_OSPEEDR_OSPEEDR0<<0))
#define STM32F4xx_GPIOA_PUPDR									((STM32F4xx_GPIOA_PUPDR_PUPDR15<<30)|(STM32F4xx_GPIOA_PUPDR_PUPDR14<<28)|(STM32F4xx_GPIOA_PUPDR_PUPDR13<<26)|(STM32F4xx_GPIOA_PUPDR_PUPDR12<<24)|(STM32F4xx_GPIOA_PUPDR_PUPDR11<<22)|(STM32F4xx_GPIOA_PUPDR_PUPDR10<<20)|(STM32F4xx_GPIOA_PUPDR_PUPDR9<<18)|(STM32F4xx_GPIOA_PUPDR_PUPDR8<<16)|(STM32F4xx_GPIOA_PUPDR_PUPDR7<<14)|(STM32F4xx_GPIOA_PUPDR_PUPDR6<<12)|(STM32F4xx_GPIOA_PUPDR_PUPDR5<<10)|(STM32F4xx_GPIOA_PUPDR_PUPDR4<<8)|(STM32F4xx_GPIOA_PUPDR_PUPDR3<<6)|(STM32F4xx_GPIOA_PUPDR_PUPDR2<<4)|(STM32F4xx_GPIOA_PUPDR_PUPDR1<<2)|(STM32F4xx_GPIOA_PUPDR_PUPDR0<<0))
#define STM32F4xx_GPIOA_LCKR									((STM32F4xx_GPIOA_LCKR_LCKK<<16)|(STM32F4xx_GPIOA_LCKR_LCK15<<15)|(STM32F4xx_GPIOA_LCKR_LCK14<<14)|(STM32F4xx_GPIOA_LCKR_LCK13<<13)|(STM32F4xx_GPIOA_LCKR_LCK12<<12)|(STM32F4xx_GPIOA_LCKR_LCK11<<11)|(STM32F4xx_GPIOA_LCKR_LCK10<<10)|(STM32F4xx_GPIOA_LCKR_LCK9<<9)|(STM32F4xx_GPIOA_LCKR_LCK8<<8)|(STM32F4xx_GPIOA_LCKR_LCK7<<7)|(STM32F4xx_GPIOA_LCKR_LCK6<<6)|(STM32F4xx_GPIOA_LCKR_LCK5<<5)|(STM32F4xx_GPIOA_LCKR_LCK4<<4)|(STM32F4xx_GPIOA_LCKR_LCK3<<3)|(STM32F4xx_GPIOA_LCKR_LCK2<<2)|(STM32F4xx_GPIOA_LCKR_LCK1<<1)|(STM32F4xx_GPIOA_LCKR_LCK0<<0))
#define STM32F4xx_GPIOA_AFRH									((STM32F4xx_GPIOA_AFRH_AFRH15<<28)|(STM32F4xx_GPIOA_AFRH_AFRH14<<24)|(STM32F4xx_GPIOA_AFRH_AFRH13<<20)|(STM32F4xx_GPIOA_AFRH_AFRH12<<16)|(STM32F4xx_GPIOA_AFRH_AFRH11<<12)|(STM32F4xx_GPIOA_AFRH_AFRH10<<8)|(STM32F4xx_GPIOA_AFRH_AFRH9<<4)|(STM32F4xx_GPIOA_AFRH_AFRH8<<0))
#define STM32F4xx_GPIOA_AFRL									((STM32F4xx_GPIOA_AFRL_AFRL7<<28)|(STM32F4xx_GPIOA_AFRL_AFRL6<<24)|(STM32F4xx_GPIOA_AFRL_AFRL5<<20)|(STM32F4xx_GPIOA_AFRL_AFRL4<<16)|(STM32F4xx_GPIOA_AFRL_AFRL3<<12)|(STM32F4xx_GPIOA_AFRL_AFRL2<<8)|(STM32F4xx_GPIOA_AFRL_AFRL1<<4)|(STM32F4xx_GPIOA_AFRL_AFRL0<<0))
#define GPIOA_SET															GPIOA->BSRRL
#define GPIOA_CLR															GPIOA->BSRRH
#define GPIOA_BSRR															GPIOA->BSRR
#define GPIOA_OUT															GPIOA->ODR
#define GPIOA_IN															GPIOA->IDR

//REGISTER CONSTRUCTION FOR GPIOB
#define STM32F4xx_GPIOB_MODER									((STM32F4xx_GPIOB_MODER_MODER15<<30)|(STM32F4xx_GPIOB_MODER_MODER14<<28)|(STM32F4xx_GPIOB_MODER_MODER13<<26)|(STM32F4xx_GPIOB_MODER_MODER12<<24)|(STM32F4xx_GPIOB_MODER_MODER11<<22)|(STM32F4xx_GPIOB_MODER_MODER10<<20)|(STM32F4xx_GPIOB_MODER_MODER9<<18)|(STM32F4xx_GPIOB_MODER_MODER8<<16)|(STM32F4xx_GPIOB_MODER_MODER7<<14)|(STM32F4xx_GPIOB_MODER_MODER6<<12)|(STM32F4xx_GPIOB_MODER_MODER5<<10)|(STM32F4xx_GPIOB_MODER_MODER4<<8)|(STM32F4xx_GPIOB_MODER_MODER3<<6)|(STM32F4xx_GPIOB_MODER_MODER2<<4)|(STM32F4xx_GPIOB_MODER_MODER1<<2)|(STM32F4xx_GPIOB_MODER_MODER0<<0))
#define STM32F4xx_GPIOB_OTYPER								((STM32F4xx_GPIOB_OTYPER_OT15<<15)|(STM32F4xx_GPIOB_OTYPER_OT14<<14)|(STM32F4xx_GPIOB_OTYPER_OT13<<13)|(STM32F4xx_GPIOB_OTYPER_OT12<<12)|(STM32F4xx_GPIOB_OTYPER_OT11<<11)|(STM32F4xx_GPIOB_OTYPER_OT10<<10)|(STM32F4xx_GPIOB_OTYPER_OT9<<9)|(STM32F4xx_GPIOB_OTYPER_OT8<<8)|(STM32F4xx_GPIOB_OTYPER_OT7<<7)|(STM32F4xx_GPIOB_OTYPER_OT6<<6)|(STM32F4xx_GPIOB_OTYPER_OT5<<5)|(STM32F4xx_GPIOB_OTYPER_OT4<<4)|(STM32F4xx_GPIOB_OTYPER_OT3<<3)|(STM32F4xx_GPIOB_OTYPER_OT2<<2)|(STM32F4xx_GPIOB_OTYPER_OT1<<1)|(STM32F4xx_GPIOB_OTYPER_OT0<<0))
#define STM32F4xx_GPIOB_OSPEEDR								((STM32F4xx_GPIOB_OSPEEDR_OSPEEDR15<<30)|(STM32F4xx_GPIOB_OSPEEDR_OSPEEDR14<<28)|(STM32F4xx_GPIOB_OSPEEDR_OSPEEDR13<<26)|(STM32F4xx_GPIOB_OSPEEDR_OSPEEDR12<<24)|(STM32F4xx_GPIOB_OSPEEDR_OSPEEDR11<<22)|(STM32F4xx_GPIOB_OSPEEDR_OSPEEDR10<<20)|(STM32F4xx_GPIOB_OSPEEDR_OSPEEDR9<<18)|(STM32F4xx_GPIOB_OSPEEDR_OSPEEDR8<<16)|(STM32F4xx_GPIOB_OSPEEDR_OSPEEDR7<<14)|(STM32F4xx_GPIOB_OSPEEDR_OSPEEDR6<<12)|(STM32F4xx_GPIOB_OSPEEDR_OSPEEDR5<<10)|(STM32F4xx_GPIOB_OSPEEDR_OSPEEDR4<<8)|(STM32F4xx_GPIOB_OSPEEDR_OSPEEDR3<<6)|(STM32F4xx_GPIOB_OSPEEDR_OSPEEDR2<<4)|(STM32F4xx_GPIOB_OSPEEDR_OSPEEDR1<<2)|(STM32F4xx_GPIOB_OSPEEDR_OSPEEDR0<<0))
#define STM32F4xx_GPIOB_PUPDR									((STM32F4xx_GPIOB_PUPDR_PUPDR15<<30)|(STM32F4xx_GPIOB_PUPDR_PUPDR14<<28)|(STM32F4xx_GPIOB_PUPDR_PUPDR13<<26)|(STM32F4xx_GPIOB_PUPDR_PUPDR12<<24)|(STM32F4xx_GPIOB_PUPDR_PUPDR11<<22)|(STM32F4xx_GPIOB_PUPDR_PUPDR10<<20)|(STM32F4xx_GPIOB_PUPDR_PUPDR9<<18)|(STM32F4xx_GPIOB_PUPDR_PUPDR8<<16)|(STM32F4xx_GPIOB_PUPDR_PUPDR7<<14)|(STM32F4xx_GPIOB_PUPDR_PUPDR6<<12)|(STM32F4xx_GPIOB_PUPDR_PUPDR5<<10)|(STM32F4xx_GPIOB_PUPDR_PUPDR4<<8)|(STM32F4xx_GPIOB_PUPDR_PUPDR3<<6)|(STM32F4xx_GPIOB_PUPDR_PUPDR2<<4)|(STM32F4xx_GPIOB_PUPDR_PUPDR1<<2)|(STM32F4xx_GPIOB_PUPDR_PUPDR0<<0))
#define STM32F4xx_GPIOB_LCKR									((STM32F4xx_GPIOB_LCKR_LCKK<<16)|(STM32F4xx_GPIOB_LCKR_LCK15<<15)|(STM32F4xx_GPIOB_LCKR_LCK14<<14)|(STM32F4xx_GPIOB_LCKR_LCK13<<13)|(STM32F4xx_GPIOB_LCKR_LCK12<<12)|(STM32F4xx_GPIOB_LCKR_LCK11<<11)|(STM32F4xx_GPIOB_LCKR_LCK10<<10)|(STM32F4xx_GPIOB_LCKR_LCK9<<9)|(STM32F4xx_GPIOB_LCKR_LCK8<<8)|(STM32F4xx_GPIOB_LCKR_LCK7<<7)|(STM32F4xx_GPIOB_LCKR_LCK6<<6)|(STM32F4xx_GPIOB_LCKR_LCK5<<5)|(STM32F4xx_GPIOB_LCKR_LCK4<<4)|(STM32F4xx_GPIOB_LCKR_LCK3<<3)|(STM32F4xx_GPIOB_LCKR_LCK2<<2)|(STM32F4xx_GPIOB_LCKR_LCK1<<1)|(STM32F4xx_GPIOB_LCKR_LCK0<<0))
#define STM32F4xx_GPIOB_AFRH									((STM32F4xx_GPIOB_AFRH_AFRH15<<28)|(STM32F4xx_GPIOB_AFRH_AFRH14<<24)|(STM32F4xx_GPIOB_AFRH_AFRH13<<20)|(STM32F4xx_GPIOB_AFRH_AFRH12<<16)|(STM32F4xx_GPIOB_AFRH_AFRH11<<12)|(STM32F4xx_GPIOB_AFRH_AFRH10<<8)|(STM32F4xx_GPIOB_AFRH_AFRH9<<4)|(STM32F4xx_GPIOB_AFRH_AFRH8<<0))
#define STM32F4xx_GPIOB_AFRL									((STM32F4xx_GPIOB_AFRL_AFRL7<<28)|(STM32F4xx_GPIOB_AFRL_AFRL6<<24)|(STM32F4xx_GPIOB_AFRL_AFRL5<<20)|(STM32F4xx_GPIOB_AFRL_AFRL4<<16)|(STM32F4xx_GPIOB_AFRL_AFRL3<<12)|(STM32F4xx_GPIOB_AFRL_AFRL2<<8)|(STM32F4xx_GPIOB_AFRL_AFRL1<<4)|(STM32F4xx_GPIOB_AFRL_AFRL0<<0))
#define GPIOB_SET															GPIOB->BSRRL
#define GPIOB_CLR															GPIOB->BSRRH
#define GPIOB_BSRR															GPIOB->BSRR
#define GPIOB_OUT															GPIOB->ODR
#define GPIOB_IN															GPIOB->IDR

//REGISTER CONSTRUCTION FOR GPIOC
#define STM32F4xx_GPIOC_MODER									((STM32F4xx_GPIOC_MODER_MODER15<<30)|(STM32F4xx_GPIOC_MODER_MODER14<<28)|(STM32F4xx_GPIOC_MODER_MODER13<<26)|(STM32F4xx_GPIOC_MODER_MODER12<<24)|(STM32F4xx_GPIOC_MODER_MODER11<<22)|(STM32F4xx_GPIOC_MODER_MODER10<<20)|(STM32F4xx_GPIOC_MODER_MODER9<<18)|(STM32F4xx_GPIOC_MODER_MODER8<<16)|(STM32F4xx_GPIOC_MODER_MODER7<<14)|(STM32F4xx_GPIOC_MODER_MODER6<<12)|(STM32F4xx_GPIOC_MODER_MODER5<<10)|(STM32F4xx_GPIOC_MODER_MODER4<<8)|(STM32F4xx_GPIOC_MODER_MODER3<<6)|(STM32F4xx_GPIOC_MODER_MODER2<<4)|(STM32F4xx_GPIOC_MODER_MODER1<<2)|(STM32F4xx_GPIOC_MODER_MODER0<<0))
#define STM32F4xx_GPIOC_OTYPER								((STM32F4xx_GPIOC_OTYPER_OT15<<15)|(STM32F4xx_GPIOC_OTYPER_OT14<<14)|(STM32F4xx_GPIOC_OTYPER_OT13<<13)|(STM32F4xx_GPIOC_OTYPER_OT12<<12)|(STM32F4xx_GPIOC_OTYPER_OT11<<11)|(STM32F4xx_GPIOC_OTYPER_OT10<<10)|(STM32F4xx_GPIOC_OTYPER_OT9<<9)|(STM32F4xx_GPIOC_OTYPER_OT8<<8)|(STM32F4xx_GPIOC_OTYPER_OT7<<7)|(STM32F4xx_GPIOC_OTYPER_OT6<<6)|(STM32F4xx_GPIOC_OTYPER_OT5<<5)|(STM32F4xx_GPIOC_OTYPER_OT4<<4)|(STM32F4xx_GPIOC_OTYPER_OT3<<3)|(STM32F4xx_GPIOC_OTYPER_OT2<<2)|(STM32F4xx_GPIOC_OTYPER_OT1<<1)|(STM32F4xx_GPIOC_OTYPER_OT0<<0))
#define STM32F4xx_GPIOC_OSPEEDR								((STM32F4xx_GPIOC_OSPEEDR_OSPEEDR15<<30)|(STM32F4xx_GPIOC_OSPEEDR_OSPEEDR14<<28)|(STM32F4xx_GPIOC_OSPEEDR_OSPEEDR13<<26)|(STM32F4xx_GPIOC_OSPEEDR_OSPEEDR12<<24)|(STM32F4xx_GPIOC_OSPEEDR_OSPEEDR11<<22)|(STM32F4xx_GPIOC_OSPEEDR_OSPEEDR10<<20)|(STM32F4xx_GPIOC_OSPEEDR_OSPEEDR9<<18)|(STM32F4xx_GPIOC_OSPEEDR_OSPEEDR8<<16)|(STM32F4xx_GPIOC_OSPEEDR_OSPEEDR7<<14)|(STM32F4xx_GPIOC_OSPEEDR_OSPEEDR6<<12)|(STM32F4xx_GPIOC_OSPEEDR_OSPEEDR5<<10)|(STM32F4xx_GPIOC_OSPEEDR_OSPEEDR4<<8)|(STM32F4xx_GPIOC_OSPEEDR_OSPEEDR3<<6)|(STM32F4xx_GPIOC_OSPEEDR_OSPEEDR2<<4)|(STM32F4xx_GPIOC_OSPEEDR_OSPEEDR1<<2)|(STM32F4xx_GPIOC_OSPEEDR_OSPEEDR0<<0))
#define STM32F4xx_GPIOC_PUPDR									((STM32F4xx_GPIOC_PUPDR_PUPDR15<<30)|(STM32F4xx_GPIOC_PUPDR_PUPDR14<<28)|(STM32F4xx_GPIOC_PUPDR_PUPDR13<<26)|(STM32F4xx_GPIOC_PUPDR_PUPDR12<<24)|(STM32F4xx_GPIOC_PUPDR_PUPDR11<<22)|(STM32F4xx_GPIOC_PUPDR_PUPDR10<<20)|(STM32F4xx_GPIOC_PUPDR_PUPDR9<<18)|(STM32F4xx_GPIOC_PUPDR_PUPDR8<<16)|(STM32F4xx_GPIOC_PUPDR_PUPDR7<<14)|(STM32F4xx_GPIOC_PUPDR_PUPDR6<<12)|(STM32F4xx_GPIOC_PUPDR_PUPDR5<<10)|(STM32F4xx_GPIOC_PUPDR_PUPDR4<<8)|(STM32F4xx_GPIOC_PUPDR_PUPDR3<<6)|(STM32F4xx_GPIOC_PUPDR_PUPDR2<<4)|(STM32F4xx_GPIOC_PUPDR_PUPDR1<<2)|(STM32F4xx_GPIOC_PUPDR_PUPDR0<<0))
#define STM32F4xx_GPIOC_LCKR									((STM32F4xx_GPIOC_LCKR_LCKK<<16)|(STM32F4xx_GPIOC_LCKR_LCK15<<15)|(STM32F4xx_GPIOC_LCKR_LCK14<<14)|(STM32F4xx_GPIOC_LCKR_LCK13<<13)|(STM32F4xx_GPIOC_LCKR_LCK12<<12)|(STM32F4xx_GPIOC_LCKR_LCK11<<11)|(STM32F4xx_GPIOC_LCKR_LCK10<<10)|(STM32F4xx_GPIOC_LCKR_LCK9<<9)|(STM32F4xx_GPIOC_LCKR_LCK8<<8)|(STM32F4xx_GPIOC_LCKR_LCK7<<7)|(STM32F4xx_GPIOC_LCKR_LCK6<<6)|(STM32F4xx_GPIOC_LCKR_LCK5<<5)|(STM32F4xx_GPIOC_LCKR_LCK4<<4)|(STM32F4xx_GPIOC_LCKR_LCK3<<3)|(STM32F4xx_GPIOC_LCKR_LCK2<<2)|(STM32F4xx_GPIOC_LCKR_LCK1<<1)|(STM32F4xx_GPIOC_LCKR_LCK0<<0))
#define STM32F4xx_GPIOC_AFRH									((STM32F4xx_GPIOC_AFRH_AFRH15<<28)|(STM32F4xx_GPIOC_AFRH_AFRH14<<24)|(STM32F4xx_GPIOC_AFRH_AFRH13<<20)|(STM32F4xx_GPIOC_AFRH_AFRH12<<16)|(STM32F4xx_GPIOC_AFRH_AFRH11<<12)|(STM32F4xx_GPIOC_AFRH_AFRH10<<8)|(STM32F4xx_GPIOC_AFRH_AFRH9<<4)|(STM32F4xx_GPIOC_AFRH_AFRH8<<0))
#define STM32F4xx_GPIOC_AFRL									((STM32F4xx_GPIOC_AFRL_AFRL7<<28)|(STM32F4xx_GPIOC_AFRL_AFRL6<<24)|(STM32F4xx_GPIOC_AFRL_AFRL5<<20)|(STM32F4xx_GPIOC_AFRL_AFRL4<<16)|(STM32F4xx_GPIOC_AFRL_AFRL3<<12)|(STM32F4xx_GPIOC_AFRL_AFRL2<<8)|(STM32F4xx_GPIOC_AFRL_AFRL1<<4)|(STM32F4xx_GPIOC_AFRL_AFRL0<<0))
#define GPIOC_SET															GPIOC->BSRRL
#define GPIOC_CLR															GPIOC->BSRRH
#define GPIOC_BSRR															GPIOC->BSRR
#define GPIOC_OUT															GPIOC->ODR
#define GPIOC_IN															GPIOC->IDR

//REGISTER CONSTRUCTION FOR GPIOD
#define STM32F4xx_GPIOD_MODER									((STM32F4xx_GPIOD_MODER_MODER15<<30)|(STM32F4xx_GPIOD_MODER_MODER14<<28)|(STM32F4xx_GPIOD_MODER_MODER13<<26)|(STM32F4xx_GPIOD_MODER_MODER12<<24)|(STM32F4xx_GPIOD_MODER_MODER11<<22)|(STM32F4xx_GPIOD_MODER_MODER10<<20)|(STM32F4xx_GPIOD_MODER_MODER9<<18)|(STM32F4xx_GPIOD_MODER_MODER8<<16)|(STM32F4xx_GPIOD_MODER_MODER7<<14)|(STM32F4xx_GPIOD_MODER_MODER6<<12)|(STM32F4xx_GPIOD_MODER_MODER5<<10)|(STM32F4xx_GPIOD_MODER_MODER4<<8)|(STM32F4xx_GPIOD_MODER_MODER3<<6)|(STM32F4xx_GPIOD_MODER_MODER2<<4)|(STM32F4xx_GPIOD_MODER_MODER1<<2)|(STM32F4xx_GPIOD_MODER_MODER0<<0))
#define STM32F4xx_GPIOD_OTYPER								((STM32F4xx_GPIOD_OTYPER_OT15<<15)|(STM32F4xx_GPIOD_OTYPER_OT14<<14)|(STM32F4xx_GPIOD_OTYPER_OT13<<13)|(STM32F4xx_GPIOD_OTYPER_OT12<<12)|(STM32F4xx_GPIOD_OTYPER_OT11<<11)|(STM32F4xx_GPIOD_OTYPER_OT10<<10)|(STM32F4xx_GPIOD_OTYPER_OT9<<9)|(STM32F4xx_GPIOD_OTYPER_OT8<<8)|(STM32F4xx_GPIOD_OTYPER_OT7<<7)|(STM32F4xx_GPIOD_OTYPER_OT6<<6)|(STM32F4xx_GPIOD_OTYPER_OT5<<5)|(STM32F4xx_GPIOD_OTYPER_OT4<<4)|(STM32F4xx_GPIOD_OTYPER_OT3<<3)|(STM32F4xx_GPIOD_OTYPER_OT2<<2)|(STM32F4xx_GPIOD_OTYPER_OT1<<1)|(STM32F4xx_GPIOD_OTYPER_OT0<<0))
#define STM32F4xx_GPIOD_OSPEEDR								((STM32F4xx_GPIOD_OSPEEDR_OSPEEDR15<<30)|(STM32F4xx_GPIOD_OSPEEDR_OSPEEDR14<<28)|(STM32F4xx_GPIOD_OSPEEDR_OSPEEDR13<<26)|(STM32F4xx_GPIOD_OSPEEDR_OSPEEDR12<<24)|(STM32F4xx_GPIOD_OSPEEDR_OSPEEDR11<<22)|(STM32F4xx_GPIOD_OSPEEDR_OSPEEDR10<<20)|(STM32F4xx_GPIOD_OSPEEDR_OSPEEDR9<<18)|(STM32F4xx_GPIOD_OSPEEDR_OSPEEDR8<<16)|(STM32F4xx_GPIOD_OSPEEDR_OSPEEDR7<<14)|(STM32F4xx_GPIOD_OSPEEDR_OSPEEDR6<<12)|(STM32F4xx_GPIOD_OSPEEDR_OSPEEDR5<<10)|(STM32F4xx_GPIOD_OSPEEDR_OSPEEDR4<<8)|(STM32F4xx_GPIOD_OSPEEDR_OSPEEDR3<<6)|(STM32F4xx_GPIOD_OSPEEDR_OSPEEDR2<<4)|(STM32F4xx_GPIOD_OSPEEDR_OSPEEDR1<<2)|(STM32F4xx_GPIOD_OSPEEDR_OSPEEDR0<<0))
#define STM32F4xx_GPIOD_PUPDR									((STM32F4xx_GPIOD_PUPDR_PUPDR15<<30)|(STM32F4xx_GPIOD_PUPDR_PUPDR14<<28)|(STM32F4xx_GPIOD_PUPDR_PUPDR13<<26)|(STM32F4xx_GPIOD_PUPDR_PUPDR12<<24)|(STM32F4xx_GPIOD_PUPDR_PUPDR11<<22)|(STM32F4xx_GPIOD_PUPDR_PUPDR10<<20)|(STM32F4xx_GPIOD_PUPDR_PUPDR9<<18)|(STM32F4xx_GPIOD_PUPDR_PUPDR8<<16)|(STM32F4xx_GPIOD_PUPDR_PUPDR7<<14)|(STM32F4xx_GPIOD_PUPDR_PUPDR6<<12)|(STM32F4xx_GPIOD_PUPDR_PUPDR5<<10)|(STM32F4xx_GPIOD_PUPDR_PUPDR4<<8)|(STM32F4xx_GPIOD_PUPDR_PUPDR3<<6)|(STM32F4xx_GPIOD_PUPDR_PUPDR2<<4)|(STM32F4xx_GPIOD_PUPDR_PUPDR1<<2)|(STM32F4xx_GPIOD_PUPDR_PUPDR0<<0))
#define STM32F4xx_GPIOD_LCKR									((STM32F4xx_GPIOD_LCKR_LCKK<<16)|(STM32F4xx_GPIOD_LCKR_LCK15<<15)|(STM32F4xx_GPIOD_LCKR_LCK14<<14)|(STM32F4xx_GPIOD_LCKR_LCK13<<13)|(STM32F4xx_GPIOD_LCKR_LCK12<<12)|(STM32F4xx_GPIOD_LCKR_LCK11<<11)|(STM32F4xx_GPIOD_LCKR_LCK10<<10)|(STM32F4xx_GPIOD_LCKR_LCK9<<9)|(STM32F4xx_GPIOD_LCKR_LCK8<<8)|(STM32F4xx_GPIOD_LCKR_LCK7<<7)|(STM32F4xx_GPIOD_LCKR_LCK6<<6)|(STM32F4xx_GPIOD_LCKR_LCK5<<5)|(STM32F4xx_GPIOD_LCKR_LCK4<<4)|(STM32F4xx_GPIOD_LCKR_LCK3<<3)|(STM32F4xx_GPIOD_LCKR_LCK2<<2)|(STM32F4xx_GPIOD_LCKR_LCK1<<1)|(STM32F4xx_GPIOD_LCKR_LCK0<<0))
#define STM32F4xx_GPIOD_AFRH									((STM32F4xx_GPIOD_AFRH_AFRH15<<28)|(STM32F4xx_GPIOD_AFRH_AFRH14<<24)|(STM32F4xx_GPIOD_AFRH_AFRH13<<20)|(STM32F4xx_GPIOD_AFRH_AFRH12<<16)|(STM32F4xx_GPIOD_AFRH_AFRH11<<12)|(STM32F4xx_GPIOD_AFRH_AFRH10<<8)|(STM32F4xx_GPIOD_AFRH_AFRH9<<4)|(STM32F4xx_GPIOD_AFRH_AFRH8<<0))
#define STM32F4xx_GPIOD_AFRL									((STM32F4xx_GPIOD_AFRL_AFRL7<<28)|(STM32F4xx_GPIOD_AFRL_AFRL6<<24)|(STM32F4xx_GPIOD_AFRL_AFRL5<<20)|(STM32F4xx_GPIOD_AFRL_AFRL4<<16)|(STM32F4xx_GPIOD_AFRL_AFRL3<<12)|(STM32F4xx_GPIOD_AFRL_AFRL2<<8)|(STM32F4xx_GPIOD_AFRL_AFRL1<<4)|(STM32F4xx_GPIOD_AFRL_AFRL0<<0))
#define GPIOD_SET															GPIOD->BSRRL
#define GPIOD_CLR															GPIOD->BSRRH
#define GPIOD_BSRR															GPIOD->BSRR
#define GPIOD_OUT															GPIOD->ODR
#define GPIOD_IN															GPIOD->IDR

//REGISTER CONSTRUCTION FOR GPIOE
#define STM32F4xx_GPIOE_MODER									((STM32F4xx_GPIOE_MODER_MODER15<<30)|(STM32F4xx_GPIOE_MODER_MODER14<<28)|(STM32F4xx_GPIOE_MODER_MODER13<<26)|(STM32F4xx_GPIOE_MODER_MODER12<<24)|(STM32F4xx_GPIOE_MODER_MODER11<<22)|(STM32F4xx_GPIOE_MODER_MODER10<<20)|(STM32F4xx_GPIOE_MODER_MODER9<<18)|(STM32F4xx_GPIOE_MODER_MODER8<<16)|(STM32F4xx_GPIOE_MODER_MODER7<<14)|(STM32F4xx_GPIOE_MODER_MODER6<<12)|(STM32F4xx_GPIOE_MODER_MODER5<<10)|(STM32F4xx_GPIOE_MODER_MODER4<<8)|(STM32F4xx_GPIOE_MODER_MODER3<<6)|(STM32F4xx_GPIOE_MODER_MODER2<<4)|(STM32F4xx_GPIOE_MODER_MODER1<<2)|(STM32F4xx_GPIOE_MODER_MODER0<<0))
#define STM32F4xx_GPIOE_OTYPER								((STM32F4xx_GPIOE_OTYPER_OT15<<15)|(STM32F4xx_GPIOE_OTYPER_OT14<<14)|(STM32F4xx_GPIOE_OTYPER_OT13<<13)|(STM32F4xx_GPIOE_OTYPER_OT12<<12)|(STM32F4xx_GPIOE_OTYPER_OT11<<11)|(STM32F4xx_GPIOE_OTYPER_OT10<<10)|(STM32F4xx_GPIOE_OTYPER_OT9<<9)|(STM32F4xx_GPIOE_OTYPER_OT8<<8)|(STM32F4xx_GPIOE_OTYPER_OT7<<7)|(STM32F4xx_GPIOE_OTYPER_OT6<<6)|(STM32F4xx_GPIOE_OTYPER_OT5<<5)|(STM32F4xx_GPIOE_OTYPER_OT4<<4)|(STM32F4xx_GPIOE_OTYPER_OT3<<3)|(STM32F4xx_GPIOE_OTYPER_OT2<<2)|(STM32F4xx_GPIOE_OTYPER_OT1<<1)|(STM32F4xx_GPIOE_OTYPER_OT0<<0))
#define STM32F4xx_GPIOE_OSPEEDR								((STM32F4xx_GPIOE_OSPEEDR_OSPEEDR15<<30)|(STM32F4xx_GPIOE_OSPEEDR_OSPEEDR14<<28)|(STM32F4xx_GPIOE_OSPEEDR_OSPEEDR13<<26)|(STM32F4xx_GPIOE_OSPEEDR_OSPEEDR12<<24)|(STM32F4xx_GPIOE_OSPEEDR_OSPEEDR11<<22)|(STM32F4xx_GPIOE_OSPEEDR_OSPEEDR10<<20)|(STM32F4xx_GPIOE_OSPEEDR_OSPEEDR9<<18)|(STM32F4xx_GPIOE_OSPEEDR_OSPEEDR8<<16)|(STM32F4xx_GPIOE_OSPEEDR_OSPEEDR7<<14)|(STM32F4xx_GPIOE_OSPEEDR_OSPEEDR6<<12)|(STM32F4xx_GPIOE_OSPEEDR_OSPEEDR5<<10)|(STM32F4xx_GPIOE_OSPEEDR_OSPEEDR4<<8)|(STM32F4xx_GPIOE_OSPEEDR_OSPEEDR3<<6)|(STM32F4xx_GPIOE_OSPEEDR_OSPEEDR2<<4)|(STM32F4xx_GPIOE_OSPEEDR_OSPEEDR1<<2)|(STM32F4xx_GPIOE_OSPEEDR_OSPEEDR0<<0))
#define STM32F4xx_GPIOE_PUPDR									((STM32F4xx_GPIOE_PUPDR_PUPDR15<<30)|(STM32F4xx_GPIOE_PUPDR_PUPDR14<<28)|(STM32F4xx_GPIOE_PUPDR_PUPDR13<<26)|(STM32F4xx_GPIOE_PUPDR_PUPDR12<<24)|(STM32F4xx_GPIOE_PUPDR_PUPDR11<<22)|(STM32F4xx_GPIOE_PUPDR_PUPDR10<<20)|(STM32F4xx_GPIOE_PUPDR_PUPDR9<<18)|(STM32F4xx_GPIOE_PUPDR_PUPDR8<<16)|(STM32F4xx_GPIOE_PUPDR_PUPDR7<<14)|(STM32F4xx_GPIOE_PUPDR_PUPDR6<<12)|(STM32F4xx_GPIOE_PUPDR_PUPDR5<<10)|(STM32F4xx_GPIOE_PUPDR_PUPDR4<<8)|(STM32F4xx_GPIOE_PUPDR_PUPDR3<<6)|(STM32F4xx_GPIOE_PUPDR_PUPDR2<<4)|(STM32F4xx_GPIOE_PUPDR_PUPDR1<<2)|(STM32F4xx_GPIOE_PUPDR_PUPDR0<<0))
#define STM32F4xx_GPIOE_LCKR									((STM32F4xx_GPIOE_LCKR_LCKK<<16)|(STM32F4xx_GPIOE_LCKR_LCK15<<15)|(STM32F4xx_GPIOE_LCKR_LCK14<<14)|(STM32F4xx_GPIOE_LCKR_LCK13<<13)|(STM32F4xx_GPIOE_LCKR_LCK12<<12)|(STM32F4xx_GPIOE_LCKR_LCK11<<11)|(STM32F4xx_GPIOE_LCKR_LCK10<<10)|(STM32F4xx_GPIOE_LCKR_LCK9<<9)|(STM32F4xx_GPIOE_LCKR_LCK8<<8)|(STM32F4xx_GPIOE_LCKR_LCK7<<7)|(STM32F4xx_GPIOE_LCKR_LCK6<<6)|(STM32F4xx_GPIOE_LCKR_LCK5<<5)|(STM32F4xx_GPIOE_LCKR_LCK4<<4)|(STM32F4xx_GPIOE_LCKR_LCK3<<3)|(STM32F4xx_GPIOE_LCKR_LCK2<<2)|(STM32F4xx_GPIOE_LCKR_LCK1<<1)|(STM32F4xx_GPIOE_LCKR_LCK0<<0))
#define STM32F4xx_GPIOE_AFRH									((STM32F4xx_GPIOE_AFRH_AFRH15<<28)|(STM32F4xx_GPIOE_AFRH_AFRH14<<24)|(STM32F4xx_GPIOE_AFRH_AFRH13<<20)|(STM32F4xx_GPIOE_AFRH_AFRH12<<16)|(STM32F4xx_GPIOE_AFRH_AFRH11<<12)|(STM32F4xx_GPIOE_AFRH_AFRH10<<8)|(STM32F4xx_GPIOE_AFRH_AFRH9<<4)|(STM32F4xx_GPIOE_AFRH_AFRH8<<0))
#define STM32F4xx_GPIOE_AFRL									((STM32F4xx_GPIOE_AFRL_AFRL7<<28)|(STM32F4xx_GPIOE_AFRL_AFRL6<<24)|(STM32F4xx_GPIOE_AFRL_AFRL5<<20)|(STM32F4xx_GPIOE_AFRL_AFRL4<<16)|(STM32F4xx_GPIOE_AFRL_AFRL3<<12)|(STM32F4xx_GPIOE_AFRL_AFRL2<<8)|(STM32F4xx_GPIOE_AFRL_AFRL1<<4)|(STM32F4xx_GPIOE_AFRL_AFRL0<<0))
#define GPIOE_SET															GPIOE->BSRRL
#define GPIOE_CLR															GPIOE->BSRRH
#define GPIOE_BSRR															GPIOE->BSRR
#define GPIOE_OUT															GPIOE->ODR
#define GPIOE_IN															GPIOE->IDR

//REGISTER CONSTRUCTION FOR GPIOF
#define STM32F4xx_GPIOF_MODER									((STM32F4xx_GPIOF_MODER_MODER15<<30)|(STM32F4xx_GPIOF_MODER_MODER14<<28)|(STM32F4xx_GPIOF_MODER_MODER13<<26)|(STM32F4xx_GPIOF_MODER_MODER12<<24)|(STM32F4xx_GPIOF_MODER_MODER11<<22)|(STM32F4xx_GPIOF_MODER_MODER10<<20)|(STM32F4xx_GPIOF_MODER_MODER9<<18)|(STM32F4xx_GPIOF_MODER_MODER8<<16)|(STM32F4xx_GPIOF_MODER_MODER7<<14)|(STM32F4xx_GPIOF_MODER_MODER6<<12)|(STM32F4xx_GPIOF_MODER_MODER5<<10)|(STM32F4xx_GPIOF_MODER_MODER4<<8)|(STM32F4xx_GPIOF_MODER_MODER3<<6)|(STM32F4xx_GPIOF_MODER_MODER2<<4)|(STM32F4xx_GPIOF_MODER_MODER1<<2)|(STM32F4xx_GPIOF_MODER_MODER0<<0))
#define STM32F4xx_GPIOF_OTYPER								((STM32F4xx_GPIOF_OTYPER_OT15<<15)|(STM32F4xx_GPIOF_OTYPER_OT14<<14)|(STM32F4xx_GPIOF_OTYPER_OT13<<13)|(STM32F4xx_GPIOF_OTYPER_OT12<<12)|(STM32F4xx_GPIOF_OTYPER_OT11<<11)|(STM32F4xx_GPIOF_OTYPER_OT10<<10)|(STM32F4xx_GPIOF_OTYPER_OT9<<9)|(STM32F4xx_GPIOF_OTYPER_OT8<<8)|(STM32F4xx_GPIOF_OTYPER_OT7<<7)|(STM32F4xx_GPIOF_OTYPER_OT6<<6)|(STM32F4xx_GPIOF_OTYPER_OT5<<5)|(STM32F4xx_GPIOF_OTYPER_OT4<<4)|(STM32F4xx_GPIOF_OTYPER_OT3<<3)|(STM32F4xx_GPIOF_OTYPER_OT2<<2)|(STM32F4xx_GPIOF_OTYPER_OT1<<1)|(STM32F4xx_GPIOF_OTYPER_OT0<<0))
#define STM32F4xx_GPIOF_OSPEEDR								((STM32F4xx_GPIOF_OSPEEDR_OSPEEDR15<<30)|(STM32F4xx_GPIOF_OSPEEDR_OSPEEDR14<<28)|(STM32F4xx_GPIOF_OSPEEDR_OSPEEDR13<<26)|(STM32F4xx_GPIOF_OSPEEDR_OSPEEDR12<<24)|(STM32F4xx_GPIOF_OSPEEDR_OSPEEDR11<<22)|(STM32F4xx_GPIOF_OSPEEDR_OSPEEDR10<<20)|(STM32F4xx_GPIOF_OSPEEDR_OSPEEDR9<<18)|(STM32F4xx_GPIOF_OSPEEDR_OSPEEDR8<<16)|(STM32F4xx_GPIOF_OSPEEDR_OSPEEDR7<<14)|(STM32F4xx_GPIOF_OSPEEDR_OSPEEDR6<<12)|(STM32F4xx_GPIOF_OSPEEDR_OSPEEDR5<<10)|(STM32F4xx_GPIOF_OSPEEDR_OSPEEDR4<<8)|(STM32F4xx_GPIOF_OSPEEDR_OSPEEDR3<<6)|(STM32F4xx_GPIOF_OSPEEDR_OSPEEDR2<<4)|(STM32F4xx_GPIOF_OSPEEDR_OSPEEDR1<<2)|(STM32F4xx_GPIOF_OSPEEDR_OSPEEDR0<<0))
#define STM32F4xx_GPIOF_PUPDR									((STM32F4xx_GPIOF_PUPDR_PUPDR15<<30)|(STM32F4xx_GPIOF_PUPDR_PUPDR14<<28)|(STM32F4xx_GPIOF_PUPDR_PUPDR13<<26)|(STM32F4xx_GPIOF_PUPDR_PUPDR12<<24)|(STM32F4xx_GPIOF_PUPDR_PUPDR11<<22)|(STM32F4xx_GPIOF_PUPDR_PUPDR10<<20)|(STM32F4xx_GPIOF_PUPDR_PUPDR9<<18)|(STM32F4xx_GPIOF_PUPDR_PUPDR8<<16)|(STM32F4xx_GPIOF_PUPDR_PUPDR7<<14)|(STM32F4xx_GPIOF_PUPDR_PUPDR6<<12)|(STM32F4xx_GPIOF_PUPDR_PUPDR5<<10)|(STM32F4xx_GPIOF_PUPDR_PUPDR4<<8)|(STM32F4xx_GPIOF_PUPDR_PUPDR3<<6)|(STM32F4xx_GPIOF_PUPDR_PUPDR2<<4)|(STM32F4xx_GPIOF_PUPDR_PUPDR1<<2)|(STM32F4xx_GPIOF_PUPDR_PUPDR0<<0))
#define STM32F4xx_GPIOF_LCKR									((STM32F4xx_GPIOF_LCKR_LCKK<<16)|(STM32F4xx_GPIOF_LCKR_LCK15<<15)|(STM32F4xx_GPIOF_LCKR_LCK14<<14)|(STM32F4xx_GPIOF_LCKR_LCK13<<13)|(STM32F4xx_GPIOF_LCKR_LCK12<<12)|(STM32F4xx_GPIOF_LCKR_LCK11<<11)|(STM32F4xx_GPIOF_LCKR_LCK10<<10)|(STM32F4xx_GPIOF_LCKR_LCK9<<9)|(STM32F4xx_GPIOF_LCKR_LCK8<<8)|(STM32F4xx_GPIOF_LCKR_LCK7<<7)|(STM32F4xx_GPIOF_LCKR_LCK6<<6)|(STM32F4xx_GPIOF_LCKR_LCK5<<5)|(STM32F4xx_GPIOF_LCKR_LCK4<<4)|(STM32F4xx_GPIOF_LCKR_LCK3<<3)|(STM32F4xx_GPIOF_LCKR_LCK2<<2)|(STM32F4xx_GPIOF_LCKR_LCK1<<1)|(STM32F4xx_GPIOF_LCKR_LCK0<<0))
#define STM32F4xx_GPIOF_AFRH									((STM32F4xx_GPIOF_AFRH_AFRH15<<28)|(STM32F4xx_GPIOF_AFRH_AFRH14<<24)|(STM32F4xx_GPIOF_AFRH_AFRH13<<20)|(STM32F4xx_GPIOF_AFRH_AFRH12<<16)|(STM32F4xx_GPIOF_AFRH_AFRH11<<12)|(STM32F4xx_GPIOF_AFRH_AFRH10<<8)|(STM32F4xx_GPIOF_AFRH_AFRH9<<4)|(STM32F4xx_GPIOF_AFRH_AFRH8<<0))
#define STM32F4xx_GPIOF_AFRL									((STM32F4xx_GPIOF_AFRL_AFRL7<<28)|(STM32F4xx_GPIOF_AFRL_AFRL6<<24)|(STM32F4xx_GPIOF_AFRL_AFRL5<<20)|(STM32F4xx_GPIOF_AFRL_AFRL4<<16)|(STM32F4xx_GPIOF_AFRL_AFRL3<<12)|(STM32F4xx_GPIOF_AFRL_AFRL2<<8)|(STM32F4xx_GPIOF_AFRL_AFRL1<<4)|(STM32F4xx_GPIOF_AFRL_AFRL0<<0))
#define GPIOF_SET															GPIOF->BSRRL
#define GPIOF_CLR															GPIOF->BSRRH
#define	GPIOF_BSRR															GPIOF->BSRR
#define GPIOF_OUT															GPIOF->ODR
#define GPIOF_IN															GPIOF->IDR

//REGISTER CONSTRUCTION FOR GPIOG
#define STM32F4xx_GPIOG_MODER									((STM32F4xx_GPIOG_MODER_MODER15<<30)|(STM32F4xx_GPIOG_MODER_MODER14<<28)|(STM32F4xx_GPIOG_MODER_MODER13<<26)|(STM32F4xx_GPIOG_MODER_MODER12<<24)|(STM32F4xx_GPIOG_MODER_MODER11<<22)|(STM32F4xx_GPIOG_MODER_MODER10<<20)|(STM32F4xx_GPIOG_MODER_MODER9<<18)|(STM32F4xx_GPIOG_MODER_MODER8<<16)|(STM32F4xx_GPIOG_MODER_MODER7<<14)|(STM32F4xx_GPIOG_MODER_MODER6<<12)|(STM32F4xx_GPIOG_MODER_MODER5<<10)|(STM32F4xx_GPIOG_MODER_MODER4<<8)|(STM32F4xx_GPIOG_MODER_MODER3<<6)|(STM32F4xx_GPIOG_MODER_MODER2<<4)|(STM32F4xx_GPIOG_MODER_MODER1<<2)|(STM32F4xx_GPIOG_MODER_MODER0<<0))
#define STM32F4xx_GPIOG_OTYPER								((STM32F4xx_GPIOG_OTYPER_OT15<<15)|(STM32F4xx_GPIOG_OTYPER_OT14<<14)|(STM32F4xx_GPIOG_OTYPER_OT13<<13)|(STM32F4xx_GPIOG_OTYPER_OT12<<12)|(STM32F4xx_GPIOG_OTYPER_OT11<<11)|(STM32F4xx_GPIOG_OTYPER_OT10<<10)|(STM32F4xx_GPIOG_OTYPER_OT9<<9)|(STM32F4xx_GPIOG_OTYPER_OT8<<8)|(STM32F4xx_GPIOG_OTYPER_OT7<<7)|(STM32F4xx_GPIOG_OTYPER_OT6<<6)|(STM32F4xx_GPIOG_OTYPER_OT5<<5)|(STM32F4xx_GPIOG_OTYPER_OT4<<4)|(STM32F4xx_GPIOG_OTYPER_OT3<<3)|(STM32F4xx_GPIOG_OTYPER_OT2<<2)|(STM32F4xx_GPIOG_OTYPER_OT1<<1)|(STM32F4xx_GPIOG_OTYPER_OT0<<0))
#define STM32F4xx_GPIOG_OSPEEDR								((STM32F4xx_GPIOG_OSPEEDR_OSPEEDR15<<30)|(STM32F4xx_GPIOG_OSPEEDR_OSPEEDR14<<28)|(STM32F4xx_GPIOG_OSPEEDR_OSPEEDR13<<26)|(STM32F4xx_GPIOG_OSPEEDR_OSPEEDR12<<24)|(STM32F4xx_GPIOG_OSPEEDR_OSPEEDR11<<22)|(STM32F4xx_GPIOG_OSPEEDR_OSPEEDR10<<20)|(STM32F4xx_GPIOG_OSPEEDR_OSPEEDR9<<18)|(STM32F4xx_GPIOG_OSPEEDR_OSPEEDR8<<16)|(STM32F4xx_GPIOG_OSPEEDR_OSPEEDR7<<14)|(STM32F4xx_GPIOG_OSPEEDR_OSPEEDR6<<12)|(STM32F4xx_GPIOG_OSPEEDR_OSPEEDR5<<10)|(STM32F4xx_GPIOG_OSPEEDR_OSPEEDR4<<8)|(STM32F4xx_GPIOG_OSPEEDR_OSPEEDR3<<6)|(STM32F4xx_GPIOG_OSPEEDR_OSPEEDR2<<4)|(STM32F4xx_GPIOG_OSPEEDR_OSPEEDR1<<2)|(STM32F4xx_GPIOG_OSPEEDR_OSPEEDR0<<0))
#define STM32F4xx_GPIOG_PUPDR									((STM32F4xx_GPIOG_PUPDR_PUPDR15<<30)|(STM32F4xx_GPIOG_PUPDR_PUPDR14<<28)|(STM32F4xx_GPIOG_PUPDR_PUPDR13<<26)|(STM32F4xx_GPIOG_PUPDR_PUPDR12<<24)|(STM32F4xx_GPIOG_PUPDR_PUPDR11<<22)|(STM32F4xx_GPIOG_PUPDR_PUPDR10<<20)|(STM32F4xx_GPIOG_PUPDR_PUPDR9<<18)|(STM32F4xx_GPIOG_PUPDR_PUPDR8<<16)|(STM32F4xx_GPIOG_PUPDR_PUPDR7<<14)|(STM32F4xx_GPIOG_PUPDR_PUPDR6<<12)|(STM32F4xx_GPIOG_PUPDR_PUPDR5<<10)|(STM32F4xx_GPIOG_PUPDR_PUPDR4<<8)|(STM32F4xx_GPIOG_PUPDR_PUPDR3<<6)|(STM32F4xx_GPIOG_PUPDR_PUPDR2<<4)|(STM32F4xx_GPIOG_PUPDR_PUPDR1<<2)|(STM32F4xx_GPIOG_PUPDR_PUPDR0<<0))
#define STM32F4xx_GPIOG_LCKR									((STM32F4xx_GPIOG_LCKR_LCKK<<16)|(STM32F4xx_GPIOG_LCKR_LCK15<<15)|(STM32F4xx_GPIOG_LCKR_LCK14<<14)|(STM32F4xx_GPIOG_LCKR_LCK13<<13)|(STM32F4xx_GPIOG_LCKR_LCK12<<12)|(STM32F4xx_GPIOG_LCKR_LCK11<<11)|(STM32F4xx_GPIOG_LCKR_LCK10<<10)|(STM32F4xx_GPIOG_LCKR_LCK9<<9)|(STM32F4xx_GPIOG_LCKR_LCK8<<8)|(STM32F4xx_GPIOG_LCKR_LCK7<<7)|(STM32F4xx_GPIOG_LCKR_LCK6<<6)|(STM32F4xx_GPIOG_LCKR_LCK5<<5)|(STM32F4xx_GPIOG_LCKR_LCK4<<4)|(STM32F4xx_GPIOG_LCKR_LCK3<<3)|(STM32F4xx_GPIOG_LCKR_LCK2<<2)|(STM32F4xx_GPIOG_LCKR_LCK1<<1)|(STM32F4xx_GPIOG_LCKR_LCK0<<0))
#define STM32F4xx_GPIOG_AFRH									((STM32F4xx_GPIOG_AFRH_AFRH15<<28)|(STM32F4xx_GPIOG_AFRH_AFRH14<<24)|(STM32F4xx_GPIOG_AFRH_AFRH13<<20)|(STM32F4xx_GPIOG_AFRH_AFRH12<<16)|(STM32F4xx_GPIOG_AFRH_AFRH11<<12)|(STM32F4xx_GPIOG_AFRH_AFRH10<<8)|(STM32F4xx_GPIOG_AFRH_AFRH9<<4)|(STM32F4xx_GPIOG_AFRH_AFRH8<<0))
#define STM32F4xx_GPIOG_AFRL									((STM32F4xx_GPIOG_AFRL_AFRL7<<28)|(STM32F4xx_GPIOG_AFRL_AFRL6<<24)|(STM32F4xx_GPIOG_AFRL_AFRL5<<20)|(STM32F4xx_GPIOG_AFRL_AFRL4<<16)|(STM32F4xx_GPIOG_AFRL_AFRL3<<12)|(STM32F4xx_GPIOG_AFRL_AFRL2<<8)|(STM32F4xx_GPIOG_AFRL_AFRL1<<4)|(STM32F4xx_GPIOG_AFRL_AFRL0<<0))
#define GPIOG_SET															GPIOG->BSRRL
#define GPIOG_CLR															GPIOG->BSRRH
#define GPIOG_BSRR															GPIOG->BSRR
#define GPIOG_OUT															GPIOG->ODR
#define GPIOG_IN															GPIOG->IDR

//REGISTER CONSTRUCTION FOR GPIOH
#define STM32F4xx_GPIOH_MODER									((STM32F4xx_GPIOH_MODER_MODER15<<30)|(STM32F4xx_GPIOH_MODER_MODER14<<28)|(STM32F4xx_GPIOH_MODER_MODER13<<26)|(STM32F4xx_GPIOH_MODER_MODER12<<24)|(STM32F4xx_GPIOH_MODER_MODER11<<22)|(STM32F4xx_GPIOH_MODER_MODER10<<20)|(STM32F4xx_GPIOH_MODER_MODER9<<18)|(STM32F4xx_GPIOH_MODER_MODER8<<16)|(STM32F4xx_GPIOH_MODER_MODER7<<14)|(STM32F4xx_GPIOH_MODER_MODER6<<12)|(STM32F4xx_GPIOH_MODER_MODER5<<10)|(STM32F4xx_GPIOH_MODER_MODER4<<8)|(STM32F4xx_GPIOH_MODER_MODER3<<6)|(STM32F4xx_GPIOH_MODER_MODER2<<4)|(STM32F4xx_GPIOH_MODER_MODER1<<2)|(STM32F4xx_GPIOH_MODER_MODER0<<0))
#define STM32F4xx_GPIOH_OTYPER								((STM32F4xx_GPIOH_OTYPER_OT15<<15)|(STM32F4xx_GPIOH_OTYPER_OT14<<14)|(STM32F4xx_GPIOH_OTYPER_OT13<<13)|(STM32F4xx_GPIOH_OTYPER_OT12<<12)|(STM32F4xx_GPIOH_OTYPER_OT11<<11)|(STM32F4xx_GPIOH_OTYPER_OT10<<10)|(STM32F4xx_GPIOH_OTYPER_OT9<<9)|(STM32F4xx_GPIOH_OTYPER_OT8<<8)|(STM32F4xx_GPIOH_OTYPER_OT7<<7)|(STM32F4xx_GPIOH_OTYPER_OT6<<6)|(STM32F4xx_GPIOH_OTYPER_OT5<<5)|(STM32F4xx_GPIOH_OTYPER_OT4<<4)|(STM32F4xx_GPIOH_OTYPER_OT3<<3)|(STM32F4xx_GPIOH_OTYPER_OT2<<2)|(STM32F4xx_GPIOH_OTYPER_OT1<<1)|(STM32F4xx_GPIOH_OTYPER_OT0<<0))
#define STM32F4xx_GPIOH_OSPEEDR								((STM32F4xx_GPIOH_OSPEEDR_OSPEEDR15<<30)|(STM32F4xx_GPIOH_OSPEEDR_OSPEEDR14<<28)|(STM32F4xx_GPIOH_OSPEEDR_OSPEEDR13<<26)|(STM32F4xx_GPIOH_OSPEEDR_OSPEEDR12<<24)|(STM32F4xx_GPIOH_OSPEEDR_OSPEEDR11<<22)|(STM32F4xx_GPIOH_OSPEEDR_OSPEEDR10<<20)|(STM32F4xx_GPIOH_OSPEEDR_OSPEEDR9<<18)|(STM32F4xx_GPIOH_OSPEEDR_OSPEEDR8<<16)|(STM32F4xx_GPIOH_OSPEEDR_OSPEEDR7<<14)|(STM32F4xx_GPIOH_OSPEEDR_OSPEEDR6<<12)|(STM32F4xx_GPIOH_OSPEEDR_OSPEEDR5<<10)|(STM32F4xx_GPIOH_OSPEEDR_OSPEEDR4<<8)|(STM32F4xx_GPIOH_OSPEEDR_OSPEEDR3<<6)|(STM32F4xx_GPIOH_OSPEEDR_OSPEEDR2<<4)|(STM32F4xx_GPIOH_OSPEEDR_OSPEEDR1<<2)|(STM32F4xx_GPIOH_OSPEEDR_OSPEEDR0<<0))
#define STM32F4xx_GPIOH_PUPDR									((STM32F4xx_GPIOH_PUPDR_PUPDR15<<30)|(STM32F4xx_GPIOH_PUPDR_PUPDR14<<28)|(STM32F4xx_GPIOH_PUPDR_PUPDR13<<26)|(STM32F4xx_GPIOH_PUPDR_PUPDR12<<24)|(STM32F4xx_GPIOH_PUPDR_PUPDR11<<22)|(STM32F4xx_GPIOH_PUPDR_PUPDR10<<20)|(STM32F4xx_GPIOH_PUPDR_PUPDR9<<18)|(STM32F4xx_GPIOH_PUPDR_PUPDR8<<16)|(STM32F4xx_GPIOH_PUPDR_PUPDR7<<14)|(STM32F4xx_GPIOH_PUPDR_PUPDR6<<12)|(STM32F4xx_GPIOH_PUPDR_PUPDR5<<10)|(STM32F4xx_GPIOH_PUPDR_PUPDR4<<8)|(STM32F4xx_GPIOH_PUPDR_PUPDR3<<6)|(STM32F4xx_GPIOH_PUPDR_PUPDR2<<4)|(STM32F4xx_GPIOH_PUPDR_PUPDR1<<2)|(STM32F4xx_GPIOH_PUPDR_PUPDR0<<0))
#define STM32F4xx_GPIOH_LCKR									((STM32F4xx_GPIOH_LCKR_LCKK<<16)|(STM32F4xx_GPIOH_LCKR_LCK15<<15)|(STM32F4xx_GPIOH_LCKR_LCK14<<14)|(STM32F4xx_GPIOH_LCKR_LCK13<<13)|(STM32F4xx_GPIOH_LCKR_LCK12<<12)|(STM32F4xx_GPIOH_LCKR_LCK11<<11)|(STM32F4xx_GPIOH_LCKR_LCK10<<10)|(STM32F4xx_GPIOH_LCKR_LCK9<<9)|(STM32F4xx_GPIOH_LCKR_LCK8<<8)|(STM32F4xx_GPIOH_LCKR_LCK7<<7)|(STM32F4xx_GPIOH_LCKR_LCK6<<6)|(STM32F4xx_GPIOH_LCKR_LCK5<<5)|(STM32F4xx_GPIOH_LCKR_LCK4<<4)|(STM32F4xx_GPIOH_LCKR_LCK3<<3)|(STM32F4xx_GPIOH_LCKR_LCK2<<2)|(STM32F4xx_GPIOH_LCKR_LCK1<<1)|(STM32F4xx_GPIOH_LCKR_LCK0<<0))
#define STM32F4xx_GPIOH_AFRH									((STM32F4xx_GPIOH_AFRH_AFRH15<<28)|(STM32F4xx_GPIOH_AFRH_AFRH14<<24)|(STM32F4xx_GPIOH_AFRH_AFRH13<<20)|(STM32F4xx_GPIOH_AFRH_AFRH12<<16)|(STM32F4xx_GPIOH_AFRH_AFRH11<<12)|(STM32F4xx_GPIOH_AFRH_AFRH10<<8)|(STM32F4xx_GPIOH_AFRH_AFRH9<<4)|(STM32F4xx_GPIOH_AFRH_AFRH8<<0))
#define STM32F4xx_GPIOH_AFRL									((STM32F4xx_GPIOH_AFRL_AFRL7<<28)|(STM32F4xx_GPIOH_AFRL_AFRL6<<24)|(STM32F4xx_GPIOH_AFRL_AFRL5<<20)|(STM32F4xx_GPIOH_AFRL_AFRL4<<16)|(STM32F4xx_GPIOH_AFRL_AFRL3<<12)|(STM32F4xx_GPIOH_AFRL_AFRL2<<8)|(STM32F4xx_GPIOH_AFRL_AFRL1<<4)|(STM32F4xx_GPIOH_AFRL_AFRL0<<0))
#define GPIOH_SET															GPIOH->BSRRL
#define GPIOH_CLR															GPIOH->BSRRH
#define	GPIOH_BSRR															GPIOH->BSRR
#define GPIOH_OUT															GPIOH->ODR
#define GPIOH_IN															GPIOH->IDR

//REGISTER CONSTRUCTION FOR GPIOI
#define STM32F4xx_GPIOI_MODER									((STM32F4xx_GPIOI_MODER_MODER15<<30)|(STM32F4xx_GPIOI_MODER_MODER14<<28)|(STM32F4xx_GPIOI_MODER_MODER13<<26)|(STM32F4xx_GPIOI_MODER_MODER12<<24)|(STM32F4xx_GPIOI_MODER_MODER11<<22)|(STM32F4xx_GPIOI_MODER_MODER10<<20)|(STM32F4xx_GPIOI_MODER_MODER9<<18)|(STM32F4xx_GPIOI_MODER_MODER8<<16)|(STM32F4xx_GPIOI_MODER_MODER7<<14)|(STM32F4xx_GPIOI_MODER_MODER6<<12)|(STM32F4xx_GPIOI_MODER_MODER5<<10)|(STM32F4xx_GPIOI_MODER_MODER4<<8)|(STM32F4xx_GPIOI_MODER_MODER3<<6)|(STM32F4xx_GPIOI_MODER_MODER2<<4)|(STM32F4xx_GPIOI_MODER_MODER1<<2)|(STM32F4xx_GPIOI_MODER_MODER0<<0))
#define STM32F4xx_GPIOI_OTYPER								((STM32F4xx_GPIOI_OTYPER_OT15<<15)|(STM32F4xx_GPIOI_OTYPER_OT14<<14)|(STM32F4xx_GPIOI_OTYPER_OT13<<13)|(STM32F4xx_GPIOI_OTYPER_OT12<<12)|(STM32F4xx_GPIOI_OTYPER_OT11<<11)|(STM32F4xx_GPIOI_OTYPER_OT10<<10)|(STM32F4xx_GPIOI_OTYPER_OT9<<9)|(STM32F4xx_GPIOI_OTYPER_OT8<<8)|(STM32F4xx_GPIOI_OTYPER_OT7<<7)|(STM32F4xx_GPIOI_OTYPER_OT6<<6)|(STM32F4xx_GPIOI_OTYPER_OT5<<5)|(STM32F4xx_GPIOI_OTYPER_OT4<<4)|(STM32F4xx_GPIOI_OTYPER_OT3<<3)|(STM32F4xx_GPIOI_OTYPER_OT2<<2)|(STM32F4xx_GPIOI_OTYPER_OT1<<1)|(STM32F4xx_GPIOI_OTYPER_OT0<<0))
#define STM32F4xx_GPIOI_OSPEEDR								((STM32F4xx_GPIOI_OSPEEDR_OSPEEDR15<<30)|(STM32F4xx_GPIOI_OSPEEDR_OSPEEDR14<<28)|(STM32F4xx_GPIOI_OSPEEDR_OSPEEDR13<<26)|(STM32F4xx_GPIOI_OSPEEDR_OSPEEDR12<<24)|(STM32F4xx_GPIOI_OSPEEDR_OSPEEDR11<<22)|(STM32F4xx_GPIOI_OSPEEDR_OSPEEDR10<<20)|(STM32F4xx_GPIOI_OSPEEDR_OSPEEDR9<<18)|(STM32F4xx_GPIOI_OSPEEDR_OSPEEDR8<<16)|(STM32F4xx_GPIOI_OSPEEDR_OSPEEDR7<<14)|(STM32F4xx_GPIOI_OSPEEDR_OSPEEDR6<<12)|(STM32F4xx_GPIOI_OSPEEDR_OSPEEDR5<<10)|(STM32F4xx_GPIOI_OSPEEDR_OSPEEDR4<<8)|(STM32F4xx_GPIOI_OSPEEDR_OSPEEDR3<<6)|(STM32F4xx_GPIOI_OSPEEDR_OSPEEDR2<<4)|(STM32F4xx_GPIOI_OSPEEDR_OSPEEDR1<<2)|(STM32F4xx_GPIOI_OSPEEDR_OSPEEDR0<<0))
#define STM32F4xx_GPIOI_PUPDR									((STM32F4xx_GPIOI_PUPDR_PUPDR15<<30)|(STM32F4xx_GPIOI_PUPDR_PUPDR14<<28)|(STM32F4xx_GPIOI_PUPDR_PUPDR13<<26)|(STM32F4xx_GPIOI_PUPDR_PUPDR12<<24)|(STM32F4xx_GPIOI_PUPDR_PUPDR11<<22)|(STM32F4xx_GPIOI_PUPDR_PUPDR10<<20)|(STM32F4xx_GPIOI_PUPDR_PUPDR9<<18)|(STM32F4xx_GPIOI_PUPDR_PUPDR8<<16)|(STM32F4xx_GPIOI_PUPDR_PUPDR7<<14)|(STM32F4xx_GPIOI_PUPDR_PUPDR6<<12)|(STM32F4xx_GPIOI_PUPDR_PUPDR5<<10)|(STM32F4xx_GPIOI_PUPDR_PUPDR4<<8)|(STM32F4xx_GPIOI_PUPDR_PUPDR3<<6)|(STM32F4xx_GPIOI_PUPDR_PUPDR2<<4)|(STM32F4xx_GPIOI_PUPDR_PUPDR1<<2)|(STM32F4xx_GPIOI_PUPDR_PUPDR0<<0))
#define STM32F4xx_GPIOI_LCKR									((STM32F4xx_GPIOI_LCKR_LCKK<<16)|(STM32F4xx_GPIOI_LCKR_LCK15<<15)|(STM32F4xx_GPIOI_LCKR_LCK14<<14)|(STM32F4xx_GPIOI_LCKR_LCK13<<13)|(STM32F4xx_GPIOI_LCKR_LCK12<<12)|(STM32F4xx_GPIOI_LCKR_LCK11<<11)|(STM32F4xx_GPIOI_LCKR_LCK10<<10)|(STM32F4xx_GPIOI_LCKR_LCK9<<9)|(STM32F4xx_GPIOI_LCKR_LCK8<<8)|(STM32F4xx_GPIOI_LCKR_LCK7<<7)|(STM32F4xx_GPIOI_LCKR_LCK6<<6)|(STM32F4xx_GPIOI_LCKR_LCK5<<5)|(STM32F4xx_GPIOI_LCKR_LCK4<<4)|(STM32F4xx_GPIOI_LCKR_LCK3<<3)|(STM32F4xx_GPIOI_LCKR_LCK2<<2)|(STM32F4xx_GPIOI_LCKR_LCK1<<1)|(STM32F4xx_GPIOI_LCKR_LCK0<<0))
#define STM32F4xx_GPIOI_AFRH									((STM32F4xx_GPIOI_AFRH_AFRH15<<28)|(STM32F4xx_GPIOI_AFRH_AFRH14<<24)|(STM32F4xx_GPIOI_AFRH_AFRH13<<20)|(STM32F4xx_GPIOI_AFRH_AFRH12<<16)|(STM32F4xx_GPIOI_AFRH_AFRH11<<12)|(STM32F4xx_GPIOI_AFRH_AFRH10<<8)|(STM32F4xx_GPIOI_AFRH_AFRH9<<4)|(STM32F4xx_GPIOI_AFRH_AFRH8<<0))
#define STM32F4xx_GPIOI_AFRL									((STM32F4xx_GPIOI_AFRL_AFRL7<<28)|(STM32F4xx_GPIOI_AFRL_AFRL6<<24)|(STM32F4xx_GPIOI_AFRL_AFRL5<<20)|(STM32F4xx_GPIOI_AFRL_AFRL4<<16)|(STM32F4xx_GPIOI_AFRL_AFRL3<<12)|(STM32F4xx_GPIOI_AFRL_AFRL2<<8)|(STM32F4xx_GPIOI_AFRL_AFRL1<<4)|(STM32F4xx_GPIOI_AFRL_AFRL0<<0))
#define GPIOI_SET															GPIOI->BSRRL
#define GPIOI_CLR															GPIOI->BSRRH
#define GPIOI_BSRR															GPIOI->BSRR
#define GPIOI_OUT															GPIOI->ODR
#define GPIOI_IN															GPIOI->IDR


//====================================================================================
//====================================================================================
//CALL FUNCTIONS TO CONFIG AND ENABLE GPIO WITH SELECTED SETTINGS
//====================================================================================
//CONFIG FOR GPIOA
#define config_GPIOA()																{RCC->AHB1ENR|=0x01; GPIOA->MODER=STM32F4xx_GPIOA_MODER; GPIOA->OTYPER=STM32F4xx_GPIOA_OTYPER; GPIOA->OSPEEDR=STM32F4xx_GPIOA_OSPEEDR; GPIOA->PUPDR=STM32F4xx_GPIOA_PUPDR; GPIOA->LCKR=STM32F4xx_GPIOA_LCKR; GPIOA->AFR[0]=STM32F4xx_GPIOA_AFRL; GPIOA->AFR[1]=STM32F4xx_GPIOA_AFRH;}

//CONFIG FOR GPIOB
#define config_GPIOB()																{RCC->AHB1ENR|=0x02; GPIOB->MODER=STM32F4xx_GPIOB_MODER; GPIOB->OTYPER=STM32F4xx_GPIOB_OTYPER; GPIOB->OSPEEDR=STM32F4xx_GPIOB_OSPEEDR; GPIOB->PUPDR=STM32F4xx_GPIOB_PUPDR; GPIOB->LCKR=STM32F4xx_GPIOB_LCKR; GPIOB->AFR[0]=STM32F4xx_GPIOB_AFRL; GPIOB->AFR[1]=STM32F4xx_GPIOB_AFRH;}

//CONFIG FOR GPIOC
#define config_GPIOC()																{RCC->AHB1ENR|=0x04; GPIOC->MODER=STM32F4xx_GPIOC_MODER; GPIOC->OTYPER=STM32F4xx_GPIOC_OTYPER; GPIOC->OSPEEDR=STM32F4xx_GPIOC_OSPEEDR; GPIOC->PUPDR=STM32F4xx_GPIOC_PUPDR; GPIOC->LCKR=STM32F4xx_GPIOC_LCKR; GPIOC->AFR[0]=STM32F4xx_GPIOC_AFRL; GPIOC->AFR[1]=STM32F4xx_GPIOC_AFRH;}

//CONFIG FOR GPIOD
#define config_GPIOD()																{RCC->AHB1ENR|=0x08; GPIOD->MODER=STM32F4xx_GPIOD_MODER; GPIOD->OTYPER=STM32F4xx_GPIOD_OTYPER; GPIOD->OSPEEDR=STM32F4xx_GPIOD_OSPEEDR; GPIOD->PUPDR=STM32F4xx_GPIOD_PUPDR; GPIOD->LCKR=STM32F4xx_GPIOD_LCKR; GPIOD->AFR[0]=STM32F4xx_GPIOD_AFRL; GPIOD->AFR[1]=STM32F4xx_GPIOD_AFRH;}

//CONFIG FOR GPIOE
#define config_GPIOE()																{RCC->AHB1ENR|=0x10; GPIOE->MODER=STM32F4xx_GPIOE_MODER; GPIOE->OTYPER=STM32F4xx_GPIOE_OTYPER; GPIOE->OSPEEDR=STM32F4xx_GPIOE_OSPEEDR; GPIOE->PUPDR=STM32F4xx_GPIOE_PUPDR; GPIOE->LCKR=STM32F4xx_GPIOE_LCKR; GPIOE->AFR[0]=STM32F4xx_GPIOE_AFRL; GPIOE->AFR[1]=STM32F4xx_GPIOE_AFRH;}

//CONFIG FOR GPIOF
#define config_GPIOF()																{RCC->AHB1ENR|=0x20; GPIOF->MODER=STM32F4xx_GPIOF_MODER; GPIOF->OTYPER=STM32F4xx_GPIOF_OTYPER; GPIOF->OSPEEDR=STM32F4xx_GPIOF_OSPEEDR; GPIOF->PUPDR=STM32F4xx_GPIOF_PUPDR; GPIOF->LCKR=STM32F4xx_GPIOF_LCKR; GPIOF->AFR[0]=STM32F4xx_GPIOF_AFRL; GPIOF->AFR[1]=STM32F4xx_GPIOF_AFRH;}

//CONFIG FOR GPIOG
#define config_GPIOG()																{RCC->AHB1ENR|=0x40; GPIOG->MODER=STM32F4xx_GPIOG_MODER; GPIOG->OTYPER=STM32F4xx_GPIOG_OTYPER; GPIOG->OSPEEDR=STM32F4xx_GPIOG_OSPEEDR; GPIOG->PUPDR=STM32F4xx_GPIOG_PUPDR; GPIOG->LCKR=STM32F4xx_GPIOG_LCKR; GPIOG->AFR[0]=STM32F4xx_GPIOG_AFRL; GPIOG->AFR[1]=STM32F4xx_GPIOG_AFRH;}

//CONFIG FOR GPIOH
#define config_GPIOH()																{RCC->AHB1ENR|=0x80; GPIOH->MODER=STM32F4xx_GPIOH_MODER; GPIOH->OTYPER=STM32F4xx_GPIOH_OTYPER; GPIOH->OSPEEDR=STM32F4xx_GPIOH_OSPEEDR; GPIOH->PUPDR=STM32F4xx_GPIOH_PUPDR; GPIOH->LCKR=STM32F4xx_GPIOH_LCKR; GPIOH->AFR[0]=STM32F4xx_GPIOH_AFRL; GPIOH->AFR[1]=STM32F4xx_GPIOH_AFRH;}

//CONFIG FOR GPIOI
#define config_GPIOI()																{RCC->AHB1ENR|=0x100; GPIOI->MODER=STM32F4xx_GPIOI_MODER; GPIOI->OTYPER=STM32F4xx_GPIOI_OTYPER; GPIOI->OSPEEDR=STM32F4xx_GPIOI_OSPEEDR; GPIOI->PUPDR=STM32F4xx_GPIOI_PUPDR; GPIOI->LCKR=STM32F4xx_GPIOI_LCKR; GPIOI->AFR[0]=STM32F4xx_GPIOI_AFRL; GPIOI->AFR[1]=STM32F4xx_GPIOI_AFRH;}

	
	
#define GPIO_setmode(port, pin, mode)									{(port)->MODER&=~(3UL<<(2*(pin))); (port)->MODER|=((unsigned int)(mode)<<(2*(pin)));}
#define GPIO_setpin(port, pin)												{(port)->BSRR|=(1UL<<pin);}
#define GPIO_clrpin(port, pin)												{(port)->BSRR|=(1UL<<(pin+16));}
#define GPIO_togglepin(port, pin)											{(port)->ODR^=(1UL<<(pin));}
#define GPIO_readpin(port,pin)												((port)->IDR&(1UL<<(pin)))


//MODE SETTINGS P148
#define MODE_IP																				0u
#define MODE_OP																				1u
#define MODE_AF																				2u
#define MODE_AN																				3u
	
//TYPE SETTINGS P148
#define TYPE_PUSH_PULL																0u
#define TYPE_OPEN_DRAIN																1u
	
//SPEED SETTINGS P149
#define SPEED_2MHZ																		0u
#define SPEED_25MHZ																		1u
#define SPEED_50MHZ																		2u
#define SPEED_100MHZ																	3u
	
//PUPD SETTINGS P149
#define PUPD_NONE																			0u
#define PUPD_UP																				1u
#define PUPD_DOWN																			2u
#define PUPD_BOTH																			3u


	
//ALT-FUNCTION SETTINGS P141
#define AF_SYSTEM																			0u
#define AF_TIM1																				1u
#define AF_TIM2																				1u
#define AF_TIM3																				2u
#define AF_TIM4																				2u
#define AF_TIM5																				2u
#define AF_TIM8																				3u
#define AF_TIM9																				3u
#define AF_TIM10																			3u
#define AF_TIM11																			3u
#define AF_I2C1																				4u
#define AF_I2C2																				4u
#define AF_I2C3																				4u
#define AF_SPI1																				5u
#define AF_SPI2																				5u
#define AF_SPI3																				6u
#define AF_USART1																			7u
#define AF_USART2																			7u
#define AF_USART3																			7u
#define AF_USART4																			8u
#define AF_USART5																			8u
#define AF_USART6																			8u
#define AF_CAN1																				9u
#define AF_CAN2																				9u
#define AF_TIM12																			9u
#define AF_TIM14																			9u
#define AF_OTG_FS																			10u
#define AF_ITG_HS																			10u
#define AF_ETH																				11u
#define AF_FSMC																				12u
#define AF_SDIO																				12u
#define AF_OTG_HS																			12u
#define AF_DCMI																				13u
#define AF_EVENTOUT																		15u

//EOF
