{
    "id": "CWE-1421",
    "name": "Exposure of Sensitive Information in Shared Microarchitectural Structures during Transient Execution",
    "href": "CARL/quality-standards/CWE/items/CWE-1421",
    "url": "https://cwe.mitre.org/data/definitions/1421.html",
    "description": "A processor event may allow transient operations to access architecturally restricted data (for example, in another address space) in a shared microarchitectural structure (for example, a CPU cache), potentially exposing the data over a covert channel.",
    "isoPatterns": null,
    "count": 0,
    "qualityRules": null
}
