# SPDX-License-Identifier: GPL-2.0+
# Copyright 2022 NXP

if ARCH_S32G3

choice
	prompt "S32G3 board select"
	default TARGET_S32G399ARDB3

config TARGET_S32G399ARDB3
	bool "Support S32G399ARDB3 board"
	imply CMD_EEPROM
	imply I2C_EEPROM
	select NXP_S32GRDB_BOARD

config TARGET_S32G3XXAEVB
	bool "Support S32G3-EVB board"
	help
	  This board is based on S32G3 family of SoCs. It is equipped with
	  4 GB of RAM, 64MB of QSPI memory, PCIe slot, USB, serial port,
	  I2C and DSPI.
	imply DM_USB
	imply SAF1508BET_USB_PHY
	imply USB
	imply USB_EHCI_HCD
	imply USB_ULPI
	select NXP_S32GEVB_BOARD

config TARGET_S32G3XXAEVB3
	bool "Support S32G3-EVB3 board"
	help
	  This board is based on S32G3 family of SoCs. It is equipped with
	  4 GB of RAM, 64MB of QSPI memory, PCIe slot, USB, serial port,
	  I2C and DSPI.
	select NXP_S32GEVB3_BOARD

config TARGET_S32G399AEMU
	bool "Support S32G399A ZeBu"
	select TARGET_TYPE_S32GEN1_EMULATOR

config TARGET_S32G399AR3SBC2
	bool "MicroSys S32G399AR3SBC2 board"
	select MICROSYS_MPXS32G399AR3
	select MICROSYS_CRXS32GR2
	help
		S32G399AR3SBC Revision 2

config TARGET_S32G399AR3SBC3
	bool "MicroSys S32G399AR3SBC3 board"
	select MICROSYS_MPXS32G399AR3
	select MICROSYS_CRXS32GR3
	help
		S32G399AR3SBC Revision 3

endchoice

config FSL_PFENG
	default y if !TARGET_TYPE_S32GEN1_EMULATOR

config S32CC_HWCONFIG
	default "serdes0:mode=pcie,clock=ext;pcie0:mode=rc;serdes1:mode=xpcs0&xpcs1,clock=ext,fmhz=125;xpcs1_0:speed=2G5;xpcs1_1:speed=2G5" if (PCIE_S32GEN1 && FSL_PFENG)

source "board/nxp/s32-cc/s32g/Kconfig"
source "board/nxp/s32g399ardb3/Kconfig"
source "board/nxp/s32g3xxaevb/Kconfig"
source "board/nxp/s32g3xxaevb3/Kconfig"
source "board/nxp/s32g399aemu/Kconfig"
source "board/microsys/mpxs32g399ar3/Kconfig"
source "board/microsys/s32g399ar3sbc2/Kconfig"
source "board/microsys/s32g399ar3sbc3/Kconfig"

endif
