<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p5057" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_5057{left:492px;bottom:69px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t2_5057{left:803px;bottom:69px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t3_5057{left:802px;bottom:1141px;letter-spacing:-0.18px;}
#t4_5057{left:69px;bottom:1089px;letter-spacing:0.1px;}
#t5_5057{left:398px;bottom:1089px;}
#t6_5057{left:124px;bottom:1076px;letter-spacing:0.1px;}
#t7_5057{left:69px;bottom:1062px;letter-spacing:0.1px;}
#t8_5057{left:393px;bottom:1062px;}
#t9_5057{left:124px;bottom:1048px;letter-spacing:0.1px;}
#ta_5057{left:69px;bottom:1034px;letter-spacing:0.09px;}
#tb_5057{left:392px;bottom:1034px;}
#tc_5057{left:124px;bottom:1021px;letter-spacing:0.1px;}
#td_5057{left:69px;bottom:1007px;letter-spacing:0.09px;}
#te_5057{left:386px;bottom:1007px;}
#tf_5057{left:124px;bottom:993px;letter-spacing:0.1px;}
#tg_5057{left:69px;bottom:979px;letter-spacing:0.09px;}
#th_5057{left:87px;bottom:966px;letter-spacing:0.09px;}
#ti_5057{left:230px;bottom:966px;letter-spacing:0.09px;word-spacing:-0.09px;}
#tj_5057{left:87px;bottom:952px;letter-spacing:0.09px;}
#tk_5057{left:195px;bottom:952px;letter-spacing:0.09px;word-spacing:-0.09px;}
#tl_5057{left:87px;bottom:938px;letter-spacing:0.1px;}
#tm_5057{left:194px;bottom:938px;letter-spacing:0.1px;}
#tn_5057{left:87px;bottom:924px;letter-spacing:0.1px;}
#to_5057{left:205px;bottom:924px;letter-spacing:0.1px;}
#tp_5057{left:87px;bottom:911px;letter-spacing:0.1px;}
#tq_5057{left:184px;bottom:911px;letter-spacing:0.1px;}
#tr_5057{left:69px;bottom:897px;letter-spacing:0.11px;}
#ts_5057{left:87px;bottom:883px;letter-spacing:0.09px;}
#tt_5057{left:158px;bottom:883px;letter-spacing:0.1px;}
#tu_5057{left:87px;bottom:869px;letter-spacing:0.09px;}
#tv_5057{left:220px;bottom:869px;letter-spacing:0.09px;}
#tw_5057{left:69px;bottom:856px;letter-spacing:0.09px;}
#tx_5057{left:330px;bottom:856px;letter-spacing:0.07px;word-spacing:0.01px;}
#ty_5057{left:124px;bottom:842px;letter-spacing:0.1px;}
#tz_5057{left:69px;bottom:828px;letter-spacing:0.11px;word-spacing:-0.09px;}
#t10_5057{left:172px;bottom:828px;letter-spacing:0.09px;}
#t11_5057{left:69px;bottom:814px;letter-spacing:0.11px;word-spacing:-0.1px;}
#t12_5057{left:174px;bottom:814px;letter-spacing:0.09px;}
#t13_5057{left:69px;bottom:801px;letter-spacing:0.1px;}
#t14_5057{left:183px;bottom:801px;letter-spacing:0.09px;word-spacing:0.01px;}
#t15_5057{left:124px;bottom:787px;letter-spacing:0.1px;}
#t16_5057{left:87px;bottom:773px;letter-spacing:0.09px;}
#t17_5057{left:141px;bottom:773px;letter-spacing:0.1px;}
#t18_5057{left:69px;bottom:759px;letter-spacing:0.12px;}
#t19_5057{left:172px;bottom:759px;letter-spacing:0.1px;}
#t1a_5057{left:69px;bottom:746px;letter-spacing:0.12px;}
#t1b_5057{left:175px;bottom:746px;letter-spacing:0.1px;}
#t1c_5057{left:69px;bottom:732px;letter-spacing:0.13px;}
#t1d_5057{left:179px;bottom:732px;letter-spacing:0.1px;}
#t1e_5057{left:69px;bottom:718px;letter-spacing:0.1px;}
#t1f_5057{left:171px;bottom:718px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1g_5057{left:124px;bottom:704px;letter-spacing:0.1px;}
#t1h_5057{left:87px;bottom:691px;letter-spacing:0.09px;}
#t1i_5057{left:141px;bottom:691px;letter-spacing:0.1px;}
#t1j_5057{left:69px;bottom:677px;letter-spacing:0.1px;}
#t1k_5057{left:168px;bottom:677px;letter-spacing:0.09px;}
#t1l_5057{left:69px;bottom:663px;letter-spacing:0.11px;}
#t1m_5057{left:87px;bottom:649px;letter-spacing:0.09px;}
#t1n_5057{left:150px;bottom:649px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1o_5057{left:87px;bottom:636px;letter-spacing:0.1px;}
#t1p_5057{left:167px;bottom:636px;letter-spacing:0.1px;}
#t1q_5057{left:87px;bottom:622px;letter-spacing:0.1px;}
#t1r_5057{left:148px;bottom:622px;letter-spacing:0.1px;}
#t1s_5057{left:87px;bottom:608px;letter-spacing:0.09px;}
#t1t_5057{left:215px;bottom:608px;letter-spacing:0.1px;}
#t1u_5057{left:87px;bottom:594px;letter-spacing:0.09px;}
#t1v_5057{left:216px;bottom:594px;letter-spacing:0.1px;}
#t1w_5057{left:87px;bottom:581px;letter-spacing:0.09px;}
#t1x_5057{left:240px;bottom:581px;letter-spacing:0.1px;word-spacing:0.09px;}
#t1y_5057{left:87px;bottom:567px;letter-spacing:0.1px;}
#t1z_5057{left:191px;bottom:567px;letter-spacing:0.1px;word-spacing:0.09px;}
#t20_5057{left:69px;bottom:553px;letter-spacing:0.11px;}
#t21_5057{left:69px;bottom:539px;letter-spacing:0.11px;}
#t22_5057{left:87px;bottom:526px;letter-spacing:0.11px;word-spacing:-0.1px;}
#t23_5057{left:173px;bottom:526px;letter-spacing:0.09px;word-spacing:0.1px;}
#t24_5057{left:87px;bottom:512px;letter-spacing:0.1px;}
#t25_5057{left:228px;bottom:512px;letter-spacing:0.1px;word-spacing:0.01px;}
#t26_5057{left:69px;bottom:498px;letter-spacing:0.11px;}
#t27_5057{left:69px;bottom:461px;}
#t28_5057{left:69px;bottom:446px;letter-spacing:0.09px;word-spacing:-0.03px;}
#t29_5057{left:190px;bottom:446px;letter-spacing:0.1px;}
#t2a_5057{left:69px;bottom:432px;letter-spacing:0.1px;}
#t2b_5057{left:216px;bottom:432px;letter-spacing:0.1px;}
#t2c_5057{left:69px;bottom:419px;letter-spacing:0.1px;}
#t2d_5057{left:120px;bottom:419px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2e_5057{left:69px;bottom:405px;letter-spacing:0.1px;}
#t2f_5057{left:87px;bottom:391px;letter-spacing:0.09px;}
#t2g_5057{left:140px;bottom:391px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2h_5057{left:87px;bottom:377px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2i_5057{left:172px;bottom:377px;letter-spacing:0.1px;}
#t2j_5057{left:87px;bottom:364px;letter-spacing:0.09px;}
#t2k_5057{left:402px;bottom:364px;}
#t2l_5057{left:106px;bottom:350px;letter-spacing:0.1px;}
#t2m_5057{left:87px;bottom:336px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2n_5057{left:154px;bottom:336px;letter-spacing:0.1px;}
#t2o_5057{left:87px;bottom:322px;letter-spacing:0.12px;word-spacing:-0.12px;}
#t2p_5057{left:117px;bottom:322px;letter-spacing:0.1px;}
#t2q_5057{left:87px;bottom:309px;letter-spacing:0.1px;}
#t2r_5057{left:207px;bottom:309px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2s_5057{left:87px;bottom:295px;letter-spacing:0.09px;}
#t2t_5057{left:164px;bottom:295px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2u_5057{left:87px;bottom:281px;letter-spacing:0.1px;}
#t2v_5057{left:134px;bottom:281px;letter-spacing:0.1px;}
#t2w_5057{left:87px;bottom:267px;letter-spacing:0.1px;}
#t2x_5057{left:239px;bottom:267px;letter-spacing:0.1px;}
#t2y_5057{left:69px;bottom:254px;letter-spacing:0.11px;}
#t2z_5057{left:164px;bottom:254px;letter-spacing:0.1px;}
#t30_5057{left:87px;bottom:240px;letter-spacing:0.1px;}
#t31_5057{left:167px;bottom:240px;letter-spacing:0.1px;}
#t32_5057{left:87px;bottom:226px;letter-spacing:0.09px;}
#t33_5057{left:221px;bottom:226px;letter-spacing:0.08px;word-spacing:0.01px;}
#t34_5057{left:69px;bottom:212px;letter-spacing:0.09px;}
#t35_5057{left:137px;bottom:212px;letter-spacing:0.09px;word-spacing:0.05px;}
#t36_5057{left:87px;bottom:199px;letter-spacing:0.09px;}
#t37_5057{left:158px;bottom:199px;letter-spacing:0.09px;}
#t38_5057{left:87px;bottom:185px;letter-spacing:0.1px;word-spacing:0.01px;}
#t39_5057{left:154px;bottom:185px;letter-spacing:0.1px;}
#t3a_5057{left:87px;bottom:171px;letter-spacing:0.07px;}
#t3b_5057{left:139px;bottom:171px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t3c_5057{left:87px;bottom:157px;letter-spacing:0.09px;}
#t3d_5057{left:164px;bottom:157px;letter-spacing:0.1px;}
#t3e_5057{left:87px;bottom:144px;letter-spacing:0.09px;}
#t3f_5057{left:124px;bottom:144px;letter-spacing:0.1px;}
#t3g_5057{left:87px;bottom:130px;letter-spacing:0.09px;}
#t3h_5057{left:124px;bottom:130px;letter-spacing:0.1px;}
#t3i_5057{left:69px;bottom:116px;letter-spacing:0.1px;}
#t3j_5057{left:472px;bottom:1089px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3k_5057{left:490px;bottom:1076px;letter-spacing:0.09px;}
#t3l_5057{left:575px;bottom:1076px;letter-spacing:0.1px;word-spacing:0.1px;}
#t3m_5057{left:490px;bottom:1062px;letter-spacing:0.09px;}
#t3n_5057{left:702px;bottom:1062px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3o_5057{left:472px;bottom:1048px;letter-spacing:0.1px;}
#t3p_5057{left:490px;bottom:1034px;letter-spacing:0.09px;}
#t3q_5057{left:561px;bottom:1034px;letter-spacing:0.1px;}
#t3r_5057{left:490px;bottom:1021px;letter-spacing:0.09px;}
#t3s_5057{left:591px;bottom:1021px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3t_5057{left:490px;bottom:1007px;letter-spacing:0.09px;}
#t3u_5057{left:540px;bottom:1007px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3v_5057{left:490px;bottom:993px;letter-spacing:0.09px;}
#t3w_5057{left:675px;bottom:993px;letter-spacing:0.1px;word-spacing:0.09px;}
#t3x_5057{left:490px;bottom:979px;letter-spacing:0.1px;}
#t3y_5057{left:598px;bottom:979px;letter-spacing:0.1px;}
#t3z_5057{left:490px;bottom:966px;letter-spacing:0.1px;}
#t40_5057{left:508px;bottom:952px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t41_5057{left:652px;bottom:952px;letter-spacing:0.09px;word-spacing:0.01px;}
#t42_5057{left:490px;bottom:938px;letter-spacing:0.08px;word-spacing:0.01px;}
#t43_5057{left:586px;bottom:938px;letter-spacing:0.1px;word-spacing:0.09px;}
#t44_5057{left:472px;bottom:924px;letter-spacing:0.08px;}
#t45_5057{left:490px;bottom:911px;letter-spacing:0.09px;word-spacing:0.01px;}
#t46_5057{left:563px;bottom:911px;letter-spacing:0.1px;}
#t47_5057{left:490px;bottom:897px;letter-spacing:0.09px;}
#t48_5057{left:561px;bottom:897px;letter-spacing:0.1px;}
#t49_5057{left:490px;bottom:883px;letter-spacing:0.1px;}
#t4a_5057{left:583px;bottom:883px;letter-spacing:0.1px;}
#t4b_5057{left:490px;bottom:869px;letter-spacing:0.1px;}
#t4c_5057{left:609px;bottom:869px;letter-spacing:0.1px;}
#t4d_5057{left:490px;bottom:856px;letter-spacing:0.09px;}
#t4e_5057{left:541px;bottom:856px;letter-spacing:0.09px;word-spacing:0.1px;}
#t4f_5057{left:490px;bottom:842px;letter-spacing:0.1px;word-spacing:-0.04px;}
#t4g_5057{left:621px;bottom:842px;letter-spacing:0.1px;}
#t4h_5057{left:490px;bottom:828px;letter-spacing:0.09px;}
#t4i_5057{left:578px;bottom:828px;letter-spacing:0.1px;}
#t4j_5057{left:490px;bottom:814px;letter-spacing:0.09px;}
#t4k_5057{left:604px;bottom:814px;letter-spacing:0.1px;}
#t4l_5057{left:490px;bottom:801px;letter-spacing:0.09px;}
#t4m_5057{left:623px;bottom:801px;letter-spacing:0.1px;word-spacing:0.1px;}
#t4n_5057{left:490px;bottom:787px;letter-spacing:0.08px;}
#t4o_5057{left:523px;bottom:787px;letter-spacing:0.1px;}
#t4p_5057{left:490px;bottom:773px;letter-spacing:0.09px;}
#t4q_5057{left:598px;bottom:773px;letter-spacing:0.1px;}
#t4r_5057{left:490px;bottom:759px;letter-spacing:0.12px;}
#t4s_5057{left:558px;bottom:759px;letter-spacing:0.1px;}
#t4t_5057{left:490px;bottom:746px;letter-spacing:0.09px;}
#t4u_5057{left:708px;bottom:746px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4v_5057{left:490px;bottom:732px;letter-spacing:0.09px;}
#t4w_5057{left:709px;bottom:732px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4x_5057{left:490px;bottom:718px;letter-spacing:0.09px;}
#t4y_5057{left:567px;bottom:718px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4z_5057{left:490px;bottom:704px;letter-spacing:0.09px;}
#t50_5057{left:538px;bottom:704px;letter-spacing:0.1px;}
#t51_5057{left:490px;bottom:691px;letter-spacing:0.09px;}
#t52_5057{left:539px;bottom:691px;letter-spacing:0.1px;}
#t53_5057{left:490px;bottom:677px;letter-spacing:0.1px;}
#t54_5057{left:665px;bottom:677px;letter-spacing:0.1px;}
#t55_5057{left:472px;bottom:663px;letter-spacing:0.1px;word-spacing:0.01px;}
#t56_5057{left:547px;bottom:663px;letter-spacing:0.09px;word-spacing:0.01px;}
#t57_5057{left:472px;bottom:649px;letter-spacing:0.09px;}
#t58_5057{left:557px;bottom:649px;letter-spacing:0.09px;word-spacing:0.04px;}
#t59_5057{left:472px;bottom:636px;letter-spacing:0.09px;}
#t5a_5057{left:628px;bottom:636px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5b_5057{left:527px;bottom:622px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5c_5057{left:527px;bottom:608px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5d_5057{left:527px;bottom:594px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5e_5057{left:472px;bottom:581px;letter-spacing:0.1px;}
#t5f_5057{left:557px;bottom:581px;letter-spacing:0.09px;}
#t5g_5057{left:490px;bottom:567px;letter-spacing:0.1px;}
#t5h_5057{left:544px;bottom:567px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5i_5057{left:472px;bottom:553px;letter-spacing:0.1px;}
#t5j_5057{left:567px;bottom:553px;letter-spacing:0.1px;}
#t5k_5057{left:490px;bottom:539px;letter-spacing:0.1px;}
#t5l_5057{left:544px;bottom:539px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5m_5057{left:472px;bottom:526px;letter-spacing:0.1px;}
#t5n_5057{left:490px;bottom:512px;letter-spacing:0.11px;}
#t5o_5057{left:646px;bottom:512px;letter-spacing:0.1px;}
#t5p_5057{left:490px;bottom:498px;letter-spacing:0.1px;}
#t5q_5057{left:542px;bottom:498px;letter-spacing:0.1px;word-spacing:0.1px;}
#t5r_5057{left:490px;bottom:484px;letter-spacing:0.1px;}
#t5s_5057{left:644px;bottom:484px;letter-spacing:0.1px;}
#t5t_5057{left:490px;bottom:471px;letter-spacing:0.1px;}
#t5u_5057{left:656px;bottom:471px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5v_5057{left:490px;bottom:457px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5w_5057{left:599px;bottom:457px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5x_5057{left:490px;bottom:443px;letter-spacing:0.09px;}
#t5y_5057{left:527px;bottom:443px;letter-spacing:0.1px;}
#t5z_5057{left:490px;bottom:429px;letter-spacing:0.08px;}
#t60_5057{left:599px;bottom:429px;letter-spacing:0.1px;}
#t61_5057{left:490px;bottom:416px;letter-spacing:0.1px;}
#t62_5057{left:688px;bottom:416px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t63_5057{left:490px;bottom:402px;letter-spacing:0.11px;}
#t64_5057{left:582px;bottom:402px;letter-spacing:0.09px;word-spacing:0.01px;}
#t65_5057{left:490px;bottom:388px;letter-spacing:0.12px;word-spacing:-0.1px;}
#t66_5057{left:583px;bottom:388px;letter-spacing:0.1px;}
#t67_5057{left:490px;bottom:374px;letter-spacing:0.12px;word-spacing:-0.1px;}
#t68_5057{left:651px;bottom:374px;letter-spacing:0.1px;}
#t69_5057{left:490px;bottom:361px;letter-spacing:0.12px;}
#t6a_5057{left:633px;bottom:361px;letter-spacing:0.1px;}
#t6b_5057{left:490px;bottom:347px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6c_5057{left:642px;bottom:347px;letter-spacing:0.1px;}
#t6d_5057{left:490px;bottom:333px;letter-spacing:0.1px;}
#t6e_5057{left:603px;bottom:333px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t6f_5057{left:490px;bottom:319px;letter-spacing:0.1px;}
#t6g_5057{left:605px;bottom:319px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t6h_5057{left:490px;bottom:306px;letter-spacing:0.09px;}
#t6i_5057{left:564px;bottom:306px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6j_5057{left:490px;bottom:292px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6k_5057{left:552px;bottom:292px;letter-spacing:0.1px;}
#t6l_5057{left:490px;bottom:278px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t6m_5057{left:645px;bottom:278px;letter-spacing:0.1px;}
#t6n_5057{left:490px;bottom:264px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6o_5057{left:574px;bottom:264px;letter-spacing:0.1px;}
#t6p_5057{left:490px;bottom:251px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t6q_5057{left:627px;bottom:251px;letter-spacing:0.1px;}
#t6r_5057{left:490px;bottom:237px;letter-spacing:0.09px;}
#t6s_5057{left:681px;bottom:237px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6t_5057{left:490px;bottom:223px;letter-spacing:0.09px;}
#t6u_5057{left:551px;bottom:223px;letter-spacing:0.1px;}
#t6v_5057{left:490px;bottom:209px;letter-spacing:0.09px;}
#t6w_5057{left:586px;bottom:209px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6x_5057{left:490px;bottom:196px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t6y_5057{left:602px;bottom:196px;letter-spacing:0.1px;}
#t6z_5057{left:490px;bottom:182px;letter-spacing:0.09px;word-spacing:0.01px;}
#t70_5057{left:617px;bottom:182px;letter-spacing:0.09px;word-spacing:0.01px;}
#t71_5057{left:490px;bottom:168px;letter-spacing:0.09px;word-spacing:0.01px;}
#t72_5057{left:617px;bottom:168px;letter-spacing:0.09px;word-spacing:0.01px;}
#t73_5057{left:490px;bottom:154px;letter-spacing:0.09px;}
#t74_5057{left:624px;bottom:154px;letter-spacing:0.09px;word-spacing:0.01px;}
#t75_5057{left:472px;bottom:141px;letter-spacing:0.09px;}
#t76_5057{left:566px;bottom:141px;letter-spacing:0.09px;word-spacing:0.01px;}
#t77_5057{left:472px;bottom:127px;letter-spacing:0.09px;}
#t78_5057{left:585px;bottom:127px;letter-spacing:0.1px;word-spacing:0.01px;}
#t79_5057{left:472px;bottom:113px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t7a_5057{left:603px;bottom:113px;letter-spacing:0.1px;word-spacing:0.01px;}

.s1_5057{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_5057{font-size:14px;font-family:Verdana-Bold_b5u;color:#0860A8;}
.s3_5057{font-size:12px;font-family:Arial_b5v;color:#000;}
.s4_5057{font-size:15px;font-family:Verdana-Bold_b5u;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts5057" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg5057Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg5057" style="-webkit-user-select: none;"><object width="935" height="1210" data="5057/5057.svg" type="image/svg+xml" id="pdf5057" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_5057" class="t s1_5057">Combined Volumes 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D, and 4 </span><span id="t2_5057" class="t s1_5057">Index -33 </span>
<span id="t3_5057" class="t s2_5057">INDEX </span>
<span id="t4_5057" class="t s1_5057">SUBPD- Subtract Packed Double-Precision Floating-Point Values</span><span id="t5_5057" class="t s3_5057">, </span>
<span id="t6_5057" class="t s3_5057">Vol.2-4-675 </span>
<span id="t7_5057" class="t s1_5057">SUBPS- Subtract Packed Single-Precision Floating-Point Values</span><span id="t8_5057" class="t s3_5057">, </span>
<span id="t9_5057" class="t s3_5057">Vol.2-4-678 </span>
<span id="ta_5057" class="t s1_5057">SUBSD- Subtract Scalar Double-Precision Floating-Point Values</span><span id="tb_5057" class="t s3_5057">, </span>
<span id="tc_5057" class="t s3_5057">Vol.2-4-681 </span>
<span id="td_5057" class="t s1_5057">SUBSS- Subtract Scalar Single-Precision Floating-Point Values</span><span id="te_5057" class="t s3_5057">, </span>
<span id="tf_5057" class="t s3_5057">Vol.2-4-683 </span>
<span id="tg_5057" class="t s1_5057">Superscalar microarchitecture </span>
<span id="th_5057" class="t s1_5057">P6 family microarchitecture</span><span id="ti_5057" class="t s3_5057">, Vol.1-2-2 </span>
<span id="tj_5057" class="t s1_5057">P6 family processors</span><span id="tk_5057" class="t s3_5057">, Vol.1-2-7 </span>
<span id="tl_5057" class="t s1_5057">Pentium 4 processor</span><span id="tm_5057" class="t s3_5057">, Vol.1-2-9 </span>
<span id="tn_5057" class="t s1_5057">Pentium Pro processor</span><span id="to_5057" class="t s3_5057">, Vol.1-2-2 </span>
<span id="tp_5057" class="t s1_5057">Pentium processor</span><span id="tq_5057" class="t s3_5057">, Vol.1-2-2 </span>
<span id="tr_5057" class="t s1_5057">Supervisor mode </span>
<span id="ts_5057" class="t s1_5057">description of</span><span id="tt_5057" class="t s3_5057">, Vol.3-5-28 </span>
<span id="tu_5057" class="t s1_5057">U/S (user/supervisor) flag</span><span id="tv_5057" class="t s3_5057">, Vol.3-5-28 </span>
<span id="tw_5057" class="t s1_5057">SVR (spurious-interrupt vector register), local APIC</span><span id="tx_5057" class="t s3_5057">, Vol.3-11-8, </span>
<span id="ty_5057" class="t s3_5057">Vol.1-23-28 </span>
<span id="tz_5057" class="t s1_5057">SWAPGS instruction</span><span id="t10_5057" class="t s3_5057">, Vol.2-4-685, Vol.3-2-7 </span>
<span id="t11_5057" class="t s1_5057">SYSCALL instruction</span><span id="t12_5057" class="t s3_5057">, Vol.2-4-687, Vol.3-2-7, Vol.3-5-22 </span>
<span id="t13_5057" class="t s1_5057">SYSENTER instruction</span><span id="t14_5057" class="t s3_5057">, Vol.2-4-690, Vol.3-3-8, Vol.3-5-10, Vol.3-5-20, </span>
<span id="t15_5057" class="t s3_5057">Vol.3-5-21 </span>
<span id="t16_5057" class="t s1_5057">CPUID flag</span><span id="t17_5057" class="t s3_5057">, Vol.2-3-245 </span>
<span id="t18_5057" class="t s1_5057">SYSENTER_CS_MSR</span><span id="t19_5057" class="t s3_5057">, Vol.3-5-21 </span>
<span id="t1a_5057" class="t s1_5057">SYSENTER_EIP_MSR</span><span id="t1b_5057" class="t s3_5057">, Vol.3-5-21 </span>
<span id="t1c_5057" class="t s1_5057">SYSENTER_ESP_MSR</span><span id="t1d_5057" class="t s3_5057">, Vol.3-5-21 </span>
<span id="t1e_5057" class="t s1_5057">SYSEXIT instruction</span><span id="t1f_5057" class="t s3_5057">, Vol.2-4-693, Vol.3-3-8, Vol.3-5-10, Vol.3-5-20, </span>
<span id="t1g_5057" class="t s3_5057">Vol.3-5-21 </span>
<span id="t1h_5057" class="t s1_5057">CPUID flag</span><span id="t1i_5057" class="t s3_5057">, Vol.2-3-245 </span>
<span id="t1j_5057" class="t s1_5057">SYSRET instruction</span><span id="t1k_5057" class="t s3_5057">, Vol.2-4-696, Vol.3-2-7, Vol.3-5-22 </span>
<span id="t1l_5057" class="t s1_5057">System </span>
<span id="t1m_5057" class="t s1_5057">architecture</span><span id="t1n_5057" class="t s3_5057">, Vol.3-2-1, Vol.3-2-2 </span>
<span id="t1o_5057" class="t s1_5057">data structures</span><span id="t1p_5057" class="t s3_5057">, Vol.3-2-2 </span>
<span id="t1q_5057" class="t s1_5057">instructions</span><span id="t1r_5057" class="t s3_5057">, Vol.3-2-7, Vol.3-2-23 </span>
<span id="t1s_5057" class="t s1_5057">registers in IA-32e mode</span><span id="t1t_5057" class="t s3_5057">, Vol.3-2-7 </span>
<span id="t1u_5057" class="t s1_5057">registers, introduction to</span><span id="t1v_5057" class="t s3_5057">, Vol.3-2-6 </span>
<span id="t1w_5057" class="t s1_5057">segment descriptor, layout of</span><span id="t1x_5057" class="t s3_5057">, Vol.3-5-2 </span>
<span id="t1y_5057" class="t s1_5057">segments, paging of</span><span id="t1z_5057" class="t s3_5057">, Vol.3-2-6 </span>
<span id="t20_5057" class="t s1_5057">System management mode (see SMM) </span>
<span id="t21_5057" class="t s1_5057">System programming </span>
<span id="t22_5057" class="t s1_5057">MMX technology</span><span id="t23_5057" class="t s3_5057">, Vol.3-13-1 </span>
<span id="t24_5057" class="t s1_5057">SSE/SSE2/SSE3 extensions</span><span id="t25_5057" class="t s3_5057">, Vol.1-13-23 </span>
<span id="t26_5057" class="t s1_5057">System-management mode (see SMM) </span>
<span id="t27_5057" class="t s4_5057">T </span>
<span id="t28_5057" class="t s1_5057">T (debug trap) flag, TSS</span><span id="t29_5057" class="t s3_5057">, Vol.3-8-5 </span>
<span id="t2a_5057" class="t s1_5057">Tangent, x87 FPU operation</span><span id="t2b_5057" class="t s3_5057">, Vol.1-8-20, Vol.2-3-420 </span>
<span id="t2c_5057" class="t s1_5057">Task gate</span><span id="t2d_5057" class="t s3_5057">, Vol.1-6-18 </span>
<span id="t2e_5057" class="t s1_5057">Task gates </span>
<span id="t2f_5057" class="t s1_5057">descriptor</span><span id="t2g_5057" class="t s3_5057">, Vol.3-8-8 </span>
<span id="t2h_5057" class="t s1_5057">executing a task</span><span id="t2i_5057" class="t s3_5057">, Vol.3-8-2 </span>
<span id="t2j_5057" class="t s1_5057">handling a virtual-8086 mode interrupt or exception through</span><span id="t2k_5057" class="t s3_5057">, </span>
<span id="t2l_5057" class="t s3_5057">Vol.3-21-14 </span>
<span id="t2m_5057" class="t s1_5057">IA-32e mode</span><span id="t2n_5057" class="t s3_5057">, Vol.3-2-5 </span>
<span id="t2o_5057" class="t s1_5057">in IDT</span><span id="t2p_5057" class="t s3_5057">, Vol.3-6-10 </span>
<span id="t2q_5057" class="t s1_5057">introduction for IA-32e</span><span id="t2r_5057" class="t s3_5057">, Vol.3-2-4 </span>
<span id="t2s_5057" class="t s1_5057">introduction to</span><span id="t2t_5057" class="t s3_5057">, Vol.3-2-4, Vol.3-2-5 </span>
<span id="t2u_5057" class="t s1_5057">layout of</span><span id="t2v_5057" class="t s3_5057">, Vol.3-6-10 </span>
<span id="t2w_5057" class="t s1_5057">referencing of TSS descriptor</span><span id="t2x_5057" class="t s3_5057">, Vol.3-6-17 </span>
<span id="t2y_5057" class="t s1_5057">Task management</span><span id="t2z_5057" class="t s3_5057">, Vol.3-8-1 </span>
<span id="t30_5057" class="t s1_5057">data structures</span><span id="t31_5057" class="t s3_5057">, Vol.3-8-3 </span>
<span id="t32_5057" class="t s1_5057">mechanism, description of</span><span id="t33_5057" class="t s3_5057">, Vol.3-8-2 </span>
<span id="t34_5057" class="t s1_5057">Task register</span><span id="t35_5057" class="t s3_5057">, Vol.1-3-4, Vol.3-3-16 </span>
<span id="t36_5057" class="t s1_5057">description of</span><span id="t37_5057" class="t s3_5057">, Vol.3-2-13, Vol.3-8-1, Vol.3-8-7 </span>
<span id="t38_5057" class="t s1_5057">IA-32e mode</span><span id="t39_5057" class="t s3_5057">, Vol.3-2-13 </span>
<span id="t3a_5057" class="t s1_5057">initializing</span><span id="t3b_5057" class="t s3_5057">, Vol.3-10-11 </span>
<span id="t3c_5057" class="t s1_5057">introduction to</span><span id="t3d_5057" class="t s3_5057">, Vol.3-2-6 </span>
<span id="t3e_5057" class="t s1_5057">loading</span><span id="t3f_5057" class="t s3_5057">, Vol.2-3-620 </span>
<span id="t3g_5057" class="t s1_5057">storing</span><span id="t3h_5057" class="t s3_5057">, Vol.2-4-668 </span>
<span id="t3i_5057" class="t s1_5057">Task state segment (see TSS) </span>
<span id="t3j_5057" class="t s1_5057">Task switch </span>
<span id="t3k_5057" class="t s1_5057">CALL instruction</span><span id="t3l_5057" class="t s3_5057">, Vol.2-3-139 </span>
<span id="t3m_5057" class="t s1_5057">return from nested task, IRET instruction</span><span id="t3n_5057" class="t s3_5057">, Vol.2-3-538 </span>
<span id="t3o_5057" class="t s1_5057">Task switching </span>
<span id="t3p_5057" class="t s1_5057">description of</span><span id="t3q_5057" class="t s3_5057">, Vol.3-8-3 </span>
<span id="t3r_5057" class="t s1_5057">exception condition</span><span id="t3s_5057" class="t s3_5057">, Vol.3-18-11 </span>
<span id="t3t_5057" class="t s1_5057">operation</span><span id="t3u_5057" class="t s3_5057">, Vol.3-8-10 </span>
<span id="t3v_5057" class="t s1_5057">preventing recursive task switching</span><span id="t3w_5057" class="t s3_5057">, Vol.3-8-16 </span>
<span id="t3x_5057" class="t s1_5057">saving MMX state on</span><span id="t3y_5057" class="t s3_5057">, Vol.3-13-4 </span>
<span id="t3z_5057" class="t s1_5057">saving SSE/SSE2/SSE3 state </span>
<span id="t40_5057" class="t s1_5057">on task or context switches</span><span id="t41_5057" class="t s3_5057">, Vol.1-14-6 </span>
<span id="t42_5057" class="t s1_5057">T (debug trap) flag</span><span id="t43_5057" class="t s3_5057">, Vol.3-8-5 </span>
<span id="t44_5057" class="t s1_5057">Tasks </span>
<span id="t45_5057" class="t s1_5057">address space</span><span id="t46_5057" class="t s3_5057">, Vol.3-8-16 </span>
<span id="t47_5057" class="t s1_5057">description of</span><span id="t48_5057" class="t s3_5057">, Vol.3-8-1 </span>
<span id="t49_5057" class="t s1_5057">exception handler</span><span id="t4a_5057" class="t s3_5057">, Vol.1-6-18 </span>
<span id="t4b_5057" class="t s1_5057">exception-handler task</span><span id="t4c_5057" class="t s3_5057">, Vol.3-6-11 </span>
<span id="t4d_5057" class="t s1_5057">executing</span><span id="t4e_5057" class="t s3_5057">, Vol.3-8-2 </span>
<span id="t4f_5057" class="t s1_5057">Intel 286 processor tasks</span><span id="t4g_5057" class="t s3_5057">, Vol.1-23-37 </span>
<span id="t4h_5057" class="t s1_5057">interrupt handler</span><span id="t4i_5057" class="t s3_5057">, Vol.1-6-18 </span>
<span id="t4j_5057" class="t s1_5057">interrupt-handler task</span><span id="t4k_5057" class="t s3_5057">, Vol.3-6-11 </span>
<span id="t4l_5057" class="t s1_5057">interrupts and exceptions</span><span id="t4m_5057" class="t s3_5057">, Vol.3-6-17 </span>
<span id="t4n_5057" class="t s1_5057">linking</span><span id="t4o_5057" class="t s3_5057">, Vol.3-8-15 </span>
<span id="t4p_5057" class="t s1_5057">logical address space</span><span id="t4q_5057" class="t s3_5057">, Vol.3-8-18 </span>
<span id="t4r_5057" class="t s1_5057">management</span><span id="t4s_5057" class="t s3_5057">, Vol.3-8-1 </span>
<span id="t4t_5057" class="t s1_5057">mapping linear and physical address space</span><span id="t4u_5057" class="t s3_5057">, Vol.3-8-17 </span>
<span id="t4v_5057" class="t s1_5057">restart following an exception or interrupt</span><span id="t4w_5057" class="t s3_5057">, Vol.3-6-5 </span>
<span id="t4x_5057" class="t s1_5057">state (context)</span><span id="t4y_5057" class="t s3_5057">, Vol.3-8-2, Vol.3-8-3 </span>
<span id="t4z_5057" class="t s1_5057">structure</span><span id="t50_5057" class="t s3_5057">, Vol.3-8-1 </span>
<span id="t51_5057" class="t s1_5057">switching</span><span id="t52_5057" class="t s3_5057">, Vol.3-8-3 </span>
<span id="t53_5057" class="t s1_5057">task management data structures</span><span id="t54_5057" class="t s3_5057">, Vol.3-8-3 </span>
<span id="t55_5057" class="t s1_5057">Temporal data</span><span id="t56_5057" class="t s3_5057">, Vol.1-10-12 </span>
<span id="t57_5057" class="t s1_5057">TEST instruction</span><span id="t58_5057" class="t s3_5057">, Vol.1-7-14, Vol.2-4-703, Vol.2-5-714 </span>
<span id="t59_5057" class="t s1_5057">TF (trap) flag, EFLAGS register</span><span id="t5a_5057" class="t s3_5057">, Vol.1-3-17, Vol.1-A-1, Vol.3-2-9, </span>
<span id="t5b_5057" class="t s3_5057">Vol.3-6-17, Vol.3-18-11, Vol.3-18-13, Vol.3-18-36, </span>
<span id="t5c_5057" class="t s3_5057">Vol.3-18-38, Vol.3-18-39, Vol.3-18-41, Vol.3-21-4, </span>
<span id="t5d_5057" class="t s3_5057">Vol.3-21-19, Vol.4-32-11 </span>
<span id="t5e_5057" class="t s1_5057">Thermal Monitor</span><span id="t5f_5057" class="t s3_5057">, Vol.1-2-4 </span>
<span id="t5g_5057" class="t s1_5057">CPUID flag</span><span id="t5h_5057" class="t s3_5057">, Vol.2-3-246 </span>
<span id="t5i_5057" class="t s1_5057">Thermal Monitor 2</span><span id="t5j_5057" class="t s3_5057">, Vol.2-3-242 </span>
<span id="t5k_5057" class="t s1_5057">CPUID flag</span><span id="t5l_5057" class="t s3_5057">, Vol.2-3-242 </span>
<span id="t5m_5057" class="t s1_5057">Thermal monitoring </span>
<span id="t5n_5057" class="t s1_5057">advanced power management</span><span id="t5o_5057" class="t s3_5057">, Vol.3-15-35 </span>
<span id="t5p_5057" class="t s1_5057">automatic</span><span id="t5q_5057" class="t s3_5057">, Vol.3-15-37 </span>
<span id="t5r_5057" class="t s1_5057">automatic thermal monitoring</span><span id="t5s_5057" class="t s3_5057">, Vol.3-15-36 </span>
<span id="t5t_5057" class="t s1_5057">catastrophic shutdown detector</span><span id="t5u_5057" class="t s3_5057">, Vol.3-15-36, Vol.3-15-37 </span>
<span id="t5v_5057" class="t s1_5057">clock-modulation bits</span><span id="t5w_5057" class="t s3_5057">, Vol.3-15-40 </span>
<span id="t5x_5057" class="t s1_5057">C-state</span><span id="t5y_5057" class="t s3_5057">, Vol.3-15-35 </span>
<span id="t5z_5057" class="t s1_5057">detection of facilities</span><span id="t60_5057" class="t s3_5057">, Vol.3-15-41 </span>
<span id="t61_5057" class="t s1_5057">Enhanced Intel SpeedStep Technology</span><span id="t62_5057" class="t s3_5057">, Vol.3-15-1 </span>
<span id="t63_5057" class="t s1_5057">IA32_APERF MSR</span><span id="t64_5057" class="t s3_5057">, Vol.3-15-2 </span>
<span id="t65_5057" class="t s1_5057">IA32_MPERF MSR</span><span id="t66_5057" class="t s3_5057">, Vol.3-15-1 </span>
<span id="t67_5057" class="t s1_5057">IA32_THERM_INTERRUPT MSR</span><span id="t68_5057" class="t s3_5057">, Vol.3-15-42 </span>
<span id="t69_5057" class="t s1_5057">IA32_THERM_STATUS MSR</span><span id="t6a_5057" class="t s3_5057">, Vol.3-15-42 </span>
<span id="t6b_5057" class="t s1_5057">interrupt enable/disable flags</span><span id="t6c_5057" class="t s3_5057">, Vol.3-15-39 </span>
<span id="t6d_5057" class="t s1_5057">interrupt mechanisms</span><span id="t6e_5057" class="t s3_5057">, Vol.3-15-36 </span>
<span id="t6f_5057" class="t s1_5057">MWAIT extensions for</span><span id="t6g_5057" class="t s3_5057">, Vol.3-15-35 </span>
<span id="t6h_5057" class="t s1_5057">on die sensors</span><span id="t6i_5057" class="t s3_5057">, Vol.3-15-36, Vol.3-15-42 </span>
<span id="t6j_5057" class="t s1_5057">overview of</span><span id="t6k_5057" class="t s3_5057">, Vol.3-15-1, Vol.3-15-36 </span>
<span id="t6l_5057" class="t s1_5057">performance state transitions</span><span id="t6m_5057" class="t s3_5057">, Vol.3-15-38 </span>
<span id="t6n_5057" class="t s1_5057">sensor interrupt</span><span id="t6o_5057" class="t s3_5057">, Vol.3-11-1 </span>
<span id="t6p_5057" class="t s1_5057">setting thermal thresholds</span><span id="t6q_5057" class="t s3_5057">, Vol.3-15-42 </span>
<span id="t6r_5057" class="t s1_5057">software controlled clock modulation</span><span id="t6s_5057" class="t s3_5057">, Vol.3-15-36, Vol.3-15-40 </span>
<span id="t6t_5057" class="t s1_5057">status flags</span><span id="t6u_5057" class="t s3_5057">, Vol.3-15-38 </span>
<span id="t6v_5057" class="t s1_5057">status information</span><span id="t6w_5057" class="t s3_5057">, Vol.3-15-38, Vol.3-15-39 </span>
<span id="t6x_5057" class="t s1_5057">stop clock mechanism</span><span id="t6y_5057" class="t s3_5057">, Vol.3-15-36 </span>
<span id="t6z_5057" class="t s1_5057">thermal monitor 1 (TM1)</span><span id="t70_5057" class="t s3_5057">, Vol.3-15-37 </span>
<span id="t71_5057" class="t s1_5057">thermal monitor 2 (TM2)</span><span id="t72_5057" class="t s3_5057">, Vol.3-15-37 </span>
<span id="t73_5057" class="t s1_5057">TM flag, CPUID instruction</span><span id="t74_5057" class="t s3_5057">, Vol.3-15-41 </span>
<span id="t75_5057" class="t s1_5057">Thermal status bit</span><span id="t76_5057" class="t s3_5057">, Vol.3-15-42, Vol.3-15-45 </span>
<span id="t77_5057" class="t s1_5057">Thermal status log bit</span><span id="t78_5057" class="t s3_5057">, Vol.3-15-42, Vol.3-15-46 </span>
<span id="t79_5057" class="t s1_5057">Thermal threshold #1 log</span><span id="t7a_5057" class="t s3_5057">, Vol.3-15-43, Vol.3-15-46 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
