#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Sep  4 13:12:55 2025
# Process ID         : 15384
# Current directory  : C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/4-1 Multiplexer
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent8396 C:\Users\Varada Govind\Documents\Coding\Verilog\Combinational Logic\4-1 Multiplexer\4-1 Multiplexer.xpr
# Log file           : C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/4-1 Multiplexer/vivado.log
# Journal file       : C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/4-1 Multiplexer\vivado.jou
# Running On         : AsusTuf-A16
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 7735HS with Radeon Graphics        
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16366 MB
# Swap memory        : 7784 MB
# Total Virtual      : 24151 MB
# Available Virtual  : 10928 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/4-1 Multiplexer/4-1 Multiplexer.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/4-1 Multiplexer'
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/4-1 Multiplexer/4-1 Multiplexer.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a15tcpg236-1
Top: Multiplexer_4_1
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9956
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1828.008 ; gain = 466.422
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Multiplexer_4_1' [C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/4-1 Multiplexer/4-1 Multiplexer.srcs/sources_1/new/Multiplexer_4_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Multiplexer_4_1' (0#1) [C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/4-1 Multiplexer/4-1 Multiplexer.srcs/sources_1/new/Multiplexer_4_1.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1931.621 ; gain = 570.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1931.621 ; gain = 570.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1931.621 ; gain = 570.035
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1931.621 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1931.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2178.238 ; gain = 816.652
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2178.238 ; gain = 961.723
synth_design -top Multiplexer_4_1 -part xc7a15tcpg236-1 -lint 
Command: synth_design -top Multiplexer_4_1 -part xc7a15tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2286.324 ; gain = 108.086
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Multiplexer_4_1' [C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/4-1 Multiplexer/4-1 Multiplexer.srcs/sources_1/new/Multiplexer_4_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Multiplexer_4_1' (1#1) [C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/4-1 Multiplexer/4-1 Multiplexer.srcs/sources_1/new/Multiplexer_4_1.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2393.195 ; gain = 214.957
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Sep  4 13:14:29 2025
| Host         : AsusTuf-A16 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2393.195 ; gain = 214.957
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2393.195 ; gain = 214.957
synth_design -rtl -rtl_skip_mlo -name rtl_2
Command: synth_design -rtl -rtl_skip_mlo -name rtl_2
Starting synth_design
Using part: xc7a15tcpg236-1
Top: Multiplexer_4_1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2404.879 ; gain = 11.684
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Multiplexer_4_1' [C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/4-1 Multiplexer/4-1 Multiplexer.srcs/sources_1/new/Multiplexer_4_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Multiplexer_4_1' (0#1) [C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/4-1 Multiplexer/4-1 Multiplexer.srcs/sources_1/new/Multiplexer_4_1.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2408.566 ; gain = 15.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2408.566 ; gain = 15.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2408.566 ; gain = 15.371
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2408.566 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2408.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2422.293 ; gain = 29.098
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2422.293 ; gain = 29.098
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep  4 13:32:47 2025...
