<stg><name>Loop_2_proc</name>


<trans_list>

<trans id="19" from="1" to="2">
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="20" from="2" to="3">
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="22" from="3" to="2">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i32* %out_r, [8 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %p_04_rec = phi i11 [ 0, %newFuncRoot ], [ %i, %1 ]

]]></Node>
<StgValue><ssdm name="p_04_rec"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="11">
<![CDATA[
:1  %p_04_rec_cast = zext i11 %p_04_rec to i64

]]></Node>
<StgValue><ssdm name="p_04_rec_cast"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1764, i64 1764, i64 1764) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %exitcond = icmp eq i11 %p_04_rec, -284

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %i = add i11 %p_04_rec, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %.exitStub, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %hog_addr = getelementptr inbounds [1764 x float]* %hog, i64 0, i64 %p_04_rec_cast

]]></Node>
<StgValue><ssdm name="hog_addr"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="11">
<![CDATA[
:1  %hog_load = load float* %hog_addr, align 4

]]></Node>
<StgValue><ssdm name="hog_load"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0">
<![CDATA[
.exitStub:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="15" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="11">
<![CDATA[
:1  %hog_load = load float* %hog_addr, align 4

]]></Node>
<StgValue><ssdm name="hog_load"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
:2  %temp = bitcast float %hog_load to i32

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %out_r, i32 %temp) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="23" name="out_r" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="out_r"/></StgValue>
</port>
<port id="24" name="hog" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="hog"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="26" from="_ssdm_op_SpecInterface" to="StgValue_4" fromId="25" toId="4">
</dataflow>
<dataflow id="27" from="out_r" to="StgValue_4" fromId="23" toId="4">
</dataflow>
<dataflow id="29" from="p_str9" to="StgValue_4" fromId="28" toId="4">
</dataflow>
<dataflow id="31" from="StgValue_30" to="StgValue_4" fromId="30" toId="4">
</dataflow>
<dataflow id="32" from="StgValue_30" to="StgValue_4" fromId="30" toId="4">
</dataflow>
<dataflow id="34" from="p_str2" to="StgValue_4" fromId="33" toId="4">
</dataflow>
<dataflow id="35" from="StgValue_30" to="StgValue_4" fromId="30" toId="4">
</dataflow>
<dataflow id="36" from="StgValue_30" to="StgValue_4" fromId="30" toId="4">
</dataflow>
<dataflow id="37" from="p_str2" to="StgValue_4" fromId="33" toId="4">
</dataflow>
<dataflow id="38" from="p_str2" to="StgValue_4" fromId="33" toId="4">
</dataflow>
<dataflow id="39" from="p_str2" to="StgValue_4" fromId="33" toId="4">
</dataflow>
<dataflow id="40" from="StgValue_30" to="StgValue_4" fromId="30" toId="4">
</dataflow>
<dataflow id="41" from="StgValue_30" to="StgValue_4" fromId="30" toId="4">
</dataflow>
<dataflow id="42" from="StgValue_30" to="StgValue_4" fromId="30" toId="4">
</dataflow>
<dataflow id="43" from="StgValue_30" to="StgValue_4" fromId="30" toId="4">
</dataflow>
<dataflow id="44" from="p_str2" to="StgValue_4" fromId="33" toId="4">
</dataflow>
<dataflow id="45" from="p_str2" to="StgValue_4" fromId="33" toId="4">
</dataflow>
<dataflow id="47" from="StgValue_46" to="p_04_rec" fromId="46" toId="6">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="48" from="StgValue_5" to="p_04_rec" fromId="5" toId="6">
</dataflow>
<dataflow id="49" from="i" to="p_04_rec" fromId="10" toId="6">
<BackEdge/>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="50" from="StgValue_18" to="p_04_rec" fromId="18" toId="6">
<BackEdge/>
</dataflow>
<dataflow id="51" from="p_04_rec" to="p_04_rec_cast" fromId="6" toId="7">
</dataflow>
<dataflow id="53" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="52" toId="8">
</dataflow>
<dataflow id="55" from="StgValue_54" to="empty" fromId="54" toId="8">
</dataflow>
<dataflow id="56" from="StgValue_54" to="empty" fromId="54" toId="8">
</dataflow>
<dataflow id="57" from="StgValue_54" to="empty" fromId="54" toId="8">
</dataflow>
<dataflow id="58" from="p_04_rec" to="exitcond" fromId="6" toId="9">
</dataflow>
<dataflow id="60" from="StgValue_59" to="exitcond" fromId="59" toId="9">
</dataflow>
<dataflow id="61" from="p_04_rec" to="i" fromId="6" toId="10">
</dataflow>
<dataflow id="63" from="StgValue_62" to="i" fromId="62" toId="10">
</dataflow>
<dataflow id="64" from="exitcond" to="StgValue_11" fromId="9" toId="11">
</dataflow>
<dataflow id="65" from="hog" to="hog_addr" fromId="24" toId="12">
</dataflow>
<dataflow id="67" from="StgValue_66" to="hog_addr" fromId="66" toId="12">
</dataflow>
<dataflow id="68" from="p_04_rec_cast" to="hog_addr" fromId="7" toId="12">
</dataflow>
<dataflow id="69" from="hog_addr" to="hog_load" fromId="12" toId="13">
</dataflow>
<dataflow id="70" from="hog_addr" to="hog_load" fromId="12" toId="15">
</dataflow>
<dataflow id="71" from="hog_load" to="temp" fromId="15" toId="16">
</dataflow>
<dataflow id="73" from="_ssdm_op_Write.ap_fifo.i32P" to="StgValue_17" fromId="72" toId="17">
</dataflow>
<dataflow id="74" from="out_r" to="StgValue_17" fromId="23" toId="17">
</dataflow>
<dataflow id="75" from="temp" to="StgValue_17" fromId="16" toId="17">
</dataflow>
<dataflow id="76" from="exitcond" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
