$date
	Sun Jul 20 14:59:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module div_by_3_tb $end
$var wire 1 ! div_o $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x_i $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ x_i $end
$var reg 1 ! div_o $end
$var integer 32 % state_curr [31:0] $end
$var integer 32 & state_next [31:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
b0 %
0$
1#
0"
1!
$end
#5000
1"
#10000
0"
#15000
0#
1"
#20000
0"
#25000
b1 '
1"
#30000
0"
#35000
b1 &
0!
b10 '
1$
1"
#40000
0"
#45000
1!
b0 &
b1 %
b11 '
1"
#50000
0"
#55000
b1 &
0!
b0 %
b100 '
1"
#60000
0"
#65000
1!
b0 &
b1 %
b101 '
1"
#70000
0"
#75000
b1 &
0!
b0 %
b110 '
1"
#80000
0"
#85000
1!
b0 &
b1 %
b111 '
1"
#90000
0"
#95000
b0 %
b0 &
1!
b1000 '
0$
1"
#100000
0"
#105000
b1 &
0!
b1001 '
1$
1"
#110000
0"
#115000
1!
b0 &
b1 %
b1010 '
1"
#120000
0"
#125000
b0 %
b0 &
1!
b1011 '
0$
1"
#130000
0"
#135000
b1 &
0!
b1100 '
1$
1"
#140000
0"
#145000
1!
b0 &
b1 %
b1101 '
1"
#150000
0"
#155000
b0 %
b0 &
1!
b1110 '
0$
1"
#160000
0"
#165000
b1 &
0!
b1111 '
1$
1"
#170000
0"
#175000
b1 %
0!
b10 &
b10000 '
0$
1"
#180000
0"
#185000
b10 %
0!
b10 &
b10001 '
1$
1"
#190000
0"
#195000
b1 &
b10010 '
0$
1"
#200000
0"
#205000
1!
b1 %
b0 &
b10011 '
1$
1"
#210000
0"
#215000
b1 &
0!
b0 %
b10100 '
1"
#220000
0"
#225000
1!
b0 &
b1 %
1"
#230000
0"
#235000
b1 &
0!
b0 %
1"
