;***********************************************************************************
; Copyright 2018 ON Semiconductor.  All rights reserved.
;
; This software and/or documentation is licensed by ON Semiconductor under limited
; terms and conditions. The terms and conditions pertaining to the software and/or
; documentation are available at http://www.onsemi.com/site/pdf/ONSEMI_T&C.pdf
; ("ON Semiconductor Standard Terms and Conditions of Sale, Section 8 Software").
; Do not use this software and/or documentation unless you have carefully read and
; you agree to the limited terms and conditions. By using this software and/or
; documentation, you agree to the limited terms and conditions.
;*************************************************************************************

;!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
; DO NOT EDIT - This file is auto-generated by the generate_headers.py script
;!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

;-------------------------------------------------------------------------------
;                                  Register Addresses
;-------------------------------------------------------------------------------

MCU_SYSCTRL_MEM_CTRL            EQU  (MCU_SYSCTRL_REG_BASE + 0x0)
MCU_SYSCTRL_PMU_CTRL            EQU  (MCU_SYSCTRL_REG_BASE + 0x4)
MCU_SYSCTRL_RESET_CONTROL       EQU  (MCU_SYSCTRL_REG_BASE + 0x8)
MCU_SYSCTRL_RESET_INFO          EQU  (MCU_SYSCTRL_REG_BASE + 0x10)
MCU_SYSCTRL_REG4                EQU  (MCU_SYSCTRL_REG_BASE + 0x3fd0)
MCU_SYSCTRL_REG5                EQU  (MCU_SYSCTRL_REG_BASE + 0x3fd4)
MCU_SYSCTRL_REG6                EQU  (MCU_SYSCTRL_REG_BASE + 0x3fd8)
MCU_SYSCTRL_REG7                EQU  (MCU_SYSCTRL_REG_BASE + 0x3fdc)
MCU_SYSCTRL_REG0                EQU  (MCU_SYSCTRL_REG_BASE + 0x3fe0)
MCU_SYSCTRL_REG1                EQU  (MCU_SYSCTRL_REG_BASE + 0x3fe4)
MCU_SYSCTRL_REG2                EQU  (MCU_SYSCTRL_REG_BASE + 0x3fe8)
MCU_SYSCTRL_REG3                EQU  (MCU_SYSCTRL_REG_BASE + 0x3fec)
MCU_SYSCTRL_COMPONENT_ID0       EQU  (MCU_SYSCTRL_REG_BASE + 0x3ff0)
MCU_SYSCTRL_COMPONENT_ID1       EQU  (MCU_SYSCTRL_REG_BASE + 0x3ff4)
MCU_SYSCTRL_COMPONENT_ID2       EQU  (MCU_SYSCTRL_REG_BASE + 0x3ff8)
MCU_SYSCTRL_COMPONENT_ID3       EQU  (MCU_SYSCTRL_REG_BASE + 0x3ffc)

;-------------------------------------------------------------------------------
;                                  Register Fields
;-------------------------------------------------------------------------------

MCU_SYSCTRL_MEM_CTRL_REMAP__SIZE                    EQU  1
MCU_SYSCTRL_MEM_CTRL_REMAP__SHIFT                   EQU  0
MCU_SYSCTRL_MEM_CTRL_REMAP__MASK                    EQU  (((1 << MCU_SYSCTRL_MEM_CTRL_REMAP__SIZE) - 1) << MCU_SYSCTRL_MEM_CTRL_REMAP__SHIFT)

MCU_SYSCTRL_PMU_CTRL_RESERVED__SIZE                 EQU  1
MCU_SYSCTRL_PMU_CTRL_RESERVED__SHIFT                EQU  0
MCU_SYSCTRL_PMU_CTRL_RESERVED__MASK                 EQU  (((1 << MCU_SYSCTRL_PMU_CTRL_RESERVED__SIZE) - 1) << MCU_SYSCTRL_PMU_CTRL_RESERVED__SHIFT)

MCU_SYSCTRL_RESET_CONTROL_LOCKUP_RESET__SIZE        EQU  1
MCU_SYSCTRL_RESET_CONTROL_LOCKUP_RESET__SHIFT       EQU  0
MCU_SYSCTRL_RESET_CONTROL_LOCKUP_RESET__MASK        EQU  (((1 << MCU_SYSCTRL_RESET_CONTROL_LOCKUP_RESET__SIZE) - 1) << MCU_SYSCTRL_RESET_CONTROL_LOCKUP_RESET__SHIFT)

MCU_SYSCTRL_RESET_CONTROL_RESERVED_1__SIZE          EQU  1
MCU_SYSCTRL_RESET_CONTROL_RESERVED_1__SHIFT         EQU  1
MCU_SYSCTRL_RESET_CONTROL_RESERVED_1__MASK          EQU  (((1 << MCU_SYSCTRL_RESET_CONTROL_RESERVED_1__SIZE) - 1) << MCU_SYSCTRL_RESET_CONTROL_RESERVED_1__SHIFT)

MCU_SYSCTRL_RESET_CONTROL_PLL_LOCK_STATUS__SIZE     EQU  1
MCU_SYSCTRL_RESET_CONTROL_PLL_LOCK_STATUS__SHIFT    EQU  2
MCU_SYSCTRL_RESET_CONTROL_PLL_LOCK_STATUS__MASK     EQU  (((1 << MCU_SYSCTRL_RESET_CONTROL_PLL_LOCK_STATUS__SIZE) - 1) << MCU_SYSCTRL_RESET_CONTROL_PLL_LOCK_STATUS__SHIFT)

MCU_SYSCTRL_RESET_CONTROL_SOFT_RESET__SIZE          EQU  1
MCU_SYSCTRL_RESET_CONTROL_SOFT_RESET__SHIFT         EQU  3
MCU_SYSCTRL_RESET_CONTROL_SOFT_RESET__MASK          EQU  (((1 << MCU_SYSCTRL_RESET_CONTROL_SOFT_RESET__SIZE) - 1) << MCU_SYSCTRL_RESET_CONTROL_SOFT_RESET__SHIFT)

MCU_SYSCTRL_RESET_CONTROL_HARD_RESET__SIZE          EQU  1
MCU_SYSCTRL_RESET_CONTROL_HARD_RESET__SHIFT         EQU  4
MCU_SYSCTRL_RESET_CONTROL_HARD_RESET__MASK          EQU  (((1 << MCU_SYSCTRL_RESET_CONTROL_HARD_RESET__SIZE) - 1) << MCU_SYSCTRL_RESET_CONTROL_HARD_RESET__SHIFT)

MCU_SYSCTRL_RESET_CONTROL_CPU_WAIT__SIZE            EQU  1
MCU_SYSCTRL_RESET_CONTROL_CPU_WAIT__SHIFT           EQU  5
MCU_SYSCTRL_RESET_CONTROL_CPU_WAIT__MASK            EQU  (((1 << MCU_SYSCTRL_RESET_CONTROL_CPU_WAIT__SIZE) - 1) << MCU_SYSCTRL_RESET_CONTROL_CPU_WAIT__SHIFT)

MCU_SYSCTRL_RESET_CONTROL_VCORE_CLK_EN__SIZE        EQU  1
MCU_SYSCTRL_RESET_CONTROL_VCORE_CLK_EN__SHIFT       EQU  6
MCU_SYSCTRL_RESET_CONTROL_VCORE_CLK_EN__MASK        EQU  (((1 << MCU_SYSCTRL_RESET_CONTROL_VCORE_CLK_EN__SIZE) - 1) << MCU_SYSCTRL_RESET_CONTROL_VCORE_CLK_EN__SHIFT)

MCU_SYSCTRL_RESET_CONTROL_I2C_WRITE_CRC_NO_RESET__SIZE  EQU  1
MCU_SYSCTRL_RESET_CONTROL_I2C_WRITE_CRC_NO_RESET__SHIFT  EQU  7
MCU_SYSCTRL_RESET_CONTROL_I2C_WRITE_CRC_NO_RESET__MASK  EQU  (((1 << MCU_SYSCTRL_RESET_CONTROL_I2C_WRITE_CRC_NO_RESET__SIZE) - 1) << MCU_SYSCTRL_RESET_CONTROL_I2C_WRITE_CRC_NO_RESET__SHIFT)

MCU_SYSCTRL_RESET_CONTROL_RESERVED_31_8__SIZE       EQU  24
MCU_SYSCTRL_RESET_CONTROL_RESERVED_31_8__SHIFT      EQU  8
MCU_SYSCTRL_RESET_CONTROL_RESERVED_31_8__MASK       EQU  (((1 << MCU_SYSCTRL_RESET_CONTROL_RESERVED_31_8__SIZE) - 1) << MCU_SYSCTRL_RESET_CONTROL_RESERVED_31_8__SHIFT)

MCU_SYSCTRL_RESET_INFO_RESET_CAUSE__SIZE            EQU  3
MCU_SYSCTRL_RESET_INFO_RESET_CAUSE__SHIFT           EQU  0
MCU_SYSCTRL_RESET_INFO_RESET_CAUSE__MASK            EQU  (((1 << MCU_SYSCTRL_RESET_INFO_RESET_CAUSE__SIZE) - 1) << MCU_SYSCTRL_RESET_INFO_RESET_CAUSE__SHIFT)

MCU_SYSCTRL_REG4_REG4__SIZE                         EQU  32
MCU_SYSCTRL_REG4_REG4__SHIFT                        EQU  0
MCU_SYSCTRL_REG4_REG4__MASK                         EQU  (((1 << MCU_SYSCTRL_REG4_REG4__SIZE) - 1) << MCU_SYSCTRL_REG4_REG4__SHIFT)

MCU_SYSCTRL_REG5_REG5__SIZE                         EQU  32
MCU_SYSCTRL_REG5_REG5__SHIFT                        EQU  0
MCU_SYSCTRL_REG5_REG5__MASK                         EQU  (((1 << MCU_SYSCTRL_REG5_REG5__SIZE) - 1) << MCU_SYSCTRL_REG5_REG5__SHIFT)

MCU_SYSCTRL_REG6_REG6__SIZE                         EQU  32
MCU_SYSCTRL_REG6_REG6__SHIFT                        EQU  0
MCU_SYSCTRL_REG6_REG6__MASK                         EQU  (((1 << MCU_SYSCTRL_REG6_REG6__SIZE) - 1) << MCU_SYSCTRL_REG6_REG6__SHIFT)

MCU_SYSCTRL_REG7_REG7__SIZE                         EQU  32
MCU_SYSCTRL_REG7_REG7__SHIFT                        EQU  0
MCU_SYSCTRL_REG7_REG7__MASK                         EQU  (((1 << MCU_SYSCTRL_REG7_REG7__SIZE) - 1) << MCU_SYSCTRL_REG7_REG7__SHIFT)

MCU_SYSCTRL_REG0_REG0__SIZE                         EQU  32
MCU_SYSCTRL_REG0_REG0__SHIFT                        EQU  0
MCU_SYSCTRL_REG0_REG0__MASK                         EQU  (((1 << MCU_SYSCTRL_REG0_REG0__SIZE) - 1) << MCU_SYSCTRL_REG0_REG0__SHIFT)

MCU_SYSCTRL_REG1_REG1__SIZE                         EQU  32
MCU_SYSCTRL_REG1_REG1__SHIFT                        EQU  0
MCU_SYSCTRL_REG1_REG1__MASK                         EQU  (((1 << MCU_SYSCTRL_REG1_REG1__SIZE) - 1) << MCU_SYSCTRL_REG1_REG1__SHIFT)

MCU_SYSCTRL_REG2_REG2__SIZE                         EQU  32
MCU_SYSCTRL_REG2_REG2__SHIFT                        EQU  0
MCU_SYSCTRL_REG2_REG2__MASK                         EQU  (((1 << MCU_SYSCTRL_REG2_REG2__SIZE) - 1) << MCU_SYSCTRL_REG2_REG2__SHIFT)

MCU_SYSCTRL_REG3_REG3__SIZE                         EQU  32
MCU_SYSCTRL_REG3_REG3__SHIFT                        EQU  0
MCU_SYSCTRL_REG3_REG3__MASK                         EQU  (((1 << MCU_SYSCTRL_REG3_REG3__SIZE) - 1) << MCU_SYSCTRL_REG3_REG3__SHIFT)

MCU_SYSCTRL_COMPONENT_ID0_ID0__SIZE                 EQU  32
MCU_SYSCTRL_COMPONENT_ID0_ID0__SHIFT                EQU  0
MCU_SYSCTRL_COMPONENT_ID0_ID0__MASK                 EQU  (((1 << MCU_SYSCTRL_COMPONENT_ID0_ID0__SIZE) - 1) << MCU_SYSCTRL_COMPONENT_ID0_ID0__SHIFT)

MCU_SYSCTRL_COMPONENT_ID1_ID1__SIZE                 EQU  32
MCU_SYSCTRL_COMPONENT_ID1_ID1__SHIFT                EQU  0
MCU_SYSCTRL_COMPONENT_ID1_ID1__MASK                 EQU  (((1 << MCU_SYSCTRL_COMPONENT_ID1_ID1__SIZE) - 1) << MCU_SYSCTRL_COMPONENT_ID1_ID1__SHIFT)

MCU_SYSCTRL_COMPONENT_ID2_ID2__SIZE                 EQU  32
MCU_SYSCTRL_COMPONENT_ID2_ID2__SHIFT                EQU  0
MCU_SYSCTRL_COMPONENT_ID2_ID2__MASK                 EQU  (((1 << MCU_SYSCTRL_COMPONENT_ID2_ID2__SIZE) - 1) << MCU_SYSCTRL_COMPONENT_ID2_ID2__SHIFT)

MCU_SYSCTRL_COMPONENT_ID3_ID3__SIZE                 EQU  32
MCU_SYSCTRL_COMPONENT_ID3_ID3__SHIFT                EQU  0
MCU_SYSCTRL_COMPONENT_ID3_ID3__MASK                 EQU  (((1 << MCU_SYSCTRL_COMPONENT_ID3_ID3__SIZE) - 1) << MCU_SYSCTRL_COMPONENT_ID3_ID3__SHIFT)

                END
