- en: <!--yml
  id: totrans-0
  prefs: []
  type: TYPE_NORMAL
  zh: <!--yml
- en: 'category: 未分类'
  id: totrans-1
  prefs: []
  type: TYPE_NORMAL
  zh: 'category: 未分类'
- en: 'date: 2024-05-27 14:34:39'
  id: totrans-2
  prefs: []
  type: TYPE_NORMAL
  zh: 'date: 2024-05-27 14:34:39'
- en: -->
  id: totrans-3
  prefs: []
  type: TYPE_NORMAL
  zh: -->
- en: IBM Demos Transistor Built for Liquid Nitrogen Cooling - IEEE Spectrum
  id: totrans-4
  prefs:
  - PREF_H1
  type: TYPE_NORMAL
  zh: IBM 展示出为液氮冷却而建造的晶体管 - IEEE Spectrum
- en: 来源：[https://spectrum.ieee.org/nanosheet-transistor](https://spectrum.ieee.org/nanosheet-transistor)
  id: totrans-5
  prefs:
  - PREF_BQ
  type: TYPE_NORMAL
  zh: 来源：[https://spectrum.ieee.org/nanosheet-transistor](https://spectrum.ieee.org/nanosheet-transistor)
- en: Liquid nitrogen boils at just 77 kelvins (-196 °C). Cooling electronics to this
    frigid temperature could boost performance, but today’s transistors aren’t designed
    with cryogenic temperatures in mind. At the 2023 [IEEE International Electron
    Device Meeting](https://www.ieee-iedm.org/) (IEDM) held in San Francisco earlier
    in December, IBM researchers demonstrated the first advanced [CMOS transistor](https://spectrum.ieee.org/tag/cmos)
    optimized for liquid-nitrogen cooling.
  id: totrans-6
  prefs: []
  type: TYPE_NORMAL
  zh: 液氮在 77 开尔文（-196°C）时沸腾。将电子器件冷却至这种寒冷温度可以提高性能，但今天的晶体管并未考虑到低温条件。在 2023 年 12 月早些时候于旧金山举行的[IEEE国际电子器件会议](https://www.ieee-iedm.org/)（IEDM）上，IBM
    的研究人员展示了首个针对液氮冷却优化的先进[CMOS晶体管](https://spectrum.ieee.org/tag/cmos)。
- en: '[Nanosheet transistors](https://spectrum.ieee.org/the-nanosheet-transistor-is-the-next-and-maybe-last-step-in-moores-law)
    split the channel into a stack of thin silicon sheets, which are completely surrounded
    by the gate. “Nanosheet device architecture enables us to fit 50 billion transistors
    in a space roughly the size of a fingernail,” says [Ruqiang Bao](https://www.linkedin.com/in/ruqiang-bao-48b971a),
    a senior researcher at IBM. The transistors are poised to replace current FinFET
    technology, and they are used in IBM’s first 2-nanometer prototype processor.
    Nanosheet technology is the next step in scaling down logic devices; pairing the
    tech with liquid-nitrogen cooling could lead to even better performance.'
  id: totrans-7
  prefs: []
  type: TYPE_NORMAL
  zh: '[纳米片晶体管](https://spectrum.ieee.org/the-nanosheet-transistor-is-the-next-and-maybe-last-step-in-moores-law)将通道分成一堆薄硅片，完全被栅包围。“纳米片器件结构使我们能够在大约指甲大小的空间内容纳
    500 亿个晶体管，”IBM 的高级研究员[鲍汝强](https://www.linkedin.com/in/ruqiang-bao-48b971a)说道。这些晶体管有望取代当前的
    FinFET 技术，并被用于 IBM 的首个 2 纳米原型处理器中。纳米片技术是逻辑器件尺寸缩小的下一步；将该技术与液氮冷却配对可能会导致更好的性能。'
- en: 'The researchers found that operating at 77 K doubled device performance, compared
    with operating at roughly room temperature conditions of 300 K. Low-temperature
    systems, Bao says, offer two key advantages: less charge carrier scattering and
    lower power. Reducing scattering reduces resistance in the wires and lets electrons
    move through the device more quickly. Combined with lower power, devices can drive
    a higher current at a given voltage.'
  id: totrans-8
  prefs: []
  type: TYPE_NORMAL
  zh: 研究人员发现，在 77 K 的条件下运行，设备性能提高了一倍，与大约室温条件下的 300 K 运行相比。低温系统具有两个关键优势，鲍说，即较少的电荷载流子散射和较低的功率。减少散射可以减小导线中的电阻，使电子更快地穿过设备。与较低功率相结合，设备可以在给定电压下驱动更高的电流。
- en: Cooling the [transistor](https://spectrum.ieee.org/tag/transistor) to 77 K also
    offers greater sensitivity between the device’s “on” and “off” positions, with
    a smaller change in voltage needed to switch from one state to the other. This
    can significantly lower power consumption. Lowering the power supply, in turn,
    could help scale down chip size by reducing the transistor width. However, a transistor’s
    threshold voltage—the voltage needed to create a conducting channel between the
    source and drain, or switch to the “on” position—increases as temperature decreases,
    presenting a key challenge.
  id: totrans-9
  prefs: []
  type: TYPE_NORMAL
  zh: 将[晶体管](https://spectrum.ieee.org/tag/transistor)冷却至 77 K 还提供了更大的灵敏度，以在设备的“开”和“关”位置之间进行切换时所需的电压变化更小。这可以显著降低功耗。降低供电电压反过来可以通过减小晶体管宽度来缩小芯片尺寸。然而，晶体管的阈值电压——在温度降低时形成源和漏之间的导电通道，或者切换到“开”位置所需的电压——会增加，这是一个关键挑战。
- en: It’s difficult to lower the threshold voltage with today’s manufacturing technology,
    so the IBM researchers opted for a new approach integrating two different metal
    gates and dual dipoles. CMOS technologies consist of pairs of *n*-type and *p*-type
    transistors, which are doped with electron donors and acceptors, respectively.
    The researchers engineered their CMOS chips to form dipoles at the interface of
    both the *n*- and *p*-type transistors by adding different metal impurities to
    each. The addition lowers the energy needed to move electrons across the band
    edge, making for more efficient transistors.
  id: totrans-10
  prefs: []
  type: TYPE_NORMAL
  zh: 在今天的制造技术条件下，降低阈值电压是很困难的，因此 IBM 的研究人员选择了一种新方法，将两种不同的金属栅和双偶极子集成在一起。 CMOS 技术由一对
    *n* 型和 *p* 型晶体管组成，分别掺杂有电子给体和受体。 研究人员通过向每个晶体管添加不同的金属杂质来构建他们的 CMOS 芯片，使其在 *n* 型和
    *p* 型晶体管的界面处形成偶极子。 这种添加降低了将电子跨越带边界所需的能量，从而使晶体管更加高效。
- en: From Your Site Articles
  id: totrans-11
  prefs: []
  type: TYPE_NORMAL
  zh: 来自您网站的文章
- en: Related Articles Around the Web
  id: totrans-12
  prefs: []
  type: TYPE_NORMAL
  zh: 网页周围的相关文章
