

================================================================
== Vitis HLS Report for 'exp_generic_double_s'
================================================================
* Date:           Sun Feb  8 22:48:13 2026

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PBDVitisHLS2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  13.694 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.220 us|  0.220 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|   2481|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|       0|    129|    -|
|Memory           |        5|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|    1483|    320|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|    6|    1483|   2930|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    2|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+---+----+-----+
    |         Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+-----------------------+---------+----+---+----+-----+
    |mul_13s_71s_71_1_1_U1     |mul_13s_71s_71_1_1     |        0|   2|  0|  66|    0|
    |mul_43ns_36ns_79_1_1_U2   |mul_43ns_36ns_79_1_1   |        0|   1|  0|  20|    0|
    |mul_49ns_44ns_93_1_1_U3   |mul_49ns_44ns_93_1_1   |        0|   1|  0|  21|    0|
    |mul_50ns_50ns_100_1_1_U4  |mul_50ns_50ns_100_1_1  |        0|   1|  0|  22|    0|
    +--------------------------+-----------------------+---------+----+---+----+-----+
    |Total                     |                       |        0|   5|  0| 129|    0|
    +--------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16ns_19s_31_4_1_U5  |mac_muladd_16s_16ns_19s_31_4_1  |  i0 + i1 * i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                              Memory                             |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U  |exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb  |        2|  0|   0|    0|   256|   58|     1|        14848|
    |table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U    |exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe  |        2|  0|   0|    0|   256|   42|     1|        10752|
    |table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U    |exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud  |        1|  0|   0|    0|   256|   26|     1|         6656|
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                            |                                                                                  |        5|  0|   0|    0|   768|  126|     3|        32256|
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln1146_1_fu_902_p2     |         +|   0|  0|  112|         105|         105|
    |add_ln1146_2_fu_908_p2     |         +|   0|  0|  113|         106|         106|
    |add_ln657_2_fu_781_p2      |         +|   0|  0|   51|          44|          44|
    |add_ln657_fu_696_p2        |         +|   0|  0|   43|          36|          36|
    |exp_Z1P_m_1_l_V_fu_790_p2  |         +|   0|  0|   59|          52|          52|
    |exp_Z2P_m_1_V_fu_711_p2    |         +|   0|  0|   51|          44|          44|
    |m_exp_fu_321_p2            |         +|   0|  0|   12|          12|          11|
    |out_exp_V_fu_1008_p2       |         +|   0|  0|   12|          11|          10|
    |r_exp_V_fu_922_p2          |         +|   0|  0|   14|          13|           2|
    |ret_V_11_fu_816_p2         |         +|   0|  0|   65|          58|           5|
    |ret_V_6_fu_896_p2          |         +|   0|  0|  114|         107|         107|
    |ret_V_9_fu_655_p2          |         +|   0|  0|   43|          36|          36|
    |ret_V_fu_531_p2            |         +|   0|  0|   14|          13|           1|
    |e_frac_V_1_fu_335_p2       |         -|   0|  0|   61|           1|          54|
    |m_diff_V_fu_579_p2         |         -|   0|  0|   66|          59|          59|
    |sub_ln1311_fu_369_p2       |         -|   0|  0|   12|          10|          11|
    |and_ln18_fu_1088_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln338_1_fu_1107_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln338_fu_1040_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln840_fu_1050_p2       |       and|   0|  0|    2|           1|           1|
    |sel_tmp23_fu_1135_p2       |       and|   0|  0|    2|           1|           1|
    |sel_tmp7_fu_1062_p2        |       and|   0|  0|    2|           1|           1|
    |tmp27_fu_1129_p2           |       and|   0|  0|    2|           1|           1|
    |x_is_NaN_fu_299_p2         |       and|   0|  0|    2|           1|           1|
    |x_is_inf_fu_311_p2         |       and|   0|  0|    2|           1|           1|
    |x_is_pinf_fu_848_p2        |       and|   0|  0|    2|           1|           1|
    |r_V_4_fu_435_p2            |      ashr|   0|  0|  182|          64|          64|
    |r_V_fu_395_p2              |      ashr|   0|  0|  210|          71|          71|
    |icmp_ln1453_fu_489_p2      |      icmp|   0|  0|   31|          71|          71|
    |icmp_ln18_fu_293_p2        |      icmp|   0|  0|   24|          52|           1|
    |icmp_ln209_fu_287_p2       |      icmp|   0|  0|   11|          11|           2|
    |icmp_ln338_fu_467_p2       |      icmp|   0|  0|   12|          12|           1|
    |icmp_ln805_fu_525_p2       |      icmp|   0|  0|   13|          18|           1|
    |icmp_ln824_fu_305_p2       |      icmp|   0|  0|   24|          52|           1|
    |icmp_ln840_fu_944_p2       |      icmp|   0|  0|    8|           3|           1|
    |icmp_ln844_fu_970_p2       |      icmp|   0|  0|   12|          13|          11|
    |or_ln18_fu_1030_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln214_fu_853_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln338_fu_950_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln840_1_fu_1112_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln840_2_fu_1123_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln840_fu_1056_p2        |        or|   0|  0|    2|           1|           1|
    |ap_return                  |    select|   0|  0|   64|           1|           1|
    |r_V_13_fu_407_p3           |    select|   0|  0|   71|           1|          71|
    |r_exp_V_2_fu_927_p3        |    select|   0|  0|   13|           1|          13|
    |ret_V_8_fu_545_p3          |    select|   0|  0|   13|           1|          13|
    |sel_tmp8_fu_1068_p3        |    select|   0|  0|   64|           1|          64|
    |select_ln1322_fu_473_p3    |    select|   0|  0|   64|           1|          64|
    |select_ln18_1_fu_1093_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln18_fu_1076_p3     |    select|   0|  0|   64|           1|          63|
    |select_ln214_fu_858_p3     |    select|   0|  0|   63|           1|          63|
    |select_ln253_fu_341_p3     |    select|   0|  0|   54|           1|          54|
    |select_ln344_fu_962_p3     |    select|   0|  0|   63|           1|           1|
    |select_ln804_fu_537_p3     |    select|   0|  0|   13|           1|          13|
    |tmp_22_fu_996_p3           |    select|   0|  0|   52|           1|          52|
    |ush_fu_379_p3              |    select|   0|  0|   12|           1|          12|
    |r_V_1_fu_401_p2            |       shl|   0|  0|  210|          71|          71|
    |r_V_3_fu_429_p2            |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |xor_ln18_1_fu_1083_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln18_fu_1034_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln338_1_fu_1101_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln338_fu_1045_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln840_fu_1117_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln964_fu_843_p2        |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 2481|        1246|        1620|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |Z2_V_reg_1235                       |    8|   0|    8|          0|
    |Z3_V_reg_1242                       |    8|   0|    8|          0|
    |Z3_V_reg_1242_pp0_iter6_reg         |    8|   0|    8|          0|
    |Z4_reg_1247                         |   35|   0|   35|          0|
    |add_ln657_reg_1278                  |   36|   0|   36|          0|
    |ap_CS_fsm                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |    1|   0|    1|          0|
    |exp_Z1P_m_1_V_reg_1308              |   50|   0|   50|          0|
    |exp_Z2P_m_1_V_reg_1288              |   44|   0|   44|          0|
    |f_Z3_reg_1268                       |   26|   0|   26|          0|
    |icmp_ln1453_reg_1208                |    1|   0|    1|          0|
    |icmp_ln338_reg_1200                 |    1|   0|    1|          0|
    |m_diff_hi_V_reg_1230                |    8|   0|    8|          0|
    |p_Result_11_reg_1185                |    1|   0|    1|          0|
    |p_Result_11_reg_1185_pp0_iter1_reg  |    1|   0|    1|          0|
    |p_Result_9_reg_1160                 |    1|   0|    1|          0|
    |r_V_15_reg_1318                     |  100|   0|  100|          0|
    |ret_V_10_reg_1273                   |   34|   0|   43|          9|
    |ret_V_11_reg_1313                   |   58|   0|   58|          0|
    |ret_V_8_reg_1218                    |   13|   0|   13|          0|
    |ret_V_9_reg_1262                    |   36|   0|   36|          0|
    |select_ln253_reg_1180               |   54|   0|   54|          0|
    |tmp_2_reg_1225                      |   58|   0|   58|          0|
    |tmp_3_reg_1293                      |   40|   0|   40|          0|
    |trunc_ln1146_2_reg_1330             |   56|   0|   56|          0|
    |trunc_ln1146_reg_1325               |   57|   0|   57|          0|
    |trunc_ln657_5_reg_1298              |   36|   0|   36|          0|
    |trunc_ln657_reg_1195                |   59|   0|   59|          0|
    |x_is_NaN_reg_1165                   |    1|   0|    1|          0|
    |x_is_inf_reg_1173                   |    1|   0|    1|          0|
    |Z2_V_reg_1235                       |   64|  32|    8|          0|
    |icmp_ln1453_reg_1208                |   64|  32|    1|          0|
    |icmp_ln338_reg_1200                 |   64|  32|    1|          0|
    |m_diff_hi_V_reg_1230                |   64|  32|    8|          0|
    |p_Result_9_reg_1160                 |   64|  32|    1|          0|
    |ret_V_8_reg_1218                    |   64|  32|   13|          0|
    |select_ln253_reg_1180               |   64|  32|   54|          0|
    |trunc_ln657_reg_1195                |   64|  32|   59|          0|
    |x_is_NaN_reg_1165                   |   64|  32|    1|          0|
    |x_is_inf_reg_1173                   |   64|  32|    1|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 1483| 320|  999|          9|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|  exp_generic<double>|  return value|
|x          |   in|   64|     ap_none|                    x|        scalar|
+-----------+-----+-----+------------+---------------------+--------------+

