v 20201216 2
C 16100 49100 1 0 0 vdd-1.sym
C 16200 47800 1 0 0 gnd-1.sym
C 17200 47900 1 0 0 gnd-1.sym
N 15500 49000 15700 49000 4
{
T 15500 49000 5 10 1 1 0 0 1
netname=B
}
C 14900 48700 1 0 0 in-1.sym
{
T 14900 49200 5 10 0 0 0 0 1
footprint=anchor
T 14900 49000 5 10 0 0 0 0 1
device=INPUT
T 14900 48800 5 10 1 1 0 7 1
refdes=A
}
C 16900 49400 1 270 0 in-1.sym
{
T 17400 49400 5 10 0 0 270 0 1
footprint=anchor
T 17200 49400 5 10 0 0 270 0 1
device=INPUT
T 16850 49200 5 10 1 1 0 3 1
refdes=C#
}
C 16300 46900 1 0 0 in-1.sym
{
T 16300 47400 5 10 0 0 0 0 1
footprint=anchor
T 16300 47200 5 10 0 0 0 0 1
device=INPUT
T 16300 47000 5 10 1 1 0 7 1
refdes=GND
}
C 14900 48000 1 0 0 in-1.sym
{
T 14900 48500 5 10 0 0 0 0 1
footprint=anchor
T 14900 48300 5 10 0 0 0 0 1
device=INPUT
T 14900 48100 5 10 1 1 0 7 1
refdes=Vdd
}
C 17800 48600 1 0 0 out-1.sym
{
T 17800 49100 5 10 0 0 0 0 1
footprint=anchor
T 17800 48900 5 10 0 0 0 0 1
device=OUTPUT
T 18400 48700 5 10 1 1 0 1 1
refdes=Q
}
C 19100 47400 1 0 0 out-1.sym
{
T 19100 47900 5 10 0 0 0 0 1
footprint=anchor
T 19100 47700 5 10 0 0 0 0 1
device=OUTPUT
T 19200 47550 5 10 1 1 0 0 1
refdes=Co#
}
N 15500 48800 15700 48800 4
{
T 15500 48800 5 10 1 1 0 0 1
netname=A
}
N 17600 48500 17600 47300 4
N 17600 47300 18300 47300 4
C 14900 48900 1 0 0 in-1.sym
{
T 14900 49400 5 10 0 0 0 0 1
footprint=anchor
T 14900 49200 5 10 0 0 0 0 1
device=INPUT
T 14900 49000 5 10 1 1 0 7 1
refdes=B
}
C 15500 48100 1 0 0 vdd-1.sym
C 17100 46700 1 0 0 gnd-1.sym
C 14900 48500 1 0 0 in-1.sym
{
T 14900 49000 5 10 0 0 0 0 1
footprint=anchor
T 14900 48800 5 10 0 0 0 0 1
device=INPUT
T 14900 48600 5 10 1 1 0 7 1
refdes=AND
}
C 14900 47000 1 0 0 in-1.sym
{
T 14900 47500 5 10 0 0 0 0 1
footprint=anchor
T 14900 47300 5 10 0 0 0 0 1
device=INPUT
T 14900 47100 5 10 1 1 0 7 1
refdes=OR
}
N 15500 48600 15700 48600 4
C 19300 47900 1 0 1 in-1.sym
{
T 19300 48400 5 10 0 0 0 6 1
footprint=anchor
T 19300 48200 5 10 0 0 0 6 1
device=INPUT
T 19200 48050 5 10 1 1 0 6 1
refdes=CS#
}
C 18100 46900 1 0 0 in-1.sym
{
T 18100 47400 5 10 0 0 0 0 1
footprint=anchor
T 18100 47200 5 10 0 0 0 0 1
device=INPUT
T 18200 46850 5 10 1 1 0 0 1
refdes=CR
}
C 15700 48100 1 0 0 nand1or3.sym
{
T 16450 48600 5 10 1 1 0 4 1
refdes=X
}
N 16200 47600 16200 48400 4
C 18100 47000 1 0 0 nor1and.sym
{
T 18750 47500 5 10 1 1 0 4 1
refdes=P
}
C 17100 49200 1 0 0 vdd-1.sym
C 16400 47600 1 180 1 in-1.sym
{
T 16400 47100 5 10 0 0 180 6 1
footprint=anchor
T 16400 47300 5 10 0 0 180 6 1
device=INPUT
T 16800 47400 5 10 1 1 180 1 1
refdes=QE
}
C 17000 48200 1 0 0 xor2g.sym
{
T 17200 48800 5 10 1 1 0 0 1
refdes=E
}
C 17000 47200 1 0 0 2n7002.sym
{
T 17225 47500 5 10 1 1 0 1 1
refdes=M
T 17100 48000 5 10 0 1 0 0 1
value=2N7002P
T 17500 47800 5 10 0 1 0 0 1
footprint=sot23-nmos
T 18500 47800 5 10 0 1 0 0 1
device=NMOS
}
N 17400 48200 17400 47700 4
C 17300 47000 1 0 0 gnd-1.sym
N 15200 47500 15400 47500 4
{
T 15150 47500 5 10 1 1 0 7 1
netname=A
}
N 17900 47600 18100 47600 4
{
T 17850 47600 5 10 1 1 0 7 1
netname=A
}
N 15200 47700 15400 47700 4
{
T 15150 47700 5 10 1 1 0 7 1
netname=B
}
N 17900 47800 18100 47800 4
{
T 17850 47800 5 10 1 1 0 7 1
netname=B
}
N 16800 48600 17000 48600 4
N 16900 47000 17200 47000 4
N 15500 48100 15700 48100 4
C 15400 47100 1 0 0 nand.sym
{
T 15800 47600 5 10 1 1 0 4 1
refdes=D
}
N 15500 47100 15700 47100 4
