INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naume/OneDrive/Desktop/Facultate/Materiale Semestru II/CN/Labs/Lab3/Lab3.srcs/sim_1/new/final_block_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_block_sim
