{
    "code": "module TopModule (\n    input  wire [255:0] in,   // 256-bit wide input vector, unsigned\n    input  wire [7:0]   sel,  // 8-bit wide select signal, unsigned\n    output wire         out   // 1-bit wide output\n);\n\n    assign out = (sel < 8'd256) ? in[sel] : 1'b0;\n\nendmodule",
    "test_results": {
        "num_mismatch": 983,
        "passfail": "R"
    },
    "iterations_used": 1
}