
*** Running vivado
    with args -log design_1_range_detector_ip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_range_detector_ip_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_range_detector_ip_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 278.434 ; gain = 52.734
Command: synth_design -top design_1_range_detector_ip_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18516 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 431.762 ; gain = 101.125
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_range_detector_ip_0_0' [d:/ECE532/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ip/design_1_range_detector_ip_0_0/synth/design_1_range_detector_ip_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'range_detector_ip_v1_0' [d:/ECE532/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/20c8/hdl/range_detector_ip_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_M00_AXI_START_DATA_VALUE bound to: -1442840576 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M01_AXI_START_DATA_VALUE bound to: -1442840576 - type: integer 
	Parameter C_M01_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M01_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_TARGET_SLAVE_BASE_ADDR bound to: 262144 - type: integer 
	Parameter C_M01_AXI_TARGET_SLAVE_BASE_ADDR bound to: 327680 - type: integer 
INFO: [Synth 8-638] synthesizing module 'range_detector_ip_v1_0_S00_AXI' [d:/ECE532/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/20c8/hdl/range_detector_ip_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'range_detector_ip_v1_0_S00_AXI' (1#1) [d:/ECE532/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/20c8/hdl/range_detector_ip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'range_detector_ip_v1_0_M00_AXI' [d:/ECE532/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/20c8/hdl/range_detector_ip_v1_0_M00_AXI.v:4]
	Parameter C_M_START_DATA_VALUE bound to: -1442840576 - type: integer 
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 262144 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter POLL_MAXSONAR_PMOD bound to: 1'b0 
	Parameter OBSTACLE_NOT_DETECTED bound to: 2'b00 
	Parameter OBSTACLE_NEARING bound to: 2'b01 
	Parameter OBSTACLE_LEAVING bound to: 2'b10 
WARNING: [Synth 8-6014] Unused sequential element write_issued_reg was removed.  [d:/ECE532/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/20c8/hdl/range_detector_ip_v1_0_M00_AXI.v:422]
WARNING: [Synth 8-6014] Unused sequential element error_reg_reg was removed.  [d:/ECE532/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/20c8/hdl/range_detector_ip_v1_0_M00_AXI.v:563]
WARNING: [Synth 8-3848] Net TXN_DONE in module/entity range_detector_ip_v1_0_M00_AXI does not have driver. [d:/ECE532/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/20c8/hdl/range_detector_ip_v1_0_M00_AXI.v:39]
INFO: [Synth 8-256] done synthesizing module 'range_detector_ip_v1_0_M00_AXI' (2#1) [d:/ECE532/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/20c8/hdl/range_detector_ip_v1_0_M00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'range_detector_ip_v1_0_M01_AXI' [d:/ECE532/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/20c8/hdl/range_detector_ip_v1_0_M01_AXI.v:4]
	Parameter C_M_START_DATA_VALUE bound to: -1442840576 - type: integer 
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 327680 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter POLL_MAXSONAR_PMOD bound to: 1'b0 
	Parameter OBSTACLE_NOT_DETECTED bound to: 2'b00 
	Parameter OBSTACLE_NEARING bound to: 2'b01 
	Parameter OBSTACLE_LEAVING bound to: 2'b10 
WARNING: [Synth 8-6014] Unused sequential element write_issued_reg was removed.  [d:/ECE532/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/20c8/hdl/range_detector_ip_v1_0_M01_AXI.v:422]
WARNING: [Synth 8-6014] Unused sequential element error_reg_reg was removed.  [d:/ECE532/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/20c8/hdl/range_detector_ip_v1_0_M01_AXI.v:563]
WARNING: [Synth 8-3848] Net TXN_DONE in module/entity range_detector_ip_v1_0_M01_AXI does not have driver. [d:/ECE532/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/20c8/hdl/range_detector_ip_v1_0_M01_AXI.v:39]
INFO: [Synth 8-256] done synthesizing module 'range_detector_ip_v1_0_M01_AXI' (3#1) [d:/ECE532/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/20c8/hdl/range_detector_ip_v1_0_M01_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'range_detector_ip_v1_0' (4#1) [d:/ECE532/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/20c8/hdl/range_detector_ip_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_range_detector_ip_0_0' (5#1) [d:/ECE532/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ip/design_1_range_detector_ip_0_0/synth/design_1_range_detector_ip_0_0.v:56]
WARNING: [Synth 8-3331] design range_detector_ip_v1_0_M01_AXI has unconnected port TXN_DONE
WARNING: [Synth 8-3331] design range_detector_ip_v1_0_M01_AXI has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design range_detector_ip_v1_0_M01_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design range_detector_ip_v1_0_M01_AXI has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design range_detector_ip_v1_0_M01_AXI has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design range_detector_ip_v1_0_M00_AXI has unconnected port TXN_DONE
WARNING: [Synth 8-3331] design range_detector_ip_v1_0_M00_AXI has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design range_detector_ip_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design range_detector_ip_v1_0_M00_AXI has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design range_detector_ip_v1_0_M00_AXI has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design range_detector_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design range_detector_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design range_detector_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design range_detector_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design range_detector_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design range_detector_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 484.613 ; gain = 153.977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 484.613 ; gain = 153.977
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.252 . Memory (MB): peak = 820.121 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:57 . Memory (MB): peak = 820.121 ; gain = 489.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:57 . Memory (MB): peak = 820.121 ; gain = 489.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:57 . Memory (MB): peak = 820.121 ; gain = 489.484
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'ERROR_reg' into 'start_single_write_reg' [d:/ECE532/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/20c8/hdl/range_detector_ip_v1_0_M00_AXI.v:425]
WARNING: [Synth 8-6014] Unused sequential element ERROR_reg was removed.  [d:/ECE532/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/20c8/hdl/range_detector_ip_v1_0_M00_AXI.v:425]
INFO: [Synth 8-4471] merging register 'ERROR_reg' into 'start_single_write_reg' [d:/ECE532/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/20c8/hdl/range_detector_ip_v1_0_M01_AXI.v:425]
WARNING: [Synth 8-6014] Unused sequential element ERROR_reg was removed.  [d:/ECE532/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/20c8/hdl/range_detector_ip_v1_0_M01_AXI.v:425]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:58 . Memory (MB): peak = 820.121 ; gain = 489.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 12    
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module range_detector_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
Module range_detector_ip_v1_0_M00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module range_detector_ip_v1_0_M01_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design range_detector_ip_v1_0_M01_AXI has unconnected port TXN_DONE
WARNING: [Synth 8-3331] design range_detector_ip_v1_0_M01_AXI has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design range_detector_ip_v1_0_M01_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design range_detector_ip_v1_0_M01_AXI has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design range_detector_ip_v1_0_M01_AXI has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design range_detector_ip_v1_0_M00_AXI has unconnected port TXN_DONE
WARNING: [Synth 8-3331] design range_detector_ip_v1_0_M00_AXI has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design range_detector_ip_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design range_detector_ip_v1_0_M00_AXI has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design range_detector_ip_v1_0_M00_AXI has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design design_1_range_detector_ip_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_range_detector_ip_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_range_detector_ip_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_range_detector_ip_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_range_detector_ip_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_range_detector_ip_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/range_detector_ip_v1_0_M01_AXI_inst /pmod_exec_state_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/range_detector_ip_v1_0_M00_AXI_inst /pmod_exec_state_reg)
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_M01_AXI_inst/axi_araddr_reg[15]' (FDRE) to 'inst/range_detector_ip_v1_0_M01_AXI_inst/axi_araddr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/range_detector_ip_v1_0_M01_AXI_inst /start_single_write_reg)
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_M00_AXI_inst/axi_araddr_reg[17]' (FDRE) to 'inst/range_detector_ip_v1_0_M00_AXI_inst/axi_araddr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/range_detector_ip_v1_0_M00_AXI_inst /start_single_write_reg)
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[1]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[1]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[1]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[2]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[2]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[2]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[3]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[3]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[3]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[4]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[4]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[4]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[5]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[5]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[5]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[6]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[6]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[6]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[7]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[7]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[7]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[8]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[8]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[8]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[9]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[9]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[9]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[10]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[10]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[10]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[11]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[11]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[11]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[12]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[12]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[12]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[13]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[13]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[13]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[14]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[14]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[14]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[15]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[15]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[16]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[16]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[16]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[17]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[17]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[17]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[18]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[18]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[18]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[19]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[19]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[19]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[20]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[20]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[20]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[21]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[21]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[21]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[22]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[22]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[22]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[23]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[23]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[23]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[24]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[24]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[24]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[25]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[25]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[25]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[26]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[26]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[26]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[27]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[27]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[27]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[28]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[28]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[28]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[29]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[29]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[29]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3_reg[29]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[29]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[30]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[30]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[30]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3_reg[30]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[30]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg6_reg[31]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[31]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg4_reg[31]' (FDR) to 'inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/range_detector_ip_v1_0_M01_AXI_inst/axi_araddr_reg[0]' (FDRE) to 'inst/range_detector_ip_v1_0_M01_AXI_inst/axi_araddr_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/range_detector_ip_v1_0_M01_AXI_inst /\axi_araddr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/range_detector_ip_v1_0_M00_AXI_inst /\axi_araddr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/range_detector_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/range_detector_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/range_detector_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_range_detector_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/range_detector_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_range_detector_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/range_detector_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_range_detector_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/range_detector_ip_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_range_detector_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/range_detector_ip_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_range_detector_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/range_detector_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_range_detector_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3_reg[31]) is unused and will be removed from module design_1_range_detector_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg2_reg[31]) is unused and will be removed from module design_1_range_detector_ip_0_0.
WARNING: [Synth 8-3332] Sequential element (start_single_write_reg) is unused and will be removed from module range_detector_ip_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awvalid_reg) is unused and will be removed from module range_detector_ip_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_wvalid_reg) is unused and will be removed from module range_detector_ip_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (pmod_exec_state_reg) is unused and will be removed from module range_detector_ip_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[31]) is unused and will be removed from module range_detector_ip_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (start_single_write_reg) is unused and will be removed from module range_detector_ip_v1_0_M01_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awvalid_reg) is unused and will be removed from module range_detector_ip_v1_0_M01_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_wvalid_reg) is unused and will be removed from module range_detector_ip_v1_0_M01_AXI.
WARNING: [Synth 8-3332] Sequential element (pmod_exec_state_reg) is unused and will be removed from module range_detector_ip_v1_0_M01_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[31]) is unused and will be removed from module range_detector_ip_v1_0_M01_AXI.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:14 . Memory (MB): peak = 820.121 ; gain = 489.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:31 . Memory (MB): peak = 837.777 ; gain = 507.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:31 . Memory (MB): peak = 840.934 ; gain = 510.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:33 . Memory (MB): peak = 882.887 ; gain = 552.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:37 . Memory (MB): peak = 882.887 ; gain = 552.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:37 . Memory (MB): peak = 882.887 ; gain = 552.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:38 . Memory (MB): peak = 882.887 ; gain = 552.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:38 . Memory (MB): peak = 882.887 ; gain = 552.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:38 . Memory (MB): peak = 882.887 ; gain = 552.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:38 . Memory (MB): peak = 882.887 ; gain = 552.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   628|
|2     |LUT1   |   101|
|3     |LUT2   |   379|
|4     |LUT3   |  1496|
|5     |LUT4   |   365|
|6     |LUT5   |   268|
|7     |LUT6   |   508|
|8     |MUXF7  |     1|
|9     |FDRE   |   258|
|10    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------+-------------------------------+------+
|      |Instance                                |Module                         |Cells |
+------+----------------------------------------+-------------------------------+------+
|1     |top                                     |                               |  4005|
|2     |  inst                                  |range_detector_ip_v1_0         |  3839|
|3     |    range_detector_ip_v1_0_M00_AXI_inst |range_detector_ip_v1_0_M00_AXI |  1510|
|4     |    range_detector_ip_v1_0_M01_AXI_inst |range_detector_ip_v1_0_M01_AXI |  1508|
|5     |    range_detector_ip_v1_0_S00_AXI_inst |range_detector_ip_v1_0_S00_AXI |   809|
+------+----------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:38 . Memory (MB): peak = 882.887 ; gain = 552.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:01:11 . Memory (MB): peak = 882.887 ; gain = 216.742
Synthesis Optimization Complete : Time (s): cpu = 00:01:13 ; elapsed = 00:01:39 . Memory (MB): peak = 882.887 ; gain = 552.250
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 629 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
142 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:50 . Memory (MB): peak = 882.887 ; gain = 563.723
INFO: [Common 17-1381] The checkpoint 'D:/ECE532/full/light_detector_system/light_detector_system/light_detector_system.runs/design_1_range_detector_ip_0_0_synth_1/design_1_range_detector_ip_0_0.dcp' has been generated.
