#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-955-gd6e01d0c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x7fd5acd056d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fd5acd05840 .scope module, "pixel_proc_tb" "pixel_proc_tb" 3 1;
 .timescale 0 0;
v0x7fd5acd3de40_0 .var "clk", 0 0;
v0x7fd5acd3df20_0 .net "pixel_classification", 2 0, v0x7fd5acd3db20_0;  1 drivers
v0x7fd5acd3dfb0_0 .var "pixel_in", 23 0;
v0x7fd5acd3e080_0 .var "rst", 0 0;
S_0x7fd5acd13660 .scope module, "m" "PIXEL_PROC" 3 37, 4 1 0, S_0x7fd5acd05840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 24 "pixel_in";
    .port_info 3 /OUTPUT 3 "pixel_classification";
L_0x7fd5acd3e430 .functor BUFZ 24, v0x7fd5acd3dfb0_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x7fd5acd3d6b0_0 .net *"_ivl_5", 23 0, L_0x7fd5acd3e430;  1 drivers
v0x7fd5acd3d740_0 .net "blue", 7 0, L_0x7fd5acd3e350;  1 drivers
v0x7fd5acd3d7d0_0 .net "clk", 0 0, v0x7fd5acd3de40_0;  1 drivers
v0x7fd5acd3d860_0 .net "green", 7 0, L_0x7fd5acd3e230;  1 drivers
v0x7fd5acd3d8f0_0 .net "hsv_h", 8 0, v0x7fd5acd3c900_0;  1 drivers
v0x7fd5acd3d9c0_0 .net "hsv_s", 7 0, v0x7fd5acd3c9b0_0;  1 drivers
v0x7fd5acd3da70_0 .net "hsv_v", 7 0, v0x7fd5acd3cb10_0;  1 drivers
v0x7fd5acd3db20_0 .var "pixel_classification", 2 0;
v0x7fd5acd3dbb0_0 .net "pixel_in", 23 0, v0x7fd5acd3dfb0_0;  1 drivers
v0x7fd5acd3dcd0_0 .net "red", 7 0, L_0x7fd5acd3e150;  1 drivers
v0x7fd5acd3dd90_0 .net "rst", 0 0, v0x7fd5acd3e080_0;  1 drivers
E_0x7fd5acd22830 .event edge, v0x7fd5acd3c900_0, v0x7fd5acd3c9b0_0, v0x7fd5acd3cb10_0;
L_0x7fd5acd3e150 .part L_0x7fd5acd3e430, 16, 8;
L_0x7fd5acd3e230 .part L_0x7fd5acd3e430, 8, 8;
L_0x7fd5acd3e350 .part L_0x7fd5acd3e430, 0, 8;
S_0x7fd5acd137d0 .scope module, "rgb_2_hsv" "RGB_2_HSV" 4 81, 5 1 0, S_0x7fd5acd13660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "rgb_r";
    .port_info 3 /INPUT 8 "rgb_g";
    .port_info 4 /INPUT 8 "rgb_b";
    .port_info 5 /OUTPUT 9 "hsv_h";
    .port_info 6 /OUTPUT 8 "hsv_s";
    .port_info 7 /OUTPUT 8 "hsv_v";
v0x7fd5acd070e0_0 .net *"_ivl_0", 0 0, L_0x7fd5acd3e520;  1 drivers
L_0x7fd5a0068098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fd5acd3c100_0 .net/2u *"_ivl_10", 0 0, L_0x7fd5a0068098;  1 drivers
L_0x7fd5a00680e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd5acd3c1b0_0 .net/2u *"_ivl_12", 0 0, L_0x7fd5a00680e0;  1 drivers
v0x7fd5acd3c270_0 .net *"_ivl_16", 0 0, L_0x7fd5acd3e9a0;  1 drivers
L_0x7fd5a0068128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fd5acd3c310_0 .net/2u *"_ivl_18", 0 0, L_0x7fd5a0068128;  1 drivers
L_0x7fd5a0068008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fd5acd3c400_0 .net/2u *"_ivl_2", 0 0, L_0x7fd5a0068008;  1 drivers
L_0x7fd5a0068170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd5acd3c4b0_0 .net/2u *"_ivl_20", 0 0, L_0x7fd5a0068170;  1 drivers
L_0x7fd5a0068050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd5acd3c560_0 .net/2u *"_ivl_4", 0 0, L_0x7fd5a0068050;  1 drivers
v0x7fd5acd3c610_0 .net *"_ivl_8", 0 0, L_0x7fd5acd3e720;  1 drivers
v0x7fd5acd3c720_0 .net "clk", 0 0, v0x7fd5acd3de40_0;  alias, 1 drivers
v0x7fd5acd3c7b0_0 .var "division", 7 0;
v0x7fd5acd3c860_0 .net "g_b", 0 0, L_0x7fd5acd3eb40;  1 drivers
v0x7fd5acd3c900_0 .var "hsv_h", 8 0;
v0x7fd5acd3c9b0_0 .var "hsv_s", 7 0;
v0x7fd5acd3ca60_0 .var "hsv_s_m", 7 0;
v0x7fd5acd3cb10_0 .var "hsv_v", 7 0;
v0x7fd5acd3cbc0_0 .var "max", 7 0;
v0x7fd5acd3cd50_0 .var "max_min", 7 0;
v0x7fd5acd3cde0_0 .var "max_n", 7 0;
v0x7fd5acd3ce90_0 .var "min", 7 0;
v0x7fd5acd3cf40_0 .net "r_b", 0 0, L_0x7fd5acd3e840;  1 drivers
v0x7fd5acd3cfe0_0 .net "r_g", 0 0, L_0x7fd5acd3e5c0;  1 drivers
v0x7fd5acd3d080_0 .net "rgb_b", 7 0, L_0x7fd5acd3e350;  alias, 1 drivers
v0x7fd5acd3d130_0 .net "rgb_g", 7 0, L_0x7fd5acd3e230;  alias, 1 drivers
v0x7fd5acd3d1e0_0 .net "rgb_r", 7 0, L_0x7fd5acd3e150;  alias, 1 drivers
v0x7fd5acd3d290_0 .var "rgb_se", 2 0;
v0x7fd5acd3d340_0 .var "rgb_se_n", 2 0;
v0x7fd5acd3d3f0_0 .net "rst", 0 0, v0x7fd5acd3e080_0;  alias, 1 drivers
v0x7fd5acd3d490_0 .var "top", 7 0;
v0x7fd5acd3d540_0 .var "top_60", 13 0;
E_0x7fd5acd250c0/0 .event negedge, v0x7fd5acd3d3f0_0;
E_0x7fd5acd250c0/1 .event posedge, v0x7fd5acd3c720_0;
E_0x7fd5acd250c0 .event/or E_0x7fd5acd250c0/0, E_0x7fd5acd250c0/1;
E_0x7fd5acd24f10 .event edge, v0x7fd5acd3cde0_0, v0x7fd5acd3cd50_0;
E_0x7fd5acd251f0 .event edge, v0x7fd5acd3cd50_0, v0x7fd5acd3d540_0;
L_0x7fd5acd3e520 .cmp/gt 8, L_0x7fd5acd3e150, L_0x7fd5acd3e230;
L_0x7fd5acd3e5c0 .functor MUXZ 1, L_0x7fd5a0068050, L_0x7fd5a0068008, L_0x7fd5acd3e520, C4<>;
L_0x7fd5acd3e720 .cmp/gt 8, L_0x7fd5acd3e150, L_0x7fd5acd3e350;
L_0x7fd5acd3e840 .functor MUXZ 1, L_0x7fd5a00680e0, L_0x7fd5a0068098, L_0x7fd5acd3e720, C4<>;
L_0x7fd5acd3e9a0 .cmp/gt 8, L_0x7fd5acd3e230, L_0x7fd5acd3e350;
L_0x7fd5acd3eb40 .functor MUXZ 1, L_0x7fd5a0068170, L_0x7fd5a0068128, L_0x7fd5acd3e9a0, C4<>;
    .scope S_0x7fd5acd137d0;
T_0 ;
    %wait E_0x7fd5acd250c0;
    %load/vec4 v0x7fd5acd3d3f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd5acd3cbc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd5acd3ce90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd5acd3d490_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fd5acd3d290_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fd5acd3cfe0_0;
    %load/vec4 v0x7fd5acd3cf40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd5acd3c860_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd5acd3cbc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd5acd3ce90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd5acd3d490_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fd5acd3d290_0, 0;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x7fd5acd3d080_0;
    %assign/vec4 v0x7fd5acd3cbc0_0, 0;
    %load/vec4 v0x7fd5acd3d1e0_0;
    %assign/vec4 v0x7fd5acd3ce90_0, 0;
    %load/vec4 v0x7fd5acd3d130_0;
    %load/vec4 v0x7fd5acd3d1e0_0;
    %sub;
    %assign/vec4 v0x7fd5acd3d490_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd5acd3d290_0, 0;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x7fd5acd3d130_0;
    %assign/vec4 v0x7fd5acd3cbc0_0, 0;
    %load/vec4 v0x7fd5acd3d1e0_0;
    %assign/vec4 v0x7fd5acd3ce90_0, 0;
    %load/vec4 v0x7fd5acd3d080_0;
    %load/vec4 v0x7fd5acd3d1e0_0;
    %sub;
    %assign/vec4 v0x7fd5acd3d490_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd5acd3d290_0, 0;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x7fd5acd3d130_0;
    %assign/vec4 v0x7fd5acd3cbc0_0, 0;
    %load/vec4 v0x7fd5acd3d080_0;
    %assign/vec4 v0x7fd5acd3ce90_0, 0;
    %load/vec4 v0x7fd5acd3d1e0_0;
    %load/vec4 v0x7fd5acd3d080_0;
    %sub;
    %assign/vec4 v0x7fd5acd3d490_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd5acd3d290_0, 0;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x7fd5acd3d080_0;
    %assign/vec4 v0x7fd5acd3cbc0_0, 0;
    %load/vec4 v0x7fd5acd3d130_0;
    %assign/vec4 v0x7fd5acd3ce90_0, 0;
    %load/vec4 v0x7fd5acd3d1e0_0;
    %load/vec4 v0x7fd5acd3d130_0;
    %sub;
    %assign/vec4 v0x7fd5acd3d490_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fd5acd3d290_0, 0;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x7fd5acd3d1e0_0;
    %assign/vec4 v0x7fd5acd3cbc0_0, 0;
    %load/vec4 v0x7fd5acd3d130_0;
    %assign/vec4 v0x7fd5acd3ce90_0, 0;
    %load/vec4 v0x7fd5acd3d080_0;
    %load/vec4 v0x7fd5acd3d130_0;
    %sub;
    %assign/vec4 v0x7fd5acd3d490_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fd5acd3d290_0, 0;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x7fd5acd3d1e0_0;
    %assign/vec4 v0x7fd5acd3cbc0_0, 0;
    %load/vec4 v0x7fd5acd3d080_0;
    %assign/vec4 v0x7fd5acd3ce90_0, 0;
    %load/vec4 v0x7fd5acd3d130_0;
    %load/vec4 v0x7fd5acd3d080_0;
    %sub;
    %assign/vec4 v0x7fd5acd3d490_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fd5acd3d290_0, 0;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fd5acd137d0;
T_1 ;
    %wait E_0x7fd5acd250c0;
    %load/vec4 v0x7fd5acd3d3f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x7fd5acd3d540_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fd5acd3d340_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd5acd3cd50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd5acd3cde0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fd5acd3d490_0;
    %concati/vec4 0, 0, 6;
    %load/vec4 v0x7fd5acd3d490_0;
    %concati/vec4 0, 0, 2;
    %pad/u 14;
    %sub;
    %assign/vec4 v0x7fd5acd3d540_0, 0;
    %load/vec4 v0x7fd5acd3d290_0;
    %assign/vec4 v0x7fd5acd3d340_0, 0;
    %load/vec4 v0x7fd5acd3cbc0_0;
    %load/vec4 v0x7fd5acd3ce90_0;
    %sub;
    %assign/vec4 v0x7fd5acd3cd50_0, 0;
    %load/vec4 v0x7fd5acd3cbc0_0;
    %assign/vec4 v0x7fd5acd3cde0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fd5acd137d0;
T_2 ;
    %wait E_0x7fd5acd251f0;
    %load/vec4 v0x7fd5acd3cd50_0;
    %cmpi/u 0, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_2.0, 8;
    %load/vec4 v0x7fd5acd3d540_0;
    %load/vec4 v0x7fd5acd3cd50_0;
    %pad/u 14;
    %div;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %pushi/vec4 240, 0, 14;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %pad/u 8;
    %store/vec4 v0x7fd5acd3c7b0_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fd5acd137d0;
T_3 ;
    %wait E_0x7fd5acd250c0;
    %load/vec4 v0x7fd5acd3d3f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fd5acd3c900_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fd5acd3d340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fd5acd3c900_0, 0;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 240, 0, 9;
    %load/vec4 v0x7fd5acd3c7b0_0;
    %pad/u 9;
    %sub;
    %assign/vec4 v0x7fd5acd3c900_0, 0;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 120, 0, 9;
    %load/vec4 v0x7fd5acd3c7b0_0;
    %pad/u 9;
    %add;
    %assign/vec4 v0x7fd5acd3c900_0, 0;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 120, 0, 9;
    %load/vec4 v0x7fd5acd3c7b0_0;
    %pad/u 9;
    %sub;
    %assign/vec4 v0x7fd5acd3c900_0, 0;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 240, 0, 9;
    %load/vec4 v0x7fd5acd3c7b0_0;
    %pad/u 9;
    %add;
    %assign/vec4 v0x7fd5acd3c900_0, 0;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 360, 0, 9;
    %load/vec4 v0x7fd5acd3c7b0_0;
    %pad/u 9;
    %sub;
    %assign/vec4 v0x7fd5acd3c900_0, 0;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0x7fd5acd3c7b0_0;
    %pad/u 9;
    %assign/vec4 v0x7fd5acd3c900_0, 0;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fd5acd137d0;
T_4 ;
    %wait E_0x7fd5acd24f10;
    %load/vec4 v0x7fd5acd3cde0_0;
    %cmpi/u 0, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0x7fd5acd3cd50_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x7fd5acd3cde0_0;
    %pad/u 16;
    %div;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %pad/u 8;
    %store/vec4 v0x7fd5acd3ca60_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fd5acd137d0;
T_5 ;
    %wait E_0x7fd5acd250c0;
    %load/vec4 v0x7fd5acd3d3f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd5acd3c9b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fd5acd3ca60_0;
    %assign/vec4 v0x7fd5acd3c9b0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fd5acd137d0;
T_6 ;
    %wait E_0x7fd5acd250c0;
    %load/vec4 v0x7fd5acd3d3f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd5acd3cb10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fd5acd3cde0_0;
    %assign/vec4 v0x7fd5acd3cb10_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fd5acd13660;
T_7 ;
    %wait E_0x7fd5acd22830;
    %vpi_call/w 4 50 "$display", "H: %d, S: %d, V: %d", v0x7fd5acd3d8f0_0, v0x7fd5acd3d9c0_0, v0x7fd5acd3da70_0 {0 0 0};
    %load/vec4 v0x7fd5acd3d8f0_0;
    %pad/u 32;
    %cmpi/u 27, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 359, 0, 32;
    %load/vec4 v0x7fd5acd3d8f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 68, 0, 32;
    %load/vec4 v0x7fd5acd3d9c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 24, 0, 32;
    %load/vec4 v0x7fd5acd3da70_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd5acd3db20_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 68, 0, 32;
    %load/vec4 v0x7fd5acd3d8f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x7fd5acd3d8f0_0;
    %pad/u 32;
    %cmpi/u 79, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 57, 0, 32;
    %load/vec4 v0x7fd5acd3d9c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 65, 0, 32;
    %load/vec4 v0x7fd5acd3da70_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fd5acd3db20_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 137, 0, 32;
    %load/vec4 v0x7fd5acd3d8f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x7fd5acd3d8f0_0;
    %pad/u 32;
    %cmpi/u 170, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 54, 0, 32;
    %load/vec4 v0x7fd5acd3d9c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x7fd5acd3da70_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd5acd3db20_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 187, 0, 32;
    %load/vec4 v0x7fd5acd3d8f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x7fd5acd3d8f0_0;
    %pad/u 32;
    %cmpi/u 241, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 35, 0, 32;
    %load/vec4 v0x7fd5acd3d9c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7fd5acd3da70_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fd5acd3db20_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fd5acd3d8f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x7fd5acd3d8f0_0;
    %pad/u 32;
    %cmpi/u 31, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 30, 0, 32;
    %load/vec4 v0x7fd5acd3d9c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 58, 0, 32;
    %load/vec4 v0x7fd5acd3da70_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fd5acd3db20_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd5acd3db20_0, 0;
T_7.9 ;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fd5acd05840;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd5acd3de40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd5acd3de40_0, 0, 1;
    %pushi/vec4 16711680, 0, 24;
    %store/vec4 v0x7fd5acd3dfb0_0, 0, 24;
    %pushi/vec4 100, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x7fd5acd3de40_0;
    %nor/r;
    %store/vec4 v0x7fd5acd3de40_0, 0, 1;
    %delay 1, 0;
    %vpi_call/w 3 23 "$display", "Input Pixel: %h", v0x7fd5acd3dfb0_0 {0 0 0};
    %vpi_call/w 3 24 "$display", "  =>Pixel classification: ", v0x7fd5acd3df20_0 {0 0 0};
    %pushi/vec4 255, 0, 24;
    %store/vec4 v0x7fd5acd3dfb0_0, 0, 24;
    %load/vec4 v0x7fd5acd3de40_0;
    %nor/r;
    %store/vec4 v0x7fd5acd3de40_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 32 "$display", "Finished. Total time = %t", $time {0 0 0};
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "PIXEL_PROC_TB.v";
    "PIXEL_PROC.v";
    "RGB_2_HSV.v";
