// Seed: 369281208
module module_0 (
    input wand id_0,
    output wand id_1,
    input wor id_2,
    input supply0 id_3,
    input tri1 id_4,
    output wor id_5
);
  wire id_7;
  assign id_5 = id_4;
  wire id_8;
  assign id_1 = 1;
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    input supply0 id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri1 id_5,
    input tri1 id_6,
    output supply1 id_7,
    input wor id_8,
    input tri0 id_9,
    input supply1 id_10,
    input supply0 id_11,
    output wire id_12,
    output wire id_13,
    input uwire id_14
    , id_22,
    output supply0 id_15,
    input wand id_16,
    input tri0 id_17,
    output wor id_18,
    input uwire id_19,
    input tri1 id_20
);
  assign id_7 = id_17;
  module_0(
      id_2, id_15, id_2, id_19, id_9, id_0
  );
endmodule
