Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Apr 04 15:35:17 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ex1_top_wrapper_timing_summary_routed.rpt -rpx ex1_top_wrapper_timing_summary_routed.rpx
| Design       : ex1_top_wrapper
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: ex1_top_i/ClkDividerN_0/U0/clkOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.118        0.000                      0                  148        0.203        0.000                      0                  148        4.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.118        0.000                      0                  148        0.203        0.000                      0                  148        4.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.118ns  (required time - arrival time)
  Source:                 ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 1.827ns (63.720%)  route 1.040ns (36.280%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.988ns = ( 13.988 - 10.000 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.314     4.245    ex1_top_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y71         FDCE                                         r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDCE (Prop_fdce_C_Q)         0.313     4.558 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[5]/Q
                         net (fo=2, routed)           0.428     4.986    ex1_top_i/ClkDividerN_0/U0/s_divCounter[5]
    SLICE_X87Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.610     5.596 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.596    ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__0_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.685 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.685    ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.774 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.774    ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__2_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.863 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.007     5.870    ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__3_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.959 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.959    ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__4_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.048 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.048    ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__5_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.278 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.605     6.883    ex1_top_i/ClkDividerN_0/U0/data0[30]
    SLICE_X86Y75         LUT3 (Prop_lut3_I2_O)        0.229     7.112 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter[30]_i_1/O
                         net (fo=1, routed)           0.000     7.112    ex1_top_i/ClkDividerN_0/U0/s_divCounter_0[30]
    SLICE_X86Y75         FDCE                                         r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.210    13.988    ex1_top_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y75         FDCE                                         r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[30]/C
                         clock pessimism              0.214    14.202    
                         clock uncertainty           -0.035    14.166    
    SLICE_X86Y75         FDCE (Setup_fdce_C_D)        0.064    14.230    ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.230    
                         arrival time                          -7.112    
  -------------------------------------------------------------------
                         slack                                  7.118    

Slack (MET) :             7.146ns  (required time - arrival time)
  Source:                 ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.722ns (25.510%)  route 2.108ns (74.490%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.993 - 10.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.311     4.242    ex1_top_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y73         FDCE                                         r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y73         FDCE (Prop_fdce_C_Q)         0.313     4.555 f  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[13]/Q
                         net (fo=2, routed)           0.611     5.166    ex1_top_i/ClkDividerN_0/U0/s_divCounter[13]
    SLICE_X85Y73         LUT4 (Prop_lut4_I0_O)        0.215     5.381 r  ex1_top_i/ClkDividerN_0/U0/clkOut_i_7/O
                         net (fo=1, routed)           0.709     6.090    ex1_top_i/ClkDividerN_0/U0/clkOut_i_7_n_0
    SLICE_X86Y73         LUT5 (Prop_lut5_I1_O)        0.097     6.187 r  ex1_top_i/ClkDividerN_0/U0/clkOut_i_3/O
                         net (fo=31, routed)          0.788     6.975    ex1_top_i/ClkDividerN_0/U0/clkOut_i_3_n_0
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.097     7.072 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter[2]_i_1/O
                         net (fo=1, routed)           0.000     7.072    ex1_top_i/ClkDividerN_0/U0/s_divCounter_0[2]
    SLICE_X86Y70         FDCE                                         r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.215    13.993    ex1_top_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y70         FDCE                                         r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[2]/C
                         clock pessimism              0.231    14.224    
                         clock uncertainty           -0.035    14.188    
    SLICE_X86Y70         FDCE (Setup_fdce_C_D)        0.030    14.218    ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.218    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  7.146    

Slack (MET) :             7.155ns  (required time - arrival time)
  Source:                 ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.722ns (25.605%)  route 2.098ns (74.395%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.311     4.242    ex1_top_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y73         FDCE                                         r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y73         FDCE (Prop_fdce_C_Q)         0.313     4.555 f  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[13]/Q
                         net (fo=2, routed)           0.611     5.166    ex1_top_i/ClkDividerN_0/U0/s_divCounter[13]
    SLICE_X85Y73         LUT4 (Prop_lut4_I0_O)        0.215     5.381 r  ex1_top_i/ClkDividerN_0/U0/clkOut_i_7/O
                         net (fo=1, routed)           0.709     6.090    ex1_top_i/ClkDividerN_0/U0/clkOut_i_7_n_0
    SLICE_X86Y73         LUT5 (Prop_lut5_I1_O)        0.097     6.187 r  ex1_top_i/ClkDividerN_0/U0/clkOut_i_3/O
                         net (fo=31, routed)          0.777     6.964    ex1_top_i/ClkDividerN_0/U0/clkOut_i_3_n_0
    SLICE_X86Y71         LUT3 (Prop_lut3_I0_O)        0.097     7.061 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter[4]_i_1/O
                         net (fo=1, routed)           0.000     7.061    ex1_top_i/ClkDividerN_0/U0/s_divCounter_0[4]
    SLICE_X86Y71         FDCE                                         r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.213    13.991    ex1_top_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y71         FDCE                                         r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[4]/C
                         clock pessimism              0.231    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X86Y71         FDCE (Setup_fdce_C_D)        0.030    14.216    ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.216    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  7.155    

Slack (MET) :             7.156ns  (required time - arrival time)
  Source:                 ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.722ns (25.581%)  route 2.100ns (74.419%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.993 - 10.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.311     4.242    ex1_top_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y73         FDCE                                         r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y73         FDCE (Prop_fdce_C_Q)         0.313     4.555 f  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[13]/Q
                         net (fo=2, routed)           0.611     5.166    ex1_top_i/ClkDividerN_0/U0/s_divCounter[13]
    SLICE_X85Y73         LUT4 (Prop_lut4_I0_O)        0.215     5.381 r  ex1_top_i/ClkDividerN_0/U0/clkOut_i_7/O
                         net (fo=1, routed)           0.709     6.090    ex1_top_i/ClkDividerN_0/U0/clkOut_i_7_n_0
    SLICE_X86Y73         LUT5 (Prop_lut5_I1_O)        0.097     6.187 r  ex1_top_i/ClkDividerN_0/U0/clkOut_i_3/O
                         net (fo=31, routed)          0.780     6.967    ex1_top_i/ClkDividerN_0/U0/clkOut_i_3_n_0
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.097     7.064 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     7.064    ex1_top_i/ClkDividerN_0/U0/s_divCounter_0[1]
    SLICE_X86Y70         FDCE                                         r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.215    13.993    ex1_top_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y70         FDCE                                         r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[1]/C
                         clock pessimism              0.231    14.224    
                         clock uncertainty           -0.035    14.188    
    SLICE_X86Y70         FDCE (Setup_fdce_C_D)        0.032    14.220    ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                          -7.064    
  -------------------------------------------------------------------
                         slack                                  7.156    

Slack (MET) :             7.158ns  (required time - arrival time)
  Source:                 ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 1.659ns (58.300%)  route 1.187ns (41.700%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 13.989 - 10.000 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.314     4.245    ex1_top_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y71         FDCE                                         r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDCE (Prop_fdce_C_Q)         0.313     4.558 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[5]/Q
                         net (fo=2, routed)           0.428     4.986    ex1_top_i/ClkDividerN_0/U0/s_divCounter[5]
    SLICE_X87Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.610     5.596 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.596    ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__0_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.685 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.685    ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.774 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.774    ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__2_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.863 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.007     5.870    ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__3_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.100 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__4/O[1]
                         net (fo=1, routed)           0.751     6.851    ex1_top_i/ClkDividerN_0/U0/data0[22]
    SLICE_X86Y73         LUT3 (Prop_lut3_I2_O)        0.239     7.090 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter[22]_i_1/O
                         net (fo=1, routed)           0.000     7.090    ex1_top_i/ClkDividerN_0/U0/s_divCounter_0[22]
    SLICE_X86Y73         FDCE                                         r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.211    13.989    ex1_top_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y73         FDCE                                         r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[22]/C
                         clock pessimism              0.231    14.220    
                         clock uncertainty           -0.035    14.184    
    SLICE_X86Y73         FDCE (Setup_fdce_C_D)        0.064    14.248    ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                          -7.090    
  -------------------------------------------------------------------
                         slack                                  7.158    

Slack (MET) :             7.158ns  (required time - arrival time)
  Source:                 ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 1.666ns (58.576%)  route 1.178ns (41.424%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.988ns = ( 13.988 - 10.000 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.314     4.245    ex1_top_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y71         FDCE                                         r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDCE (Prop_fdce_C_Q)         0.313     4.558 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[5]/Q
                         net (fo=2, routed)           0.428     4.986    ex1_top_i/ClkDividerN_0/U0/s_divCounter[5]
    SLICE_X87Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.610     5.596 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.596    ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__0_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.685 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.685    ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.774 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.774    ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__2_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.863 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.007     5.870    ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__3_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.959 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.959    ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__4_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.118 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__5/O[0]
                         net (fo=1, routed)           0.743     6.861    ex1_top_i/ClkDividerN_0/U0/data0[25]
    SLICE_X86Y74         LUT3 (Prop_lut3_I2_O)        0.228     7.089 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter[25]_i_1/O
                         net (fo=1, routed)           0.000     7.089    ex1_top_i/ClkDividerN_0/U0/s_divCounter_0[25]
    SLICE_X86Y74         FDCE                                         r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.210    13.988    ex1_top_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y74         FDCE                                         r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[25]/C
                         clock pessimism              0.231    14.219    
                         clock uncertainty           -0.035    14.183    
    SLICE_X86Y74         FDCE (Setup_fdce_C_D)        0.064    14.247    ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                  7.158    

Slack (MET) :             7.165ns  (required time - arrival time)
  Source:                 ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.722ns (25.676%)  route 2.090ns (74.324%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.311     4.242    ex1_top_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y73         FDCE                                         r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y73         FDCE (Prop_fdce_C_Q)         0.313     4.555 f  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[13]/Q
                         net (fo=2, routed)           0.611     5.166    ex1_top_i/ClkDividerN_0/U0/s_divCounter[13]
    SLICE_X85Y73         LUT4 (Prop_lut4_I0_O)        0.215     5.381 r  ex1_top_i/ClkDividerN_0/U0/clkOut_i_7/O
                         net (fo=1, routed)           0.709     6.090    ex1_top_i/ClkDividerN_0/U0/clkOut_i_7_n_0
    SLICE_X86Y73         LUT5 (Prop_lut5_I1_O)        0.097     6.187 r  ex1_top_i/ClkDividerN_0/U0/clkOut_i_3/O
                         net (fo=31, routed)          0.769     6.956    ex1_top_i/ClkDividerN_0/U0/clkOut_i_3_n_0
    SLICE_X86Y71         LUT3 (Prop_lut3_I0_O)        0.097     7.053 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter[6]_i_1/O
                         net (fo=1, routed)           0.000     7.053    ex1_top_i/ClkDividerN_0/U0/s_divCounter_0[6]
    SLICE_X86Y71         FDCE                                         r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.213    13.991    ex1_top_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y71         FDCE                                         r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[6]/C
                         clock pessimism              0.231    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X86Y71         FDCE (Setup_fdce_C_D)        0.032    14.218    ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.218    
                         arrival time                          -7.053    
  -------------------------------------------------------------------
                         slack                                  7.165    

Slack (MET) :             7.176ns  (required time - arrival time)
  Source:                 ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.726ns (25.616%)  route 2.108ns (74.384%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.993 - 10.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.311     4.242    ex1_top_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y73         FDCE                                         r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y73         FDCE (Prop_fdce_C_Q)         0.313     4.555 f  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[13]/Q
                         net (fo=2, routed)           0.611     5.166    ex1_top_i/ClkDividerN_0/U0/s_divCounter[13]
    SLICE_X85Y73         LUT4 (Prop_lut4_I0_O)        0.215     5.381 r  ex1_top_i/ClkDividerN_0/U0/clkOut_i_7/O
                         net (fo=1, routed)           0.709     6.090    ex1_top_i/ClkDividerN_0/U0/clkOut_i_7_n_0
    SLICE_X86Y73         LUT5 (Prop_lut5_I1_O)        0.097     6.187 r  ex1_top_i/ClkDividerN_0/U0/clkOut_i_3/O
                         net (fo=31, routed)          0.788     6.975    ex1_top_i/ClkDividerN_0/U0/clkOut_i_3_n_0
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.101     7.076 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter[3]_i_1/O
                         net (fo=1, routed)           0.000     7.076    ex1_top_i/ClkDividerN_0/U0/s_divCounter_0[3]
    SLICE_X86Y70         FDCE                                         r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.215    13.993    ex1_top_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y70         FDCE                                         r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[3]/C
                         clock pessimism              0.231    14.224    
                         clock uncertainty           -0.035    14.188    
    SLICE_X86Y70         FDCE (Setup_fdce_C_D)        0.064    14.252    ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                          -7.076    
  -------------------------------------------------------------------
                         slack                                  7.176    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 1.738ns (61.603%)  route 1.083ns (38.397%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.988ns = ( 13.988 - 10.000 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.314     4.245    ex1_top_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y71         FDCE                                         r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDCE (Prop_fdce_C_Q)         0.313     4.558 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[5]/Q
                         net (fo=2, routed)           0.428     4.986    ex1_top_i/ClkDividerN_0/U0/s_divCounter[5]
    SLICE_X87Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.610     5.596 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.596    ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__0_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.685 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.685    ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.774 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.774    ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__2_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.863 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.007     5.870    ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__3_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.959 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.959    ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__4_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.189 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter0_carry__5/O[1]
                         net (fo=1, routed)           0.648     6.837    ex1_top_i/ClkDividerN_0/U0/data0[26]
    SLICE_X86Y74         LUT3 (Prop_lut3_I2_O)        0.229     7.066 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter[26]_i_1/O
                         net (fo=1, routed)           0.000     7.066    ex1_top_i/ClkDividerN_0/U0/s_divCounter_0[26]
    SLICE_X86Y74         FDCE                                         r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.210    13.988    ex1_top_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y74         FDCE                                         r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[26]/C
                         clock pessimism              0.231    14.219    
                         clock uncertainty           -0.035    14.183    
    SLICE_X86Y74         FDCE (Setup_fdce_C_D)        0.064    14.247    ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                          -7.066    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.185ns  (required time - arrival time)
  Source:                 ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.824ns  (logic 0.726ns (25.711%)  route 2.098ns (74.289%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.311     4.242    ex1_top_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y73         FDCE                                         r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y73         FDCE (Prop_fdce_C_Q)         0.313     4.555 f  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[13]/Q
                         net (fo=2, routed)           0.611     5.166    ex1_top_i/ClkDividerN_0/U0/s_divCounter[13]
    SLICE_X85Y73         LUT4 (Prop_lut4_I0_O)        0.215     5.381 r  ex1_top_i/ClkDividerN_0/U0/clkOut_i_7/O
                         net (fo=1, routed)           0.709     6.090    ex1_top_i/ClkDividerN_0/U0/clkOut_i_7_n_0
    SLICE_X86Y73         LUT5 (Prop_lut5_I1_O)        0.097     6.187 r  ex1_top_i/ClkDividerN_0/U0/clkOut_i_3/O
                         net (fo=31, routed)          0.777     6.964    ex1_top_i/ClkDividerN_0/U0/clkOut_i_3_n_0
    SLICE_X86Y71         LUT3 (Prop_lut3_I0_O)        0.101     7.065 r  ex1_top_i/ClkDividerN_0/U0/s_divCounter[5]_i_1/O
                         net (fo=1, routed)           0.000     7.065    ex1_top_i/ClkDividerN_0/U0/s_divCounter_0[5]
    SLICE_X86Y71         FDCE                                         r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.213    13.991    ex1_top_i/ClkDividerN_0/U0/clkIn
    SLICE_X86Y71         FDCE                                         r  ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[5]/C
                         clock pessimism              0.231    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X86Y71         FDCE (Setup_fdce_C_D)        0.064    14.250    ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.250    
                         arrival time                          -7.065    
  -------------------------------------------------------------------
                         slack                                  7.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ex1_top_i/BinToBCD16_0/U0/BCD1_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_top_i/BinToBCD16_0/U0/BCD1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.982%)  route 0.124ns (40.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.602     1.521    ex1_top_i/BinToBCD16_0/U0/clk
    SLICE_X85Y85         FDRE                                         r  ex1_top_i/BinToBCD16_0/U0/BCD1_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y85         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ex1_top_i/BinToBCD16_0/U0/BCD1_c_reg[3]/Q
                         net (fo=4, routed)           0.124     1.786    ex1_top_i/BinToBCD16_0/U0/BCD1_c[3]
    SLICE_X85Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.831 r  ex1_top_i/BinToBCD16_0/U0/BCD1[3]_i_1/O
                         net (fo=2, routed)           0.000     1.831    ex1_top_i/BinToBCD16_0/U0/BCD1[3]_i_1_n_0
    SLICE_X85Y86         FDRE                                         r  ex1_top_i/BinToBCD16_0/U0/BCD1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.873     2.038    ex1_top_i/BinToBCD16_0/U0/clk
    SLICE_X85Y86         FDRE                                         r  ex1_top_i/BinToBCD16_0/U0/BCD1_reg[3]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X85Y86         FDRE (Hold_fdre_C_D)         0.092     1.628    ex1_top_i/BinToBCD16_0/U0/BCD1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ex1_top_i/BinToBCD16_0/U0/int_rg_c_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_top_i/BinToBCD16_0/U0/int_rg_c_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.249ns (74.216%)  route 0.087ns (25.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.603     1.522    ex1_top_i/BinToBCD16_0/U0/clk
    SLICE_X88Y84         FDRE                                         r  ex1_top_i/BinToBCD16_0/U0/int_rg_c_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84         FDRE (Prop_fdre_C_Q)         0.148     1.670 r  ex1_top_i/BinToBCD16_0/U0/int_rg_c_reg[8]/Q
                         net (fo=1, routed)           0.087     1.757    ex1_top_i/BinToBCD16_0/U0/int_rg_c[8]
    SLICE_X88Y84         LUT2 (Prop_lut2_I0_O)        0.101     1.858 r  ex1_top_i/BinToBCD16_0/U0/int_rg_c[9]_i_1/O
                         net (fo=1, routed)           0.000     1.858    ex1_top_i/BinToBCD16_0/U0/int_rg_n[9]
    SLICE_X88Y84         FDRE                                         r  ex1_top_i/BinToBCD16_0/U0/int_rg_c_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.873     2.038    ex1_top_i/BinToBCD16_0/U0/clk
    SLICE_X88Y84         FDRE                                         r  ex1_top_i/BinToBCD16_0/U0/int_rg_c_reg[9]/C
                         clock pessimism             -0.515     1.522    
    SLICE_X88Y84         FDRE (Hold_fdre_C_D)         0.131     1.653    ex1_top_i/BinToBCD16_0/U0/int_rg_c_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ex1_top_i/BinToBCD16_0/U0/int_rg_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_top_i/BinToBCD16_0/U0/int_rg_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.247ns (75.536%)  route 0.080ns (24.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.602     1.521    ex1_top_i/BinToBCD16_0/U0/clk
    SLICE_X88Y83         FDRE                                         r  ex1_top_i/BinToBCD16_0/U0/int_rg_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.148     1.669 r  ex1_top_i/BinToBCD16_0/U0/int_rg_c_reg[2]/Q
                         net (fo=1, routed)           0.080     1.749    ex1_top_i/BinToBCD16_0/U0/int_rg_c[2]
    SLICE_X88Y83         LUT3 (Prop_lut3_I0_O)        0.099     1.848 r  ex1_top_i/BinToBCD16_0/U0/int_rg_c[3]_i_1/O
                         net (fo=1, routed)           0.000     1.848    ex1_top_i/BinToBCD16_0/U0/int_rg_n[3]
    SLICE_X88Y83         FDRE                                         r  ex1_top_i/BinToBCD16_0/U0/int_rg_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.872     2.037    ex1_top_i/BinToBCD16_0/U0/clk
    SLICE_X88Y83         FDRE                                         r  ex1_top_i/BinToBCD16_0/U0/int_rg_c_reg[3]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X88Y83         FDRE (Hold_fdre_C_D)         0.121     1.642    ex1_top_i/BinToBCD16_0/U0/int_rg_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ex1_top_i/BinToBCD16_0/U0/int_rg_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_top_i/BinToBCD16_0/U0/int_rg_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.249ns (73.342%)  route 0.091ns (26.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.602     1.521    ex1_top_i/BinToBCD16_0/U0/clk
    SLICE_X88Y83         FDRE                                         r  ex1_top_i/BinToBCD16_0/U0/int_rg_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.148     1.669 r  ex1_top_i/BinToBCD16_0/U0/int_rg_c_reg[1]/Q
                         net (fo=1, routed)           0.091     1.760    ex1_top_i/BinToBCD16_0/U0/int_rg_c[1]
    SLICE_X88Y83         LUT3 (Prop_lut3_I0_O)        0.101     1.861 r  ex1_top_i/BinToBCD16_0/U0/int_rg_c[2]_i_1/O
                         net (fo=1, routed)           0.000     1.861    ex1_top_i/BinToBCD16_0/U0/int_rg_n[2]
    SLICE_X88Y83         FDRE                                         r  ex1_top_i/BinToBCD16_0/U0/int_rg_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.872     2.037    ex1_top_i/BinToBCD16_0/U0/clk
    SLICE_X88Y83         FDRE                                         r  ex1_top_i/BinToBCD16_0/U0/int_rg_c_reg[2]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X88Y83         FDRE (Hold_fdre_C_D)         0.131     1.652    ex1_top_i/BinToBCD16_0/U0/int_rg_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ex1_top_i/BinToBCD16_0/U0/int_rg_c_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_top_i/BinToBCD16_0/U0/int_rg_c_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.251ns (73.825%)  route 0.089ns (26.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.603     1.522    ex1_top_i/BinToBCD16_0/U0/clk
    SLICE_X88Y84         FDRE                                         r  ex1_top_i/BinToBCD16_0/U0/int_rg_c_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84         FDRE (Prop_fdre_C_Q)         0.148     1.670 r  ex1_top_i/BinToBCD16_0/U0/int_rg_c_reg[7]/Q
                         net (fo=1, routed)           0.089     1.759    ex1_top_i/BinToBCD16_0/U0/int_rg_c[7]
    SLICE_X88Y84         LUT2 (Prop_lut2_I0_O)        0.103     1.862 r  ex1_top_i/BinToBCD16_0/U0/int_rg_c[8]_i_1/O
                         net (fo=1, routed)           0.000     1.862    ex1_top_i/BinToBCD16_0/U0/int_rg_n[8]
    SLICE_X88Y84         FDRE                                         r  ex1_top_i/BinToBCD16_0/U0/int_rg_c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.873     2.038    ex1_top_i/BinToBCD16_0/U0/clk
    SLICE_X88Y84         FDRE                                         r  ex1_top_i/BinToBCD16_0/U0/int_rg_c_reg[8]/C
                         clock pessimism             -0.515     1.522    
    SLICE_X88Y84         FDRE (Hold_fdre_C_D)         0.131     1.653    ex1_top_i/BinToBCD16_0/U0/int_rg_c_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ex1_top_i/EightDispControl_0/U0/div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_top_i/EightDispControl_0/U0/div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.249ns (70.248%)  route 0.105ns (29.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.602     1.521    ex1_top_i/EightDispControl_0/U0/clk
    SLICE_X87Y83         FDRE                                         r  ex1_top_i/EightDispControl_0/U0/div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y83         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ex1_top_i/EightDispControl_0/U0/div_reg[7]/Q
                         net (fo=1, routed)           0.105     1.768    ex1_top_i/EightDispControl_0/U0/div_reg_n_0_[7]
    SLICE_X87Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  ex1_top_i/EightDispControl_0/U0/div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    ex1_top_i/EightDispControl_0/U0/div_reg[4]_i_1_n_4
    SLICE_X87Y83         FDRE                                         r  ex1_top_i/EightDispControl_0/U0/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.872     2.037    ex1_top_i/EightDispControl_0/U0/clk
    SLICE_X87Y83         FDRE                                         r  ex1_top_i/EightDispControl_0/U0/div_reg[7]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X87Y83         FDRE (Hold_fdre_C_D)         0.105     1.626    ex1_top_i/EightDispControl_0/U0/div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ex1_top_i/EightDispControl_0/U0/div_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_top_i/EightDispControl_0/U0/div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.249ns (70.248%)  route 0.105ns (29.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.603     1.522    ex1_top_i/EightDispControl_0/U0/clk
    SLICE_X87Y84         FDRE                                         r  ex1_top_i/EightDispControl_0/U0/div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ex1_top_i/EightDispControl_0/U0/div_reg[11]/Q
                         net (fo=1, routed)           0.105     1.769    ex1_top_i/EightDispControl_0/U0/div_reg_n_0_[11]
    SLICE_X87Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  ex1_top_i/EightDispControl_0/U0/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    ex1_top_i/EightDispControl_0/U0/div_reg[8]_i_1_n_4
    SLICE_X87Y84         FDRE                                         r  ex1_top_i/EightDispControl_0/U0/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.873     2.038    ex1_top_i/EightDispControl_0/U0/clk
    SLICE_X87Y84         FDRE                                         r  ex1_top_i/EightDispControl_0/U0/div_reg[11]/C
                         clock pessimism             -0.515     1.522    
    SLICE_X87Y84         FDRE (Hold_fdre_C_D)         0.105     1.627    ex1_top_i/EightDispControl_0/U0/div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ex1_top_i/EightDispControl_0/U0/div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_top_i/EightDispControl_0/U0/div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.249ns (70.248%)  route 0.105ns (29.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.601     1.520    ex1_top_i/EightDispControl_0/U0/clk
    SLICE_X87Y82         FDRE                                         r  ex1_top_i/EightDispControl_0/U0/div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ex1_top_i/EightDispControl_0/U0/div_reg[3]/Q
                         net (fo=1, routed)           0.105     1.767    ex1_top_i/EightDispControl_0/U0/div_reg_n_0_[3]
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  ex1_top_i/EightDispControl_0/U0/div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    ex1_top_i/EightDispControl_0/U0/div_reg[0]_i_1_n_4
    SLICE_X87Y82         FDRE                                         r  ex1_top_i/EightDispControl_0/U0/div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.871     2.036    ex1_top_i/EightDispControl_0/U0/clk
    SLICE_X87Y82         FDRE                                         r  ex1_top_i/EightDispControl_0/U0/div_reg[3]/C
                         clock pessimism             -0.515     1.520    
    SLICE_X87Y82         FDRE (Hold_fdre_C_D)         0.105     1.625    ex1_top_i/EightDispControl_0/U0/div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ex1_top_i/EightDispControl_0/U0/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_top_i/EightDispControl_0/U0/div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.252ns (70.494%)  route 0.105ns (29.506%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.602     1.521    ex1_top_i/EightDispControl_0/U0/clk
    SLICE_X87Y83         FDRE                                         r  ex1_top_i/EightDispControl_0/U0/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y83         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ex1_top_i/EightDispControl_0/U0/div_reg[6]/Q
                         net (fo=1, routed)           0.105     1.768    ex1_top_i/EightDispControl_0/U0/div_reg_n_0_[6]
    SLICE_X87Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.879 r  ex1_top_i/EightDispControl_0/U0/div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.879    ex1_top_i/EightDispControl_0/U0/div_reg[4]_i_1_n_5
    SLICE_X87Y83         FDRE                                         r  ex1_top_i/EightDispControl_0/U0/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.872     2.037    ex1_top_i/EightDispControl_0/U0/clk
    SLICE_X87Y83         FDRE                                         r  ex1_top_i/EightDispControl_0/U0/div_reg[6]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X87Y83         FDRE (Hold_fdre_C_D)         0.105     1.626    ex1_top_i/EightDispControl_0/U0/div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ex1_top_i/EightDispControl_0/U0/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_top_i/EightDispControl_0/U0/div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.252ns (70.494%)  route 0.105ns (29.506%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.601     1.520    ex1_top_i/EightDispControl_0/U0/clk
    SLICE_X87Y82         FDRE                                         r  ex1_top_i/EightDispControl_0/U0/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ex1_top_i/EightDispControl_0/U0/div_reg[2]/Q
                         net (fo=1, routed)           0.105     1.767    ex1_top_i/EightDispControl_0/U0/div_reg_n_0_[2]
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.878 r  ex1_top_i/EightDispControl_0/U0/div_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    ex1_top_i/EightDispControl_0/U0/div_reg[0]_i_1_n_5
    SLICE_X87Y82         FDRE                                         r  ex1_top_i/EightDispControl_0/U0/div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.871     2.036    ex1_top_i/EightDispControl_0/U0/clk
    SLICE_X87Y82         FDRE                                         r  ex1_top_i/EightDispControl_0/U0/div_reg[2]/C
                         clock pessimism             -0.515     1.520    
    SLICE_X87Y82         FDRE (Hold_fdre_C_D)         0.105     1.625    ex1_top_i/EightDispControl_0/U0/div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y85    ex1_top_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y84    ex1_top_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y84    ex1_top_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y84    ex1_top_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y86    ex1_top_i/BinToBCD16_0/U0/BCD0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y86    ex1_top_i/BinToBCD16_0/U0/BCD0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y84    ex1_top_i/BinToBCD16_0/U0/BCD0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y86    ex1_top_i/BinToBCD16_0/U0/BCD0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y85    ex1_top_i/BinToBCD16_0/U0/BCD1_c_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y70    ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y70    ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y70    ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y72    ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y72    ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y72    ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y83    ex1_top_i/BinToBCD16_0/U0/c_s_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y83    ex1_top_i/BinToBCD16_0/U0/index_c_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y82    ex1_top_i/BinToBCD16_0/U0/int_rg_c_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y82    ex1_top_i/BinToBCD16_0/U0/int_rg_c_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y82    ex1_top_i/BinToBCD16_0/U0/int_rg_c_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y70    ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y70    ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y70    ex1_top_i/ClkDividerN_0/U0/s_divCounter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y82    ex1_top_i/EightDispControl_0/U0/div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y82    ex1_top_i/EightDispControl_0/U0/div_reg[1]/C



