This Design contains the following module:
+ Master block
+ Slave block(s)
+ decoder
+ multiplexer
+ the main module which integrates everything

In future will implement burst transfers in the testbench results 

