m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/PRJ/simulation/modelsim
vDelayff
Z1 !s110 1668351144
!i10b 1
!s100 KSTAgWA@W<mA25C5W[<He3
IZb1ifRZ9lFc0=[T@cS99W3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1668350843
8D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/SRC/Delayff.v
FD:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/SRC/Delayff.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1668351144.000000
!s107 D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/SRC/Delayff.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/SRC|D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/SRC/Delayff.v|
!i113 1
Z5 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/SRC
Z6 tCvgOpt 0
n@delayff
vDelayff_tb
R1
!i10b 1
!s100 RDIBINgK]J8Hb<Yk>MS4N2
IiH7iZiU8lFXTLnVTVP=312
R2
R0
w1668348465
8D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/PRJ/../TB/Delayff_tb.v
FD:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/PRJ/../TB/Delayff_tb.v
L0 3
R3
r1
!s85 0
31
R4
!s107 D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/PRJ/../TB/Delayff_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/PRJ/../TB|D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/PRJ/../TB/Delayff_tb.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/PRJ/../TB
R6
n@delayff_tb
