#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x591c97a440e0 .scope module, "data_memory" "data_memory" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "W";
    .port_info 2 /INPUT 8 "address";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
L_0x591c97a70e80 .functor BUFZ 8, L_0x591c97a70c80, C4<00000000>, C4<00000000>, C4<00000000>;
o0x70c4eeab7018 .functor BUFZ 1, C4<z>; HiZ drive
v0x591c97a397e0_0 .net "W", 0 0, o0x70c4eeab7018;  0 drivers
v0x591c97a69cb0_0 .net *"_ivl_0", 7 0, L_0x591c97a70c80;  1 drivers
v0x591c97a69d90_0 .net *"_ivl_2", 9 0, L_0x591c97a70d40;  1 drivers
L_0x70c4eea6e018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x591c97a69e50_0 .net *"_ivl_5", 1 0, L_0x70c4eea6e018;  1 drivers
o0x70c4eeab70d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x591c97a69f30_0 .net "address", 7 0, o0x70c4eeab70d8;  0 drivers
o0x70c4eeab7108 .functor BUFZ 1, C4<z>; HiZ drive
v0x591c97a6a010_0 .net "clk", 0 0, o0x70c4eeab7108;  0 drivers
o0x70c4eeab7138 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x591c97a6a0d0_0 .net "data_in", 7 0, o0x70c4eeab7138;  0 drivers
v0x591c97a6a1b0_0 .net "data_out", 7 0, L_0x591c97a70e80;  1 drivers
v0x591c97a6a290 .array "mem", 255 0, 7 0;
E_0x591c979f1900 .event posedge, v0x591c97a6a010_0;
L_0x591c97a70c80 .array/port v0x591c97a6a290, L_0x591c97a70d40;
L_0x591c97a70d40 .concat [ 8 2 0 0], o0x70c4eeab70d8, L_0x70c4eea6e018;
S_0x591c979e5570 .scope module, "muxData" "muxData" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 8 "K";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 8 "out";
o0x70c4eeab7288 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x591c97a6a440_0 .net "A", 7 0, o0x70c4eeab7288;  0 drivers
o0x70c4eeab72b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x591c97a6a540_0 .net "B", 7 0, o0x70c4eeab72b8;  0 drivers
o0x70c4eeab72e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x591c97a6a620_0 .net "K", 7 0, o0x70c4eeab72e8;  0 drivers
v0x591c97a6a6e0_0 .var "out", 7 0;
o0x70c4eeab7348 .functor BUFZ 2, C4<zz>; HiZ drive
v0x591c97a6a7c0_0 .net "sel", 1 0, o0x70c4eeab7348;  0 drivers
E_0x591c979f2e50 .event anyedge, v0x591c97a6a7c0_0, v0x591c97a6a540_0, v0x591c97a6a440_0, v0x591c97a6a620_0;
S_0x591c97a3c230 .scope module, "test" "test" 4 1;
 .timescale 0 0;
L_0x591c97a82260 .functor BUFZ 8, v0x591c97a6f1f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x591c97a82390 .functor BUFZ 8, v0x591c97a6f830_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x591c97a70770_0 .var "add_test_failed", 0 0;
v0x591c97a70830_0 .var "clk", 0 0;
v0x591c97a70980_0 .var "mov_test_failed", 0 0;
v0x591c97a70a20_0 .net "regA_out", 7 0, L_0x591c97a82260;  1 drivers
v0x591c97a70ae0_0 .net "regB_out", 7 0, L_0x591c97a82390;  1 drivers
v0x591c97a70bc0_0 .var "shl_test_failed", 0 0;
S_0x591c97a6a940 .scope module, "Comp" "computer" 4 13, 5 1 0, S_0x591c97a3c230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "alu_out_bus";
v0x591c97a6f980_0 .net "K", 7 0, L_0x591c97a71080;  1 drivers
v0x591c97a6fa60_0 .net "LA", 0 0, v0x591c97a6c750_0;  1 drivers
v0x591c97a6fb50_0 .net "LB", 0 0, v0x591c97a6c830_0;  1 drivers
v0x591c97a6fc40_0 .net "alu_a_bus", 7 0, v0x591c97a6e290_0;  1 drivers
v0x591c97a6fd30_0 .net "alu_b_bus", 7 0, v0x591c97a6ea40_0;  1 drivers
v0x591c97a6fe70_0 .net "alu_op", 3 0, v0x591c97a6ca50_0;  1 drivers
v0x591c97a6ff80_0 .net "alu_out_bus", 7 0, L_0x591c97a71bd0;  1 drivers
v0x591c97a70040_0 .net "clk", 0 0, v0x591c97a70830_0;  1 drivers
v0x591c97a700e0_0 .net "im_out_bus", 15 0, L_0x591c97a71370;  1 drivers
v0x591c97a70230_0 .net "opcode", 6 0, L_0x591c97a70f40;  1 drivers
v0x591c97a702d0_0 .net "pc_out_bus", 7 0, v0x591c97a6dc30_0;  1 drivers
v0x591c97a70370_0 .net "regA_out_bus", 7 0, v0x591c97a6f1f0_0;  1 drivers
v0x591c97a70430_0 .net "regB_out_bus", 7 0, v0x591c97a6f830_0;  1 drivers
v0x591c97a704f0_0 .net "selA", 1 0, v0x591c97a6cc20_0;  1 drivers
v0x591c97a70600_0 .net "selB", 1 0, v0x591c97a6cd00_0;  1 drivers
L_0x591c97a70f40 .part L_0x591c97a71370, 9, 7;
L_0x591c97a71080 .part L_0x591c97a71370, 0, 8;
S_0x591c97a6ab60 .scope module, "ALU" "alu" 5 78, 6 1 0, S_0x591c97a6a940;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 4 "s";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /OUTPUT 1 "Z";
    .port_info 5 /OUTPUT 1 "N";
    .port_info 6 /OUTPUT 1 "C";
    .port_info 7 /OUTPUT 1 "V";
L_0x591c97a71740 .functor NOT 8, v0x591c97a6ea40_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x591c97a71bd0 .functor BUFZ 8, v0x591c97a6c0e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x591c97a82120 .functor BUFZ 1, v0x591c97a6aef0_0, C4<0>, C4<0>, C4<0>;
L_0x591c97a82190 .functor BUFZ 1, v0x591c97a6b110_0, C4<0>, C4<0>, C4<0>;
v0x591c97a6ae10_0 .net "C", 0 0, L_0x591c97a82120;  1 drivers
v0x591c97a6aef0_0 .var "C_r", 0 0;
v0x591c97a6afb0_0 .net "N", 0 0, L_0x591c97a82080;  1 drivers
v0x591c97a6b050_0 .net "V", 0 0, L_0x591c97a82190;  1 drivers
v0x591c97a6b110_0 .var "V_r", 0 0;
v0x591c97a6b220_0 .net "Z", 0 0, L_0x591c97a81f90;  1 drivers
L_0x70c4eea6e0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x591c97a6b2e0_0 .net/2u *"_ivl_0", 0 0, L_0x70c4eea6e0f0;  1 drivers
L_0x70c4eea6e180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x591c97a6b3c0_0 .net/2u *"_ivl_10", 0 0, L_0x70c4eea6e180;  1 drivers
v0x591c97a6b4a0_0 .net *"_ivl_12", 8 0, L_0x591c97a71850;  1 drivers
L_0x70c4eea6e1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x591c97a6b580_0 .net/2u *"_ivl_14", 0 0, L_0x70c4eea6e1c8;  1 drivers
v0x591c97a6b660_0 .net *"_ivl_16", 7 0, L_0x591c97a71740;  1 drivers
v0x591c97a6b740_0 .net *"_ivl_18", 8 0, L_0x591c97a71a40;  1 drivers
v0x591c97a6b820_0 .net *"_ivl_2", 8 0, L_0x591c97a71470;  1 drivers
v0x591c97a6b900_0 .net *"_ivl_20", 8 0, L_0x591c97a71b30;  1 drivers
L_0x70c4eea6e210 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x591c97a6b9e0_0 .net/2u *"_ivl_22", 8 0, L_0x70c4eea6e210;  1 drivers
L_0x70c4eea6e258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x591c97a6bac0_0 .net/2u *"_ivl_28", 7 0, L_0x70c4eea6e258;  1 drivers
L_0x70c4eea6e138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x591c97a6bba0_0 .net/2u *"_ivl_4", 0 0, L_0x70c4eea6e138;  1 drivers
v0x591c97a6bc80_0 .net *"_ivl_6", 8 0, L_0x591c97a715b0;  1 drivers
v0x591c97a6bd60_0 .net "a", 7 0, v0x591c97a6e290_0;  alias, 1 drivers
v0x591c97a6be40_0 .net "b", 7 0, v0x591c97a6ea40_0;  alias, 1 drivers
v0x591c97a6bf20_0 .net "diff", 8 0, L_0x591c97a81d30;  1 drivers
v0x591c97a6c000_0 .net "out", 7 0, L_0x591c97a71bd0;  alias, 1 drivers
v0x591c97a6c0e0_0 .var "out_r", 7 0;
v0x591c97a6c1c0_0 .net "s", 3 0, v0x591c97a6ca50_0;  alias, 1 drivers
v0x591c97a6c2a0_0 .net "sum", 8 0, L_0x591c97a716a0;  1 drivers
E_0x591c979d6350/0 .event anyedge, v0x591c97a6c1c0_0, v0x591c97a6c2a0_0, v0x591c97a6bd60_0, v0x591c97a6be40_0;
E_0x591c979d6350/1 .event anyedge, v0x591c97a6c0e0_0, v0x591c97a6bf20_0;
E_0x591c979d6350 .event/or E_0x591c979d6350/0, E_0x591c979d6350/1;
L_0x591c97a71470 .concat [ 8 1 0 0], v0x591c97a6e290_0, L_0x70c4eea6e0f0;
L_0x591c97a715b0 .concat [ 8 1 0 0], v0x591c97a6ea40_0, L_0x70c4eea6e138;
L_0x591c97a716a0 .arith/sum 9, L_0x591c97a71470, L_0x591c97a715b0;
L_0x591c97a71850 .concat [ 8 1 0 0], v0x591c97a6e290_0, L_0x70c4eea6e180;
L_0x591c97a71a40 .concat [ 8 1 0 0], L_0x591c97a71740, L_0x70c4eea6e1c8;
L_0x591c97a71b30 .arith/sum 9, L_0x591c97a71850, L_0x591c97a71a40;
L_0x591c97a81d30 .arith/sum 9, L_0x591c97a71b30, L_0x70c4eea6e210;
L_0x591c97a81f90 .cmp/eq 8, v0x591c97a6c0e0_0, L_0x70c4eea6e258;
L_0x591c97a82080 .part v0x591c97a6c0e0_0, 7, 1;
S_0x591c97a6c480 .scope module, "CU" "control" 5 36, 7 1 0, S_0x591c97a6a940;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 4 "status";
    .port_info 2 /OUTPUT 1 "LA";
    .port_info 3 /OUTPUT 1 "LB";
    .port_info 4 /OUTPUT 1 "LP";
    .port_info 5 /OUTPUT 1 "W";
    .port_info 6 /OUTPUT 2 "selA";
    .port_info 7 /OUTPUT 2 "selB";
    .port_info 8 /OUTPUT 1 "selData";
    .port_info 9 /OUTPUT 4 "alu_op";
v0x591c97a6c750_0 .var "LA", 0 0;
v0x591c97a6c830_0 .var "LB", 0 0;
v0x591c97a6c8f0_0 .var "LP", 0 0;
v0x591c97a6c990_0 .var "W", 0 0;
v0x591c97a6ca50_0 .var "alu_op", 3 0;
v0x591c97a6cb60_0 .net "opcode", 6 0, L_0x591c97a70f40;  alias, 1 drivers
v0x591c97a6cc20_0 .var "selA", 1 0;
v0x591c97a6cd00_0 .var "selB", 1 0;
v0x591c97a6cde0_0 .var "selData", 0 0;
o0x70c4eeab7c18 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x591c97a6cea0_0 .net "status", 3 0, o0x70c4eeab7c18;  0 drivers
E_0x591c97a4f7d0 .event anyedge, v0x591c97a6cb60_0;
S_0x591c97a6d120 .scope module, "IM" "instruction_memory" 5 30, 8 1 0, S_0x591c97a6a940;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 16 "out";
L_0x591c97a71370 .functor BUFZ 16, L_0x591c97a71170, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x591c97a6d2b0_0 .net *"_ivl_0", 15 0, L_0x591c97a71170;  1 drivers
v0x591c97a6d3b0_0 .net *"_ivl_2", 9 0, L_0x591c97a71230;  1 drivers
L_0x70c4eea6e060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x591c97a6d490_0 .net *"_ivl_5", 1 0, L_0x70c4eea6e060;  1 drivers
v0x591c97a6d580_0 .net "address", 7 0, v0x591c97a6dc30_0;  alias, 1 drivers
v0x591c97a6d660 .array "mem", 255 0, 15 0;
v0x591c97a6d770_0 .net "out", 15 0, L_0x591c97a71370;  alias, 1 drivers
L_0x591c97a71170 .array/port v0x591c97a6d660, L_0x591c97a71230;
L_0x591c97a71230 .concat [ 8 2 0 0], v0x591c97a6dc30_0, L_0x70c4eea6e060;
S_0x591c97a6d8b0 .scope module, "PC" "pc" 5 25, 9 1 0, S_0x591c97a6a940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "pc";
v0x591c97a6db50_0 .net "clk", 0 0, v0x591c97a70830_0;  alias, 1 drivers
v0x591c97a6dc30_0 .var "pc", 7 0;
E_0x591c97a6dad0 .event negedge, v0x591c97a6db50_0;
S_0x591c97a6dd30 .scope module, "muxA" "muxA" 5 60, 10 1 0, S_0x591c97a6a940;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 8 "K_unused";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 8 "out";
v0x591c97a6dfc0_0 .net "A", 7 0, v0x591c97a6f1f0_0;  alias, 1 drivers
v0x591c97a6e0c0_0 .net "B", 7 0, v0x591c97a6f830_0;  alias, 1 drivers
L_0x70c4eea6e0a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x591c97a6e1a0_0 .net "K_unused", 7 0, L_0x70c4eea6e0a8;  1 drivers
v0x591c97a6e290_0 .var "out", 7 0;
v0x591c97a6e380_0 .net "sel", 1 0, v0x591c97a6cc20_0;  alias, 1 drivers
E_0x591c97a6df60 .event anyedge, v0x591c97a6cc20_0, v0x591c97a6dfc0_0, v0x591c97a6e0c0_0;
S_0x591c97a6e520 .scope module, "muxB" "muxB" 5 68, 11 1 0, S_0x591c97a6a940;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 8 "K";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 8 "out";
v0x591c97a6e790_0 .net "A", 7 0, v0x591c97a6f1f0_0;  alias, 1 drivers
v0x591c97a6e8a0_0 .net "B", 7 0, v0x591c97a6f830_0;  alias, 1 drivers
v0x591c97a6e970_0 .net "K", 7 0, L_0x591c97a71080;  alias, 1 drivers
v0x591c97a6ea40_0 .var "out", 7 0;
v0x591c97a6eb30_0 .net "sel", 1 0, v0x591c97a6cd00_0;  alias, 1 drivers
E_0x591c97a6e700 .event anyedge, v0x591c97a6cd00_0, v0x591c97a6e0c0_0, v0x591c97a6dfc0_0, v0x591c97a6e970_0;
S_0x591c97a6ecd0 .scope module, "regA" "register" 5 46, 12 1 0, S_0x591c97a6a940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
v0x591c97a6ef30_0 .net "clk", 0 0, v0x591c97a70830_0;  alias, 1 drivers
v0x591c97a6f020_0 .net "data", 7 0, L_0x591c97a71bd0;  alias, 1 drivers
v0x591c97a6f0f0_0 .net "load", 0 0, v0x591c97a6c750_0;  alias, 1 drivers
v0x591c97a6f1f0_0 .var "out", 7 0;
E_0x591c97a6eeb0 .event posedge, v0x591c97a6db50_0;
S_0x591c97a6f320 .scope module, "regB" "register" 5 53, 12 1 0, S_0x591c97a6a940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
v0x591c97a6f570_0 .net "clk", 0 0, v0x591c97a70830_0;  alias, 1 drivers
v0x591c97a6f680_0 .net "data", 7 0, L_0x591c97a71bd0;  alias, 1 drivers
v0x591c97a6f790_0 .net "load", 0 0, v0x591c97a6c830_0;  alias, 1 drivers
v0x591c97a6f830_0 .var "out", 7 0;
    .scope S_0x591c97a440e0;
T_0 ;
    %wait E_0x591c979f1900;
    %load/vec4 v0x591c97a397e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x591c97a6a0d0_0;
    %load/vec4 v0x591c97a69f30_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x591c97a6a290, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x591c97a440e0;
T_1 ;
    %vpi_call 2 23 "$readmemb", "mem.dat", v0x591c97a6a290 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x591c979e5570;
T_2 ;
    %wait E_0x591c979f2e50;
    %load/vec4 v0x591c97a6a7c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x591c97a6a540_0;
    %store/vec4 v0x591c97a6a6e0_0, 0, 8;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x591c97a6a440_0;
    %store/vec4 v0x591c97a6a6e0_0, 0, 8;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x591c97a6a620_0;
    %store/vec4 v0x591c97a6a6e0_0, 0, 8;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x591c97a6a6e0_0, 0, 8;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x591c97a6d8b0;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x591c97a6dc30_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x591c97a6d8b0;
T_4 ;
    %wait E_0x591c97a6dad0;
    %load/vec4 v0x591c97a6dc30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x591c97a6dc30_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x591c97a6d120;
T_5 ;
    %vpi_call 8 16 "$readmemb", "im.dat", v0x591c97a6d660 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x591c97a6c480;
T_6 ;
    %wait E_0x591c97a4f7d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x591c97a6c750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x591c97a6c830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x591c97a6c8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x591c97a6c990_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x591c97a6cd00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x591c97a6cde0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %load/vec4 v0x591c97a6cb60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 7;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 7;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 7;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 7;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 7;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 7;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 7;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 7;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 7;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 7;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 7;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 7;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 7;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 7;
    %cmp/u;
    %jmp/1 T_6.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 7;
    %cmp/u;
    %jmp/1 T_6.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 7;
    %cmp/u;
    %jmp/1 T_6.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 7;
    %cmp/u;
    %jmp/1 T_6.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 7;
    %cmp/u;
    %jmp/1 T_6.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 7;
    %cmp/u;
    %jmp/1 T_6.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_6.32, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_6.33, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_6.34, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_6.36, 6;
    %jmp T_6.38;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c750_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x591c97a6cd00_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c830_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x591c97a6cd00_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c750_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x591c97a6cd00_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c830_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x591c97a6cd00_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c750_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x591c97a6cd00_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c830_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x591c97a6cd00_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c750_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x591c97a6cd00_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c830_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x591c97a6cd00_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c750_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x591c97a6cd00_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c830_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x591c97a6cd00_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c750_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x591c97a6cd00_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c830_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x591c97a6cd00_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c750_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x591c97a6cd00_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c830_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x591c97a6cd00_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c750_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x591c97a6cd00_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c830_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x591c97a6cd00_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c750_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x591c97a6cd00_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c830_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x591c97a6cd00_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c750_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x591c97a6cd00_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c830_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x591c97a6cd00_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c750_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c750_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c830_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x591c97a6cd00_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c830_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c750_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x591c97a6cd00_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c830_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x591c97a6cd00_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c750_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x591c97a6cd00_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c830_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x591c97a6cd00_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c750_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c750_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c830_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c830_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c750_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c750_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c830_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c830_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a6c830_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x591c97a6cc20_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x591c97a6cd00_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x591c97a6ca50_0, 0, 4;
    %jmp T_6.38;
T_6.38 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x591c97a6ecd0;
T_7 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x591c97a6f1f0_0, 0, 8;
    %end;
    .thread T_7;
    .scope S_0x591c97a6ecd0;
T_8 ;
    %wait E_0x591c97a6eeb0;
    %load/vec4 v0x591c97a6f0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x591c97a6f020_0;
    %assign/vec4 v0x591c97a6f1f0_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x591c97a6f320;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x591c97a6f830_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_0x591c97a6f320;
T_10 ;
    %wait E_0x591c97a6eeb0;
    %load/vec4 v0x591c97a6f790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x591c97a6f680_0;
    %assign/vec4 v0x591c97a6f830_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x591c97a6dd30;
T_11 ;
    %wait E_0x591c97a6df60;
    %load/vec4 v0x591c97a6e380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x591c97a6dfc0_0;
    %store/vec4 v0x591c97a6e290_0, 0, 8;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x591c97a6e0c0_0;
    %store/vec4 v0x591c97a6e290_0, 0, 8;
    %jmp T_11.4;
T_11.2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x591c97a6e290_0, 0, 8;
    %jmp T_11.4;
T_11.3 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x591c97a6e290_0, 0, 8;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x591c97a6e520;
T_12 ;
    %wait E_0x591c97a6e700;
    %load/vec4 v0x591c97a6eb30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x591c97a6e8a0_0;
    %store/vec4 v0x591c97a6ea40_0, 0, 8;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x591c97a6e790_0;
    %store/vec4 v0x591c97a6ea40_0, 0, 8;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x591c97a6e970_0;
    %store/vec4 v0x591c97a6ea40_0, 0, 8;
    %jmp T_12.4;
T_12.3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x591c97a6ea40_0, 0, 8;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x591c97a6ab60;
T_13 ;
    %wait E_0x591c979d6350;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x591c97a6aef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x591c97a6b110_0, 0, 1;
    %load/vec4 v0x591c97a6c1c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %jmp T_13.9;
T_13.0 ;
    %load/vec4 v0x591c97a6c2a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x591c97a6c0e0_0, 0, 8;
    %load/vec4 v0x591c97a6c2a0_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x591c97a6aef0_0, 0, 1;
    %load/vec4 v0x591c97a6bd60_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x591c97a6be40_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_13.10, 4;
    %load/vec4 v0x591c97a6c0e0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x591c97a6bd60_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.10;
    %store/vec4 v0x591c97a6b110_0, 0, 1;
    %jmp T_13.9;
T_13.1 ;
    %load/vec4 v0x591c97a6bf20_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x591c97a6c0e0_0, 0, 8;
    %load/vec4 v0x591c97a6bf20_0;
    %parti/s 1, 8, 5;
    %inv;
    %store/vec4 v0x591c97a6aef0_0, 0, 1;
    %load/vec4 v0x591c97a6bd60_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x591c97a6be40_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_13.11, 4;
    %load/vec4 v0x591c97a6c0e0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x591c97a6bd60_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.11;
    %store/vec4 v0x591c97a6b110_0, 0, 1;
    %jmp T_13.9;
T_13.2 ;
    %load/vec4 v0x591c97a6bd60_0;
    %load/vec4 v0x591c97a6be40_0;
    %and;
    %store/vec4 v0x591c97a6c0e0_0, 0, 8;
    %jmp T_13.9;
T_13.3 ;
    %load/vec4 v0x591c97a6bd60_0;
    %load/vec4 v0x591c97a6be40_0;
    %or;
    %store/vec4 v0x591c97a6c0e0_0, 0, 8;
    %jmp T_13.9;
T_13.4 ;
    %load/vec4 v0x591c97a6bd60_0;
    %load/vec4 v0x591c97a6be40_0;
    %xor;
    %store/vec4 v0x591c97a6c0e0_0, 0, 8;
    %jmp T_13.9;
T_13.5 ;
    %load/vec4 v0x591c97a6bd60_0;
    %inv;
    %store/vec4 v0x591c97a6c0e0_0, 0, 8;
    %jmp T_13.9;
T_13.6 ;
    %load/vec4 v0x591c97a6be40_0;
    %inv;
    %store/vec4 v0x591c97a6c0e0_0, 0, 8;
    %jmp T_13.9;
T_13.7 ;
    %load/vec4 v0x591c97a6bd60_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x591c97a6c0e0_0, 0, 8;
    %load/vec4 v0x591c97a6bd60_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x591c97a6aef0_0, 0, 1;
    %jmp T_13.9;
T_13.8 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x591c97a6bd60_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x591c97a6c0e0_0, 0, 8;
    %load/vec4 v0x591c97a6bd60_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x591c97a6aef0_0, 0, 1;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x591c97a3c230;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x591c97a70830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x591c97a70980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x591c97a70770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x591c97a70bc0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x591c97a3c230;
T_15 ;
    %vpi_call 4 25 "$dumpfile", "out/dump.vcd" {0 0 0};
    %vpi_call 4 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x591c97a3c230 {0 0 0};
    %vpi_call 4 27 "$readmemb", "im.dat", v0x591c97a6d660 {0 0 0};
    %vpi_call 4 30 "$display", "\012----- STARTING TEST 0: MOV A,Lit & MOV B,Lit -----" {0 0 0};
    %delay 3, 0;
    %vpi_call 4 33 "$display", "CHECK @ t=%0t: After MOV A, 42 -> regA = %d", $time, v0x591c97a70a20_0 {0 0 0};
    %load/vec4 v0x591c97a70a20_0;
    %cmpi/ne 42, 0, 8;
    %jmp/0xz  T_15.0, 6;
    %vpi_call 4 35 "$error", "FAIL: regA expected 42, got %d", v0x591c97a70a20_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a70980_0, 0, 1;
T_15.0 ;
    %delay 2, 0;
    %vpi_call 4 40 "$display", "CHECK @ t=%0t: After MOV B, 123 -> regB = %d", $time, v0x591c97a70ae0_0 {0 0 0};
    %load/vec4 v0x591c97a70ae0_0;
    %cmpi/ne 123, 0, 8;
    %jmp/0xz  T_15.2, 6;
    %vpi_call 4 42 "$error", "FAIL: regB expected 123, got %d", v0x591c97a70ae0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a70980_0, 0, 1;
T_15.2 ;
    %load/vec4 v0x591c97a70980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %vpi_call 4 47 "$display", ">>>>> MOV TEST PASSED! <<<<< " {0 0 0};
    %jmp T_15.5;
T_15.4 ;
    %vpi_call 4 49 "$display", ">>>>> MOV TEST FAILED! <<<<< " {0 0 0};
T_15.5 ;
    %vpi_call 4 53 "$display", "\012----- STARTING TEST 1: ADD A, B -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 4 56 "$display", "CHECK @ t=%0t: After MOV A, 2 -> regA = %d", $time, v0x591c97a70a20_0 {0 0 0};
    %load/vec4 v0x591c97a70a20_0;
    %cmpi/ne 2, 0, 8;
    %jmp/0xz  T_15.6, 6;
    %vpi_call 4 58 "$error", "FAIL: regA expected 2, got %d", v0x591c97a70a20_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a70770_0, 0, 1;
T_15.6 ;
    %delay 2, 0;
    %vpi_call 4 63 "$display", "CHECK @ t=%0t: After MOV B, 3 -> regB = %d", $time, v0x591c97a70ae0_0 {0 0 0};
    %load/vec4 v0x591c97a70ae0_0;
    %cmpi/ne 3, 0, 8;
    %jmp/0xz  T_15.8, 6;
    %vpi_call 4 65 "$error", "FAIL: regB expected 3, got %d", v0x591c97a70ae0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a70770_0, 0, 1;
T_15.8 ;
    %delay 2, 0;
    %vpi_call 4 70 "$display", "CHECK @ t=%0t: After ADD A, B -> regA = %d", $time, v0x591c97a70a20_0 {0 0 0};
    %load/vec4 v0x591c97a70a20_0;
    %cmpi/ne 5, 0, 8;
    %jmp/0xz  T_15.10, 6;
    %vpi_call 4 72 "$error", "FAIL: regA expected 5 (2+3), got %d", v0x591c97a70a20_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a70770_0, 0, 1;
T_15.10 ;
    %load/vec4 v0x591c97a70770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.12, 8;
    %vpi_call 4 77 "$display", ">>>>> ADD TEST PASSED! <<<<< " {0 0 0};
    %jmp T_15.13;
T_15.12 ;
    %vpi_call 4 79 "$display", ">>>>> ADD TEST FAILED! <<<<< " {0 0 0};
T_15.13 ;
    %vpi_call 4 83 "$display", "\012----- STARTING TEST 2: SHL A, A -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 4 86 "$display", "CHECK @ t=%0t: After MOV A, 5 -> regA = %d", $time, v0x591c97a70a20_0 {0 0 0};
    %load/vec4 v0x591c97a70a20_0;
    %cmpi/ne 5, 0, 8;
    %jmp/0xz  T_15.14, 6;
    %vpi_call 4 88 "$error", "FAIL: regA expected 5, got %d", v0x591c97a70a20_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a70bc0_0, 0, 1;
T_15.14 ;
    %delay 2, 0;
    %vpi_call 4 93 "$display", "CHECK @ t=%0t: After SHL A, A -> regA = %d", $time, v0x591c97a70a20_0 {0 0 0};
    %load/vec4 v0x591c97a70a20_0;
    %cmpi/ne 10, 0, 8;
    %jmp/0xz  T_15.16, 6;
    %vpi_call 4 95 "$error", "FAIL: regA expected 10 (5<<1), got %d", v0x591c97a70a20_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c97a70bc0_0, 0, 1;
T_15.16 ;
    %load/vec4 v0x591c97a70bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.18, 8;
    %vpi_call 4 100 "$display", ">>>>> SHL TEST PASSED! <<<<< " {0 0 0};
    %jmp T_15.19;
T_15.18 ;
    %vpi_call 4 102 "$display", ">>>>> SHL TEST FAILED! <<<<< " {0 0 0};
T_15.19 ;
    %delay 2, 0;
    %vpi_call 4 106 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x591c97a3c230;
T_16 ;
    %delay 1, 0;
    %load/vec4 v0x591c97a70830_0;
    %inv;
    %store/vec4 v0x591c97a70830_0, 0, 1;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "data_memory.v";
    "muxData.v";
    "testbench.v";
    "computer.v";
    "alu.v";
    "control_unit.v";
    "instruction_memory.v";
    "pc.v";
    "muxA.v";
    "muxB.v";
    "register.v";
