// Seed: 4229114582
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign #id_3 id_1 = 1;
  timeprecision 1ps;
endmodule
module module_0 (
    output uwire id_0,
    input wire id_1,
    input wire id_2,
    input supply0 id_3,
    output supply1 id_4,
    input supply1 id_5,
    input tri0 id_6,
    output wor id_7,
    input supply1 id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply0 module_1
);
  assign id_7 = 1 << id_3;
  assign id_4 = id_1;
  uwire id_13 = 1'b0;
  tri   id_14 = 1;
  module_0(
      id_13, id_13
  );
  assign id_14 = 1;
  id_15 :
  assert property (@(negedge 1'b0) id_5)
  else $display(id_5, 1);
  tri1  id_16 = id_15;
  uwire id_17;
  wand  id_18;
  assign id_0 = id_14;
  id_19(
      id_3, id_9, 1, id_0, id_17
  );
  wire id_20;
  assign id_18 = id_15;
endmodule
