
autotiller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ae8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c50  08009c88  08009c88  0000ac88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a8d8  0800a8d8  0000c1ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800a8d8  0800a8d8  0000b8d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a8e0  0800a8e0  0000c1ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a8e0  0800a8e0  0000b8e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a8e4  0800a8e4  0000b8e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800a8e8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000794  200001ec  0800aad4  0000c1ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000980  0800aad4  0000c980  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010a30  00000000  00000000  0000c21c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002546  00000000  00000000  0001cc4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d98  00000000  00000000  0001f198  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a9c  00000000  00000000  0001ff30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018e94  00000000  00000000  000209cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011821  00000000  00000000  00039860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097f22  00000000  00000000  0004b081  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e2fa3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004af4  00000000  00000000  000e2fe8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000e7adc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001ec 	.word	0x200001ec
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009c70 	.word	0x08009c70

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f0 	.word	0x200001f0
 80001dc:	08009c70 	.word	0x08009c70

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96a 	b.w	8000ea4 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	460c      	mov	r4, r1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d14e      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf4:	4694      	mov	ip, r2
 8000bf6:	458c      	cmp	ip, r1
 8000bf8:	4686      	mov	lr, r0
 8000bfa:	fab2 f282 	clz	r2, r2
 8000bfe:	d962      	bls.n	8000cc6 <__udivmoddi4+0xde>
 8000c00:	b14a      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c02:	f1c2 0320 	rsb	r3, r2, #32
 8000c06:	4091      	lsls	r1, r2
 8000c08:	fa20 f303 	lsr.w	r3, r0, r3
 8000c0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c10:	4319      	orrs	r1, r3
 8000c12:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c1a:	fa1f f68c 	uxth.w	r6, ip
 8000c1e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c26:	fb07 1114 	mls	r1, r7, r4, r1
 8000c2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2e:	fb04 f106 	mul.w	r1, r4, r6
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c3e:	f080 8112 	bcs.w	8000e66 <__udivmoddi4+0x27e>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 810f 	bls.w	8000e66 <__udivmoddi4+0x27e>
 8000c48:	3c02      	subs	r4, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a59      	subs	r1, r3, r1
 8000c4e:	fa1f f38e 	uxth.w	r3, lr
 8000c52:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c56:	fb07 1110 	mls	r1, r7, r0, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb00 f606 	mul.w	r6, r0, r6
 8000c62:	429e      	cmp	r6, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x94>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c6e:	f080 80fc 	bcs.w	8000e6a <__udivmoddi4+0x282>
 8000c72:	429e      	cmp	r6, r3
 8000c74:	f240 80f9 	bls.w	8000e6a <__udivmoddi4+0x282>
 8000c78:	4463      	add	r3, ip
 8000c7a:	3802      	subs	r0, #2
 8000c7c:	1b9b      	subs	r3, r3, r6
 8000c7e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11d      	cbz	r5, 8000c8e <__udivmoddi4+0xa6>
 8000c86:	40d3      	lsrs	r3, r2
 8000c88:	2200      	movs	r2, #0
 8000c8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d905      	bls.n	8000ca2 <__udivmoddi4+0xba>
 8000c96:	b10d      	cbz	r5, 8000c9c <__udivmoddi4+0xb4>
 8000c98:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e7f5      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000ca2:	fab3 f183 	clz	r1, r3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d146      	bne.n	8000d38 <__udivmoddi4+0x150>
 8000caa:	42a3      	cmp	r3, r4
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xcc>
 8000cae:	4290      	cmp	r0, r2
 8000cb0:	f0c0 80f0 	bcc.w	8000e94 <__udivmoddi4+0x2ac>
 8000cb4:	1a86      	subs	r6, r0, r2
 8000cb6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	2d00      	cmp	r5, #0
 8000cbe:	d0e6      	beq.n	8000c8e <__udivmoddi4+0xa6>
 8000cc0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cc4:	e7e3      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	f040 8090 	bne.w	8000dec <__udivmoddi4+0x204>
 8000ccc:	eba1 040c 	sub.w	r4, r1, ip
 8000cd0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd4:	fa1f f78c 	uxth.w	r7, ip
 8000cd8:	2101      	movs	r1, #1
 8000cda:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cde:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce2:	fb08 4416 	mls	r4, r8, r6, r4
 8000ce6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cea:	fb07 f006 	mul.w	r0, r7, r6
 8000cee:	4298      	cmp	r0, r3
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x11c>
 8000cf2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cf6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x11a>
 8000cfc:	4298      	cmp	r0, r3
 8000cfe:	f200 80cd 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000d02:	4626      	mov	r6, r4
 8000d04:	1a1c      	subs	r4, r3, r0
 8000d06:	fa1f f38e 	uxth.w	r3, lr
 8000d0a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d0e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d16:	fb00 f707 	mul.w	r7, r0, r7
 8000d1a:	429f      	cmp	r7, r3
 8000d1c:	d908      	bls.n	8000d30 <__udivmoddi4+0x148>
 8000d1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d22:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x146>
 8000d28:	429f      	cmp	r7, r3
 8000d2a:	f200 80b0 	bhi.w	8000e8e <__udivmoddi4+0x2a6>
 8000d2e:	4620      	mov	r0, r4
 8000d30:	1bdb      	subs	r3, r3, r7
 8000d32:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0x9c>
 8000d38:	f1c1 0620 	rsb	r6, r1, #32
 8000d3c:	408b      	lsls	r3, r1
 8000d3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d42:	431f      	orrs	r7, r3
 8000d44:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d48:	fa04 f301 	lsl.w	r3, r4, r1
 8000d4c:	ea43 030c 	orr.w	r3, r3, ip
 8000d50:	40f4      	lsrs	r4, r6
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	0c38      	lsrs	r0, r7, #16
 8000d58:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d5c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d60:	fa1f fc87 	uxth.w	ip, r7
 8000d64:	fb00 441e 	mls	r4, r0, lr, r4
 8000d68:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d6c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d70:	45a1      	cmp	r9, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	d90a      	bls.n	8000d8e <__udivmoddi4+0x1a6>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d7e:	f080 8084 	bcs.w	8000e8a <__udivmoddi4+0x2a2>
 8000d82:	45a1      	cmp	r9, r4
 8000d84:	f240 8081 	bls.w	8000e8a <__udivmoddi4+0x2a2>
 8000d88:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d8c:	443c      	add	r4, r7
 8000d8e:	eba4 0409 	sub.w	r4, r4, r9
 8000d92:	fa1f f983 	uxth.w	r9, r3
 8000d96:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d9a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d9e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da6:	45a4      	cmp	ip, r4
 8000da8:	d907      	bls.n	8000dba <__udivmoddi4+0x1d2>
 8000daa:	193c      	adds	r4, r7, r4
 8000dac:	f103 30ff 	add.w	r0, r3, #4294967295
 8000db0:	d267      	bcs.n	8000e82 <__udivmoddi4+0x29a>
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d965      	bls.n	8000e82 <__udivmoddi4+0x29a>
 8000db6:	3b02      	subs	r3, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dbe:	fba0 9302 	umull	r9, r3, r0, r2
 8000dc2:	eba4 040c 	sub.w	r4, r4, ip
 8000dc6:	429c      	cmp	r4, r3
 8000dc8:	46ce      	mov	lr, r9
 8000dca:	469c      	mov	ip, r3
 8000dcc:	d351      	bcc.n	8000e72 <__udivmoddi4+0x28a>
 8000dce:	d04e      	beq.n	8000e6e <__udivmoddi4+0x286>
 8000dd0:	b155      	cbz	r5, 8000de8 <__udivmoddi4+0x200>
 8000dd2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dd6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dda:	fa04 f606 	lsl.w	r6, r4, r6
 8000dde:	40cb      	lsrs	r3, r1
 8000de0:	431e      	orrs	r6, r3
 8000de2:	40cc      	lsrs	r4, r1
 8000de4:	e9c5 6400 	strd	r6, r4, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	e750      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000dec:	f1c2 0320 	rsb	r3, r2, #32
 8000df0:	fa20 f103 	lsr.w	r1, r0, r3
 8000df4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dfc:	4094      	lsls	r4, r2
 8000dfe:	430c      	orrs	r4, r1
 8000e00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e04:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e08:	fa1f f78c 	uxth.w	r7, ip
 8000e0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e10:	fb08 3110 	mls	r1, r8, r0, r3
 8000e14:	0c23      	lsrs	r3, r4, #16
 8000e16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1a:	fb00 f107 	mul.w	r1, r0, r7
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	d908      	bls.n	8000e34 <__udivmoddi4+0x24c>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e2a:	d22c      	bcs.n	8000e86 <__udivmoddi4+0x29e>
 8000e2c:	4299      	cmp	r1, r3
 8000e2e:	d92a      	bls.n	8000e86 <__udivmoddi4+0x29e>
 8000e30:	3802      	subs	r0, #2
 8000e32:	4463      	add	r3, ip
 8000e34:	1a5b      	subs	r3, r3, r1
 8000e36:	b2a4      	uxth	r4, r4
 8000e38:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e3c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e44:	fb01 f307 	mul.w	r3, r1, r7
 8000e48:	42a3      	cmp	r3, r4
 8000e4a:	d908      	bls.n	8000e5e <__udivmoddi4+0x276>
 8000e4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e50:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e54:	d213      	bcs.n	8000e7e <__udivmoddi4+0x296>
 8000e56:	42a3      	cmp	r3, r4
 8000e58:	d911      	bls.n	8000e7e <__udivmoddi4+0x296>
 8000e5a:	3902      	subs	r1, #2
 8000e5c:	4464      	add	r4, ip
 8000e5e:	1ae4      	subs	r4, r4, r3
 8000e60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e64:	e739      	b.n	8000cda <__udivmoddi4+0xf2>
 8000e66:	4604      	mov	r4, r0
 8000e68:	e6f0      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e6a:	4608      	mov	r0, r1
 8000e6c:	e706      	b.n	8000c7c <__udivmoddi4+0x94>
 8000e6e:	45c8      	cmp	r8, r9
 8000e70:	d2ae      	bcs.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e72:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e76:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e7a:	3801      	subs	r0, #1
 8000e7c:	e7a8      	b.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e7e:	4631      	mov	r1, r6
 8000e80:	e7ed      	b.n	8000e5e <__udivmoddi4+0x276>
 8000e82:	4603      	mov	r3, r0
 8000e84:	e799      	b.n	8000dba <__udivmoddi4+0x1d2>
 8000e86:	4630      	mov	r0, r6
 8000e88:	e7d4      	b.n	8000e34 <__udivmoddi4+0x24c>
 8000e8a:	46d6      	mov	lr, sl
 8000e8c:	e77f      	b.n	8000d8e <__udivmoddi4+0x1a6>
 8000e8e:	4463      	add	r3, ip
 8000e90:	3802      	subs	r0, #2
 8000e92:	e74d      	b.n	8000d30 <__udivmoddi4+0x148>
 8000e94:	4606      	mov	r6, r0
 8000e96:	4623      	mov	r3, r4
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e70f      	b.n	8000cbc <__udivmoddi4+0xd4>
 8000e9c:	3e02      	subs	r6, #2
 8000e9e:	4463      	add	r3, ip
 8000ea0:	e730      	b.n	8000d04 <__udivmoddi4+0x11c>
 8000ea2:	bf00      	nop

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <push_pull_init>:
  * @param
  * @param
  * @retval None
  */
void push_pull_init(GPIO_TypeDef* GPIO_forward_port, uint16_t GPIO_forward_pin, GPIO_TypeDef* GPIO_reverse_port, uint16_t GPIO_reverse_pin)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	60f8      	str	r0, [r7, #12]
 8000eb0:	607a      	str	r2, [r7, #4]
 8000eb2:	461a      	mov	r2, r3
 8000eb4:	460b      	mov	r3, r1
 8000eb6:	817b      	strh	r3, [r7, #10]
 8000eb8:	4613      	mov	r3, r2
 8000eba:	813b      	strh	r3, [r7, #8]
	state = 1;
 8000ebc:	4b09      	ldr	r3, [pc, #36]	@ (8000ee4 <push_pull_init+0x3c>)
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	601a      	str	r2, [r3, #0]

	HAL_GPIO_WritePin(GPIO_forward_port, GPIO_forward_pin, GPIO_PIN_RESET);
 8000ec2:	897b      	ldrh	r3, [r7, #10]
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	68f8      	ldr	r0, [r7, #12]
 8000eca:	f003 fdd7 	bl	8004a7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIO_reverse_port, GPIO_reverse_pin, GPIO_PIN_RESET);
 8000ece:	893b      	ldrh	r3, [r7, #8]
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	6878      	ldr	r0, [r7, #4]
 8000ed6:	f003 fdd1 	bl	8004a7c <HAL_GPIO_WritePin>

}
 8000eda:	bf00      	nop
 8000edc:	3710      	adds	r7, #16
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	20000208 	.word	0x20000208

08000ee8 <linear_set>:

void linear_set(uint32_t target_value, GPIO_TypeDef* GPIO_forward_port, uint16_t GPIO_forward_pin, GPIO_TypeDef* GPIO_reverse_port, uint16_t GPIO_reverse_pin, uint32_t pot)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	60f8      	str	r0, [r7, #12]
 8000ef0:	60b9      	str	r1, [r7, #8]
 8000ef2:	603b      	str	r3, [r7, #0]
 8000ef4:	4613      	mov	r3, r2
 8000ef6:	80fb      	strh	r3, [r7, #6]

	if(target_value > 0 && target_value < 1100)
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d029      	beq.n	8000f52 <linear_set+0x6a>
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	f240 424b 	movw	r2, #1099	@ 0x44b
 8000f04:	4293      	cmp	r3, r2
 8000f06:	d824      	bhi.n	8000f52 <linear_set+0x6a>
	{

		//printf("1\t");
		if((target_value+THRESHOLD) <= pot)
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	331e      	adds	r3, #30
 8000f0c:	69fa      	ldr	r2, [r7, #28]
 8000f0e:	429a      	cmp	r2, r3
 8000f10:	d306      	bcc.n	8000f20 <linear_set+0x38>
		{
			HAL_GPIO_WritePin(GPIO_forward_port, GPIO_forward_pin, GPIO_PIN_SET);
 8000f12:	88fb      	ldrh	r3, [r7, #6]
 8000f14:	2201      	movs	r2, #1
 8000f16:	4619      	mov	r1, r3
 8000f18:	68b8      	ldr	r0, [r7, #8]
 8000f1a:	f003 fdaf 	bl	8004a7c <HAL_GPIO_WritePin>
 8000f1e:	e005      	b.n	8000f2c <linear_set+0x44>
			//printf("2\t");
		}
		else
		{
			HAL_GPIO_WritePin(GPIO_forward_port, GPIO_forward_pin, GPIO_PIN_RESET);
 8000f20:	88fb      	ldrh	r3, [r7, #6]
 8000f22:	2200      	movs	r2, #0
 8000f24:	4619      	mov	r1, r3
 8000f26:	68b8      	ldr	r0, [r7, #8]
 8000f28:	f003 fda8 	bl	8004a7c <HAL_GPIO_WritePin>
			//printf("2.5\t");
		}

		if((target_value- THRESHOLD) >= pot)
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	3b1e      	subs	r3, #30
 8000f30:	69fa      	ldr	r2, [r7, #28]
 8000f32:	429a      	cmp	r2, r3
 8000f34:	d806      	bhi.n	8000f44 <linear_set+0x5c>
		{
			HAL_GPIO_WritePin(GPIO_reverse_port, GPIO_reverse_pin, GPIO_PIN_SET);
 8000f36:	8b3b      	ldrh	r3, [r7, #24]
 8000f38:	2201      	movs	r2, #1
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	6838      	ldr	r0, [r7, #0]
 8000f3e:	f003 fd9d 	bl	8004a7c <HAL_GPIO_WritePin>
		if((target_value- THRESHOLD) >= pot)
 8000f42:	e010      	b.n	8000f66 <linear_set+0x7e>
			//printf("3\t");
		}
		else
		{
			HAL_GPIO_WritePin(GPIO_reverse_port, GPIO_reverse_pin, GPIO_PIN_RESET);
 8000f44:	8b3b      	ldrh	r3, [r7, #24]
 8000f46:	2200      	movs	r2, #0
 8000f48:	4619      	mov	r1, r3
 8000f4a:	6838      	ldr	r0, [r7, #0]
 8000f4c:	f003 fd96 	bl	8004a7c <HAL_GPIO_WritePin>
		if((target_value- THRESHOLD) >= pot)
 8000f50:	e009      	b.n	8000f66 <linear_set+0x7e>
		}

	}
	else
	{
		printf("Error, target value is outside of range");
 8000f52:	4807      	ldr	r0, [pc, #28]	@ (8000f70 <linear_set+0x88>)
 8000f54:	f006 fd9a 	bl	8007a8c <iprintf>
		fflush(stdout);
 8000f58:	4b06      	ldr	r3, [pc, #24]	@ (8000f74 <linear_set+0x8c>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	689b      	ldr	r3, [r3, #8]
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f006 fcbe 	bl	80078e0 <fflush>
	}


}
 8000f64:	bf00      	nop
 8000f66:	bf00      	nop
 8000f68:	3710      	adds	r7, #16
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	08009c88 	.word	0x08009c88
 8000f74:	20000030 	.word	0x20000030

08000f78 <remap_val>:
  * @param
  * @param
  * @retval None
  */
int remap_val(float value, float in_min, float in_max, float out_min, float out_max)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b087      	sub	sp, #28
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	ed87 0a05 	vstr	s0, [r7, #20]
 8000f82:	edc7 0a04 	vstr	s1, [r7, #16]
 8000f86:	ed87 1a03 	vstr	s2, [r7, #12]
 8000f8a:	edc7 1a02 	vstr	s3, [r7, #8]
 8000f8e:	ed87 2a01 	vstr	s4, [r7, #4]
	return (value - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8000f92:	ed97 7a05 	vldr	s14, [r7, #20]
 8000f96:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f9a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000f9e:	edd7 6a01 	vldr	s13, [r7, #4]
 8000fa2:	edd7 7a02 	vldr	s15, [r7, #8]
 8000fa6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000faa:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000fae:	ed97 7a03 	vldr	s14, [r7, #12]
 8000fb2:	edd7 7a04 	vldr	s15, [r7, #16]
 8000fb6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000fbe:	edd7 7a02 	vldr	s15, [r7, #8]
 8000fc2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fc6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000fca:	ee17 3a90 	vmov	r3, s15
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	371c      	adds	r7, #28
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr
	...

08000fdc <bno055_init>:
 *
 *  Return:
 *  > `bool`: `true` if none of the init steps fail, `false` else
 * ---------------------------------------------------------------
 */
error_bno bno055_init(bno055_t* imu) {
 8000fdc:	b590      	push	{r4, r7, lr}
 8000fde:	b0af      	sub	sp, #188	@ 0xbc
 8000fe0:	af2a      	add	r7, sp, #168	@ 0xa8
 8000fe2:	6078      	str	r0, [r7, #4]
    u8 id = 0;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	73bb      	strb	r3, [r7, #14]
    error_bno err;

    imu->addr = (imu->addr << 1);
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	799b      	ldrb	r3, [r3, #6]
 8000fec:	005b      	lsls	r3, r3, #1
 8000fee:	b2da      	uxtb	r2, r3
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	719a      	strb	r2, [r3, #6]
    err = bno055_read_regs(*imu, BNO_CHIP_ID, &id, 1);
 8000ff4:	687c      	ldr	r4, [r7, #4]
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	9329      	str	r3, [sp, #164]	@ 0xa4
 8000ffa:	f107 030e 	add.w	r3, r7, #14
 8000ffe:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001000:	2300      	movs	r3, #0
 8001002:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001004:	4668      	mov	r0, sp
 8001006:	f104 0310 	add.w	r3, r4, #16
 800100a:	229c      	movs	r2, #156	@ 0x9c
 800100c:	4619      	mov	r1, r3
 800100e:	f006 ff24 	bl	8007e5a <memcpy>
 8001012:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001016:	f001 fbb6 	bl	8002786 <bno055_read_regs>
 800101a:	4603      	mov	r3, r0
 800101c:	73fb      	strb	r3, [r7, #15]
    if (err != BNO_OK) {
 800101e:	7bfb      	ldrb	r3, [r7, #15]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d001      	beq.n	8001028 <bno055_init+0x4c>
        return err;
 8001024:	7bfb      	ldrb	r3, [r7, #15]
 8001026:	e0b6      	b.n	8001196 <bno055_init+0x1ba>
    }
    if (id != BNO_DEF_CHIP_ID) {
 8001028:	7bbb      	ldrb	r3, [r7, #14]
 800102a:	2ba0      	cmp	r3, #160	@ 0xa0
 800102c:	d001      	beq.n	8001032 <bno055_init+0x56>
        return BNO_ERR_WRONG_CHIP_ID;
 800102e:	2306      	movs	r3, #6
 8001030:	e0b1      	b.n	8001196 <bno055_init+0x1ba>
    }
    if ((err = bno055_set_opmode(imu, BNO_MODE_CONFIG)) != BNO_OK) {
 8001032:	2100      	movs	r1, #0
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f001 fa74 	bl	8002522 <bno055_set_opmode>
 800103a:	4603      	mov	r3, r0
 800103c:	73fb      	strb	r3, [r7, #15]
 800103e:	7bfb      	ldrb	r3, [r7, #15]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d001      	beq.n	8001048 <bno055_init+0x6c>
        return err;
 8001044:	7bfb      	ldrb	r3, [r7, #15]
 8001046:	e0a6      	b.n	8001196 <bno055_init+0x1ba>
    }
    HAL_Delay(2);
 8001048:	2002      	movs	r0, #2
 800104a:	f002 fe97 	bl	8003d7c <HAL_Delay>
    bno055_reset(imu);
 800104e:	6878      	ldr	r0, [r7, #4]
 8001050:	f001 fb53 	bl	80026fa <bno055_reset>
    HAL_Delay(5000);
 8001054:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001058:	f002 fe90 	bl	8003d7c <HAL_Delay>
    if ((err = bno055_set_pwr_mode(imu, BNO_PWR_NORMAL)) != BNO_OK) {
 800105c:	2100      	movs	r1, #0
 800105e:	6878      	ldr	r0, [r7, #4]
 8001060:	f001 faee 	bl	8002640 <bno055_set_pwr_mode>
 8001064:	4603      	mov	r3, r0
 8001066:	73fb      	strb	r3, [r7, #15]
 8001068:	7bfb      	ldrb	r3, [r7, #15]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <bno055_init+0x96>
        return err;
 800106e:	7bfb      	ldrb	r3, [r7, #15]
 8001070:	e091      	b.n	8001196 <bno055_init+0x1ba>
    }
    HAL_Delay(10);
 8001072:	200a      	movs	r0, #10
 8001074:	f002 fe82 	bl	8003d7c <HAL_Delay>
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001078:	2100      	movs	r1, #0
 800107a:	6878      	ldr	r0, [r7, #4]
 800107c:	f001 fbe7 	bl	800284e <bno055_set_page>
 8001080:	4603      	mov	r3, r0
 8001082:	73fb      	strb	r3, [r7, #15]
 8001084:	7bfb      	ldrb	r3, [r7, #15]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <bno055_init+0xb2>
        return err;
 800108a:	7bfb      	ldrb	r3, [r7, #15]
 800108c:	e083      	b.n	8001196 <bno055_init+0x1ba>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 800108e:	200c      	movs	r0, #12
 8001090:	f002 fe74 	bl	8003d7c <HAL_Delay>
    bno055_on(imu);
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f001 fb53 	bl	8002740 <bno055_on>
    if ((err = bno055_set_opmode(imu, imu->mode)) != BNO_OK) {
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	791b      	ldrb	r3, [r3, #4]
 800109e:	4619      	mov	r1, r3
 80010a0:	6878      	ldr	r0, [r7, #4]
 80010a2:	f001 fa3e 	bl	8002522 <bno055_set_opmode>
 80010a6:	4603      	mov	r3, r0
 80010a8:	73fb      	strb	r3, [r7, #15]
 80010aa:	7bfb      	ldrb	r3, [r7, #15]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <bno055_init+0xd8>
        return err;
 80010b0:	7bfb      	ldrb	r3, [r7, #15]
 80010b2:	e070      	b.n	8001196 <bno055_init+0x1ba>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 80010b4:	2018      	movs	r0, #24
 80010b6:	f002 fe61 	bl	8003d7c <HAL_Delay>

    imu->temperature = &bno055_temperature;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4a38      	ldr	r2, [pc, #224]	@ (80011a0 <bno055_init+0x1c4>)
 80010be:	625a      	str	r2, [r3, #36]	@ 0x24
    imu->acc_x = &bno055_acc_x;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	4a38      	ldr	r2, [pc, #224]	@ (80011a4 <bno055_init+0x1c8>)
 80010c4:	629a      	str	r2, [r3, #40]	@ 0x28
    imu->acc_y = &bno055_acc_y;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4a37      	ldr	r2, [pc, #220]	@ (80011a8 <bno055_init+0x1cc>)
 80010ca:	62da      	str	r2, [r3, #44]	@ 0x2c
    imu->acc_z = &bno055_acc_z;
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	4a37      	ldr	r2, [pc, #220]	@ (80011ac <bno055_init+0x1d0>)
 80010d0:	631a      	str	r2, [r3, #48]	@ 0x30
    imu->acc = &bno055_acc;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4a36      	ldr	r2, [pc, #216]	@ (80011b0 <bno055_init+0x1d4>)
 80010d6:	635a      	str	r2, [r3, #52]	@ 0x34
    imu->linear_acc_x = &bno055_linear_acc_x;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	4a36      	ldr	r2, [pc, #216]	@ (80011b4 <bno055_init+0x1d8>)
 80010dc:	639a      	str	r2, [r3, #56]	@ 0x38
    imu->linear_acc_y = &bno055_linear_acc_y;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	4a35      	ldr	r2, [pc, #212]	@ (80011b8 <bno055_init+0x1dc>)
 80010e2:	63da      	str	r2, [r3, #60]	@ 0x3c
    imu->linear_acc_z = &bno055_linear_acc_z;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	4a35      	ldr	r2, [pc, #212]	@ (80011bc <bno055_init+0x1e0>)
 80010e8:	641a      	str	r2, [r3, #64]	@ 0x40
    imu->linear_acc = &bno055_linear_acc;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	4a34      	ldr	r2, [pc, #208]	@ (80011c0 <bno055_init+0x1e4>)
 80010ee:	645a      	str	r2, [r3, #68]	@ 0x44
    imu->gyro_x = &bno055_gyro_x;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	4a34      	ldr	r2, [pc, #208]	@ (80011c4 <bno055_init+0x1e8>)
 80010f4:	649a      	str	r2, [r3, #72]	@ 0x48
    imu->gyro_y = &bno055_gyro_y;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	4a33      	ldr	r2, [pc, #204]	@ (80011c8 <bno055_init+0x1ec>)
 80010fa:	64da      	str	r2, [r3, #76]	@ 0x4c
    imu->gyro_z = &bno055_gyro_z;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	4a33      	ldr	r2, [pc, #204]	@ (80011cc <bno055_init+0x1f0>)
 8001100:	651a      	str	r2, [r3, #80]	@ 0x50
    imu->gyro = &bno055_gyro;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	4a32      	ldr	r2, [pc, #200]	@ (80011d0 <bno055_init+0x1f4>)
 8001106:	655a      	str	r2, [r3, #84]	@ 0x54
    imu->mag_x = &bno055_mag_x;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	4a32      	ldr	r2, [pc, #200]	@ (80011d4 <bno055_init+0x1f8>)
 800110c:	659a      	str	r2, [r3, #88]	@ 0x58
    imu->mag_y = &bno055_mag_y;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4a31      	ldr	r2, [pc, #196]	@ (80011d8 <bno055_init+0x1fc>)
 8001112:	65da      	str	r2, [r3, #92]	@ 0x5c
    imu->mag_z = &bno055_mag_z;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	4a31      	ldr	r2, [pc, #196]	@ (80011dc <bno055_init+0x200>)
 8001118:	661a      	str	r2, [r3, #96]	@ 0x60
    imu->mag = &bno055_mag;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4a30      	ldr	r2, [pc, #192]	@ (80011e0 <bno055_init+0x204>)
 800111e:	665a      	str	r2, [r3, #100]	@ 0x64
    imu->gravity_x = &bno055_gravity_x;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	4a30      	ldr	r2, [pc, #192]	@ (80011e4 <bno055_init+0x208>)
 8001124:	669a      	str	r2, [r3, #104]	@ 0x68
    imu->gravity_y = &bno055_gravity_y;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4a2f      	ldr	r2, [pc, #188]	@ (80011e8 <bno055_init+0x20c>)
 800112a:	66da      	str	r2, [r3, #108]	@ 0x6c
    imu->gravity_z = &bno055_gravity_z;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	4a2f      	ldr	r2, [pc, #188]	@ (80011ec <bno055_init+0x210>)
 8001130:	671a      	str	r2, [r3, #112]	@ 0x70
    imu->gravity = &bno055_gravity;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	4a2e      	ldr	r2, [pc, #184]	@ (80011f0 <bno055_init+0x214>)
 8001136:	675a      	str	r2, [r3, #116]	@ 0x74
    imu->euler_yaw = &bno055_euler_yaw;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	4a2e      	ldr	r2, [pc, #184]	@ (80011f4 <bno055_init+0x218>)
 800113c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    imu->euler_roll = &bno055_euler_roll;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	4a2d      	ldr	r2, [pc, #180]	@ (80011f8 <bno055_init+0x21c>)
 8001144:	679a      	str	r2, [r3, #120]	@ 0x78
    imu->euler_pitch = &bno055_euler_pitch;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4a2c      	ldr	r2, [pc, #176]	@ (80011fc <bno055_init+0x220>)
 800114a:	67da      	str	r2, [r3, #124]	@ 0x7c
    imu->euler = &bno055_euler;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	4a2c      	ldr	r2, [pc, #176]	@ (8001200 <bno055_init+0x224>)
 8001150:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    imu->quaternion_w = &bno055_quaternion_w;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	4a2b      	ldr	r2, [pc, #172]	@ (8001204 <bno055_init+0x228>)
 8001158:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    imu->quaternion_x = &bno055_quaternion_x;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	4a2a      	ldr	r2, [pc, #168]	@ (8001208 <bno055_init+0x22c>)
 8001160:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    imu->quaternion_y = &bno055_quaternion_y;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	4a29      	ldr	r2, [pc, #164]	@ (800120c <bno055_init+0x230>)
 8001168:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    imu->quaternion_z = &bno055_quaternion_z;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	4a28      	ldr	r2, [pc, #160]	@ (8001210 <bno055_init+0x234>)
 8001170:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    imu->quaternion = &bno055_quaternion;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	4a27      	ldr	r2, [pc, #156]	@ (8001214 <bno055_init+0x238>)
 8001178:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

    imu->acc_config = &bno055_acc_conf;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	4a26      	ldr	r2, [pc, #152]	@ (8001218 <bno055_init+0x23c>)
 8001180:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    imu->gyr_config = &bno055_gyr_conf;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	4a25      	ldr	r2, [pc, #148]	@ (800121c <bno055_init+0x240>)
 8001188:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
    imu->mag_config = &bno055_mag_conf;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	4a24      	ldr	r2, [pc, #144]	@ (8001220 <bno055_init+0x244>)
 8001190:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
    return BNO_OK;
 8001194:	2300      	movs	r3, #0
}
 8001196:	4618      	mov	r0, r3
 8001198:	3714      	adds	r7, #20
 800119a:	46bd      	mov	sp, r7
 800119c:	bd90      	pop	{r4, r7, pc}
 800119e:	bf00      	nop
 80011a0:	08001225 	.word	0x08001225
 80011a4:	0800128d 	.word	0x0800128d
 80011a8:	0800130d 	.word	0x0800130d
 80011ac:	0800138d 	.word	0x0800138d
 80011b0:	0800140d 	.word	0x0800140d
 80011b4:	080014d9 	.word	0x080014d9
 80011b8:	08001559 	.word	0x08001559
 80011bc:	080015d9 	.word	0x080015d9
 80011c0:	08001659 	.word	0x08001659
 80011c4:	08001725 	.word	0x08001725
 80011c8:	080017a5 	.word	0x080017a5
 80011cc:	08001825 	.word	0x08001825
 80011d0:	080018a5 	.word	0x080018a5
 80011d4:	08001971 	.word	0x08001971
 80011d8:	080019dd 	.word	0x080019dd
 80011dc:	08001a49 	.word	0x08001a49
 80011e0:	08001ab5 	.word	0x08001ab5
 80011e4:	08001b69 	.word	0x08001b69
 80011e8:	08001bed 	.word	0x08001bed
 80011ec:	08001c71 	.word	0x08001c71
 80011f0:	08001cf5 	.word	0x08001cf5
 80011f4:	08001dc1 	.word	0x08001dc1
 80011f8:	08001e45 	.word	0x08001e45
 80011fc:	08001ec9 	.word	0x08001ec9
 8001200:	08001f4d 	.word	0x08001f4d
 8001204:	08002019 	.word	0x08002019
 8001208:	08002089 	.word	0x08002089
 800120c:	080020f9 	.word	0x080020f9
 8001210:	08002169 	.word	0x08002169
 8001214:	080021d9 	.word	0x080021d9
 8001218:	080022b5 	.word	0x080022b5
 800121c:	08002385 	.word	0x08002385
 8001220:	08002453 	.word	0x08002453

08001224 <bno055_temperature>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, `BNO_ERR_X` else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_temperature(bno055_t* imu, s8* buf) {
 8001224:	b590      	push	{r4, r7, lr}
 8001226:	b0af      	sub	sp, #188	@ 0xbc
 8001228:	af2a      	add	r7, sp, #168	@ 0xa8
 800122a:	6078      	str	r0, [r7, #4]
 800122c:	6039      	str	r1, [r7, #0]
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data = 0;
 800122e:	2300      	movs	r3, #0
 8001230:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_read_regs(*imu, BNO_TEMP, &data, 1)) != BNO_OK) {
 8001232:	687c      	ldr	r4, [r7, #4]
 8001234:	2301      	movs	r3, #1
 8001236:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001238:	f107 030e 	add.w	r3, r7, #14
 800123c:	9328      	str	r3, [sp, #160]	@ 0xa0
 800123e:	2334      	movs	r3, #52	@ 0x34
 8001240:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001242:	4668      	mov	r0, sp
 8001244:	f104 0310 	add.w	r3, r4, #16
 8001248:	229c      	movs	r2, #156	@ 0x9c
 800124a:	4619      	mov	r1, r3
 800124c:	f006 fe05 	bl	8007e5a <memcpy>
 8001250:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001254:	f001 fa97 	bl	8002786 <bno055_read_regs>
 8001258:	4603      	mov	r3, r0
 800125a:	73fb      	strb	r3, [r7, #15]
 800125c:	7bfb      	ldrb	r3, [r7, #15]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <bno055_temperature+0x42>
        return err;
 8001262:	7bfb      	ldrb	r3, [r7, #15]
 8001264:	e00d      	b.n	8001282 <bno055_temperature+0x5e>
    }
    *buf = (imu->_temp_unit) ? data * 2 : data;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	7bdb      	ldrb	r3, [r3, #15]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d004      	beq.n	8001278 <bno055_temperature+0x54>
 800126e:	7bbb      	ldrb	r3, [r7, #14]
 8001270:	005b      	lsls	r3, r3, #1
 8001272:	b2db      	uxtb	r3, r3
 8001274:	b25b      	sxtb	r3, r3
 8001276:	e001      	b.n	800127c <bno055_temperature+0x58>
 8001278:	7bbb      	ldrb	r3, [r7, #14]
 800127a:	b25b      	sxtb	r3, r3
 800127c:	683a      	ldr	r2, [r7, #0]
 800127e:	7013      	strb	r3, [r2, #0]
    return BNO_OK;
 8001280:	2300      	movs	r3, #0
}
 8001282:	4618      	mov	r0, r3
 8001284:	3714      	adds	r7, #20
 8001286:	46bd      	mov	sp, r7
 8001288:	bd90      	pop	{r4, r7, pc}
	...

0800128c <bno055_acc_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc_x(bno055_t* imu, f32* buf) {
 800128c:	b590      	push	{r4, r7, lr}
 800128e:	b0af      	sub	sp, #188	@ 0xbc
 8001290:	af2a      	add	r7, sp, #168	@ 0xa8
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_X_LSB, data, 2)) != BNO_OK) {
 8001296:	687c      	ldr	r4, [r7, #4]
 8001298:	2302      	movs	r3, #2
 800129a:	9329      	str	r3, [sp, #164]	@ 0xa4
 800129c:	f107 030c 	add.w	r3, r7, #12
 80012a0:	9328      	str	r3, [sp, #160]	@ 0xa0
 80012a2:	2308      	movs	r3, #8
 80012a4:	9327      	str	r3, [sp, #156]	@ 0x9c
 80012a6:	4668      	mov	r0, sp
 80012a8:	f104 0310 	add.w	r3, r4, #16
 80012ac:	229c      	movs	r2, #156	@ 0x9c
 80012ae:	4619      	mov	r1, r3
 80012b0:	f006 fdd3 	bl	8007e5a <memcpy>
 80012b4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80012b8:	f001 fa65 	bl	8002786 <bno055_read_regs>
 80012bc:	4603      	mov	r3, r0
 80012be:	73fb      	strb	r3, [r7, #15]
 80012c0:	7bfb      	ldrb	r3, [r7, #15]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d001      	beq.n	80012ca <bno055_acc_x+0x3e>
        return err;
 80012c6:	7bfb      	ldrb	r3, [r7, #15]
 80012c8:	e019      	b.n	80012fe <bno055_acc_x+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 80012ca:	7b7b      	ldrb	r3, [r7, #13]
 80012cc:	021b      	lsls	r3, r3, #8
 80012ce:	b21a      	sxth	r2, r3
 80012d0:	7b3b      	ldrb	r3, [r7, #12]
 80012d2:	b21b      	sxth	r3, r3
 80012d4:	4313      	orrs	r3, r2
 80012d6:	b21b      	sxth	r3, r3
 80012d8:	ee07 3a90 	vmov	s15, r3
 80012dc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d102      	bne.n	80012ee <bno055_acc_x+0x62>
 80012e8:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8001308 <bno055_acc_x+0x7c>
 80012ec:	e001      	b.n	80012f2 <bno055_acc_x+0x66>
 80012ee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 80012f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80012fc:	2300      	movs	r3, #0
};
 80012fe:	4618      	mov	r0, r3
 8001300:	3714      	adds	r7, #20
 8001302:	46bd      	mov	sp, r7
 8001304:	bd90      	pop	{r4, r7, pc}
 8001306:	bf00      	nop
 8001308:	42c80000 	.word	0x42c80000

0800130c <bno055_acc_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc_y(bno055_t* imu, f32* buf) {
 800130c:	b590      	push	{r4, r7, lr}
 800130e:	b0af      	sub	sp, #188	@ 0xbc
 8001310:	af2a      	add	r7, sp, #168	@ 0xa8
 8001312:	6078      	str	r0, [r7, #4]
 8001314:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8001316:	687c      	ldr	r4, [r7, #4]
 8001318:	2302      	movs	r3, #2
 800131a:	9329      	str	r3, [sp, #164]	@ 0xa4
 800131c:	f107 030c 	add.w	r3, r7, #12
 8001320:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001322:	230a      	movs	r3, #10
 8001324:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001326:	4668      	mov	r0, sp
 8001328:	f104 0310 	add.w	r3, r4, #16
 800132c:	229c      	movs	r2, #156	@ 0x9c
 800132e:	4619      	mov	r1, r3
 8001330:	f006 fd93 	bl	8007e5a <memcpy>
 8001334:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001338:	f001 fa25 	bl	8002786 <bno055_read_regs>
 800133c:	4603      	mov	r3, r0
 800133e:	73fb      	strb	r3, [r7, #15]
 8001340:	7bfb      	ldrb	r3, [r7, #15]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <bno055_acc_y+0x3e>
        return err;
 8001346:	7bfb      	ldrb	r3, [r7, #15]
 8001348:	e019      	b.n	800137e <bno055_acc_y+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 800134a:	7b7b      	ldrb	r3, [r7, #13]
 800134c:	021b      	lsls	r3, r3, #8
 800134e:	b21a      	sxth	r2, r3
 8001350:	7b3b      	ldrb	r3, [r7, #12]
 8001352:	b21b      	sxth	r3, r3
 8001354:	4313      	orrs	r3, r2
 8001356:	b21b      	sxth	r3, r3
 8001358:	ee07 3a90 	vmov	s15, r3
 800135c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8001364:	2b00      	cmp	r3, #0
 8001366:	d102      	bne.n	800136e <bno055_acc_y+0x62>
 8001368:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8001388 <bno055_acc_y+0x7c>
 800136c:	e001      	b.n	8001372 <bno055_acc_y+0x66>
 800136e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 8001372:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 800137c:	2300      	movs	r3, #0
};
 800137e:	4618      	mov	r0, r3
 8001380:	3714      	adds	r7, #20
 8001382:	46bd      	mov	sp, r7
 8001384:	bd90      	pop	{r4, r7, pc}
 8001386:	bf00      	nop
 8001388:	42c80000 	.word	0x42c80000

0800138c <bno055_acc_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc_z(bno055_t* imu, f32* buf) {
 800138c:	b590      	push	{r4, r7, lr}
 800138e:	b0af      	sub	sp, #188	@ 0xbc
 8001390:	af2a      	add	r7, sp, #168	@ 0xa8
 8001392:	6078      	str	r0, [r7, #4]
 8001394:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_Z_LSB, data, 2)) != BNO_OK) {
 8001396:	687c      	ldr	r4, [r7, #4]
 8001398:	2302      	movs	r3, #2
 800139a:	9329      	str	r3, [sp, #164]	@ 0xa4
 800139c:	f107 030c 	add.w	r3, r7, #12
 80013a0:	9328      	str	r3, [sp, #160]	@ 0xa0
 80013a2:	230c      	movs	r3, #12
 80013a4:	9327      	str	r3, [sp, #156]	@ 0x9c
 80013a6:	4668      	mov	r0, sp
 80013a8:	f104 0310 	add.w	r3, r4, #16
 80013ac:	229c      	movs	r2, #156	@ 0x9c
 80013ae:	4619      	mov	r1, r3
 80013b0:	f006 fd53 	bl	8007e5a <memcpy>
 80013b4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80013b8:	f001 f9e5 	bl	8002786 <bno055_read_regs>
 80013bc:	4603      	mov	r3, r0
 80013be:	73fb      	strb	r3, [r7, #15]
 80013c0:	7bfb      	ldrb	r3, [r7, #15]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <bno055_acc_z+0x3e>
        return err;
 80013c6:	7bfb      	ldrb	r3, [r7, #15]
 80013c8:	e019      	b.n	80013fe <bno055_acc_z+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 80013ca:	7b7b      	ldrb	r3, [r7, #13]
 80013cc:	021b      	lsls	r3, r3, #8
 80013ce:	b21a      	sxth	r2, r3
 80013d0:	7b3b      	ldrb	r3, [r7, #12]
 80013d2:	b21b      	sxth	r3, r3
 80013d4:	4313      	orrs	r3, r2
 80013d6:	b21b      	sxth	r3, r3
 80013d8:	ee07 3a90 	vmov	s15, r3
 80013dc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d102      	bne.n	80013ee <bno055_acc_z+0x62>
 80013e8:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8001408 <bno055_acc_z+0x7c>
 80013ec:	e001      	b.n	80013f2 <bno055_acc_z+0x66>
 80013ee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 80013f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80013fc:	2300      	movs	r3, #0
};
 80013fe:	4618      	mov	r0, r3
 8001400:	3714      	adds	r7, #20
 8001402:	46bd      	mov	sp, r7
 8001404:	bd90      	pop	{r4, r7, pc}
 8001406:	bf00      	nop
 8001408:	42c80000 	.word	0x42c80000

0800140c <bno055_acc>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc(bno055_t* imu, bno055_vec3_t* xyz) {
 800140c:	b590      	push	{r4, r7, lr}
 800140e:	b0b1      	sub	sp, #196	@ 0xc4
 8001410:	af2a      	add	r7, sp, #168	@ 0xa8
 8001412:	6078      	str	r0, [r7, #4]
 8001414:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_X_LSB, data, 6)) != BNO_OK) {
 8001416:	687c      	ldr	r4, [r7, #4]
 8001418:	2306      	movs	r3, #6
 800141a:	9329      	str	r3, [sp, #164]	@ 0xa4
 800141c:	f107 0308 	add.w	r3, r7, #8
 8001420:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001422:	2308      	movs	r3, #8
 8001424:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001426:	4668      	mov	r0, sp
 8001428:	f104 0310 	add.w	r3, r4, #16
 800142c:	229c      	movs	r2, #156	@ 0x9c
 800142e:	4619      	mov	r1, r3
 8001430:	f006 fd13 	bl	8007e5a <memcpy>
 8001434:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001438:	f001 f9a5 	bl	8002786 <bno055_read_regs>
 800143c:	4603      	mov	r3, r0
 800143e:	75fb      	strb	r3, [r7, #23]
 8001440:	7dfb      	ldrb	r3, [r7, #23]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d001      	beq.n	800144a <bno055_acc+0x3e>
        return err;
 8001446:	7dfb      	ldrb	r3, [r7, #23]
 8001448:	e03f      	b.n	80014ca <bno055_acc+0xbe>
    }
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	7b9b      	ldrb	r3, [r3, #14]
                                                           : BNO_ACC_SCALE_MG;
 800144e:	2b00      	cmp	r3, #0
 8001450:	d101      	bne.n	8001456 <bno055_acc+0x4a>
 8001452:	4b20      	ldr	r3, [pc, #128]	@ (80014d4 <bno055_acc+0xc8>)
 8001454:	e001      	b.n	800145a <bno055_acc+0x4e>
 8001456:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 800145a:	613b      	str	r3, [r7, #16]
    xyz->x = (s16)((data[1] << 8) | data[0]) / scale;
 800145c:	7a7b      	ldrb	r3, [r7, #9]
 800145e:	021b      	lsls	r3, r3, #8
 8001460:	b21a      	sxth	r2, r3
 8001462:	7a3b      	ldrb	r3, [r7, #8]
 8001464:	b21b      	sxth	r3, r3
 8001466:	4313      	orrs	r3, r2
 8001468:	b21b      	sxth	r3, r3
 800146a:	ee07 3a90 	vmov	s15, r3
 800146e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001472:	ed97 7a04 	vldr	s14, [r7, #16]
 8001476:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / scale;
 8001480:	7afb      	ldrb	r3, [r7, #11]
 8001482:	021b      	lsls	r3, r3, #8
 8001484:	b21a      	sxth	r2, r3
 8001486:	7abb      	ldrb	r3, [r7, #10]
 8001488:	b21b      	sxth	r3, r3
 800148a:	4313      	orrs	r3, r2
 800148c:	b21b      	sxth	r3, r3
 800148e:	ee07 3a90 	vmov	s15, r3
 8001492:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001496:	ed97 7a04 	vldr	s14, [r7, #16]
 800149a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / scale;
 80014a4:	7b7b      	ldrb	r3, [r7, #13]
 80014a6:	021b      	lsls	r3, r3, #8
 80014a8:	b21a      	sxth	r2, r3
 80014aa:	7b3b      	ldrb	r3, [r7, #12]
 80014ac:	b21b      	sxth	r3, r3
 80014ae:	4313      	orrs	r3, r2
 80014b0:	b21b      	sxth	r3, r3
 80014b2:	ee07 3a90 	vmov	s15, r3
 80014b6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80014ba:	ed97 7a04 	vldr	s14, [r7, #16]
 80014be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 80014c8:	2300      	movs	r3, #0
};
 80014ca:	4618      	mov	r0, r3
 80014cc:	371c      	adds	r7, #28
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd90      	pop	{r4, r7, pc}
 80014d2:	bf00      	nop
 80014d4:	42c80000 	.word	0x42c80000

080014d8 <bno055_linear_acc_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc_x(bno055_t* imu, f32* buf) {
 80014d8:	b590      	push	{r4, r7, lr}
 80014da:	b0af      	sub	sp, #188	@ 0xbc
 80014dc:	af2a      	add	r7, sp, #168	@ 0xa8
 80014de:	6078      	str	r0, [r7, #4]
 80014e0:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_X_LSB, data, 2)) != BNO_OK) {
 80014e2:	687c      	ldr	r4, [r7, #4]
 80014e4:	2302      	movs	r3, #2
 80014e6:	9329      	str	r3, [sp, #164]	@ 0xa4
 80014e8:	f107 030c 	add.w	r3, r7, #12
 80014ec:	9328      	str	r3, [sp, #160]	@ 0xa0
 80014ee:	2328      	movs	r3, #40	@ 0x28
 80014f0:	9327      	str	r3, [sp, #156]	@ 0x9c
 80014f2:	4668      	mov	r0, sp
 80014f4:	f104 0310 	add.w	r3, r4, #16
 80014f8:	229c      	movs	r2, #156	@ 0x9c
 80014fa:	4619      	mov	r1, r3
 80014fc:	f006 fcad 	bl	8007e5a <memcpy>
 8001500:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001504:	f001 f93f 	bl	8002786 <bno055_read_regs>
 8001508:	4603      	mov	r3, r0
 800150a:	73fb      	strb	r3, [r7, #15]
 800150c:	7bfb      	ldrb	r3, [r7, #15]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <bno055_linear_acc_x+0x3e>
        return err;
 8001512:	7bfb      	ldrb	r3, [r7, #15]
 8001514:	e019      	b.n	800154a <bno055_linear_acc_x+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8001516:	7b7b      	ldrb	r3, [r7, #13]
 8001518:	021b      	lsls	r3, r3, #8
 800151a:	b21a      	sxth	r2, r3
 800151c:	7b3b      	ldrb	r3, [r7, #12]
 800151e:	b21b      	sxth	r3, r3
 8001520:	4313      	orrs	r3, r2
 8001522:	b21b      	sxth	r3, r3
 8001524:	ee07 3a90 	vmov	s15, r3
 8001528:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8001530:	2b00      	cmp	r3, #0
 8001532:	d102      	bne.n	800153a <bno055_linear_acc_x+0x62>
 8001534:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8001554 <bno055_linear_acc_x+0x7c>
 8001538:	e001      	b.n	800153e <bno055_linear_acc_x+0x66>
 800153a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 800153e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001548:	2300      	movs	r3, #0
};
 800154a:	4618      	mov	r0, r3
 800154c:	3714      	adds	r7, #20
 800154e:	46bd      	mov	sp, r7
 8001550:	bd90      	pop	{r4, r7, pc}
 8001552:	bf00      	nop
 8001554:	42c80000 	.word	0x42c80000

08001558 <bno055_linear_acc_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc_y(bno055_t* imu, f32* buf) {
 8001558:	b590      	push	{r4, r7, lr}
 800155a:	b0af      	sub	sp, #188	@ 0xbc
 800155c:	af2a      	add	r7, sp, #168	@ 0xa8
 800155e:	6078      	str	r0, [r7, #4]
 8001560:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8001562:	687c      	ldr	r4, [r7, #4]
 8001564:	2302      	movs	r3, #2
 8001566:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001568:	f107 030c 	add.w	r3, r7, #12
 800156c:	9328      	str	r3, [sp, #160]	@ 0xa0
 800156e:	232a      	movs	r3, #42	@ 0x2a
 8001570:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001572:	4668      	mov	r0, sp
 8001574:	f104 0310 	add.w	r3, r4, #16
 8001578:	229c      	movs	r2, #156	@ 0x9c
 800157a:	4619      	mov	r1, r3
 800157c:	f006 fc6d 	bl	8007e5a <memcpy>
 8001580:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001584:	f001 f8ff 	bl	8002786 <bno055_read_regs>
 8001588:	4603      	mov	r3, r0
 800158a:	73fb      	strb	r3, [r7, #15]
 800158c:	7bfb      	ldrb	r3, [r7, #15]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <bno055_linear_acc_y+0x3e>
        return err;
 8001592:	7bfb      	ldrb	r3, [r7, #15]
 8001594:	e019      	b.n	80015ca <bno055_linear_acc_y+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8001596:	7b7b      	ldrb	r3, [r7, #13]
 8001598:	021b      	lsls	r3, r3, #8
 800159a:	b21a      	sxth	r2, r3
 800159c:	7b3b      	ldrb	r3, [r7, #12]
 800159e:	b21b      	sxth	r3, r3
 80015a0:	4313      	orrs	r3, r2
 80015a2:	b21b      	sxth	r3, r3
 80015a4:	ee07 3a90 	vmov	s15, r3
 80015a8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d102      	bne.n	80015ba <bno055_linear_acc_y+0x62>
 80015b4:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80015d4 <bno055_linear_acc_y+0x7c>
 80015b8:	e001      	b.n	80015be <bno055_linear_acc_y+0x66>
 80015ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 80015be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80015c8:	2300      	movs	r3, #0
};
 80015ca:	4618      	mov	r0, r3
 80015cc:	3714      	adds	r7, #20
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd90      	pop	{r4, r7, pc}
 80015d2:	bf00      	nop
 80015d4:	42c80000 	.word	0x42c80000

080015d8 <bno055_linear_acc_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc_z(bno055_t* imu, f32* buf) {
 80015d8:	b590      	push	{r4, r7, lr}
 80015da:	b0af      	sub	sp, #188	@ 0xbc
 80015dc:	af2a      	add	r7, sp, #168	@ 0xa8
 80015de:	6078      	str	r0, [r7, #4]
 80015e0:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_Z_LSB, data, 2)) != BNO_OK) {
 80015e2:	687c      	ldr	r4, [r7, #4]
 80015e4:	2302      	movs	r3, #2
 80015e6:	9329      	str	r3, [sp, #164]	@ 0xa4
 80015e8:	f107 030c 	add.w	r3, r7, #12
 80015ec:	9328      	str	r3, [sp, #160]	@ 0xa0
 80015ee:	232c      	movs	r3, #44	@ 0x2c
 80015f0:	9327      	str	r3, [sp, #156]	@ 0x9c
 80015f2:	4668      	mov	r0, sp
 80015f4:	f104 0310 	add.w	r3, r4, #16
 80015f8:	229c      	movs	r2, #156	@ 0x9c
 80015fa:	4619      	mov	r1, r3
 80015fc:	f006 fc2d 	bl	8007e5a <memcpy>
 8001600:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001604:	f001 f8bf 	bl	8002786 <bno055_read_regs>
 8001608:	4603      	mov	r3, r0
 800160a:	73fb      	strb	r3, [r7, #15]
 800160c:	7bfb      	ldrb	r3, [r7, #15]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <bno055_linear_acc_z+0x3e>
        return err;
 8001612:	7bfb      	ldrb	r3, [r7, #15]
 8001614:	e019      	b.n	800164a <bno055_linear_acc_z+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8001616:	7b7b      	ldrb	r3, [r7, #13]
 8001618:	021b      	lsls	r3, r3, #8
 800161a:	b21a      	sxth	r2, r3
 800161c:	7b3b      	ldrb	r3, [r7, #12]
 800161e:	b21b      	sxth	r3, r3
 8001620:	4313      	orrs	r3, r2
 8001622:	b21b      	sxth	r3, r3
 8001624:	ee07 3a90 	vmov	s15, r3
 8001628:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8001630:	2b00      	cmp	r3, #0
 8001632:	d102      	bne.n	800163a <bno055_linear_acc_z+0x62>
 8001634:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8001654 <bno055_linear_acc_z+0x7c>
 8001638:	e001      	b.n	800163e <bno055_linear_acc_z+0x66>
 800163a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 800163e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001648:	2300      	movs	r3, #0
};
 800164a:	4618      	mov	r0, r3
 800164c:	3714      	adds	r7, #20
 800164e:	46bd      	mov	sp, r7
 8001650:	bd90      	pop	{r4, r7, pc}
 8001652:	bf00      	nop
 8001654:	42c80000 	.word	0x42c80000

08001658 <bno055_linear_acc>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc(bno055_t* imu, bno055_vec3_t* xyz) {
 8001658:	b590      	push	{r4, r7, lr}
 800165a:	b0b1      	sub	sp, #196	@ 0xc4
 800165c:	af2a      	add	r7, sp, #168	@ 0xa8
 800165e:	6078      	str	r0, [r7, #4]
 8001660:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_X_LSB, data, 6)) != BNO_OK) {
 8001662:	687c      	ldr	r4, [r7, #4]
 8001664:	2306      	movs	r3, #6
 8001666:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001668:	f107 0308 	add.w	r3, r7, #8
 800166c:	9328      	str	r3, [sp, #160]	@ 0xa0
 800166e:	2328      	movs	r3, #40	@ 0x28
 8001670:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001672:	4668      	mov	r0, sp
 8001674:	f104 0310 	add.w	r3, r4, #16
 8001678:	229c      	movs	r2, #156	@ 0x9c
 800167a:	4619      	mov	r1, r3
 800167c:	f006 fbed 	bl	8007e5a <memcpy>
 8001680:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001684:	f001 f87f 	bl	8002786 <bno055_read_regs>
 8001688:	4603      	mov	r3, r0
 800168a:	75fb      	strb	r3, [r7, #23]
 800168c:	7dfb      	ldrb	r3, [r7, #23]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <bno055_linear_acc+0x3e>
        return err;
 8001692:	7dfb      	ldrb	r3, [r7, #23]
 8001694:	e03f      	b.n	8001716 <bno055_linear_acc+0xbe>
    }
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	7b9b      	ldrb	r3, [r3, #14]
                                                           : BNO_ACC_SCALE_MG;
 800169a:	2b00      	cmp	r3, #0
 800169c:	d101      	bne.n	80016a2 <bno055_linear_acc+0x4a>
 800169e:	4b20      	ldr	r3, [pc, #128]	@ (8001720 <bno055_linear_acc+0xc8>)
 80016a0:	e001      	b.n	80016a6 <bno055_linear_acc+0x4e>
 80016a2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80016a6:	613b      	str	r3, [r7, #16]
    xyz->x = (s16)((data[1] << 8) | data[0]) / scale;
 80016a8:	7a7b      	ldrb	r3, [r7, #9]
 80016aa:	021b      	lsls	r3, r3, #8
 80016ac:	b21a      	sxth	r2, r3
 80016ae:	7a3b      	ldrb	r3, [r7, #8]
 80016b0:	b21b      	sxth	r3, r3
 80016b2:	4313      	orrs	r3, r2
 80016b4:	b21b      	sxth	r3, r3
 80016b6:	ee07 3a90 	vmov	s15, r3
 80016ba:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80016be:	ed97 7a04 	vldr	s14, [r7, #16]
 80016c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / scale;
 80016cc:	7afb      	ldrb	r3, [r7, #11]
 80016ce:	021b      	lsls	r3, r3, #8
 80016d0:	b21a      	sxth	r2, r3
 80016d2:	7abb      	ldrb	r3, [r7, #10]
 80016d4:	b21b      	sxth	r3, r3
 80016d6:	4313      	orrs	r3, r2
 80016d8:	b21b      	sxth	r3, r3
 80016da:	ee07 3a90 	vmov	s15, r3
 80016de:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80016e2:	ed97 7a04 	vldr	s14, [r7, #16]
 80016e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / scale;
 80016f0:	7b7b      	ldrb	r3, [r7, #13]
 80016f2:	021b      	lsls	r3, r3, #8
 80016f4:	b21a      	sxth	r2, r3
 80016f6:	7b3b      	ldrb	r3, [r7, #12]
 80016f8:	b21b      	sxth	r3, r3
 80016fa:	4313      	orrs	r3, r2
 80016fc:	b21b      	sxth	r3, r3
 80016fe:	ee07 3a90 	vmov	s15, r3
 8001702:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001706:	ed97 7a04 	vldr	s14, [r7, #16]
 800170a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 8001714:	2300      	movs	r3, #0
};
 8001716:	4618      	mov	r0, r3
 8001718:	371c      	adds	r7, #28
 800171a:	46bd      	mov	sp, r7
 800171c:	bd90      	pop	{r4, r7, pc}
 800171e:	bf00      	nop
 8001720:	42c80000 	.word	0x42c80000

08001724 <bno055_gyro_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro_x(bno055_t* imu, f32* buf) {
 8001724:	b590      	push	{r4, r7, lr}
 8001726:	b0af      	sub	sp, #188	@ 0xbc
 8001728:	af2a      	add	r7, sp, #168	@ 0xa8
 800172a:	6078      	str	r0, [r7, #4]
 800172c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_X_LSB, data, 2)) != BNO_OK) {
 800172e:	687c      	ldr	r4, [r7, #4]
 8001730:	2302      	movs	r3, #2
 8001732:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001734:	f107 030c 	add.w	r3, r7, #12
 8001738:	9328      	str	r3, [sp, #160]	@ 0xa0
 800173a:	2314      	movs	r3, #20
 800173c:	9327      	str	r3, [sp, #156]	@ 0x9c
 800173e:	4668      	mov	r0, sp
 8001740:	f104 0310 	add.w	r3, r4, #16
 8001744:	229c      	movs	r2, #156	@ 0x9c
 8001746:	4619      	mov	r1, r3
 8001748:	f006 fb87 	bl	8007e5a <memcpy>
 800174c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001750:	f001 f819 	bl	8002786 <bno055_read_regs>
 8001754:	4603      	mov	r3, r0
 8001756:	73fb      	strb	r3, [r7, #15]
 8001758:	7bfb      	ldrb	r3, [r7, #15]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d001      	beq.n	8001762 <bno055_gyro_x+0x3e>
        return err;
 800175e:	7bfb      	ldrb	r3, [r7, #15]
 8001760:	e019      	b.n	8001796 <bno055_gyro_x+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8001762:	7b7b      	ldrb	r3, [r7, #13]
 8001764:	021b      	lsls	r3, r3, #8
 8001766:	b21a      	sxth	r2, r3
 8001768:	7b3b      	ldrb	r3, [r7, #12]
 800176a:	b21b      	sxth	r3, r3
 800176c:	4313      	orrs	r3, r2
 800176e:	b21b      	sxth	r3, r3
 8001770:	ee07 3a90 	vmov	s15, r3
 8001774:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	7c1b      	ldrb	r3, [r3, #16]
                                                 : BNO_GYR_SCALE_RPS);
 800177c:	2b00      	cmp	r3, #0
 800177e:	d102      	bne.n	8001786 <bno055_gyro_x+0x62>
 8001780:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 8001784:	e001      	b.n	800178a <bno055_gyro_x+0x66>
 8001786:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80017a0 <bno055_gyro_x+0x7c>
    *buf = (s16)((data[1] << 8) | data[0]) /
 800178a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001794:	2300      	movs	r3, #0
};
 8001796:	4618      	mov	r0, r3
 8001798:	3714      	adds	r7, #20
 800179a:	46bd      	mov	sp, r7
 800179c:	bd90      	pop	{r4, r7, pc}
 800179e:	bf00      	nop
 80017a0:	44610000 	.word	0x44610000

080017a4 <bno055_gyro_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro_y(bno055_t* imu, f32* buf) {
 80017a4:	b590      	push	{r4, r7, lr}
 80017a6:	b0af      	sub	sp, #188	@ 0xbc
 80017a8:	af2a      	add	r7, sp, #168	@ 0xa8
 80017aa:	6078      	str	r0, [r7, #4]
 80017ac:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_Y_LSB, data, 2)) != BNO_OK) {
 80017ae:	687c      	ldr	r4, [r7, #4]
 80017b0:	2302      	movs	r3, #2
 80017b2:	9329      	str	r3, [sp, #164]	@ 0xa4
 80017b4:	f107 030c 	add.w	r3, r7, #12
 80017b8:	9328      	str	r3, [sp, #160]	@ 0xa0
 80017ba:	2316      	movs	r3, #22
 80017bc:	9327      	str	r3, [sp, #156]	@ 0x9c
 80017be:	4668      	mov	r0, sp
 80017c0:	f104 0310 	add.w	r3, r4, #16
 80017c4:	229c      	movs	r2, #156	@ 0x9c
 80017c6:	4619      	mov	r1, r3
 80017c8:	f006 fb47 	bl	8007e5a <memcpy>
 80017cc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80017d0:	f000 ffd9 	bl	8002786 <bno055_read_regs>
 80017d4:	4603      	mov	r3, r0
 80017d6:	73fb      	strb	r3, [r7, #15]
 80017d8:	7bfb      	ldrb	r3, [r7, #15]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d001      	beq.n	80017e2 <bno055_gyro_y+0x3e>
        return err;
 80017de:	7bfb      	ldrb	r3, [r7, #15]
 80017e0:	e019      	b.n	8001816 <bno055_gyro_y+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 80017e2:	7b7b      	ldrb	r3, [r7, #13]
 80017e4:	021b      	lsls	r3, r3, #8
 80017e6:	b21a      	sxth	r2, r3
 80017e8:	7b3b      	ldrb	r3, [r7, #12]
 80017ea:	b21b      	sxth	r3, r3
 80017ec:	4313      	orrs	r3, r2
 80017ee:	b21b      	sxth	r3, r3
 80017f0:	ee07 3a90 	vmov	s15, r3
 80017f4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	7c1b      	ldrb	r3, [r3, #16]
                                                 : BNO_GYR_SCALE_RPS);
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d102      	bne.n	8001806 <bno055_gyro_y+0x62>
 8001800:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 8001804:	e001      	b.n	800180a <bno055_gyro_y+0x66>
 8001806:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8001820 <bno055_gyro_y+0x7c>
    *buf = (s16)((data[1] << 8) | data[0]) /
 800180a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001814:	2300      	movs	r3, #0
};
 8001816:	4618      	mov	r0, r3
 8001818:	3714      	adds	r7, #20
 800181a:	46bd      	mov	sp, r7
 800181c:	bd90      	pop	{r4, r7, pc}
 800181e:	bf00      	nop
 8001820:	44610000 	.word	0x44610000

08001824 <bno055_gyro_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro_z(bno055_t* imu, f32* buf) {
 8001824:	b590      	push	{r4, r7, lr}
 8001826:	b0af      	sub	sp, #188	@ 0xbc
 8001828:	af2a      	add	r7, sp, #168	@ 0xa8
 800182a:	6078      	str	r0, [r7, #4]
 800182c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_Z_LSB, data, 2)) != BNO_OK) {
 800182e:	687c      	ldr	r4, [r7, #4]
 8001830:	2302      	movs	r3, #2
 8001832:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001834:	f107 030c 	add.w	r3, r7, #12
 8001838:	9328      	str	r3, [sp, #160]	@ 0xa0
 800183a:	2318      	movs	r3, #24
 800183c:	9327      	str	r3, [sp, #156]	@ 0x9c
 800183e:	4668      	mov	r0, sp
 8001840:	f104 0310 	add.w	r3, r4, #16
 8001844:	229c      	movs	r2, #156	@ 0x9c
 8001846:	4619      	mov	r1, r3
 8001848:	f006 fb07 	bl	8007e5a <memcpy>
 800184c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001850:	f000 ff99 	bl	8002786 <bno055_read_regs>
 8001854:	4603      	mov	r3, r0
 8001856:	73fb      	strb	r3, [r7, #15]
 8001858:	7bfb      	ldrb	r3, [r7, #15]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <bno055_gyro_z+0x3e>
        return err;
 800185e:	7bfb      	ldrb	r3, [r7, #15]
 8001860:	e019      	b.n	8001896 <bno055_gyro_z+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8001862:	7b7b      	ldrb	r3, [r7, #13]
 8001864:	021b      	lsls	r3, r3, #8
 8001866:	b21a      	sxth	r2, r3
 8001868:	7b3b      	ldrb	r3, [r7, #12]
 800186a:	b21b      	sxth	r3, r3
 800186c:	4313      	orrs	r3, r2
 800186e:	b21b      	sxth	r3, r3
 8001870:	ee07 3a90 	vmov	s15, r3
 8001874:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	7c1b      	ldrb	r3, [r3, #16]
                                                 : BNO_GYR_SCALE_RPS);
 800187c:	2b00      	cmp	r3, #0
 800187e:	d102      	bne.n	8001886 <bno055_gyro_z+0x62>
 8001880:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 8001884:	e001      	b.n	800188a <bno055_gyro_z+0x66>
 8001886:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80018a0 <bno055_gyro_z+0x7c>
    *buf = (s16)((data[1] << 8) | data[0]) /
 800188a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001894:	2300      	movs	r3, #0
};
 8001896:	4618      	mov	r0, r3
 8001898:	3714      	adds	r7, #20
 800189a:	46bd      	mov	sp, r7
 800189c:	bd90      	pop	{r4, r7, pc}
 800189e:	bf00      	nop
 80018a0:	44610000 	.word	0x44610000

080018a4 <bno055_gyro>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro(bno055_t* imu, bno055_vec3_t* xyz) {
 80018a4:	b590      	push	{r4, r7, lr}
 80018a6:	b0b1      	sub	sp, #196	@ 0xc4
 80018a8:	af2a      	add	r7, sp, #168	@ 0xa8
 80018aa:	6078      	str	r0, [r7, #4]
 80018ac:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_X_LSB, data, 6)) != BNO_OK) {
 80018ae:	687c      	ldr	r4, [r7, #4]
 80018b0:	2306      	movs	r3, #6
 80018b2:	9329      	str	r3, [sp, #164]	@ 0xa4
 80018b4:	f107 0308 	add.w	r3, r7, #8
 80018b8:	9328      	str	r3, [sp, #160]	@ 0xa0
 80018ba:	2314      	movs	r3, #20
 80018bc:	9327      	str	r3, [sp, #156]	@ 0x9c
 80018be:	4668      	mov	r0, sp
 80018c0:	f104 0310 	add.w	r3, r4, #16
 80018c4:	229c      	movs	r2, #156	@ 0x9c
 80018c6:	4619      	mov	r1, r3
 80018c8:	f006 fac7 	bl	8007e5a <memcpy>
 80018cc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80018d0:	f000 ff59 	bl	8002786 <bno055_read_regs>
 80018d4:	4603      	mov	r3, r0
 80018d6:	75fb      	strb	r3, [r7, #23]
 80018d8:	7dfb      	ldrb	r3, [r7, #23]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <bno055_gyro+0x3e>
        return err;
 80018de:	7dfb      	ldrb	r3, [r7, #23]
 80018e0:	e03f      	b.n	8001962 <bno055_gyro+0xbe>
    }

    f32 scale = (imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	7c1b      	ldrb	r3, [r3, #16]
                                                     : BNO_GYR_SCALE_RPS;
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d102      	bne.n	80018f0 <bno055_gyro+0x4c>
 80018ea:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 80018ee:	e000      	b.n	80018f2 <bno055_gyro+0x4e>
 80018f0:	4b1e      	ldr	r3, [pc, #120]	@ (800196c <bno055_gyro+0xc8>)
    f32 scale = (imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 80018f2:	613b      	str	r3, [r7, #16]
    xyz->x = (s16)((data[1] << 8) | data[0]) / scale;
 80018f4:	7a7b      	ldrb	r3, [r7, #9]
 80018f6:	021b      	lsls	r3, r3, #8
 80018f8:	b21a      	sxth	r2, r3
 80018fa:	7a3b      	ldrb	r3, [r7, #8]
 80018fc:	b21b      	sxth	r3, r3
 80018fe:	4313      	orrs	r3, r2
 8001900:	b21b      	sxth	r3, r3
 8001902:	ee07 3a90 	vmov	s15, r3
 8001906:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800190a:	ed97 7a04 	vldr	s14, [r7, #16]
 800190e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / scale;
 8001918:	7afb      	ldrb	r3, [r7, #11]
 800191a:	021b      	lsls	r3, r3, #8
 800191c:	b21a      	sxth	r2, r3
 800191e:	7abb      	ldrb	r3, [r7, #10]
 8001920:	b21b      	sxth	r3, r3
 8001922:	4313      	orrs	r3, r2
 8001924:	b21b      	sxth	r3, r3
 8001926:	ee07 3a90 	vmov	s15, r3
 800192a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800192e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001932:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / scale;
 800193c:	7b7b      	ldrb	r3, [r7, #13]
 800193e:	021b      	lsls	r3, r3, #8
 8001940:	b21a      	sxth	r2, r3
 8001942:	7b3b      	ldrb	r3, [r7, #12]
 8001944:	b21b      	sxth	r3, r3
 8001946:	4313      	orrs	r3, r2
 8001948:	b21b      	sxth	r3, r3
 800194a:	ee07 3a90 	vmov	s15, r3
 800194e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001952:	ed97 7a04 	vldr	s14, [r7, #16]
 8001956:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 8001960:	2300      	movs	r3, #0
}
 8001962:	4618      	mov	r0, r3
 8001964:	371c      	adds	r7, #28
 8001966:	46bd      	mov	sp, r7
 8001968:	bd90      	pop	{r4, r7, pc}
 800196a:	bf00      	nop
 800196c:	44610000 	.word	0x44610000

08001970 <bno055_mag_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag_x(bno055_t* imu, f32* buf) {
 8001970:	b590      	push	{r4, r7, lr}
 8001972:	b0af      	sub	sp, #188	@ 0xbc
 8001974:	af2a      	add	r7, sp, #168	@ 0xa8
 8001976:	6078      	str	r0, [r7, #4]
 8001978:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_X_LSB, data, 2)) != BNO_OK) {
 800197a:	687c      	ldr	r4, [r7, #4]
 800197c:	2302      	movs	r3, #2
 800197e:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001980:	f107 030c 	add.w	r3, r7, #12
 8001984:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001986:	230e      	movs	r3, #14
 8001988:	9327      	str	r3, [sp, #156]	@ 0x9c
 800198a:	4668      	mov	r0, sp
 800198c:	f104 0310 	add.w	r3, r4, #16
 8001990:	229c      	movs	r2, #156	@ 0x9c
 8001992:	4619      	mov	r1, r3
 8001994:	f006 fa61 	bl	8007e5a <memcpy>
 8001998:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800199c:	f000 fef3 	bl	8002786 <bno055_read_regs>
 80019a0:	4603      	mov	r3, r0
 80019a2:	73fb      	strb	r3, [r7, #15]
 80019a4:	7bfb      	ldrb	r3, [r7, #15]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <bno055_mag_x+0x3e>
        return err;
 80019aa:	7bfb      	ldrb	r3, [r7, #15]
 80019ac:	e012      	b.n	80019d4 <bno055_mag_x+0x64>
    }

    *buf = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 80019ae:	7b7b      	ldrb	r3, [r7, #13]
 80019b0:	021b      	lsls	r3, r3, #8
 80019b2:	b21a      	sxth	r2, r3
 80019b4:	7b3b      	ldrb	r3, [r7, #12]
 80019b6:	b21b      	sxth	r3, r3
 80019b8:	4313      	orrs	r3, r2
 80019ba:	b21b      	sxth	r3, r3
 80019bc:	ee07 3a90 	vmov	s15, r3
 80019c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019c4:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80019c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80019d2:	2300      	movs	r3, #0
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	3714      	adds	r7, #20
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd90      	pop	{r4, r7, pc}

080019dc <bno055_mag_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag_y(bno055_t* imu, f32* buf) {
 80019dc:	b590      	push	{r4, r7, lr}
 80019de:	b0af      	sub	sp, #188	@ 0xbc
 80019e0:	af2a      	add	r7, sp, #168	@ 0xa8
 80019e2:	6078      	str	r0, [r7, #4]
 80019e4:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_Y_LSB, data, 2)) != BNO_OK) {
 80019e6:	687c      	ldr	r4, [r7, #4]
 80019e8:	2302      	movs	r3, #2
 80019ea:	9329      	str	r3, [sp, #164]	@ 0xa4
 80019ec:	f107 030c 	add.w	r3, r7, #12
 80019f0:	9328      	str	r3, [sp, #160]	@ 0xa0
 80019f2:	2310      	movs	r3, #16
 80019f4:	9327      	str	r3, [sp, #156]	@ 0x9c
 80019f6:	4668      	mov	r0, sp
 80019f8:	f104 0310 	add.w	r3, r4, #16
 80019fc:	229c      	movs	r2, #156	@ 0x9c
 80019fe:	4619      	mov	r1, r3
 8001a00:	f006 fa2b 	bl	8007e5a <memcpy>
 8001a04:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001a08:	f000 febd 	bl	8002786 <bno055_read_regs>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	73fb      	strb	r3, [r7, #15]
 8001a10:	7bfb      	ldrb	r3, [r7, #15]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d001      	beq.n	8001a1a <bno055_mag_y+0x3e>
        return err;
 8001a16:	7bfb      	ldrb	r3, [r7, #15]
 8001a18:	e012      	b.n	8001a40 <bno055_mag_y+0x64>
    }

    *buf = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 8001a1a:	7b7b      	ldrb	r3, [r7, #13]
 8001a1c:	021b      	lsls	r3, r3, #8
 8001a1e:	b21a      	sxth	r2, r3
 8001a20:	7b3b      	ldrb	r3, [r7, #12]
 8001a22:	b21b      	sxth	r3, r3
 8001a24:	4313      	orrs	r3, r2
 8001a26:	b21b      	sxth	r3, r3
 8001a28:	ee07 3a90 	vmov	s15, r3
 8001a2c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a30:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001a34:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001a3e:	2300      	movs	r3, #0
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3714      	adds	r7, #20
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd90      	pop	{r4, r7, pc}

08001a48 <bno055_mag_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag_z(bno055_t* imu, f32* buf) {
 8001a48:	b590      	push	{r4, r7, lr}
 8001a4a:	b0af      	sub	sp, #188	@ 0xbc
 8001a4c:	af2a      	add	r7, sp, #168	@ 0xa8
 8001a4e:	6078      	str	r0, [r7, #4]
 8001a50:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_Z_LSB, data, 2)) != BNO_OK) {
 8001a52:	687c      	ldr	r4, [r7, #4]
 8001a54:	2302      	movs	r3, #2
 8001a56:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001a58:	f107 030c 	add.w	r3, r7, #12
 8001a5c:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001a5e:	2312      	movs	r3, #18
 8001a60:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001a62:	4668      	mov	r0, sp
 8001a64:	f104 0310 	add.w	r3, r4, #16
 8001a68:	229c      	movs	r2, #156	@ 0x9c
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	f006 f9f5 	bl	8007e5a <memcpy>
 8001a70:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001a74:	f000 fe87 	bl	8002786 <bno055_read_regs>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	73fb      	strb	r3, [r7, #15]
 8001a7c:	7bfb      	ldrb	r3, [r7, #15]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d001      	beq.n	8001a86 <bno055_mag_z+0x3e>
        return err;
 8001a82:	7bfb      	ldrb	r3, [r7, #15]
 8001a84:	e012      	b.n	8001aac <bno055_mag_z+0x64>
    }

    *buf = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 8001a86:	7b7b      	ldrb	r3, [r7, #13]
 8001a88:	021b      	lsls	r3, r3, #8
 8001a8a:	b21a      	sxth	r2, r3
 8001a8c:	7b3b      	ldrb	r3, [r7, #12]
 8001a8e:	b21b      	sxth	r3, r3
 8001a90:	4313      	orrs	r3, r2
 8001a92:	b21b      	sxth	r3, r3
 8001a94:	ee07 3a90 	vmov	s15, r3
 8001a98:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a9c:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001aa0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001aaa:	2300      	movs	r3, #0
}
 8001aac:	4618      	mov	r0, r3
 8001aae:	3714      	adds	r7, #20
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd90      	pop	{r4, r7, pc}

08001ab4 <bno055_mag>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag(bno055_t* imu, bno055_vec3_t* xyz) {
 8001ab4:	b590      	push	{r4, r7, lr}
 8001ab6:	b0af      	sub	sp, #188	@ 0xbc
 8001ab8:	af2a      	add	r7, sp, #168	@ 0xa8
 8001aba:	6078      	str	r0, [r7, #4]
 8001abc:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_X_LSB, data, 6)) != BNO_OK) {
 8001abe:	687c      	ldr	r4, [r7, #4]
 8001ac0:	2306      	movs	r3, #6
 8001ac2:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001ac4:	f107 0308 	add.w	r3, r7, #8
 8001ac8:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001aca:	230e      	movs	r3, #14
 8001acc:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001ace:	4668      	mov	r0, sp
 8001ad0:	f104 0310 	add.w	r3, r4, #16
 8001ad4:	229c      	movs	r2, #156	@ 0x9c
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	f006 f9bf 	bl	8007e5a <memcpy>
 8001adc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001ae0:	f000 fe51 	bl	8002786 <bno055_read_regs>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	73fb      	strb	r3, [r7, #15]
 8001ae8:	7bfb      	ldrb	r3, [r7, #15]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d001      	beq.n	8001af2 <bno055_mag+0x3e>
        return err;
 8001aee:	7bfb      	ldrb	r3, [r7, #15]
 8001af0:	e036      	b.n	8001b60 <bno055_mag+0xac>
    }

    xyz->x = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 8001af2:	7a7b      	ldrb	r3, [r7, #9]
 8001af4:	021b      	lsls	r3, r3, #8
 8001af6:	b21a      	sxth	r2, r3
 8001af8:	7a3b      	ldrb	r3, [r7, #8]
 8001afa:	b21b      	sxth	r3, r3
 8001afc:	4313      	orrs	r3, r2
 8001afe:	b21b      	sxth	r3, r3
 8001b00:	ee07 3a90 	vmov	s15, r3
 8001b04:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b08:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001b0c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / BNO_MAG_SCALE;
 8001b16:	7afb      	ldrb	r3, [r7, #11]
 8001b18:	021b      	lsls	r3, r3, #8
 8001b1a:	b21a      	sxth	r2, r3
 8001b1c:	7abb      	ldrb	r3, [r7, #10]
 8001b1e:	b21b      	sxth	r3, r3
 8001b20:	4313      	orrs	r3, r2
 8001b22:	b21b      	sxth	r3, r3
 8001b24:	ee07 3a90 	vmov	s15, r3
 8001b28:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b2c:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001b30:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / BNO_MAG_SCALE;
 8001b3a:	7b7b      	ldrb	r3, [r7, #13]
 8001b3c:	021b      	lsls	r3, r3, #8
 8001b3e:	b21a      	sxth	r2, r3
 8001b40:	7b3b      	ldrb	r3, [r7, #12]
 8001b42:	b21b      	sxth	r3, r3
 8001b44:	4313      	orrs	r3, r2
 8001b46:	b21b      	sxth	r3, r3
 8001b48:	ee07 3a90 	vmov	s15, r3
 8001b4c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b50:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001b54:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 8001b5e:	2300      	movs	r3, #0
};
 8001b60:	4618      	mov	r0, r3
 8001b62:	3714      	adds	r7, #20
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd90      	pop	{r4, r7, pc}

08001b68 <bno055_gravity_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity_x(bno055_t* imu, f32* buf) {
 8001b68:	b590      	push	{r4, r7, lr}
 8001b6a:	b0b1      	sub	sp, #196	@ 0xc4
 8001b6c:	af2a      	add	r7, sp, #168	@ 0xa8
 8001b6e:	6078      	str	r0, [r7, #4]
 8001b70:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_X_LSB, data, 2)) != BNO_OK) {
 8001b72:	687c      	ldr	r4, [r7, #4]
 8001b74:	2302      	movs	r3, #2
 8001b76:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001b78:	f107 030c 	add.w	r3, r7, #12
 8001b7c:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001b7e:	232e      	movs	r3, #46	@ 0x2e
 8001b80:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001b82:	4668      	mov	r0, sp
 8001b84:	f104 0310 	add.w	r3, r4, #16
 8001b88:	229c      	movs	r2, #156	@ 0x9c
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	f006 f965 	bl	8007e5a <memcpy>
 8001b90:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001b94:	f000 fdf7 	bl	8002786 <bno055_read_regs>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	75fb      	strb	r3, [r7, #23]
 8001b9c:	7dfb      	ldrb	r3, [r7, #23]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d001      	beq.n	8001ba6 <bno055_gravity_x+0x3e>
        return err;
 8001ba2:	7dfb      	ldrb	r3, [r7, #23]
 8001ba4:	e01b      	b.n	8001bde <bno055_gravity_x+0x76>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d101      	bne.n	8001bb2 <bno055_gravity_x+0x4a>
 8001bae:	4b0e      	ldr	r3, [pc, #56]	@ (8001be8 <bno055_gravity_x+0x80>)
 8001bb0:	e001      	b.n	8001bb6 <bno055_gravity_x+0x4e>
 8001bb2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001bb6:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001bb8:	7b7b      	ldrb	r3, [r7, #13]
 8001bba:	021b      	lsls	r3, r3, #8
 8001bbc:	b21a      	sxth	r2, r3
 8001bbe:	7b3b      	ldrb	r3, [r7, #12]
 8001bc0:	b21b      	sxth	r3, r3
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	b21b      	sxth	r3, r3
 8001bc6:	ee07 3a90 	vmov	s15, r3
 8001bca:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001bce:	ed97 7a04 	vldr	s14, [r7, #16]
 8001bd2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001bdc:	2300      	movs	r3, #0
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	371c      	adds	r7, #28
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd90      	pop	{r4, r7, pc}
 8001be6:	bf00      	nop
 8001be8:	42c80000 	.word	0x42c80000

08001bec <bno055_gravity_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity_y(bno055_t* imu, f32* buf) {
 8001bec:	b590      	push	{r4, r7, lr}
 8001bee:	b0b1      	sub	sp, #196	@ 0xc4
 8001bf0:	af2a      	add	r7, sp, #168	@ 0xa8
 8001bf2:	6078      	str	r0, [r7, #4]
 8001bf4:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8001bf6:	687c      	ldr	r4, [r7, #4]
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001bfc:	f107 030c 	add.w	r3, r7, #12
 8001c00:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001c02:	2330      	movs	r3, #48	@ 0x30
 8001c04:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001c06:	4668      	mov	r0, sp
 8001c08:	f104 0310 	add.w	r3, r4, #16
 8001c0c:	229c      	movs	r2, #156	@ 0x9c
 8001c0e:	4619      	mov	r1, r3
 8001c10:	f006 f923 	bl	8007e5a <memcpy>
 8001c14:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001c18:	f000 fdb5 	bl	8002786 <bno055_read_regs>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	75fb      	strb	r3, [r7, #23]
 8001c20:	7dfb      	ldrb	r3, [r7, #23]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d001      	beq.n	8001c2a <bno055_gravity_y+0x3e>
        return err;
 8001c26:	7dfb      	ldrb	r3, [r7, #23]
 8001c28:	e01b      	b.n	8001c62 <bno055_gravity_y+0x76>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d101      	bne.n	8001c36 <bno055_gravity_y+0x4a>
 8001c32:	4b0e      	ldr	r3, [pc, #56]	@ (8001c6c <bno055_gravity_y+0x80>)
 8001c34:	e001      	b.n	8001c3a <bno055_gravity_y+0x4e>
 8001c36:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001c3a:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001c3c:	7b7b      	ldrb	r3, [r7, #13]
 8001c3e:	021b      	lsls	r3, r3, #8
 8001c40:	b21a      	sxth	r2, r3
 8001c42:	7b3b      	ldrb	r3, [r7, #12]
 8001c44:	b21b      	sxth	r3, r3
 8001c46:	4313      	orrs	r3, r2
 8001c48:	b21b      	sxth	r3, r3
 8001c4a:	ee07 3a90 	vmov	s15, r3
 8001c4e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001c52:	ed97 7a04 	vldr	s14, [r7, #16]
 8001c56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001c60:	2300      	movs	r3, #0
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	371c      	adds	r7, #28
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd90      	pop	{r4, r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	42c80000 	.word	0x42c80000

08001c70 <bno055_gravity_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity_z(bno055_t* imu, f32* buf) {
 8001c70:	b590      	push	{r4, r7, lr}
 8001c72:	b0b1      	sub	sp, #196	@ 0xc4
 8001c74:	af2a      	add	r7, sp, #168	@ 0xa8
 8001c76:	6078      	str	r0, [r7, #4]
 8001c78:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_Z_LSB, data, 2)) != BNO_OK) {
 8001c7a:	687c      	ldr	r4, [r7, #4]
 8001c7c:	2302      	movs	r3, #2
 8001c7e:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001c80:	f107 030c 	add.w	r3, r7, #12
 8001c84:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001c86:	2332      	movs	r3, #50	@ 0x32
 8001c88:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001c8a:	4668      	mov	r0, sp
 8001c8c:	f104 0310 	add.w	r3, r4, #16
 8001c90:	229c      	movs	r2, #156	@ 0x9c
 8001c92:	4619      	mov	r1, r3
 8001c94:	f006 f8e1 	bl	8007e5a <memcpy>
 8001c98:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001c9c:	f000 fd73 	bl	8002786 <bno055_read_regs>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	75fb      	strb	r3, [r7, #23]
 8001ca4:	7dfb      	ldrb	r3, [r7, #23]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d001      	beq.n	8001cae <bno055_gravity_z+0x3e>
        return err;
 8001caa:	7dfb      	ldrb	r3, [r7, #23]
 8001cac:	e01b      	b.n	8001ce6 <bno055_gravity_z+0x76>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d101      	bne.n	8001cba <bno055_gravity_z+0x4a>
 8001cb6:	4b0e      	ldr	r3, [pc, #56]	@ (8001cf0 <bno055_gravity_z+0x80>)
 8001cb8:	e001      	b.n	8001cbe <bno055_gravity_z+0x4e>
 8001cba:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001cbe:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001cc0:	7b7b      	ldrb	r3, [r7, #13]
 8001cc2:	021b      	lsls	r3, r3, #8
 8001cc4:	b21a      	sxth	r2, r3
 8001cc6:	7b3b      	ldrb	r3, [r7, #12]
 8001cc8:	b21b      	sxth	r3, r3
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	b21b      	sxth	r3, r3
 8001cce:	ee07 3a90 	vmov	s15, r3
 8001cd2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001cd6:	ed97 7a04 	vldr	s14, [r7, #16]
 8001cda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001ce4:	2300      	movs	r3, #0
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	371c      	adds	r7, #28
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd90      	pop	{r4, r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	42c80000 	.word	0x42c80000

08001cf4 <bno055_gravity>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity(bno055_t* imu, bno055_vec3_t* buf) {
 8001cf4:	b590      	push	{r4, r7, lr}
 8001cf6:	b0b1      	sub	sp, #196	@ 0xc4
 8001cf8:	af2a      	add	r7, sp, #168	@ 0xa8
 8001cfa:	6078      	str	r0, [r7, #4]
 8001cfc:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_X_LSB, data, 6)) != BNO_OK) {
 8001cfe:	687c      	ldr	r4, [r7, #4]
 8001d00:	2306      	movs	r3, #6
 8001d02:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001d04:	f107 0308 	add.w	r3, r7, #8
 8001d08:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001d0a:	232e      	movs	r3, #46	@ 0x2e
 8001d0c:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001d0e:	4668      	mov	r0, sp
 8001d10:	f104 0310 	add.w	r3, r4, #16
 8001d14:	229c      	movs	r2, #156	@ 0x9c
 8001d16:	4619      	mov	r1, r3
 8001d18:	f006 f89f 	bl	8007e5a <memcpy>
 8001d1c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001d20:	f000 fd31 	bl	8002786 <bno055_read_regs>
 8001d24:	4603      	mov	r3, r0
 8001d26:	75fb      	strb	r3, [r7, #23]
 8001d28:	7dfb      	ldrb	r3, [r7, #23]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d001      	beq.n	8001d32 <bno055_gravity+0x3e>
        return err;
 8001d2e:	7dfb      	ldrb	r3, [r7, #23]
 8001d30:	e03f      	b.n	8001db2 <bno055_gravity+0xbe>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d101      	bne.n	8001d3e <bno055_gravity+0x4a>
 8001d3a:	4b20      	ldr	r3, [pc, #128]	@ (8001dbc <bno055_gravity+0xc8>)
 8001d3c:	e001      	b.n	8001d42 <bno055_gravity+0x4e>
 8001d3e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001d42:	613b      	str	r3, [r7, #16]
    buf->x = (s16)((data[1] << 8) | data[0]) / scale;
 8001d44:	7a7b      	ldrb	r3, [r7, #9]
 8001d46:	021b      	lsls	r3, r3, #8
 8001d48:	b21a      	sxth	r2, r3
 8001d4a:	7a3b      	ldrb	r3, [r7, #8]
 8001d4c:	b21b      	sxth	r3, r3
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	b21b      	sxth	r3, r3
 8001d52:	ee07 3a90 	vmov	s15, r3
 8001d56:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001d5a:	ed97 7a04 	vldr	s14, [r7, #16]
 8001d5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	edc3 7a00 	vstr	s15, [r3]
    buf->y = (s16)((data[3] << 8) | data[2]) / scale;
 8001d68:	7afb      	ldrb	r3, [r7, #11]
 8001d6a:	021b      	lsls	r3, r3, #8
 8001d6c:	b21a      	sxth	r2, r3
 8001d6e:	7abb      	ldrb	r3, [r7, #10]
 8001d70:	b21b      	sxth	r3, r3
 8001d72:	4313      	orrs	r3, r2
 8001d74:	b21b      	sxth	r3, r3
 8001d76:	ee07 3a90 	vmov	s15, r3
 8001d7a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001d7e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001d82:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	edc3 7a01 	vstr	s15, [r3, #4]
    buf->x = (s16)((data[5] << 8) | data[4]) / scale;
 8001d8c:	7b7b      	ldrb	r3, [r7, #13]
 8001d8e:	021b      	lsls	r3, r3, #8
 8001d90:	b21a      	sxth	r2, r3
 8001d92:	7b3b      	ldrb	r3, [r7, #12]
 8001d94:	b21b      	sxth	r3, r3
 8001d96:	4313      	orrs	r3, r2
 8001d98:	b21b      	sxth	r3, r3
 8001d9a:	ee07 3a90 	vmov	s15, r3
 8001d9e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001da2:	ed97 7a04 	vldr	s14, [r7, #16]
 8001da6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001db0:	2300      	movs	r3, #0
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	371c      	adds	r7, #28
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd90      	pop	{r4, r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	42c80000 	.word	0x42c80000

08001dc0 <bno055_euler_yaw>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler_yaw(bno055_t* imu, f32* buf) {
 8001dc0:	b590      	push	{r4, r7, lr}
 8001dc2:	b0b1      	sub	sp, #196	@ 0xc4
 8001dc4:	af2a      	add	r7, sp, #168	@ 0xa8
 8001dc6:	6078      	str	r0, [r7, #4]
 8001dc8:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_EUL_HEADING_LSB, data, 2)) !=
 8001dca:	687c      	ldr	r4, [r7, #4]
 8001dcc:	2302      	movs	r3, #2
 8001dce:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001dd0:	f107 030c 	add.w	r3, r7, #12
 8001dd4:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001dd6:	231a      	movs	r3, #26
 8001dd8:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001dda:	4668      	mov	r0, sp
 8001ddc:	f104 0310 	add.w	r3, r4, #16
 8001de0:	229c      	movs	r2, #156	@ 0x9c
 8001de2:	4619      	mov	r1, r3
 8001de4:	f006 f839 	bl	8007e5a <memcpy>
 8001de8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001dec:	f000 fccb 	bl	8002786 <bno055_read_regs>
 8001df0:	4603      	mov	r3, r0
 8001df2:	75fb      	strb	r3, [r7, #23]
 8001df4:	7dfb      	ldrb	r3, [r7, #23]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <bno055_euler_yaw+0x3e>
        BNO_OK) {
        return err;
 8001dfa:	7dfb      	ldrb	r3, [r7, #23]
 8001dfc:	e01b      	b.n	8001e36 <bno055_euler_yaw+0x76>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d102      	bne.n	8001e0c <bno055_euler_yaw+0x4c>
 8001e06:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8001e0a:	e000      	b.n	8001e0e <bno055_euler_yaw+0x4e>
 8001e0c:	4b0c      	ldr	r3, [pc, #48]	@ (8001e40 <bno055_euler_yaw+0x80>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001e0e:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001e10:	7b7b      	ldrb	r3, [r7, #13]
 8001e12:	021b      	lsls	r3, r3, #8
 8001e14:	b21a      	sxth	r2, r3
 8001e16:	7b3b      	ldrb	r3, [r7, #12]
 8001e18:	b21b      	sxth	r3, r3
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	b21b      	sxth	r3, r3
 8001e1e:	ee07 3a90 	vmov	s15, r3
 8001e22:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001e26:	ed97 7a04 	vldr	s14, [r7, #16]
 8001e2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001e34:	2300      	movs	r3, #0
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	371c      	adds	r7, #28
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd90      	pop	{r4, r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	44610000 	.word	0x44610000

08001e44 <bno055_euler_roll>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler_roll(bno055_t* imu, f32* buf) {
 8001e44:	b590      	push	{r4, r7, lr}
 8001e46:	b0b1      	sub	sp, #196	@ 0xc4
 8001e48:	af2a      	add	r7, sp, #168	@ 0xa8
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_EUL_ROLL_LSB, data, 2)) != BNO_OK) {
 8001e4e:	687c      	ldr	r4, [r7, #4]
 8001e50:	2302      	movs	r3, #2
 8001e52:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001e54:	f107 030c 	add.w	r3, r7, #12
 8001e58:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001e5a:	231c      	movs	r3, #28
 8001e5c:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001e5e:	4668      	mov	r0, sp
 8001e60:	f104 0310 	add.w	r3, r4, #16
 8001e64:	229c      	movs	r2, #156	@ 0x9c
 8001e66:	4619      	mov	r1, r3
 8001e68:	f005 fff7 	bl	8007e5a <memcpy>
 8001e6c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001e70:	f000 fc89 	bl	8002786 <bno055_read_regs>
 8001e74:	4603      	mov	r3, r0
 8001e76:	75fb      	strb	r3, [r7, #23]
 8001e78:	7dfb      	ldrb	r3, [r7, #23]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d001      	beq.n	8001e82 <bno055_euler_roll+0x3e>
        return err;
 8001e7e:	7dfb      	ldrb	r3, [r7, #23]
 8001e80:	e01b      	b.n	8001eba <bno055_euler_roll+0x76>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d102      	bne.n	8001e90 <bno055_euler_roll+0x4c>
 8001e8a:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8001e8e:	e000      	b.n	8001e92 <bno055_euler_roll+0x4e>
 8001e90:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec4 <bno055_euler_roll+0x80>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001e92:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001e94:	7b7b      	ldrb	r3, [r7, #13]
 8001e96:	021b      	lsls	r3, r3, #8
 8001e98:	b21a      	sxth	r2, r3
 8001e9a:	7b3b      	ldrb	r3, [r7, #12]
 8001e9c:	b21b      	sxth	r3, r3
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	b21b      	sxth	r3, r3
 8001ea2:	ee07 3a90 	vmov	s15, r3
 8001ea6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001eaa:	ed97 7a04 	vldr	s14, [r7, #16]
 8001eae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001eb8:	2300      	movs	r3, #0
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	371c      	adds	r7, #28
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd90      	pop	{r4, r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	44610000 	.word	0x44610000

08001ec8 <bno055_euler_pitch>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler_pitch(bno055_t* imu, f32* buf) {
 8001ec8:	b590      	push	{r4, r7, lr}
 8001eca:	b0b1      	sub	sp, #196	@ 0xc4
 8001ecc:	af2a      	add	r7, sp, #168	@ 0xa8
 8001ece:	6078      	str	r0, [r7, #4]
 8001ed0:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_EUL_PITCH_LSB, data, 2)) != BNO_OK) {
 8001ed2:	687c      	ldr	r4, [r7, #4]
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001ed8:	f107 030c 	add.w	r3, r7, #12
 8001edc:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001ede:	231e      	movs	r3, #30
 8001ee0:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001ee2:	4668      	mov	r0, sp
 8001ee4:	f104 0310 	add.w	r3, r4, #16
 8001ee8:	229c      	movs	r2, #156	@ 0x9c
 8001eea:	4619      	mov	r1, r3
 8001eec:	f005 ffb5 	bl	8007e5a <memcpy>
 8001ef0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001ef4:	f000 fc47 	bl	8002786 <bno055_read_regs>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	75fb      	strb	r3, [r7, #23]
 8001efc:	7dfb      	ldrb	r3, [r7, #23]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d001      	beq.n	8001f06 <bno055_euler_pitch+0x3e>
        return err;
 8001f02:	7dfb      	ldrb	r3, [r7, #23]
 8001f04:	e01b      	b.n	8001f3e <bno055_euler_pitch+0x76>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d102      	bne.n	8001f14 <bno055_euler_pitch+0x4c>
 8001f0e:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8001f12:	e000      	b.n	8001f16 <bno055_euler_pitch+0x4e>
 8001f14:	4b0c      	ldr	r3, [pc, #48]	@ (8001f48 <bno055_euler_pitch+0x80>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001f16:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001f18:	7b7b      	ldrb	r3, [r7, #13]
 8001f1a:	021b      	lsls	r3, r3, #8
 8001f1c:	b21a      	sxth	r2, r3
 8001f1e:	7b3b      	ldrb	r3, [r7, #12]
 8001f20:	b21b      	sxth	r3, r3
 8001f22:	4313      	orrs	r3, r2
 8001f24:	b21b      	sxth	r3, r3
 8001f26:	ee07 3a90 	vmov	s15, r3
 8001f2a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001f2e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001f32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001f3c:	2300      	movs	r3, #0
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	371c      	adds	r7, #28
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd90      	pop	{r4, r7, pc}
 8001f46:	bf00      	nop
 8001f48:	44610000 	.word	0x44610000

08001f4c <bno055_euler>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler(bno055_t* imu, bno055_euler_t* buf) {
 8001f4c:	b590      	push	{r4, r7, lr}
 8001f4e:	b0b1      	sub	sp, #196	@ 0xc4
 8001f50:	af2a      	add	r7, sp, #168	@ 0xa8
 8001f52:	6078      	str	r0, [r7, #4]
 8001f54:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_EUL_HEADING_LSB, data, 6)) !=
 8001f56:	687c      	ldr	r4, [r7, #4]
 8001f58:	2306      	movs	r3, #6
 8001f5a:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001f5c:	f107 0308 	add.w	r3, r7, #8
 8001f60:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001f62:	231a      	movs	r3, #26
 8001f64:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001f66:	4668      	mov	r0, sp
 8001f68:	f104 0310 	add.w	r3, r4, #16
 8001f6c:	229c      	movs	r2, #156	@ 0x9c
 8001f6e:	4619      	mov	r1, r3
 8001f70:	f005 ff73 	bl	8007e5a <memcpy>
 8001f74:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001f78:	f000 fc05 	bl	8002786 <bno055_read_regs>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	75fb      	strb	r3, [r7, #23]
 8001f80:	7dfb      	ldrb	r3, [r7, #23]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d001      	beq.n	8001f8a <bno055_euler+0x3e>
        BNO_OK) {
        return err;
 8001f86:	7dfb      	ldrb	r3, [r7, #23]
 8001f88:	e03f      	b.n	800200a <bno055_euler+0xbe>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d102      	bne.n	8001f98 <bno055_euler+0x4c>
 8001f92:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8001f96:	e000      	b.n	8001f9a <bno055_euler+0x4e>
 8001f98:	4b1e      	ldr	r3, [pc, #120]	@ (8002014 <bno055_euler+0xc8>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001f9a:	613b      	str	r3, [r7, #16]
    buf->yaw = (s16)((data[1] << 8) | data[0]) / scale;
 8001f9c:	7a7b      	ldrb	r3, [r7, #9]
 8001f9e:	021b      	lsls	r3, r3, #8
 8001fa0:	b21a      	sxth	r2, r3
 8001fa2:	7a3b      	ldrb	r3, [r7, #8]
 8001fa4:	b21b      	sxth	r3, r3
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	b21b      	sxth	r3, r3
 8001faa:	ee07 3a90 	vmov	s15, r3
 8001fae:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001fb2:	ed97 7a04 	vldr	s14, [r7, #16]
 8001fb6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	edc3 7a02 	vstr	s15, [r3, #8]
    buf->roll = (s16)((data[3] << 8) | data[2]) / scale;
 8001fc0:	7afb      	ldrb	r3, [r7, #11]
 8001fc2:	021b      	lsls	r3, r3, #8
 8001fc4:	b21a      	sxth	r2, r3
 8001fc6:	7abb      	ldrb	r3, [r7, #10]
 8001fc8:	b21b      	sxth	r3, r3
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	b21b      	sxth	r3, r3
 8001fce:	ee07 3a90 	vmov	s15, r3
 8001fd2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001fd6:	ed97 7a04 	vldr	s14, [r7, #16]
 8001fda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	edc3 7a00 	vstr	s15, [r3]
    buf->pitch = (s16)((data[5] << 8) | data[4]) / scale;
 8001fe4:	7b7b      	ldrb	r3, [r7, #13]
 8001fe6:	021b      	lsls	r3, r3, #8
 8001fe8:	b21a      	sxth	r2, r3
 8001fea:	7b3b      	ldrb	r3, [r7, #12]
 8001fec:	b21b      	sxth	r3, r3
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	b21b      	sxth	r3, r3
 8001ff2:	ee07 3a90 	vmov	s15, r3
 8001ff6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001ffa:	ed97 7a04 	vldr	s14, [r7, #16]
 8001ffe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	edc3 7a01 	vstr	s15, [r3, #4]
    return BNO_OK;
 8002008:	2300      	movs	r3, #0
}
 800200a:	4618      	mov	r0, r3
 800200c:	371c      	adds	r7, #28
 800200e:	46bd      	mov	sp, r7
 8002010:	bd90      	pop	{r4, r7, pc}
 8002012:	bf00      	nop
 8002014:	44610000 	.word	0x44610000

08002018 <bno055_quaternion_w>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_w(bno055_t* imu, f32* buf) {
 8002018:	b590      	push	{r4, r7, lr}
 800201a:	b0af      	sub	sp, #188	@ 0xbc
 800201c:	af2a      	add	r7, sp, #168	@ 0xa8
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_W_LSB, data, 2)) != BNO_OK) {
 8002022:	687c      	ldr	r4, [r7, #4]
 8002024:	2302      	movs	r3, #2
 8002026:	9329      	str	r3, [sp, #164]	@ 0xa4
 8002028:	f107 030c 	add.w	r3, r7, #12
 800202c:	9328      	str	r3, [sp, #160]	@ 0xa0
 800202e:	2320      	movs	r3, #32
 8002030:	9327      	str	r3, [sp, #156]	@ 0x9c
 8002032:	4668      	mov	r0, sp
 8002034:	f104 0310 	add.w	r3, r4, #16
 8002038:	229c      	movs	r2, #156	@ 0x9c
 800203a:	4619      	mov	r1, r3
 800203c:	f005 ff0d 	bl	8007e5a <memcpy>
 8002040:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002044:	f000 fb9f 	bl	8002786 <bno055_read_regs>
 8002048:	4603      	mov	r3, r0
 800204a:	73fb      	strb	r3, [r7, #15]
 800204c:	7bfb      	ldrb	r3, [r7, #15]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d001      	beq.n	8002056 <bno055_quaternion_w+0x3e>
        return err;
 8002052:	7bfb      	ldrb	r3, [r7, #15]
 8002054:	e012      	b.n	800207c <bno055_quaternion_w+0x64>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8002056:	7b7b      	ldrb	r3, [r7, #13]
 8002058:	021b      	lsls	r3, r3, #8
 800205a:	b21a      	sxth	r2, r3
 800205c:	7b3b      	ldrb	r3, [r7, #12]
 800205e:	b21b      	sxth	r3, r3
 8002060:	4313      	orrs	r3, r2
 8002062:	b21b      	sxth	r3, r3
 8002064:	ee07 3a90 	vmov	s15, r3
 8002068:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800206c:	eddf 6a05 	vldr	s13, [pc, #20]	@ 8002084 <bno055_quaternion_w+0x6c>
 8002070:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 800207a:	2300      	movs	r3, #0
}
 800207c:	4618      	mov	r0, r3
 800207e:	3714      	adds	r7, #20
 8002080:	46bd      	mov	sp, r7
 8002082:	bd90      	pop	{r4, r7, pc}
 8002084:	46800000 	.word	0x46800000

08002088 <bno055_quaternion_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_x(bno055_t* imu, f32* buf) {
 8002088:	b590      	push	{r4, r7, lr}
 800208a:	b0af      	sub	sp, #188	@ 0xbc
 800208c:	af2a      	add	r7, sp, #168	@ 0xa8
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_X_LSB, data, 2)) != BNO_OK) {
 8002092:	687c      	ldr	r4, [r7, #4]
 8002094:	2302      	movs	r3, #2
 8002096:	9329      	str	r3, [sp, #164]	@ 0xa4
 8002098:	f107 030c 	add.w	r3, r7, #12
 800209c:	9328      	str	r3, [sp, #160]	@ 0xa0
 800209e:	2322      	movs	r3, #34	@ 0x22
 80020a0:	9327      	str	r3, [sp, #156]	@ 0x9c
 80020a2:	4668      	mov	r0, sp
 80020a4:	f104 0310 	add.w	r3, r4, #16
 80020a8:	229c      	movs	r2, #156	@ 0x9c
 80020aa:	4619      	mov	r1, r3
 80020ac:	f005 fed5 	bl	8007e5a <memcpy>
 80020b0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80020b4:	f000 fb67 	bl	8002786 <bno055_read_regs>
 80020b8:	4603      	mov	r3, r0
 80020ba:	73fb      	strb	r3, [r7, #15]
 80020bc:	7bfb      	ldrb	r3, [r7, #15]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d001      	beq.n	80020c6 <bno055_quaternion_x+0x3e>
        return err;
 80020c2:	7bfb      	ldrb	r3, [r7, #15]
 80020c4:	e012      	b.n	80020ec <bno055_quaternion_x+0x64>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 80020c6:	7b7b      	ldrb	r3, [r7, #13]
 80020c8:	021b      	lsls	r3, r3, #8
 80020ca:	b21a      	sxth	r2, r3
 80020cc:	7b3b      	ldrb	r3, [r7, #12]
 80020ce:	b21b      	sxth	r3, r3
 80020d0:	4313      	orrs	r3, r2
 80020d2:	b21b      	sxth	r3, r3
 80020d4:	ee07 3a90 	vmov	s15, r3
 80020d8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020dc:	eddf 6a05 	vldr	s13, [pc, #20]	@ 80020f4 <bno055_quaternion_x+0x6c>
 80020e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80020ea:	2300      	movs	r3, #0
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3714      	adds	r7, #20
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd90      	pop	{r4, r7, pc}
 80020f4:	46800000 	.word	0x46800000

080020f8 <bno055_quaternion_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_y(bno055_t* imu, f32* buf) {
 80020f8:	b590      	push	{r4, r7, lr}
 80020fa:	b0af      	sub	sp, #188	@ 0xbc
 80020fc:	af2a      	add	r7, sp, #168	@ 0xa8
 80020fe:	6078      	str	r0, [r7, #4]
 8002100:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8002102:	687c      	ldr	r4, [r7, #4]
 8002104:	2302      	movs	r3, #2
 8002106:	9329      	str	r3, [sp, #164]	@ 0xa4
 8002108:	f107 030c 	add.w	r3, r7, #12
 800210c:	9328      	str	r3, [sp, #160]	@ 0xa0
 800210e:	2324      	movs	r3, #36	@ 0x24
 8002110:	9327      	str	r3, [sp, #156]	@ 0x9c
 8002112:	4668      	mov	r0, sp
 8002114:	f104 0310 	add.w	r3, r4, #16
 8002118:	229c      	movs	r2, #156	@ 0x9c
 800211a:	4619      	mov	r1, r3
 800211c:	f005 fe9d 	bl	8007e5a <memcpy>
 8002120:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002124:	f000 fb2f 	bl	8002786 <bno055_read_regs>
 8002128:	4603      	mov	r3, r0
 800212a:	73fb      	strb	r3, [r7, #15]
 800212c:	7bfb      	ldrb	r3, [r7, #15]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d001      	beq.n	8002136 <bno055_quaternion_y+0x3e>
        return err;
 8002132:	7bfb      	ldrb	r3, [r7, #15]
 8002134:	e012      	b.n	800215c <bno055_quaternion_y+0x64>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8002136:	7b7b      	ldrb	r3, [r7, #13]
 8002138:	021b      	lsls	r3, r3, #8
 800213a:	b21a      	sxth	r2, r3
 800213c:	7b3b      	ldrb	r3, [r7, #12]
 800213e:	b21b      	sxth	r3, r3
 8002140:	4313      	orrs	r3, r2
 8002142:	b21b      	sxth	r3, r3
 8002144:	ee07 3a90 	vmov	s15, r3
 8002148:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800214c:	eddf 6a05 	vldr	s13, [pc, #20]	@ 8002164 <bno055_quaternion_y+0x6c>
 8002150:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 800215a:	2300      	movs	r3, #0
}
 800215c:	4618      	mov	r0, r3
 800215e:	3714      	adds	r7, #20
 8002160:	46bd      	mov	sp, r7
 8002162:	bd90      	pop	{r4, r7, pc}
 8002164:	46800000 	.word	0x46800000

08002168 <bno055_quaternion_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_z(bno055_t* imu, f32* buf) {
 8002168:	b590      	push	{r4, r7, lr}
 800216a:	b0af      	sub	sp, #188	@ 0xbc
 800216c:	af2a      	add	r7, sp, #168	@ 0xa8
 800216e:	6078      	str	r0, [r7, #4]
 8002170:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_Z_LSB, data, 2)) != BNO_OK) {
 8002172:	687c      	ldr	r4, [r7, #4]
 8002174:	2302      	movs	r3, #2
 8002176:	9329      	str	r3, [sp, #164]	@ 0xa4
 8002178:	f107 030c 	add.w	r3, r7, #12
 800217c:	9328      	str	r3, [sp, #160]	@ 0xa0
 800217e:	2326      	movs	r3, #38	@ 0x26
 8002180:	9327      	str	r3, [sp, #156]	@ 0x9c
 8002182:	4668      	mov	r0, sp
 8002184:	f104 0310 	add.w	r3, r4, #16
 8002188:	229c      	movs	r2, #156	@ 0x9c
 800218a:	4619      	mov	r1, r3
 800218c:	f005 fe65 	bl	8007e5a <memcpy>
 8002190:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002194:	f000 faf7 	bl	8002786 <bno055_read_regs>
 8002198:	4603      	mov	r3, r0
 800219a:	73fb      	strb	r3, [r7, #15]
 800219c:	7bfb      	ldrb	r3, [r7, #15]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d001      	beq.n	80021a6 <bno055_quaternion_z+0x3e>
        return err;
 80021a2:	7bfb      	ldrb	r3, [r7, #15]
 80021a4:	e012      	b.n	80021cc <bno055_quaternion_z+0x64>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 80021a6:	7b7b      	ldrb	r3, [r7, #13]
 80021a8:	021b      	lsls	r3, r3, #8
 80021aa:	b21a      	sxth	r2, r3
 80021ac:	7b3b      	ldrb	r3, [r7, #12]
 80021ae:	b21b      	sxth	r3, r3
 80021b0:	4313      	orrs	r3, r2
 80021b2:	b21b      	sxth	r3, r3
 80021b4:	ee07 3a90 	vmov	s15, r3
 80021b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021bc:	eddf 6a05 	vldr	s13, [pc, #20]	@ 80021d4 <bno055_quaternion_z+0x6c>
 80021c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80021ca:	2300      	movs	r3, #0
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	3714      	adds	r7, #20
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd90      	pop	{r4, r7, pc}
 80021d4:	46800000 	.word	0x46800000

080021d8 <bno055_quaternion>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion(bno055_t* imu, bno055_vec4_t* buf) {
 80021d8:	b590      	push	{r4, r7, lr}
 80021da:	b0b1      	sub	sp, #196	@ 0xc4
 80021dc:	af2a      	add	r7, sp, #168	@ 0xa8
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[8];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_W_LSB, data, 8)) != BNO_OK) {
 80021e2:	687c      	ldr	r4, [r7, #4]
 80021e4:	2308      	movs	r3, #8
 80021e6:	9329      	str	r3, [sp, #164]	@ 0xa4
 80021e8:	f107 030c 	add.w	r3, r7, #12
 80021ec:	9328      	str	r3, [sp, #160]	@ 0xa0
 80021ee:	2320      	movs	r3, #32
 80021f0:	9327      	str	r3, [sp, #156]	@ 0x9c
 80021f2:	4668      	mov	r0, sp
 80021f4:	f104 0310 	add.w	r3, r4, #16
 80021f8:	229c      	movs	r2, #156	@ 0x9c
 80021fa:	4619      	mov	r1, r3
 80021fc:	f005 fe2d 	bl	8007e5a <memcpy>
 8002200:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002204:	f000 fabf 	bl	8002786 <bno055_read_regs>
 8002208:	4603      	mov	r3, r0
 800220a:	75fb      	strb	r3, [r7, #23]
 800220c:	7dfb      	ldrb	r3, [r7, #23]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d001      	beq.n	8002216 <bno055_quaternion+0x3e>
        return err;
 8002212:	7dfb      	ldrb	r3, [r7, #23]
 8002214:	e048      	b.n	80022a8 <bno055_quaternion+0xd0>
    }
    buf->w = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8002216:	7b7b      	ldrb	r3, [r7, #13]
 8002218:	021b      	lsls	r3, r3, #8
 800221a:	b21a      	sxth	r2, r3
 800221c:	7b3b      	ldrb	r3, [r7, #12]
 800221e:	b21b      	sxth	r3, r3
 8002220:	4313      	orrs	r3, r2
 8002222:	b21b      	sxth	r3, r3
 8002224:	ee07 3a90 	vmov	s15, r3
 8002228:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800222c:	eddf 6a20 	vldr	s13, [pc, #128]	@ 80022b0 <bno055_quaternion+0xd8>
 8002230:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	edc3 7a03 	vstr	s15, [r3, #12]
    buf->x = (s16)((data[3] << 8) | data[2]) / (f32)BNO_QUA_SCALE;
 800223a:	7bfb      	ldrb	r3, [r7, #15]
 800223c:	021b      	lsls	r3, r3, #8
 800223e:	b21a      	sxth	r2, r3
 8002240:	7bbb      	ldrb	r3, [r7, #14]
 8002242:	b21b      	sxth	r3, r3
 8002244:	4313      	orrs	r3, r2
 8002246:	b21b      	sxth	r3, r3
 8002248:	ee07 3a90 	vmov	s15, r3
 800224c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002250:	eddf 6a17 	vldr	s13, [pc, #92]	@ 80022b0 <bno055_quaternion+0xd8>
 8002254:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	edc3 7a00 	vstr	s15, [r3]
    buf->y = (s16)((data[5] << 8) | data[4]) / (f32)BNO_QUA_SCALE;
 800225e:	7c7b      	ldrb	r3, [r7, #17]
 8002260:	021b      	lsls	r3, r3, #8
 8002262:	b21a      	sxth	r2, r3
 8002264:	7c3b      	ldrb	r3, [r7, #16]
 8002266:	b21b      	sxth	r3, r3
 8002268:	4313      	orrs	r3, r2
 800226a:	b21b      	sxth	r3, r3
 800226c:	ee07 3a90 	vmov	s15, r3
 8002270:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002274:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80022b0 <bno055_quaternion+0xd8>
 8002278:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	edc3 7a01 	vstr	s15, [r3, #4]
    buf->z = (s16)((data[7] << 8) | data[6]) / (f32)BNO_QUA_SCALE;
 8002282:	7cfb      	ldrb	r3, [r7, #19]
 8002284:	021b      	lsls	r3, r3, #8
 8002286:	b21a      	sxth	r2, r3
 8002288:	7cbb      	ldrb	r3, [r7, #18]
 800228a:	b21b      	sxth	r3, r3
 800228c:	4313      	orrs	r3, r2
 800228e:	b21b      	sxth	r3, r3
 8002290:	ee07 3a90 	vmov	s15, r3
 8002294:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002298:	eddf 6a05 	vldr	s13, [pc, #20]	@ 80022b0 <bno055_quaternion+0xd8>
 800229c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	edc3 7a02 	vstr	s15, [r3, #8]
    return BNO_OK;
 80022a6:	2300      	movs	r3, #0
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	371c      	adds	r7, #28
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd90      	pop	{r4, r7, pc}
 80022b0:	46800000 	.word	0x46800000

080022b4 <bno055_acc_conf>:

error_bno bno055_acc_conf(bno055_t* bno, const bno055_acc_range_t range,
                          const bno055_acc_band_t bandwidth,
                          const bno055_acc_mode_t mode) {
 80022b4:	b590      	push	{r4, r7, lr}
 80022b6:	b0af      	sub	sp, #188	@ 0xbc
 80022b8:	af2a      	add	r7, sp, #168	@ 0xa8
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	4608      	mov	r0, r1
 80022be:	4611      	mov	r1, r2
 80022c0:	461a      	mov	r2, r3
 80022c2:	4603      	mov	r3, r0
 80022c4:	70fb      	strb	r3, [r7, #3]
 80022c6:	460b      	mov	r3, r1
 80022c8:	70bb      	strb	r3, [r7, #2]
 80022ca:	4613      	mov	r3, r2
 80022cc:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_page(bno, BNO_PAGE_1)) != BNO_OK) {
 80022ce:	2101      	movs	r1, #1
 80022d0:	6878      	ldr	r0, [r7, #4]
 80022d2:	f000 fabc 	bl	800284e <bno055_set_page>
 80022d6:	4603      	mov	r3, r0
 80022d8:	73fb      	strb	r3, [r7, #15]
 80022da:	7bfb      	ldrb	r3, [r7, #15]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d001      	beq.n	80022e4 <bno055_acc_conf+0x30>
        return err;
 80022e0:	7bfb      	ldrb	r3, [r7, #15]
 80022e2:	e04b      	b.n	800237c <bno055_acc_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 80022e4:	2100      	movs	r1, #0
 80022e6:	6878      	ldr	r0, [r7, #4]
 80022e8:	f000 f91b 	bl	8002522 <bno055_set_opmode>
 80022ec:	4603      	mov	r3, r0
 80022ee:	73fb      	strb	r3, [r7, #15]
 80022f0:	7bfb      	ldrb	r3, [r7, #15]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d001      	beq.n	80022fa <bno055_acc_conf+0x46>
        return err;
 80022f6:	7bfb      	ldrb	r3, [r7, #15]
 80022f8:	e040      	b.n	800237c <bno055_acc_conf+0xc8>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 80022fa:	200c      	movs	r0, #12
 80022fc:	f001 fd3e 	bl	8003d7c <HAL_Delay>
    u8 config = range | bandwidth | mode;
 8002300:	78fa      	ldrb	r2, [r7, #3]
 8002302:	78bb      	ldrb	r3, [r7, #2]
 8002304:	4313      	orrs	r3, r2
 8002306:	b2da      	uxtb	r2, r3
 8002308:	787b      	ldrb	r3, [r7, #1]
 800230a:	4313      	orrs	r3, r2
 800230c:	b2db      	uxtb	r3, r3
 800230e:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_write_regs(*bno, BNO_ACC_CONFIG, &config, 1)) != BNO_OK) {
 8002310:	687c      	ldr	r4, [r7, #4]
 8002312:	2301      	movs	r3, #1
 8002314:	9329      	str	r3, [sp, #164]	@ 0xa4
 8002316:	f107 030e 	add.w	r3, r7, #14
 800231a:	9328      	str	r3, [sp, #160]	@ 0xa0
 800231c:	2308      	movs	r3, #8
 800231e:	9327      	str	r3, [sp, #156]	@ 0x9c
 8002320:	4668      	mov	r0, sp
 8002322:	f104 0310 	add.w	r3, r4, #16
 8002326:	229c      	movs	r2, #156	@ 0x9c
 8002328:	4619      	mov	r1, r3
 800232a:	f005 fd96 	bl	8007e5a <memcpy>
 800232e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002332:	f000 fa5e 	bl	80027f2 <bno055_write_regs>
 8002336:	4603      	mov	r3, r0
 8002338:	73fb      	strb	r3, [r7, #15]
 800233a:	7bfb      	ldrb	r3, [r7, #15]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d001      	beq.n	8002344 <bno055_acc_conf+0x90>
        return err;
 8002340:	7bfb      	ldrb	r3, [r7, #15]
 8002342:	e01b      	b.n	800237c <bno055_acc_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	791b      	ldrb	r3, [r3, #4]
 8002348:	4619      	mov	r1, r3
 800234a:	6878      	ldr	r0, [r7, #4]
 800234c:	f000 f8e9 	bl	8002522 <bno055_set_opmode>
 8002350:	4603      	mov	r3, r0
 8002352:	73fb      	strb	r3, [r7, #15]
 8002354:	7bfb      	ldrb	r3, [r7, #15]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d001      	beq.n	800235e <bno055_acc_conf+0xaa>
        return err;
 800235a:	7bfb      	ldrb	r3, [r7, #15]
 800235c:	e00e      	b.n	800237c <bno055_acc_conf+0xc8>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 800235e:	2018      	movs	r0, #24
 8002360:	f001 fd0c 	bl	8003d7c <HAL_Delay>
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 8002364:	2100      	movs	r1, #0
 8002366:	6878      	ldr	r0, [r7, #4]
 8002368:	f000 fa71 	bl	800284e <bno055_set_page>
 800236c:	4603      	mov	r3, r0
 800236e:	73fb      	strb	r3, [r7, #15]
 8002370:	7bfb      	ldrb	r3, [r7, #15]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d001      	beq.n	800237a <bno055_acc_conf+0xc6>
        return err;
 8002376:	7bfb      	ldrb	r3, [r7, #15]
 8002378:	e000      	b.n	800237c <bno055_acc_conf+0xc8>
    }
    return BNO_OK;
 800237a:	2300      	movs	r3, #0
}
 800237c:	4618      	mov	r0, r3
 800237e:	3714      	adds	r7, #20
 8002380:	46bd      	mov	sp, r7
 8002382:	bd90      	pop	{r4, r7, pc}

08002384 <bno055_gyr_conf>:

error_bno bno055_gyr_conf(bno055_t* bno, const bno055_gyr_range_t range,
                          const bno055_gyr_band_t bandwidth,
                          const bno055_gyr_mode_t mode) {
 8002384:	b590      	push	{r4, r7, lr}
 8002386:	b0af      	sub	sp, #188	@ 0xbc
 8002388:	af2a      	add	r7, sp, #168	@ 0xa8
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	4608      	mov	r0, r1
 800238e:	4611      	mov	r1, r2
 8002390:	461a      	mov	r2, r3
 8002392:	4603      	mov	r3, r0
 8002394:	70fb      	strb	r3, [r7, #3]
 8002396:	460b      	mov	r3, r1
 8002398:	70bb      	strb	r3, [r7, #2]
 800239a:	4613      	mov	r3, r2
 800239c:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_page(bno, BNO_PAGE_1)) != BNO_OK) {
 800239e:	2101      	movs	r1, #1
 80023a0:	6878      	ldr	r0, [r7, #4]
 80023a2:	f000 fa54 	bl	800284e <bno055_set_page>
 80023a6:	4603      	mov	r3, r0
 80023a8:	73fb      	strb	r3, [r7, #15]
 80023aa:	7bfb      	ldrb	r3, [r7, #15]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d001      	beq.n	80023b4 <bno055_gyr_conf+0x30>
        return err;
 80023b0:	7bfb      	ldrb	r3, [r7, #15]
 80023b2:	e04a      	b.n	800244a <bno055_gyr_conf+0xc6>
    }
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 80023b4:	2100      	movs	r1, #0
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	f000 f8b3 	bl	8002522 <bno055_set_opmode>
 80023bc:	4603      	mov	r3, r0
 80023be:	73fb      	strb	r3, [r7, #15]
 80023c0:	7bfb      	ldrb	r3, [r7, #15]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d001      	beq.n	80023ca <bno055_gyr_conf+0x46>
        return err;
 80023c6:	7bfb      	ldrb	r3, [r7, #15]
 80023c8:	e03f      	b.n	800244a <bno055_gyr_conf+0xc6>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 80023ca:	200c      	movs	r0, #12
 80023cc:	f001 fcd6 	bl	8003d7c <HAL_Delay>
    u8 config[2] = {range | bandwidth, mode};
 80023d0:	78fa      	ldrb	r2, [r7, #3]
 80023d2:	78bb      	ldrb	r3, [r7, #2]
 80023d4:	4313      	orrs	r3, r2
 80023d6:	b2db      	uxtb	r3, r3
 80023d8:	733b      	strb	r3, [r7, #12]
 80023da:	787b      	ldrb	r3, [r7, #1]
 80023dc:	737b      	strb	r3, [r7, #13]
    if ((err = bno055_write_regs(*bno, BNO_GYR_CONFIG_0, config, 2)) !=
 80023de:	687c      	ldr	r4, [r7, #4]
 80023e0:	2302      	movs	r3, #2
 80023e2:	9329      	str	r3, [sp, #164]	@ 0xa4
 80023e4:	f107 030c 	add.w	r3, r7, #12
 80023e8:	9328      	str	r3, [sp, #160]	@ 0xa0
 80023ea:	230a      	movs	r3, #10
 80023ec:	9327      	str	r3, [sp, #156]	@ 0x9c
 80023ee:	4668      	mov	r0, sp
 80023f0:	f104 0310 	add.w	r3, r4, #16
 80023f4:	229c      	movs	r2, #156	@ 0x9c
 80023f6:	4619      	mov	r1, r3
 80023f8:	f005 fd2f 	bl	8007e5a <memcpy>
 80023fc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002400:	f000 f9f7 	bl	80027f2 <bno055_write_regs>
 8002404:	4603      	mov	r3, r0
 8002406:	73fb      	strb	r3, [r7, #15]
 8002408:	7bfb      	ldrb	r3, [r7, #15]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d001      	beq.n	8002412 <bno055_gyr_conf+0x8e>
        BNO_OK) {
        return err;
 800240e:	7bfb      	ldrb	r3, [r7, #15]
 8002410:	e01b      	b.n	800244a <bno055_gyr_conf+0xc6>
    }
    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	791b      	ldrb	r3, [r3, #4]
 8002416:	4619      	mov	r1, r3
 8002418:	6878      	ldr	r0, [r7, #4]
 800241a:	f000 f882 	bl	8002522 <bno055_set_opmode>
 800241e:	4603      	mov	r3, r0
 8002420:	73fb      	strb	r3, [r7, #15]
 8002422:	7bfb      	ldrb	r3, [r7, #15]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d001      	beq.n	800242c <bno055_gyr_conf+0xa8>
        return err;
 8002428:	7bfb      	ldrb	r3, [r7, #15]
 800242a:	e00e      	b.n	800244a <bno055_gyr_conf+0xc6>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 800242c:	2018      	movs	r0, #24
 800242e:	f001 fca5 	bl	8003d7c <HAL_Delay>
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 8002432:	2100      	movs	r1, #0
 8002434:	6878      	ldr	r0, [r7, #4]
 8002436:	f000 fa0a 	bl	800284e <bno055_set_page>
 800243a:	4603      	mov	r3, r0
 800243c:	73fb      	strb	r3, [r7, #15]
 800243e:	7bfb      	ldrb	r3, [r7, #15]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d001      	beq.n	8002448 <bno055_gyr_conf+0xc4>
        return err;
 8002444:	7bfb      	ldrb	r3, [r7, #15]
 8002446:	e000      	b.n	800244a <bno055_gyr_conf+0xc6>
    }
    return BNO_OK;
 8002448:	2300      	movs	r3, #0
}
 800244a:	4618      	mov	r0, r3
 800244c:	3714      	adds	r7, #20
 800244e:	46bd      	mov	sp, r7
 8002450:	bd90      	pop	{r4, r7, pc}

08002452 <bno055_mag_conf>:
error_bno bno055_mag_conf(bno055_t* bno, const bno055_mag_rate_t out_rate,
                          const bno055_mag_pwr_t pwr_mode,
                          const bno055_mag_mode_t mode) {
 8002452:	b590      	push	{r4, r7, lr}
 8002454:	b0af      	sub	sp, #188	@ 0xbc
 8002456:	af2a      	add	r7, sp, #168	@ 0xa8
 8002458:	6078      	str	r0, [r7, #4]
 800245a:	4608      	mov	r0, r1
 800245c:	4611      	mov	r1, r2
 800245e:	461a      	mov	r2, r3
 8002460:	4603      	mov	r3, r0
 8002462:	70fb      	strb	r3, [r7, #3]
 8002464:	460b      	mov	r3, r1
 8002466:	70bb      	strb	r3, [r7, #2]
 8002468:	4613      	mov	r3, r2
 800246a:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_page(bno, BNO_PAGE_1)) != BNO_OK) {
 800246c:	2101      	movs	r1, #1
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	f000 f9ed 	bl	800284e <bno055_set_page>
 8002474:	4603      	mov	r3, r0
 8002476:	73fb      	strb	r3, [r7, #15]
 8002478:	7bfb      	ldrb	r3, [r7, #15]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d001      	beq.n	8002482 <bno055_mag_conf+0x30>
        return err;
 800247e:	7bfb      	ldrb	r3, [r7, #15]
 8002480:	e04b      	b.n	800251a <bno055_mag_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 8002482:	2100      	movs	r1, #0
 8002484:	6878      	ldr	r0, [r7, #4]
 8002486:	f000 f84c 	bl	8002522 <bno055_set_opmode>
 800248a:	4603      	mov	r3, r0
 800248c:	73fb      	strb	r3, [r7, #15]
 800248e:	7bfb      	ldrb	r3, [r7, #15]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d001      	beq.n	8002498 <bno055_mag_conf+0x46>
        return err;
 8002494:	7bfb      	ldrb	r3, [r7, #15]
 8002496:	e040      	b.n	800251a <bno055_mag_conf+0xc8>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 8002498:	200c      	movs	r0, #12
 800249a:	f001 fc6f 	bl	8003d7c <HAL_Delay>
    u8 config = out_rate | pwr_mode | mode;
 800249e:	78fa      	ldrb	r2, [r7, #3]
 80024a0:	78bb      	ldrb	r3, [r7, #2]
 80024a2:	4313      	orrs	r3, r2
 80024a4:	b2da      	uxtb	r2, r3
 80024a6:	787b      	ldrb	r3, [r7, #1]
 80024a8:	4313      	orrs	r3, r2
 80024aa:	b2db      	uxtb	r3, r3
 80024ac:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_write_regs(*bno, BNO_MAG_CONFIG, &config, 1)) != BNO_OK) {
 80024ae:	687c      	ldr	r4, [r7, #4]
 80024b0:	2301      	movs	r3, #1
 80024b2:	9329      	str	r3, [sp, #164]	@ 0xa4
 80024b4:	f107 030e 	add.w	r3, r7, #14
 80024b8:	9328      	str	r3, [sp, #160]	@ 0xa0
 80024ba:	2309      	movs	r3, #9
 80024bc:	9327      	str	r3, [sp, #156]	@ 0x9c
 80024be:	4668      	mov	r0, sp
 80024c0:	f104 0310 	add.w	r3, r4, #16
 80024c4:	229c      	movs	r2, #156	@ 0x9c
 80024c6:	4619      	mov	r1, r3
 80024c8:	f005 fcc7 	bl	8007e5a <memcpy>
 80024cc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80024d0:	f000 f98f 	bl	80027f2 <bno055_write_regs>
 80024d4:	4603      	mov	r3, r0
 80024d6:	73fb      	strb	r3, [r7, #15]
 80024d8:	7bfb      	ldrb	r3, [r7, #15]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d001      	beq.n	80024e2 <bno055_mag_conf+0x90>
        return err;
 80024de:	7bfb      	ldrb	r3, [r7, #15]
 80024e0:	e01b      	b.n	800251a <bno055_mag_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	791b      	ldrb	r3, [r3, #4]
 80024e6:	4619      	mov	r1, r3
 80024e8:	6878      	ldr	r0, [r7, #4]
 80024ea:	f000 f81a 	bl	8002522 <bno055_set_opmode>
 80024ee:	4603      	mov	r3, r0
 80024f0:	73fb      	strb	r3, [r7, #15]
 80024f2:	7bfb      	ldrb	r3, [r7, #15]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d001      	beq.n	80024fc <bno055_mag_conf+0xaa>
        return err;
 80024f8:	7bfb      	ldrb	r3, [r7, #15]
 80024fa:	e00e      	b.n	800251a <bno055_mag_conf+0xc8>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 80024fc:	2018      	movs	r0, #24
 80024fe:	f001 fc3d 	bl	8003d7c <HAL_Delay>
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 8002502:	2100      	movs	r1, #0
 8002504:	6878      	ldr	r0, [r7, #4]
 8002506:	f000 f9a2 	bl	800284e <bno055_set_page>
 800250a:	4603      	mov	r3, r0
 800250c:	73fb      	strb	r3, [r7, #15]
 800250e:	7bfb      	ldrb	r3, [r7, #15]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d001      	beq.n	8002518 <bno055_mag_conf+0xc6>
        return err;
 8002514:	7bfb      	ldrb	r3, [r7, #15]
 8002516:	e000      	b.n	800251a <bno055_mag_conf+0xc8>
    }
    return BNO_OK;
 8002518:	2300      	movs	r3, #0
}
 800251a:	4618      	mov	r0, r3
 800251c:	3714      	adds	r7, #20
 800251e:	46bd      	mov	sp, r7
 8002520:	bd90      	pop	{r4, r7, pc}

08002522 <bno055_set_opmode>:

error_bno bno055_set_opmode(bno055_t* imu, const bno055_opmode_t opmode) {
 8002522:	b590      	push	{r4, r7, lr}
 8002524:	b0af      	sub	sp, #188	@ 0xbc
 8002526:	af2a      	add	r7, sp, #168	@ 0xa8
 8002528:	6078      	str	r0, [r7, #4]
 800252a:	460b      	mov	r3, r1
 800252c:	70fb      	strb	r3, [r7, #3]
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    if ((err = bno055_write_regs(*imu, BNO_OPR_MODE, (u8*)&opmode, 1)) !=
 800252e:	687c      	ldr	r4, [r7, #4]
 8002530:	2301      	movs	r3, #1
 8002532:	9329      	str	r3, [sp, #164]	@ 0xa4
 8002534:	1cfb      	adds	r3, r7, #3
 8002536:	9328      	str	r3, [sp, #160]	@ 0xa0
 8002538:	233d      	movs	r3, #61	@ 0x3d
 800253a:	9327      	str	r3, [sp, #156]	@ 0x9c
 800253c:	4668      	mov	r0, sp
 800253e:	f104 0310 	add.w	r3, r4, #16
 8002542:	229c      	movs	r2, #156	@ 0x9c
 8002544:	4619      	mov	r1, r3
 8002546:	f005 fc88 	bl	8007e5a <memcpy>
 800254a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800254e:	f000 f950 	bl	80027f2 <bno055_write_regs>
 8002552:	4603      	mov	r3, r0
 8002554:	73fb      	strb	r3, [r7, #15]
 8002556:	7bfb      	ldrb	r3, [r7, #15]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d001      	beq.n	8002560 <bno055_set_opmode+0x3e>
        BNO_OK) {
        return err;
 800255c:	7bfb      	ldrb	r3, [r7, #15]
 800255e:	e003      	b.n	8002568 <bno055_set_opmode+0x46>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 8002560:	2018      	movs	r0, #24
 8002562:	f001 fc0b 	bl	8003d7c <HAL_Delay>
    return BNO_OK;
 8002566:	2300      	movs	r3, #0
}
 8002568:	4618      	mov	r0, r3
 800256a:	3714      	adds	r7, #20
 800256c:	46bd      	mov	sp, r7
 800256e:	bd90      	pop	{r4, r7, pc}

08002570 <bno055_set_unit>:

error_bno bno055_set_unit(bno055_t* bno, const bno055_temp_unitsel_t t_unit,
                          const bno055_gyr_unitsel_t g_unit,
                          const bno055_acc_unitsel_t a_unit,
                          const bno055_eul_unitsel_t e_unit) {
 8002570:	b590      	push	{r4, r7, lr}
 8002572:	b0af      	sub	sp, #188	@ 0xbc
 8002574:	af2a      	add	r7, sp, #168	@ 0xa8
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	4608      	mov	r0, r1
 800257a:	4611      	mov	r1, r2
 800257c:	461a      	mov	r2, r3
 800257e:	4603      	mov	r3, r0
 8002580:	70fb      	strb	r3, [r7, #3]
 8002582:	460b      	mov	r3, r1
 8002584:	70bb      	strb	r3, [r7, #2]
 8002586:	4613      	mov	r3, r2
 8002588:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 800258a:	2100      	movs	r1, #0
 800258c:	6878      	ldr	r0, [r7, #4]
 800258e:	f7ff ffc8 	bl	8002522 <bno055_set_opmode>
 8002592:	4603      	mov	r3, r0
 8002594:	73fb      	strb	r3, [r7, #15]
 8002596:	7bfb      	ldrb	r3, [r7, #15]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d001      	beq.n	80025a0 <bno055_set_unit+0x30>
        return err;
 800259c:	7bfb      	ldrb	r3, [r7, #15]
 800259e:	e04b      	b.n	8002638 <bno055_set_unit+0xc8>
    }
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 80025a0:	2100      	movs	r1, #0
 80025a2:	6878      	ldr	r0, [r7, #4]
 80025a4:	f000 f953 	bl	800284e <bno055_set_page>
 80025a8:	4603      	mov	r3, r0
 80025aa:	73fb      	strb	r3, [r7, #15]
 80025ac:	7bfb      	ldrb	r3, [r7, #15]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <bno055_set_unit+0x46>
        return err;
 80025b2:	7bfb      	ldrb	r3, [r7, #15]
 80025b4:	e040      	b.n	8002638 <bno055_set_unit+0xc8>
    }
    uint8_t data = t_unit | g_unit | a_unit | e_unit;
 80025b6:	78fa      	ldrb	r2, [r7, #3]
 80025b8:	78bb      	ldrb	r3, [r7, #2]
 80025ba:	4313      	orrs	r3, r2
 80025bc:	b2da      	uxtb	r2, r3
 80025be:	787b      	ldrb	r3, [r7, #1]
 80025c0:	4313      	orrs	r3, r2
 80025c2:	b2da      	uxtb	r2, r3
 80025c4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80025c8:	4313      	orrs	r3, r2
 80025ca:	b2db      	uxtb	r3, r3
 80025cc:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_write_regs(*bno, BNO_UNIT_SEL, &data, 1)) != BNO_OK) {
 80025ce:	687c      	ldr	r4, [r7, #4]
 80025d0:	2301      	movs	r3, #1
 80025d2:	9329      	str	r3, [sp, #164]	@ 0xa4
 80025d4:	f107 030e 	add.w	r3, r7, #14
 80025d8:	9328      	str	r3, [sp, #160]	@ 0xa0
 80025da:	233b      	movs	r3, #59	@ 0x3b
 80025dc:	9327      	str	r3, [sp, #156]	@ 0x9c
 80025de:	4668      	mov	r0, sp
 80025e0:	f104 0310 	add.w	r3, r4, #16
 80025e4:	229c      	movs	r2, #156	@ 0x9c
 80025e6:	4619      	mov	r1, r3
 80025e8:	f005 fc37 	bl	8007e5a <memcpy>
 80025ec:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80025f0:	f000 f8ff 	bl	80027f2 <bno055_write_regs>
 80025f4:	4603      	mov	r3, r0
 80025f6:	73fb      	strb	r3, [r7, #15]
 80025f8:	7bfb      	ldrb	r3, [r7, #15]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d001      	beq.n	8002602 <bno055_set_unit+0x92>
        return err;
 80025fe:	7bfb      	ldrb	r3, [r7, #15]
 8002600:	e01a      	b.n	8002638 <bno055_set_unit+0xc8>
    }
    bno->_gyr_unit = g_unit;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	78ba      	ldrb	r2, [r7, #2]
 8002606:	741a      	strb	r2, [r3, #16]
    bno->_acc_unit = a_unit;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	787a      	ldrb	r2, [r7, #1]
 800260c:	739a      	strb	r2, [r3, #14]
    bno->_eul_unit = e_unit;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002614:	745a      	strb	r2, [r3, #17]
    bno->_temp_unit = t_unit;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	78fa      	ldrb	r2, [r7, #3]
 800261a:	73da      	strb	r2, [r3, #15]

    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	791b      	ldrb	r3, [r3, #4]
 8002620:	4619      	mov	r1, r3
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f7ff ff7d 	bl	8002522 <bno055_set_opmode>
 8002628:	4603      	mov	r3, r0
 800262a:	73fb      	strb	r3, [r7, #15]
 800262c:	7bfb      	ldrb	r3, [r7, #15]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d001      	beq.n	8002636 <bno055_set_unit+0xc6>
        return err;
 8002632:	7bfb      	ldrb	r3, [r7, #15]
 8002634:	e000      	b.n	8002638 <bno055_set_unit+0xc8>
    }
    return BNO_OK;
 8002636:	2300      	movs	r3, #0
}
 8002638:	4618      	mov	r0, r3
 800263a:	3714      	adds	r7, #20
 800263c:	46bd      	mov	sp, r7
 800263e:	bd90      	pop	{r4, r7, pc}

08002640 <bno055_set_pwr_mode>:

error_bno bno055_set_pwr_mode(bno055_t* imu, bno055_pwr_t pwr_mode) {
 8002640:	b590      	push	{r4, r7, lr}
 8002642:	b0af      	sub	sp, #188	@ 0xbc
 8002644:	af2a      	add	r7, sp, #168	@ 0xa8
 8002646:	6078      	str	r0, [r7, #4]
 8002648:	460b      	mov	r3, r1
 800264a:	70fb      	strb	r3, [r7, #3]
    if (imu == NULL) {
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d101      	bne.n	8002656 <bno055_set_pwr_mode+0x16>
        return BNO_ERR_NULL_PTR;
 8002652:	2304      	movs	r3, #4
 8002654:	e04d      	b.n	80026f2 <bno055_set_pwr_mode+0xb2>
    }
    error_bno err;
    if ((err = bno055_set_opmode(imu, BNO_MODE_CONFIG)) != BNO_OK) {
 8002656:	2100      	movs	r1, #0
 8002658:	6878      	ldr	r0, [r7, #4]
 800265a:	f7ff ff62 	bl	8002522 <bno055_set_opmode>
 800265e:	4603      	mov	r3, r0
 8002660:	73fb      	strb	r3, [r7, #15]
 8002662:	7bfb      	ldrb	r3, [r7, #15]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d001      	beq.n	800266c <bno055_set_pwr_mode+0x2c>
        return err;
 8002668:	7bfb      	ldrb	r3, [r7, #15]
 800266a:	e042      	b.n	80026f2 <bno055_set_pwr_mode+0xb2>
    }
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 800266c:	2100      	movs	r1, #0
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	f000 f8ed 	bl	800284e <bno055_set_page>
 8002674:	4603      	mov	r3, r0
 8002676:	73fb      	strb	r3, [r7, #15]
 8002678:	7bfb      	ldrb	r3, [r7, #15]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d001      	beq.n	8002682 <bno055_set_pwr_mode+0x42>
        return err;
 800267e:	7bfb      	ldrb	r3, [r7, #15]
 8002680:	e037      	b.n	80026f2 <bno055_set_pwr_mode+0xb2>
    }
    if ((err = bno055_write_regs(*imu, BNO_PWR_MODE, (u8*)&pwr_mode, 1)) !=
 8002682:	687c      	ldr	r4, [r7, #4]
 8002684:	2301      	movs	r3, #1
 8002686:	9329      	str	r3, [sp, #164]	@ 0xa4
 8002688:	1cfb      	adds	r3, r7, #3
 800268a:	9328      	str	r3, [sp, #160]	@ 0xa0
 800268c:	233e      	movs	r3, #62	@ 0x3e
 800268e:	9327      	str	r3, [sp, #156]	@ 0x9c
 8002690:	4668      	mov	r0, sp
 8002692:	f104 0310 	add.w	r3, r4, #16
 8002696:	229c      	movs	r2, #156	@ 0x9c
 8002698:	4619      	mov	r1, r3
 800269a:	f005 fbde 	bl	8007e5a <memcpy>
 800269e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80026a2:	f000 f8a6 	bl	80027f2 <bno055_write_regs>
 80026a6:	4603      	mov	r3, r0
 80026a8:	73fb      	strb	r3, [r7, #15]
 80026aa:	7bfb      	ldrb	r3, [r7, #15]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d001      	beq.n	80026b4 <bno055_set_pwr_mode+0x74>
        BNO_OK) {
        return err;
 80026b0:	7bfb      	ldrb	r3, [r7, #15]
 80026b2:	e01e      	b.n	80026f2 <bno055_set_pwr_mode+0xb2>
    }
    imu->_pwr_mode = pwr_mode;
 80026b4:	78fa      	ldrb	r2, [r7, #3]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	731a      	strb	r2, [r3, #12]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 80026ba:	2100      	movs	r1, #0
 80026bc:	6878      	ldr	r0, [r7, #4]
 80026be:	f000 f8c6 	bl	800284e <bno055_set_page>
 80026c2:	4603      	mov	r3, r0
 80026c4:	73fb      	strb	r3, [r7, #15]
 80026c6:	7bfb      	ldrb	r3, [r7, #15]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d001      	beq.n	80026d0 <bno055_set_pwr_mode+0x90>
        return err;
 80026cc:	7bfb      	ldrb	r3, [r7, #15]
 80026ce:	e010      	b.n	80026f2 <bno055_set_pwr_mode+0xb2>
    }
    if ((err = bno055_set_opmode(imu, imu->mode)) != BNO_OK) {
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	791b      	ldrb	r3, [r3, #4]
 80026d4:	4619      	mov	r1, r3
 80026d6:	6878      	ldr	r0, [r7, #4]
 80026d8:	f7ff ff23 	bl	8002522 <bno055_set_opmode>
 80026dc:	4603      	mov	r3, r0
 80026de:	73fb      	strb	r3, [r7, #15]
 80026e0:	7bfb      	ldrb	r3, [r7, #15]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d001      	beq.n	80026ea <bno055_set_pwr_mode+0xaa>
        return err;
 80026e6:	7bfb      	ldrb	r3, [r7, #15]
 80026e8:	e003      	b.n	80026f2 <bno055_set_pwr_mode+0xb2>
    }
    HAL_Delay(2);
 80026ea:	2002      	movs	r0, #2
 80026ec:	f001 fb46 	bl	8003d7c <HAL_Delay>
    return BNO_OK;
 80026f0:	2300      	movs	r3, #0
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3714      	adds	r7, #20
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd90      	pop	{r4, r7, pc}

080026fa <bno055_reset>:

error_bno bno055_reset(bno055_t* imu) {
 80026fa:	b590      	push	{r4, r7, lr}
 80026fc:	b0af      	sub	sp, #188	@ 0xbc
 80026fe:	af2a      	add	r7, sp, #168	@ 0xa8
 8002700:	6078      	str	r0, [r7, #4]
    u8 data = 0x20U;
 8002702:	2320      	movs	r3, #32
 8002704:	73fb      	strb	r3, [r7, #15]
    if (bno055_write_regs(*imu, BNO_SYS_TRIGGER, &data, 1) != BNO_OK) {
 8002706:	687c      	ldr	r4, [r7, #4]
 8002708:	2301      	movs	r3, #1
 800270a:	9329      	str	r3, [sp, #164]	@ 0xa4
 800270c:	f107 030f 	add.w	r3, r7, #15
 8002710:	9328      	str	r3, [sp, #160]	@ 0xa0
 8002712:	233f      	movs	r3, #63	@ 0x3f
 8002714:	9327      	str	r3, [sp, #156]	@ 0x9c
 8002716:	4668      	mov	r0, sp
 8002718:	f104 0310 	add.w	r3, r4, #16
 800271c:	229c      	movs	r2, #156	@ 0x9c
 800271e:	4619      	mov	r1, r3
 8002720:	f005 fb9b 	bl	8007e5a <memcpy>
 8002724:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002728:	f000 f863 	bl	80027f2 <bno055_write_regs>
 800272c:	4603      	mov	r3, r0
 800272e:	2b00      	cmp	r3, #0
 8002730:	d001      	beq.n	8002736 <bno055_reset+0x3c>
        return BNO_ERR_I2C;
 8002732:	2301      	movs	r3, #1
 8002734:	e000      	b.n	8002738 <bno055_reset+0x3e>
    }
    return BNO_OK;
 8002736:	2300      	movs	r3, #0
}
 8002738:	4618      	mov	r0, r3
 800273a:	3714      	adds	r7, #20
 800273c:	46bd      	mov	sp, r7
 800273e:	bd90      	pop	{r4, r7, pc}

08002740 <bno055_on>:

error_bno bno055_on(bno055_t* imu) {
 8002740:	b590      	push	{r4, r7, lr}
 8002742:	b0af      	sub	sp, #188	@ 0xbc
 8002744:	af2a      	add	r7, sp, #168	@ 0xa8
 8002746:	6078      	str	r0, [r7, #4]
    u8 data = 0x00U;
 8002748:	2300      	movs	r3, #0
 800274a:	73fb      	strb	r3, [r7, #15]
    if (bno055_write_regs(*imu, BNO_SYS_TRIGGER, &data, 1) != BNO_OK) {
 800274c:	687c      	ldr	r4, [r7, #4]
 800274e:	2301      	movs	r3, #1
 8002750:	9329      	str	r3, [sp, #164]	@ 0xa4
 8002752:	f107 030f 	add.w	r3, r7, #15
 8002756:	9328      	str	r3, [sp, #160]	@ 0xa0
 8002758:	233f      	movs	r3, #63	@ 0x3f
 800275a:	9327      	str	r3, [sp, #156]	@ 0x9c
 800275c:	4668      	mov	r0, sp
 800275e:	f104 0310 	add.w	r3, r4, #16
 8002762:	229c      	movs	r2, #156	@ 0x9c
 8002764:	4619      	mov	r1, r3
 8002766:	f005 fb78 	bl	8007e5a <memcpy>
 800276a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800276e:	f000 f840 	bl	80027f2 <bno055_write_regs>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d001      	beq.n	800277c <bno055_on+0x3c>
        return BNO_ERR_I2C;
 8002778:	2301      	movs	r3, #1
 800277a:	e000      	b.n	800277e <bno055_on+0x3e>
    }
    return BNO_OK;
 800277c:	2300      	movs	r3, #0
}
 800277e:	4618      	mov	r0, r3
 8002780:	3714      	adds	r7, #20
 8002782:	46bd      	mov	sp, r7
 8002784:	bd90      	pop	{r4, r7, pc}

08002786 <bno055_read_regs>:

error_bno bno055_read_regs(bno055_t imu, u8 addr, uint8_t* buf,
                           uint32_t buf_size) {
 8002786:	b084      	sub	sp, #16
 8002788:	b580      	push	{r7, lr}
 800278a:	b084      	sub	sp, #16
 800278c:	af02      	add	r7, sp, #8
 800278e:	f107 0c10 	add.w	ip, r7, #16
 8002792:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    HAL_StatusTypeDef err;
    // err = HAL_I2C_Mem_Read(imu.i2c, imu.addr, addr, I2C_MEMADD_SIZE_8BIT,
    // buf,
    //                        buf_size, HAL_MAX_DELAY);
    err = HAL_I2C_Master_Transmit(imu.i2c, imu.addr, &addr, 1, HAL_MAX_DELAY);
 8002796:	6938      	ldr	r0, [r7, #16]
 8002798:	7dbb      	ldrb	r3, [r7, #22]
 800279a:	4619      	mov	r1, r3
 800279c:	f107 02bc 	add.w	r2, r7, #188	@ 0xbc
 80027a0:	f04f 33ff 	mov.w	r3, #4294967295
 80027a4:	9300      	str	r3, [sp, #0]
 80027a6:	2301      	movs	r3, #1
 80027a8:	f002 fac6 	bl	8004d38 <HAL_I2C_Master_Transmit>
 80027ac:	4603      	mov	r3, r0
 80027ae:	71fb      	strb	r3, [r7, #7]
    if (err != HAL_OK) {
 80027b0:	79fb      	ldrb	r3, [r7, #7]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d001      	beq.n	80027ba <bno055_read_regs+0x34>
        return BNO_ERR_I2C;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e014      	b.n	80027e4 <bno055_read_regs+0x5e>
    }
    err =
        HAL_I2C_Master_Receive(imu.i2c, imu.addr, buf, buf_size, HAL_MAX_DELAY);
 80027ba:	6938      	ldr	r0, [r7, #16]
 80027bc:	7dbb      	ldrb	r3, [r7, #22]
 80027be:	4619      	mov	r1, r3
 80027c0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80027c4:	b29b      	uxth	r3, r3
 80027c6:	f04f 32ff 	mov.w	r2, #4294967295
 80027ca:	9200      	str	r2, [sp, #0]
 80027cc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80027d0:	f002 fbb0 	bl	8004f34 <HAL_I2C_Master_Receive>
 80027d4:	4603      	mov	r3, r0
 80027d6:	71fb      	strb	r3, [r7, #7]
    if (err != HAL_OK) {
 80027d8:	79fb      	ldrb	r3, [r7, #7]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d001      	beq.n	80027e2 <bno055_read_regs+0x5c>
        return BNO_ERR_I2C;
 80027de:	2301      	movs	r3, #1
 80027e0:	e000      	b.n	80027e4 <bno055_read_regs+0x5e>
    }
    return BNO_OK;
 80027e2:	2300      	movs	r3, #0
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	3708      	adds	r7, #8
 80027e8:	46bd      	mov	sp, r7
 80027ea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80027ee:	b004      	add	sp, #16
 80027f0:	4770      	bx	lr

080027f2 <bno055_write_regs>:

error_bno bno055_write_regs(bno055_t imu, uint32_t addr, uint8_t* buf,
                            uint32_t buf_size) {
 80027f2:	b084      	sub	sp, #16
 80027f4:	b5b0      	push	{r4, r5, r7, lr}
 80027f6:	b086      	sub	sp, #24
 80027f8:	af04      	add	r7, sp, #16
 80027fa:	f107 0418 	add.w	r4, r7, #24
 80027fe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    HAL_StatusTypeDef err;
    err = HAL_I2C_Mem_Write(imu.i2c, imu.addr, addr, buf_size, buf, buf_size,
 8002802:	69b8      	ldr	r0, [r7, #24]
 8002804:	7fbb      	ldrb	r3, [r7, #30]
 8002806:	461d      	mov	r5, r3
 8002808:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800280c:	b29a      	uxth	r2, r3
 800280e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002812:	b299      	uxth	r1, r3
 8002814:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002818:	b29b      	uxth	r3, r3
 800281a:	f04f 34ff 	mov.w	r4, #4294967295
 800281e:	9402      	str	r4, [sp, #8]
 8002820:	9301      	str	r3, [sp, #4]
 8002822:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002826:	9300      	str	r3, [sp, #0]
 8002828:	460b      	mov	r3, r1
 800282a:	4629      	mov	r1, r5
 800282c:	f002 fdb4 	bl	8005398 <HAL_I2C_Mem_Write>
 8002830:	4603      	mov	r3, r0
 8002832:	71fb      	strb	r3, [r7, #7]
                            HAL_MAX_DELAY);
    if (err != HAL_OK) {
 8002834:	79fb      	ldrb	r3, [r7, #7]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d001      	beq.n	800283e <bno055_write_regs+0x4c>
        return BNO_ERR_I2C;
 800283a:	2301      	movs	r3, #1
 800283c:	e000      	b.n	8002840 <bno055_write_regs+0x4e>
    }
    return BNO_OK;
 800283e:	2300      	movs	r3, #0
}
 8002840:	4618      	mov	r0, r3
 8002842:	3708      	adds	r7, #8
 8002844:	46bd      	mov	sp, r7
 8002846:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800284a:	b004      	add	sp, #16
 800284c:	4770      	bx	lr

0800284e <bno055_set_page>:

error_bno bno055_set_page(bno055_t* imu, const bno055_page_t page) {
 800284e:	b590      	push	{r4, r7, lr}
 8002850:	b0af      	sub	sp, #188	@ 0xbc
 8002852:	af2a      	add	r7, sp, #168	@ 0xa8
 8002854:	6078      	str	r0, [r7, #4]
 8002856:	460b      	mov	r3, r1
 8002858:	70fb      	strb	r3, [r7, #3]
    if (imu->_page != page) {
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	7b5a      	ldrb	r2, [r3, #13]
 800285e:	78fb      	ldrb	r3, [r7, #3]
 8002860:	429a      	cmp	r2, r3
 8002862:	d001      	beq.n	8002868 <bno055_set_page+0x1a>
        return BNO_OK;
 8002864:	2300      	movs	r3, #0
 8002866:	e024      	b.n	80028b2 <bno055_set_page+0x64>
    }
    if (page > 0x01) {
 8002868:	78fb      	ldrb	r3, [r7, #3]
 800286a:	2b01      	cmp	r3, #1
 800286c:	d901      	bls.n	8002872 <bno055_set_page+0x24>
        return BNO_ERR_PAGE_TOO_HIGH;
 800286e:	2302      	movs	r3, #2
 8002870:	e01f      	b.n	80028b2 <bno055_set_page+0x64>
    }
    error_bno err;
    err = bno055_write_regs(*imu, BNO_PAGE_ID, (u8*)&page, 1);
 8002872:	687c      	ldr	r4, [r7, #4]
 8002874:	2301      	movs	r3, #1
 8002876:	9329      	str	r3, [sp, #164]	@ 0xa4
 8002878:	1cfb      	adds	r3, r7, #3
 800287a:	9328      	str	r3, [sp, #160]	@ 0xa0
 800287c:	2307      	movs	r3, #7
 800287e:	9327      	str	r3, [sp, #156]	@ 0x9c
 8002880:	4668      	mov	r0, sp
 8002882:	f104 0310 	add.w	r3, r4, #16
 8002886:	229c      	movs	r2, #156	@ 0x9c
 8002888:	4619      	mov	r1, r3
 800288a:	f005 fae6 	bl	8007e5a <memcpy>
 800288e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002892:	f7ff ffae 	bl	80027f2 <bno055_write_regs>
 8002896:	4603      	mov	r3, r0
 8002898:	73fb      	strb	r3, [r7, #15]
    if (err != BNO_OK) {
 800289a:	7bfb      	ldrb	r3, [r7, #15]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d001      	beq.n	80028a4 <bno055_set_page+0x56>
        return err;
 80028a0:	7bfb      	ldrb	r3, [r7, #15]
 80028a2:	e006      	b.n	80028b2 <bno055_set_page+0x64>
    }
    imu->_page = page;
 80028a4:	78fa      	ldrb	r2, [r7, #3]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	735a      	strb	r2, [r3, #13]
    HAL_Delay(2);
 80028aa:	2002      	movs	r0, #2
 80028ac:	f001 fa66 	bl	8003d7c <HAL_Delay>
    return BNO_OK;
 80028b0:	2300      	movs	r3, #0
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	3714      	adds	r7, #20
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd90      	pop	{r4, r7, pc}
	...

080028bc <bno055_err_str>:

char* bno055_err_str(const error_bno err) {
 80028bc:	b480      	push	{r7}
 80028be:	b083      	sub	sp, #12
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	4603      	mov	r3, r0
 80028c4:	71fb      	strb	r3, [r7, #7]
    switch (err) {
 80028c6:	79fb      	ldrb	r3, [r7, #7]
 80028c8:	2b06      	cmp	r3, #6
 80028ca:	d81f      	bhi.n	800290c <bno055_err_str+0x50>
 80028cc:	a201      	add	r2, pc, #4	@ (adr r2, 80028d4 <bno055_err_str+0x18>)
 80028ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028d2:	bf00      	nop
 80028d4:	080028f1 	.word	0x080028f1
 80028d8:	080028f5 	.word	0x080028f5
 80028dc:	080028f9 	.word	0x080028f9
 80028e0:	08002905 	.word	0x08002905
 80028e4:	080028fd 	.word	0x080028fd
 80028e8:	08002901 	.word	0x08002901
 80028ec:	08002909 	.word	0x08002909
        case BNO_OK:
            return "[BNO] Ok!";
 80028f0:	4b0a      	ldr	r3, [pc, #40]	@ (800291c <bno055_err_str+0x60>)
 80028f2:	e00c      	b.n	800290e <bno055_err_str+0x52>
        case BNO_ERR_I2C:
            return "[BNO] I2C error!";
 80028f4:	4b0a      	ldr	r3, [pc, #40]	@ (8002920 <bno055_err_str+0x64>)
 80028f6:	e00a      	b.n	800290e <bno055_err_str+0x52>
        case BNO_ERR_PAGE_TOO_HIGH:
            return "[BNO] Page setting to high.";
 80028f8:	4b0a      	ldr	r3, [pc, #40]	@ (8002924 <bno055_err_str+0x68>)
 80028fa:	e008      	b.n	800290e <bno055_err_str+0x52>
        case BNO_ERR_NULL_PTR:
            return "[BNO] BNO struct is nullpointer.";
 80028fc:	4b0a      	ldr	r3, [pc, #40]	@ (8002928 <bno055_err_str+0x6c>)
 80028fe:	e006      	b.n	800290e <bno055_err_str+0x52>
        case BNO_ERR_AXIS_REMAP:
            return "[BNO] Axis remap error!";
 8002900:	4b0a      	ldr	r3, [pc, #40]	@ (800292c <bno055_err_str+0x70>)
 8002902:	e004      	b.n	800290e <bno055_err_str+0x52>
        case BNO_ERR_SETTING_PAGE:
            return "[BNO] TODO";
 8002904:	4b0a      	ldr	r3, [pc, #40]	@ (8002930 <bno055_err_str+0x74>)
 8002906:	e002      	b.n	800290e <bno055_err_str+0x52>
        case BNO_ERR_WRONG_CHIP_ID:
            return "[BNO] Wrong Chip ID.";
 8002908:	4b0a      	ldr	r3, [pc, #40]	@ (8002934 <bno055_err_str+0x78>)
 800290a:	e000      	b.n	800290e <bno055_err_str+0x52>
    }
    return "[BNO] Ok!";
 800290c:	4b03      	ldr	r3, [pc, #12]	@ (800291c <bno055_err_str+0x60>)
}
 800290e:	4618      	mov	r0, r3
 8002910:	370c      	adds	r7, #12
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr
 800291a:	bf00      	nop
 800291c:	08009cb0 	.word	0x08009cb0
 8002920:	08009cbc 	.word	0x08009cbc
 8002924:	08009cd0 	.word	0x08009cd0
 8002928:	08009cec 	.word	0x08009cec
 800292c:	08009d10 	.word	0x08009d10
 8002930:	08009d28 	.word	0x08009d28
 8002934:	08009d34 	.word	0x08009d34

08002938 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002940:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002944:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8002948:	f003 0301 	and.w	r3, r3, #1
 800294c:	2b00      	cmp	r3, #0
 800294e:	d013      	beq.n	8002978 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8002950:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002954:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8002958:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800295c:	2b00      	cmp	r3, #0
 800295e:	d00b      	beq.n	8002978 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8002960:	e000      	b.n	8002964 <ITM_SendChar+0x2c>
    {
      __NOP();
 8002962:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8002964:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d0f9      	beq.n	8002962 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800296e:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002972:	687a      	ldr	r2, [r7, #4]
 8002974:	b2d2      	uxtb	r2, r2
 8002976:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8002978:	687b      	ldr	r3, [r7, #4]
}
 800297a:	4618      	mov	r0, r3
 800297c:	370c      	adds	r7, #12
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr
	...

08002988 <ADC_Select_CH0>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void ADC_Select_CH0 (void)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b084      	sub	sp, #16
 800298c:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 800298e:	463b      	mov	r3, r7
 8002990:	2200      	movs	r2, #0
 8002992:	601a      	str	r2, [r3, #0]
 8002994:	605a      	str	r2, [r3, #4]
 8002996:	609a      	str	r2, [r3, #8]
 8002998:	60da      	str	r2, [r3, #12]

	sConfig.Channel = ADC_CHANNEL_0;
 800299a:	2300      	movs	r3, #0
 800299c:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 800299e:	2301      	movs	r3, #1
 80029a0:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 80029a2:	2302      	movs	r3, #2
 80029a4:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80029a6:	463b      	mov	r3, r7
 80029a8:	4619      	mov	r1, r3
 80029aa:	4806      	ldr	r0, [pc, #24]	@ (80029c4 <ADC_Select_CH0+0x3c>)
 80029ac:	f001 fbce 	bl	800414c <HAL_ADC_ConfigChannel>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d001      	beq.n	80029ba <ADC_Select_CH0+0x32>
	{
	Error_Handler();
 80029b6:	f000 fc4b 	bl	8003250 <Error_Handler>
	}
}
 80029ba:	bf00      	nop
 80029bc:	3710      	adds	r7, #16
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	2000020c 	.word	0x2000020c

080029c8 <ADC_Select_CH1>:

void ADC_Select_CH1 (void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b084      	sub	sp, #16
 80029cc:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 80029ce:	463b      	mov	r3, r7
 80029d0:	2200      	movs	r2, #0
 80029d2:	601a      	str	r2, [r3, #0]
 80029d4:	605a      	str	r2, [r3, #4]
 80029d6:	609a      	str	r2, [r3, #8]
 80029d8:	60da      	str	r2, [r3, #12]

	sConfig.Channel = ADC_CHANNEL_1;
 80029da:	2301      	movs	r3, #1
 80029dc:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 80029de:	2301      	movs	r3, #1
 80029e0:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80029e2:	463b      	mov	r3, r7
 80029e4:	4619      	mov	r1, r3
 80029e6:	4806      	ldr	r0, [pc, #24]	@ (8002a00 <ADC_Select_CH1+0x38>)
 80029e8:	f001 fbb0 	bl	800414c <HAL_ADC_ConfigChannel>
 80029ec:	4603      	mov	r3, r0
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d001      	beq.n	80029f6 <ADC_Select_CH1+0x2e>
	{
	Error_Handler();
 80029f2:	f000 fc2d 	bl	8003250 <Error_Handler>
	}
}
 80029f6:	bf00      	nop
 80029f8:	3710      	adds	r7, #16
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	2000020c 	.word	0x2000020c

08002a04 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	f5ad 6d95 	sub.w	sp, sp, #1192	@ 0x4a8
 8002a0a:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a0c:	f001 f944 	bl	8003c98 <HAL_Init>

  /* USER CODE BEGIN Init */

  push_pull_init(GPIOC, GPIO_PIN_7, GPIOA, GPIO_PIN_9);
 8002a10:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002a14:	4a9b      	ldr	r2, [pc, #620]	@ (8002c84 <main+0x280>)
 8002a16:	2180      	movs	r1, #128	@ 0x80
 8002a18:	489b      	ldr	r0, [pc, #620]	@ (8002c88 <main+0x284>)
 8002a1a:	f7fe fa45 	bl	8000ea8 <push_pull_init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a1e:	f000 fa4d 	bl	8002ebc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a22:	f000 fb75 	bl	8003110 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002a26:	f000 fb49 	bl	80030bc <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8002a2a:	f000 fab1 	bl	8002f90 <MX_ADC1_Init>
  MX_I2C1_Init();
 8002a2e:	f000 fae9 	bl	8003004 <MX_I2C1_Init>
  MX_I2C2_Init();
 8002a32:	f000 fb15 	bl	8003060 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */


  bno = (bno055_t)
 8002a36:	4b95      	ldr	r3, [pc, #596]	@ (8002c8c <main+0x288>)
 8002a38:	4618      	mov	r0, r3
 8002a3a:	23ac      	movs	r3, #172	@ 0xac
 8002a3c:	461a      	mov	r2, r3
 8002a3e:	2100      	movs	r1, #0
 8002a40:	f005 f98c 	bl	8007d5c <memset>
 8002a44:	4b91      	ldr	r3, [pc, #580]	@ (8002c8c <main+0x288>)
 8002a46:	4a92      	ldr	r2, [pc, #584]	@ (8002c90 <main+0x28c>)
 8002a48:	601a      	str	r2, [r3, #0]
 8002a4a:	4b90      	ldr	r3, [pc, #576]	@ (8002c8c <main+0x288>)
 8002a4c:	2208      	movs	r2, #8
 8002a4e:	711a      	strb	r2, [r3, #4]
 8002a50:	4b8e      	ldr	r3, [pc, #568]	@ (8002c8c <main+0x288>)
 8002a52:	2229      	movs	r2, #41	@ 0x29
 8002a54:	719a      	strb	r2, [r3, #6]
  {
	  .i2c = &hi2c1, .addr = BNO_ADDR, .mode = BNO_MODE_IMU, ._temp_unit = 0,
	  // .ptr = &bno,
  };
  HAL_Delay(1000);
 8002a56:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002a5a:	f001 f98f 	bl	8003d7c <HAL_Delay>

  if ((err = bno055_init(&bno)) == BNO_OK)
 8002a5e:	488b      	ldr	r0, [pc, #556]	@ (8002c8c <main+0x288>)
 8002a60:	f7fe fabc 	bl	8000fdc <bno055_init>
 8002a64:	4603      	mov	r3, r0
 8002a66:	461a      	mov	r2, r3
 8002a68:	4b8a      	ldr	r3, [pc, #552]	@ (8002c94 <main+0x290>)
 8002a6a:	701a      	strb	r2, [r3, #0]
 8002a6c:	4b89      	ldr	r3, [pc, #548]	@ (8002c94 <main+0x290>)
 8002a6e:	781b      	ldrb	r3, [r3, #0]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d106      	bne.n	8002a82 <main+0x7e>
    {
    	  printf("[+] BNO055 init success\r\n");
 8002a74:	4888      	ldr	r0, [pc, #544]	@ (8002c98 <main+0x294>)
 8002a76:	f005 f871 	bl	8007b5c <puts>
  	  HAL_Delay(100);
 8002a7a:	2064      	movs	r0, #100	@ 0x64
 8002a7c:	f001 f97e 	bl	8003d7c <HAL_Delay>
 8002a80:	e00d      	b.n	8002a9e <main+0x9a>
    }
    else
    {
  	  printf("[!] BNO055 init failed\r\n");
 8002a82:	4886      	ldr	r0, [pc, #536]	@ (8002c9c <main+0x298>)
 8002a84:	f005 f86a 	bl	8007b5c <puts>
  	  printf("%s\n", bno055_err_str(err));
 8002a88:	4b82      	ldr	r3, [pc, #520]	@ (8002c94 <main+0x290>)
 8002a8a:	781b      	ldrb	r3, [r3, #0]
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f7ff ff15 	bl	80028bc <bno055_err_str>
 8002a92:	4603      	mov	r3, r0
 8002a94:	4618      	mov	r0, r3
 8002a96:	f005 f861 	bl	8007b5c <puts>
  	  Error_Handler();
 8002a9a:	f000 fbd9 	bl	8003250 <Error_Handler>
    }
  	  HAL_Delay(100);
 8002a9e:	2064      	movs	r0, #100	@ 0x64
 8002aa0:	f001 f96c 	bl	8003d7c <HAL_Delay>
  	  err = bno055_set_unit(&bno, BNO_TEMP_UNIT_C, BNO_GYR_UNIT_DPS, BNO_ACC_UNITSEL_M_S2, BNO_EUL_UNIT_DEG);
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	9300      	str	r3, [sp, #0]
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	2200      	movs	r2, #0
 8002aac:	2100      	movs	r1, #0
 8002aae:	4877      	ldr	r0, [pc, #476]	@ (8002c8c <main+0x288>)
 8002ab0:	f7ff fd5e 	bl	8002570 <bno055_set_unit>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	4b76      	ldr	r3, [pc, #472]	@ (8002c94 <main+0x290>)
 8002aba:	701a      	strb	r2, [r3, #0]
    if (err != BNO_OK)
 8002abc:	4b75      	ldr	r3, [pc, #468]	@ (8002c94 <main+0x290>)
 8002abe:	781b      	ldrb	r3, [r3, #0]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d006      	beq.n	8002ad2 <main+0xce>
    {
  	  printf("[BNO] Failed to set units. Err: %d\r\n", err);
 8002ac4:	4b73      	ldr	r3, [pc, #460]	@ (8002c94 <main+0x290>)
 8002ac6:	781b      	ldrb	r3, [r3, #0]
 8002ac8:	4619      	mov	r1, r3
 8002aca:	4875      	ldr	r0, [pc, #468]	@ (8002ca0 <main+0x29c>)
 8002acc:	f004 ffde 	bl	8007a8c <iprintf>
 8002ad0:	e002      	b.n	8002ad8 <main+0xd4>
    }
    else
    {
  	  printf("[BNO] Unit selection success\r\n");
 8002ad2:	4874      	ldr	r0, [pc, #464]	@ (8002ca4 <main+0x2a0>)
 8002ad4:	f005 f842 	bl	8007b5c <puts>
    }

    HAL_Delay(1000);
 8002ad8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002adc:	f001 f94e 	bl	8003d7c <HAL_Delay>
    bno055_euler_t eul = {0, 0, 0};
 8002ae0:	f04f 0300 	mov.w	r3, #0
 8002ae4:	f8c7 33e8 	str.w	r3, [r7, #1000]	@ 0x3e8
 8002ae8:	f04f 0300 	mov.w	r3, #0
 8002aec:	f8c7 33ec 	str.w	r3, [r7, #1004]	@ 0x3ec
 8002af0:	f04f 0300 	mov.w	r3, #0
 8002af4:	f8c7 33f0 	str.w	r3, [r7, #1008]	@ 0x3f0

    SSD1306_Init();
 8002af8:	f000 fbb0 	bl	800325c <SSD1306_Init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */


	  ADC_Select_CH0();
 8002afc:	f7ff ff44 	bl	8002988 <ADC_Select_CH0>
	  HAL_ADC_Start(&hadc1);
 8002b00:	4869      	ldr	r0, [pc, #420]	@ (8002ca8 <main+0x2a4>)
 8002b02:	f001 f9a3 	bl	8003e4c <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, 1000);
 8002b06:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002b0a:	4867      	ldr	r0, [pc, #412]	@ (8002ca8 <main+0x2a4>)
 8002b0c:	f001 fa85 	bl	800401a <HAL_ADC_PollForConversion>
	  feedback_pot = HAL_ADC_GetValue(&hadc1);
 8002b10:	4865      	ldr	r0, [pc, #404]	@ (8002ca8 <main+0x2a4>)
 8002b12:	f001 fb0d 	bl	8004130 <HAL_ADC_GetValue>
 8002b16:	4603      	mov	r3, r0
 8002b18:	4a64      	ldr	r2, [pc, #400]	@ (8002cac <main+0x2a8>)
 8002b1a:	6013      	str	r3, [r2, #0]
	  HAL_ADC_Stop(&hadc1);
 8002b1c:	4862      	ldr	r0, [pc, #392]	@ (8002ca8 <main+0x2a4>)
 8002b1e:	f001 fa49 	bl	8003fb4 <HAL_ADC_Stop>

	  ADC_Select_CH1();
 8002b22:	f7ff ff51 	bl	80029c8 <ADC_Select_CH1>
	  HAL_ADC_Start(&hadc1);
 8002b26:	4860      	ldr	r0, [pc, #384]	@ (8002ca8 <main+0x2a4>)
 8002b28:	f001 f990 	bl	8003e4c <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, 1000);
 8002b2c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002b30:	485d      	ldr	r0, [pc, #372]	@ (8002ca8 <main+0x2a4>)
 8002b32:	f001 fa72 	bl	800401a <HAL_ADC_PollForConversion>
	  offset_pot = HAL_ADC_GetValue(&hadc1);
 8002b36:	485c      	ldr	r0, [pc, #368]	@ (8002ca8 <main+0x2a4>)
 8002b38:	f001 fafa 	bl	8004130 <HAL_ADC_GetValue>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	4a5c      	ldr	r2, [pc, #368]	@ (8002cb0 <main+0x2ac>)
 8002b40:	6013      	str	r3, [r2, #0]
	  offset_pot = (offset_pot/100) - 20;
 8002b42:	4b5b      	ldr	r3, [pc, #364]	@ (8002cb0 <main+0x2ac>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a5b      	ldr	r2, [pc, #364]	@ (8002cb4 <main+0x2b0>)
 8002b48:	fba2 2303 	umull	r2, r3, r2, r3
 8002b4c:	095b      	lsrs	r3, r3, #5
 8002b4e:	3b14      	subs	r3, #20
 8002b50:	4a57      	ldr	r2, [pc, #348]	@ (8002cb0 <main+0x2ac>)
 8002b52:	6013      	str	r3, [r2, #0]
	  HAL_ADC_Stop(&hadc1);
 8002b54:	4854      	ldr	r0, [pc, #336]	@ (8002ca8 <main+0x2a4>)
 8002b56:	f001 fa2d 	bl	8003fb4 <HAL_ADC_Stop>

	  bno.euler(&bno, &eul);
 8002b5a:	4b4c      	ldr	r3, [pc, #304]	@ (8002c8c <main+0x288>)
 8002b5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b60:	f507 727a 	add.w	r2, r7, #1000	@ 0x3e8
 8002b64:	4611      	mov	r1, r2
 8002b66:	4849      	ldr	r0, [pc, #292]	@ (8002c8c <main+0x288>)
 8002b68:	4798      	blx	r3
	  new_yaw = (int)eul.yaw;
 8002b6a:	edd7 7afc 	vldr	s15, [r7, #1008]	@ 0x3f0
 8002b6e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b72:	ee17 2a90 	vmov	r2, s15
 8002b76:	4b50      	ldr	r3, [pc, #320]	@ (8002cb8 <main+0x2b4>)
 8002b78:	601a      	str	r2, [r3, #0]
	  new_yaw = ((new_yaw + 180) % 360) + offset_pot;
 8002b7a:	4b4f      	ldr	r3, [pc, #316]	@ (8002cb8 <main+0x2b4>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f103 02b4 	add.w	r2, r3, #180	@ 0xb4
 8002b82:	08d3      	lsrs	r3, r2, #3
 8002b84:	494d      	ldr	r1, [pc, #308]	@ (8002cbc <main+0x2b8>)
 8002b86:	fba1 1303 	umull	r1, r3, r1, r3
 8002b8a:	089b      	lsrs	r3, r3, #2
 8002b8c:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 8002b90:	fb01 f303 	mul.w	r3, r1, r3
 8002b94:	1ad3      	subs	r3, r2, r3
 8002b96:	4a46      	ldr	r2, [pc, #280]	@ (8002cb0 <main+0x2ac>)
 8002b98:	6812      	ldr	r2, [r2, #0]
 8002b9a:	4413      	add	r3, r2
 8002b9c:	4a46      	ldr	r2, [pc, #280]	@ (8002cb8 <main+0x2b4>)
 8002b9e:	6013      	str	r3, [r2, #0]

	  heading_set_point = 180 + offset_pot;
 8002ba0:	4b43      	ldr	r3, [pc, #268]	@ (8002cb0 <main+0x2ac>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	33b4      	adds	r3, #180	@ 0xb4
 8002ba6:	ee07 3a90 	vmov	s15, r3
 8002baa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bae:	4b44      	ldr	r3, [pc, #272]	@ (8002cc0 <main+0x2bc>)
 8002bb0:	edc3 7a00 	vstr	s15, [r3]

	  heading = new_yaw;
 8002bb4:	4b40      	ldr	r3, [pc, #256]	@ (8002cb8 <main+0x2b4>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	ee07 3a90 	vmov	s15, r3
 8002bbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bc0:	4b40      	ldr	r3, [pc, #256]	@ (8002cc4 <main+0x2c0>)
 8002bc2:	edc3 7a00 	vstr	s15, [r3]
	  heading_error = heading_set_point - heading;
 8002bc6:	4b3e      	ldr	r3, [pc, #248]	@ (8002cc0 <main+0x2bc>)
 8002bc8:	ed93 7a00 	vldr	s14, [r3]
 8002bcc:	4b3d      	ldr	r3, [pc, #244]	@ (8002cc4 <main+0x2c0>)
 8002bce:	edd3 7a00 	vldr	s15, [r3]
 8002bd2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bd6:	4b3c      	ldr	r3, [pc, #240]	@ (8002cc8 <main+0x2c4>)
 8002bd8:	edc3 7a00 	vstr	s15, [r3]
	  PID_p = kp * heading_error;
 8002bdc:	4b3b      	ldr	r3, [pc, #236]	@ (8002ccc <main+0x2c8>)
 8002bde:	ed93 7a00 	vldr	s14, [r3]
 8002be2:	4b39      	ldr	r3, [pc, #228]	@ (8002cc8 <main+0x2c4>)
 8002be4:	edd3 7a00 	vldr	s15, [r3]
 8002be8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bec:	4b38      	ldr	r3, [pc, #224]	@ (8002cd0 <main+0x2cc>)
 8002bee:	edc3 7a00 	vstr	s15, [r3]

	  heading_difference = heading_error - heading_prev_error;
 8002bf2:	4b35      	ldr	r3, [pc, #212]	@ (8002cc8 <main+0x2c4>)
 8002bf4:	ed93 7a00 	vldr	s14, [r3]
 8002bf8:	4b36      	ldr	r3, [pc, #216]	@ (8002cd4 <main+0x2d0>)
 8002bfa:	edd3 7a00 	vldr	s15, [r3]
 8002bfe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c02:	4b35      	ldr	r3, [pc, #212]	@ (8002cd8 <main+0x2d4>)
 8002c04:	edc3 7a00 	vstr	s15, [r3]
	  PID_d = kd * ((heading_error - heading_prev_error)/ period);
 8002c08:	4b2f      	ldr	r3, [pc, #188]	@ (8002cc8 <main+0x2c4>)
 8002c0a:	ed93 7a00 	vldr	s14, [r3]
 8002c0e:	4b31      	ldr	r3, [pc, #196]	@ (8002cd4 <main+0x2d0>)
 8002c10:	edd3 7a00 	vldr	s15, [r3]
 8002c14:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002c18:	4b30      	ldr	r3, [pc, #192]	@ (8002cdc <main+0x2d8>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	ee07 3a90 	vmov	s15, r3
 8002c20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c24:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002c28:	4b2d      	ldr	r3, [pc, #180]	@ (8002ce0 <main+0x2dc>)
 8002c2a:	edd3 7a00 	vldr	s15, [r3]
 8002c2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c32:	4b2c      	ldr	r3, [pc, #176]	@ (8002ce4 <main+0x2e0>)
 8002c34:	edc3 7a00 	vstr	s15, [r3]

	  if(heading_error > -3 && heading_error < 3)
 8002c38:	4b23      	ldr	r3, [pc, #140]	@ (8002cc8 <main+0x2c4>)
 8002c3a:	edd3 7a00 	vldr	s15, [r3]
 8002c3e:	eeb8 7a08 	vmov.f32	s14, #136	@ 0xc0400000 -3.0
 8002c42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c4a:	dd51      	ble.n	8002cf0 <main+0x2ec>
 8002c4c:	4b1e      	ldr	r3, [pc, #120]	@ (8002cc8 <main+0x2c4>)
 8002c4e:	edd3 7a00 	vldr	s15, [r3]
 8002c52:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8002c56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c5e:	d547      	bpl.n	8002cf0 <main+0x2ec>
	  {
		  PID_i = PID_i + (ki * heading_error);
 8002c60:	4b21      	ldr	r3, [pc, #132]	@ (8002ce8 <main+0x2e4>)
 8002c62:	ed93 7a00 	vldr	s14, [r3]
 8002c66:	4b18      	ldr	r3, [pc, #96]	@ (8002cc8 <main+0x2c4>)
 8002c68:	edd3 7a00 	vldr	s15, [r3]
 8002c6c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c70:	4b1e      	ldr	r3, [pc, #120]	@ (8002cec <main+0x2e8>)
 8002c72:	edd3 7a00 	vldr	s15, [r3]
 8002c76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c7a:	4b1c      	ldr	r3, [pc, #112]	@ (8002cec <main+0x2e8>)
 8002c7c:	edc3 7a00 	vstr	s15, [r3]
 8002c80:	e03a      	b.n	8002cf8 <main+0x2f4>
 8002c82:	bf00      	nop
 8002c84:	40020000 	.word	0x40020000
 8002c88:	40020800 	.word	0x40020800
 8002c8c:	20000344 	.word	0x20000344
 8002c90:	20000254 	.word	0x20000254
 8002c94:	200003f0 	.word	0x200003f0
 8002c98:	08009d4c 	.word	0x08009d4c
 8002c9c:	08009d68 	.word	0x08009d68
 8002ca0:	08009d80 	.word	0x08009d80
 8002ca4:	08009da8 	.word	0x08009da8
 8002ca8:	2000020c 	.word	0x2000020c
 8002cac:	200003f4 	.word	0x200003f4
 8002cb0:	200003f8 	.word	0x200003f8
 8002cb4:	51eb851f 	.word	0x51eb851f
 8002cb8:	200003fc 	.word	0x200003fc
 8002cbc:	16c16c17 	.word	0x16c16c17
 8002cc0:	2000041c 	.word	0x2000041c
 8002cc4:	20000400 	.word	0x20000400
 8002cc8:	20000404 	.word	0x20000404
 8002ccc:	2000000c 	.word	0x2000000c
 8002cd0:	2000040c 	.word	0x2000040c
 8002cd4:	20000418 	.word	0x20000418
 8002cd8:	20000408 	.word	0x20000408
 8002cdc:	20000008 	.word	0x20000008
 8002ce0:	20000014 	.word	0x20000014
 8002ce4:	20000414 	.word	0x20000414
 8002ce8:	20000010 	.word	0x20000010
 8002cec:	20000410 	.word	0x20000410
	  }
	  else
	  {
		  PID_i = 0;
 8002cf0:	4b5b      	ldr	r3, [pc, #364]	@ (8002e60 <main+0x45c>)
 8002cf2:	f04f 0200 	mov.w	r2, #0
 8002cf6:	601a      	str	r2, [r3, #0]
	  }

	  PID_total = PID_p + PID_i + PID_d;
 8002cf8:	4b5a      	ldr	r3, [pc, #360]	@ (8002e64 <main+0x460>)
 8002cfa:	ed93 7a00 	vldr	s14, [r3]
 8002cfe:	4b58      	ldr	r3, [pc, #352]	@ (8002e60 <main+0x45c>)
 8002d00:	edd3 7a00 	vldr	s15, [r3]
 8002d04:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d08:	4b57      	ldr	r3, [pc, #348]	@ (8002e68 <main+0x464>)
 8002d0a:	edd3 7a00 	vldr	s15, [r3]
 8002d0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d12:	4b56      	ldr	r3, [pc, #344]	@ (8002e6c <main+0x468>)
 8002d14:	edc3 7a00 	vstr	s15, [r3]

//	  printf("%f  %f  %f  %f  %f\r\n", PID_p, PID_i, PID_d, PID_total, heading_error);
//	  fflush(stdout);
//	  HAL_Delay(2);

	  printf("%f\t", PID_total);
 8002d18:	4b54      	ldr	r3, [pc, #336]	@ (8002e6c <main+0x468>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f7fd fc1b 	bl	8000558 <__aeabi_f2d>
 8002d22:	4602      	mov	r2, r0
 8002d24:	460b      	mov	r3, r1
 8002d26:	4852      	ldr	r0, [pc, #328]	@ (8002e70 <main+0x46c>)
 8002d28:	f004 feb0 	bl	8007a8c <iprintf>
	  fflush(stdout);
 8002d2c:	4b51      	ldr	r3, [pc, #324]	@ (8002e74 <main+0x470>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	4618      	mov	r0, r3
 8002d34:	f004 fdd4 	bl	80078e0 <fflush>
	  HAL_Delay(2);
 8002d38:	2002      	movs	r0, #2
 8002d3a:	f001 f81f 	bl	8003d7c <HAL_Delay>

	  PID_total = remap_val(PID_total, -3000, 3000, 1, 1001);
 8002d3e:	4b4b      	ldr	r3, [pc, #300]	@ (8002e6c <main+0x468>)
 8002d40:	edd3 7a00 	vldr	s15, [r3]
 8002d44:	ed9f 2a4c 	vldr	s4, [pc, #304]	@ 8002e78 <main+0x474>
 8002d48:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 8002d4c:	ed9f 1a4b 	vldr	s2, [pc, #300]	@ 8002e7c <main+0x478>
 8002d50:	eddf 0a4b 	vldr	s1, [pc, #300]	@ 8002e80 <main+0x47c>
 8002d54:	eeb0 0a67 	vmov.f32	s0, s15
 8002d58:	f7fe f90e 	bl	8000f78 <remap_val>
 8002d5c:	ee07 0a90 	vmov	s15, r0
 8002d60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002d64:	4b41      	ldr	r3, [pc, #260]	@ (8002e6c <main+0x468>)
 8002d66:	edc3 7a00 	vstr	s15, [r3]
	  feedback_pot = remap_val(feedback_pot, 0, 4100, 1, 1001);
 8002d6a:	4b46      	ldr	r3, [pc, #280]	@ (8002e84 <main+0x480>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	ee07 3a90 	vmov	s15, r3
 8002d72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d76:	ed9f 2a40 	vldr	s4, [pc, #256]	@ 8002e78 <main+0x474>
 8002d7a:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 8002d7e:	ed9f 1a42 	vldr	s2, [pc, #264]	@ 8002e88 <main+0x484>
 8002d82:	eddf 0a42 	vldr	s1, [pc, #264]	@ 8002e8c <main+0x488>
 8002d86:	eeb0 0a67 	vmov.f32	s0, s15
 8002d8a:	f7fe f8f5 	bl	8000f78 <remap_val>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	461a      	mov	r2, r3
 8002d92:	4b3c      	ldr	r3, [pc, #240]	@ (8002e84 <main+0x480>)
 8002d94:	601a      	str	r2, [r3, #0]

	  if(PID_total < 100)
 8002d96:	4b35      	ldr	r3, [pc, #212]	@ (8002e6c <main+0x468>)
 8002d98:	edd3 7a00 	vldr	s15, [r3]
 8002d9c:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8002e90 <main+0x48c>
 8002da0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002da4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002da8:	d502      	bpl.n	8002db0 <main+0x3ac>
	  {
		  PID_total = 100;
 8002daa:	4b30      	ldr	r3, [pc, #192]	@ (8002e6c <main+0x468>)
 8002dac:	4a39      	ldr	r2, [pc, #228]	@ (8002e94 <main+0x490>)
 8002dae:	601a      	str	r2, [r3, #0]
	  }
	  if(PID_total > 900)
 8002db0:	4b2e      	ldr	r3, [pc, #184]	@ (8002e6c <main+0x468>)
 8002db2:	edd3 7a00 	vldr	s15, [r3]
 8002db6:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8002e98 <main+0x494>
 8002dba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002dbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dc2:	dd02      	ble.n	8002dca <main+0x3c6>
	  {
		  PID_total = 900;
 8002dc4:	4b29      	ldr	r3, [pc, #164]	@ (8002e6c <main+0x468>)
 8002dc6:	4a35      	ldr	r2, [pc, #212]	@ (8002e9c <main+0x498>)
 8002dc8:	601a      	str	r2, [r3, #0]

//	  printf("%f\r\n", PID_total);
//	  fflush(stdout);
//	  HAL_Delay(2);

	  linear_set(feedback_pot, GPIOC, GPIO_PIN_7, GPIOA, GPIO_PIN_9, PID_total);
 8002dca:	4b2e      	ldr	r3, [pc, #184]	@ (8002e84 <main+0x480>)
 8002dcc:	6818      	ldr	r0, [r3, #0]
 8002dce:	4b27      	ldr	r3, [pc, #156]	@ (8002e6c <main+0x468>)
 8002dd0:	edd3 7a00 	vldr	s15, [r3]
 8002dd4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002dd8:	ee17 3a90 	vmov	r3, s15
 8002ddc:	9301      	str	r3, [sp, #4]
 8002dde:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002de2:	9300      	str	r3, [sp, #0]
 8002de4:	4b2e      	ldr	r3, [pc, #184]	@ (8002ea0 <main+0x49c>)
 8002de6:	2280      	movs	r2, #128	@ 0x80
 8002de8:	492e      	ldr	r1, [pc, #184]	@ (8002ea4 <main+0x4a0>)
 8002dea:	f7fe f87d 	bl	8000ee8 <linear_set>

	  printf("%ld  %f\r\n", PID_total, feedback_pot);
 8002dee:	4b1f      	ldr	r3, [pc, #124]	@ (8002e6c <main+0x468>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4618      	mov	r0, r3
 8002df4:	f7fd fbb0 	bl	8000558 <__aeabi_f2d>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	460b      	mov	r3, r1
 8002dfc:	4921      	ldr	r1, [pc, #132]	@ (8002e84 <main+0x480>)
 8002dfe:	6809      	ldr	r1, [r1, #0]
 8002e00:	9100      	str	r1, [sp, #0]
 8002e02:	4829      	ldr	r0, [pc, #164]	@ (8002ea8 <main+0x4a4>)
 8002e04:	f004 fe42 	bl	8007a8c <iprintf>
	  fflush(stdout);
 8002e08:	4b1a      	ldr	r3, [pc, #104]	@ (8002e74 <main+0x470>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f004 fd66 	bl	80078e0 <fflush>
	  HAL_Delay(2);
 8002e14:	2002      	movs	r0, #2
 8002e16:	f000 ffb1 	bl	8003d7c <HAL_Delay>

	  char char_buff[1000];
	  sprintf(char_buff, "%ld", new_yaw);
 8002e1a:	4b24      	ldr	r3, [pc, #144]	@ (8002eac <main+0x4a8>)
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	463b      	mov	r3, r7
 8002e20:	4923      	ldr	r1, [pc, #140]	@ (8002eb0 <main+0x4ac>)
 8002e22:	4618      	mov	r0, r3
 8002e24:	f004 fea2 	bl	8007b6c <siprintf>

	  SSD1306_GotoXY (0,0);
 8002e28:	2100      	movs	r1, #0
 8002e2a:	2000      	movs	r0, #0
 8002e2c:	f000 fb80 	bl	8003530 <SSD1306_GotoXY>
	  SSD1306_Puts ("NewY:", &Font_7x10, 1);
 8002e30:	2201      	movs	r2, #1
 8002e32:	4920      	ldr	r1, [pc, #128]	@ (8002eb4 <main+0x4b0>)
 8002e34:	4820      	ldr	r0, [pc, #128]	@ (8002eb8 <main+0x4b4>)
 8002e36:	f000 fc0f 	bl	8003658 <SSD1306_Puts>

	  SSD1306_GotoXY (50,0);
 8002e3a:	2100      	movs	r1, #0
 8002e3c:	2032      	movs	r0, #50	@ 0x32
 8002e3e:	f000 fb77 	bl	8003530 <SSD1306_GotoXY>
	  SSD1306_Puts (char_buff, &Font_7x10, 1);
 8002e42:	463b      	mov	r3, r7
 8002e44:	2201      	movs	r2, #1
 8002e46:	491b      	ldr	r1, [pc, #108]	@ (8002eb4 <main+0x4b0>)
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f000 fc05 	bl	8003658 <SSD1306_Puts>
	  SSD1306_UpdateScreen();
 8002e4e:	f000 fac9 	bl	80033e4 <SSD1306_UpdateScreen>
	  HAL_Delay (2);
 8002e52:	2002      	movs	r0, #2
 8002e54:	f000 ff92 	bl	8003d7c <HAL_Delay>
	  SSD1306_Clear();
 8002e58:	f000 fc23 	bl	80036a2 <SSD1306_Clear>
  {
 8002e5c:	e64e      	b.n	8002afc <main+0xf8>
 8002e5e:	bf00      	nop
 8002e60:	20000410 	.word	0x20000410
 8002e64:	2000040c 	.word	0x2000040c
 8002e68:	20000414 	.word	0x20000414
 8002e6c:	20000420 	.word	0x20000420
 8002e70:	08009dc8 	.word	0x08009dc8
 8002e74:	20000030 	.word	0x20000030
 8002e78:	447a4000 	.word	0x447a4000
 8002e7c:	453b8000 	.word	0x453b8000
 8002e80:	c53b8000 	.word	0xc53b8000
 8002e84:	200003f4 	.word	0x200003f4
 8002e88:	45802000 	.word	0x45802000
 8002e8c:	00000000 	.word	0x00000000
 8002e90:	42c80000 	.word	0x42c80000
 8002e94:	42c80000 	.word	0x42c80000
 8002e98:	44610000 	.word	0x44610000
 8002e9c:	44610000 	.word	0x44610000
 8002ea0:	40020000 	.word	0x40020000
 8002ea4:	40020800 	.word	0x40020800
 8002ea8:	08009dcc 	.word	0x08009dcc
 8002eac:	200003fc 	.word	0x200003fc
 8002eb0:	08009dd8 	.word	0x08009dd8
 8002eb4:	20000000 	.word	0x20000000
 8002eb8:	08009ddc 	.word	0x08009ddc

08002ebc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b094      	sub	sp, #80	@ 0x50
 8002ec0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ec2:	f107 0320 	add.w	r3, r7, #32
 8002ec6:	2230      	movs	r2, #48	@ 0x30
 8002ec8:	2100      	movs	r1, #0
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f004 ff46 	bl	8007d5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ed0:	f107 030c 	add.w	r3, r7, #12
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	601a      	str	r2, [r3, #0]
 8002ed8:	605a      	str	r2, [r3, #4]
 8002eda:	609a      	str	r2, [r3, #8]
 8002edc:	60da      	str	r2, [r3, #12]
 8002ede:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	60bb      	str	r3, [r7, #8]
 8002ee4:	4b28      	ldr	r3, [pc, #160]	@ (8002f88 <SystemClock_Config+0xcc>)
 8002ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ee8:	4a27      	ldr	r2, [pc, #156]	@ (8002f88 <SystemClock_Config+0xcc>)
 8002eea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002eee:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ef0:	4b25      	ldr	r3, [pc, #148]	@ (8002f88 <SystemClock_Config+0xcc>)
 8002ef2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ef8:	60bb      	str	r3, [r7, #8]
 8002efa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002efc:	2300      	movs	r3, #0
 8002efe:	607b      	str	r3, [r7, #4]
 8002f00:	4b22      	ldr	r3, [pc, #136]	@ (8002f8c <SystemClock_Config+0xd0>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a21      	ldr	r2, [pc, #132]	@ (8002f8c <SystemClock_Config+0xd0>)
 8002f06:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002f0a:	6013      	str	r3, [r2, #0]
 8002f0c:	4b1f      	ldr	r3, [pc, #124]	@ (8002f8c <SystemClock_Config+0xd0>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002f14:	607b      	str	r3, [r7, #4]
 8002f16:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002f18:	2302      	movs	r3, #2
 8002f1a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002f20:	2310      	movs	r3, #16
 8002f22:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f24:	2302      	movs	r3, #2
 8002f26:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8002f2c:	2310      	movs	r3, #16
 8002f2e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002f30:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8002f34:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002f36:	2304      	movs	r3, #4
 8002f38:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002f3a:	2304      	movs	r3, #4
 8002f3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f3e:	f107 0320 	add.w	r3, r7, #32
 8002f42:	4618      	mov	r0, r3
 8002f44:	f003 f86c 	bl	8006020 <HAL_RCC_OscConfig>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d001      	beq.n	8002f52 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8002f4e:	f000 f97f 	bl	8003250 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f52:	230f      	movs	r3, #15
 8002f54:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f56:	2302      	movs	r3, #2
 8002f58:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002f5e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002f62:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002f64:	2300      	movs	r3, #0
 8002f66:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002f68:	f107 030c 	add.w	r3, r7, #12
 8002f6c:	2102      	movs	r1, #2
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f003 face 	bl	8006510 <HAL_RCC_ClockConfig>
 8002f74:	4603      	mov	r3, r0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d001      	beq.n	8002f7e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002f7a:	f000 f969 	bl	8003250 <Error_Handler>
  }
}
 8002f7e:	bf00      	nop
 8002f80:	3750      	adds	r7, #80	@ 0x50
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	40023800 	.word	0x40023800
 8002f8c:	40007000 	.word	0x40007000

08002f90 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	af00      	add	r7, sp, #0

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002f94:	4b18      	ldr	r3, [pc, #96]	@ (8002ff8 <MX_ADC1_Init+0x68>)
 8002f96:	4a19      	ldr	r2, [pc, #100]	@ (8002ffc <MX_ADC1_Init+0x6c>)
 8002f98:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002f9a:	4b17      	ldr	r3, [pc, #92]	@ (8002ff8 <MX_ADC1_Init+0x68>)
 8002f9c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002fa0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002fa2:	4b15      	ldr	r3, [pc, #84]	@ (8002ff8 <MX_ADC1_Init+0x68>)
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8002fa8:	4b13      	ldr	r3, [pc, #76]	@ (8002ff8 <MX_ADC1_Init+0x68>)
 8002faa:	2201      	movs	r2, #1
 8002fac:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002fae:	4b12      	ldr	r3, [pc, #72]	@ (8002ff8 <MX_ADC1_Init+0x68>)
 8002fb0:	2201      	movs	r2, #1
 8002fb2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002fb4:	4b10      	ldr	r3, [pc, #64]	@ (8002ff8 <MX_ADC1_Init+0x68>)
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002fbc:	4b0e      	ldr	r3, [pc, #56]	@ (8002ff8 <MX_ADC1_Init+0x68>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002fc2:	4b0d      	ldr	r3, [pc, #52]	@ (8002ff8 <MX_ADC1_Init+0x68>)
 8002fc4:	4a0e      	ldr	r2, [pc, #56]	@ (8003000 <MX_ADC1_Init+0x70>)
 8002fc6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002fc8:	4b0b      	ldr	r3, [pc, #44]	@ (8002ff8 <MX_ADC1_Init+0x68>)
 8002fca:	2200      	movs	r2, #0
 8002fcc:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8002fce:	4b0a      	ldr	r3, [pc, #40]	@ (8002ff8 <MX_ADC1_Init+0x68>)
 8002fd0:	2205      	movs	r2, #5
 8002fd2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002fd4:	4b08      	ldr	r3, [pc, #32]	@ (8002ff8 <MX_ADC1_Init+0x68>)
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002fdc:	4b06      	ldr	r3, [pc, #24]	@ (8002ff8 <MX_ADC1_Init+0x68>)
 8002fde:	2201      	movs	r2, #1
 8002fe0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002fe2:	4805      	ldr	r0, [pc, #20]	@ (8002ff8 <MX_ADC1_Init+0x68>)
 8002fe4:	f000 feee 	bl	8003dc4 <HAL_ADC_Init>
 8002fe8:	4603      	mov	r3, r0
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d001      	beq.n	8002ff2 <MX_ADC1_Init+0x62>
  {
    Error_Handler();
 8002fee:	f000 f92f 	bl	8003250 <Error_Handler>
//  sConfig.Channel = ADC_CHANNEL_1;
//  sConfig.Rank = 2;
//  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
//  {
//    Error_Handler();
  }
 8002ff2:	bf00      	nop
 8002ff4:	bd80      	pop	{r7, pc}
 8002ff6:	bf00      	nop
 8002ff8:	2000020c 	.word	0x2000020c
 8002ffc:	40012000 	.word	0x40012000
 8003000:	0f000001 	.word	0x0f000001

08003004 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003008:	4b12      	ldr	r3, [pc, #72]	@ (8003054 <MX_I2C1_Init+0x50>)
 800300a:	4a13      	ldr	r2, [pc, #76]	@ (8003058 <MX_I2C1_Init+0x54>)
 800300c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800300e:	4b11      	ldr	r3, [pc, #68]	@ (8003054 <MX_I2C1_Init+0x50>)
 8003010:	4a12      	ldr	r2, [pc, #72]	@ (800305c <MX_I2C1_Init+0x58>)
 8003012:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003014:	4b0f      	ldr	r3, [pc, #60]	@ (8003054 <MX_I2C1_Init+0x50>)
 8003016:	2200      	movs	r2, #0
 8003018:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800301a:	4b0e      	ldr	r3, [pc, #56]	@ (8003054 <MX_I2C1_Init+0x50>)
 800301c:	2200      	movs	r2, #0
 800301e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003020:	4b0c      	ldr	r3, [pc, #48]	@ (8003054 <MX_I2C1_Init+0x50>)
 8003022:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003026:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003028:	4b0a      	ldr	r3, [pc, #40]	@ (8003054 <MX_I2C1_Init+0x50>)
 800302a:	2200      	movs	r2, #0
 800302c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800302e:	4b09      	ldr	r3, [pc, #36]	@ (8003054 <MX_I2C1_Init+0x50>)
 8003030:	2200      	movs	r2, #0
 8003032:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003034:	4b07      	ldr	r3, [pc, #28]	@ (8003054 <MX_I2C1_Init+0x50>)
 8003036:	2200      	movs	r2, #0
 8003038:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800303a:	4b06      	ldr	r3, [pc, #24]	@ (8003054 <MX_I2C1_Init+0x50>)
 800303c:	2200      	movs	r2, #0
 800303e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003040:	4804      	ldr	r0, [pc, #16]	@ (8003054 <MX_I2C1_Init+0x50>)
 8003042:	f001 fd35 	bl	8004ab0 <HAL_I2C_Init>
 8003046:	4603      	mov	r3, r0
 8003048:	2b00      	cmp	r3, #0
 800304a:	d001      	beq.n	8003050 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800304c:	f000 f900 	bl	8003250 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003050:	bf00      	nop
 8003052:	bd80      	pop	{r7, pc}
 8003054:	20000254 	.word	0x20000254
 8003058:	40005400 	.word	0x40005400
 800305c:	000186a0 	.word	0x000186a0

08003060 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003064:	4b12      	ldr	r3, [pc, #72]	@ (80030b0 <MX_I2C2_Init+0x50>)
 8003066:	4a13      	ldr	r2, [pc, #76]	@ (80030b4 <MX_I2C2_Init+0x54>)
 8003068:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 800306a:	4b11      	ldr	r3, [pc, #68]	@ (80030b0 <MX_I2C2_Init+0x50>)
 800306c:	4a12      	ldr	r2, [pc, #72]	@ (80030b8 <MX_I2C2_Init+0x58>)
 800306e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003070:	4b0f      	ldr	r3, [pc, #60]	@ (80030b0 <MX_I2C2_Init+0x50>)
 8003072:	2200      	movs	r2, #0
 8003074:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8003076:	4b0e      	ldr	r3, [pc, #56]	@ (80030b0 <MX_I2C2_Init+0x50>)
 8003078:	2200      	movs	r2, #0
 800307a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800307c:	4b0c      	ldr	r3, [pc, #48]	@ (80030b0 <MX_I2C2_Init+0x50>)
 800307e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003082:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003084:	4b0a      	ldr	r3, [pc, #40]	@ (80030b0 <MX_I2C2_Init+0x50>)
 8003086:	2200      	movs	r2, #0
 8003088:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800308a:	4b09      	ldr	r3, [pc, #36]	@ (80030b0 <MX_I2C2_Init+0x50>)
 800308c:	2200      	movs	r2, #0
 800308e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003090:	4b07      	ldr	r3, [pc, #28]	@ (80030b0 <MX_I2C2_Init+0x50>)
 8003092:	2200      	movs	r2, #0
 8003094:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003096:	4b06      	ldr	r3, [pc, #24]	@ (80030b0 <MX_I2C2_Init+0x50>)
 8003098:	2200      	movs	r2, #0
 800309a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800309c:	4804      	ldr	r0, [pc, #16]	@ (80030b0 <MX_I2C2_Init+0x50>)
 800309e:	f001 fd07 	bl	8004ab0 <HAL_I2C_Init>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d001      	beq.n	80030ac <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80030a8:	f000 f8d2 	bl	8003250 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80030ac:	bf00      	nop
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	200002a8 	.word	0x200002a8
 80030b4:	40005800 	.word	0x40005800
 80030b8:	00061a80 	.word	0x00061a80

080030bc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80030c0:	4b11      	ldr	r3, [pc, #68]	@ (8003108 <MX_USART2_UART_Init+0x4c>)
 80030c2:	4a12      	ldr	r2, [pc, #72]	@ (800310c <MX_USART2_UART_Init+0x50>)
 80030c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80030c6:	4b10      	ldr	r3, [pc, #64]	@ (8003108 <MX_USART2_UART_Init+0x4c>)
 80030c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80030cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80030ce:	4b0e      	ldr	r3, [pc, #56]	@ (8003108 <MX_USART2_UART_Init+0x4c>)
 80030d0:	2200      	movs	r2, #0
 80030d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80030d4:	4b0c      	ldr	r3, [pc, #48]	@ (8003108 <MX_USART2_UART_Init+0x4c>)
 80030d6:	2200      	movs	r2, #0
 80030d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80030da:	4b0b      	ldr	r3, [pc, #44]	@ (8003108 <MX_USART2_UART_Init+0x4c>)
 80030dc:	2200      	movs	r2, #0
 80030de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80030e0:	4b09      	ldr	r3, [pc, #36]	@ (8003108 <MX_USART2_UART_Init+0x4c>)
 80030e2:	220c      	movs	r2, #12
 80030e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80030e6:	4b08      	ldr	r3, [pc, #32]	@ (8003108 <MX_USART2_UART_Init+0x4c>)
 80030e8:	2200      	movs	r2, #0
 80030ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80030ec:	4b06      	ldr	r3, [pc, #24]	@ (8003108 <MX_USART2_UART_Init+0x4c>)
 80030ee:	2200      	movs	r2, #0
 80030f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80030f2:	4805      	ldr	r0, [pc, #20]	@ (8003108 <MX_USART2_UART_Init+0x4c>)
 80030f4:	f003 fc2c 	bl	8006950 <HAL_UART_Init>
 80030f8:	4603      	mov	r3, r0
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d001      	beq.n	8003102 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80030fe:	f000 f8a7 	bl	8003250 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003102:	bf00      	nop
 8003104:	bd80      	pop	{r7, pc}
 8003106:	bf00      	nop
 8003108:	200002fc 	.word	0x200002fc
 800310c:	40004400 	.word	0x40004400

08003110 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b08a      	sub	sp, #40	@ 0x28
 8003114:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003116:	f107 0314 	add.w	r3, r7, #20
 800311a:	2200      	movs	r2, #0
 800311c:	601a      	str	r2, [r3, #0]
 800311e:	605a      	str	r2, [r3, #4]
 8003120:	609a      	str	r2, [r3, #8]
 8003122:	60da      	str	r2, [r3, #12]
 8003124:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003126:	2300      	movs	r3, #0
 8003128:	613b      	str	r3, [r7, #16]
 800312a:	4b38      	ldr	r3, [pc, #224]	@ (800320c <MX_GPIO_Init+0xfc>)
 800312c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800312e:	4a37      	ldr	r2, [pc, #220]	@ (800320c <MX_GPIO_Init+0xfc>)
 8003130:	f043 0304 	orr.w	r3, r3, #4
 8003134:	6313      	str	r3, [r2, #48]	@ 0x30
 8003136:	4b35      	ldr	r3, [pc, #212]	@ (800320c <MX_GPIO_Init+0xfc>)
 8003138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800313a:	f003 0304 	and.w	r3, r3, #4
 800313e:	613b      	str	r3, [r7, #16]
 8003140:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003142:	2300      	movs	r3, #0
 8003144:	60fb      	str	r3, [r7, #12]
 8003146:	4b31      	ldr	r3, [pc, #196]	@ (800320c <MX_GPIO_Init+0xfc>)
 8003148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800314a:	4a30      	ldr	r2, [pc, #192]	@ (800320c <MX_GPIO_Init+0xfc>)
 800314c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003150:	6313      	str	r3, [r2, #48]	@ 0x30
 8003152:	4b2e      	ldr	r3, [pc, #184]	@ (800320c <MX_GPIO_Init+0xfc>)
 8003154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003156:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800315a:	60fb      	str	r3, [r7, #12]
 800315c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800315e:	2300      	movs	r3, #0
 8003160:	60bb      	str	r3, [r7, #8]
 8003162:	4b2a      	ldr	r3, [pc, #168]	@ (800320c <MX_GPIO_Init+0xfc>)
 8003164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003166:	4a29      	ldr	r2, [pc, #164]	@ (800320c <MX_GPIO_Init+0xfc>)
 8003168:	f043 0301 	orr.w	r3, r3, #1
 800316c:	6313      	str	r3, [r2, #48]	@ 0x30
 800316e:	4b27      	ldr	r3, [pc, #156]	@ (800320c <MX_GPIO_Init+0xfc>)
 8003170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003172:	f003 0301 	and.w	r3, r3, #1
 8003176:	60bb      	str	r3, [r7, #8]
 8003178:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800317a:	2300      	movs	r3, #0
 800317c:	607b      	str	r3, [r7, #4]
 800317e:	4b23      	ldr	r3, [pc, #140]	@ (800320c <MX_GPIO_Init+0xfc>)
 8003180:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003182:	4a22      	ldr	r2, [pc, #136]	@ (800320c <MX_GPIO_Init+0xfc>)
 8003184:	f043 0302 	orr.w	r3, r3, #2
 8003188:	6313      	str	r3, [r2, #48]	@ 0x30
 800318a:	4b20      	ldr	r3, [pc, #128]	@ (800320c <MX_GPIO_Init+0xfc>)
 800318c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800318e:	f003 0302 	and.w	r3, r3, #2
 8003192:	607b      	str	r3, [r7, #4]
 8003194:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|reverse_Pin, GPIO_PIN_RESET);
 8003196:	2200      	movs	r2, #0
 8003198:	f44f 7108 	mov.w	r1, #544	@ 0x220
 800319c:	481c      	ldr	r0, [pc, #112]	@ (8003210 <MX_GPIO_Init+0x100>)
 800319e:	f001 fc6d 	bl	8004a7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(forward_GPIO_Port, forward_Pin, GPIO_PIN_RESET);
 80031a2:	2200      	movs	r2, #0
 80031a4:	2180      	movs	r1, #128	@ 0x80
 80031a6:	481b      	ldr	r0, [pc, #108]	@ (8003214 <MX_GPIO_Init+0x104>)
 80031a8:	f001 fc68 	bl	8004a7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80031ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80031b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80031b2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80031b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031b8:	2300      	movs	r3, #0
 80031ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80031bc:	f107 0314 	add.w	r3, r7, #20
 80031c0:	4619      	mov	r1, r3
 80031c2:	4814      	ldr	r0, [pc, #80]	@ (8003214 <MX_GPIO_Init+0x104>)
 80031c4:	f001 fad6 	bl	8004774 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin reverse_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|reverse_Pin;
 80031c8:	f44f 7308 	mov.w	r3, #544	@ 0x220
 80031cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031ce:	2301      	movs	r3, #1
 80031d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031d2:	2300      	movs	r3, #0
 80031d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031d6:	2300      	movs	r3, #0
 80031d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031da:	f107 0314 	add.w	r3, r7, #20
 80031de:	4619      	mov	r1, r3
 80031e0:	480b      	ldr	r0, [pc, #44]	@ (8003210 <MX_GPIO_Init+0x100>)
 80031e2:	f001 fac7 	bl	8004774 <HAL_GPIO_Init>

  /*Configure GPIO pin : forward_Pin */
  GPIO_InitStruct.Pin = forward_Pin;
 80031e6:	2380      	movs	r3, #128	@ 0x80
 80031e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031ea:	2301      	movs	r3, #1
 80031ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031ee:	2300      	movs	r3, #0
 80031f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031f2:	2300      	movs	r3, #0
 80031f4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(forward_GPIO_Port, &GPIO_InitStruct);
 80031f6:	f107 0314 	add.w	r3, r7, #20
 80031fa:	4619      	mov	r1, r3
 80031fc:	4805      	ldr	r0, [pc, #20]	@ (8003214 <MX_GPIO_Init+0x104>)
 80031fe:	f001 fab9 	bl	8004774 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003202:	bf00      	nop
 8003204:	3728      	adds	r7, #40	@ 0x28
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}
 800320a:	bf00      	nop
 800320c:	40023800 	.word	0x40023800
 8003210:	40020000 	.word	0x40020000
 8003214:	40020800 	.word	0x40020800

08003218 <_write>:

/* USER CODE BEGIN 4 */

int _write(int file, char *ptr, int len)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b086      	sub	sp, #24
 800321c:	af00      	add	r7, sp, #0
 800321e:	60f8      	str	r0, [r7, #12]
 8003220:	60b9      	str	r1, [r7, #8]
 8003222:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003224:	2300      	movs	r3, #0
 8003226:	617b      	str	r3, [r7, #20]
 8003228:	e009      	b.n	800323e <_write+0x26>
  {
	  ITM_SendChar(*ptr++);
 800322a:	68bb      	ldr	r3, [r7, #8]
 800322c:	1c5a      	adds	r2, r3, #1
 800322e:	60ba      	str	r2, [r7, #8]
 8003230:	781b      	ldrb	r3, [r3, #0]
 8003232:	4618      	mov	r0, r3
 8003234:	f7ff fb80 	bl	8002938 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	3301      	adds	r3, #1
 800323c:	617b      	str	r3, [r7, #20]
 800323e:	697a      	ldr	r2, [r7, #20]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	429a      	cmp	r2, r3
 8003244:	dbf1      	blt.n	800322a <_write+0x12>
  }
  return len;
 8003246:	687b      	ldr	r3, [r7, #4]
}
 8003248:	4618      	mov	r0, r3
 800324a:	3718      	adds	r7, #24
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}

08003250 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003250:	b480      	push	{r7}
 8003252:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003254:	b672      	cpsid	i
}
 8003256:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003258:	bf00      	nop
 800325a:	e7fd      	b.n	8003258 <Error_Handler+0x8>

0800325c <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 800325c:	b580      	push	{r7, lr}
 800325e:	b082      	sub	sp, #8
 8003260:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8003262:	f000 fa27 	bl	80036b4 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c2, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8003266:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800326a:	2201      	movs	r2, #1
 800326c:	2178      	movs	r1, #120	@ 0x78
 800326e:	485b      	ldr	r0, [pc, #364]	@ (80033dc <SSD1306_Init+0x180>)
 8003270:	f002 f98c 	bl	800558c <HAL_I2C_IsDeviceReady>
 8003274:	4603      	mov	r3, r0
 8003276:	2b00      	cmp	r3, #0
 8003278:	d001      	beq.n	800327e <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 800327a:	2300      	movs	r3, #0
 800327c:	e0a9      	b.n	80033d2 <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 800327e:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 8003282:	607b      	str	r3, [r7, #4]
	while(p>0)
 8003284:	e002      	b.n	800328c <SSD1306_Init+0x30>
		p--;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	3b01      	subs	r3, #1
 800328a:	607b      	str	r3, [r7, #4]
	while(p>0)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d1f9      	bne.n	8003286 <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8003292:	22ae      	movs	r2, #174	@ 0xae
 8003294:	2100      	movs	r1, #0
 8003296:	2078      	movs	r0, #120	@ 0x78
 8003298:	f000 fa88 	bl	80037ac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 800329c:	2220      	movs	r2, #32
 800329e:	2100      	movs	r1, #0
 80032a0:	2078      	movs	r0, #120	@ 0x78
 80032a2:	f000 fa83 	bl	80037ac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80032a6:	2210      	movs	r2, #16
 80032a8:	2100      	movs	r1, #0
 80032aa:	2078      	movs	r0, #120	@ 0x78
 80032ac:	f000 fa7e 	bl	80037ac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80032b0:	22b0      	movs	r2, #176	@ 0xb0
 80032b2:	2100      	movs	r1, #0
 80032b4:	2078      	movs	r0, #120	@ 0x78
 80032b6:	f000 fa79 	bl	80037ac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80032ba:	22c8      	movs	r2, #200	@ 0xc8
 80032bc:	2100      	movs	r1, #0
 80032be:	2078      	movs	r0, #120	@ 0x78
 80032c0:	f000 fa74 	bl	80037ac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 80032c4:	2200      	movs	r2, #0
 80032c6:	2100      	movs	r1, #0
 80032c8:	2078      	movs	r0, #120	@ 0x78
 80032ca:	f000 fa6f 	bl	80037ac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 80032ce:	2210      	movs	r2, #16
 80032d0:	2100      	movs	r1, #0
 80032d2:	2078      	movs	r0, #120	@ 0x78
 80032d4:	f000 fa6a 	bl	80037ac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 80032d8:	2240      	movs	r2, #64	@ 0x40
 80032da:	2100      	movs	r1, #0
 80032dc:	2078      	movs	r0, #120	@ 0x78
 80032de:	f000 fa65 	bl	80037ac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80032e2:	2281      	movs	r2, #129	@ 0x81
 80032e4:	2100      	movs	r1, #0
 80032e6:	2078      	movs	r0, #120	@ 0x78
 80032e8:	f000 fa60 	bl	80037ac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80032ec:	22ff      	movs	r2, #255	@ 0xff
 80032ee:	2100      	movs	r1, #0
 80032f0:	2078      	movs	r0, #120	@ 0x78
 80032f2:	f000 fa5b 	bl	80037ac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80032f6:	22a1      	movs	r2, #161	@ 0xa1
 80032f8:	2100      	movs	r1, #0
 80032fa:	2078      	movs	r0, #120	@ 0x78
 80032fc:	f000 fa56 	bl	80037ac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8003300:	22a6      	movs	r2, #166	@ 0xa6
 8003302:	2100      	movs	r1, #0
 8003304:	2078      	movs	r0, #120	@ 0x78
 8003306:	f000 fa51 	bl	80037ac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 800330a:	22a8      	movs	r2, #168	@ 0xa8
 800330c:	2100      	movs	r1, #0
 800330e:	2078      	movs	r0, #120	@ 0x78
 8003310:	f000 fa4c 	bl	80037ac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8003314:	223f      	movs	r2, #63	@ 0x3f
 8003316:	2100      	movs	r1, #0
 8003318:	2078      	movs	r0, #120	@ 0x78
 800331a:	f000 fa47 	bl	80037ac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800331e:	22a4      	movs	r2, #164	@ 0xa4
 8003320:	2100      	movs	r1, #0
 8003322:	2078      	movs	r0, #120	@ 0x78
 8003324:	f000 fa42 	bl	80037ac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8003328:	22d3      	movs	r2, #211	@ 0xd3
 800332a:	2100      	movs	r1, #0
 800332c:	2078      	movs	r0, #120	@ 0x78
 800332e:	f000 fa3d 	bl	80037ac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8003332:	2200      	movs	r2, #0
 8003334:	2100      	movs	r1, #0
 8003336:	2078      	movs	r0, #120	@ 0x78
 8003338:	f000 fa38 	bl	80037ac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 800333c:	22d5      	movs	r2, #213	@ 0xd5
 800333e:	2100      	movs	r1, #0
 8003340:	2078      	movs	r0, #120	@ 0x78
 8003342:	f000 fa33 	bl	80037ac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8003346:	22f0      	movs	r2, #240	@ 0xf0
 8003348:	2100      	movs	r1, #0
 800334a:	2078      	movs	r0, #120	@ 0x78
 800334c:	f000 fa2e 	bl	80037ac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8003350:	22d9      	movs	r2, #217	@ 0xd9
 8003352:	2100      	movs	r1, #0
 8003354:	2078      	movs	r0, #120	@ 0x78
 8003356:	f000 fa29 	bl	80037ac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 800335a:	2222      	movs	r2, #34	@ 0x22
 800335c:	2100      	movs	r1, #0
 800335e:	2078      	movs	r0, #120	@ 0x78
 8003360:	f000 fa24 	bl	80037ac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8003364:	22da      	movs	r2, #218	@ 0xda
 8003366:	2100      	movs	r1, #0
 8003368:	2078      	movs	r0, #120	@ 0x78
 800336a:	f000 fa1f 	bl	80037ac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 800336e:	2212      	movs	r2, #18
 8003370:	2100      	movs	r1, #0
 8003372:	2078      	movs	r0, #120	@ 0x78
 8003374:	f000 fa1a 	bl	80037ac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8003378:	22db      	movs	r2, #219	@ 0xdb
 800337a:	2100      	movs	r1, #0
 800337c:	2078      	movs	r0, #120	@ 0x78
 800337e:	f000 fa15 	bl	80037ac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8003382:	2220      	movs	r2, #32
 8003384:	2100      	movs	r1, #0
 8003386:	2078      	movs	r0, #120	@ 0x78
 8003388:	f000 fa10 	bl	80037ac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 800338c:	228d      	movs	r2, #141	@ 0x8d
 800338e:	2100      	movs	r1, #0
 8003390:	2078      	movs	r0, #120	@ 0x78
 8003392:	f000 fa0b 	bl	80037ac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8003396:	2214      	movs	r2, #20
 8003398:	2100      	movs	r1, #0
 800339a:	2078      	movs	r0, #120	@ 0x78
 800339c:	f000 fa06 	bl	80037ac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 80033a0:	22af      	movs	r2, #175	@ 0xaf
 80033a2:	2100      	movs	r1, #0
 80033a4:	2078      	movs	r0, #120	@ 0x78
 80033a6:	f000 fa01 	bl	80037ac <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 80033aa:	222e      	movs	r2, #46	@ 0x2e
 80033ac:	2100      	movs	r1, #0
 80033ae:	2078      	movs	r0, #120	@ 0x78
 80033b0:	f000 f9fc 	bl	80037ac <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 80033b4:	2000      	movs	r0, #0
 80033b6:	f000 f843 	bl	8003440 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 80033ba:	f000 f813 	bl	80033e4 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 80033be:	4b08      	ldr	r3, [pc, #32]	@ (80033e0 <SSD1306_Init+0x184>)
 80033c0:	2200      	movs	r2, #0
 80033c2:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80033c4:	4b06      	ldr	r3, [pc, #24]	@ (80033e0 <SSD1306_Init+0x184>)
 80033c6:	2200      	movs	r2, #0
 80033c8:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 80033ca:	4b05      	ldr	r3, [pc, #20]	@ (80033e0 <SSD1306_Init+0x184>)
 80033cc:	2201      	movs	r2, #1
 80033ce:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 80033d0:	2301      	movs	r3, #1
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	3708      	adds	r7, #8
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	bf00      	nop
 80033dc:	200002a8 	.word	0x200002a8
 80033e0:	20000824 	.word	0x20000824

080033e4 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b082      	sub	sp, #8
 80033e8:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 80033ea:	2300      	movs	r3, #0
 80033ec:	71fb      	strb	r3, [r7, #7]
 80033ee:	e01d      	b.n	800342c <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 80033f0:	79fb      	ldrb	r3, [r7, #7]
 80033f2:	3b50      	subs	r3, #80	@ 0x50
 80033f4:	b2db      	uxtb	r3, r3
 80033f6:	461a      	mov	r2, r3
 80033f8:	2100      	movs	r1, #0
 80033fa:	2078      	movs	r0, #120	@ 0x78
 80033fc:	f000 f9d6 	bl	80037ac <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8003400:	2200      	movs	r2, #0
 8003402:	2100      	movs	r1, #0
 8003404:	2078      	movs	r0, #120	@ 0x78
 8003406:	f000 f9d1 	bl	80037ac <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 800340a:	2210      	movs	r2, #16
 800340c:	2100      	movs	r1, #0
 800340e:	2078      	movs	r0, #120	@ 0x78
 8003410:	f000 f9cc 	bl	80037ac <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8003414:	79fb      	ldrb	r3, [r7, #7]
 8003416:	01db      	lsls	r3, r3, #7
 8003418:	4a08      	ldr	r2, [pc, #32]	@ (800343c <SSD1306_UpdateScreen+0x58>)
 800341a:	441a      	add	r2, r3
 800341c:	2380      	movs	r3, #128	@ 0x80
 800341e:	2140      	movs	r1, #64	@ 0x40
 8003420:	2078      	movs	r0, #120	@ 0x78
 8003422:	f000 f95d 	bl	80036e0 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8003426:	79fb      	ldrb	r3, [r7, #7]
 8003428:	3301      	adds	r3, #1
 800342a:	71fb      	strb	r3, [r7, #7]
 800342c:	79fb      	ldrb	r3, [r7, #7]
 800342e:	2b07      	cmp	r3, #7
 8003430:	d9de      	bls.n	80033f0 <SSD1306_UpdateScreen+0xc>
	}
}
 8003432:	bf00      	nop
 8003434:	bf00      	nop
 8003436:	3708      	adds	r7, #8
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}
 800343c:	20000424 	.word	0x20000424

08003440 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8003440:	b580      	push	{r7, lr}
 8003442:	b082      	sub	sp, #8
 8003444:	af00      	add	r7, sp, #0
 8003446:	4603      	mov	r3, r0
 8003448:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800344a:	79fb      	ldrb	r3, [r7, #7]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d101      	bne.n	8003454 <SSD1306_Fill+0x14>
 8003450:	2300      	movs	r3, #0
 8003452:	e000      	b.n	8003456 <SSD1306_Fill+0x16>
 8003454:	23ff      	movs	r3, #255	@ 0xff
 8003456:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800345a:	4619      	mov	r1, r3
 800345c:	4803      	ldr	r0, [pc, #12]	@ (800346c <SSD1306_Fill+0x2c>)
 800345e:	f004 fc7d 	bl	8007d5c <memset>
}
 8003462:	bf00      	nop
 8003464:	3708      	adds	r7, #8
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	20000424 	.word	0x20000424

08003470 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8003470:	b480      	push	{r7}
 8003472:	b083      	sub	sp, #12
 8003474:	af00      	add	r7, sp, #0
 8003476:	4603      	mov	r3, r0
 8003478:	80fb      	strh	r3, [r7, #6]
 800347a:	460b      	mov	r3, r1
 800347c:	80bb      	strh	r3, [r7, #4]
 800347e:	4613      	mov	r3, r2
 8003480:	70fb      	strb	r3, [r7, #3]
	if (
 8003482:	88fb      	ldrh	r3, [r7, #6]
 8003484:	2b7f      	cmp	r3, #127	@ 0x7f
 8003486:	d848      	bhi.n	800351a <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8003488:	88bb      	ldrh	r3, [r7, #4]
 800348a:	2b3f      	cmp	r3, #63	@ 0x3f
 800348c:	d845      	bhi.n	800351a <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800348e:	4b26      	ldr	r3, [pc, #152]	@ (8003528 <SSD1306_DrawPixel+0xb8>)
 8003490:	791b      	ldrb	r3, [r3, #4]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d006      	beq.n	80034a4 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8003496:	78fb      	ldrb	r3, [r7, #3]
 8003498:	2b00      	cmp	r3, #0
 800349a:	bf0c      	ite	eq
 800349c:	2301      	moveq	r3, #1
 800349e:	2300      	movne	r3, #0
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80034a4:	78fb      	ldrb	r3, [r7, #3]
 80034a6:	2b01      	cmp	r3, #1
 80034a8:	d11a      	bne.n	80034e0 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80034aa:	88fa      	ldrh	r2, [r7, #6]
 80034ac:	88bb      	ldrh	r3, [r7, #4]
 80034ae:	08db      	lsrs	r3, r3, #3
 80034b0:	b298      	uxth	r0, r3
 80034b2:	4603      	mov	r3, r0
 80034b4:	01db      	lsls	r3, r3, #7
 80034b6:	4413      	add	r3, r2
 80034b8:	4a1c      	ldr	r2, [pc, #112]	@ (800352c <SSD1306_DrawPixel+0xbc>)
 80034ba:	5cd3      	ldrb	r3, [r2, r3]
 80034bc:	b25a      	sxtb	r2, r3
 80034be:	88bb      	ldrh	r3, [r7, #4]
 80034c0:	f003 0307 	and.w	r3, r3, #7
 80034c4:	2101      	movs	r1, #1
 80034c6:	fa01 f303 	lsl.w	r3, r1, r3
 80034ca:	b25b      	sxtb	r3, r3
 80034cc:	4313      	orrs	r3, r2
 80034ce:	b259      	sxtb	r1, r3
 80034d0:	88fa      	ldrh	r2, [r7, #6]
 80034d2:	4603      	mov	r3, r0
 80034d4:	01db      	lsls	r3, r3, #7
 80034d6:	4413      	add	r3, r2
 80034d8:	b2c9      	uxtb	r1, r1
 80034da:	4a14      	ldr	r2, [pc, #80]	@ (800352c <SSD1306_DrawPixel+0xbc>)
 80034dc:	54d1      	strb	r1, [r2, r3]
 80034de:	e01d      	b.n	800351c <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80034e0:	88fa      	ldrh	r2, [r7, #6]
 80034e2:	88bb      	ldrh	r3, [r7, #4]
 80034e4:	08db      	lsrs	r3, r3, #3
 80034e6:	b298      	uxth	r0, r3
 80034e8:	4603      	mov	r3, r0
 80034ea:	01db      	lsls	r3, r3, #7
 80034ec:	4413      	add	r3, r2
 80034ee:	4a0f      	ldr	r2, [pc, #60]	@ (800352c <SSD1306_DrawPixel+0xbc>)
 80034f0:	5cd3      	ldrb	r3, [r2, r3]
 80034f2:	b25a      	sxtb	r2, r3
 80034f4:	88bb      	ldrh	r3, [r7, #4]
 80034f6:	f003 0307 	and.w	r3, r3, #7
 80034fa:	2101      	movs	r1, #1
 80034fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003500:	b25b      	sxtb	r3, r3
 8003502:	43db      	mvns	r3, r3
 8003504:	b25b      	sxtb	r3, r3
 8003506:	4013      	ands	r3, r2
 8003508:	b259      	sxtb	r1, r3
 800350a:	88fa      	ldrh	r2, [r7, #6]
 800350c:	4603      	mov	r3, r0
 800350e:	01db      	lsls	r3, r3, #7
 8003510:	4413      	add	r3, r2
 8003512:	b2c9      	uxtb	r1, r1
 8003514:	4a05      	ldr	r2, [pc, #20]	@ (800352c <SSD1306_DrawPixel+0xbc>)
 8003516:	54d1      	strb	r1, [r2, r3]
 8003518:	e000      	b.n	800351c <SSD1306_DrawPixel+0xac>
		return;
 800351a:	bf00      	nop
	}
}
 800351c:	370c      	adds	r7, #12
 800351e:	46bd      	mov	sp, r7
 8003520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003524:	4770      	bx	lr
 8003526:	bf00      	nop
 8003528:	20000824 	.word	0x20000824
 800352c:	20000424 	.word	0x20000424

08003530 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8003530:	b480      	push	{r7}
 8003532:	b083      	sub	sp, #12
 8003534:	af00      	add	r7, sp, #0
 8003536:	4603      	mov	r3, r0
 8003538:	460a      	mov	r2, r1
 800353a:	80fb      	strh	r3, [r7, #6]
 800353c:	4613      	mov	r3, r2
 800353e:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8003540:	4a05      	ldr	r2, [pc, #20]	@ (8003558 <SSD1306_GotoXY+0x28>)
 8003542:	88fb      	ldrh	r3, [r7, #6]
 8003544:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8003546:	4a04      	ldr	r2, [pc, #16]	@ (8003558 <SSD1306_GotoXY+0x28>)
 8003548:	88bb      	ldrh	r3, [r7, #4]
 800354a:	8053      	strh	r3, [r2, #2]
}
 800354c:	bf00      	nop
 800354e:	370c      	adds	r7, #12
 8003550:	46bd      	mov	sp, r7
 8003552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003556:	4770      	bx	lr
 8003558:	20000824 	.word	0x20000824

0800355c <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 800355c:	b580      	push	{r7, lr}
 800355e:	b086      	sub	sp, #24
 8003560:	af00      	add	r7, sp, #0
 8003562:	4603      	mov	r3, r0
 8003564:	6039      	str	r1, [r7, #0]
 8003566:	71fb      	strb	r3, [r7, #7]
 8003568:	4613      	mov	r3, r2
 800356a:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 800356c:	4b39      	ldr	r3, [pc, #228]	@ (8003654 <SSD1306_Putc+0xf8>)
 800356e:	881b      	ldrh	r3, [r3, #0]
 8003570:	461a      	mov	r2, r3
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	781b      	ldrb	r3, [r3, #0]
 8003576:	4413      	add	r3, r2
	if (
 8003578:	2b7f      	cmp	r3, #127	@ 0x7f
 800357a:	dc07      	bgt.n	800358c <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 800357c:	4b35      	ldr	r3, [pc, #212]	@ (8003654 <SSD1306_Putc+0xf8>)
 800357e:	885b      	ldrh	r3, [r3, #2]
 8003580:	461a      	mov	r2, r3
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	785b      	ldrb	r3, [r3, #1]
 8003586:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8003588:	2b3f      	cmp	r3, #63	@ 0x3f
 800358a:	dd01      	ble.n	8003590 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 800358c:	2300      	movs	r3, #0
 800358e:	e05d      	b.n	800364c <SSD1306_Putc+0xf0>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8003590:	2300      	movs	r3, #0
 8003592:	617b      	str	r3, [r7, #20]
 8003594:	e04b      	b.n	800362e <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	685a      	ldr	r2, [r3, #4]
 800359a:	79fb      	ldrb	r3, [r7, #7]
 800359c:	3b20      	subs	r3, #32
 800359e:	6839      	ldr	r1, [r7, #0]
 80035a0:	7849      	ldrb	r1, [r1, #1]
 80035a2:	fb01 f303 	mul.w	r3, r1, r3
 80035a6:	4619      	mov	r1, r3
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	440b      	add	r3, r1
 80035ac:	005b      	lsls	r3, r3, #1
 80035ae:	4413      	add	r3, r2
 80035b0:	881b      	ldrh	r3, [r3, #0]
 80035b2:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 80035b4:	2300      	movs	r3, #0
 80035b6:	613b      	str	r3, [r7, #16]
 80035b8:	e030      	b.n	800361c <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 80035ba:	68fa      	ldr	r2, [r7, #12]
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	fa02 f303 	lsl.w	r3, r2, r3
 80035c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d010      	beq.n	80035ec <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 80035ca:	4b22      	ldr	r3, [pc, #136]	@ (8003654 <SSD1306_Putc+0xf8>)
 80035cc:	881a      	ldrh	r2, [r3, #0]
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	b29b      	uxth	r3, r3
 80035d2:	4413      	add	r3, r2
 80035d4:	b298      	uxth	r0, r3
 80035d6:	4b1f      	ldr	r3, [pc, #124]	@ (8003654 <SSD1306_Putc+0xf8>)
 80035d8:	885a      	ldrh	r2, [r3, #2]
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	b29b      	uxth	r3, r3
 80035de:	4413      	add	r3, r2
 80035e0:	b29b      	uxth	r3, r3
 80035e2:	79ba      	ldrb	r2, [r7, #6]
 80035e4:	4619      	mov	r1, r3
 80035e6:	f7ff ff43 	bl	8003470 <SSD1306_DrawPixel>
 80035ea:	e014      	b.n	8003616 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80035ec:	4b19      	ldr	r3, [pc, #100]	@ (8003654 <SSD1306_Putc+0xf8>)
 80035ee:	881a      	ldrh	r2, [r3, #0]
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	b29b      	uxth	r3, r3
 80035f4:	4413      	add	r3, r2
 80035f6:	b298      	uxth	r0, r3
 80035f8:	4b16      	ldr	r3, [pc, #88]	@ (8003654 <SSD1306_Putc+0xf8>)
 80035fa:	885a      	ldrh	r2, [r3, #2]
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	b29b      	uxth	r3, r3
 8003600:	4413      	add	r3, r2
 8003602:	b299      	uxth	r1, r3
 8003604:	79bb      	ldrb	r3, [r7, #6]
 8003606:	2b00      	cmp	r3, #0
 8003608:	bf0c      	ite	eq
 800360a:	2301      	moveq	r3, #1
 800360c:	2300      	movne	r3, #0
 800360e:	b2db      	uxtb	r3, r3
 8003610:	461a      	mov	r2, r3
 8003612:	f7ff ff2d 	bl	8003470 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	3301      	adds	r3, #1
 800361a:	613b      	str	r3, [r7, #16]
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	781b      	ldrb	r3, [r3, #0]
 8003620:	461a      	mov	r2, r3
 8003622:	693b      	ldr	r3, [r7, #16]
 8003624:	4293      	cmp	r3, r2
 8003626:	d3c8      	bcc.n	80035ba <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	3301      	adds	r3, #1
 800362c:	617b      	str	r3, [r7, #20]
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	785b      	ldrb	r3, [r3, #1]
 8003632:	461a      	mov	r2, r3
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	4293      	cmp	r3, r2
 8003638:	d3ad      	bcc.n	8003596 <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 800363a:	4b06      	ldr	r3, [pc, #24]	@ (8003654 <SSD1306_Putc+0xf8>)
 800363c:	881b      	ldrh	r3, [r3, #0]
 800363e:	683a      	ldr	r2, [r7, #0]
 8003640:	7812      	ldrb	r2, [r2, #0]
 8003642:	4413      	add	r3, r2
 8003644:	b29a      	uxth	r2, r3
 8003646:	4b03      	ldr	r3, [pc, #12]	@ (8003654 <SSD1306_Putc+0xf8>)
 8003648:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 800364a:	79fb      	ldrb	r3, [r7, #7]
}
 800364c:	4618      	mov	r0, r3
 800364e:	3718      	adds	r7, #24
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}
 8003654:	20000824 	.word	0x20000824

08003658 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8003658:	b580      	push	{r7, lr}
 800365a:	b084      	sub	sp, #16
 800365c:	af00      	add	r7, sp, #0
 800365e:	60f8      	str	r0, [r7, #12]
 8003660:	60b9      	str	r1, [r7, #8]
 8003662:	4613      	mov	r3, r2
 8003664:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8003666:	e012      	b.n	800368e <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	781b      	ldrb	r3, [r3, #0]
 800366c:	79fa      	ldrb	r2, [r7, #7]
 800366e:	68b9      	ldr	r1, [r7, #8]
 8003670:	4618      	mov	r0, r3
 8003672:	f7ff ff73 	bl	800355c <SSD1306_Putc>
 8003676:	4603      	mov	r3, r0
 8003678:	461a      	mov	r2, r3
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	781b      	ldrb	r3, [r3, #0]
 800367e:	429a      	cmp	r2, r3
 8003680:	d002      	beq.n	8003688 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	781b      	ldrb	r3, [r3, #0]
 8003686:	e008      	b.n	800369a <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	3301      	adds	r3, #1
 800368c:	60fb      	str	r3, [r7, #12]
	while (*str) {
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	781b      	ldrb	r3, [r3, #0]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d1e8      	bne.n	8003668 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	781b      	ldrb	r3, [r3, #0]
}
 800369a:	4618      	mov	r0, r3
 800369c:	3710      	adds	r7, #16
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}

080036a2 <SSD1306_Clear>:
}



void SSD1306_Clear (void)
{
 80036a2:	b580      	push	{r7, lr}
 80036a4:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 80036a6:	2000      	movs	r0, #0
 80036a8:	f7ff feca 	bl	8003440 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 80036ac:	f7ff fe9a 	bl	80033e4 <SSD1306_UpdateScreen>
}
 80036b0:	bf00      	nop
 80036b2:	bd80      	pop	{r7, pc}

080036b4 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 80036b4:	b480      	push	{r7}
 80036b6:	b083      	sub	sp, #12
 80036b8:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 80036ba:	4b08      	ldr	r3, [pc, #32]	@ (80036dc <ssd1306_I2C_Init+0x28>)
 80036bc:	607b      	str	r3, [r7, #4]
	while(p>0)
 80036be:	e002      	b.n	80036c6 <ssd1306_I2C_Init+0x12>
		p--;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	3b01      	subs	r3, #1
 80036c4:	607b      	str	r3, [r7, #4]
	while(p>0)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d1f9      	bne.n	80036c0 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 80036cc:	bf00      	nop
 80036ce:	bf00      	nop
 80036d0:	370c      	adds	r7, #12
 80036d2:	46bd      	mov	sp, r7
 80036d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d8:	4770      	bx	lr
 80036da:	bf00      	nop
 80036dc:	0003d090 	.word	0x0003d090

080036e0 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 80036e0:	b590      	push	{r4, r7, lr}
 80036e2:	b0c7      	sub	sp, #284	@ 0x11c
 80036e4:	af02      	add	r7, sp, #8
 80036e6:	4604      	mov	r4, r0
 80036e8:	4608      	mov	r0, r1
 80036ea:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 80036ee:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 80036f2:	600a      	str	r2, [r1, #0]
 80036f4:	4619      	mov	r1, r3
 80036f6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80036fa:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80036fe:	4622      	mov	r2, r4
 8003700:	701a      	strb	r2, [r3, #0]
 8003702:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003706:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 800370a:	4602      	mov	r2, r0
 800370c:	701a      	strb	r2, [r3, #0]
 800370e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003712:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003716:	460a      	mov	r2, r1
 8003718:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 800371a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800371e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003722:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8003726:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 800372a:	7812      	ldrb	r2, [r2, #0]
 800372c:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 800372e:	2300      	movs	r3, #0
 8003730:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8003734:	e015      	b.n	8003762 <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 8003736:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800373a:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800373e:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8003742:	6812      	ldr	r2, [r2, #0]
 8003744:	441a      	add	r2, r3
 8003746:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800374a:	3301      	adds	r3, #1
 800374c:	7811      	ldrb	r1, [r2, #0]
 800374e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8003752:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003756:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8003758:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800375c:	3301      	adds	r3, #1
 800375e:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8003762:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8003766:	b29b      	uxth	r3, r3
 8003768:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800376c:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8003770:	8812      	ldrh	r2, [r2, #0]
 8003772:	429a      	cmp	r2, r3
 8003774:	d8df      	bhi.n	8003736 <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c2, address, dt, count+1, 10);
 8003776:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800377a:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 800377e:	781b      	ldrb	r3, [r3, #0]
 8003780:	b299      	uxth	r1, r3
 8003782:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003786:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800378a:	881b      	ldrh	r3, [r3, #0]
 800378c:	3301      	adds	r3, #1
 800378e:	b29b      	uxth	r3, r3
 8003790:	f107 020c 	add.w	r2, r7, #12
 8003794:	200a      	movs	r0, #10
 8003796:	9000      	str	r0, [sp, #0]
 8003798:	4803      	ldr	r0, [pc, #12]	@ (80037a8 <ssd1306_I2C_WriteMulti+0xc8>)
 800379a:	f001 facd 	bl	8004d38 <HAL_I2C_Master_Transmit>
}
 800379e:	bf00      	nop
 80037a0:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd90      	pop	{r4, r7, pc}
 80037a8:	200002a8 	.word	0x200002a8

080037ac <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b086      	sub	sp, #24
 80037b0:	af02      	add	r7, sp, #8
 80037b2:	4603      	mov	r3, r0
 80037b4:	71fb      	strb	r3, [r7, #7]
 80037b6:	460b      	mov	r3, r1
 80037b8:	71bb      	strb	r3, [r7, #6]
 80037ba:	4613      	mov	r3, r2
 80037bc:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 80037be:	79bb      	ldrb	r3, [r7, #6]
 80037c0:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 80037c2:	797b      	ldrb	r3, [r7, #5]
 80037c4:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c2, address, dt, 2, 10);
 80037c6:	79fb      	ldrb	r3, [r7, #7]
 80037c8:	b299      	uxth	r1, r3
 80037ca:	f107 020c 	add.w	r2, r7, #12
 80037ce:	230a      	movs	r3, #10
 80037d0:	9300      	str	r3, [sp, #0]
 80037d2:	2302      	movs	r3, #2
 80037d4:	4803      	ldr	r0, [pc, #12]	@ (80037e4 <ssd1306_I2C_Write+0x38>)
 80037d6:	f001 faaf 	bl	8004d38 <HAL_I2C_Master_Transmit>
}
 80037da:	bf00      	nop
 80037dc:	3710      	adds	r7, #16
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	bf00      	nop
 80037e4:	200002a8 	.word	0x200002a8

080037e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b082      	sub	sp, #8
 80037ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037ee:	2300      	movs	r3, #0
 80037f0:	607b      	str	r3, [r7, #4]
 80037f2:	4b10      	ldr	r3, [pc, #64]	@ (8003834 <HAL_MspInit+0x4c>)
 80037f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037f6:	4a0f      	ldr	r2, [pc, #60]	@ (8003834 <HAL_MspInit+0x4c>)
 80037f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80037fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80037fe:	4b0d      	ldr	r3, [pc, #52]	@ (8003834 <HAL_MspInit+0x4c>)
 8003800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003802:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003806:	607b      	str	r3, [r7, #4]
 8003808:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800380a:	2300      	movs	r3, #0
 800380c:	603b      	str	r3, [r7, #0]
 800380e:	4b09      	ldr	r3, [pc, #36]	@ (8003834 <HAL_MspInit+0x4c>)
 8003810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003812:	4a08      	ldr	r2, [pc, #32]	@ (8003834 <HAL_MspInit+0x4c>)
 8003814:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003818:	6413      	str	r3, [r2, #64]	@ 0x40
 800381a:	4b06      	ldr	r3, [pc, #24]	@ (8003834 <HAL_MspInit+0x4c>)
 800381c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800381e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003822:	603b      	str	r3, [r7, #0]
 8003824:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003826:	2007      	movs	r0, #7
 8003828:	f000 ff70 	bl	800470c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800382c:	bf00      	nop
 800382e:	3708      	adds	r7, #8
 8003830:	46bd      	mov	sp, r7
 8003832:	bd80      	pop	{r7, pc}
 8003834:	40023800 	.word	0x40023800

08003838 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b08a      	sub	sp, #40	@ 0x28
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003840:	f107 0314 	add.w	r3, r7, #20
 8003844:	2200      	movs	r2, #0
 8003846:	601a      	str	r2, [r3, #0]
 8003848:	605a      	str	r2, [r3, #4]
 800384a:	609a      	str	r2, [r3, #8]
 800384c:	60da      	str	r2, [r3, #12]
 800384e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a17      	ldr	r2, [pc, #92]	@ (80038b4 <HAL_ADC_MspInit+0x7c>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d127      	bne.n	80038aa <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800385a:	2300      	movs	r3, #0
 800385c:	613b      	str	r3, [r7, #16]
 800385e:	4b16      	ldr	r3, [pc, #88]	@ (80038b8 <HAL_ADC_MspInit+0x80>)
 8003860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003862:	4a15      	ldr	r2, [pc, #84]	@ (80038b8 <HAL_ADC_MspInit+0x80>)
 8003864:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003868:	6453      	str	r3, [r2, #68]	@ 0x44
 800386a:	4b13      	ldr	r3, [pc, #76]	@ (80038b8 <HAL_ADC_MspInit+0x80>)
 800386c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800386e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003872:	613b      	str	r3, [r7, #16]
 8003874:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003876:	2300      	movs	r3, #0
 8003878:	60fb      	str	r3, [r7, #12]
 800387a:	4b0f      	ldr	r3, [pc, #60]	@ (80038b8 <HAL_ADC_MspInit+0x80>)
 800387c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800387e:	4a0e      	ldr	r2, [pc, #56]	@ (80038b8 <HAL_ADC_MspInit+0x80>)
 8003880:	f043 0301 	orr.w	r3, r3, #1
 8003884:	6313      	str	r3, [r2, #48]	@ 0x30
 8003886:	4b0c      	ldr	r3, [pc, #48]	@ (80038b8 <HAL_ADC_MspInit+0x80>)
 8003888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800388a:	f003 0301 	and.w	r3, r3, #1
 800388e:	60fb      	str	r3, [r7, #12]
 8003890:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = feedback_pot_Pin|offset_pot_Pin;
 8003892:	2303      	movs	r3, #3
 8003894:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003896:	2303      	movs	r3, #3
 8003898:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800389a:	2300      	movs	r3, #0
 800389c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800389e:	f107 0314 	add.w	r3, r7, #20
 80038a2:	4619      	mov	r1, r3
 80038a4:	4805      	ldr	r0, [pc, #20]	@ (80038bc <HAL_ADC_MspInit+0x84>)
 80038a6:	f000 ff65 	bl	8004774 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80038aa:	bf00      	nop
 80038ac:	3728      	adds	r7, #40	@ 0x28
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}
 80038b2:	bf00      	nop
 80038b4:	40012000 	.word	0x40012000
 80038b8:	40023800 	.word	0x40023800
 80038bc:	40020000 	.word	0x40020000

080038c0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b08c      	sub	sp, #48	@ 0x30
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038c8:	f107 031c 	add.w	r3, r7, #28
 80038cc:	2200      	movs	r2, #0
 80038ce:	601a      	str	r2, [r3, #0]
 80038d0:	605a      	str	r2, [r3, #4]
 80038d2:	609a      	str	r2, [r3, #8]
 80038d4:	60da      	str	r2, [r3, #12]
 80038d6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a3b      	ldr	r2, [pc, #236]	@ (80039cc <HAL_I2C_MspInit+0x10c>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d12c      	bne.n	800393c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038e2:	2300      	movs	r3, #0
 80038e4:	61bb      	str	r3, [r7, #24]
 80038e6:	4b3a      	ldr	r3, [pc, #232]	@ (80039d0 <HAL_I2C_MspInit+0x110>)
 80038e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038ea:	4a39      	ldr	r2, [pc, #228]	@ (80039d0 <HAL_I2C_MspInit+0x110>)
 80038ec:	f043 0302 	orr.w	r3, r3, #2
 80038f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80038f2:	4b37      	ldr	r3, [pc, #220]	@ (80039d0 <HAL_I2C_MspInit+0x110>)
 80038f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038f6:	f003 0302 	and.w	r3, r3, #2
 80038fa:	61bb      	str	r3, [r7, #24]
 80038fc:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = bno_scl_Pin|bno_sda_Pin;
 80038fe:	23c0      	movs	r3, #192	@ 0xc0
 8003900:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003902:	2312      	movs	r3, #18
 8003904:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003906:	2300      	movs	r3, #0
 8003908:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800390a:	2303      	movs	r3, #3
 800390c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800390e:	2304      	movs	r3, #4
 8003910:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003912:	f107 031c 	add.w	r3, r7, #28
 8003916:	4619      	mov	r1, r3
 8003918:	482e      	ldr	r0, [pc, #184]	@ (80039d4 <HAL_I2C_MspInit+0x114>)
 800391a:	f000 ff2b 	bl	8004774 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800391e:	2300      	movs	r3, #0
 8003920:	617b      	str	r3, [r7, #20]
 8003922:	4b2b      	ldr	r3, [pc, #172]	@ (80039d0 <HAL_I2C_MspInit+0x110>)
 8003924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003926:	4a2a      	ldr	r2, [pc, #168]	@ (80039d0 <HAL_I2C_MspInit+0x110>)
 8003928:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800392c:	6413      	str	r3, [r2, #64]	@ 0x40
 800392e:	4b28      	ldr	r3, [pc, #160]	@ (80039d0 <HAL_I2C_MspInit+0x110>)
 8003930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003932:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003936:	617b      	str	r3, [r7, #20]
 8003938:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800393a:	e042      	b.n	80039c2 <HAL_I2C_MspInit+0x102>
  else if(hi2c->Instance==I2C2)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a25      	ldr	r2, [pc, #148]	@ (80039d8 <HAL_I2C_MspInit+0x118>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d13d      	bne.n	80039c2 <HAL_I2C_MspInit+0x102>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003946:	2300      	movs	r3, #0
 8003948:	613b      	str	r3, [r7, #16]
 800394a:	4b21      	ldr	r3, [pc, #132]	@ (80039d0 <HAL_I2C_MspInit+0x110>)
 800394c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800394e:	4a20      	ldr	r2, [pc, #128]	@ (80039d0 <HAL_I2C_MspInit+0x110>)
 8003950:	f043 0302 	orr.w	r3, r3, #2
 8003954:	6313      	str	r3, [r2, #48]	@ 0x30
 8003956:	4b1e      	ldr	r3, [pc, #120]	@ (80039d0 <HAL_I2C_MspInit+0x110>)
 8003958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800395a:	f003 0302 	and.w	r3, r3, #2
 800395e:	613b      	str	r3, [r7, #16]
 8003960:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = OLED_SCL_Pin;
 8003962:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003966:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003968:	2312      	movs	r3, #18
 800396a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800396c:	2300      	movs	r3, #0
 800396e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003970:	2303      	movs	r3, #3
 8003972:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003974:	2304      	movs	r3, #4
 8003976:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(OLED_SCL_GPIO_Port, &GPIO_InitStruct);
 8003978:	f107 031c 	add.w	r3, r7, #28
 800397c:	4619      	mov	r1, r3
 800397e:	4815      	ldr	r0, [pc, #84]	@ (80039d4 <HAL_I2C_MspInit+0x114>)
 8003980:	f000 fef8 	bl	8004774 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = OLED_SDA_Pin;
 8003984:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003988:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800398a:	2312      	movs	r3, #18
 800398c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800398e:	2300      	movs	r3, #0
 8003990:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003992:	2303      	movs	r3, #3
 8003994:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8003996:	2309      	movs	r3, #9
 8003998:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(OLED_SDA_GPIO_Port, &GPIO_InitStruct);
 800399a:	f107 031c 	add.w	r3, r7, #28
 800399e:	4619      	mov	r1, r3
 80039a0:	480c      	ldr	r0, [pc, #48]	@ (80039d4 <HAL_I2C_MspInit+0x114>)
 80039a2:	f000 fee7 	bl	8004774 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80039a6:	2300      	movs	r3, #0
 80039a8:	60fb      	str	r3, [r7, #12]
 80039aa:	4b09      	ldr	r3, [pc, #36]	@ (80039d0 <HAL_I2C_MspInit+0x110>)
 80039ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ae:	4a08      	ldr	r2, [pc, #32]	@ (80039d0 <HAL_I2C_MspInit+0x110>)
 80039b0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80039b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80039b6:	4b06      	ldr	r3, [pc, #24]	@ (80039d0 <HAL_I2C_MspInit+0x110>)
 80039b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039be:	60fb      	str	r3, [r7, #12]
 80039c0:	68fb      	ldr	r3, [r7, #12]
}
 80039c2:	bf00      	nop
 80039c4:	3730      	adds	r7, #48	@ 0x30
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}
 80039ca:	bf00      	nop
 80039cc:	40005400 	.word	0x40005400
 80039d0:	40023800 	.word	0x40023800
 80039d4:	40020400 	.word	0x40020400
 80039d8:	40005800 	.word	0x40005800

080039dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b08a      	sub	sp, #40	@ 0x28
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039e4:	f107 0314 	add.w	r3, r7, #20
 80039e8:	2200      	movs	r2, #0
 80039ea:	601a      	str	r2, [r3, #0]
 80039ec:	605a      	str	r2, [r3, #4]
 80039ee:	609a      	str	r2, [r3, #8]
 80039f0:	60da      	str	r2, [r3, #12]
 80039f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a19      	ldr	r2, [pc, #100]	@ (8003a60 <HAL_UART_MspInit+0x84>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d12b      	bne.n	8003a56 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80039fe:	2300      	movs	r3, #0
 8003a00:	613b      	str	r3, [r7, #16]
 8003a02:	4b18      	ldr	r3, [pc, #96]	@ (8003a64 <HAL_UART_MspInit+0x88>)
 8003a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a06:	4a17      	ldr	r2, [pc, #92]	@ (8003a64 <HAL_UART_MspInit+0x88>)
 8003a08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a0e:	4b15      	ldr	r3, [pc, #84]	@ (8003a64 <HAL_UART_MspInit+0x88>)
 8003a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a16:	613b      	str	r3, [r7, #16]
 8003a18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	60fb      	str	r3, [r7, #12]
 8003a1e:	4b11      	ldr	r3, [pc, #68]	@ (8003a64 <HAL_UART_MspInit+0x88>)
 8003a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a22:	4a10      	ldr	r2, [pc, #64]	@ (8003a64 <HAL_UART_MspInit+0x88>)
 8003a24:	f043 0301 	orr.w	r3, r3, #1
 8003a28:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a2a:	4b0e      	ldr	r3, [pc, #56]	@ (8003a64 <HAL_UART_MspInit+0x88>)
 8003a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a2e:	f003 0301 	and.w	r3, r3, #1
 8003a32:	60fb      	str	r3, [r7, #12]
 8003a34:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003a36:	230c      	movs	r3, #12
 8003a38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a3a:	2302      	movs	r3, #2
 8003a3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a42:	2303      	movs	r3, #3
 8003a44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003a46:	2307      	movs	r3, #7
 8003a48:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a4a:	f107 0314 	add.w	r3, r7, #20
 8003a4e:	4619      	mov	r1, r3
 8003a50:	4805      	ldr	r0, [pc, #20]	@ (8003a68 <HAL_UART_MspInit+0x8c>)
 8003a52:	f000 fe8f 	bl	8004774 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8003a56:	bf00      	nop
 8003a58:	3728      	adds	r7, #40	@ 0x28
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}
 8003a5e:	bf00      	nop
 8003a60:	40004400 	.word	0x40004400
 8003a64:	40023800 	.word	0x40023800
 8003a68:	40020000 	.word	0x40020000

08003a6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003a70:	bf00      	nop
 8003a72:	e7fd      	b.n	8003a70 <NMI_Handler+0x4>

08003a74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a74:	b480      	push	{r7}
 8003a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a78:	bf00      	nop
 8003a7a:	e7fd      	b.n	8003a78 <HardFault_Handler+0x4>

08003a7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a80:	bf00      	nop
 8003a82:	e7fd      	b.n	8003a80 <MemManage_Handler+0x4>

08003a84 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003a84:	b480      	push	{r7}
 8003a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a88:	bf00      	nop
 8003a8a:	e7fd      	b.n	8003a88 <BusFault_Handler+0x4>

08003a8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a90:	bf00      	nop
 8003a92:	e7fd      	b.n	8003a90 <UsageFault_Handler+0x4>

08003a94 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003a94:	b480      	push	{r7}
 8003a96:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003a98:	bf00      	nop
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr

08003aa2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003aa2:	b480      	push	{r7}
 8003aa4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003aa6:	bf00      	nop
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr

08003ab0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003ab4:	bf00      	nop
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abc:	4770      	bx	lr

08003abe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003abe:	b580      	push	{r7, lr}
 8003ac0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ac2:	f000 f93b 	bl	8003d3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003ac6:	bf00      	nop
 8003ac8:	bd80      	pop	{r7, pc}

08003aca <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003aca:	b480      	push	{r7}
 8003acc:	af00      	add	r7, sp, #0
  return 1;
 8003ace:	2301      	movs	r3, #1
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr

08003ada <_kill>:

int _kill(int pid, int sig)
{
 8003ada:	b580      	push	{r7, lr}
 8003adc:	b082      	sub	sp, #8
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	6078      	str	r0, [r7, #4]
 8003ae2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003ae4:	f004 f98c 	bl	8007e00 <__errno>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	2216      	movs	r2, #22
 8003aec:	601a      	str	r2, [r3, #0]
  return -1;
 8003aee:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	3708      	adds	r7, #8
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}

08003afa <_exit>:

void _exit (int status)
{
 8003afa:	b580      	push	{r7, lr}
 8003afc:	b082      	sub	sp, #8
 8003afe:	af00      	add	r7, sp, #0
 8003b00:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003b02:	f04f 31ff 	mov.w	r1, #4294967295
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f7ff ffe7 	bl	8003ada <_kill>
  while (1) {}    /* Make sure we hang here */
 8003b0c:	bf00      	nop
 8003b0e:	e7fd      	b.n	8003b0c <_exit+0x12>

08003b10 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b086      	sub	sp, #24
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	60f8      	str	r0, [r7, #12]
 8003b18:	60b9      	str	r1, [r7, #8]
 8003b1a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	617b      	str	r3, [r7, #20]
 8003b20:	e00a      	b.n	8003b38 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003b22:	f3af 8000 	nop.w
 8003b26:	4601      	mov	r1, r0
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	1c5a      	adds	r2, r3, #1
 8003b2c:	60ba      	str	r2, [r7, #8]
 8003b2e:	b2ca      	uxtb	r2, r1
 8003b30:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	3301      	adds	r3, #1
 8003b36:	617b      	str	r3, [r7, #20]
 8003b38:	697a      	ldr	r2, [r7, #20]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	429a      	cmp	r2, r3
 8003b3e:	dbf0      	blt.n	8003b22 <_read+0x12>
  }

  return len;
 8003b40:	687b      	ldr	r3, [r7, #4]
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	3718      	adds	r7, #24
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}

08003b4a <_close>:
  }
  return len;
}

int _close(int file)
{
 8003b4a:	b480      	push	{r7}
 8003b4c:	b083      	sub	sp, #12
 8003b4e:	af00      	add	r7, sp, #0
 8003b50:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003b52:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	370c      	adds	r7, #12
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr

08003b62 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003b62:	b480      	push	{r7}
 8003b64:	b083      	sub	sp, #12
 8003b66:	af00      	add	r7, sp, #0
 8003b68:	6078      	str	r0, [r7, #4]
 8003b6a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003b72:	605a      	str	r2, [r3, #4]
  return 0;
 8003b74:	2300      	movs	r3, #0
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	370c      	adds	r7, #12
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr

08003b82 <_isatty>:

int _isatty(int file)
{
 8003b82:	b480      	push	{r7}
 8003b84:	b083      	sub	sp, #12
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003b8a:	2301      	movs	r3, #1
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	370c      	adds	r7, #12
 8003b90:	46bd      	mov	sp, r7
 8003b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b96:	4770      	bx	lr

08003b98 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b085      	sub	sp, #20
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	60f8      	str	r0, [r7, #12]
 8003ba0:	60b9      	str	r1, [r7, #8]
 8003ba2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003ba4:	2300      	movs	r3, #0
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	3714      	adds	r7, #20
 8003baa:	46bd      	mov	sp, r7
 8003bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb0:	4770      	bx	lr
	...

08003bb4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b086      	sub	sp, #24
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003bbc:	4a14      	ldr	r2, [pc, #80]	@ (8003c10 <_sbrk+0x5c>)
 8003bbe:	4b15      	ldr	r3, [pc, #84]	@ (8003c14 <_sbrk+0x60>)
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003bc8:	4b13      	ldr	r3, [pc, #76]	@ (8003c18 <_sbrk+0x64>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d102      	bne.n	8003bd6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003bd0:	4b11      	ldr	r3, [pc, #68]	@ (8003c18 <_sbrk+0x64>)
 8003bd2:	4a12      	ldr	r2, [pc, #72]	@ (8003c1c <_sbrk+0x68>)
 8003bd4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003bd6:	4b10      	ldr	r3, [pc, #64]	@ (8003c18 <_sbrk+0x64>)
 8003bd8:	681a      	ldr	r2, [r3, #0]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	4413      	add	r3, r2
 8003bde:	693a      	ldr	r2, [r7, #16]
 8003be0:	429a      	cmp	r2, r3
 8003be2:	d207      	bcs.n	8003bf4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003be4:	f004 f90c 	bl	8007e00 <__errno>
 8003be8:	4603      	mov	r3, r0
 8003bea:	220c      	movs	r2, #12
 8003bec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003bee:	f04f 33ff 	mov.w	r3, #4294967295
 8003bf2:	e009      	b.n	8003c08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003bf4:	4b08      	ldr	r3, [pc, #32]	@ (8003c18 <_sbrk+0x64>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003bfa:	4b07      	ldr	r3, [pc, #28]	@ (8003c18 <_sbrk+0x64>)
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	4413      	add	r3, r2
 8003c02:	4a05      	ldr	r2, [pc, #20]	@ (8003c18 <_sbrk+0x64>)
 8003c04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003c06:	68fb      	ldr	r3, [r7, #12]
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3718      	adds	r7, #24
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}
 8003c10:	20020000 	.word	0x20020000
 8003c14:	00000400 	.word	0x00000400
 8003c18:	2000082c 	.word	0x2000082c
 8003c1c:	20000980 	.word	0x20000980

08003c20 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003c20:	b480      	push	{r7}
 8003c22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003c24:	4b06      	ldr	r3, [pc, #24]	@ (8003c40 <SystemInit+0x20>)
 8003c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c2a:	4a05      	ldr	r2, [pc, #20]	@ (8003c40 <SystemInit+0x20>)
 8003c2c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003c30:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003c34:	bf00      	nop
 8003c36:	46bd      	mov	sp, r7
 8003c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3c:	4770      	bx	lr
 8003c3e:	bf00      	nop
 8003c40:	e000ed00 	.word	0xe000ed00

08003c44 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003c44:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003c7c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003c48:	f7ff ffea 	bl	8003c20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003c4c:	480c      	ldr	r0, [pc, #48]	@ (8003c80 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003c4e:	490d      	ldr	r1, [pc, #52]	@ (8003c84 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003c50:	4a0d      	ldr	r2, [pc, #52]	@ (8003c88 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003c52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003c54:	e002      	b.n	8003c5c <LoopCopyDataInit>

08003c56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003c56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003c58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003c5a:	3304      	adds	r3, #4

08003c5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003c5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003c5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003c60:	d3f9      	bcc.n	8003c56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003c62:	4a0a      	ldr	r2, [pc, #40]	@ (8003c8c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003c64:	4c0a      	ldr	r4, [pc, #40]	@ (8003c90 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003c66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003c68:	e001      	b.n	8003c6e <LoopFillZerobss>

08003c6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003c6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003c6c:	3204      	adds	r2, #4

08003c6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003c6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003c70:	d3fb      	bcc.n	8003c6a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003c72:	f004 f8cb 	bl	8007e0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003c76:	f7fe fec5 	bl	8002a04 <main>
  bx  lr    
 8003c7a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003c7c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003c80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003c84:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8003c88:	0800a8e8 	.word	0x0800a8e8
  ldr r2, =_sbss
 8003c8c:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8003c90:	20000980 	.word	0x20000980

08003c94 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003c94:	e7fe      	b.n	8003c94 <ADC_IRQHandler>
	...

08003c98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003c9c:	4b0e      	ldr	r3, [pc, #56]	@ (8003cd8 <HAL_Init+0x40>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a0d      	ldr	r2, [pc, #52]	@ (8003cd8 <HAL_Init+0x40>)
 8003ca2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003ca6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003ca8:	4b0b      	ldr	r3, [pc, #44]	@ (8003cd8 <HAL_Init+0x40>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a0a      	ldr	r2, [pc, #40]	@ (8003cd8 <HAL_Init+0x40>)
 8003cae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003cb2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003cb4:	4b08      	ldr	r3, [pc, #32]	@ (8003cd8 <HAL_Init+0x40>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a07      	ldr	r2, [pc, #28]	@ (8003cd8 <HAL_Init+0x40>)
 8003cba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cbe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003cc0:	2003      	movs	r0, #3
 8003cc2:	f000 fd23 	bl	800470c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003cc6:	2000      	movs	r0, #0
 8003cc8:	f000 f808 	bl	8003cdc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003ccc:	f7ff fd8c 	bl	80037e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003cd0:	2300      	movs	r3, #0
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	bd80      	pop	{r7, pc}
 8003cd6:	bf00      	nop
 8003cd8:	40023c00 	.word	0x40023c00

08003cdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b082      	sub	sp, #8
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003ce4:	4b12      	ldr	r3, [pc, #72]	@ (8003d30 <HAL_InitTick+0x54>)
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	4b12      	ldr	r3, [pc, #72]	@ (8003d34 <HAL_InitTick+0x58>)
 8003cea:	781b      	ldrb	r3, [r3, #0]
 8003cec:	4619      	mov	r1, r3
 8003cee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003cf2:	fbb3 f3f1 	udiv	r3, r3, r1
 8003cf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f000 fd2d 	bl	800475a <HAL_SYSTICK_Config>
 8003d00:	4603      	mov	r3, r0
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d001      	beq.n	8003d0a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	e00e      	b.n	8003d28 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2b0f      	cmp	r3, #15
 8003d0e:	d80a      	bhi.n	8003d26 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003d10:	2200      	movs	r2, #0
 8003d12:	6879      	ldr	r1, [r7, #4]
 8003d14:	f04f 30ff 	mov.w	r0, #4294967295
 8003d18:	f000 fd03 	bl	8004722 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003d1c:	4a06      	ldr	r2, [pc, #24]	@ (8003d38 <HAL_InitTick+0x5c>)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003d22:	2300      	movs	r3, #0
 8003d24:	e000      	b.n	8003d28 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	3708      	adds	r7, #8
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}
 8003d30:	20000018 	.word	0x20000018
 8003d34:	20000020 	.word	0x20000020
 8003d38:	2000001c 	.word	0x2000001c

08003d3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003d40:	4b06      	ldr	r3, [pc, #24]	@ (8003d5c <HAL_IncTick+0x20>)
 8003d42:	781b      	ldrb	r3, [r3, #0]
 8003d44:	461a      	mov	r2, r3
 8003d46:	4b06      	ldr	r3, [pc, #24]	@ (8003d60 <HAL_IncTick+0x24>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4413      	add	r3, r2
 8003d4c:	4a04      	ldr	r2, [pc, #16]	@ (8003d60 <HAL_IncTick+0x24>)
 8003d4e:	6013      	str	r3, [r2, #0]
}
 8003d50:	bf00      	nop
 8003d52:	46bd      	mov	sp, r7
 8003d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d58:	4770      	bx	lr
 8003d5a:	bf00      	nop
 8003d5c:	20000020 	.word	0x20000020
 8003d60:	20000830 	.word	0x20000830

08003d64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d64:	b480      	push	{r7}
 8003d66:	af00      	add	r7, sp, #0
  return uwTick;
 8003d68:	4b03      	ldr	r3, [pc, #12]	@ (8003d78 <HAL_GetTick+0x14>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d74:	4770      	bx	lr
 8003d76:	bf00      	nop
 8003d78:	20000830 	.word	0x20000830

08003d7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b084      	sub	sp, #16
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d84:	f7ff ffee 	bl	8003d64 <HAL_GetTick>
 8003d88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d94:	d005      	beq.n	8003da2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d96:	4b0a      	ldr	r3, [pc, #40]	@ (8003dc0 <HAL_Delay+0x44>)
 8003d98:	781b      	ldrb	r3, [r3, #0]
 8003d9a:	461a      	mov	r2, r3
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	4413      	add	r3, r2
 8003da0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003da2:	bf00      	nop
 8003da4:	f7ff ffde 	bl	8003d64 <HAL_GetTick>
 8003da8:	4602      	mov	r2, r0
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	1ad3      	subs	r3, r2, r3
 8003dae:	68fa      	ldr	r2, [r7, #12]
 8003db0:	429a      	cmp	r2, r3
 8003db2:	d8f7      	bhi.n	8003da4 <HAL_Delay+0x28>
  {
  }
}
 8003db4:	bf00      	nop
 8003db6:	bf00      	nop
 8003db8:	3710      	adds	r7, #16
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}
 8003dbe:	bf00      	nop
 8003dc0:	20000020 	.word	0x20000020

08003dc4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b084      	sub	sp, #16
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d101      	bne.n	8003dda <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e033      	b.n	8003e42 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d109      	bne.n	8003df6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003de2:	6878      	ldr	r0, [r7, #4]
 8003de4:	f7ff fd28 	bl	8003838 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2200      	movs	r2, #0
 8003dec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2200      	movs	r2, #0
 8003df2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dfa:	f003 0310 	and.w	r3, r3, #16
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d118      	bne.n	8003e34 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e06:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003e0a:	f023 0302 	bic.w	r3, r3, #2
 8003e0e:	f043 0202 	orr.w	r2, r3, #2
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8003e16:	6878      	ldr	r0, [r7, #4]
 8003e18:	f000 faca 	bl	80043b0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e26:	f023 0303 	bic.w	r3, r3, #3
 8003e2a:	f043 0201 	orr.w	r2, r3, #1
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	641a      	str	r2, [r3, #64]	@ 0x40
 8003e32:	e001      	b.n	8003e38 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003e34:	2301      	movs	r3, #1
 8003e36:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003e40:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	3710      	adds	r7, #16
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd80      	pop	{r7, pc}
	...

08003e4c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b085      	sub	sp, #20
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003e54:	2300      	movs	r3, #0
 8003e56:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d101      	bne.n	8003e66 <HAL_ADC_Start+0x1a>
 8003e62:	2302      	movs	r3, #2
 8003e64:	e097      	b.n	8003f96 <HAL_ADC_Start+0x14a>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2201      	movs	r2, #1
 8003e6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	689b      	ldr	r3, [r3, #8]
 8003e74:	f003 0301 	and.w	r3, r3, #1
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d018      	beq.n	8003eae <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	689a      	ldr	r2, [r3, #8]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f042 0201 	orr.w	r2, r2, #1
 8003e8a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003e8c:	4b45      	ldr	r3, [pc, #276]	@ (8003fa4 <HAL_ADC_Start+0x158>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a45      	ldr	r2, [pc, #276]	@ (8003fa8 <HAL_ADC_Start+0x15c>)
 8003e92:	fba2 2303 	umull	r2, r3, r2, r3
 8003e96:	0c9a      	lsrs	r2, r3, #18
 8003e98:	4613      	mov	r3, r2
 8003e9a:	005b      	lsls	r3, r3, #1
 8003e9c:	4413      	add	r3, r2
 8003e9e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003ea0:	e002      	b.n	8003ea8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	3b01      	subs	r3, #1
 8003ea6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d1f9      	bne.n	8003ea2 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	f003 0301 	and.w	r3, r3, #1
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	d15f      	bne.n	8003f7c <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ec0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003ec4:	f023 0301 	bic.w	r3, r3, #1
 8003ec8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d007      	beq.n	8003eee <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003ee6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ef2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003ef6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003efa:	d106      	bne.n	8003f0a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f00:	f023 0206 	bic.w	r2, r3, #6
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	645a      	str	r2, [r3, #68]	@ 0x44
 8003f08:	e002      	b.n	8003f10 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2200      	movs	r2, #0
 8003f14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003f18:	4b24      	ldr	r3, [pc, #144]	@ (8003fac <HAL_ADC_Start+0x160>)
 8003f1a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8003f24:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	f003 031f 	and.w	r3, r3, #31
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d10f      	bne.n	8003f52 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d129      	bne.n	8003f94 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	689a      	ldr	r2, [r3, #8]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003f4e:	609a      	str	r2, [r3, #8]
 8003f50:	e020      	b.n	8003f94 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a16      	ldr	r2, [pc, #88]	@ (8003fb0 <HAL_ADC_Start+0x164>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d11b      	bne.n	8003f94 <HAL_ADC_Start+0x148>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d114      	bne.n	8003f94 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	689a      	ldr	r2, [r3, #8]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003f78:	609a      	str	r2, [r3, #8]
 8003f7a:	e00b      	b.n	8003f94 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f80:	f043 0210 	orr.w	r2, r3, #16
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f8c:	f043 0201 	orr.w	r2, r3, #1
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8003f94:	2300      	movs	r3, #0
}
 8003f96:	4618      	mov	r0, r3
 8003f98:	3714      	adds	r7, #20
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa0:	4770      	bx	lr
 8003fa2:	bf00      	nop
 8003fa4:	20000018 	.word	0x20000018
 8003fa8:	431bde83 	.word	0x431bde83
 8003fac:	40012300 	.word	0x40012300
 8003fb0:	40012000 	.word	0x40012000

08003fb4 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b083      	sub	sp, #12
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003fc2:	2b01      	cmp	r3, #1
 8003fc4:	d101      	bne.n	8003fca <HAL_ADC_Stop+0x16>
 8003fc6:	2302      	movs	r3, #2
 8003fc8:	e021      	b.n	800400e <HAL_ADC_Stop+0x5a>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2201      	movs	r2, #1
 8003fce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	689a      	ldr	r2, [r3, #8]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f022 0201 	bic.w	r2, r2, #1
 8003fe0:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	f003 0301 	and.w	r3, r3, #1
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d109      	bne.n	8004004 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ff4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003ff8:	f023 0301 	bic.w	r3, r3, #1
 8003ffc:	f043 0201 	orr.w	r2, r3, #1
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2200      	movs	r2, #0
 8004008:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800400c:	2300      	movs	r3, #0
}
 800400e:	4618      	mov	r0, r3
 8004010:	370c      	adds	r7, #12
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr

0800401a <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800401a:	b580      	push	{r7, lr}
 800401c:	b084      	sub	sp, #16
 800401e:	af00      	add	r7, sp, #0
 8004020:	6078      	str	r0, [r7, #4]
 8004022:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004024:	2300      	movs	r3, #0
 8004026:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	689b      	ldr	r3, [r3, #8]
 800402e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004032:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004036:	d113      	bne.n	8004060 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	689b      	ldr	r3, [r3, #8]
 800403e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004042:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004046:	d10b      	bne.n	8004060 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800404c:	f043 0220 	orr.w	r2, r3, #32
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2200      	movs	r2, #0
 8004058:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800405c:	2301      	movs	r3, #1
 800405e:	e063      	b.n	8004128 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8004060:	f7ff fe80 	bl	8003d64 <HAL_GetTick>
 8004064:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004066:	e021      	b.n	80040ac <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800406e:	d01d      	beq.n	80040ac <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d007      	beq.n	8004086 <HAL_ADC_PollForConversion+0x6c>
 8004076:	f7ff fe75 	bl	8003d64 <HAL_GetTick>
 800407a:	4602      	mov	r2, r0
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	1ad3      	subs	r3, r2, r3
 8004080:	683a      	ldr	r2, [r7, #0]
 8004082:	429a      	cmp	r2, r3
 8004084:	d212      	bcs.n	80040ac <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f003 0302 	and.w	r3, r3, #2
 8004090:	2b02      	cmp	r3, #2
 8004092:	d00b      	beq.n	80040ac <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004098:	f043 0204 	orr.w	r2, r3, #4
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80040a8:	2303      	movs	r3, #3
 80040aa:	e03d      	b.n	8004128 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f003 0302 	and.w	r3, r3, #2
 80040b6:	2b02      	cmp	r3, #2
 80040b8:	d1d6      	bne.n	8004068 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f06f 0212 	mvn.w	r2, #18
 80040c2:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040c8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d123      	bne.n	8004126 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d11f      	bne.n	8004126 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ec:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d006      	beq.n	8004102 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d111      	bne.n	8004126 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004106:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004112:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004116:	2b00      	cmp	r3, #0
 8004118:	d105      	bne.n	8004126 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800411e:	f043 0201 	orr.w	r2, r3, #1
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8004126:	2300      	movs	r3, #0
}
 8004128:	4618      	mov	r0, r3
 800412a:	3710      	adds	r7, #16
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}

08004130 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8004130:	b480      	push	{r7}
 8004132:	b083      	sub	sp, #12
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800413e:	4618      	mov	r0, r3
 8004140:	370c      	adds	r7, #12
 8004142:	46bd      	mov	sp, r7
 8004144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004148:	4770      	bx	lr
	...

0800414c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800414c:	b480      	push	{r7}
 800414e:	b085      	sub	sp, #20
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
 8004154:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004156:	2300      	movs	r3, #0
 8004158:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004160:	2b01      	cmp	r3, #1
 8004162:	d101      	bne.n	8004168 <HAL_ADC_ConfigChannel+0x1c>
 8004164:	2302      	movs	r3, #2
 8004166:	e113      	b.n	8004390 <HAL_ADC_ConfigChannel+0x244>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2201      	movs	r2, #1
 800416c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	2b09      	cmp	r3, #9
 8004176:	d925      	bls.n	80041c4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	68d9      	ldr	r1, [r3, #12]
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	b29b      	uxth	r3, r3
 8004184:	461a      	mov	r2, r3
 8004186:	4613      	mov	r3, r2
 8004188:	005b      	lsls	r3, r3, #1
 800418a:	4413      	add	r3, r2
 800418c:	3b1e      	subs	r3, #30
 800418e:	2207      	movs	r2, #7
 8004190:	fa02 f303 	lsl.w	r3, r2, r3
 8004194:	43da      	mvns	r2, r3
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	400a      	ands	r2, r1
 800419c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	68d9      	ldr	r1, [r3, #12]
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	689a      	ldr	r2, [r3, #8]
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	b29b      	uxth	r3, r3
 80041ae:	4618      	mov	r0, r3
 80041b0:	4603      	mov	r3, r0
 80041b2:	005b      	lsls	r3, r3, #1
 80041b4:	4403      	add	r3, r0
 80041b6:	3b1e      	subs	r3, #30
 80041b8:	409a      	lsls	r2, r3
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	430a      	orrs	r2, r1
 80041c0:	60da      	str	r2, [r3, #12]
 80041c2:	e022      	b.n	800420a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	6919      	ldr	r1, [r3, #16]
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	b29b      	uxth	r3, r3
 80041d0:	461a      	mov	r2, r3
 80041d2:	4613      	mov	r3, r2
 80041d4:	005b      	lsls	r3, r3, #1
 80041d6:	4413      	add	r3, r2
 80041d8:	2207      	movs	r2, #7
 80041da:	fa02 f303 	lsl.w	r3, r2, r3
 80041de:	43da      	mvns	r2, r3
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	400a      	ands	r2, r1
 80041e6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	6919      	ldr	r1, [r3, #16]
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	689a      	ldr	r2, [r3, #8]
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	b29b      	uxth	r3, r3
 80041f8:	4618      	mov	r0, r3
 80041fa:	4603      	mov	r3, r0
 80041fc:	005b      	lsls	r3, r3, #1
 80041fe:	4403      	add	r3, r0
 8004200:	409a      	lsls	r2, r3
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	430a      	orrs	r2, r1
 8004208:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	2b06      	cmp	r3, #6
 8004210:	d824      	bhi.n	800425c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	685a      	ldr	r2, [r3, #4]
 800421c:	4613      	mov	r3, r2
 800421e:	009b      	lsls	r3, r3, #2
 8004220:	4413      	add	r3, r2
 8004222:	3b05      	subs	r3, #5
 8004224:	221f      	movs	r2, #31
 8004226:	fa02 f303 	lsl.w	r3, r2, r3
 800422a:	43da      	mvns	r2, r3
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	400a      	ands	r2, r1
 8004232:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	b29b      	uxth	r3, r3
 8004240:	4618      	mov	r0, r3
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	685a      	ldr	r2, [r3, #4]
 8004246:	4613      	mov	r3, r2
 8004248:	009b      	lsls	r3, r3, #2
 800424a:	4413      	add	r3, r2
 800424c:	3b05      	subs	r3, #5
 800424e:	fa00 f203 	lsl.w	r2, r0, r3
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	430a      	orrs	r2, r1
 8004258:	635a      	str	r2, [r3, #52]	@ 0x34
 800425a:	e04c      	b.n	80042f6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	2b0c      	cmp	r3, #12
 8004262:	d824      	bhi.n	80042ae <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	685a      	ldr	r2, [r3, #4]
 800426e:	4613      	mov	r3, r2
 8004270:	009b      	lsls	r3, r3, #2
 8004272:	4413      	add	r3, r2
 8004274:	3b23      	subs	r3, #35	@ 0x23
 8004276:	221f      	movs	r2, #31
 8004278:	fa02 f303 	lsl.w	r3, r2, r3
 800427c:	43da      	mvns	r2, r3
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	400a      	ands	r2, r1
 8004284:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	b29b      	uxth	r3, r3
 8004292:	4618      	mov	r0, r3
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	685a      	ldr	r2, [r3, #4]
 8004298:	4613      	mov	r3, r2
 800429a:	009b      	lsls	r3, r3, #2
 800429c:	4413      	add	r3, r2
 800429e:	3b23      	subs	r3, #35	@ 0x23
 80042a0:	fa00 f203 	lsl.w	r2, r0, r3
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	430a      	orrs	r2, r1
 80042aa:	631a      	str	r2, [r3, #48]	@ 0x30
 80042ac:	e023      	b.n	80042f6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	685a      	ldr	r2, [r3, #4]
 80042b8:	4613      	mov	r3, r2
 80042ba:	009b      	lsls	r3, r3, #2
 80042bc:	4413      	add	r3, r2
 80042be:	3b41      	subs	r3, #65	@ 0x41
 80042c0:	221f      	movs	r2, #31
 80042c2:	fa02 f303 	lsl.w	r3, r2, r3
 80042c6:	43da      	mvns	r2, r3
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	400a      	ands	r2, r1
 80042ce:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	b29b      	uxth	r3, r3
 80042dc:	4618      	mov	r0, r3
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	685a      	ldr	r2, [r3, #4]
 80042e2:	4613      	mov	r3, r2
 80042e4:	009b      	lsls	r3, r3, #2
 80042e6:	4413      	add	r3, r2
 80042e8:	3b41      	subs	r3, #65	@ 0x41
 80042ea:	fa00 f203 	lsl.w	r2, r0, r3
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	430a      	orrs	r2, r1
 80042f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80042f6:	4b29      	ldr	r3, [pc, #164]	@ (800439c <HAL_ADC_ConfigChannel+0x250>)
 80042f8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a28      	ldr	r2, [pc, #160]	@ (80043a0 <HAL_ADC_ConfigChannel+0x254>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d10f      	bne.n	8004324 <HAL_ADC_ConfigChannel+0x1d8>
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	2b12      	cmp	r3, #18
 800430a:	d10b      	bne.n	8004324 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4a1d      	ldr	r2, [pc, #116]	@ (80043a0 <HAL_ADC_ConfigChannel+0x254>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d12b      	bne.n	8004386 <HAL_ADC_ConfigChannel+0x23a>
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4a1c      	ldr	r2, [pc, #112]	@ (80043a4 <HAL_ADC_ConfigChannel+0x258>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d003      	beq.n	8004340 <HAL_ADC_ConfigChannel+0x1f4>
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	2b11      	cmp	r3, #17
 800433e:	d122      	bne.n	8004386 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a11      	ldr	r2, [pc, #68]	@ (80043a4 <HAL_ADC_ConfigChannel+0x258>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d111      	bne.n	8004386 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004362:	4b11      	ldr	r3, [pc, #68]	@ (80043a8 <HAL_ADC_ConfigChannel+0x25c>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4a11      	ldr	r2, [pc, #68]	@ (80043ac <HAL_ADC_ConfigChannel+0x260>)
 8004368:	fba2 2303 	umull	r2, r3, r2, r3
 800436c:	0c9a      	lsrs	r2, r3, #18
 800436e:	4613      	mov	r3, r2
 8004370:	009b      	lsls	r3, r3, #2
 8004372:	4413      	add	r3, r2
 8004374:	005b      	lsls	r3, r3, #1
 8004376:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004378:	e002      	b.n	8004380 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	3b01      	subs	r3, #1
 800437e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d1f9      	bne.n	800437a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2200      	movs	r2, #0
 800438a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800438e:	2300      	movs	r3, #0
}
 8004390:	4618      	mov	r0, r3
 8004392:	3714      	adds	r7, #20
 8004394:	46bd      	mov	sp, r7
 8004396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439a:	4770      	bx	lr
 800439c:	40012300 	.word	0x40012300
 80043a0:	40012000 	.word	0x40012000
 80043a4:	10000012 	.word	0x10000012
 80043a8:	20000018 	.word	0x20000018
 80043ac:	431bde83 	.word	0x431bde83

080043b0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80043b0:	b480      	push	{r7}
 80043b2:	b085      	sub	sp, #20
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80043b8:	4b79      	ldr	r3, [pc, #484]	@ (80045a0 <ADC_Init+0x1f0>)
 80043ba:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	685a      	ldr	r2, [r3, #4]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	431a      	orrs	r2, r3
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	685a      	ldr	r2, [r3, #4]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80043e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	6859      	ldr	r1, [r3, #4]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	691b      	ldr	r3, [r3, #16]
 80043f0:	021a      	lsls	r2, r3, #8
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	430a      	orrs	r2, r1
 80043f8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	685a      	ldr	r2, [r3, #4]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004408:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	6859      	ldr	r1, [r3, #4]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	689a      	ldr	r2, [r3, #8]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	430a      	orrs	r2, r1
 800441a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	689a      	ldr	r2, [r3, #8]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800442a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	6899      	ldr	r1, [r3, #8]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	68da      	ldr	r2, [r3, #12]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	430a      	orrs	r2, r1
 800443c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004442:	4a58      	ldr	r2, [pc, #352]	@ (80045a4 <ADC_Init+0x1f4>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d022      	beq.n	800448e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	689a      	ldr	r2, [r3, #8]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004456:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	6899      	ldr	r1, [r3, #8]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	430a      	orrs	r2, r1
 8004468:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	689a      	ldr	r2, [r3, #8]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004478:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	6899      	ldr	r1, [r3, #8]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	430a      	orrs	r2, r1
 800448a:	609a      	str	r2, [r3, #8]
 800448c:	e00f      	b.n	80044ae <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	689a      	ldr	r2, [r3, #8]
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800449c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	689a      	ldr	r2, [r3, #8]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80044ac:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	689a      	ldr	r2, [r3, #8]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f022 0202 	bic.w	r2, r2, #2
 80044bc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	6899      	ldr	r1, [r3, #8]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	7e1b      	ldrb	r3, [r3, #24]
 80044c8:	005a      	lsls	r2, r3, #1
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	430a      	orrs	r2, r1
 80044d0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d01b      	beq.n	8004514 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	685a      	ldr	r2, [r3, #4]
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80044ea:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	685a      	ldr	r2, [r3, #4]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80044fa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	6859      	ldr	r1, [r3, #4]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004506:	3b01      	subs	r3, #1
 8004508:	035a      	lsls	r2, r3, #13
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	430a      	orrs	r2, r1
 8004510:	605a      	str	r2, [r3, #4]
 8004512:	e007      	b.n	8004524 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	685a      	ldr	r2, [r3, #4]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004522:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8004532:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	69db      	ldr	r3, [r3, #28]
 800453e:	3b01      	subs	r3, #1
 8004540:	051a      	lsls	r2, r3, #20
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	430a      	orrs	r2, r1
 8004548:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	689a      	ldr	r2, [r3, #8]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004558:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	6899      	ldr	r1, [r3, #8]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004566:	025a      	lsls	r2, r3, #9
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	430a      	orrs	r2, r1
 800456e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	689a      	ldr	r2, [r3, #8]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800457e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	6899      	ldr	r1, [r3, #8]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	695b      	ldr	r3, [r3, #20]
 800458a:	029a      	lsls	r2, r3, #10
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	430a      	orrs	r2, r1
 8004592:	609a      	str	r2, [r3, #8]
}
 8004594:	bf00      	nop
 8004596:	3714      	adds	r7, #20
 8004598:	46bd      	mov	sp, r7
 800459a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459e:	4770      	bx	lr
 80045a0:	40012300 	.word	0x40012300
 80045a4:	0f000001 	.word	0x0f000001

080045a8 <__NVIC_SetPriorityGrouping>:
{
 80045a8:	b480      	push	{r7}
 80045aa:	b085      	sub	sp, #20
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	f003 0307 	and.w	r3, r3, #7
 80045b6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80045b8:	4b0c      	ldr	r3, [pc, #48]	@ (80045ec <__NVIC_SetPriorityGrouping+0x44>)
 80045ba:	68db      	ldr	r3, [r3, #12]
 80045bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80045be:	68ba      	ldr	r2, [r7, #8]
 80045c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80045c4:	4013      	ands	r3, r2
 80045c6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80045d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80045d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80045da:	4a04      	ldr	r2, [pc, #16]	@ (80045ec <__NVIC_SetPriorityGrouping+0x44>)
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	60d3      	str	r3, [r2, #12]
}
 80045e0:	bf00      	nop
 80045e2:	3714      	adds	r7, #20
 80045e4:	46bd      	mov	sp, r7
 80045e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ea:	4770      	bx	lr
 80045ec:	e000ed00 	.word	0xe000ed00

080045f0 <__NVIC_GetPriorityGrouping>:
{
 80045f0:	b480      	push	{r7}
 80045f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80045f4:	4b04      	ldr	r3, [pc, #16]	@ (8004608 <__NVIC_GetPriorityGrouping+0x18>)
 80045f6:	68db      	ldr	r3, [r3, #12]
 80045f8:	0a1b      	lsrs	r3, r3, #8
 80045fa:	f003 0307 	and.w	r3, r3, #7
}
 80045fe:	4618      	mov	r0, r3
 8004600:	46bd      	mov	sp, r7
 8004602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004606:	4770      	bx	lr
 8004608:	e000ed00 	.word	0xe000ed00

0800460c <__NVIC_SetPriority>:
{
 800460c:	b480      	push	{r7}
 800460e:	b083      	sub	sp, #12
 8004610:	af00      	add	r7, sp, #0
 8004612:	4603      	mov	r3, r0
 8004614:	6039      	str	r1, [r7, #0]
 8004616:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004618:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800461c:	2b00      	cmp	r3, #0
 800461e:	db0a      	blt.n	8004636 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	b2da      	uxtb	r2, r3
 8004624:	490c      	ldr	r1, [pc, #48]	@ (8004658 <__NVIC_SetPriority+0x4c>)
 8004626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800462a:	0112      	lsls	r2, r2, #4
 800462c:	b2d2      	uxtb	r2, r2
 800462e:	440b      	add	r3, r1
 8004630:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004634:	e00a      	b.n	800464c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	b2da      	uxtb	r2, r3
 800463a:	4908      	ldr	r1, [pc, #32]	@ (800465c <__NVIC_SetPriority+0x50>)
 800463c:	79fb      	ldrb	r3, [r7, #7]
 800463e:	f003 030f 	and.w	r3, r3, #15
 8004642:	3b04      	subs	r3, #4
 8004644:	0112      	lsls	r2, r2, #4
 8004646:	b2d2      	uxtb	r2, r2
 8004648:	440b      	add	r3, r1
 800464a:	761a      	strb	r2, [r3, #24]
}
 800464c:	bf00      	nop
 800464e:	370c      	adds	r7, #12
 8004650:	46bd      	mov	sp, r7
 8004652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004656:	4770      	bx	lr
 8004658:	e000e100 	.word	0xe000e100
 800465c:	e000ed00 	.word	0xe000ed00

08004660 <NVIC_EncodePriority>:
{
 8004660:	b480      	push	{r7}
 8004662:	b089      	sub	sp, #36	@ 0x24
 8004664:	af00      	add	r7, sp, #0
 8004666:	60f8      	str	r0, [r7, #12]
 8004668:	60b9      	str	r1, [r7, #8]
 800466a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	f003 0307 	and.w	r3, r3, #7
 8004672:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004674:	69fb      	ldr	r3, [r7, #28]
 8004676:	f1c3 0307 	rsb	r3, r3, #7
 800467a:	2b04      	cmp	r3, #4
 800467c:	bf28      	it	cs
 800467e:	2304      	movcs	r3, #4
 8004680:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004682:	69fb      	ldr	r3, [r7, #28]
 8004684:	3304      	adds	r3, #4
 8004686:	2b06      	cmp	r3, #6
 8004688:	d902      	bls.n	8004690 <NVIC_EncodePriority+0x30>
 800468a:	69fb      	ldr	r3, [r7, #28]
 800468c:	3b03      	subs	r3, #3
 800468e:	e000      	b.n	8004692 <NVIC_EncodePriority+0x32>
 8004690:	2300      	movs	r3, #0
 8004692:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004694:	f04f 32ff 	mov.w	r2, #4294967295
 8004698:	69bb      	ldr	r3, [r7, #24]
 800469a:	fa02 f303 	lsl.w	r3, r2, r3
 800469e:	43da      	mvns	r2, r3
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	401a      	ands	r2, r3
 80046a4:	697b      	ldr	r3, [r7, #20]
 80046a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80046a8:	f04f 31ff 	mov.w	r1, #4294967295
 80046ac:	697b      	ldr	r3, [r7, #20]
 80046ae:	fa01 f303 	lsl.w	r3, r1, r3
 80046b2:	43d9      	mvns	r1, r3
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80046b8:	4313      	orrs	r3, r2
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3724      	adds	r7, #36	@ 0x24
 80046be:	46bd      	mov	sp, r7
 80046c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c4:	4770      	bx	lr
	...

080046c8 <SysTick_Config>:
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b082      	sub	sp, #8
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	3b01      	subs	r3, #1
 80046d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80046d8:	d301      	bcc.n	80046de <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80046da:	2301      	movs	r3, #1
 80046dc:	e00f      	b.n	80046fe <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80046de:	4a0a      	ldr	r2, [pc, #40]	@ (8004708 <SysTick_Config+0x40>)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	3b01      	subs	r3, #1
 80046e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80046e6:	210f      	movs	r1, #15
 80046e8:	f04f 30ff 	mov.w	r0, #4294967295
 80046ec:	f7ff ff8e 	bl	800460c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80046f0:	4b05      	ldr	r3, [pc, #20]	@ (8004708 <SysTick_Config+0x40>)
 80046f2:	2200      	movs	r2, #0
 80046f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80046f6:	4b04      	ldr	r3, [pc, #16]	@ (8004708 <SysTick_Config+0x40>)
 80046f8:	2207      	movs	r2, #7
 80046fa:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80046fc:	2300      	movs	r3, #0
}
 80046fe:	4618      	mov	r0, r3
 8004700:	3708      	adds	r7, #8
 8004702:	46bd      	mov	sp, r7
 8004704:	bd80      	pop	{r7, pc}
 8004706:	bf00      	nop
 8004708:	e000e010 	.word	0xe000e010

0800470c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b082      	sub	sp, #8
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	f7ff ff47 	bl	80045a8 <__NVIC_SetPriorityGrouping>
}
 800471a:	bf00      	nop
 800471c:	3708      	adds	r7, #8
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}

08004722 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004722:	b580      	push	{r7, lr}
 8004724:	b086      	sub	sp, #24
 8004726:	af00      	add	r7, sp, #0
 8004728:	4603      	mov	r3, r0
 800472a:	60b9      	str	r1, [r7, #8]
 800472c:	607a      	str	r2, [r7, #4]
 800472e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004730:	2300      	movs	r3, #0
 8004732:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004734:	f7ff ff5c 	bl	80045f0 <__NVIC_GetPriorityGrouping>
 8004738:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800473a:	687a      	ldr	r2, [r7, #4]
 800473c:	68b9      	ldr	r1, [r7, #8]
 800473e:	6978      	ldr	r0, [r7, #20]
 8004740:	f7ff ff8e 	bl	8004660 <NVIC_EncodePriority>
 8004744:	4602      	mov	r2, r0
 8004746:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800474a:	4611      	mov	r1, r2
 800474c:	4618      	mov	r0, r3
 800474e:	f7ff ff5d 	bl	800460c <__NVIC_SetPriority>
}
 8004752:	bf00      	nop
 8004754:	3718      	adds	r7, #24
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}

0800475a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800475a:	b580      	push	{r7, lr}
 800475c:	b082      	sub	sp, #8
 800475e:	af00      	add	r7, sp, #0
 8004760:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	f7ff ffb0 	bl	80046c8 <SysTick_Config>
 8004768:	4603      	mov	r3, r0
}
 800476a:	4618      	mov	r0, r3
 800476c:	3708      	adds	r7, #8
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}
	...

08004774 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004774:	b480      	push	{r7}
 8004776:	b089      	sub	sp, #36	@ 0x24
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
 800477c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800477e:	2300      	movs	r3, #0
 8004780:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004782:	2300      	movs	r3, #0
 8004784:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004786:	2300      	movs	r3, #0
 8004788:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800478a:	2300      	movs	r3, #0
 800478c:	61fb      	str	r3, [r7, #28]
 800478e:	e159      	b.n	8004a44 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004790:	2201      	movs	r2, #1
 8004792:	69fb      	ldr	r3, [r7, #28]
 8004794:	fa02 f303 	lsl.w	r3, r2, r3
 8004798:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	697a      	ldr	r2, [r7, #20]
 80047a0:	4013      	ands	r3, r2
 80047a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80047a4:	693a      	ldr	r2, [r7, #16]
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	429a      	cmp	r2, r3
 80047aa:	f040 8148 	bne.w	8004a3e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	f003 0303 	and.w	r3, r3, #3
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d005      	beq.n	80047c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80047c2:	2b02      	cmp	r3, #2
 80047c4:	d130      	bne.n	8004828 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	689b      	ldr	r3, [r3, #8]
 80047ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80047cc:	69fb      	ldr	r3, [r7, #28]
 80047ce:	005b      	lsls	r3, r3, #1
 80047d0:	2203      	movs	r2, #3
 80047d2:	fa02 f303 	lsl.w	r3, r2, r3
 80047d6:	43db      	mvns	r3, r3
 80047d8:	69ba      	ldr	r2, [r7, #24]
 80047da:	4013      	ands	r3, r2
 80047dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	68da      	ldr	r2, [r3, #12]
 80047e2:	69fb      	ldr	r3, [r7, #28]
 80047e4:	005b      	lsls	r3, r3, #1
 80047e6:	fa02 f303 	lsl.w	r3, r2, r3
 80047ea:	69ba      	ldr	r2, [r7, #24]
 80047ec:	4313      	orrs	r3, r2
 80047ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	69ba      	ldr	r2, [r7, #24]
 80047f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80047fc:	2201      	movs	r2, #1
 80047fe:	69fb      	ldr	r3, [r7, #28]
 8004800:	fa02 f303 	lsl.w	r3, r2, r3
 8004804:	43db      	mvns	r3, r3
 8004806:	69ba      	ldr	r2, [r7, #24]
 8004808:	4013      	ands	r3, r2
 800480a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	091b      	lsrs	r3, r3, #4
 8004812:	f003 0201 	and.w	r2, r3, #1
 8004816:	69fb      	ldr	r3, [r7, #28]
 8004818:	fa02 f303 	lsl.w	r3, r2, r3
 800481c:	69ba      	ldr	r2, [r7, #24]
 800481e:	4313      	orrs	r3, r2
 8004820:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	69ba      	ldr	r2, [r7, #24]
 8004826:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	f003 0303 	and.w	r3, r3, #3
 8004830:	2b03      	cmp	r3, #3
 8004832:	d017      	beq.n	8004864 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	68db      	ldr	r3, [r3, #12]
 8004838:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800483a:	69fb      	ldr	r3, [r7, #28]
 800483c:	005b      	lsls	r3, r3, #1
 800483e:	2203      	movs	r2, #3
 8004840:	fa02 f303 	lsl.w	r3, r2, r3
 8004844:	43db      	mvns	r3, r3
 8004846:	69ba      	ldr	r2, [r7, #24]
 8004848:	4013      	ands	r3, r2
 800484a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	689a      	ldr	r2, [r3, #8]
 8004850:	69fb      	ldr	r3, [r7, #28]
 8004852:	005b      	lsls	r3, r3, #1
 8004854:	fa02 f303 	lsl.w	r3, r2, r3
 8004858:	69ba      	ldr	r2, [r7, #24]
 800485a:	4313      	orrs	r3, r2
 800485c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	69ba      	ldr	r2, [r7, #24]
 8004862:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	f003 0303 	and.w	r3, r3, #3
 800486c:	2b02      	cmp	r3, #2
 800486e:	d123      	bne.n	80048b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004870:	69fb      	ldr	r3, [r7, #28]
 8004872:	08da      	lsrs	r2, r3, #3
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	3208      	adds	r2, #8
 8004878:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800487c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800487e:	69fb      	ldr	r3, [r7, #28]
 8004880:	f003 0307 	and.w	r3, r3, #7
 8004884:	009b      	lsls	r3, r3, #2
 8004886:	220f      	movs	r2, #15
 8004888:	fa02 f303 	lsl.w	r3, r2, r3
 800488c:	43db      	mvns	r3, r3
 800488e:	69ba      	ldr	r2, [r7, #24]
 8004890:	4013      	ands	r3, r2
 8004892:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	691a      	ldr	r2, [r3, #16]
 8004898:	69fb      	ldr	r3, [r7, #28]
 800489a:	f003 0307 	and.w	r3, r3, #7
 800489e:	009b      	lsls	r3, r3, #2
 80048a0:	fa02 f303 	lsl.w	r3, r2, r3
 80048a4:	69ba      	ldr	r2, [r7, #24]
 80048a6:	4313      	orrs	r3, r2
 80048a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80048aa:	69fb      	ldr	r3, [r7, #28]
 80048ac:	08da      	lsrs	r2, r3, #3
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	3208      	adds	r2, #8
 80048b2:	69b9      	ldr	r1, [r7, #24]
 80048b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80048be:	69fb      	ldr	r3, [r7, #28]
 80048c0:	005b      	lsls	r3, r3, #1
 80048c2:	2203      	movs	r2, #3
 80048c4:	fa02 f303 	lsl.w	r3, r2, r3
 80048c8:	43db      	mvns	r3, r3
 80048ca:	69ba      	ldr	r2, [r7, #24]
 80048cc:	4013      	ands	r3, r2
 80048ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	f003 0203 	and.w	r2, r3, #3
 80048d8:	69fb      	ldr	r3, [r7, #28]
 80048da:	005b      	lsls	r3, r3, #1
 80048dc:	fa02 f303 	lsl.w	r3, r2, r3
 80048e0:	69ba      	ldr	r2, [r7, #24]
 80048e2:	4313      	orrs	r3, r2
 80048e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	69ba      	ldr	r2, [r7, #24]
 80048ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	685b      	ldr	r3, [r3, #4]
 80048f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	f000 80a2 	beq.w	8004a3e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048fa:	2300      	movs	r3, #0
 80048fc:	60fb      	str	r3, [r7, #12]
 80048fe:	4b57      	ldr	r3, [pc, #348]	@ (8004a5c <HAL_GPIO_Init+0x2e8>)
 8004900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004902:	4a56      	ldr	r2, [pc, #344]	@ (8004a5c <HAL_GPIO_Init+0x2e8>)
 8004904:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004908:	6453      	str	r3, [r2, #68]	@ 0x44
 800490a:	4b54      	ldr	r3, [pc, #336]	@ (8004a5c <HAL_GPIO_Init+0x2e8>)
 800490c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800490e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004912:	60fb      	str	r3, [r7, #12]
 8004914:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004916:	4a52      	ldr	r2, [pc, #328]	@ (8004a60 <HAL_GPIO_Init+0x2ec>)
 8004918:	69fb      	ldr	r3, [r7, #28]
 800491a:	089b      	lsrs	r3, r3, #2
 800491c:	3302      	adds	r3, #2
 800491e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004922:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004924:	69fb      	ldr	r3, [r7, #28]
 8004926:	f003 0303 	and.w	r3, r3, #3
 800492a:	009b      	lsls	r3, r3, #2
 800492c:	220f      	movs	r2, #15
 800492e:	fa02 f303 	lsl.w	r3, r2, r3
 8004932:	43db      	mvns	r3, r3
 8004934:	69ba      	ldr	r2, [r7, #24]
 8004936:	4013      	ands	r3, r2
 8004938:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	4a49      	ldr	r2, [pc, #292]	@ (8004a64 <HAL_GPIO_Init+0x2f0>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d019      	beq.n	8004976 <HAL_GPIO_Init+0x202>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	4a48      	ldr	r2, [pc, #288]	@ (8004a68 <HAL_GPIO_Init+0x2f4>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d013      	beq.n	8004972 <HAL_GPIO_Init+0x1fe>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	4a47      	ldr	r2, [pc, #284]	@ (8004a6c <HAL_GPIO_Init+0x2f8>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d00d      	beq.n	800496e <HAL_GPIO_Init+0x1fa>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	4a46      	ldr	r2, [pc, #280]	@ (8004a70 <HAL_GPIO_Init+0x2fc>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d007      	beq.n	800496a <HAL_GPIO_Init+0x1f6>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	4a45      	ldr	r2, [pc, #276]	@ (8004a74 <HAL_GPIO_Init+0x300>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d101      	bne.n	8004966 <HAL_GPIO_Init+0x1f2>
 8004962:	2304      	movs	r3, #4
 8004964:	e008      	b.n	8004978 <HAL_GPIO_Init+0x204>
 8004966:	2307      	movs	r3, #7
 8004968:	e006      	b.n	8004978 <HAL_GPIO_Init+0x204>
 800496a:	2303      	movs	r3, #3
 800496c:	e004      	b.n	8004978 <HAL_GPIO_Init+0x204>
 800496e:	2302      	movs	r3, #2
 8004970:	e002      	b.n	8004978 <HAL_GPIO_Init+0x204>
 8004972:	2301      	movs	r3, #1
 8004974:	e000      	b.n	8004978 <HAL_GPIO_Init+0x204>
 8004976:	2300      	movs	r3, #0
 8004978:	69fa      	ldr	r2, [r7, #28]
 800497a:	f002 0203 	and.w	r2, r2, #3
 800497e:	0092      	lsls	r2, r2, #2
 8004980:	4093      	lsls	r3, r2
 8004982:	69ba      	ldr	r2, [r7, #24]
 8004984:	4313      	orrs	r3, r2
 8004986:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004988:	4935      	ldr	r1, [pc, #212]	@ (8004a60 <HAL_GPIO_Init+0x2ec>)
 800498a:	69fb      	ldr	r3, [r7, #28]
 800498c:	089b      	lsrs	r3, r3, #2
 800498e:	3302      	adds	r3, #2
 8004990:	69ba      	ldr	r2, [r7, #24]
 8004992:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004996:	4b38      	ldr	r3, [pc, #224]	@ (8004a78 <HAL_GPIO_Init+0x304>)
 8004998:	689b      	ldr	r3, [r3, #8]
 800499a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	43db      	mvns	r3, r3
 80049a0:	69ba      	ldr	r2, [r7, #24]
 80049a2:	4013      	ands	r3, r2
 80049a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d003      	beq.n	80049ba <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80049b2:	69ba      	ldr	r2, [r7, #24]
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	4313      	orrs	r3, r2
 80049b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80049ba:	4a2f      	ldr	r2, [pc, #188]	@ (8004a78 <HAL_GPIO_Init+0x304>)
 80049bc:	69bb      	ldr	r3, [r7, #24]
 80049be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80049c0:	4b2d      	ldr	r3, [pc, #180]	@ (8004a78 <HAL_GPIO_Init+0x304>)
 80049c2:	68db      	ldr	r3, [r3, #12]
 80049c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	43db      	mvns	r3, r3
 80049ca:	69ba      	ldr	r2, [r7, #24]
 80049cc:	4013      	ands	r3, r2
 80049ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d003      	beq.n	80049e4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80049dc:	69ba      	ldr	r2, [r7, #24]
 80049de:	693b      	ldr	r3, [r7, #16]
 80049e0:	4313      	orrs	r3, r2
 80049e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80049e4:	4a24      	ldr	r2, [pc, #144]	@ (8004a78 <HAL_GPIO_Init+0x304>)
 80049e6:	69bb      	ldr	r3, [r7, #24]
 80049e8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80049ea:	4b23      	ldr	r3, [pc, #140]	@ (8004a78 <HAL_GPIO_Init+0x304>)
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049f0:	693b      	ldr	r3, [r7, #16]
 80049f2:	43db      	mvns	r3, r3
 80049f4:	69ba      	ldr	r2, [r7, #24]
 80049f6:	4013      	ands	r3, r2
 80049f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d003      	beq.n	8004a0e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004a06:	69ba      	ldr	r2, [r7, #24]
 8004a08:	693b      	ldr	r3, [r7, #16]
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004a0e:	4a1a      	ldr	r2, [pc, #104]	@ (8004a78 <HAL_GPIO_Init+0x304>)
 8004a10:	69bb      	ldr	r3, [r7, #24]
 8004a12:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004a14:	4b18      	ldr	r3, [pc, #96]	@ (8004a78 <HAL_GPIO_Init+0x304>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a1a:	693b      	ldr	r3, [r7, #16]
 8004a1c:	43db      	mvns	r3, r3
 8004a1e:	69ba      	ldr	r2, [r7, #24]
 8004a20:	4013      	ands	r3, r2
 8004a22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d003      	beq.n	8004a38 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004a30:	69ba      	ldr	r2, [r7, #24]
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	4313      	orrs	r3, r2
 8004a36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004a38:	4a0f      	ldr	r2, [pc, #60]	@ (8004a78 <HAL_GPIO_Init+0x304>)
 8004a3a:	69bb      	ldr	r3, [r7, #24]
 8004a3c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004a3e:	69fb      	ldr	r3, [r7, #28]
 8004a40:	3301      	adds	r3, #1
 8004a42:	61fb      	str	r3, [r7, #28]
 8004a44:	69fb      	ldr	r3, [r7, #28]
 8004a46:	2b0f      	cmp	r3, #15
 8004a48:	f67f aea2 	bls.w	8004790 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004a4c:	bf00      	nop
 8004a4e:	bf00      	nop
 8004a50:	3724      	adds	r7, #36	@ 0x24
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr
 8004a5a:	bf00      	nop
 8004a5c:	40023800 	.word	0x40023800
 8004a60:	40013800 	.word	0x40013800
 8004a64:	40020000 	.word	0x40020000
 8004a68:	40020400 	.word	0x40020400
 8004a6c:	40020800 	.word	0x40020800
 8004a70:	40020c00 	.word	0x40020c00
 8004a74:	40021000 	.word	0x40021000
 8004a78:	40013c00 	.word	0x40013c00

08004a7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b083      	sub	sp, #12
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
 8004a84:	460b      	mov	r3, r1
 8004a86:	807b      	strh	r3, [r7, #2]
 8004a88:	4613      	mov	r3, r2
 8004a8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004a8c:	787b      	ldrb	r3, [r7, #1]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d003      	beq.n	8004a9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004a92:	887a      	ldrh	r2, [r7, #2]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004a98:	e003      	b.n	8004aa2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004a9a:	887b      	ldrh	r3, [r7, #2]
 8004a9c:	041a      	lsls	r2, r3, #16
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	619a      	str	r2, [r3, #24]
}
 8004aa2:	bf00      	nop
 8004aa4:	370c      	adds	r7, #12
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aac:	4770      	bx	lr
	...

08004ab0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b084      	sub	sp, #16
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d101      	bne.n	8004ac2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	e12b      	b.n	8004d1a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ac8:	b2db      	uxtb	r3, r3
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d106      	bne.n	8004adc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f7fe fef2 	bl	80038c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2224      	movs	r2, #36	@ 0x24
 8004ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f022 0201 	bic.w	r2, r2, #1
 8004af2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	681a      	ldr	r2, [r3, #0]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004b02:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	681a      	ldr	r2, [r3, #0]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004b12:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004b14:	f001 fef4 	bl	8006900 <HAL_RCC_GetPCLK1Freq>
 8004b18:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	4a81      	ldr	r2, [pc, #516]	@ (8004d24 <HAL_I2C_Init+0x274>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d807      	bhi.n	8004b34 <HAL_I2C_Init+0x84>
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	4a80      	ldr	r2, [pc, #512]	@ (8004d28 <HAL_I2C_Init+0x278>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	bf94      	ite	ls
 8004b2c:	2301      	movls	r3, #1
 8004b2e:	2300      	movhi	r3, #0
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	e006      	b.n	8004b42 <HAL_I2C_Init+0x92>
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	4a7d      	ldr	r2, [pc, #500]	@ (8004d2c <HAL_I2C_Init+0x27c>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	bf94      	ite	ls
 8004b3c:	2301      	movls	r3, #1
 8004b3e:	2300      	movhi	r3, #0
 8004b40:	b2db      	uxtb	r3, r3
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d001      	beq.n	8004b4a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	e0e7      	b.n	8004d1a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	4a78      	ldr	r2, [pc, #480]	@ (8004d30 <HAL_I2C_Init+0x280>)
 8004b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b52:	0c9b      	lsrs	r3, r3, #18
 8004b54:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	68ba      	ldr	r2, [r7, #8]
 8004b66:	430a      	orrs	r2, r1
 8004b68:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	6a1b      	ldr	r3, [r3, #32]
 8004b70:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	4a6a      	ldr	r2, [pc, #424]	@ (8004d24 <HAL_I2C_Init+0x274>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d802      	bhi.n	8004b84 <HAL_I2C_Init+0xd4>
 8004b7e:	68bb      	ldr	r3, [r7, #8]
 8004b80:	3301      	adds	r3, #1
 8004b82:	e009      	b.n	8004b98 <HAL_I2C_Init+0xe8>
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004b8a:	fb02 f303 	mul.w	r3, r2, r3
 8004b8e:	4a69      	ldr	r2, [pc, #420]	@ (8004d34 <HAL_I2C_Init+0x284>)
 8004b90:	fba2 2303 	umull	r2, r3, r2, r3
 8004b94:	099b      	lsrs	r3, r3, #6
 8004b96:	3301      	adds	r3, #1
 8004b98:	687a      	ldr	r2, [r7, #4]
 8004b9a:	6812      	ldr	r2, [r2, #0]
 8004b9c:	430b      	orrs	r3, r1
 8004b9e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	69db      	ldr	r3, [r3, #28]
 8004ba6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004baa:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	495c      	ldr	r1, [pc, #368]	@ (8004d24 <HAL_I2C_Init+0x274>)
 8004bb4:	428b      	cmp	r3, r1
 8004bb6:	d819      	bhi.n	8004bec <HAL_I2C_Init+0x13c>
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	1e59      	subs	r1, r3, #1
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	005b      	lsls	r3, r3, #1
 8004bc2:	fbb1 f3f3 	udiv	r3, r1, r3
 8004bc6:	1c59      	adds	r1, r3, #1
 8004bc8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004bcc:	400b      	ands	r3, r1
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d00a      	beq.n	8004be8 <HAL_I2C_Init+0x138>
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	1e59      	subs	r1, r3, #1
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	005b      	lsls	r3, r3, #1
 8004bdc:	fbb1 f3f3 	udiv	r3, r1, r3
 8004be0:	3301      	adds	r3, #1
 8004be2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004be6:	e051      	b.n	8004c8c <HAL_I2C_Init+0x1dc>
 8004be8:	2304      	movs	r3, #4
 8004bea:	e04f      	b.n	8004c8c <HAL_I2C_Init+0x1dc>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	689b      	ldr	r3, [r3, #8]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d111      	bne.n	8004c18 <HAL_I2C_Init+0x168>
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	1e58      	subs	r0, r3, #1
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6859      	ldr	r1, [r3, #4]
 8004bfc:	460b      	mov	r3, r1
 8004bfe:	005b      	lsls	r3, r3, #1
 8004c00:	440b      	add	r3, r1
 8004c02:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c06:	3301      	adds	r3, #1
 8004c08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	bf0c      	ite	eq
 8004c10:	2301      	moveq	r3, #1
 8004c12:	2300      	movne	r3, #0
 8004c14:	b2db      	uxtb	r3, r3
 8004c16:	e012      	b.n	8004c3e <HAL_I2C_Init+0x18e>
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	1e58      	subs	r0, r3, #1
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6859      	ldr	r1, [r3, #4]
 8004c20:	460b      	mov	r3, r1
 8004c22:	009b      	lsls	r3, r3, #2
 8004c24:	440b      	add	r3, r1
 8004c26:	0099      	lsls	r1, r3, #2
 8004c28:	440b      	add	r3, r1
 8004c2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c2e:	3301      	adds	r3, #1
 8004c30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	bf0c      	ite	eq
 8004c38:	2301      	moveq	r3, #1
 8004c3a:	2300      	movne	r3, #0
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d001      	beq.n	8004c46 <HAL_I2C_Init+0x196>
 8004c42:	2301      	movs	r3, #1
 8004c44:	e022      	b.n	8004c8c <HAL_I2C_Init+0x1dc>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d10e      	bne.n	8004c6c <HAL_I2C_Init+0x1bc>
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	1e58      	subs	r0, r3, #1
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6859      	ldr	r1, [r3, #4]
 8004c56:	460b      	mov	r3, r1
 8004c58:	005b      	lsls	r3, r3, #1
 8004c5a:	440b      	add	r3, r1
 8004c5c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c60:	3301      	adds	r3, #1
 8004c62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c6a:	e00f      	b.n	8004c8c <HAL_I2C_Init+0x1dc>
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	1e58      	subs	r0, r3, #1
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6859      	ldr	r1, [r3, #4]
 8004c74:	460b      	mov	r3, r1
 8004c76:	009b      	lsls	r3, r3, #2
 8004c78:	440b      	add	r3, r1
 8004c7a:	0099      	lsls	r1, r3, #2
 8004c7c:	440b      	add	r3, r1
 8004c7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c82:	3301      	adds	r3, #1
 8004c84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c88:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004c8c:	6879      	ldr	r1, [r7, #4]
 8004c8e:	6809      	ldr	r1, [r1, #0]
 8004c90:	4313      	orrs	r3, r2
 8004c92:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	69da      	ldr	r2, [r3, #28]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6a1b      	ldr	r3, [r3, #32]
 8004ca6:	431a      	orrs	r2, r3
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	430a      	orrs	r2, r1
 8004cae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	689b      	ldr	r3, [r3, #8]
 8004cb6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004cba:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004cbe:	687a      	ldr	r2, [r7, #4]
 8004cc0:	6911      	ldr	r1, [r2, #16]
 8004cc2:	687a      	ldr	r2, [r7, #4]
 8004cc4:	68d2      	ldr	r2, [r2, #12]
 8004cc6:	4311      	orrs	r1, r2
 8004cc8:	687a      	ldr	r2, [r7, #4]
 8004cca:	6812      	ldr	r2, [r2, #0]
 8004ccc:	430b      	orrs	r3, r1
 8004cce:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	68db      	ldr	r3, [r3, #12]
 8004cd6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	695a      	ldr	r2, [r3, #20]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	699b      	ldr	r3, [r3, #24]
 8004ce2:	431a      	orrs	r2, r3
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	430a      	orrs	r2, r1
 8004cea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	681a      	ldr	r2, [r3, #0]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f042 0201 	orr.w	r2, r2, #1
 8004cfa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2220      	movs	r2, #32
 8004d06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2200      	movs	r2, #0
 8004d14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004d18:	2300      	movs	r3, #0
}
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	3710      	adds	r7, #16
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bd80      	pop	{r7, pc}
 8004d22:	bf00      	nop
 8004d24:	000186a0 	.word	0x000186a0
 8004d28:	001e847f 	.word	0x001e847f
 8004d2c:	003d08ff 	.word	0x003d08ff
 8004d30:	431bde83 	.word	0x431bde83
 8004d34:	10624dd3 	.word	0x10624dd3

08004d38 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b088      	sub	sp, #32
 8004d3c:	af02      	add	r7, sp, #8
 8004d3e:	60f8      	str	r0, [r7, #12]
 8004d40:	607a      	str	r2, [r7, #4]
 8004d42:	461a      	mov	r2, r3
 8004d44:	460b      	mov	r3, r1
 8004d46:	817b      	strh	r3, [r7, #10]
 8004d48:	4613      	mov	r3, r2
 8004d4a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004d4c:	f7ff f80a 	bl	8003d64 <HAL_GetTick>
 8004d50:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d58:	b2db      	uxtb	r3, r3
 8004d5a:	2b20      	cmp	r3, #32
 8004d5c:	f040 80e0 	bne.w	8004f20 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	9300      	str	r3, [sp, #0]
 8004d64:	2319      	movs	r3, #25
 8004d66:	2201      	movs	r2, #1
 8004d68:	4970      	ldr	r1, [pc, #448]	@ (8004f2c <HAL_I2C_Master_Transmit+0x1f4>)
 8004d6a:	68f8      	ldr	r0, [r7, #12]
 8004d6c:	f000 ff22 	bl	8005bb4 <I2C_WaitOnFlagUntilTimeout>
 8004d70:	4603      	mov	r3, r0
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d001      	beq.n	8004d7a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004d76:	2302      	movs	r3, #2
 8004d78:	e0d3      	b.n	8004f22 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d80:	2b01      	cmp	r3, #1
 8004d82:	d101      	bne.n	8004d88 <HAL_I2C_Master_Transmit+0x50>
 8004d84:	2302      	movs	r3, #2
 8004d86:	e0cc      	b.n	8004f22 <HAL_I2C_Master_Transmit+0x1ea>
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 0301 	and.w	r3, r3, #1
 8004d9a:	2b01      	cmp	r3, #1
 8004d9c:	d007      	beq.n	8004dae <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f042 0201 	orr.w	r2, r2, #1
 8004dac:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	681a      	ldr	r2, [r3, #0]
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004dbc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2221      	movs	r2, #33	@ 0x21
 8004dc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	2210      	movs	r2, #16
 8004dca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	687a      	ldr	r2, [r7, #4]
 8004dd8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	893a      	ldrh	r2, [r7, #8]
 8004dde:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004de4:	b29a      	uxth	r2, r3
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	4a50      	ldr	r2, [pc, #320]	@ (8004f30 <HAL_I2C_Master_Transmit+0x1f8>)
 8004dee:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004df0:	8979      	ldrh	r1, [r7, #10]
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	6a3a      	ldr	r2, [r7, #32]
 8004df6:	68f8      	ldr	r0, [r7, #12]
 8004df8:	f000 fcf6 	bl	80057e8 <I2C_MasterRequestWrite>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d001      	beq.n	8004e06 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004e02:	2301      	movs	r3, #1
 8004e04:	e08d      	b.n	8004f22 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e06:	2300      	movs	r3, #0
 8004e08:	613b      	str	r3, [r7, #16]
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	695b      	ldr	r3, [r3, #20]
 8004e10:	613b      	str	r3, [r7, #16]
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	699b      	ldr	r3, [r3, #24]
 8004e18:	613b      	str	r3, [r7, #16]
 8004e1a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004e1c:	e066      	b.n	8004eec <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e1e:	697a      	ldr	r2, [r7, #20]
 8004e20:	6a39      	ldr	r1, [r7, #32]
 8004e22:	68f8      	ldr	r0, [r7, #12]
 8004e24:	f000 ffe0 	bl	8005de8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e28:	4603      	mov	r3, r0
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d00d      	beq.n	8004e4a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e32:	2b04      	cmp	r3, #4
 8004e34:	d107      	bne.n	8004e46 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	681a      	ldr	r2, [r3, #0]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e44:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004e46:	2301      	movs	r3, #1
 8004e48:	e06b      	b.n	8004f22 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e4e:	781a      	ldrb	r2, [r3, #0]
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e5a:	1c5a      	adds	r2, r3, #1
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	3b01      	subs	r3, #1
 8004e68:	b29a      	uxth	r2, r3
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e72:	3b01      	subs	r3, #1
 8004e74:	b29a      	uxth	r2, r3
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	695b      	ldr	r3, [r3, #20]
 8004e80:	f003 0304 	and.w	r3, r3, #4
 8004e84:	2b04      	cmp	r3, #4
 8004e86:	d11b      	bne.n	8004ec0 <HAL_I2C_Master_Transmit+0x188>
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d017      	beq.n	8004ec0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e94:	781a      	ldrb	r2, [r3, #0]
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ea0:	1c5a      	adds	r2, r3, #1
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004eaa:	b29b      	uxth	r3, r3
 8004eac:	3b01      	subs	r3, #1
 8004eae:	b29a      	uxth	r2, r3
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004eb8:	3b01      	subs	r3, #1
 8004eba:	b29a      	uxth	r2, r3
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ec0:	697a      	ldr	r2, [r7, #20]
 8004ec2:	6a39      	ldr	r1, [r7, #32]
 8004ec4:	68f8      	ldr	r0, [r7, #12]
 8004ec6:	f000 ffd7 	bl	8005e78 <I2C_WaitOnBTFFlagUntilTimeout>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d00d      	beq.n	8004eec <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ed4:	2b04      	cmp	r3, #4
 8004ed6:	d107      	bne.n	8004ee8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	681a      	ldr	r2, [r3, #0]
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ee6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004ee8:	2301      	movs	r3, #1
 8004eea:	e01a      	b.n	8004f22 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d194      	bne.n	8004e1e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	681a      	ldr	r2, [r3, #0]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f02:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	2220      	movs	r2, #32
 8004f08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	2200      	movs	r2, #0
 8004f18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	e000      	b.n	8004f22 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004f20:	2302      	movs	r3, #2
  }
}
 8004f22:	4618      	mov	r0, r3
 8004f24:	3718      	adds	r7, #24
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bd80      	pop	{r7, pc}
 8004f2a:	bf00      	nop
 8004f2c:	00100002 	.word	0x00100002
 8004f30:	ffff0000 	.word	0xffff0000

08004f34 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b08c      	sub	sp, #48	@ 0x30
 8004f38:	af02      	add	r7, sp, #8
 8004f3a:	60f8      	str	r0, [r7, #12]
 8004f3c:	607a      	str	r2, [r7, #4]
 8004f3e:	461a      	mov	r2, r3
 8004f40:	460b      	mov	r3, r1
 8004f42:	817b      	strh	r3, [r7, #10]
 8004f44:	4613      	mov	r3, r2
 8004f46:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004f48:	f7fe ff0c 	bl	8003d64 <HAL_GetTick>
 8004f4c:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f54:	b2db      	uxtb	r3, r3
 8004f56:	2b20      	cmp	r3, #32
 8004f58:	f040 8217 	bne.w	800538a <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f5e:	9300      	str	r3, [sp, #0]
 8004f60:	2319      	movs	r3, #25
 8004f62:	2201      	movs	r2, #1
 8004f64:	497c      	ldr	r1, [pc, #496]	@ (8005158 <HAL_I2C_Master_Receive+0x224>)
 8004f66:	68f8      	ldr	r0, [r7, #12]
 8004f68:	f000 fe24 	bl	8005bb4 <I2C_WaitOnFlagUntilTimeout>
 8004f6c:	4603      	mov	r3, r0
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d001      	beq.n	8004f76 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004f72:	2302      	movs	r3, #2
 8004f74:	e20a      	b.n	800538c <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	d101      	bne.n	8004f84 <HAL_I2C_Master_Receive+0x50>
 8004f80:	2302      	movs	r3, #2
 8004f82:	e203      	b.n	800538c <HAL_I2C_Master_Receive+0x458>
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	2201      	movs	r2, #1
 8004f88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f003 0301 	and.w	r3, r3, #1
 8004f96:	2b01      	cmp	r3, #1
 8004f98:	d007      	beq.n	8004faa <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	681a      	ldr	r2, [r3, #0]
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f042 0201 	orr.w	r2, r2, #1
 8004fa8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	681a      	ldr	r2, [r3, #0]
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004fb8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	2222      	movs	r2, #34	@ 0x22
 8004fbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	2210      	movs	r2, #16
 8004fc6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	687a      	ldr	r2, [r7, #4]
 8004fd4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	893a      	ldrh	r2, [r7, #8]
 8004fda:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fe0:	b29a      	uxth	r2, r3
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	4a5c      	ldr	r2, [pc, #368]	@ (800515c <HAL_I2C_Master_Receive+0x228>)
 8004fea:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004fec:	8979      	ldrh	r1, [r7, #10]
 8004fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ff0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ff2:	68f8      	ldr	r0, [r7, #12]
 8004ff4:	f000 fc7a 	bl	80058ec <I2C_MasterRequestRead>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d001      	beq.n	8005002 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004ffe:	2301      	movs	r3, #1
 8005000:	e1c4      	b.n	800538c <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005006:	2b00      	cmp	r3, #0
 8005008:	d113      	bne.n	8005032 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800500a:	2300      	movs	r3, #0
 800500c:	623b      	str	r3, [r7, #32]
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	695b      	ldr	r3, [r3, #20]
 8005014:	623b      	str	r3, [r7, #32]
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	699b      	ldr	r3, [r3, #24]
 800501c:	623b      	str	r3, [r7, #32]
 800501e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	681a      	ldr	r2, [r3, #0]
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800502e:	601a      	str	r2, [r3, #0]
 8005030:	e198      	b.n	8005364 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005036:	2b01      	cmp	r3, #1
 8005038:	d11b      	bne.n	8005072 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	681a      	ldr	r2, [r3, #0]
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005048:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800504a:	2300      	movs	r3, #0
 800504c:	61fb      	str	r3, [r7, #28]
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	695b      	ldr	r3, [r3, #20]
 8005054:	61fb      	str	r3, [r7, #28]
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	699b      	ldr	r3, [r3, #24]
 800505c:	61fb      	str	r3, [r7, #28]
 800505e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	681a      	ldr	r2, [r3, #0]
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800506e:	601a      	str	r2, [r3, #0]
 8005070:	e178      	b.n	8005364 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005076:	2b02      	cmp	r3, #2
 8005078:	d11b      	bne.n	80050b2 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	681a      	ldr	r2, [r3, #0]
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005088:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	681a      	ldr	r2, [r3, #0]
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005098:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800509a:	2300      	movs	r3, #0
 800509c:	61bb      	str	r3, [r7, #24]
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	695b      	ldr	r3, [r3, #20]
 80050a4:	61bb      	str	r3, [r7, #24]
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	699b      	ldr	r3, [r3, #24]
 80050ac:	61bb      	str	r3, [r7, #24]
 80050ae:	69bb      	ldr	r3, [r7, #24]
 80050b0:	e158      	b.n	8005364 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	681a      	ldr	r2, [r3, #0]
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80050c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050c2:	2300      	movs	r3, #0
 80050c4:	617b      	str	r3, [r7, #20]
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	695b      	ldr	r3, [r3, #20]
 80050cc:	617b      	str	r3, [r7, #20]
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	699b      	ldr	r3, [r3, #24]
 80050d4:	617b      	str	r3, [r7, #20]
 80050d6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80050d8:	e144      	b.n	8005364 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050de:	2b03      	cmp	r3, #3
 80050e0:	f200 80f1 	bhi.w	80052c6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050e8:	2b01      	cmp	r3, #1
 80050ea:	d123      	bne.n	8005134 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050ee:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80050f0:	68f8      	ldr	r0, [r7, #12]
 80050f2:	f000 ff09 	bl	8005f08 <I2C_WaitOnRXNEFlagUntilTimeout>
 80050f6:	4603      	mov	r3, r0
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d001      	beq.n	8005100 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80050fc:	2301      	movs	r3, #1
 80050fe:	e145      	b.n	800538c <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	691a      	ldr	r2, [r3, #16]
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800510a:	b2d2      	uxtb	r2, r2
 800510c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005112:	1c5a      	adds	r2, r3, #1
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800511c:	3b01      	subs	r3, #1
 800511e:	b29a      	uxth	r2, r3
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005128:	b29b      	uxth	r3, r3
 800512a:	3b01      	subs	r3, #1
 800512c:	b29a      	uxth	r2, r3
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005132:	e117      	b.n	8005364 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005138:	2b02      	cmp	r3, #2
 800513a:	d14e      	bne.n	80051da <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800513c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800513e:	9300      	str	r3, [sp, #0]
 8005140:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005142:	2200      	movs	r2, #0
 8005144:	4906      	ldr	r1, [pc, #24]	@ (8005160 <HAL_I2C_Master_Receive+0x22c>)
 8005146:	68f8      	ldr	r0, [r7, #12]
 8005148:	f000 fd34 	bl	8005bb4 <I2C_WaitOnFlagUntilTimeout>
 800514c:	4603      	mov	r3, r0
 800514e:	2b00      	cmp	r3, #0
 8005150:	d008      	beq.n	8005164 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	e11a      	b.n	800538c <HAL_I2C_Master_Receive+0x458>
 8005156:	bf00      	nop
 8005158:	00100002 	.word	0x00100002
 800515c:	ffff0000 	.word	0xffff0000
 8005160:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	681a      	ldr	r2, [r3, #0]
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005172:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	691a      	ldr	r2, [r3, #16]
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800517e:	b2d2      	uxtb	r2, r2
 8005180:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005186:	1c5a      	adds	r2, r3, #1
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005190:	3b01      	subs	r3, #1
 8005192:	b29a      	uxth	r2, r3
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800519c:	b29b      	uxth	r3, r3
 800519e:	3b01      	subs	r3, #1
 80051a0:	b29a      	uxth	r2, r3
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	691a      	ldr	r2, [r3, #16]
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051b0:	b2d2      	uxtb	r2, r2
 80051b2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051b8:	1c5a      	adds	r2, r3, #1
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051c2:	3b01      	subs	r3, #1
 80051c4:	b29a      	uxth	r2, r3
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051ce:	b29b      	uxth	r3, r3
 80051d0:	3b01      	subs	r3, #1
 80051d2:	b29a      	uxth	r2, r3
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80051d8:	e0c4      	b.n	8005364 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80051da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051dc:	9300      	str	r3, [sp, #0]
 80051de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051e0:	2200      	movs	r2, #0
 80051e2:	496c      	ldr	r1, [pc, #432]	@ (8005394 <HAL_I2C_Master_Receive+0x460>)
 80051e4:	68f8      	ldr	r0, [r7, #12]
 80051e6:	f000 fce5 	bl	8005bb4 <I2C_WaitOnFlagUntilTimeout>
 80051ea:	4603      	mov	r3, r0
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d001      	beq.n	80051f4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80051f0:	2301      	movs	r3, #1
 80051f2:	e0cb      	b.n	800538c <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	681a      	ldr	r2, [r3, #0]
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005202:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	691a      	ldr	r2, [r3, #16]
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800520e:	b2d2      	uxtb	r2, r2
 8005210:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005216:	1c5a      	adds	r2, r3, #1
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005220:	3b01      	subs	r3, #1
 8005222:	b29a      	uxth	r2, r3
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800522c:	b29b      	uxth	r3, r3
 800522e:	3b01      	subs	r3, #1
 8005230:	b29a      	uxth	r2, r3
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005238:	9300      	str	r3, [sp, #0]
 800523a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800523c:	2200      	movs	r2, #0
 800523e:	4955      	ldr	r1, [pc, #340]	@ (8005394 <HAL_I2C_Master_Receive+0x460>)
 8005240:	68f8      	ldr	r0, [r7, #12]
 8005242:	f000 fcb7 	bl	8005bb4 <I2C_WaitOnFlagUntilTimeout>
 8005246:	4603      	mov	r3, r0
 8005248:	2b00      	cmp	r3, #0
 800524a:	d001      	beq.n	8005250 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800524c:	2301      	movs	r3, #1
 800524e:	e09d      	b.n	800538c <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800525e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	691a      	ldr	r2, [r3, #16]
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800526a:	b2d2      	uxtb	r2, r2
 800526c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005272:	1c5a      	adds	r2, r3, #1
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800527c:	3b01      	subs	r3, #1
 800527e:	b29a      	uxth	r2, r3
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005288:	b29b      	uxth	r3, r3
 800528a:	3b01      	subs	r3, #1
 800528c:	b29a      	uxth	r2, r3
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	691a      	ldr	r2, [r3, #16]
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800529c:	b2d2      	uxtb	r2, r2
 800529e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052a4:	1c5a      	adds	r2, r3, #1
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052ae:	3b01      	subs	r3, #1
 80052b0:	b29a      	uxth	r2, r3
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052ba:	b29b      	uxth	r3, r3
 80052bc:	3b01      	subs	r3, #1
 80052be:	b29a      	uxth	r2, r3
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80052c4:	e04e      	b.n	8005364 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052c8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80052ca:	68f8      	ldr	r0, [r7, #12]
 80052cc:	f000 fe1c 	bl	8005f08 <I2C_WaitOnRXNEFlagUntilTimeout>
 80052d0:	4603      	mov	r3, r0
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d001      	beq.n	80052da <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	e058      	b.n	800538c <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	691a      	ldr	r2, [r3, #16]
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e4:	b2d2      	uxtb	r2, r2
 80052e6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ec:	1c5a      	adds	r2, r3, #1
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052f6:	3b01      	subs	r3, #1
 80052f8:	b29a      	uxth	r2, r3
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005302:	b29b      	uxth	r3, r3
 8005304:	3b01      	subs	r3, #1
 8005306:	b29a      	uxth	r2, r3
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	695b      	ldr	r3, [r3, #20]
 8005312:	f003 0304 	and.w	r3, r3, #4
 8005316:	2b04      	cmp	r3, #4
 8005318:	d124      	bne.n	8005364 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800531e:	2b03      	cmp	r3, #3
 8005320:	d107      	bne.n	8005332 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	681a      	ldr	r2, [r3, #0]
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005330:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	691a      	ldr	r2, [r3, #16]
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800533c:	b2d2      	uxtb	r2, r2
 800533e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005344:	1c5a      	adds	r2, r3, #1
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800534e:	3b01      	subs	r3, #1
 8005350:	b29a      	uxth	r2, r3
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800535a:	b29b      	uxth	r3, r3
 800535c:	3b01      	subs	r3, #1
 800535e:	b29a      	uxth	r2, r3
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005368:	2b00      	cmp	r3, #0
 800536a:	f47f aeb6 	bne.w	80050da <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	2220      	movs	r2, #32
 8005372:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	2200      	movs	r2, #0
 800537a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	2200      	movs	r2, #0
 8005382:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005386:	2300      	movs	r3, #0
 8005388:	e000      	b.n	800538c <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800538a:	2302      	movs	r3, #2
  }
}
 800538c:	4618      	mov	r0, r3
 800538e:	3728      	adds	r7, #40	@ 0x28
 8005390:	46bd      	mov	sp, r7
 8005392:	bd80      	pop	{r7, pc}
 8005394:	00010004 	.word	0x00010004

08005398 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b088      	sub	sp, #32
 800539c:	af02      	add	r7, sp, #8
 800539e:	60f8      	str	r0, [r7, #12]
 80053a0:	4608      	mov	r0, r1
 80053a2:	4611      	mov	r1, r2
 80053a4:	461a      	mov	r2, r3
 80053a6:	4603      	mov	r3, r0
 80053a8:	817b      	strh	r3, [r7, #10]
 80053aa:	460b      	mov	r3, r1
 80053ac:	813b      	strh	r3, [r7, #8]
 80053ae:	4613      	mov	r3, r2
 80053b0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80053b2:	f7fe fcd7 	bl	8003d64 <HAL_GetTick>
 80053b6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053be:	b2db      	uxtb	r3, r3
 80053c0:	2b20      	cmp	r3, #32
 80053c2:	f040 80d9 	bne.w	8005578 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	9300      	str	r3, [sp, #0]
 80053ca:	2319      	movs	r3, #25
 80053cc:	2201      	movs	r2, #1
 80053ce:	496d      	ldr	r1, [pc, #436]	@ (8005584 <HAL_I2C_Mem_Write+0x1ec>)
 80053d0:	68f8      	ldr	r0, [r7, #12]
 80053d2:	f000 fbef 	bl	8005bb4 <I2C_WaitOnFlagUntilTimeout>
 80053d6:	4603      	mov	r3, r0
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d001      	beq.n	80053e0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80053dc:	2302      	movs	r3, #2
 80053de:	e0cc      	b.n	800557a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053e6:	2b01      	cmp	r3, #1
 80053e8:	d101      	bne.n	80053ee <HAL_I2C_Mem_Write+0x56>
 80053ea:	2302      	movs	r3, #2
 80053ec:	e0c5      	b.n	800557a <HAL_I2C_Mem_Write+0x1e2>
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2201      	movs	r2, #1
 80053f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f003 0301 	and.w	r3, r3, #1
 8005400:	2b01      	cmp	r3, #1
 8005402:	d007      	beq.n	8005414 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	681a      	ldr	r2, [r3, #0]
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f042 0201 	orr.w	r2, r2, #1
 8005412:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	681a      	ldr	r2, [r3, #0]
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005422:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2221      	movs	r2, #33	@ 0x21
 8005428:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2240      	movs	r2, #64	@ 0x40
 8005430:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	2200      	movs	r2, #0
 8005438:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	6a3a      	ldr	r2, [r7, #32]
 800543e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005444:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800544a:	b29a      	uxth	r2, r3
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	4a4d      	ldr	r2, [pc, #308]	@ (8005588 <HAL_I2C_Mem_Write+0x1f0>)
 8005454:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005456:	88f8      	ldrh	r0, [r7, #6]
 8005458:	893a      	ldrh	r2, [r7, #8]
 800545a:	8979      	ldrh	r1, [r7, #10]
 800545c:	697b      	ldr	r3, [r7, #20]
 800545e:	9301      	str	r3, [sp, #4]
 8005460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005462:	9300      	str	r3, [sp, #0]
 8005464:	4603      	mov	r3, r0
 8005466:	68f8      	ldr	r0, [r7, #12]
 8005468:	f000 fb0e 	bl	8005a88 <I2C_RequestMemoryWrite>
 800546c:	4603      	mov	r3, r0
 800546e:	2b00      	cmp	r3, #0
 8005470:	d052      	beq.n	8005518 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	e081      	b.n	800557a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005476:	697a      	ldr	r2, [r7, #20]
 8005478:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800547a:	68f8      	ldr	r0, [r7, #12]
 800547c:	f000 fcb4 	bl	8005de8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005480:	4603      	mov	r3, r0
 8005482:	2b00      	cmp	r3, #0
 8005484:	d00d      	beq.n	80054a2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800548a:	2b04      	cmp	r3, #4
 800548c:	d107      	bne.n	800549e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	681a      	ldr	r2, [r3, #0]
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800549c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800549e:	2301      	movs	r3, #1
 80054a0:	e06b      	b.n	800557a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054a6:	781a      	ldrb	r2, [r3, #0]
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054b2:	1c5a      	adds	r2, r3, #1
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054bc:	3b01      	subs	r3, #1
 80054be:	b29a      	uxth	r2, r3
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054c8:	b29b      	uxth	r3, r3
 80054ca:	3b01      	subs	r3, #1
 80054cc:	b29a      	uxth	r2, r3
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	695b      	ldr	r3, [r3, #20]
 80054d8:	f003 0304 	and.w	r3, r3, #4
 80054dc:	2b04      	cmp	r3, #4
 80054de:	d11b      	bne.n	8005518 <HAL_I2C_Mem_Write+0x180>
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d017      	beq.n	8005518 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054ec:	781a      	ldrb	r2, [r3, #0]
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054f8:	1c5a      	adds	r2, r3, #1
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005502:	3b01      	subs	r3, #1
 8005504:	b29a      	uxth	r2, r3
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800550e:	b29b      	uxth	r3, r3
 8005510:	3b01      	subs	r3, #1
 8005512:	b29a      	uxth	r2, r3
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800551c:	2b00      	cmp	r3, #0
 800551e:	d1aa      	bne.n	8005476 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005520:	697a      	ldr	r2, [r7, #20]
 8005522:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005524:	68f8      	ldr	r0, [r7, #12]
 8005526:	f000 fca7 	bl	8005e78 <I2C_WaitOnBTFFlagUntilTimeout>
 800552a:	4603      	mov	r3, r0
 800552c:	2b00      	cmp	r3, #0
 800552e:	d00d      	beq.n	800554c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005534:	2b04      	cmp	r3, #4
 8005536:	d107      	bne.n	8005548 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	681a      	ldr	r2, [r3, #0]
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005546:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005548:	2301      	movs	r3, #1
 800554a:	e016      	b.n	800557a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800555a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	2220      	movs	r2, #32
 8005560:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	2200      	movs	r2, #0
 8005568:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	2200      	movs	r2, #0
 8005570:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005574:	2300      	movs	r3, #0
 8005576:	e000      	b.n	800557a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005578:	2302      	movs	r3, #2
  }
}
 800557a:	4618      	mov	r0, r3
 800557c:	3718      	adds	r7, #24
 800557e:	46bd      	mov	sp, r7
 8005580:	bd80      	pop	{r7, pc}
 8005582:	bf00      	nop
 8005584:	00100002 	.word	0x00100002
 8005588:	ffff0000 	.word	0xffff0000

0800558c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b08a      	sub	sp, #40	@ 0x28
 8005590:	af02      	add	r7, sp, #8
 8005592:	60f8      	str	r0, [r7, #12]
 8005594:	607a      	str	r2, [r7, #4]
 8005596:	603b      	str	r3, [r7, #0]
 8005598:	460b      	mov	r3, r1
 800559a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800559c:	f7fe fbe2 	bl	8003d64 <HAL_GetTick>
 80055a0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80055a2:	2300      	movs	r3, #0
 80055a4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055ac:	b2db      	uxtb	r3, r3
 80055ae:	2b20      	cmp	r3, #32
 80055b0:	f040 8111 	bne.w	80057d6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80055b4:	69fb      	ldr	r3, [r7, #28]
 80055b6:	9300      	str	r3, [sp, #0]
 80055b8:	2319      	movs	r3, #25
 80055ba:	2201      	movs	r2, #1
 80055bc:	4988      	ldr	r1, [pc, #544]	@ (80057e0 <HAL_I2C_IsDeviceReady+0x254>)
 80055be:	68f8      	ldr	r0, [r7, #12]
 80055c0:	f000 faf8 	bl	8005bb4 <I2C_WaitOnFlagUntilTimeout>
 80055c4:	4603      	mov	r3, r0
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d001      	beq.n	80055ce <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80055ca:	2302      	movs	r3, #2
 80055cc:	e104      	b.n	80057d8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d101      	bne.n	80055dc <HAL_I2C_IsDeviceReady+0x50>
 80055d8:	2302      	movs	r3, #2
 80055da:	e0fd      	b.n	80057d8 <HAL_I2C_IsDeviceReady+0x24c>
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	2201      	movs	r2, #1
 80055e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f003 0301 	and.w	r3, r3, #1
 80055ee:	2b01      	cmp	r3, #1
 80055f0:	d007      	beq.n	8005602 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	681a      	ldr	r2, [r3, #0]
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f042 0201 	orr.w	r2, r2, #1
 8005600:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	681a      	ldr	r2, [r3, #0]
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005610:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	2224      	movs	r2, #36	@ 0x24
 8005616:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	2200      	movs	r2, #0
 800561e:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	4a70      	ldr	r2, [pc, #448]	@ (80057e4 <HAL_I2C_IsDeviceReady+0x258>)
 8005624:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	681a      	ldr	r2, [r3, #0]
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005634:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005636:	69fb      	ldr	r3, [r7, #28]
 8005638:	9300      	str	r3, [sp, #0]
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	2200      	movs	r2, #0
 800563e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005642:	68f8      	ldr	r0, [r7, #12]
 8005644:	f000 fab6 	bl	8005bb4 <I2C_WaitOnFlagUntilTimeout>
 8005648:	4603      	mov	r3, r0
 800564a:	2b00      	cmp	r3, #0
 800564c:	d00d      	beq.n	800566a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005658:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800565c:	d103      	bne.n	8005666 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005664:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8005666:	2303      	movs	r3, #3
 8005668:	e0b6      	b.n	80057d8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800566a:	897b      	ldrh	r3, [r7, #10]
 800566c:	b2db      	uxtb	r3, r3
 800566e:	461a      	mov	r2, r3
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005678:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800567a:	f7fe fb73 	bl	8003d64 <HAL_GetTick>
 800567e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	695b      	ldr	r3, [r3, #20]
 8005686:	f003 0302 	and.w	r3, r3, #2
 800568a:	2b02      	cmp	r3, #2
 800568c:	bf0c      	ite	eq
 800568e:	2301      	moveq	r3, #1
 8005690:	2300      	movne	r3, #0
 8005692:	b2db      	uxtb	r3, r3
 8005694:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	695b      	ldr	r3, [r3, #20]
 800569c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056a4:	bf0c      	ite	eq
 80056a6:	2301      	moveq	r3, #1
 80056a8:	2300      	movne	r3, #0
 80056aa:	b2db      	uxtb	r3, r3
 80056ac:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80056ae:	e025      	b.n	80056fc <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80056b0:	f7fe fb58 	bl	8003d64 <HAL_GetTick>
 80056b4:	4602      	mov	r2, r0
 80056b6:	69fb      	ldr	r3, [r7, #28]
 80056b8:	1ad3      	subs	r3, r2, r3
 80056ba:	683a      	ldr	r2, [r7, #0]
 80056bc:	429a      	cmp	r2, r3
 80056be:	d302      	bcc.n	80056c6 <HAL_I2C_IsDeviceReady+0x13a>
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d103      	bne.n	80056ce <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	22a0      	movs	r2, #160	@ 0xa0
 80056ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	695b      	ldr	r3, [r3, #20]
 80056d4:	f003 0302 	and.w	r3, r3, #2
 80056d8:	2b02      	cmp	r3, #2
 80056da:	bf0c      	ite	eq
 80056dc:	2301      	moveq	r3, #1
 80056de:	2300      	movne	r3, #0
 80056e0:	b2db      	uxtb	r3, r3
 80056e2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	695b      	ldr	r3, [r3, #20]
 80056ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056f2:	bf0c      	ite	eq
 80056f4:	2301      	moveq	r3, #1
 80056f6:	2300      	movne	r3, #0
 80056f8:	b2db      	uxtb	r3, r3
 80056fa:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005702:	b2db      	uxtb	r3, r3
 8005704:	2ba0      	cmp	r3, #160	@ 0xa0
 8005706:	d005      	beq.n	8005714 <HAL_I2C_IsDeviceReady+0x188>
 8005708:	7dfb      	ldrb	r3, [r7, #23]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d102      	bne.n	8005714 <HAL_I2C_IsDeviceReady+0x188>
 800570e:	7dbb      	ldrb	r3, [r7, #22]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d0cd      	beq.n	80056b0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2220      	movs	r2, #32
 8005718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	695b      	ldr	r3, [r3, #20]
 8005722:	f003 0302 	and.w	r3, r3, #2
 8005726:	2b02      	cmp	r3, #2
 8005728:	d129      	bne.n	800577e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	681a      	ldr	r2, [r3, #0]
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005738:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800573a:	2300      	movs	r3, #0
 800573c:	613b      	str	r3, [r7, #16]
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	695b      	ldr	r3, [r3, #20]
 8005744:	613b      	str	r3, [r7, #16]
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	699b      	ldr	r3, [r3, #24]
 800574c:	613b      	str	r3, [r7, #16]
 800574e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005750:	69fb      	ldr	r3, [r7, #28]
 8005752:	9300      	str	r3, [sp, #0]
 8005754:	2319      	movs	r3, #25
 8005756:	2201      	movs	r2, #1
 8005758:	4921      	ldr	r1, [pc, #132]	@ (80057e0 <HAL_I2C_IsDeviceReady+0x254>)
 800575a:	68f8      	ldr	r0, [r7, #12]
 800575c:	f000 fa2a 	bl	8005bb4 <I2C_WaitOnFlagUntilTimeout>
 8005760:	4603      	mov	r3, r0
 8005762:	2b00      	cmp	r3, #0
 8005764:	d001      	beq.n	800576a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8005766:	2301      	movs	r3, #1
 8005768:	e036      	b.n	80057d8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	2220      	movs	r2, #32
 800576e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2200      	movs	r2, #0
 8005776:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800577a:	2300      	movs	r3, #0
 800577c:	e02c      	b.n	80057d8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	681a      	ldr	r2, [r3, #0]
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800578c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005796:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005798:	69fb      	ldr	r3, [r7, #28]
 800579a:	9300      	str	r3, [sp, #0]
 800579c:	2319      	movs	r3, #25
 800579e:	2201      	movs	r2, #1
 80057a0:	490f      	ldr	r1, [pc, #60]	@ (80057e0 <HAL_I2C_IsDeviceReady+0x254>)
 80057a2:	68f8      	ldr	r0, [r7, #12]
 80057a4:	f000 fa06 	bl	8005bb4 <I2C_WaitOnFlagUntilTimeout>
 80057a8:	4603      	mov	r3, r0
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d001      	beq.n	80057b2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80057ae:	2301      	movs	r3, #1
 80057b0:	e012      	b.n	80057d8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80057b2:	69bb      	ldr	r3, [r7, #24]
 80057b4:	3301      	adds	r3, #1
 80057b6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80057b8:	69ba      	ldr	r2, [r7, #24]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	429a      	cmp	r2, r3
 80057be:	f4ff af32 	bcc.w	8005626 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	2220      	movs	r2, #32
 80057c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2200      	movs	r2, #0
 80057ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80057d2:	2301      	movs	r3, #1
 80057d4:	e000      	b.n	80057d8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80057d6:	2302      	movs	r3, #2
  }
}
 80057d8:	4618      	mov	r0, r3
 80057da:	3720      	adds	r7, #32
 80057dc:	46bd      	mov	sp, r7
 80057de:	bd80      	pop	{r7, pc}
 80057e0:	00100002 	.word	0x00100002
 80057e4:	ffff0000 	.word	0xffff0000

080057e8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b088      	sub	sp, #32
 80057ec:	af02      	add	r7, sp, #8
 80057ee:	60f8      	str	r0, [r7, #12]
 80057f0:	607a      	str	r2, [r7, #4]
 80057f2:	603b      	str	r3, [r7, #0]
 80057f4:	460b      	mov	r3, r1
 80057f6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057fc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	2b08      	cmp	r3, #8
 8005802:	d006      	beq.n	8005812 <I2C_MasterRequestWrite+0x2a>
 8005804:	697b      	ldr	r3, [r7, #20]
 8005806:	2b01      	cmp	r3, #1
 8005808:	d003      	beq.n	8005812 <I2C_MasterRequestWrite+0x2a>
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005810:	d108      	bne.n	8005824 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	681a      	ldr	r2, [r3, #0]
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005820:	601a      	str	r2, [r3, #0]
 8005822:	e00b      	b.n	800583c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005828:	2b12      	cmp	r3, #18
 800582a:	d107      	bne.n	800583c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	681a      	ldr	r2, [r3, #0]
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800583a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	9300      	str	r3, [sp, #0]
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2200      	movs	r2, #0
 8005844:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005848:	68f8      	ldr	r0, [r7, #12]
 800584a:	f000 f9b3 	bl	8005bb4 <I2C_WaitOnFlagUntilTimeout>
 800584e:	4603      	mov	r3, r0
 8005850:	2b00      	cmp	r3, #0
 8005852:	d00d      	beq.n	8005870 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800585e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005862:	d103      	bne.n	800586c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800586a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800586c:	2303      	movs	r3, #3
 800586e:	e035      	b.n	80058dc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	691b      	ldr	r3, [r3, #16]
 8005874:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005878:	d108      	bne.n	800588c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800587a:	897b      	ldrh	r3, [r7, #10]
 800587c:	b2db      	uxtb	r3, r3
 800587e:	461a      	mov	r2, r3
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005888:	611a      	str	r2, [r3, #16]
 800588a:	e01b      	b.n	80058c4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800588c:	897b      	ldrh	r3, [r7, #10]
 800588e:	11db      	asrs	r3, r3, #7
 8005890:	b2db      	uxtb	r3, r3
 8005892:	f003 0306 	and.w	r3, r3, #6
 8005896:	b2db      	uxtb	r3, r3
 8005898:	f063 030f 	orn	r3, r3, #15
 800589c:	b2da      	uxtb	r2, r3
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	687a      	ldr	r2, [r7, #4]
 80058a8:	490e      	ldr	r1, [pc, #56]	@ (80058e4 <I2C_MasterRequestWrite+0xfc>)
 80058aa:	68f8      	ldr	r0, [r7, #12]
 80058ac:	f000 f9fc 	bl	8005ca8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80058b0:	4603      	mov	r3, r0
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d001      	beq.n	80058ba <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80058b6:	2301      	movs	r3, #1
 80058b8:	e010      	b.n	80058dc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80058ba:	897b      	ldrh	r3, [r7, #10]
 80058bc:	b2da      	uxtb	r2, r3
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	687a      	ldr	r2, [r7, #4]
 80058c8:	4907      	ldr	r1, [pc, #28]	@ (80058e8 <I2C_MasterRequestWrite+0x100>)
 80058ca:	68f8      	ldr	r0, [r7, #12]
 80058cc:	f000 f9ec 	bl	8005ca8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80058d0:	4603      	mov	r3, r0
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d001      	beq.n	80058da <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80058d6:	2301      	movs	r3, #1
 80058d8:	e000      	b.n	80058dc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80058da:	2300      	movs	r3, #0
}
 80058dc:	4618      	mov	r0, r3
 80058de:	3718      	adds	r7, #24
 80058e0:	46bd      	mov	sp, r7
 80058e2:	bd80      	pop	{r7, pc}
 80058e4:	00010008 	.word	0x00010008
 80058e8:	00010002 	.word	0x00010002

080058ec <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b088      	sub	sp, #32
 80058f0:	af02      	add	r7, sp, #8
 80058f2:	60f8      	str	r0, [r7, #12]
 80058f4:	607a      	str	r2, [r7, #4]
 80058f6:	603b      	str	r3, [r7, #0]
 80058f8:	460b      	mov	r3, r1
 80058fa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005900:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	681a      	ldr	r2, [r3, #0]
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005910:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005912:	697b      	ldr	r3, [r7, #20]
 8005914:	2b08      	cmp	r3, #8
 8005916:	d006      	beq.n	8005926 <I2C_MasterRequestRead+0x3a>
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	2b01      	cmp	r3, #1
 800591c:	d003      	beq.n	8005926 <I2C_MasterRequestRead+0x3a>
 800591e:	697b      	ldr	r3, [r7, #20]
 8005920:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005924:	d108      	bne.n	8005938 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	681a      	ldr	r2, [r3, #0]
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005934:	601a      	str	r2, [r3, #0]
 8005936:	e00b      	b.n	8005950 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800593c:	2b11      	cmp	r3, #17
 800593e:	d107      	bne.n	8005950 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	681a      	ldr	r2, [r3, #0]
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800594e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	9300      	str	r3, [sp, #0]
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2200      	movs	r2, #0
 8005958:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800595c:	68f8      	ldr	r0, [r7, #12]
 800595e:	f000 f929 	bl	8005bb4 <I2C_WaitOnFlagUntilTimeout>
 8005962:	4603      	mov	r3, r0
 8005964:	2b00      	cmp	r3, #0
 8005966:	d00d      	beq.n	8005984 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005972:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005976:	d103      	bne.n	8005980 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800597e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005980:	2303      	movs	r3, #3
 8005982:	e079      	b.n	8005a78 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	691b      	ldr	r3, [r3, #16]
 8005988:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800598c:	d108      	bne.n	80059a0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800598e:	897b      	ldrh	r3, [r7, #10]
 8005990:	b2db      	uxtb	r3, r3
 8005992:	f043 0301 	orr.w	r3, r3, #1
 8005996:	b2da      	uxtb	r2, r3
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	611a      	str	r2, [r3, #16]
 800599e:	e05f      	b.n	8005a60 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80059a0:	897b      	ldrh	r3, [r7, #10]
 80059a2:	11db      	asrs	r3, r3, #7
 80059a4:	b2db      	uxtb	r3, r3
 80059a6:	f003 0306 	and.w	r3, r3, #6
 80059aa:	b2db      	uxtb	r3, r3
 80059ac:	f063 030f 	orn	r3, r3, #15
 80059b0:	b2da      	uxtb	r2, r3
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	687a      	ldr	r2, [r7, #4]
 80059bc:	4930      	ldr	r1, [pc, #192]	@ (8005a80 <I2C_MasterRequestRead+0x194>)
 80059be:	68f8      	ldr	r0, [r7, #12]
 80059c0:	f000 f972 	bl	8005ca8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80059c4:	4603      	mov	r3, r0
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d001      	beq.n	80059ce <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80059ca:	2301      	movs	r3, #1
 80059cc:	e054      	b.n	8005a78 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80059ce:	897b      	ldrh	r3, [r7, #10]
 80059d0:	b2da      	uxtb	r2, r3
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	687a      	ldr	r2, [r7, #4]
 80059dc:	4929      	ldr	r1, [pc, #164]	@ (8005a84 <I2C_MasterRequestRead+0x198>)
 80059de:	68f8      	ldr	r0, [r7, #12]
 80059e0:	f000 f962 	bl	8005ca8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80059e4:	4603      	mov	r3, r0
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d001      	beq.n	80059ee <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80059ea:	2301      	movs	r3, #1
 80059ec:	e044      	b.n	8005a78 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059ee:	2300      	movs	r3, #0
 80059f0:	613b      	str	r3, [r7, #16]
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	695b      	ldr	r3, [r3, #20]
 80059f8:	613b      	str	r3, [r7, #16]
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	699b      	ldr	r3, [r3, #24]
 8005a00:	613b      	str	r3, [r7, #16]
 8005a02:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	681a      	ldr	r2, [r3, #0]
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a12:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	9300      	str	r3, [sp, #0]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005a20:	68f8      	ldr	r0, [r7, #12]
 8005a22:	f000 f8c7 	bl	8005bb4 <I2C_WaitOnFlagUntilTimeout>
 8005a26:	4603      	mov	r3, r0
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d00d      	beq.n	8005a48 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a3a:	d103      	bne.n	8005a44 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005a42:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8005a44:	2303      	movs	r3, #3
 8005a46:	e017      	b.n	8005a78 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005a48:	897b      	ldrh	r3, [r7, #10]
 8005a4a:	11db      	asrs	r3, r3, #7
 8005a4c:	b2db      	uxtb	r3, r3
 8005a4e:	f003 0306 	and.w	r3, r3, #6
 8005a52:	b2db      	uxtb	r3, r3
 8005a54:	f063 030e 	orn	r3, r3, #14
 8005a58:	b2da      	uxtb	r2, r3
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	687a      	ldr	r2, [r7, #4]
 8005a64:	4907      	ldr	r1, [pc, #28]	@ (8005a84 <I2C_MasterRequestRead+0x198>)
 8005a66:	68f8      	ldr	r0, [r7, #12]
 8005a68:	f000 f91e 	bl	8005ca8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d001      	beq.n	8005a76 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	e000      	b.n	8005a78 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005a76:	2300      	movs	r3, #0
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	3718      	adds	r7, #24
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bd80      	pop	{r7, pc}
 8005a80:	00010008 	.word	0x00010008
 8005a84:	00010002 	.word	0x00010002

08005a88 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b088      	sub	sp, #32
 8005a8c:	af02      	add	r7, sp, #8
 8005a8e:	60f8      	str	r0, [r7, #12]
 8005a90:	4608      	mov	r0, r1
 8005a92:	4611      	mov	r1, r2
 8005a94:	461a      	mov	r2, r3
 8005a96:	4603      	mov	r3, r0
 8005a98:	817b      	strh	r3, [r7, #10]
 8005a9a:	460b      	mov	r3, r1
 8005a9c:	813b      	strh	r3, [r7, #8]
 8005a9e:	4613      	mov	r3, r2
 8005aa0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	681a      	ldr	r2, [r3, #0]
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005ab0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ab4:	9300      	str	r3, [sp, #0]
 8005ab6:	6a3b      	ldr	r3, [r7, #32]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005abe:	68f8      	ldr	r0, [r7, #12]
 8005ac0:	f000 f878 	bl	8005bb4 <I2C_WaitOnFlagUntilTimeout>
 8005ac4:	4603      	mov	r3, r0
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d00d      	beq.n	8005ae6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ad4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ad8:	d103      	bne.n	8005ae2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005ae0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005ae2:	2303      	movs	r3, #3
 8005ae4:	e05f      	b.n	8005ba6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005ae6:	897b      	ldrh	r3, [r7, #10]
 8005ae8:	b2db      	uxtb	r3, r3
 8005aea:	461a      	mov	r2, r3
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005af4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af8:	6a3a      	ldr	r2, [r7, #32]
 8005afa:	492d      	ldr	r1, [pc, #180]	@ (8005bb0 <I2C_RequestMemoryWrite+0x128>)
 8005afc:	68f8      	ldr	r0, [r7, #12]
 8005afe:	f000 f8d3 	bl	8005ca8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b02:	4603      	mov	r3, r0
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d001      	beq.n	8005b0c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005b08:	2301      	movs	r3, #1
 8005b0a:	e04c      	b.n	8005ba6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	617b      	str	r3, [r7, #20]
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	695b      	ldr	r3, [r3, #20]
 8005b16:	617b      	str	r3, [r7, #20]
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	699b      	ldr	r3, [r3, #24]
 8005b1e:	617b      	str	r3, [r7, #20]
 8005b20:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b24:	6a39      	ldr	r1, [r7, #32]
 8005b26:	68f8      	ldr	r0, [r7, #12]
 8005b28:	f000 f95e 	bl	8005de8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d00d      	beq.n	8005b4e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b36:	2b04      	cmp	r3, #4
 8005b38:	d107      	bne.n	8005b4a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	681a      	ldr	r2, [r3, #0]
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b48:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	e02b      	b.n	8005ba6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005b4e:	88fb      	ldrh	r3, [r7, #6]
 8005b50:	2b01      	cmp	r3, #1
 8005b52:	d105      	bne.n	8005b60 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005b54:	893b      	ldrh	r3, [r7, #8]
 8005b56:	b2da      	uxtb	r2, r3
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	611a      	str	r2, [r3, #16]
 8005b5e:	e021      	b.n	8005ba4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005b60:	893b      	ldrh	r3, [r7, #8]
 8005b62:	0a1b      	lsrs	r3, r3, #8
 8005b64:	b29b      	uxth	r3, r3
 8005b66:	b2da      	uxtb	r2, r3
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b70:	6a39      	ldr	r1, [r7, #32]
 8005b72:	68f8      	ldr	r0, [r7, #12]
 8005b74:	f000 f938 	bl	8005de8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005b78:	4603      	mov	r3, r0
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d00d      	beq.n	8005b9a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b82:	2b04      	cmp	r3, #4
 8005b84:	d107      	bne.n	8005b96 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b94:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005b96:	2301      	movs	r3, #1
 8005b98:	e005      	b.n	8005ba6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005b9a:	893b      	ldrh	r3, [r7, #8]
 8005b9c:	b2da      	uxtb	r2, r3
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005ba4:	2300      	movs	r3, #0
}
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	3718      	adds	r7, #24
 8005baa:	46bd      	mov	sp, r7
 8005bac:	bd80      	pop	{r7, pc}
 8005bae:	bf00      	nop
 8005bb0:	00010002 	.word	0x00010002

08005bb4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b084      	sub	sp, #16
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	60f8      	str	r0, [r7, #12]
 8005bbc:	60b9      	str	r1, [r7, #8]
 8005bbe:	603b      	str	r3, [r7, #0]
 8005bc0:	4613      	mov	r3, r2
 8005bc2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005bc4:	e048      	b.n	8005c58 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bcc:	d044      	beq.n	8005c58 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bce:	f7fe f8c9 	bl	8003d64 <HAL_GetTick>
 8005bd2:	4602      	mov	r2, r0
 8005bd4:	69bb      	ldr	r3, [r7, #24]
 8005bd6:	1ad3      	subs	r3, r2, r3
 8005bd8:	683a      	ldr	r2, [r7, #0]
 8005bda:	429a      	cmp	r2, r3
 8005bdc:	d302      	bcc.n	8005be4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d139      	bne.n	8005c58 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	0c1b      	lsrs	r3, r3, #16
 8005be8:	b2db      	uxtb	r3, r3
 8005bea:	2b01      	cmp	r3, #1
 8005bec:	d10d      	bne.n	8005c0a <I2C_WaitOnFlagUntilTimeout+0x56>
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	695b      	ldr	r3, [r3, #20]
 8005bf4:	43da      	mvns	r2, r3
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	4013      	ands	r3, r2
 8005bfa:	b29b      	uxth	r3, r3
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	bf0c      	ite	eq
 8005c00:	2301      	moveq	r3, #1
 8005c02:	2300      	movne	r3, #0
 8005c04:	b2db      	uxtb	r3, r3
 8005c06:	461a      	mov	r2, r3
 8005c08:	e00c      	b.n	8005c24 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	699b      	ldr	r3, [r3, #24]
 8005c10:	43da      	mvns	r2, r3
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	4013      	ands	r3, r2
 8005c16:	b29b      	uxth	r3, r3
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	bf0c      	ite	eq
 8005c1c:	2301      	moveq	r3, #1
 8005c1e:	2300      	movne	r3, #0
 8005c20:	b2db      	uxtb	r3, r3
 8005c22:	461a      	mov	r2, r3
 8005c24:	79fb      	ldrb	r3, [r7, #7]
 8005c26:	429a      	cmp	r2, r3
 8005c28:	d116      	bne.n	8005c58 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	2220      	movs	r2, #32
 8005c34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c44:	f043 0220 	orr.w	r2, r3, #32
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	2200      	movs	r2, #0
 8005c50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005c54:	2301      	movs	r3, #1
 8005c56:	e023      	b.n	8005ca0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	0c1b      	lsrs	r3, r3, #16
 8005c5c:	b2db      	uxtb	r3, r3
 8005c5e:	2b01      	cmp	r3, #1
 8005c60:	d10d      	bne.n	8005c7e <I2C_WaitOnFlagUntilTimeout+0xca>
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	695b      	ldr	r3, [r3, #20]
 8005c68:	43da      	mvns	r2, r3
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	4013      	ands	r3, r2
 8005c6e:	b29b      	uxth	r3, r3
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	bf0c      	ite	eq
 8005c74:	2301      	moveq	r3, #1
 8005c76:	2300      	movne	r3, #0
 8005c78:	b2db      	uxtb	r3, r3
 8005c7a:	461a      	mov	r2, r3
 8005c7c:	e00c      	b.n	8005c98 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	699b      	ldr	r3, [r3, #24]
 8005c84:	43da      	mvns	r2, r3
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	4013      	ands	r3, r2
 8005c8a:	b29b      	uxth	r3, r3
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	bf0c      	ite	eq
 8005c90:	2301      	moveq	r3, #1
 8005c92:	2300      	movne	r3, #0
 8005c94:	b2db      	uxtb	r3, r3
 8005c96:	461a      	mov	r2, r3
 8005c98:	79fb      	ldrb	r3, [r7, #7]
 8005c9a:	429a      	cmp	r2, r3
 8005c9c:	d093      	beq.n	8005bc6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005c9e:	2300      	movs	r3, #0
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	3710      	adds	r7, #16
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bd80      	pop	{r7, pc}

08005ca8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b084      	sub	sp, #16
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	60f8      	str	r0, [r7, #12]
 8005cb0:	60b9      	str	r1, [r7, #8]
 8005cb2:	607a      	str	r2, [r7, #4]
 8005cb4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005cb6:	e071      	b.n	8005d9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	695b      	ldr	r3, [r3, #20]
 8005cbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005cc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cc6:	d123      	bne.n	8005d10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	681a      	ldr	r2, [r3, #0]
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005cd6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005ce0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	2220      	movs	r2, #32
 8005cec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cfc:	f043 0204 	orr.w	r2, r3, #4
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	2200      	movs	r2, #0
 8005d08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	e067      	b.n	8005de0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d16:	d041      	beq.n	8005d9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d18:	f7fe f824 	bl	8003d64 <HAL_GetTick>
 8005d1c:	4602      	mov	r2, r0
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	1ad3      	subs	r3, r2, r3
 8005d22:	687a      	ldr	r2, [r7, #4]
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d302      	bcc.n	8005d2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d136      	bne.n	8005d9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	0c1b      	lsrs	r3, r3, #16
 8005d32:	b2db      	uxtb	r3, r3
 8005d34:	2b01      	cmp	r3, #1
 8005d36:	d10c      	bne.n	8005d52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	695b      	ldr	r3, [r3, #20]
 8005d3e:	43da      	mvns	r2, r3
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	4013      	ands	r3, r2
 8005d44:	b29b      	uxth	r3, r3
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	bf14      	ite	ne
 8005d4a:	2301      	movne	r3, #1
 8005d4c:	2300      	moveq	r3, #0
 8005d4e:	b2db      	uxtb	r3, r3
 8005d50:	e00b      	b.n	8005d6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	699b      	ldr	r3, [r3, #24]
 8005d58:	43da      	mvns	r2, r3
 8005d5a:	68bb      	ldr	r3, [r7, #8]
 8005d5c:	4013      	ands	r3, r2
 8005d5e:	b29b      	uxth	r3, r3
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	bf14      	ite	ne
 8005d64:	2301      	movne	r3, #1
 8005d66:	2300      	moveq	r3, #0
 8005d68:	b2db      	uxtb	r3, r3
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d016      	beq.n	8005d9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	2200      	movs	r2, #0
 8005d72:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	2220      	movs	r2, #32
 8005d78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d88:	f043 0220 	orr.w	r2, r3, #32
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	2200      	movs	r2, #0
 8005d94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	e021      	b.n	8005de0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	0c1b      	lsrs	r3, r3, #16
 8005da0:	b2db      	uxtb	r3, r3
 8005da2:	2b01      	cmp	r3, #1
 8005da4:	d10c      	bne.n	8005dc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	695b      	ldr	r3, [r3, #20]
 8005dac:	43da      	mvns	r2, r3
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	4013      	ands	r3, r2
 8005db2:	b29b      	uxth	r3, r3
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	bf14      	ite	ne
 8005db8:	2301      	movne	r3, #1
 8005dba:	2300      	moveq	r3, #0
 8005dbc:	b2db      	uxtb	r3, r3
 8005dbe:	e00b      	b.n	8005dd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	699b      	ldr	r3, [r3, #24]
 8005dc6:	43da      	mvns	r2, r3
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	4013      	ands	r3, r2
 8005dcc:	b29b      	uxth	r3, r3
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	bf14      	ite	ne
 8005dd2:	2301      	movne	r3, #1
 8005dd4:	2300      	moveq	r3, #0
 8005dd6:	b2db      	uxtb	r3, r3
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	f47f af6d 	bne.w	8005cb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005dde:	2300      	movs	r3, #0
}
 8005de0:	4618      	mov	r0, r3
 8005de2:	3710      	adds	r7, #16
 8005de4:	46bd      	mov	sp, r7
 8005de6:	bd80      	pop	{r7, pc}

08005de8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b084      	sub	sp, #16
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	60f8      	str	r0, [r7, #12]
 8005df0:	60b9      	str	r1, [r7, #8]
 8005df2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005df4:	e034      	b.n	8005e60 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005df6:	68f8      	ldr	r0, [r7, #12]
 8005df8:	f000 f8e3 	bl	8005fc2 <I2C_IsAcknowledgeFailed>
 8005dfc:	4603      	mov	r3, r0
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d001      	beq.n	8005e06 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005e02:	2301      	movs	r3, #1
 8005e04:	e034      	b.n	8005e70 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e0c:	d028      	beq.n	8005e60 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e0e:	f7fd ffa9 	bl	8003d64 <HAL_GetTick>
 8005e12:	4602      	mov	r2, r0
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	1ad3      	subs	r3, r2, r3
 8005e18:	68ba      	ldr	r2, [r7, #8]
 8005e1a:	429a      	cmp	r2, r3
 8005e1c:	d302      	bcc.n	8005e24 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d11d      	bne.n	8005e60 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	695b      	ldr	r3, [r3, #20]
 8005e2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e2e:	2b80      	cmp	r3, #128	@ 0x80
 8005e30:	d016      	beq.n	8005e60 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	2200      	movs	r2, #0
 8005e36:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	2220      	movs	r2, #32
 8005e3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	2200      	movs	r2, #0
 8005e44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e4c:	f043 0220 	orr.w	r2, r3, #32
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	2200      	movs	r2, #0
 8005e58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	e007      	b.n	8005e70 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	695b      	ldr	r3, [r3, #20]
 8005e66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e6a:	2b80      	cmp	r3, #128	@ 0x80
 8005e6c:	d1c3      	bne.n	8005df6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005e6e:	2300      	movs	r3, #0
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	3710      	adds	r7, #16
 8005e74:	46bd      	mov	sp, r7
 8005e76:	bd80      	pop	{r7, pc}

08005e78 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b084      	sub	sp, #16
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	60f8      	str	r0, [r7, #12]
 8005e80:	60b9      	str	r1, [r7, #8]
 8005e82:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005e84:	e034      	b.n	8005ef0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005e86:	68f8      	ldr	r0, [r7, #12]
 8005e88:	f000 f89b 	bl	8005fc2 <I2C_IsAcknowledgeFailed>
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d001      	beq.n	8005e96 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005e92:	2301      	movs	r3, #1
 8005e94:	e034      	b.n	8005f00 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e9c:	d028      	beq.n	8005ef0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e9e:	f7fd ff61 	bl	8003d64 <HAL_GetTick>
 8005ea2:	4602      	mov	r2, r0
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	1ad3      	subs	r3, r2, r3
 8005ea8:	68ba      	ldr	r2, [r7, #8]
 8005eaa:	429a      	cmp	r2, r3
 8005eac:	d302      	bcc.n	8005eb4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d11d      	bne.n	8005ef0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	695b      	ldr	r3, [r3, #20]
 8005eba:	f003 0304 	and.w	r3, r3, #4
 8005ebe:	2b04      	cmp	r3, #4
 8005ec0:	d016      	beq.n	8005ef0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	2220      	movs	r2, #32
 8005ecc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005edc:	f043 0220 	orr.w	r2, r3, #32
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005eec:	2301      	movs	r3, #1
 8005eee:	e007      	b.n	8005f00 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	695b      	ldr	r3, [r3, #20]
 8005ef6:	f003 0304 	and.w	r3, r3, #4
 8005efa:	2b04      	cmp	r3, #4
 8005efc:	d1c3      	bne.n	8005e86 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005efe:	2300      	movs	r3, #0
}
 8005f00:	4618      	mov	r0, r3
 8005f02:	3710      	adds	r7, #16
 8005f04:	46bd      	mov	sp, r7
 8005f06:	bd80      	pop	{r7, pc}

08005f08 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b084      	sub	sp, #16
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	60f8      	str	r0, [r7, #12]
 8005f10:	60b9      	str	r1, [r7, #8]
 8005f12:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005f14:	e049      	b.n	8005faa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	695b      	ldr	r3, [r3, #20]
 8005f1c:	f003 0310 	and.w	r3, r3, #16
 8005f20:	2b10      	cmp	r3, #16
 8005f22:	d119      	bne.n	8005f58 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f06f 0210 	mvn.w	r2, #16
 8005f2c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	2200      	movs	r2, #0
 8005f32:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	2220      	movs	r2, #32
 8005f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005f54:	2301      	movs	r3, #1
 8005f56:	e030      	b.n	8005fba <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f58:	f7fd ff04 	bl	8003d64 <HAL_GetTick>
 8005f5c:	4602      	mov	r2, r0
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	1ad3      	subs	r3, r2, r3
 8005f62:	68ba      	ldr	r2, [r7, #8]
 8005f64:	429a      	cmp	r2, r3
 8005f66:	d302      	bcc.n	8005f6e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d11d      	bne.n	8005faa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	695b      	ldr	r3, [r3, #20]
 8005f74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f78:	2b40      	cmp	r3, #64	@ 0x40
 8005f7a:	d016      	beq.n	8005faa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2220      	movs	r2, #32
 8005f86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f96:	f043 0220 	orr.w	r2, r3, #32
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	e007      	b.n	8005fba <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	695b      	ldr	r3, [r3, #20]
 8005fb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fb4:	2b40      	cmp	r3, #64	@ 0x40
 8005fb6:	d1ae      	bne.n	8005f16 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005fb8:	2300      	movs	r3, #0
}
 8005fba:	4618      	mov	r0, r3
 8005fbc:	3710      	adds	r7, #16
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bd80      	pop	{r7, pc}

08005fc2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005fc2:	b480      	push	{r7}
 8005fc4:	b083      	sub	sp, #12
 8005fc6:	af00      	add	r7, sp, #0
 8005fc8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	695b      	ldr	r3, [r3, #20]
 8005fd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005fd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fd8:	d11b      	bne.n	8006012 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005fe2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2220      	movs	r2, #32
 8005fee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ffe:	f043 0204 	orr.w	r2, r3, #4
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2200      	movs	r2, #0
 800600a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800600e:	2301      	movs	r3, #1
 8006010:	e000      	b.n	8006014 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006012:	2300      	movs	r3, #0
}
 8006014:	4618      	mov	r0, r3
 8006016:	370c      	adds	r7, #12
 8006018:	46bd      	mov	sp, r7
 800601a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601e:	4770      	bx	lr

08006020 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b086      	sub	sp, #24
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d101      	bne.n	8006032 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800602e:	2301      	movs	r3, #1
 8006030:	e267      	b.n	8006502 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f003 0301 	and.w	r3, r3, #1
 800603a:	2b00      	cmp	r3, #0
 800603c:	d075      	beq.n	800612a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800603e:	4b88      	ldr	r3, [pc, #544]	@ (8006260 <HAL_RCC_OscConfig+0x240>)
 8006040:	689b      	ldr	r3, [r3, #8]
 8006042:	f003 030c 	and.w	r3, r3, #12
 8006046:	2b04      	cmp	r3, #4
 8006048:	d00c      	beq.n	8006064 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800604a:	4b85      	ldr	r3, [pc, #532]	@ (8006260 <HAL_RCC_OscConfig+0x240>)
 800604c:	689b      	ldr	r3, [r3, #8]
 800604e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006052:	2b08      	cmp	r3, #8
 8006054:	d112      	bne.n	800607c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006056:	4b82      	ldr	r3, [pc, #520]	@ (8006260 <HAL_RCC_OscConfig+0x240>)
 8006058:	685b      	ldr	r3, [r3, #4]
 800605a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800605e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006062:	d10b      	bne.n	800607c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006064:	4b7e      	ldr	r3, [pc, #504]	@ (8006260 <HAL_RCC_OscConfig+0x240>)
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800606c:	2b00      	cmp	r3, #0
 800606e:	d05b      	beq.n	8006128 <HAL_RCC_OscConfig+0x108>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d157      	bne.n	8006128 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006078:	2301      	movs	r3, #1
 800607a:	e242      	b.n	8006502 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	685b      	ldr	r3, [r3, #4]
 8006080:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006084:	d106      	bne.n	8006094 <HAL_RCC_OscConfig+0x74>
 8006086:	4b76      	ldr	r3, [pc, #472]	@ (8006260 <HAL_RCC_OscConfig+0x240>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4a75      	ldr	r2, [pc, #468]	@ (8006260 <HAL_RCC_OscConfig+0x240>)
 800608c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006090:	6013      	str	r3, [r2, #0]
 8006092:	e01d      	b.n	80060d0 <HAL_RCC_OscConfig+0xb0>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	685b      	ldr	r3, [r3, #4]
 8006098:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800609c:	d10c      	bne.n	80060b8 <HAL_RCC_OscConfig+0x98>
 800609e:	4b70      	ldr	r3, [pc, #448]	@ (8006260 <HAL_RCC_OscConfig+0x240>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4a6f      	ldr	r2, [pc, #444]	@ (8006260 <HAL_RCC_OscConfig+0x240>)
 80060a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80060a8:	6013      	str	r3, [r2, #0]
 80060aa:	4b6d      	ldr	r3, [pc, #436]	@ (8006260 <HAL_RCC_OscConfig+0x240>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a6c      	ldr	r2, [pc, #432]	@ (8006260 <HAL_RCC_OscConfig+0x240>)
 80060b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80060b4:	6013      	str	r3, [r2, #0]
 80060b6:	e00b      	b.n	80060d0 <HAL_RCC_OscConfig+0xb0>
 80060b8:	4b69      	ldr	r3, [pc, #420]	@ (8006260 <HAL_RCC_OscConfig+0x240>)
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4a68      	ldr	r2, [pc, #416]	@ (8006260 <HAL_RCC_OscConfig+0x240>)
 80060be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80060c2:	6013      	str	r3, [r2, #0]
 80060c4:	4b66      	ldr	r3, [pc, #408]	@ (8006260 <HAL_RCC_OscConfig+0x240>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4a65      	ldr	r2, [pc, #404]	@ (8006260 <HAL_RCC_OscConfig+0x240>)
 80060ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80060ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	685b      	ldr	r3, [r3, #4]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d013      	beq.n	8006100 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060d8:	f7fd fe44 	bl	8003d64 <HAL_GetTick>
 80060dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80060de:	e008      	b.n	80060f2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80060e0:	f7fd fe40 	bl	8003d64 <HAL_GetTick>
 80060e4:	4602      	mov	r2, r0
 80060e6:	693b      	ldr	r3, [r7, #16]
 80060e8:	1ad3      	subs	r3, r2, r3
 80060ea:	2b64      	cmp	r3, #100	@ 0x64
 80060ec:	d901      	bls.n	80060f2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80060ee:	2303      	movs	r3, #3
 80060f0:	e207      	b.n	8006502 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80060f2:	4b5b      	ldr	r3, [pc, #364]	@ (8006260 <HAL_RCC_OscConfig+0x240>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d0f0      	beq.n	80060e0 <HAL_RCC_OscConfig+0xc0>
 80060fe:	e014      	b.n	800612a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006100:	f7fd fe30 	bl	8003d64 <HAL_GetTick>
 8006104:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006106:	e008      	b.n	800611a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006108:	f7fd fe2c 	bl	8003d64 <HAL_GetTick>
 800610c:	4602      	mov	r2, r0
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	1ad3      	subs	r3, r2, r3
 8006112:	2b64      	cmp	r3, #100	@ 0x64
 8006114:	d901      	bls.n	800611a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006116:	2303      	movs	r3, #3
 8006118:	e1f3      	b.n	8006502 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800611a:	4b51      	ldr	r3, [pc, #324]	@ (8006260 <HAL_RCC_OscConfig+0x240>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006122:	2b00      	cmp	r3, #0
 8006124:	d1f0      	bne.n	8006108 <HAL_RCC_OscConfig+0xe8>
 8006126:	e000      	b.n	800612a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006128:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f003 0302 	and.w	r3, r3, #2
 8006132:	2b00      	cmp	r3, #0
 8006134:	d063      	beq.n	80061fe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006136:	4b4a      	ldr	r3, [pc, #296]	@ (8006260 <HAL_RCC_OscConfig+0x240>)
 8006138:	689b      	ldr	r3, [r3, #8]
 800613a:	f003 030c 	and.w	r3, r3, #12
 800613e:	2b00      	cmp	r3, #0
 8006140:	d00b      	beq.n	800615a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006142:	4b47      	ldr	r3, [pc, #284]	@ (8006260 <HAL_RCC_OscConfig+0x240>)
 8006144:	689b      	ldr	r3, [r3, #8]
 8006146:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800614a:	2b08      	cmp	r3, #8
 800614c:	d11c      	bne.n	8006188 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800614e:	4b44      	ldr	r3, [pc, #272]	@ (8006260 <HAL_RCC_OscConfig+0x240>)
 8006150:	685b      	ldr	r3, [r3, #4]
 8006152:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006156:	2b00      	cmp	r3, #0
 8006158:	d116      	bne.n	8006188 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800615a:	4b41      	ldr	r3, [pc, #260]	@ (8006260 <HAL_RCC_OscConfig+0x240>)
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f003 0302 	and.w	r3, r3, #2
 8006162:	2b00      	cmp	r3, #0
 8006164:	d005      	beq.n	8006172 <HAL_RCC_OscConfig+0x152>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	68db      	ldr	r3, [r3, #12]
 800616a:	2b01      	cmp	r3, #1
 800616c:	d001      	beq.n	8006172 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800616e:	2301      	movs	r3, #1
 8006170:	e1c7      	b.n	8006502 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006172:	4b3b      	ldr	r3, [pc, #236]	@ (8006260 <HAL_RCC_OscConfig+0x240>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	691b      	ldr	r3, [r3, #16]
 800617e:	00db      	lsls	r3, r3, #3
 8006180:	4937      	ldr	r1, [pc, #220]	@ (8006260 <HAL_RCC_OscConfig+0x240>)
 8006182:	4313      	orrs	r3, r2
 8006184:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006186:	e03a      	b.n	80061fe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	68db      	ldr	r3, [r3, #12]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d020      	beq.n	80061d2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006190:	4b34      	ldr	r3, [pc, #208]	@ (8006264 <HAL_RCC_OscConfig+0x244>)
 8006192:	2201      	movs	r2, #1
 8006194:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006196:	f7fd fde5 	bl	8003d64 <HAL_GetTick>
 800619a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800619c:	e008      	b.n	80061b0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800619e:	f7fd fde1 	bl	8003d64 <HAL_GetTick>
 80061a2:	4602      	mov	r2, r0
 80061a4:	693b      	ldr	r3, [r7, #16]
 80061a6:	1ad3      	subs	r3, r2, r3
 80061a8:	2b02      	cmp	r3, #2
 80061aa:	d901      	bls.n	80061b0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80061ac:	2303      	movs	r3, #3
 80061ae:	e1a8      	b.n	8006502 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061b0:	4b2b      	ldr	r3, [pc, #172]	@ (8006260 <HAL_RCC_OscConfig+0x240>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f003 0302 	and.w	r3, r3, #2
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d0f0      	beq.n	800619e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061bc:	4b28      	ldr	r3, [pc, #160]	@ (8006260 <HAL_RCC_OscConfig+0x240>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	691b      	ldr	r3, [r3, #16]
 80061c8:	00db      	lsls	r3, r3, #3
 80061ca:	4925      	ldr	r1, [pc, #148]	@ (8006260 <HAL_RCC_OscConfig+0x240>)
 80061cc:	4313      	orrs	r3, r2
 80061ce:	600b      	str	r3, [r1, #0]
 80061d0:	e015      	b.n	80061fe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80061d2:	4b24      	ldr	r3, [pc, #144]	@ (8006264 <HAL_RCC_OscConfig+0x244>)
 80061d4:	2200      	movs	r2, #0
 80061d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061d8:	f7fd fdc4 	bl	8003d64 <HAL_GetTick>
 80061dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80061de:	e008      	b.n	80061f2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80061e0:	f7fd fdc0 	bl	8003d64 <HAL_GetTick>
 80061e4:	4602      	mov	r2, r0
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	1ad3      	subs	r3, r2, r3
 80061ea:	2b02      	cmp	r3, #2
 80061ec:	d901      	bls.n	80061f2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80061ee:	2303      	movs	r3, #3
 80061f0:	e187      	b.n	8006502 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80061f2:	4b1b      	ldr	r3, [pc, #108]	@ (8006260 <HAL_RCC_OscConfig+0x240>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f003 0302 	and.w	r3, r3, #2
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d1f0      	bne.n	80061e0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f003 0308 	and.w	r3, r3, #8
 8006206:	2b00      	cmp	r3, #0
 8006208:	d036      	beq.n	8006278 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	695b      	ldr	r3, [r3, #20]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d016      	beq.n	8006240 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006212:	4b15      	ldr	r3, [pc, #84]	@ (8006268 <HAL_RCC_OscConfig+0x248>)
 8006214:	2201      	movs	r2, #1
 8006216:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006218:	f7fd fda4 	bl	8003d64 <HAL_GetTick>
 800621c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800621e:	e008      	b.n	8006232 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006220:	f7fd fda0 	bl	8003d64 <HAL_GetTick>
 8006224:	4602      	mov	r2, r0
 8006226:	693b      	ldr	r3, [r7, #16]
 8006228:	1ad3      	subs	r3, r2, r3
 800622a:	2b02      	cmp	r3, #2
 800622c:	d901      	bls.n	8006232 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800622e:	2303      	movs	r3, #3
 8006230:	e167      	b.n	8006502 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006232:	4b0b      	ldr	r3, [pc, #44]	@ (8006260 <HAL_RCC_OscConfig+0x240>)
 8006234:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006236:	f003 0302 	and.w	r3, r3, #2
 800623a:	2b00      	cmp	r3, #0
 800623c:	d0f0      	beq.n	8006220 <HAL_RCC_OscConfig+0x200>
 800623e:	e01b      	b.n	8006278 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006240:	4b09      	ldr	r3, [pc, #36]	@ (8006268 <HAL_RCC_OscConfig+0x248>)
 8006242:	2200      	movs	r2, #0
 8006244:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006246:	f7fd fd8d 	bl	8003d64 <HAL_GetTick>
 800624a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800624c:	e00e      	b.n	800626c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800624e:	f7fd fd89 	bl	8003d64 <HAL_GetTick>
 8006252:	4602      	mov	r2, r0
 8006254:	693b      	ldr	r3, [r7, #16]
 8006256:	1ad3      	subs	r3, r2, r3
 8006258:	2b02      	cmp	r3, #2
 800625a:	d907      	bls.n	800626c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800625c:	2303      	movs	r3, #3
 800625e:	e150      	b.n	8006502 <HAL_RCC_OscConfig+0x4e2>
 8006260:	40023800 	.word	0x40023800
 8006264:	42470000 	.word	0x42470000
 8006268:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800626c:	4b88      	ldr	r3, [pc, #544]	@ (8006490 <HAL_RCC_OscConfig+0x470>)
 800626e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006270:	f003 0302 	and.w	r3, r3, #2
 8006274:	2b00      	cmp	r3, #0
 8006276:	d1ea      	bne.n	800624e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f003 0304 	and.w	r3, r3, #4
 8006280:	2b00      	cmp	r3, #0
 8006282:	f000 8097 	beq.w	80063b4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006286:	2300      	movs	r3, #0
 8006288:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800628a:	4b81      	ldr	r3, [pc, #516]	@ (8006490 <HAL_RCC_OscConfig+0x470>)
 800628c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800628e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006292:	2b00      	cmp	r3, #0
 8006294:	d10f      	bne.n	80062b6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006296:	2300      	movs	r3, #0
 8006298:	60bb      	str	r3, [r7, #8]
 800629a:	4b7d      	ldr	r3, [pc, #500]	@ (8006490 <HAL_RCC_OscConfig+0x470>)
 800629c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800629e:	4a7c      	ldr	r2, [pc, #496]	@ (8006490 <HAL_RCC_OscConfig+0x470>)
 80062a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80062a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80062a6:	4b7a      	ldr	r3, [pc, #488]	@ (8006490 <HAL_RCC_OscConfig+0x470>)
 80062a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80062ae:	60bb      	str	r3, [r7, #8]
 80062b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80062b2:	2301      	movs	r3, #1
 80062b4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062b6:	4b77      	ldr	r3, [pc, #476]	@ (8006494 <HAL_RCC_OscConfig+0x474>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d118      	bne.n	80062f4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80062c2:	4b74      	ldr	r3, [pc, #464]	@ (8006494 <HAL_RCC_OscConfig+0x474>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	4a73      	ldr	r2, [pc, #460]	@ (8006494 <HAL_RCC_OscConfig+0x474>)
 80062c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80062cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80062ce:	f7fd fd49 	bl	8003d64 <HAL_GetTick>
 80062d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062d4:	e008      	b.n	80062e8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80062d6:	f7fd fd45 	bl	8003d64 <HAL_GetTick>
 80062da:	4602      	mov	r2, r0
 80062dc:	693b      	ldr	r3, [r7, #16]
 80062de:	1ad3      	subs	r3, r2, r3
 80062e0:	2b02      	cmp	r3, #2
 80062e2:	d901      	bls.n	80062e8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80062e4:	2303      	movs	r3, #3
 80062e6:	e10c      	b.n	8006502 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062e8:	4b6a      	ldr	r3, [pc, #424]	@ (8006494 <HAL_RCC_OscConfig+0x474>)
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d0f0      	beq.n	80062d6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	689b      	ldr	r3, [r3, #8]
 80062f8:	2b01      	cmp	r3, #1
 80062fa:	d106      	bne.n	800630a <HAL_RCC_OscConfig+0x2ea>
 80062fc:	4b64      	ldr	r3, [pc, #400]	@ (8006490 <HAL_RCC_OscConfig+0x470>)
 80062fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006300:	4a63      	ldr	r2, [pc, #396]	@ (8006490 <HAL_RCC_OscConfig+0x470>)
 8006302:	f043 0301 	orr.w	r3, r3, #1
 8006306:	6713      	str	r3, [r2, #112]	@ 0x70
 8006308:	e01c      	b.n	8006344 <HAL_RCC_OscConfig+0x324>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	689b      	ldr	r3, [r3, #8]
 800630e:	2b05      	cmp	r3, #5
 8006310:	d10c      	bne.n	800632c <HAL_RCC_OscConfig+0x30c>
 8006312:	4b5f      	ldr	r3, [pc, #380]	@ (8006490 <HAL_RCC_OscConfig+0x470>)
 8006314:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006316:	4a5e      	ldr	r2, [pc, #376]	@ (8006490 <HAL_RCC_OscConfig+0x470>)
 8006318:	f043 0304 	orr.w	r3, r3, #4
 800631c:	6713      	str	r3, [r2, #112]	@ 0x70
 800631e:	4b5c      	ldr	r3, [pc, #368]	@ (8006490 <HAL_RCC_OscConfig+0x470>)
 8006320:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006322:	4a5b      	ldr	r2, [pc, #364]	@ (8006490 <HAL_RCC_OscConfig+0x470>)
 8006324:	f043 0301 	orr.w	r3, r3, #1
 8006328:	6713      	str	r3, [r2, #112]	@ 0x70
 800632a:	e00b      	b.n	8006344 <HAL_RCC_OscConfig+0x324>
 800632c:	4b58      	ldr	r3, [pc, #352]	@ (8006490 <HAL_RCC_OscConfig+0x470>)
 800632e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006330:	4a57      	ldr	r2, [pc, #348]	@ (8006490 <HAL_RCC_OscConfig+0x470>)
 8006332:	f023 0301 	bic.w	r3, r3, #1
 8006336:	6713      	str	r3, [r2, #112]	@ 0x70
 8006338:	4b55      	ldr	r3, [pc, #340]	@ (8006490 <HAL_RCC_OscConfig+0x470>)
 800633a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800633c:	4a54      	ldr	r2, [pc, #336]	@ (8006490 <HAL_RCC_OscConfig+0x470>)
 800633e:	f023 0304 	bic.w	r3, r3, #4
 8006342:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	689b      	ldr	r3, [r3, #8]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d015      	beq.n	8006378 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800634c:	f7fd fd0a 	bl	8003d64 <HAL_GetTick>
 8006350:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006352:	e00a      	b.n	800636a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006354:	f7fd fd06 	bl	8003d64 <HAL_GetTick>
 8006358:	4602      	mov	r2, r0
 800635a:	693b      	ldr	r3, [r7, #16]
 800635c:	1ad3      	subs	r3, r2, r3
 800635e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006362:	4293      	cmp	r3, r2
 8006364:	d901      	bls.n	800636a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006366:	2303      	movs	r3, #3
 8006368:	e0cb      	b.n	8006502 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800636a:	4b49      	ldr	r3, [pc, #292]	@ (8006490 <HAL_RCC_OscConfig+0x470>)
 800636c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800636e:	f003 0302 	and.w	r3, r3, #2
 8006372:	2b00      	cmp	r3, #0
 8006374:	d0ee      	beq.n	8006354 <HAL_RCC_OscConfig+0x334>
 8006376:	e014      	b.n	80063a2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006378:	f7fd fcf4 	bl	8003d64 <HAL_GetTick>
 800637c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800637e:	e00a      	b.n	8006396 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006380:	f7fd fcf0 	bl	8003d64 <HAL_GetTick>
 8006384:	4602      	mov	r2, r0
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	1ad3      	subs	r3, r2, r3
 800638a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800638e:	4293      	cmp	r3, r2
 8006390:	d901      	bls.n	8006396 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006392:	2303      	movs	r3, #3
 8006394:	e0b5      	b.n	8006502 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006396:	4b3e      	ldr	r3, [pc, #248]	@ (8006490 <HAL_RCC_OscConfig+0x470>)
 8006398:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800639a:	f003 0302 	and.w	r3, r3, #2
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d1ee      	bne.n	8006380 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80063a2:	7dfb      	ldrb	r3, [r7, #23]
 80063a4:	2b01      	cmp	r3, #1
 80063a6:	d105      	bne.n	80063b4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80063a8:	4b39      	ldr	r3, [pc, #228]	@ (8006490 <HAL_RCC_OscConfig+0x470>)
 80063aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063ac:	4a38      	ldr	r2, [pc, #224]	@ (8006490 <HAL_RCC_OscConfig+0x470>)
 80063ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80063b2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	699b      	ldr	r3, [r3, #24]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	f000 80a1 	beq.w	8006500 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80063be:	4b34      	ldr	r3, [pc, #208]	@ (8006490 <HAL_RCC_OscConfig+0x470>)
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	f003 030c 	and.w	r3, r3, #12
 80063c6:	2b08      	cmp	r3, #8
 80063c8:	d05c      	beq.n	8006484 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	699b      	ldr	r3, [r3, #24]
 80063ce:	2b02      	cmp	r3, #2
 80063d0:	d141      	bne.n	8006456 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80063d2:	4b31      	ldr	r3, [pc, #196]	@ (8006498 <HAL_RCC_OscConfig+0x478>)
 80063d4:	2200      	movs	r2, #0
 80063d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063d8:	f7fd fcc4 	bl	8003d64 <HAL_GetTick>
 80063dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80063de:	e008      	b.n	80063f2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063e0:	f7fd fcc0 	bl	8003d64 <HAL_GetTick>
 80063e4:	4602      	mov	r2, r0
 80063e6:	693b      	ldr	r3, [r7, #16]
 80063e8:	1ad3      	subs	r3, r2, r3
 80063ea:	2b02      	cmp	r3, #2
 80063ec:	d901      	bls.n	80063f2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80063ee:	2303      	movs	r3, #3
 80063f0:	e087      	b.n	8006502 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80063f2:	4b27      	ldr	r3, [pc, #156]	@ (8006490 <HAL_RCC_OscConfig+0x470>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d1f0      	bne.n	80063e0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	69da      	ldr	r2, [r3, #28]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6a1b      	ldr	r3, [r3, #32]
 8006406:	431a      	orrs	r2, r3
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800640c:	019b      	lsls	r3, r3, #6
 800640e:	431a      	orrs	r2, r3
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006414:	085b      	lsrs	r3, r3, #1
 8006416:	3b01      	subs	r3, #1
 8006418:	041b      	lsls	r3, r3, #16
 800641a:	431a      	orrs	r2, r3
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006420:	061b      	lsls	r3, r3, #24
 8006422:	491b      	ldr	r1, [pc, #108]	@ (8006490 <HAL_RCC_OscConfig+0x470>)
 8006424:	4313      	orrs	r3, r2
 8006426:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006428:	4b1b      	ldr	r3, [pc, #108]	@ (8006498 <HAL_RCC_OscConfig+0x478>)
 800642a:	2201      	movs	r2, #1
 800642c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800642e:	f7fd fc99 	bl	8003d64 <HAL_GetTick>
 8006432:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006434:	e008      	b.n	8006448 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006436:	f7fd fc95 	bl	8003d64 <HAL_GetTick>
 800643a:	4602      	mov	r2, r0
 800643c:	693b      	ldr	r3, [r7, #16]
 800643e:	1ad3      	subs	r3, r2, r3
 8006440:	2b02      	cmp	r3, #2
 8006442:	d901      	bls.n	8006448 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006444:	2303      	movs	r3, #3
 8006446:	e05c      	b.n	8006502 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006448:	4b11      	ldr	r3, [pc, #68]	@ (8006490 <HAL_RCC_OscConfig+0x470>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006450:	2b00      	cmp	r3, #0
 8006452:	d0f0      	beq.n	8006436 <HAL_RCC_OscConfig+0x416>
 8006454:	e054      	b.n	8006500 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006456:	4b10      	ldr	r3, [pc, #64]	@ (8006498 <HAL_RCC_OscConfig+0x478>)
 8006458:	2200      	movs	r2, #0
 800645a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800645c:	f7fd fc82 	bl	8003d64 <HAL_GetTick>
 8006460:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006462:	e008      	b.n	8006476 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006464:	f7fd fc7e 	bl	8003d64 <HAL_GetTick>
 8006468:	4602      	mov	r2, r0
 800646a:	693b      	ldr	r3, [r7, #16]
 800646c:	1ad3      	subs	r3, r2, r3
 800646e:	2b02      	cmp	r3, #2
 8006470:	d901      	bls.n	8006476 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006472:	2303      	movs	r3, #3
 8006474:	e045      	b.n	8006502 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006476:	4b06      	ldr	r3, [pc, #24]	@ (8006490 <HAL_RCC_OscConfig+0x470>)
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800647e:	2b00      	cmp	r3, #0
 8006480:	d1f0      	bne.n	8006464 <HAL_RCC_OscConfig+0x444>
 8006482:	e03d      	b.n	8006500 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	699b      	ldr	r3, [r3, #24]
 8006488:	2b01      	cmp	r3, #1
 800648a:	d107      	bne.n	800649c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800648c:	2301      	movs	r3, #1
 800648e:	e038      	b.n	8006502 <HAL_RCC_OscConfig+0x4e2>
 8006490:	40023800 	.word	0x40023800
 8006494:	40007000 	.word	0x40007000
 8006498:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800649c:	4b1b      	ldr	r3, [pc, #108]	@ (800650c <HAL_RCC_OscConfig+0x4ec>)
 800649e:	685b      	ldr	r3, [r3, #4]
 80064a0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	699b      	ldr	r3, [r3, #24]
 80064a6:	2b01      	cmp	r3, #1
 80064a8:	d028      	beq.n	80064fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80064b4:	429a      	cmp	r2, r3
 80064b6:	d121      	bne.n	80064fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80064c2:	429a      	cmp	r2, r3
 80064c4:	d11a      	bne.n	80064fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80064c6:	68fa      	ldr	r2, [r7, #12]
 80064c8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80064cc:	4013      	ands	r3, r2
 80064ce:	687a      	ldr	r2, [r7, #4]
 80064d0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80064d2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d111      	bne.n	80064fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064e2:	085b      	lsrs	r3, r3, #1
 80064e4:	3b01      	subs	r3, #1
 80064e6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80064e8:	429a      	cmp	r2, r3
 80064ea:	d107      	bne.n	80064fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064f6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80064f8:	429a      	cmp	r2, r3
 80064fa:	d001      	beq.n	8006500 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80064fc:	2301      	movs	r3, #1
 80064fe:	e000      	b.n	8006502 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006500:	2300      	movs	r3, #0
}
 8006502:	4618      	mov	r0, r3
 8006504:	3718      	adds	r7, #24
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}
 800650a:	bf00      	nop
 800650c:	40023800 	.word	0x40023800

08006510 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b084      	sub	sp, #16
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
 8006518:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d101      	bne.n	8006524 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006520:	2301      	movs	r3, #1
 8006522:	e0cc      	b.n	80066be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006524:	4b68      	ldr	r3, [pc, #416]	@ (80066c8 <HAL_RCC_ClockConfig+0x1b8>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f003 0307 	and.w	r3, r3, #7
 800652c:	683a      	ldr	r2, [r7, #0]
 800652e:	429a      	cmp	r2, r3
 8006530:	d90c      	bls.n	800654c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006532:	4b65      	ldr	r3, [pc, #404]	@ (80066c8 <HAL_RCC_ClockConfig+0x1b8>)
 8006534:	683a      	ldr	r2, [r7, #0]
 8006536:	b2d2      	uxtb	r2, r2
 8006538:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800653a:	4b63      	ldr	r3, [pc, #396]	@ (80066c8 <HAL_RCC_ClockConfig+0x1b8>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f003 0307 	and.w	r3, r3, #7
 8006542:	683a      	ldr	r2, [r7, #0]
 8006544:	429a      	cmp	r2, r3
 8006546:	d001      	beq.n	800654c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006548:	2301      	movs	r3, #1
 800654a:	e0b8      	b.n	80066be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f003 0302 	and.w	r3, r3, #2
 8006554:	2b00      	cmp	r3, #0
 8006556:	d020      	beq.n	800659a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f003 0304 	and.w	r3, r3, #4
 8006560:	2b00      	cmp	r3, #0
 8006562:	d005      	beq.n	8006570 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006564:	4b59      	ldr	r3, [pc, #356]	@ (80066cc <HAL_RCC_ClockConfig+0x1bc>)
 8006566:	689b      	ldr	r3, [r3, #8]
 8006568:	4a58      	ldr	r2, [pc, #352]	@ (80066cc <HAL_RCC_ClockConfig+0x1bc>)
 800656a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800656e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f003 0308 	and.w	r3, r3, #8
 8006578:	2b00      	cmp	r3, #0
 800657a:	d005      	beq.n	8006588 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800657c:	4b53      	ldr	r3, [pc, #332]	@ (80066cc <HAL_RCC_ClockConfig+0x1bc>)
 800657e:	689b      	ldr	r3, [r3, #8]
 8006580:	4a52      	ldr	r2, [pc, #328]	@ (80066cc <HAL_RCC_ClockConfig+0x1bc>)
 8006582:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006586:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006588:	4b50      	ldr	r3, [pc, #320]	@ (80066cc <HAL_RCC_ClockConfig+0x1bc>)
 800658a:	689b      	ldr	r3, [r3, #8]
 800658c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	689b      	ldr	r3, [r3, #8]
 8006594:	494d      	ldr	r1, [pc, #308]	@ (80066cc <HAL_RCC_ClockConfig+0x1bc>)
 8006596:	4313      	orrs	r3, r2
 8006598:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f003 0301 	and.w	r3, r3, #1
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d044      	beq.n	8006630 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	2b01      	cmp	r3, #1
 80065ac:	d107      	bne.n	80065be <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80065ae:	4b47      	ldr	r3, [pc, #284]	@ (80066cc <HAL_RCC_ClockConfig+0x1bc>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d119      	bne.n	80065ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80065ba:	2301      	movs	r3, #1
 80065bc:	e07f      	b.n	80066be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	685b      	ldr	r3, [r3, #4]
 80065c2:	2b02      	cmp	r3, #2
 80065c4:	d003      	beq.n	80065ce <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80065ca:	2b03      	cmp	r3, #3
 80065cc:	d107      	bne.n	80065de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80065ce:	4b3f      	ldr	r3, [pc, #252]	@ (80066cc <HAL_RCC_ClockConfig+0x1bc>)
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d109      	bne.n	80065ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80065da:	2301      	movs	r3, #1
 80065dc:	e06f      	b.n	80066be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80065de:	4b3b      	ldr	r3, [pc, #236]	@ (80066cc <HAL_RCC_ClockConfig+0x1bc>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f003 0302 	and.w	r3, r3, #2
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d101      	bne.n	80065ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80065ea:	2301      	movs	r3, #1
 80065ec:	e067      	b.n	80066be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80065ee:	4b37      	ldr	r3, [pc, #220]	@ (80066cc <HAL_RCC_ClockConfig+0x1bc>)
 80065f0:	689b      	ldr	r3, [r3, #8]
 80065f2:	f023 0203 	bic.w	r2, r3, #3
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	685b      	ldr	r3, [r3, #4]
 80065fa:	4934      	ldr	r1, [pc, #208]	@ (80066cc <HAL_RCC_ClockConfig+0x1bc>)
 80065fc:	4313      	orrs	r3, r2
 80065fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006600:	f7fd fbb0 	bl	8003d64 <HAL_GetTick>
 8006604:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006606:	e00a      	b.n	800661e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006608:	f7fd fbac 	bl	8003d64 <HAL_GetTick>
 800660c:	4602      	mov	r2, r0
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	1ad3      	subs	r3, r2, r3
 8006612:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006616:	4293      	cmp	r3, r2
 8006618:	d901      	bls.n	800661e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800661a:	2303      	movs	r3, #3
 800661c:	e04f      	b.n	80066be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800661e:	4b2b      	ldr	r3, [pc, #172]	@ (80066cc <HAL_RCC_ClockConfig+0x1bc>)
 8006620:	689b      	ldr	r3, [r3, #8]
 8006622:	f003 020c 	and.w	r2, r3, #12
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	685b      	ldr	r3, [r3, #4]
 800662a:	009b      	lsls	r3, r3, #2
 800662c:	429a      	cmp	r2, r3
 800662e:	d1eb      	bne.n	8006608 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006630:	4b25      	ldr	r3, [pc, #148]	@ (80066c8 <HAL_RCC_ClockConfig+0x1b8>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f003 0307 	and.w	r3, r3, #7
 8006638:	683a      	ldr	r2, [r7, #0]
 800663a:	429a      	cmp	r2, r3
 800663c:	d20c      	bcs.n	8006658 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800663e:	4b22      	ldr	r3, [pc, #136]	@ (80066c8 <HAL_RCC_ClockConfig+0x1b8>)
 8006640:	683a      	ldr	r2, [r7, #0]
 8006642:	b2d2      	uxtb	r2, r2
 8006644:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006646:	4b20      	ldr	r3, [pc, #128]	@ (80066c8 <HAL_RCC_ClockConfig+0x1b8>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f003 0307 	and.w	r3, r3, #7
 800664e:	683a      	ldr	r2, [r7, #0]
 8006650:	429a      	cmp	r2, r3
 8006652:	d001      	beq.n	8006658 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006654:	2301      	movs	r3, #1
 8006656:	e032      	b.n	80066be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f003 0304 	and.w	r3, r3, #4
 8006660:	2b00      	cmp	r3, #0
 8006662:	d008      	beq.n	8006676 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006664:	4b19      	ldr	r3, [pc, #100]	@ (80066cc <HAL_RCC_ClockConfig+0x1bc>)
 8006666:	689b      	ldr	r3, [r3, #8]
 8006668:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	68db      	ldr	r3, [r3, #12]
 8006670:	4916      	ldr	r1, [pc, #88]	@ (80066cc <HAL_RCC_ClockConfig+0x1bc>)
 8006672:	4313      	orrs	r3, r2
 8006674:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f003 0308 	and.w	r3, r3, #8
 800667e:	2b00      	cmp	r3, #0
 8006680:	d009      	beq.n	8006696 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006682:	4b12      	ldr	r3, [pc, #72]	@ (80066cc <HAL_RCC_ClockConfig+0x1bc>)
 8006684:	689b      	ldr	r3, [r3, #8]
 8006686:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	691b      	ldr	r3, [r3, #16]
 800668e:	00db      	lsls	r3, r3, #3
 8006690:	490e      	ldr	r1, [pc, #56]	@ (80066cc <HAL_RCC_ClockConfig+0x1bc>)
 8006692:	4313      	orrs	r3, r2
 8006694:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006696:	f000 f821 	bl	80066dc <HAL_RCC_GetSysClockFreq>
 800669a:	4602      	mov	r2, r0
 800669c:	4b0b      	ldr	r3, [pc, #44]	@ (80066cc <HAL_RCC_ClockConfig+0x1bc>)
 800669e:	689b      	ldr	r3, [r3, #8]
 80066a0:	091b      	lsrs	r3, r3, #4
 80066a2:	f003 030f 	and.w	r3, r3, #15
 80066a6:	490a      	ldr	r1, [pc, #40]	@ (80066d0 <HAL_RCC_ClockConfig+0x1c0>)
 80066a8:	5ccb      	ldrb	r3, [r1, r3]
 80066aa:	fa22 f303 	lsr.w	r3, r2, r3
 80066ae:	4a09      	ldr	r2, [pc, #36]	@ (80066d4 <HAL_RCC_ClockConfig+0x1c4>)
 80066b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80066b2:	4b09      	ldr	r3, [pc, #36]	@ (80066d8 <HAL_RCC_ClockConfig+0x1c8>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4618      	mov	r0, r3
 80066b8:	f7fd fb10 	bl	8003cdc <HAL_InitTick>

  return HAL_OK;
 80066bc:	2300      	movs	r3, #0
}
 80066be:	4618      	mov	r0, r3
 80066c0:	3710      	adds	r7, #16
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}
 80066c6:	bf00      	nop
 80066c8:	40023c00 	.word	0x40023c00
 80066cc:	40023800 	.word	0x40023800
 80066d0:	0800a550 	.word	0x0800a550
 80066d4:	20000018 	.word	0x20000018
 80066d8:	2000001c 	.word	0x2000001c

080066dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80066dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80066e0:	b094      	sub	sp, #80	@ 0x50
 80066e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80066e4:	2300      	movs	r3, #0
 80066e6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80066e8:	2300      	movs	r3, #0
 80066ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80066ec:	2300      	movs	r3, #0
 80066ee:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80066f0:	2300      	movs	r3, #0
 80066f2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80066f4:	4b79      	ldr	r3, [pc, #484]	@ (80068dc <HAL_RCC_GetSysClockFreq+0x200>)
 80066f6:	689b      	ldr	r3, [r3, #8]
 80066f8:	f003 030c 	and.w	r3, r3, #12
 80066fc:	2b08      	cmp	r3, #8
 80066fe:	d00d      	beq.n	800671c <HAL_RCC_GetSysClockFreq+0x40>
 8006700:	2b08      	cmp	r3, #8
 8006702:	f200 80e1 	bhi.w	80068c8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006706:	2b00      	cmp	r3, #0
 8006708:	d002      	beq.n	8006710 <HAL_RCC_GetSysClockFreq+0x34>
 800670a:	2b04      	cmp	r3, #4
 800670c:	d003      	beq.n	8006716 <HAL_RCC_GetSysClockFreq+0x3a>
 800670e:	e0db      	b.n	80068c8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006710:	4b73      	ldr	r3, [pc, #460]	@ (80068e0 <HAL_RCC_GetSysClockFreq+0x204>)
 8006712:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006714:	e0db      	b.n	80068ce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006716:	4b73      	ldr	r3, [pc, #460]	@ (80068e4 <HAL_RCC_GetSysClockFreq+0x208>)
 8006718:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800671a:	e0d8      	b.n	80068ce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800671c:	4b6f      	ldr	r3, [pc, #444]	@ (80068dc <HAL_RCC_GetSysClockFreq+0x200>)
 800671e:	685b      	ldr	r3, [r3, #4]
 8006720:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006724:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006726:	4b6d      	ldr	r3, [pc, #436]	@ (80068dc <HAL_RCC_GetSysClockFreq+0x200>)
 8006728:	685b      	ldr	r3, [r3, #4]
 800672a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800672e:	2b00      	cmp	r3, #0
 8006730:	d063      	beq.n	80067fa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006732:	4b6a      	ldr	r3, [pc, #424]	@ (80068dc <HAL_RCC_GetSysClockFreq+0x200>)
 8006734:	685b      	ldr	r3, [r3, #4]
 8006736:	099b      	lsrs	r3, r3, #6
 8006738:	2200      	movs	r2, #0
 800673a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800673c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800673e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006740:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006744:	633b      	str	r3, [r7, #48]	@ 0x30
 8006746:	2300      	movs	r3, #0
 8006748:	637b      	str	r3, [r7, #52]	@ 0x34
 800674a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800674e:	4622      	mov	r2, r4
 8006750:	462b      	mov	r3, r5
 8006752:	f04f 0000 	mov.w	r0, #0
 8006756:	f04f 0100 	mov.w	r1, #0
 800675a:	0159      	lsls	r1, r3, #5
 800675c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006760:	0150      	lsls	r0, r2, #5
 8006762:	4602      	mov	r2, r0
 8006764:	460b      	mov	r3, r1
 8006766:	4621      	mov	r1, r4
 8006768:	1a51      	subs	r1, r2, r1
 800676a:	6139      	str	r1, [r7, #16]
 800676c:	4629      	mov	r1, r5
 800676e:	eb63 0301 	sbc.w	r3, r3, r1
 8006772:	617b      	str	r3, [r7, #20]
 8006774:	f04f 0200 	mov.w	r2, #0
 8006778:	f04f 0300 	mov.w	r3, #0
 800677c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006780:	4659      	mov	r1, fp
 8006782:	018b      	lsls	r3, r1, #6
 8006784:	4651      	mov	r1, sl
 8006786:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800678a:	4651      	mov	r1, sl
 800678c:	018a      	lsls	r2, r1, #6
 800678e:	4651      	mov	r1, sl
 8006790:	ebb2 0801 	subs.w	r8, r2, r1
 8006794:	4659      	mov	r1, fp
 8006796:	eb63 0901 	sbc.w	r9, r3, r1
 800679a:	f04f 0200 	mov.w	r2, #0
 800679e:	f04f 0300 	mov.w	r3, #0
 80067a2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80067a6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80067aa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80067ae:	4690      	mov	r8, r2
 80067b0:	4699      	mov	r9, r3
 80067b2:	4623      	mov	r3, r4
 80067b4:	eb18 0303 	adds.w	r3, r8, r3
 80067b8:	60bb      	str	r3, [r7, #8]
 80067ba:	462b      	mov	r3, r5
 80067bc:	eb49 0303 	adc.w	r3, r9, r3
 80067c0:	60fb      	str	r3, [r7, #12]
 80067c2:	f04f 0200 	mov.w	r2, #0
 80067c6:	f04f 0300 	mov.w	r3, #0
 80067ca:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80067ce:	4629      	mov	r1, r5
 80067d0:	024b      	lsls	r3, r1, #9
 80067d2:	4621      	mov	r1, r4
 80067d4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80067d8:	4621      	mov	r1, r4
 80067da:	024a      	lsls	r2, r1, #9
 80067dc:	4610      	mov	r0, r2
 80067de:	4619      	mov	r1, r3
 80067e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80067e2:	2200      	movs	r2, #0
 80067e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80067e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80067e8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80067ec:	f7fa f9e4 	bl	8000bb8 <__aeabi_uldivmod>
 80067f0:	4602      	mov	r2, r0
 80067f2:	460b      	mov	r3, r1
 80067f4:	4613      	mov	r3, r2
 80067f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80067f8:	e058      	b.n	80068ac <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80067fa:	4b38      	ldr	r3, [pc, #224]	@ (80068dc <HAL_RCC_GetSysClockFreq+0x200>)
 80067fc:	685b      	ldr	r3, [r3, #4]
 80067fe:	099b      	lsrs	r3, r3, #6
 8006800:	2200      	movs	r2, #0
 8006802:	4618      	mov	r0, r3
 8006804:	4611      	mov	r1, r2
 8006806:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800680a:	623b      	str	r3, [r7, #32]
 800680c:	2300      	movs	r3, #0
 800680e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006810:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006814:	4642      	mov	r2, r8
 8006816:	464b      	mov	r3, r9
 8006818:	f04f 0000 	mov.w	r0, #0
 800681c:	f04f 0100 	mov.w	r1, #0
 8006820:	0159      	lsls	r1, r3, #5
 8006822:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006826:	0150      	lsls	r0, r2, #5
 8006828:	4602      	mov	r2, r0
 800682a:	460b      	mov	r3, r1
 800682c:	4641      	mov	r1, r8
 800682e:	ebb2 0a01 	subs.w	sl, r2, r1
 8006832:	4649      	mov	r1, r9
 8006834:	eb63 0b01 	sbc.w	fp, r3, r1
 8006838:	f04f 0200 	mov.w	r2, #0
 800683c:	f04f 0300 	mov.w	r3, #0
 8006840:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006844:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006848:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800684c:	ebb2 040a 	subs.w	r4, r2, sl
 8006850:	eb63 050b 	sbc.w	r5, r3, fp
 8006854:	f04f 0200 	mov.w	r2, #0
 8006858:	f04f 0300 	mov.w	r3, #0
 800685c:	00eb      	lsls	r3, r5, #3
 800685e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006862:	00e2      	lsls	r2, r4, #3
 8006864:	4614      	mov	r4, r2
 8006866:	461d      	mov	r5, r3
 8006868:	4643      	mov	r3, r8
 800686a:	18e3      	adds	r3, r4, r3
 800686c:	603b      	str	r3, [r7, #0]
 800686e:	464b      	mov	r3, r9
 8006870:	eb45 0303 	adc.w	r3, r5, r3
 8006874:	607b      	str	r3, [r7, #4]
 8006876:	f04f 0200 	mov.w	r2, #0
 800687a:	f04f 0300 	mov.w	r3, #0
 800687e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006882:	4629      	mov	r1, r5
 8006884:	028b      	lsls	r3, r1, #10
 8006886:	4621      	mov	r1, r4
 8006888:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800688c:	4621      	mov	r1, r4
 800688e:	028a      	lsls	r2, r1, #10
 8006890:	4610      	mov	r0, r2
 8006892:	4619      	mov	r1, r3
 8006894:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006896:	2200      	movs	r2, #0
 8006898:	61bb      	str	r3, [r7, #24]
 800689a:	61fa      	str	r2, [r7, #28]
 800689c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80068a0:	f7fa f98a 	bl	8000bb8 <__aeabi_uldivmod>
 80068a4:	4602      	mov	r2, r0
 80068a6:	460b      	mov	r3, r1
 80068a8:	4613      	mov	r3, r2
 80068aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80068ac:	4b0b      	ldr	r3, [pc, #44]	@ (80068dc <HAL_RCC_GetSysClockFreq+0x200>)
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	0c1b      	lsrs	r3, r3, #16
 80068b2:	f003 0303 	and.w	r3, r3, #3
 80068b6:	3301      	adds	r3, #1
 80068b8:	005b      	lsls	r3, r3, #1
 80068ba:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80068bc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80068be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80068c4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80068c6:	e002      	b.n	80068ce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80068c8:	4b05      	ldr	r3, [pc, #20]	@ (80068e0 <HAL_RCC_GetSysClockFreq+0x204>)
 80068ca:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80068cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80068ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80068d0:	4618      	mov	r0, r3
 80068d2:	3750      	adds	r7, #80	@ 0x50
 80068d4:	46bd      	mov	sp, r7
 80068d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80068da:	bf00      	nop
 80068dc:	40023800 	.word	0x40023800
 80068e0:	00f42400 	.word	0x00f42400
 80068e4:	007a1200 	.word	0x007a1200

080068e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80068e8:	b480      	push	{r7}
 80068ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80068ec:	4b03      	ldr	r3, [pc, #12]	@ (80068fc <HAL_RCC_GetHCLKFreq+0x14>)
 80068ee:	681b      	ldr	r3, [r3, #0]
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	46bd      	mov	sp, r7
 80068f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f8:	4770      	bx	lr
 80068fa:	bf00      	nop
 80068fc:	20000018 	.word	0x20000018

08006900 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006904:	f7ff fff0 	bl	80068e8 <HAL_RCC_GetHCLKFreq>
 8006908:	4602      	mov	r2, r0
 800690a:	4b05      	ldr	r3, [pc, #20]	@ (8006920 <HAL_RCC_GetPCLK1Freq+0x20>)
 800690c:	689b      	ldr	r3, [r3, #8]
 800690e:	0a9b      	lsrs	r3, r3, #10
 8006910:	f003 0307 	and.w	r3, r3, #7
 8006914:	4903      	ldr	r1, [pc, #12]	@ (8006924 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006916:	5ccb      	ldrb	r3, [r1, r3]
 8006918:	fa22 f303 	lsr.w	r3, r2, r3
}
 800691c:	4618      	mov	r0, r3
 800691e:	bd80      	pop	{r7, pc}
 8006920:	40023800 	.word	0x40023800
 8006924:	0800a560 	.word	0x0800a560

08006928 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006928:	b580      	push	{r7, lr}
 800692a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800692c:	f7ff ffdc 	bl	80068e8 <HAL_RCC_GetHCLKFreq>
 8006930:	4602      	mov	r2, r0
 8006932:	4b05      	ldr	r3, [pc, #20]	@ (8006948 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006934:	689b      	ldr	r3, [r3, #8]
 8006936:	0b5b      	lsrs	r3, r3, #13
 8006938:	f003 0307 	and.w	r3, r3, #7
 800693c:	4903      	ldr	r1, [pc, #12]	@ (800694c <HAL_RCC_GetPCLK2Freq+0x24>)
 800693e:	5ccb      	ldrb	r3, [r1, r3]
 8006940:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006944:	4618      	mov	r0, r3
 8006946:	bd80      	pop	{r7, pc}
 8006948:	40023800 	.word	0x40023800
 800694c:	0800a560 	.word	0x0800a560

08006950 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b082      	sub	sp, #8
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d101      	bne.n	8006962 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800695e:	2301      	movs	r3, #1
 8006960:	e042      	b.n	80069e8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006968:	b2db      	uxtb	r3, r3
 800696a:	2b00      	cmp	r3, #0
 800696c:	d106      	bne.n	800697c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2200      	movs	r2, #0
 8006972:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006976:	6878      	ldr	r0, [r7, #4]
 8006978:	f7fd f830 	bl	80039dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2224      	movs	r2, #36	@ 0x24
 8006980:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	68da      	ldr	r2, [r3, #12]
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006992:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006994:	6878      	ldr	r0, [r7, #4]
 8006996:	f000 f82b 	bl	80069f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	691a      	ldr	r2, [r3, #16]
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80069a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	695a      	ldr	r2, [r3, #20]
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80069b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	68da      	ldr	r2, [r3, #12]
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80069c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2200      	movs	r2, #0
 80069ce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2220      	movs	r2, #32
 80069d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2220      	movs	r2, #32
 80069dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2200      	movs	r2, #0
 80069e4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80069e6:	2300      	movs	r3, #0
}
 80069e8:	4618      	mov	r0, r3
 80069ea:	3708      	adds	r7, #8
 80069ec:	46bd      	mov	sp, r7
 80069ee:	bd80      	pop	{r7, pc}

080069f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80069f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80069f4:	b0c0      	sub	sp, #256	@ 0x100
 80069f6:	af00      	add	r7, sp, #0
 80069f8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80069fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	691b      	ldr	r3, [r3, #16]
 8006a04:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006a08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a0c:	68d9      	ldr	r1, [r3, #12]
 8006a0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a12:	681a      	ldr	r2, [r3, #0]
 8006a14:	ea40 0301 	orr.w	r3, r0, r1
 8006a18:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006a1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a1e:	689a      	ldr	r2, [r3, #8]
 8006a20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a24:	691b      	ldr	r3, [r3, #16]
 8006a26:	431a      	orrs	r2, r3
 8006a28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a2c:	695b      	ldr	r3, [r3, #20]
 8006a2e:	431a      	orrs	r2, r3
 8006a30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a34:	69db      	ldr	r3, [r3, #28]
 8006a36:	4313      	orrs	r3, r2
 8006a38:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006a3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	68db      	ldr	r3, [r3, #12]
 8006a44:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006a48:	f021 010c 	bic.w	r1, r1, #12
 8006a4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a50:	681a      	ldr	r2, [r3, #0]
 8006a52:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006a56:	430b      	orrs	r3, r1
 8006a58:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006a5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	695b      	ldr	r3, [r3, #20]
 8006a62:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006a66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a6a:	6999      	ldr	r1, [r3, #24]
 8006a6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a70:	681a      	ldr	r2, [r3, #0]
 8006a72:	ea40 0301 	orr.w	r3, r0, r1
 8006a76:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006a78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a7c:	681a      	ldr	r2, [r3, #0]
 8006a7e:	4b8f      	ldr	r3, [pc, #572]	@ (8006cbc <UART_SetConfig+0x2cc>)
 8006a80:	429a      	cmp	r2, r3
 8006a82:	d005      	beq.n	8006a90 <UART_SetConfig+0xa0>
 8006a84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a88:	681a      	ldr	r2, [r3, #0]
 8006a8a:	4b8d      	ldr	r3, [pc, #564]	@ (8006cc0 <UART_SetConfig+0x2d0>)
 8006a8c:	429a      	cmp	r2, r3
 8006a8e:	d104      	bne.n	8006a9a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006a90:	f7ff ff4a 	bl	8006928 <HAL_RCC_GetPCLK2Freq>
 8006a94:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006a98:	e003      	b.n	8006aa2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006a9a:	f7ff ff31 	bl	8006900 <HAL_RCC_GetPCLK1Freq>
 8006a9e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006aa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006aa6:	69db      	ldr	r3, [r3, #28]
 8006aa8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006aac:	f040 810c 	bne.w	8006cc8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006ab0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006aba:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006abe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006ac2:	4622      	mov	r2, r4
 8006ac4:	462b      	mov	r3, r5
 8006ac6:	1891      	adds	r1, r2, r2
 8006ac8:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006aca:	415b      	adcs	r3, r3
 8006acc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006ace:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006ad2:	4621      	mov	r1, r4
 8006ad4:	eb12 0801 	adds.w	r8, r2, r1
 8006ad8:	4629      	mov	r1, r5
 8006ada:	eb43 0901 	adc.w	r9, r3, r1
 8006ade:	f04f 0200 	mov.w	r2, #0
 8006ae2:	f04f 0300 	mov.w	r3, #0
 8006ae6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006aea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006aee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006af2:	4690      	mov	r8, r2
 8006af4:	4699      	mov	r9, r3
 8006af6:	4623      	mov	r3, r4
 8006af8:	eb18 0303 	adds.w	r3, r8, r3
 8006afc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006b00:	462b      	mov	r3, r5
 8006b02:	eb49 0303 	adc.w	r3, r9, r3
 8006b06:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006b0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b0e:	685b      	ldr	r3, [r3, #4]
 8006b10:	2200      	movs	r2, #0
 8006b12:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006b16:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006b1a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006b1e:	460b      	mov	r3, r1
 8006b20:	18db      	adds	r3, r3, r3
 8006b22:	653b      	str	r3, [r7, #80]	@ 0x50
 8006b24:	4613      	mov	r3, r2
 8006b26:	eb42 0303 	adc.w	r3, r2, r3
 8006b2a:	657b      	str	r3, [r7, #84]	@ 0x54
 8006b2c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006b30:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006b34:	f7fa f840 	bl	8000bb8 <__aeabi_uldivmod>
 8006b38:	4602      	mov	r2, r0
 8006b3a:	460b      	mov	r3, r1
 8006b3c:	4b61      	ldr	r3, [pc, #388]	@ (8006cc4 <UART_SetConfig+0x2d4>)
 8006b3e:	fba3 2302 	umull	r2, r3, r3, r2
 8006b42:	095b      	lsrs	r3, r3, #5
 8006b44:	011c      	lsls	r4, r3, #4
 8006b46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006b50:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006b54:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006b58:	4642      	mov	r2, r8
 8006b5a:	464b      	mov	r3, r9
 8006b5c:	1891      	adds	r1, r2, r2
 8006b5e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006b60:	415b      	adcs	r3, r3
 8006b62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b64:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006b68:	4641      	mov	r1, r8
 8006b6a:	eb12 0a01 	adds.w	sl, r2, r1
 8006b6e:	4649      	mov	r1, r9
 8006b70:	eb43 0b01 	adc.w	fp, r3, r1
 8006b74:	f04f 0200 	mov.w	r2, #0
 8006b78:	f04f 0300 	mov.w	r3, #0
 8006b7c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006b80:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006b84:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006b88:	4692      	mov	sl, r2
 8006b8a:	469b      	mov	fp, r3
 8006b8c:	4643      	mov	r3, r8
 8006b8e:	eb1a 0303 	adds.w	r3, sl, r3
 8006b92:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006b96:	464b      	mov	r3, r9
 8006b98:	eb4b 0303 	adc.w	r3, fp, r3
 8006b9c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006ba0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006bac:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006bb0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006bb4:	460b      	mov	r3, r1
 8006bb6:	18db      	adds	r3, r3, r3
 8006bb8:	643b      	str	r3, [r7, #64]	@ 0x40
 8006bba:	4613      	mov	r3, r2
 8006bbc:	eb42 0303 	adc.w	r3, r2, r3
 8006bc0:	647b      	str	r3, [r7, #68]	@ 0x44
 8006bc2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006bc6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006bca:	f7f9 fff5 	bl	8000bb8 <__aeabi_uldivmod>
 8006bce:	4602      	mov	r2, r0
 8006bd0:	460b      	mov	r3, r1
 8006bd2:	4611      	mov	r1, r2
 8006bd4:	4b3b      	ldr	r3, [pc, #236]	@ (8006cc4 <UART_SetConfig+0x2d4>)
 8006bd6:	fba3 2301 	umull	r2, r3, r3, r1
 8006bda:	095b      	lsrs	r3, r3, #5
 8006bdc:	2264      	movs	r2, #100	@ 0x64
 8006bde:	fb02 f303 	mul.w	r3, r2, r3
 8006be2:	1acb      	subs	r3, r1, r3
 8006be4:	00db      	lsls	r3, r3, #3
 8006be6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006bea:	4b36      	ldr	r3, [pc, #216]	@ (8006cc4 <UART_SetConfig+0x2d4>)
 8006bec:	fba3 2302 	umull	r2, r3, r3, r2
 8006bf0:	095b      	lsrs	r3, r3, #5
 8006bf2:	005b      	lsls	r3, r3, #1
 8006bf4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006bf8:	441c      	add	r4, r3
 8006bfa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006bfe:	2200      	movs	r2, #0
 8006c00:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006c04:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006c08:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006c0c:	4642      	mov	r2, r8
 8006c0e:	464b      	mov	r3, r9
 8006c10:	1891      	adds	r1, r2, r2
 8006c12:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006c14:	415b      	adcs	r3, r3
 8006c16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006c18:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006c1c:	4641      	mov	r1, r8
 8006c1e:	1851      	adds	r1, r2, r1
 8006c20:	6339      	str	r1, [r7, #48]	@ 0x30
 8006c22:	4649      	mov	r1, r9
 8006c24:	414b      	adcs	r3, r1
 8006c26:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c28:	f04f 0200 	mov.w	r2, #0
 8006c2c:	f04f 0300 	mov.w	r3, #0
 8006c30:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006c34:	4659      	mov	r1, fp
 8006c36:	00cb      	lsls	r3, r1, #3
 8006c38:	4651      	mov	r1, sl
 8006c3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006c3e:	4651      	mov	r1, sl
 8006c40:	00ca      	lsls	r2, r1, #3
 8006c42:	4610      	mov	r0, r2
 8006c44:	4619      	mov	r1, r3
 8006c46:	4603      	mov	r3, r0
 8006c48:	4642      	mov	r2, r8
 8006c4a:	189b      	adds	r3, r3, r2
 8006c4c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006c50:	464b      	mov	r3, r9
 8006c52:	460a      	mov	r2, r1
 8006c54:	eb42 0303 	adc.w	r3, r2, r3
 8006c58:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006c5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c60:	685b      	ldr	r3, [r3, #4]
 8006c62:	2200      	movs	r2, #0
 8006c64:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006c68:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006c6c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006c70:	460b      	mov	r3, r1
 8006c72:	18db      	adds	r3, r3, r3
 8006c74:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006c76:	4613      	mov	r3, r2
 8006c78:	eb42 0303 	adc.w	r3, r2, r3
 8006c7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006c7e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006c82:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006c86:	f7f9 ff97 	bl	8000bb8 <__aeabi_uldivmod>
 8006c8a:	4602      	mov	r2, r0
 8006c8c:	460b      	mov	r3, r1
 8006c8e:	4b0d      	ldr	r3, [pc, #52]	@ (8006cc4 <UART_SetConfig+0x2d4>)
 8006c90:	fba3 1302 	umull	r1, r3, r3, r2
 8006c94:	095b      	lsrs	r3, r3, #5
 8006c96:	2164      	movs	r1, #100	@ 0x64
 8006c98:	fb01 f303 	mul.w	r3, r1, r3
 8006c9c:	1ad3      	subs	r3, r2, r3
 8006c9e:	00db      	lsls	r3, r3, #3
 8006ca0:	3332      	adds	r3, #50	@ 0x32
 8006ca2:	4a08      	ldr	r2, [pc, #32]	@ (8006cc4 <UART_SetConfig+0x2d4>)
 8006ca4:	fba2 2303 	umull	r2, r3, r2, r3
 8006ca8:	095b      	lsrs	r3, r3, #5
 8006caa:	f003 0207 	and.w	r2, r3, #7
 8006cae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4422      	add	r2, r4
 8006cb6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006cb8:	e106      	b.n	8006ec8 <UART_SetConfig+0x4d8>
 8006cba:	bf00      	nop
 8006cbc:	40011000 	.word	0x40011000
 8006cc0:	40011400 	.word	0x40011400
 8006cc4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006cc8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ccc:	2200      	movs	r2, #0
 8006cce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006cd2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006cd6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006cda:	4642      	mov	r2, r8
 8006cdc:	464b      	mov	r3, r9
 8006cde:	1891      	adds	r1, r2, r2
 8006ce0:	6239      	str	r1, [r7, #32]
 8006ce2:	415b      	adcs	r3, r3
 8006ce4:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ce6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006cea:	4641      	mov	r1, r8
 8006cec:	1854      	adds	r4, r2, r1
 8006cee:	4649      	mov	r1, r9
 8006cf0:	eb43 0501 	adc.w	r5, r3, r1
 8006cf4:	f04f 0200 	mov.w	r2, #0
 8006cf8:	f04f 0300 	mov.w	r3, #0
 8006cfc:	00eb      	lsls	r3, r5, #3
 8006cfe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006d02:	00e2      	lsls	r2, r4, #3
 8006d04:	4614      	mov	r4, r2
 8006d06:	461d      	mov	r5, r3
 8006d08:	4643      	mov	r3, r8
 8006d0a:	18e3      	adds	r3, r4, r3
 8006d0c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006d10:	464b      	mov	r3, r9
 8006d12:	eb45 0303 	adc.w	r3, r5, r3
 8006d16:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006d1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d1e:	685b      	ldr	r3, [r3, #4]
 8006d20:	2200      	movs	r2, #0
 8006d22:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006d26:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006d2a:	f04f 0200 	mov.w	r2, #0
 8006d2e:	f04f 0300 	mov.w	r3, #0
 8006d32:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006d36:	4629      	mov	r1, r5
 8006d38:	008b      	lsls	r3, r1, #2
 8006d3a:	4621      	mov	r1, r4
 8006d3c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006d40:	4621      	mov	r1, r4
 8006d42:	008a      	lsls	r2, r1, #2
 8006d44:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006d48:	f7f9 ff36 	bl	8000bb8 <__aeabi_uldivmod>
 8006d4c:	4602      	mov	r2, r0
 8006d4e:	460b      	mov	r3, r1
 8006d50:	4b60      	ldr	r3, [pc, #384]	@ (8006ed4 <UART_SetConfig+0x4e4>)
 8006d52:	fba3 2302 	umull	r2, r3, r3, r2
 8006d56:	095b      	lsrs	r3, r3, #5
 8006d58:	011c      	lsls	r4, r3, #4
 8006d5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d5e:	2200      	movs	r2, #0
 8006d60:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006d64:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006d68:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006d6c:	4642      	mov	r2, r8
 8006d6e:	464b      	mov	r3, r9
 8006d70:	1891      	adds	r1, r2, r2
 8006d72:	61b9      	str	r1, [r7, #24]
 8006d74:	415b      	adcs	r3, r3
 8006d76:	61fb      	str	r3, [r7, #28]
 8006d78:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006d7c:	4641      	mov	r1, r8
 8006d7e:	1851      	adds	r1, r2, r1
 8006d80:	6139      	str	r1, [r7, #16]
 8006d82:	4649      	mov	r1, r9
 8006d84:	414b      	adcs	r3, r1
 8006d86:	617b      	str	r3, [r7, #20]
 8006d88:	f04f 0200 	mov.w	r2, #0
 8006d8c:	f04f 0300 	mov.w	r3, #0
 8006d90:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006d94:	4659      	mov	r1, fp
 8006d96:	00cb      	lsls	r3, r1, #3
 8006d98:	4651      	mov	r1, sl
 8006d9a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d9e:	4651      	mov	r1, sl
 8006da0:	00ca      	lsls	r2, r1, #3
 8006da2:	4610      	mov	r0, r2
 8006da4:	4619      	mov	r1, r3
 8006da6:	4603      	mov	r3, r0
 8006da8:	4642      	mov	r2, r8
 8006daa:	189b      	adds	r3, r3, r2
 8006dac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006db0:	464b      	mov	r3, r9
 8006db2:	460a      	mov	r2, r1
 8006db4:	eb42 0303 	adc.w	r3, r2, r3
 8006db8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006dbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dc0:	685b      	ldr	r3, [r3, #4]
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006dc6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006dc8:	f04f 0200 	mov.w	r2, #0
 8006dcc:	f04f 0300 	mov.w	r3, #0
 8006dd0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006dd4:	4649      	mov	r1, r9
 8006dd6:	008b      	lsls	r3, r1, #2
 8006dd8:	4641      	mov	r1, r8
 8006dda:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006dde:	4641      	mov	r1, r8
 8006de0:	008a      	lsls	r2, r1, #2
 8006de2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006de6:	f7f9 fee7 	bl	8000bb8 <__aeabi_uldivmod>
 8006dea:	4602      	mov	r2, r0
 8006dec:	460b      	mov	r3, r1
 8006dee:	4611      	mov	r1, r2
 8006df0:	4b38      	ldr	r3, [pc, #224]	@ (8006ed4 <UART_SetConfig+0x4e4>)
 8006df2:	fba3 2301 	umull	r2, r3, r3, r1
 8006df6:	095b      	lsrs	r3, r3, #5
 8006df8:	2264      	movs	r2, #100	@ 0x64
 8006dfa:	fb02 f303 	mul.w	r3, r2, r3
 8006dfe:	1acb      	subs	r3, r1, r3
 8006e00:	011b      	lsls	r3, r3, #4
 8006e02:	3332      	adds	r3, #50	@ 0x32
 8006e04:	4a33      	ldr	r2, [pc, #204]	@ (8006ed4 <UART_SetConfig+0x4e4>)
 8006e06:	fba2 2303 	umull	r2, r3, r2, r3
 8006e0a:	095b      	lsrs	r3, r3, #5
 8006e0c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006e10:	441c      	add	r4, r3
 8006e12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e16:	2200      	movs	r2, #0
 8006e18:	673b      	str	r3, [r7, #112]	@ 0x70
 8006e1a:	677a      	str	r2, [r7, #116]	@ 0x74
 8006e1c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006e20:	4642      	mov	r2, r8
 8006e22:	464b      	mov	r3, r9
 8006e24:	1891      	adds	r1, r2, r2
 8006e26:	60b9      	str	r1, [r7, #8]
 8006e28:	415b      	adcs	r3, r3
 8006e2a:	60fb      	str	r3, [r7, #12]
 8006e2c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006e30:	4641      	mov	r1, r8
 8006e32:	1851      	adds	r1, r2, r1
 8006e34:	6039      	str	r1, [r7, #0]
 8006e36:	4649      	mov	r1, r9
 8006e38:	414b      	adcs	r3, r1
 8006e3a:	607b      	str	r3, [r7, #4]
 8006e3c:	f04f 0200 	mov.w	r2, #0
 8006e40:	f04f 0300 	mov.w	r3, #0
 8006e44:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006e48:	4659      	mov	r1, fp
 8006e4a:	00cb      	lsls	r3, r1, #3
 8006e4c:	4651      	mov	r1, sl
 8006e4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e52:	4651      	mov	r1, sl
 8006e54:	00ca      	lsls	r2, r1, #3
 8006e56:	4610      	mov	r0, r2
 8006e58:	4619      	mov	r1, r3
 8006e5a:	4603      	mov	r3, r0
 8006e5c:	4642      	mov	r2, r8
 8006e5e:	189b      	adds	r3, r3, r2
 8006e60:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006e62:	464b      	mov	r3, r9
 8006e64:	460a      	mov	r2, r1
 8006e66:	eb42 0303 	adc.w	r3, r2, r3
 8006e6a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e70:	685b      	ldr	r3, [r3, #4]
 8006e72:	2200      	movs	r2, #0
 8006e74:	663b      	str	r3, [r7, #96]	@ 0x60
 8006e76:	667a      	str	r2, [r7, #100]	@ 0x64
 8006e78:	f04f 0200 	mov.w	r2, #0
 8006e7c:	f04f 0300 	mov.w	r3, #0
 8006e80:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006e84:	4649      	mov	r1, r9
 8006e86:	008b      	lsls	r3, r1, #2
 8006e88:	4641      	mov	r1, r8
 8006e8a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006e8e:	4641      	mov	r1, r8
 8006e90:	008a      	lsls	r2, r1, #2
 8006e92:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006e96:	f7f9 fe8f 	bl	8000bb8 <__aeabi_uldivmod>
 8006e9a:	4602      	mov	r2, r0
 8006e9c:	460b      	mov	r3, r1
 8006e9e:	4b0d      	ldr	r3, [pc, #52]	@ (8006ed4 <UART_SetConfig+0x4e4>)
 8006ea0:	fba3 1302 	umull	r1, r3, r3, r2
 8006ea4:	095b      	lsrs	r3, r3, #5
 8006ea6:	2164      	movs	r1, #100	@ 0x64
 8006ea8:	fb01 f303 	mul.w	r3, r1, r3
 8006eac:	1ad3      	subs	r3, r2, r3
 8006eae:	011b      	lsls	r3, r3, #4
 8006eb0:	3332      	adds	r3, #50	@ 0x32
 8006eb2:	4a08      	ldr	r2, [pc, #32]	@ (8006ed4 <UART_SetConfig+0x4e4>)
 8006eb4:	fba2 2303 	umull	r2, r3, r2, r3
 8006eb8:	095b      	lsrs	r3, r3, #5
 8006eba:	f003 020f 	and.w	r2, r3, #15
 8006ebe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	4422      	add	r2, r4
 8006ec6:	609a      	str	r2, [r3, #8]
}
 8006ec8:	bf00      	nop
 8006eca:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006ed4:	51eb851f 	.word	0x51eb851f

08006ed8 <__cvt>:
 8006ed8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006edc:	ec57 6b10 	vmov	r6, r7, d0
 8006ee0:	2f00      	cmp	r7, #0
 8006ee2:	460c      	mov	r4, r1
 8006ee4:	4619      	mov	r1, r3
 8006ee6:	463b      	mov	r3, r7
 8006ee8:	bfbb      	ittet	lt
 8006eea:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006eee:	461f      	movlt	r7, r3
 8006ef0:	2300      	movge	r3, #0
 8006ef2:	232d      	movlt	r3, #45	@ 0x2d
 8006ef4:	700b      	strb	r3, [r1, #0]
 8006ef6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006ef8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006efc:	4691      	mov	r9, r2
 8006efe:	f023 0820 	bic.w	r8, r3, #32
 8006f02:	bfbc      	itt	lt
 8006f04:	4632      	movlt	r2, r6
 8006f06:	4616      	movlt	r6, r2
 8006f08:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006f0c:	d005      	beq.n	8006f1a <__cvt+0x42>
 8006f0e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006f12:	d100      	bne.n	8006f16 <__cvt+0x3e>
 8006f14:	3401      	adds	r4, #1
 8006f16:	2102      	movs	r1, #2
 8006f18:	e000      	b.n	8006f1c <__cvt+0x44>
 8006f1a:	2103      	movs	r1, #3
 8006f1c:	ab03      	add	r3, sp, #12
 8006f1e:	9301      	str	r3, [sp, #4]
 8006f20:	ab02      	add	r3, sp, #8
 8006f22:	9300      	str	r3, [sp, #0]
 8006f24:	ec47 6b10 	vmov	d0, r6, r7
 8006f28:	4653      	mov	r3, sl
 8006f2a:	4622      	mov	r2, r4
 8006f2c:	f001 f82c 	bl	8007f88 <_dtoa_r>
 8006f30:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006f34:	4605      	mov	r5, r0
 8006f36:	d119      	bne.n	8006f6c <__cvt+0x94>
 8006f38:	f019 0f01 	tst.w	r9, #1
 8006f3c:	d00e      	beq.n	8006f5c <__cvt+0x84>
 8006f3e:	eb00 0904 	add.w	r9, r0, r4
 8006f42:	2200      	movs	r2, #0
 8006f44:	2300      	movs	r3, #0
 8006f46:	4630      	mov	r0, r6
 8006f48:	4639      	mov	r1, r7
 8006f4a:	f7f9 fdc5 	bl	8000ad8 <__aeabi_dcmpeq>
 8006f4e:	b108      	cbz	r0, 8006f54 <__cvt+0x7c>
 8006f50:	f8cd 900c 	str.w	r9, [sp, #12]
 8006f54:	2230      	movs	r2, #48	@ 0x30
 8006f56:	9b03      	ldr	r3, [sp, #12]
 8006f58:	454b      	cmp	r3, r9
 8006f5a:	d31e      	bcc.n	8006f9a <__cvt+0xc2>
 8006f5c:	9b03      	ldr	r3, [sp, #12]
 8006f5e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006f60:	1b5b      	subs	r3, r3, r5
 8006f62:	4628      	mov	r0, r5
 8006f64:	6013      	str	r3, [r2, #0]
 8006f66:	b004      	add	sp, #16
 8006f68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f6c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006f70:	eb00 0904 	add.w	r9, r0, r4
 8006f74:	d1e5      	bne.n	8006f42 <__cvt+0x6a>
 8006f76:	7803      	ldrb	r3, [r0, #0]
 8006f78:	2b30      	cmp	r3, #48	@ 0x30
 8006f7a:	d10a      	bne.n	8006f92 <__cvt+0xba>
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	2300      	movs	r3, #0
 8006f80:	4630      	mov	r0, r6
 8006f82:	4639      	mov	r1, r7
 8006f84:	f7f9 fda8 	bl	8000ad8 <__aeabi_dcmpeq>
 8006f88:	b918      	cbnz	r0, 8006f92 <__cvt+0xba>
 8006f8a:	f1c4 0401 	rsb	r4, r4, #1
 8006f8e:	f8ca 4000 	str.w	r4, [sl]
 8006f92:	f8da 3000 	ldr.w	r3, [sl]
 8006f96:	4499      	add	r9, r3
 8006f98:	e7d3      	b.n	8006f42 <__cvt+0x6a>
 8006f9a:	1c59      	adds	r1, r3, #1
 8006f9c:	9103      	str	r1, [sp, #12]
 8006f9e:	701a      	strb	r2, [r3, #0]
 8006fa0:	e7d9      	b.n	8006f56 <__cvt+0x7e>

08006fa2 <__exponent>:
 8006fa2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006fa4:	2900      	cmp	r1, #0
 8006fa6:	bfba      	itte	lt
 8006fa8:	4249      	neglt	r1, r1
 8006faa:	232d      	movlt	r3, #45	@ 0x2d
 8006fac:	232b      	movge	r3, #43	@ 0x2b
 8006fae:	2909      	cmp	r1, #9
 8006fb0:	7002      	strb	r2, [r0, #0]
 8006fb2:	7043      	strb	r3, [r0, #1]
 8006fb4:	dd29      	ble.n	800700a <__exponent+0x68>
 8006fb6:	f10d 0307 	add.w	r3, sp, #7
 8006fba:	461d      	mov	r5, r3
 8006fbc:	270a      	movs	r7, #10
 8006fbe:	461a      	mov	r2, r3
 8006fc0:	fbb1 f6f7 	udiv	r6, r1, r7
 8006fc4:	fb07 1416 	mls	r4, r7, r6, r1
 8006fc8:	3430      	adds	r4, #48	@ 0x30
 8006fca:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006fce:	460c      	mov	r4, r1
 8006fd0:	2c63      	cmp	r4, #99	@ 0x63
 8006fd2:	f103 33ff 	add.w	r3, r3, #4294967295
 8006fd6:	4631      	mov	r1, r6
 8006fd8:	dcf1      	bgt.n	8006fbe <__exponent+0x1c>
 8006fda:	3130      	adds	r1, #48	@ 0x30
 8006fdc:	1e94      	subs	r4, r2, #2
 8006fde:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006fe2:	1c41      	adds	r1, r0, #1
 8006fe4:	4623      	mov	r3, r4
 8006fe6:	42ab      	cmp	r3, r5
 8006fe8:	d30a      	bcc.n	8007000 <__exponent+0x5e>
 8006fea:	f10d 0309 	add.w	r3, sp, #9
 8006fee:	1a9b      	subs	r3, r3, r2
 8006ff0:	42ac      	cmp	r4, r5
 8006ff2:	bf88      	it	hi
 8006ff4:	2300      	movhi	r3, #0
 8006ff6:	3302      	adds	r3, #2
 8006ff8:	4403      	add	r3, r0
 8006ffa:	1a18      	subs	r0, r3, r0
 8006ffc:	b003      	add	sp, #12
 8006ffe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007000:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007004:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007008:	e7ed      	b.n	8006fe6 <__exponent+0x44>
 800700a:	2330      	movs	r3, #48	@ 0x30
 800700c:	3130      	adds	r1, #48	@ 0x30
 800700e:	7083      	strb	r3, [r0, #2]
 8007010:	70c1      	strb	r1, [r0, #3]
 8007012:	1d03      	adds	r3, r0, #4
 8007014:	e7f1      	b.n	8006ffa <__exponent+0x58>
	...

08007018 <_printf_float>:
 8007018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800701c:	b08d      	sub	sp, #52	@ 0x34
 800701e:	460c      	mov	r4, r1
 8007020:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007024:	4616      	mov	r6, r2
 8007026:	461f      	mov	r7, r3
 8007028:	4605      	mov	r5, r0
 800702a:	f000 fe9f 	bl	8007d6c <_localeconv_r>
 800702e:	6803      	ldr	r3, [r0, #0]
 8007030:	9304      	str	r3, [sp, #16]
 8007032:	4618      	mov	r0, r3
 8007034:	f7f9 f924 	bl	8000280 <strlen>
 8007038:	2300      	movs	r3, #0
 800703a:	930a      	str	r3, [sp, #40]	@ 0x28
 800703c:	f8d8 3000 	ldr.w	r3, [r8]
 8007040:	9005      	str	r0, [sp, #20]
 8007042:	3307      	adds	r3, #7
 8007044:	f023 0307 	bic.w	r3, r3, #7
 8007048:	f103 0208 	add.w	r2, r3, #8
 800704c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007050:	f8d4 b000 	ldr.w	fp, [r4]
 8007054:	f8c8 2000 	str.w	r2, [r8]
 8007058:	e9d3 8900 	ldrd	r8, r9, [r3]
 800705c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007060:	9307      	str	r3, [sp, #28]
 8007062:	f8cd 8018 	str.w	r8, [sp, #24]
 8007066:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800706a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800706e:	4b9c      	ldr	r3, [pc, #624]	@ (80072e0 <_printf_float+0x2c8>)
 8007070:	f04f 32ff 	mov.w	r2, #4294967295
 8007074:	f7f9 fd62 	bl	8000b3c <__aeabi_dcmpun>
 8007078:	bb70      	cbnz	r0, 80070d8 <_printf_float+0xc0>
 800707a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800707e:	4b98      	ldr	r3, [pc, #608]	@ (80072e0 <_printf_float+0x2c8>)
 8007080:	f04f 32ff 	mov.w	r2, #4294967295
 8007084:	f7f9 fd3c 	bl	8000b00 <__aeabi_dcmple>
 8007088:	bb30      	cbnz	r0, 80070d8 <_printf_float+0xc0>
 800708a:	2200      	movs	r2, #0
 800708c:	2300      	movs	r3, #0
 800708e:	4640      	mov	r0, r8
 8007090:	4649      	mov	r1, r9
 8007092:	f7f9 fd2b 	bl	8000aec <__aeabi_dcmplt>
 8007096:	b110      	cbz	r0, 800709e <_printf_float+0x86>
 8007098:	232d      	movs	r3, #45	@ 0x2d
 800709a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800709e:	4a91      	ldr	r2, [pc, #580]	@ (80072e4 <_printf_float+0x2cc>)
 80070a0:	4b91      	ldr	r3, [pc, #580]	@ (80072e8 <_printf_float+0x2d0>)
 80070a2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80070a6:	bf94      	ite	ls
 80070a8:	4690      	movls	r8, r2
 80070aa:	4698      	movhi	r8, r3
 80070ac:	2303      	movs	r3, #3
 80070ae:	6123      	str	r3, [r4, #16]
 80070b0:	f02b 0304 	bic.w	r3, fp, #4
 80070b4:	6023      	str	r3, [r4, #0]
 80070b6:	f04f 0900 	mov.w	r9, #0
 80070ba:	9700      	str	r7, [sp, #0]
 80070bc:	4633      	mov	r3, r6
 80070be:	aa0b      	add	r2, sp, #44	@ 0x2c
 80070c0:	4621      	mov	r1, r4
 80070c2:	4628      	mov	r0, r5
 80070c4:	f000 f9d2 	bl	800746c <_printf_common>
 80070c8:	3001      	adds	r0, #1
 80070ca:	f040 808d 	bne.w	80071e8 <_printf_float+0x1d0>
 80070ce:	f04f 30ff 	mov.w	r0, #4294967295
 80070d2:	b00d      	add	sp, #52	@ 0x34
 80070d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070d8:	4642      	mov	r2, r8
 80070da:	464b      	mov	r3, r9
 80070dc:	4640      	mov	r0, r8
 80070de:	4649      	mov	r1, r9
 80070e0:	f7f9 fd2c 	bl	8000b3c <__aeabi_dcmpun>
 80070e4:	b140      	cbz	r0, 80070f8 <_printf_float+0xe0>
 80070e6:	464b      	mov	r3, r9
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	bfbc      	itt	lt
 80070ec:	232d      	movlt	r3, #45	@ 0x2d
 80070ee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80070f2:	4a7e      	ldr	r2, [pc, #504]	@ (80072ec <_printf_float+0x2d4>)
 80070f4:	4b7e      	ldr	r3, [pc, #504]	@ (80072f0 <_printf_float+0x2d8>)
 80070f6:	e7d4      	b.n	80070a2 <_printf_float+0x8a>
 80070f8:	6863      	ldr	r3, [r4, #4]
 80070fa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80070fe:	9206      	str	r2, [sp, #24]
 8007100:	1c5a      	adds	r2, r3, #1
 8007102:	d13b      	bne.n	800717c <_printf_float+0x164>
 8007104:	2306      	movs	r3, #6
 8007106:	6063      	str	r3, [r4, #4]
 8007108:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800710c:	2300      	movs	r3, #0
 800710e:	6022      	str	r2, [r4, #0]
 8007110:	9303      	str	r3, [sp, #12]
 8007112:	ab0a      	add	r3, sp, #40	@ 0x28
 8007114:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007118:	ab09      	add	r3, sp, #36	@ 0x24
 800711a:	9300      	str	r3, [sp, #0]
 800711c:	6861      	ldr	r1, [r4, #4]
 800711e:	ec49 8b10 	vmov	d0, r8, r9
 8007122:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007126:	4628      	mov	r0, r5
 8007128:	f7ff fed6 	bl	8006ed8 <__cvt>
 800712c:	9b06      	ldr	r3, [sp, #24]
 800712e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007130:	2b47      	cmp	r3, #71	@ 0x47
 8007132:	4680      	mov	r8, r0
 8007134:	d129      	bne.n	800718a <_printf_float+0x172>
 8007136:	1cc8      	adds	r0, r1, #3
 8007138:	db02      	blt.n	8007140 <_printf_float+0x128>
 800713a:	6863      	ldr	r3, [r4, #4]
 800713c:	4299      	cmp	r1, r3
 800713e:	dd41      	ble.n	80071c4 <_printf_float+0x1ac>
 8007140:	f1aa 0a02 	sub.w	sl, sl, #2
 8007144:	fa5f fa8a 	uxtb.w	sl, sl
 8007148:	3901      	subs	r1, #1
 800714a:	4652      	mov	r2, sl
 800714c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007150:	9109      	str	r1, [sp, #36]	@ 0x24
 8007152:	f7ff ff26 	bl	8006fa2 <__exponent>
 8007156:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007158:	1813      	adds	r3, r2, r0
 800715a:	2a01      	cmp	r2, #1
 800715c:	4681      	mov	r9, r0
 800715e:	6123      	str	r3, [r4, #16]
 8007160:	dc02      	bgt.n	8007168 <_printf_float+0x150>
 8007162:	6822      	ldr	r2, [r4, #0]
 8007164:	07d2      	lsls	r2, r2, #31
 8007166:	d501      	bpl.n	800716c <_printf_float+0x154>
 8007168:	3301      	adds	r3, #1
 800716a:	6123      	str	r3, [r4, #16]
 800716c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007170:	2b00      	cmp	r3, #0
 8007172:	d0a2      	beq.n	80070ba <_printf_float+0xa2>
 8007174:	232d      	movs	r3, #45	@ 0x2d
 8007176:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800717a:	e79e      	b.n	80070ba <_printf_float+0xa2>
 800717c:	9a06      	ldr	r2, [sp, #24]
 800717e:	2a47      	cmp	r2, #71	@ 0x47
 8007180:	d1c2      	bne.n	8007108 <_printf_float+0xf0>
 8007182:	2b00      	cmp	r3, #0
 8007184:	d1c0      	bne.n	8007108 <_printf_float+0xf0>
 8007186:	2301      	movs	r3, #1
 8007188:	e7bd      	b.n	8007106 <_printf_float+0xee>
 800718a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800718e:	d9db      	bls.n	8007148 <_printf_float+0x130>
 8007190:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007194:	d118      	bne.n	80071c8 <_printf_float+0x1b0>
 8007196:	2900      	cmp	r1, #0
 8007198:	6863      	ldr	r3, [r4, #4]
 800719a:	dd0b      	ble.n	80071b4 <_printf_float+0x19c>
 800719c:	6121      	str	r1, [r4, #16]
 800719e:	b913      	cbnz	r3, 80071a6 <_printf_float+0x18e>
 80071a0:	6822      	ldr	r2, [r4, #0]
 80071a2:	07d0      	lsls	r0, r2, #31
 80071a4:	d502      	bpl.n	80071ac <_printf_float+0x194>
 80071a6:	3301      	adds	r3, #1
 80071a8:	440b      	add	r3, r1
 80071aa:	6123      	str	r3, [r4, #16]
 80071ac:	65a1      	str	r1, [r4, #88]	@ 0x58
 80071ae:	f04f 0900 	mov.w	r9, #0
 80071b2:	e7db      	b.n	800716c <_printf_float+0x154>
 80071b4:	b913      	cbnz	r3, 80071bc <_printf_float+0x1a4>
 80071b6:	6822      	ldr	r2, [r4, #0]
 80071b8:	07d2      	lsls	r2, r2, #31
 80071ba:	d501      	bpl.n	80071c0 <_printf_float+0x1a8>
 80071bc:	3302      	adds	r3, #2
 80071be:	e7f4      	b.n	80071aa <_printf_float+0x192>
 80071c0:	2301      	movs	r3, #1
 80071c2:	e7f2      	b.n	80071aa <_printf_float+0x192>
 80071c4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80071c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80071ca:	4299      	cmp	r1, r3
 80071cc:	db05      	blt.n	80071da <_printf_float+0x1c2>
 80071ce:	6823      	ldr	r3, [r4, #0]
 80071d0:	6121      	str	r1, [r4, #16]
 80071d2:	07d8      	lsls	r0, r3, #31
 80071d4:	d5ea      	bpl.n	80071ac <_printf_float+0x194>
 80071d6:	1c4b      	adds	r3, r1, #1
 80071d8:	e7e7      	b.n	80071aa <_printf_float+0x192>
 80071da:	2900      	cmp	r1, #0
 80071dc:	bfd4      	ite	le
 80071de:	f1c1 0202 	rsble	r2, r1, #2
 80071e2:	2201      	movgt	r2, #1
 80071e4:	4413      	add	r3, r2
 80071e6:	e7e0      	b.n	80071aa <_printf_float+0x192>
 80071e8:	6823      	ldr	r3, [r4, #0]
 80071ea:	055a      	lsls	r2, r3, #21
 80071ec:	d407      	bmi.n	80071fe <_printf_float+0x1e6>
 80071ee:	6923      	ldr	r3, [r4, #16]
 80071f0:	4642      	mov	r2, r8
 80071f2:	4631      	mov	r1, r6
 80071f4:	4628      	mov	r0, r5
 80071f6:	47b8      	blx	r7
 80071f8:	3001      	adds	r0, #1
 80071fa:	d12b      	bne.n	8007254 <_printf_float+0x23c>
 80071fc:	e767      	b.n	80070ce <_printf_float+0xb6>
 80071fe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007202:	f240 80dd 	bls.w	80073c0 <_printf_float+0x3a8>
 8007206:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800720a:	2200      	movs	r2, #0
 800720c:	2300      	movs	r3, #0
 800720e:	f7f9 fc63 	bl	8000ad8 <__aeabi_dcmpeq>
 8007212:	2800      	cmp	r0, #0
 8007214:	d033      	beq.n	800727e <_printf_float+0x266>
 8007216:	4a37      	ldr	r2, [pc, #220]	@ (80072f4 <_printf_float+0x2dc>)
 8007218:	2301      	movs	r3, #1
 800721a:	4631      	mov	r1, r6
 800721c:	4628      	mov	r0, r5
 800721e:	47b8      	blx	r7
 8007220:	3001      	adds	r0, #1
 8007222:	f43f af54 	beq.w	80070ce <_printf_float+0xb6>
 8007226:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800722a:	4543      	cmp	r3, r8
 800722c:	db02      	blt.n	8007234 <_printf_float+0x21c>
 800722e:	6823      	ldr	r3, [r4, #0]
 8007230:	07d8      	lsls	r0, r3, #31
 8007232:	d50f      	bpl.n	8007254 <_printf_float+0x23c>
 8007234:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007238:	4631      	mov	r1, r6
 800723a:	4628      	mov	r0, r5
 800723c:	47b8      	blx	r7
 800723e:	3001      	adds	r0, #1
 8007240:	f43f af45 	beq.w	80070ce <_printf_float+0xb6>
 8007244:	f04f 0900 	mov.w	r9, #0
 8007248:	f108 38ff 	add.w	r8, r8, #4294967295
 800724c:	f104 0a1a 	add.w	sl, r4, #26
 8007250:	45c8      	cmp	r8, r9
 8007252:	dc09      	bgt.n	8007268 <_printf_float+0x250>
 8007254:	6823      	ldr	r3, [r4, #0]
 8007256:	079b      	lsls	r3, r3, #30
 8007258:	f100 8103 	bmi.w	8007462 <_printf_float+0x44a>
 800725c:	68e0      	ldr	r0, [r4, #12]
 800725e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007260:	4298      	cmp	r0, r3
 8007262:	bfb8      	it	lt
 8007264:	4618      	movlt	r0, r3
 8007266:	e734      	b.n	80070d2 <_printf_float+0xba>
 8007268:	2301      	movs	r3, #1
 800726a:	4652      	mov	r2, sl
 800726c:	4631      	mov	r1, r6
 800726e:	4628      	mov	r0, r5
 8007270:	47b8      	blx	r7
 8007272:	3001      	adds	r0, #1
 8007274:	f43f af2b 	beq.w	80070ce <_printf_float+0xb6>
 8007278:	f109 0901 	add.w	r9, r9, #1
 800727c:	e7e8      	b.n	8007250 <_printf_float+0x238>
 800727e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007280:	2b00      	cmp	r3, #0
 8007282:	dc39      	bgt.n	80072f8 <_printf_float+0x2e0>
 8007284:	4a1b      	ldr	r2, [pc, #108]	@ (80072f4 <_printf_float+0x2dc>)
 8007286:	2301      	movs	r3, #1
 8007288:	4631      	mov	r1, r6
 800728a:	4628      	mov	r0, r5
 800728c:	47b8      	blx	r7
 800728e:	3001      	adds	r0, #1
 8007290:	f43f af1d 	beq.w	80070ce <_printf_float+0xb6>
 8007294:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007298:	ea59 0303 	orrs.w	r3, r9, r3
 800729c:	d102      	bne.n	80072a4 <_printf_float+0x28c>
 800729e:	6823      	ldr	r3, [r4, #0]
 80072a0:	07d9      	lsls	r1, r3, #31
 80072a2:	d5d7      	bpl.n	8007254 <_printf_float+0x23c>
 80072a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072a8:	4631      	mov	r1, r6
 80072aa:	4628      	mov	r0, r5
 80072ac:	47b8      	blx	r7
 80072ae:	3001      	adds	r0, #1
 80072b0:	f43f af0d 	beq.w	80070ce <_printf_float+0xb6>
 80072b4:	f04f 0a00 	mov.w	sl, #0
 80072b8:	f104 0b1a 	add.w	fp, r4, #26
 80072bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072be:	425b      	negs	r3, r3
 80072c0:	4553      	cmp	r3, sl
 80072c2:	dc01      	bgt.n	80072c8 <_printf_float+0x2b0>
 80072c4:	464b      	mov	r3, r9
 80072c6:	e793      	b.n	80071f0 <_printf_float+0x1d8>
 80072c8:	2301      	movs	r3, #1
 80072ca:	465a      	mov	r2, fp
 80072cc:	4631      	mov	r1, r6
 80072ce:	4628      	mov	r0, r5
 80072d0:	47b8      	blx	r7
 80072d2:	3001      	adds	r0, #1
 80072d4:	f43f aefb 	beq.w	80070ce <_printf_float+0xb6>
 80072d8:	f10a 0a01 	add.w	sl, sl, #1
 80072dc:	e7ee      	b.n	80072bc <_printf_float+0x2a4>
 80072de:	bf00      	nop
 80072e0:	7fefffff 	.word	0x7fefffff
 80072e4:	0800a568 	.word	0x0800a568
 80072e8:	0800a56c 	.word	0x0800a56c
 80072ec:	0800a570 	.word	0x0800a570
 80072f0:	0800a574 	.word	0x0800a574
 80072f4:	0800a578 	.word	0x0800a578
 80072f8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80072fa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80072fe:	4553      	cmp	r3, sl
 8007300:	bfa8      	it	ge
 8007302:	4653      	movge	r3, sl
 8007304:	2b00      	cmp	r3, #0
 8007306:	4699      	mov	r9, r3
 8007308:	dc36      	bgt.n	8007378 <_printf_float+0x360>
 800730a:	f04f 0b00 	mov.w	fp, #0
 800730e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007312:	f104 021a 	add.w	r2, r4, #26
 8007316:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007318:	9306      	str	r3, [sp, #24]
 800731a:	eba3 0309 	sub.w	r3, r3, r9
 800731e:	455b      	cmp	r3, fp
 8007320:	dc31      	bgt.n	8007386 <_printf_float+0x36e>
 8007322:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007324:	459a      	cmp	sl, r3
 8007326:	dc3a      	bgt.n	800739e <_printf_float+0x386>
 8007328:	6823      	ldr	r3, [r4, #0]
 800732a:	07da      	lsls	r2, r3, #31
 800732c:	d437      	bmi.n	800739e <_printf_float+0x386>
 800732e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007330:	ebaa 0903 	sub.w	r9, sl, r3
 8007334:	9b06      	ldr	r3, [sp, #24]
 8007336:	ebaa 0303 	sub.w	r3, sl, r3
 800733a:	4599      	cmp	r9, r3
 800733c:	bfa8      	it	ge
 800733e:	4699      	movge	r9, r3
 8007340:	f1b9 0f00 	cmp.w	r9, #0
 8007344:	dc33      	bgt.n	80073ae <_printf_float+0x396>
 8007346:	f04f 0800 	mov.w	r8, #0
 800734a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800734e:	f104 0b1a 	add.w	fp, r4, #26
 8007352:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007354:	ebaa 0303 	sub.w	r3, sl, r3
 8007358:	eba3 0309 	sub.w	r3, r3, r9
 800735c:	4543      	cmp	r3, r8
 800735e:	f77f af79 	ble.w	8007254 <_printf_float+0x23c>
 8007362:	2301      	movs	r3, #1
 8007364:	465a      	mov	r2, fp
 8007366:	4631      	mov	r1, r6
 8007368:	4628      	mov	r0, r5
 800736a:	47b8      	blx	r7
 800736c:	3001      	adds	r0, #1
 800736e:	f43f aeae 	beq.w	80070ce <_printf_float+0xb6>
 8007372:	f108 0801 	add.w	r8, r8, #1
 8007376:	e7ec      	b.n	8007352 <_printf_float+0x33a>
 8007378:	4642      	mov	r2, r8
 800737a:	4631      	mov	r1, r6
 800737c:	4628      	mov	r0, r5
 800737e:	47b8      	blx	r7
 8007380:	3001      	adds	r0, #1
 8007382:	d1c2      	bne.n	800730a <_printf_float+0x2f2>
 8007384:	e6a3      	b.n	80070ce <_printf_float+0xb6>
 8007386:	2301      	movs	r3, #1
 8007388:	4631      	mov	r1, r6
 800738a:	4628      	mov	r0, r5
 800738c:	9206      	str	r2, [sp, #24]
 800738e:	47b8      	blx	r7
 8007390:	3001      	adds	r0, #1
 8007392:	f43f ae9c 	beq.w	80070ce <_printf_float+0xb6>
 8007396:	9a06      	ldr	r2, [sp, #24]
 8007398:	f10b 0b01 	add.w	fp, fp, #1
 800739c:	e7bb      	b.n	8007316 <_printf_float+0x2fe>
 800739e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80073a2:	4631      	mov	r1, r6
 80073a4:	4628      	mov	r0, r5
 80073a6:	47b8      	blx	r7
 80073a8:	3001      	adds	r0, #1
 80073aa:	d1c0      	bne.n	800732e <_printf_float+0x316>
 80073ac:	e68f      	b.n	80070ce <_printf_float+0xb6>
 80073ae:	9a06      	ldr	r2, [sp, #24]
 80073b0:	464b      	mov	r3, r9
 80073b2:	4442      	add	r2, r8
 80073b4:	4631      	mov	r1, r6
 80073b6:	4628      	mov	r0, r5
 80073b8:	47b8      	blx	r7
 80073ba:	3001      	adds	r0, #1
 80073bc:	d1c3      	bne.n	8007346 <_printf_float+0x32e>
 80073be:	e686      	b.n	80070ce <_printf_float+0xb6>
 80073c0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80073c4:	f1ba 0f01 	cmp.w	sl, #1
 80073c8:	dc01      	bgt.n	80073ce <_printf_float+0x3b6>
 80073ca:	07db      	lsls	r3, r3, #31
 80073cc:	d536      	bpl.n	800743c <_printf_float+0x424>
 80073ce:	2301      	movs	r3, #1
 80073d0:	4642      	mov	r2, r8
 80073d2:	4631      	mov	r1, r6
 80073d4:	4628      	mov	r0, r5
 80073d6:	47b8      	blx	r7
 80073d8:	3001      	adds	r0, #1
 80073da:	f43f ae78 	beq.w	80070ce <_printf_float+0xb6>
 80073de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80073e2:	4631      	mov	r1, r6
 80073e4:	4628      	mov	r0, r5
 80073e6:	47b8      	blx	r7
 80073e8:	3001      	adds	r0, #1
 80073ea:	f43f ae70 	beq.w	80070ce <_printf_float+0xb6>
 80073ee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80073f2:	2200      	movs	r2, #0
 80073f4:	2300      	movs	r3, #0
 80073f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80073fa:	f7f9 fb6d 	bl	8000ad8 <__aeabi_dcmpeq>
 80073fe:	b9c0      	cbnz	r0, 8007432 <_printf_float+0x41a>
 8007400:	4653      	mov	r3, sl
 8007402:	f108 0201 	add.w	r2, r8, #1
 8007406:	4631      	mov	r1, r6
 8007408:	4628      	mov	r0, r5
 800740a:	47b8      	blx	r7
 800740c:	3001      	adds	r0, #1
 800740e:	d10c      	bne.n	800742a <_printf_float+0x412>
 8007410:	e65d      	b.n	80070ce <_printf_float+0xb6>
 8007412:	2301      	movs	r3, #1
 8007414:	465a      	mov	r2, fp
 8007416:	4631      	mov	r1, r6
 8007418:	4628      	mov	r0, r5
 800741a:	47b8      	blx	r7
 800741c:	3001      	adds	r0, #1
 800741e:	f43f ae56 	beq.w	80070ce <_printf_float+0xb6>
 8007422:	f108 0801 	add.w	r8, r8, #1
 8007426:	45d0      	cmp	r8, sl
 8007428:	dbf3      	blt.n	8007412 <_printf_float+0x3fa>
 800742a:	464b      	mov	r3, r9
 800742c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007430:	e6df      	b.n	80071f2 <_printf_float+0x1da>
 8007432:	f04f 0800 	mov.w	r8, #0
 8007436:	f104 0b1a 	add.w	fp, r4, #26
 800743a:	e7f4      	b.n	8007426 <_printf_float+0x40e>
 800743c:	2301      	movs	r3, #1
 800743e:	4642      	mov	r2, r8
 8007440:	e7e1      	b.n	8007406 <_printf_float+0x3ee>
 8007442:	2301      	movs	r3, #1
 8007444:	464a      	mov	r2, r9
 8007446:	4631      	mov	r1, r6
 8007448:	4628      	mov	r0, r5
 800744a:	47b8      	blx	r7
 800744c:	3001      	adds	r0, #1
 800744e:	f43f ae3e 	beq.w	80070ce <_printf_float+0xb6>
 8007452:	f108 0801 	add.w	r8, r8, #1
 8007456:	68e3      	ldr	r3, [r4, #12]
 8007458:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800745a:	1a5b      	subs	r3, r3, r1
 800745c:	4543      	cmp	r3, r8
 800745e:	dcf0      	bgt.n	8007442 <_printf_float+0x42a>
 8007460:	e6fc      	b.n	800725c <_printf_float+0x244>
 8007462:	f04f 0800 	mov.w	r8, #0
 8007466:	f104 0919 	add.w	r9, r4, #25
 800746a:	e7f4      	b.n	8007456 <_printf_float+0x43e>

0800746c <_printf_common>:
 800746c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007470:	4616      	mov	r6, r2
 8007472:	4698      	mov	r8, r3
 8007474:	688a      	ldr	r2, [r1, #8]
 8007476:	690b      	ldr	r3, [r1, #16]
 8007478:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800747c:	4293      	cmp	r3, r2
 800747e:	bfb8      	it	lt
 8007480:	4613      	movlt	r3, r2
 8007482:	6033      	str	r3, [r6, #0]
 8007484:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007488:	4607      	mov	r7, r0
 800748a:	460c      	mov	r4, r1
 800748c:	b10a      	cbz	r2, 8007492 <_printf_common+0x26>
 800748e:	3301      	adds	r3, #1
 8007490:	6033      	str	r3, [r6, #0]
 8007492:	6823      	ldr	r3, [r4, #0]
 8007494:	0699      	lsls	r1, r3, #26
 8007496:	bf42      	ittt	mi
 8007498:	6833      	ldrmi	r3, [r6, #0]
 800749a:	3302      	addmi	r3, #2
 800749c:	6033      	strmi	r3, [r6, #0]
 800749e:	6825      	ldr	r5, [r4, #0]
 80074a0:	f015 0506 	ands.w	r5, r5, #6
 80074a4:	d106      	bne.n	80074b4 <_printf_common+0x48>
 80074a6:	f104 0a19 	add.w	sl, r4, #25
 80074aa:	68e3      	ldr	r3, [r4, #12]
 80074ac:	6832      	ldr	r2, [r6, #0]
 80074ae:	1a9b      	subs	r3, r3, r2
 80074b0:	42ab      	cmp	r3, r5
 80074b2:	dc26      	bgt.n	8007502 <_printf_common+0x96>
 80074b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80074b8:	6822      	ldr	r2, [r4, #0]
 80074ba:	3b00      	subs	r3, #0
 80074bc:	bf18      	it	ne
 80074be:	2301      	movne	r3, #1
 80074c0:	0692      	lsls	r2, r2, #26
 80074c2:	d42b      	bmi.n	800751c <_printf_common+0xb0>
 80074c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80074c8:	4641      	mov	r1, r8
 80074ca:	4638      	mov	r0, r7
 80074cc:	47c8      	blx	r9
 80074ce:	3001      	adds	r0, #1
 80074d0:	d01e      	beq.n	8007510 <_printf_common+0xa4>
 80074d2:	6823      	ldr	r3, [r4, #0]
 80074d4:	6922      	ldr	r2, [r4, #16]
 80074d6:	f003 0306 	and.w	r3, r3, #6
 80074da:	2b04      	cmp	r3, #4
 80074dc:	bf02      	ittt	eq
 80074de:	68e5      	ldreq	r5, [r4, #12]
 80074e0:	6833      	ldreq	r3, [r6, #0]
 80074e2:	1aed      	subeq	r5, r5, r3
 80074e4:	68a3      	ldr	r3, [r4, #8]
 80074e6:	bf0c      	ite	eq
 80074e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80074ec:	2500      	movne	r5, #0
 80074ee:	4293      	cmp	r3, r2
 80074f0:	bfc4      	itt	gt
 80074f2:	1a9b      	subgt	r3, r3, r2
 80074f4:	18ed      	addgt	r5, r5, r3
 80074f6:	2600      	movs	r6, #0
 80074f8:	341a      	adds	r4, #26
 80074fa:	42b5      	cmp	r5, r6
 80074fc:	d11a      	bne.n	8007534 <_printf_common+0xc8>
 80074fe:	2000      	movs	r0, #0
 8007500:	e008      	b.n	8007514 <_printf_common+0xa8>
 8007502:	2301      	movs	r3, #1
 8007504:	4652      	mov	r2, sl
 8007506:	4641      	mov	r1, r8
 8007508:	4638      	mov	r0, r7
 800750a:	47c8      	blx	r9
 800750c:	3001      	adds	r0, #1
 800750e:	d103      	bne.n	8007518 <_printf_common+0xac>
 8007510:	f04f 30ff 	mov.w	r0, #4294967295
 8007514:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007518:	3501      	adds	r5, #1
 800751a:	e7c6      	b.n	80074aa <_printf_common+0x3e>
 800751c:	18e1      	adds	r1, r4, r3
 800751e:	1c5a      	adds	r2, r3, #1
 8007520:	2030      	movs	r0, #48	@ 0x30
 8007522:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007526:	4422      	add	r2, r4
 8007528:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800752c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007530:	3302      	adds	r3, #2
 8007532:	e7c7      	b.n	80074c4 <_printf_common+0x58>
 8007534:	2301      	movs	r3, #1
 8007536:	4622      	mov	r2, r4
 8007538:	4641      	mov	r1, r8
 800753a:	4638      	mov	r0, r7
 800753c:	47c8      	blx	r9
 800753e:	3001      	adds	r0, #1
 8007540:	d0e6      	beq.n	8007510 <_printf_common+0xa4>
 8007542:	3601      	adds	r6, #1
 8007544:	e7d9      	b.n	80074fa <_printf_common+0x8e>
	...

08007548 <_printf_i>:
 8007548:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800754c:	7e0f      	ldrb	r7, [r1, #24]
 800754e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007550:	2f78      	cmp	r7, #120	@ 0x78
 8007552:	4691      	mov	r9, r2
 8007554:	4680      	mov	r8, r0
 8007556:	460c      	mov	r4, r1
 8007558:	469a      	mov	sl, r3
 800755a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800755e:	d807      	bhi.n	8007570 <_printf_i+0x28>
 8007560:	2f62      	cmp	r7, #98	@ 0x62
 8007562:	d80a      	bhi.n	800757a <_printf_i+0x32>
 8007564:	2f00      	cmp	r7, #0
 8007566:	f000 80d2 	beq.w	800770e <_printf_i+0x1c6>
 800756a:	2f58      	cmp	r7, #88	@ 0x58
 800756c:	f000 80b9 	beq.w	80076e2 <_printf_i+0x19a>
 8007570:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007574:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007578:	e03a      	b.n	80075f0 <_printf_i+0xa8>
 800757a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800757e:	2b15      	cmp	r3, #21
 8007580:	d8f6      	bhi.n	8007570 <_printf_i+0x28>
 8007582:	a101      	add	r1, pc, #4	@ (adr r1, 8007588 <_printf_i+0x40>)
 8007584:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007588:	080075e1 	.word	0x080075e1
 800758c:	080075f5 	.word	0x080075f5
 8007590:	08007571 	.word	0x08007571
 8007594:	08007571 	.word	0x08007571
 8007598:	08007571 	.word	0x08007571
 800759c:	08007571 	.word	0x08007571
 80075a0:	080075f5 	.word	0x080075f5
 80075a4:	08007571 	.word	0x08007571
 80075a8:	08007571 	.word	0x08007571
 80075ac:	08007571 	.word	0x08007571
 80075b0:	08007571 	.word	0x08007571
 80075b4:	080076f5 	.word	0x080076f5
 80075b8:	0800761f 	.word	0x0800761f
 80075bc:	080076af 	.word	0x080076af
 80075c0:	08007571 	.word	0x08007571
 80075c4:	08007571 	.word	0x08007571
 80075c8:	08007717 	.word	0x08007717
 80075cc:	08007571 	.word	0x08007571
 80075d0:	0800761f 	.word	0x0800761f
 80075d4:	08007571 	.word	0x08007571
 80075d8:	08007571 	.word	0x08007571
 80075dc:	080076b7 	.word	0x080076b7
 80075e0:	6833      	ldr	r3, [r6, #0]
 80075e2:	1d1a      	adds	r2, r3, #4
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	6032      	str	r2, [r6, #0]
 80075e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80075ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80075f0:	2301      	movs	r3, #1
 80075f2:	e09d      	b.n	8007730 <_printf_i+0x1e8>
 80075f4:	6833      	ldr	r3, [r6, #0]
 80075f6:	6820      	ldr	r0, [r4, #0]
 80075f8:	1d19      	adds	r1, r3, #4
 80075fa:	6031      	str	r1, [r6, #0]
 80075fc:	0606      	lsls	r6, r0, #24
 80075fe:	d501      	bpl.n	8007604 <_printf_i+0xbc>
 8007600:	681d      	ldr	r5, [r3, #0]
 8007602:	e003      	b.n	800760c <_printf_i+0xc4>
 8007604:	0645      	lsls	r5, r0, #25
 8007606:	d5fb      	bpl.n	8007600 <_printf_i+0xb8>
 8007608:	f9b3 5000 	ldrsh.w	r5, [r3]
 800760c:	2d00      	cmp	r5, #0
 800760e:	da03      	bge.n	8007618 <_printf_i+0xd0>
 8007610:	232d      	movs	r3, #45	@ 0x2d
 8007612:	426d      	negs	r5, r5
 8007614:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007618:	4859      	ldr	r0, [pc, #356]	@ (8007780 <_printf_i+0x238>)
 800761a:	230a      	movs	r3, #10
 800761c:	e011      	b.n	8007642 <_printf_i+0xfa>
 800761e:	6821      	ldr	r1, [r4, #0]
 8007620:	6833      	ldr	r3, [r6, #0]
 8007622:	0608      	lsls	r0, r1, #24
 8007624:	f853 5b04 	ldr.w	r5, [r3], #4
 8007628:	d402      	bmi.n	8007630 <_printf_i+0xe8>
 800762a:	0649      	lsls	r1, r1, #25
 800762c:	bf48      	it	mi
 800762e:	b2ad      	uxthmi	r5, r5
 8007630:	2f6f      	cmp	r7, #111	@ 0x6f
 8007632:	4853      	ldr	r0, [pc, #332]	@ (8007780 <_printf_i+0x238>)
 8007634:	6033      	str	r3, [r6, #0]
 8007636:	bf14      	ite	ne
 8007638:	230a      	movne	r3, #10
 800763a:	2308      	moveq	r3, #8
 800763c:	2100      	movs	r1, #0
 800763e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007642:	6866      	ldr	r6, [r4, #4]
 8007644:	60a6      	str	r6, [r4, #8]
 8007646:	2e00      	cmp	r6, #0
 8007648:	bfa2      	ittt	ge
 800764a:	6821      	ldrge	r1, [r4, #0]
 800764c:	f021 0104 	bicge.w	r1, r1, #4
 8007650:	6021      	strge	r1, [r4, #0]
 8007652:	b90d      	cbnz	r5, 8007658 <_printf_i+0x110>
 8007654:	2e00      	cmp	r6, #0
 8007656:	d04b      	beq.n	80076f0 <_printf_i+0x1a8>
 8007658:	4616      	mov	r6, r2
 800765a:	fbb5 f1f3 	udiv	r1, r5, r3
 800765e:	fb03 5711 	mls	r7, r3, r1, r5
 8007662:	5dc7      	ldrb	r7, [r0, r7]
 8007664:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007668:	462f      	mov	r7, r5
 800766a:	42bb      	cmp	r3, r7
 800766c:	460d      	mov	r5, r1
 800766e:	d9f4      	bls.n	800765a <_printf_i+0x112>
 8007670:	2b08      	cmp	r3, #8
 8007672:	d10b      	bne.n	800768c <_printf_i+0x144>
 8007674:	6823      	ldr	r3, [r4, #0]
 8007676:	07df      	lsls	r7, r3, #31
 8007678:	d508      	bpl.n	800768c <_printf_i+0x144>
 800767a:	6923      	ldr	r3, [r4, #16]
 800767c:	6861      	ldr	r1, [r4, #4]
 800767e:	4299      	cmp	r1, r3
 8007680:	bfde      	ittt	le
 8007682:	2330      	movle	r3, #48	@ 0x30
 8007684:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007688:	f106 36ff 	addle.w	r6, r6, #4294967295
 800768c:	1b92      	subs	r2, r2, r6
 800768e:	6122      	str	r2, [r4, #16]
 8007690:	f8cd a000 	str.w	sl, [sp]
 8007694:	464b      	mov	r3, r9
 8007696:	aa03      	add	r2, sp, #12
 8007698:	4621      	mov	r1, r4
 800769a:	4640      	mov	r0, r8
 800769c:	f7ff fee6 	bl	800746c <_printf_common>
 80076a0:	3001      	adds	r0, #1
 80076a2:	d14a      	bne.n	800773a <_printf_i+0x1f2>
 80076a4:	f04f 30ff 	mov.w	r0, #4294967295
 80076a8:	b004      	add	sp, #16
 80076aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076ae:	6823      	ldr	r3, [r4, #0]
 80076b0:	f043 0320 	orr.w	r3, r3, #32
 80076b4:	6023      	str	r3, [r4, #0]
 80076b6:	4833      	ldr	r0, [pc, #204]	@ (8007784 <_printf_i+0x23c>)
 80076b8:	2778      	movs	r7, #120	@ 0x78
 80076ba:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80076be:	6823      	ldr	r3, [r4, #0]
 80076c0:	6831      	ldr	r1, [r6, #0]
 80076c2:	061f      	lsls	r7, r3, #24
 80076c4:	f851 5b04 	ldr.w	r5, [r1], #4
 80076c8:	d402      	bmi.n	80076d0 <_printf_i+0x188>
 80076ca:	065f      	lsls	r7, r3, #25
 80076cc:	bf48      	it	mi
 80076ce:	b2ad      	uxthmi	r5, r5
 80076d0:	6031      	str	r1, [r6, #0]
 80076d2:	07d9      	lsls	r1, r3, #31
 80076d4:	bf44      	itt	mi
 80076d6:	f043 0320 	orrmi.w	r3, r3, #32
 80076da:	6023      	strmi	r3, [r4, #0]
 80076dc:	b11d      	cbz	r5, 80076e6 <_printf_i+0x19e>
 80076de:	2310      	movs	r3, #16
 80076e0:	e7ac      	b.n	800763c <_printf_i+0xf4>
 80076e2:	4827      	ldr	r0, [pc, #156]	@ (8007780 <_printf_i+0x238>)
 80076e4:	e7e9      	b.n	80076ba <_printf_i+0x172>
 80076e6:	6823      	ldr	r3, [r4, #0]
 80076e8:	f023 0320 	bic.w	r3, r3, #32
 80076ec:	6023      	str	r3, [r4, #0]
 80076ee:	e7f6      	b.n	80076de <_printf_i+0x196>
 80076f0:	4616      	mov	r6, r2
 80076f2:	e7bd      	b.n	8007670 <_printf_i+0x128>
 80076f4:	6833      	ldr	r3, [r6, #0]
 80076f6:	6825      	ldr	r5, [r4, #0]
 80076f8:	6961      	ldr	r1, [r4, #20]
 80076fa:	1d18      	adds	r0, r3, #4
 80076fc:	6030      	str	r0, [r6, #0]
 80076fe:	062e      	lsls	r6, r5, #24
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	d501      	bpl.n	8007708 <_printf_i+0x1c0>
 8007704:	6019      	str	r1, [r3, #0]
 8007706:	e002      	b.n	800770e <_printf_i+0x1c6>
 8007708:	0668      	lsls	r0, r5, #25
 800770a:	d5fb      	bpl.n	8007704 <_printf_i+0x1bc>
 800770c:	8019      	strh	r1, [r3, #0]
 800770e:	2300      	movs	r3, #0
 8007710:	6123      	str	r3, [r4, #16]
 8007712:	4616      	mov	r6, r2
 8007714:	e7bc      	b.n	8007690 <_printf_i+0x148>
 8007716:	6833      	ldr	r3, [r6, #0]
 8007718:	1d1a      	adds	r2, r3, #4
 800771a:	6032      	str	r2, [r6, #0]
 800771c:	681e      	ldr	r6, [r3, #0]
 800771e:	6862      	ldr	r2, [r4, #4]
 8007720:	2100      	movs	r1, #0
 8007722:	4630      	mov	r0, r6
 8007724:	f7f8 fd5c 	bl	80001e0 <memchr>
 8007728:	b108      	cbz	r0, 800772e <_printf_i+0x1e6>
 800772a:	1b80      	subs	r0, r0, r6
 800772c:	6060      	str	r0, [r4, #4]
 800772e:	6863      	ldr	r3, [r4, #4]
 8007730:	6123      	str	r3, [r4, #16]
 8007732:	2300      	movs	r3, #0
 8007734:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007738:	e7aa      	b.n	8007690 <_printf_i+0x148>
 800773a:	6923      	ldr	r3, [r4, #16]
 800773c:	4632      	mov	r2, r6
 800773e:	4649      	mov	r1, r9
 8007740:	4640      	mov	r0, r8
 8007742:	47d0      	blx	sl
 8007744:	3001      	adds	r0, #1
 8007746:	d0ad      	beq.n	80076a4 <_printf_i+0x15c>
 8007748:	6823      	ldr	r3, [r4, #0]
 800774a:	079b      	lsls	r3, r3, #30
 800774c:	d413      	bmi.n	8007776 <_printf_i+0x22e>
 800774e:	68e0      	ldr	r0, [r4, #12]
 8007750:	9b03      	ldr	r3, [sp, #12]
 8007752:	4298      	cmp	r0, r3
 8007754:	bfb8      	it	lt
 8007756:	4618      	movlt	r0, r3
 8007758:	e7a6      	b.n	80076a8 <_printf_i+0x160>
 800775a:	2301      	movs	r3, #1
 800775c:	4632      	mov	r2, r6
 800775e:	4649      	mov	r1, r9
 8007760:	4640      	mov	r0, r8
 8007762:	47d0      	blx	sl
 8007764:	3001      	adds	r0, #1
 8007766:	d09d      	beq.n	80076a4 <_printf_i+0x15c>
 8007768:	3501      	adds	r5, #1
 800776a:	68e3      	ldr	r3, [r4, #12]
 800776c:	9903      	ldr	r1, [sp, #12]
 800776e:	1a5b      	subs	r3, r3, r1
 8007770:	42ab      	cmp	r3, r5
 8007772:	dcf2      	bgt.n	800775a <_printf_i+0x212>
 8007774:	e7eb      	b.n	800774e <_printf_i+0x206>
 8007776:	2500      	movs	r5, #0
 8007778:	f104 0619 	add.w	r6, r4, #25
 800777c:	e7f5      	b.n	800776a <_printf_i+0x222>
 800777e:	bf00      	nop
 8007780:	0800a57a 	.word	0x0800a57a
 8007784:	0800a58b 	.word	0x0800a58b

08007788 <__sflush_r>:
 8007788:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800778c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007790:	0716      	lsls	r6, r2, #28
 8007792:	4605      	mov	r5, r0
 8007794:	460c      	mov	r4, r1
 8007796:	d454      	bmi.n	8007842 <__sflush_r+0xba>
 8007798:	684b      	ldr	r3, [r1, #4]
 800779a:	2b00      	cmp	r3, #0
 800779c:	dc02      	bgt.n	80077a4 <__sflush_r+0x1c>
 800779e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	dd48      	ble.n	8007836 <__sflush_r+0xae>
 80077a4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80077a6:	2e00      	cmp	r6, #0
 80077a8:	d045      	beq.n	8007836 <__sflush_r+0xae>
 80077aa:	2300      	movs	r3, #0
 80077ac:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80077b0:	682f      	ldr	r7, [r5, #0]
 80077b2:	6a21      	ldr	r1, [r4, #32]
 80077b4:	602b      	str	r3, [r5, #0]
 80077b6:	d030      	beq.n	800781a <__sflush_r+0x92>
 80077b8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80077ba:	89a3      	ldrh	r3, [r4, #12]
 80077bc:	0759      	lsls	r1, r3, #29
 80077be:	d505      	bpl.n	80077cc <__sflush_r+0x44>
 80077c0:	6863      	ldr	r3, [r4, #4]
 80077c2:	1ad2      	subs	r2, r2, r3
 80077c4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80077c6:	b10b      	cbz	r3, 80077cc <__sflush_r+0x44>
 80077c8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80077ca:	1ad2      	subs	r2, r2, r3
 80077cc:	2300      	movs	r3, #0
 80077ce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80077d0:	6a21      	ldr	r1, [r4, #32]
 80077d2:	4628      	mov	r0, r5
 80077d4:	47b0      	blx	r6
 80077d6:	1c43      	adds	r3, r0, #1
 80077d8:	89a3      	ldrh	r3, [r4, #12]
 80077da:	d106      	bne.n	80077ea <__sflush_r+0x62>
 80077dc:	6829      	ldr	r1, [r5, #0]
 80077de:	291d      	cmp	r1, #29
 80077e0:	d82b      	bhi.n	800783a <__sflush_r+0xb2>
 80077e2:	4a2a      	ldr	r2, [pc, #168]	@ (800788c <__sflush_r+0x104>)
 80077e4:	410a      	asrs	r2, r1
 80077e6:	07d6      	lsls	r6, r2, #31
 80077e8:	d427      	bmi.n	800783a <__sflush_r+0xb2>
 80077ea:	2200      	movs	r2, #0
 80077ec:	6062      	str	r2, [r4, #4]
 80077ee:	04d9      	lsls	r1, r3, #19
 80077f0:	6922      	ldr	r2, [r4, #16]
 80077f2:	6022      	str	r2, [r4, #0]
 80077f4:	d504      	bpl.n	8007800 <__sflush_r+0x78>
 80077f6:	1c42      	adds	r2, r0, #1
 80077f8:	d101      	bne.n	80077fe <__sflush_r+0x76>
 80077fa:	682b      	ldr	r3, [r5, #0]
 80077fc:	b903      	cbnz	r3, 8007800 <__sflush_r+0x78>
 80077fe:	6560      	str	r0, [r4, #84]	@ 0x54
 8007800:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007802:	602f      	str	r7, [r5, #0]
 8007804:	b1b9      	cbz	r1, 8007836 <__sflush_r+0xae>
 8007806:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800780a:	4299      	cmp	r1, r3
 800780c:	d002      	beq.n	8007814 <__sflush_r+0x8c>
 800780e:	4628      	mov	r0, r5
 8007810:	f001 f97e 	bl	8008b10 <_free_r>
 8007814:	2300      	movs	r3, #0
 8007816:	6363      	str	r3, [r4, #52]	@ 0x34
 8007818:	e00d      	b.n	8007836 <__sflush_r+0xae>
 800781a:	2301      	movs	r3, #1
 800781c:	4628      	mov	r0, r5
 800781e:	47b0      	blx	r6
 8007820:	4602      	mov	r2, r0
 8007822:	1c50      	adds	r0, r2, #1
 8007824:	d1c9      	bne.n	80077ba <__sflush_r+0x32>
 8007826:	682b      	ldr	r3, [r5, #0]
 8007828:	2b00      	cmp	r3, #0
 800782a:	d0c6      	beq.n	80077ba <__sflush_r+0x32>
 800782c:	2b1d      	cmp	r3, #29
 800782e:	d001      	beq.n	8007834 <__sflush_r+0xac>
 8007830:	2b16      	cmp	r3, #22
 8007832:	d11e      	bne.n	8007872 <__sflush_r+0xea>
 8007834:	602f      	str	r7, [r5, #0]
 8007836:	2000      	movs	r0, #0
 8007838:	e022      	b.n	8007880 <__sflush_r+0xf8>
 800783a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800783e:	b21b      	sxth	r3, r3
 8007840:	e01b      	b.n	800787a <__sflush_r+0xf2>
 8007842:	690f      	ldr	r7, [r1, #16]
 8007844:	2f00      	cmp	r7, #0
 8007846:	d0f6      	beq.n	8007836 <__sflush_r+0xae>
 8007848:	0793      	lsls	r3, r2, #30
 800784a:	680e      	ldr	r6, [r1, #0]
 800784c:	bf08      	it	eq
 800784e:	694b      	ldreq	r3, [r1, #20]
 8007850:	600f      	str	r7, [r1, #0]
 8007852:	bf18      	it	ne
 8007854:	2300      	movne	r3, #0
 8007856:	eba6 0807 	sub.w	r8, r6, r7
 800785a:	608b      	str	r3, [r1, #8]
 800785c:	f1b8 0f00 	cmp.w	r8, #0
 8007860:	dde9      	ble.n	8007836 <__sflush_r+0xae>
 8007862:	6a21      	ldr	r1, [r4, #32]
 8007864:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007866:	4643      	mov	r3, r8
 8007868:	463a      	mov	r2, r7
 800786a:	4628      	mov	r0, r5
 800786c:	47b0      	blx	r6
 800786e:	2800      	cmp	r0, #0
 8007870:	dc08      	bgt.n	8007884 <__sflush_r+0xfc>
 8007872:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007876:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800787a:	81a3      	strh	r3, [r4, #12]
 800787c:	f04f 30ff 	mov.w	r0, #4294967295
 8007880:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007884:	4407      	add	r7, r0
 8007886:	eba8 0800 	sub.w	r8, r8, r0
 800788a:	e7e7      	b.n	800785c <__sflush_r+0xd4>
 800788c:	dfbffffe 	.word	0xdfbffffe

08007890 <_fflush_r>:
 8007890:	b538      	push	{r3, r4, r5, lr}
 8007892:	690b      	ldr	r3, [r1, #16]
 8007894:	4605      	mov	r5, r0
 8007896:	460c      	mov	r4, r1
 8007898:	b913      	cbnz	r3, 80078a0 <_fflush_r+0x10>
 800789a:	2500      	movs	r5, #0
 800789c:	4628      	mov	r0, r5
 800789e:	bd38      	pop	{r3, r4, r5, pc}
 80078a0:	b118      	cbz	r0, 80078aa <_fflush_r+0x1a>
 80078a2:	6a03      	ldr	r3, [r0, #32]
 80078a4:	b90b      	cbnz	r3, 80078aa <_fflush_r+0x1a>
 80078a6:	f000 f8bb 	bl	8007a20 <__sinit>
 80078aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d0f3      	beq.n	800789a <_fflush_r+0xa>
 80078b2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80078b4:	07d0      	lsls	r0, r2, #31
 80078b6:	d404      	bmi.n	80078c2 <_fflush_r+0x32>
 80078b8:	0599      	lsls	r1, r3, #22
 80078ba:	d402      	bmi.n	80078c2 <_fflush_r+0x32>
 80078bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80078be:	f000 faca 	bl	8007e56 <__retarget_lock_acquire_recursive>
 80078c2:	4628      	mov	r0, r5
 80078c4:	4621      	mov	r1, r4
 80078c6:	f7ff ff5f 	bl	8007788 <__sflush_r>
 80078ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80078cc:	07da      	lsls	r2, r3, #31
 80078ce:	4605      	mov	r5, r0
 80078d0:	d4e4      	bmi.n	800789c <_fflush_r+0xc>
 80078d2:	89a3      	ldrh	r3, [r4, #12]
 80078d4:	059b      	lsls	r3, r3, #22
 80078d6:	d4e1      	bmi.n	800789c <_fflush_r+0xc>
 80078d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80078da:	f000 fabd 	bl	8007e58 <__retarget_lock_release_recursive>
 80078de:	e7dd      	b.n	800789c <_fflush_r+0xc>

080078e0 <fflush>:
 80078e0:	4601      	mov	r1, r0
 80078e2:	b920      	cbnz	r0, 80078ee <fflush+0xe>
 80078e4:	4a04      	ldr	r2, [pc, #16]	@ (80078f8 <fflush+0x18>)
 80078e6:	4905      	ldr	r1, [pc, #20]	@ (80078fc <fflush+0x1c>)
 80078e8:	4805      	ldr	r0, [pc, #20]	@ (8007900 <fflush+0x20>)
 80078ea:	f000 b8b1 	b.w	8007a50 <_fwalk_sglue>
 80078ee:	4b05      	ldr	r3, [pc, #20]	@ (8007904 <fflush+0x24>)
 80078f0:	6818      	ldr	r0, [r3, #0]
 80078f2:	f7ff bfcd 	b.w	8007890 <_fflush_r>
 80078f6:	bf00      	nop
 80078f8:	20000024 	.word	0x20000024
 80078fc:	08007891 	.word	0x08007891
 8007900:	20000034 	.word	0x20000034
 8007904:	20000030 	.word	0x20000030

08007908 <std>:
 8007908:	2300      	movs	r3, #0
 800790a:	b510      	push	{r4, lr}
 800790c:	4604      	mov	r4, r0
 800790e:	e9c0 3300 	strd	r3, r3, [r0]
 8007912:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007916:	6083      	str	r3, [r0, #8]
 8007918:	8181      	strh	r1, [r0, #12]
 800791a:	6643      	str	r3, [r0, #100]	@ 0x64
 800791c:	81c2      	strh	r2, [r0, #14]
 800791e:	6183      	str	r3, [r0, #24]
 8007920:	4619      	mov	r1, r3
 8007922:	2208      	movs	r2, #8
 8007924:	305c      	adds	r0, #92	@ 0x5c
 8007926:	f000 fa19 	bl	8007d5c <memset>
 800792a:	4b0d      	ldr	r3, [pc, #52]	@ (8007960 <std+0x58>)
 800792c:	6263      	str	r3, [r4, #36]	@ 0x24
 800792e:	4b0d      	ldr	r3, [pc, #52]	@ (8007964 <std+0x5c>)
 8007930:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007932:	4b0d      	ldr	r3, [pc, #52]	@ (8007968 <std+0x60>)
 8007934:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007936:	4b0d      	ldr	r3, [pc, #52]	@ (800796c <std+0x64>)
 8007938:	6323      	str	r3, [r4, #48]	@ 0x30
 800793a:	4b0d      	ldr	r3, [pc, #52]	@ (8007970 <std+0x68>)
 800793c:	6224      	str	r4, [r4, #32]
 800793e:	429c      	cmp	r4, r3
 8007940:	d006      	beq.n	8007950 <std+0x48>
 8007942:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007946:	4294      	cmp	r4, r2
 8007948:	d002      	beq.n	8007950 <std+0x48>
 800794a:	33d0      	adds	r3, #208	@ 0xd0
 800794c:	429c      	cmp	r4, r3
 800794e:	d105      	bne.n	800795c <std+0x54>
 8007950:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007954:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007958:	f000 ba7c 	b.w	8007e54 <__retarget_lock_init_recursive>
 800795c:	bd10      	pop	{r4, pc}
 800795e:	bf00      	nop
 8007960:	08007bad 	.word	0x08007bad
 8007964:	08007bcf 	.word	0x08007bcf
 8007968:	08007c07 	.word	0x08007c07
 800796c:	08007c2b 	.word	0x08007c2b
 8007970:	20000834 	.word	0x20000834

08007974 <stdio_exit_handler>:
 8007974:	4a02      	ldr	r2, [pc, #8]	@ (8007980 <stdio_exit_handler+0xc>)
 8007976:	4903      	ldr	r1, [pc, #12]	@ (8007984 <stdio_exit_handler+0x10>)
 8007978:	4803      	ldr	r0, [pc, #12]	@ (8007988 <stdio_exit_handler+0x14>)
 800797a:	f000 b869 	b.w	8007a50 <_fwalk_sglue>
 800797e:	bf00      	nop
 8007980:	20000024 	.word	0x20000024
 8007984:	08007891 	.word	0x08007891
 8007988:	20000034 	.word	0x20000034

0800798c <cleanup_stdio>:
 800798c:	6841      	ldr	r1, [r0, #4]
 800798e:	4b0c      	ldr	r3, [pc, #48]	@ (80079c0 <cleanup_stdio+0x34>)
 8007990:	4299      	cmp	r1, r3
 8007992:	b510      	push	{r4, lr}
 8007994:	4604      	mov	r4, r0
 8007996:	d001      	beq.n	800799c <cleanup_stdio+0x10>
 8007998:	f7ff ff7a 	bl	8007890 <_fflush_r>
 800799c:	68a1      	ldr	r1, [r4, #8]
 800799e:	4b09      	ldr	r3, [pc, #36]	@ (80079c4 <cleanup_stdio+0x38>)
 80079a0:	4299      	cmp	r1, r3
 80079a2:	d002      	beq.n	80079aa <cleanup_stdio+0x1e>
 80079a4:	4620      	mov	r0, r4
 80079a6:	f7ff ff73 	bl	8007890 <_fflush_r>
 80079aa:	68e1      	ldr	r1, [r4, #12]
 80079ac:	4b06      	ldr	r3, [pc, #24]	@ (80079c8 <cleanup_stdio+0x3c>)
 80079ae:	4299      	cmp	r1, r3
 80079b0:	d004      	beq.n	80079bc <cleanup_stdio+0x30>
 80079b2:	4620      	mov	r0, r4
 80079b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079b8:	f7ff bf6a 	b.w	8007890 <_fflush_r>
 80079bc:	bd10      	pop	{r4, pc}
 80079be:	bf00      	nop
 80079c0:	20000834 	.word	0x20000834
 80079c4:	2000089c 	.word	0x2000089c
 80079c8:	20000904 	.word	0x20000904

080079cc <global_stdio_init.part.0>:
 80079cc:	b510      	push	{r4, lr}
 80079ce:	4b0b      	ldr	r3, [pc, #44]	@ (80079fc <global_stdio_init.part.0+0x30>)
 80079d0:	4c0b      	ldr	r4, [pc, #44]	@ (8007a00 <global_stdio_init.part.0+0x34>)
 80079d2:	4a0c      	ldr	r2, [pc, #48]	@ (8007a04 <global_stdio_init.part.0+0x38>)
 80079d4:	601a      	str	r2, [r3, #0]
 80079d6:	4620      	mov	r0, r4
 80079d8:	2200      	movs	r2, #0
 80079da:	2104      	movs	r1, #4
 80079dc:	f7ff ff94 	bl	8007908 <std>
 80079e0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80079e4:	2201      	movs	r2, #1
 80079e6:	2109      	movs	r1, #9
 80079e8:	f7ff ff8e 	bl	8007908 <std>
 80079ec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80079f0:	2202      	movs	r2, #2
 80079f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079f6:	2112      	movs	r1, #18
 80079f8:	f7ff bf86 	b.w	8007908 <std>
 80079fc:	2000096c 	.word	0x2000096c
 8007a00:	20000834 	.word	0x20000834
 8007a04:	08007975 	.word	0x08007975

08007a08 <__sfp_lock_acquire>:
 8007a08:	4801      	ldr	r0, [pc, #4]	@ (8007a10 <__sfp_lock_acquire+0x8>)
 8007a0a:	f000 ba24 	b.w	8007e56 <__retarget_lock_acquire_recursive>
 8007a0e:	bf00      	nop
 8007a10:	20000975 	.word	0x20000975

08007a14 <__sfp_lock_release>:
 8007a14:	4801      	ldr	r0, [pc, #4]	@ (8007a1c <__sfp_lock_release+0x8>)
 8007a16:	f000 ba1f 	b.w	8007e58 <__retarget_lock_release_recursive>
 8007a1a:	bf00      	nop
 8007a1c:	20000975 	.word	0x20000975

08007a20 <__sinit>:
 8007a20:	b510      	push	{r4, lr}
 8007a22:	4604      	mov	r4, r0
 8007a24:	f7ff fff0 	bl	8007a08 <__sfp_lock_acquire>
 8007a28:	6a23      	ldr	r3, [r4, #32]
 8007a2a:	b11b      	cbz	r3, 8007a34 <__sinit+0x14>
 8007a2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a30:	f7ff bff0 	b.w	8007a14 <__sfp_lock_release>
 8007a34:	4b04      	ldr	r3, [pc, #16]	@ (8007a48 <__sinit+0x28>)
 8007a36:	6223      	str	r3, [r4, #32]
 8007a38:	4b04      	ldr	r3, [pc, #16]	@ (8007a4c <__sinit+0x2c>)
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d1f5      	bne.n	8007a2c <__sinit+0xc>
 8007a40:	f7ff ffc4 	bl	80079cc <global_stdio_init.part.0>
 8007a44:	e7f2      	b.n	8007a2c <__sinit+0xc>
 8007a46:	bf00      	nop
 8007a48:	0800798d 	.word	0x0800798d
 8007a4c:	2000096c 	.word	0x2000096c

08007a50 <_fwalk_sglue>:
 8007a50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a54:	4607      	mov	r7, r0
 8007a56:	4688      	mov	r8, r1
 8007a58:	4614      	mov	r4, r2
 8007a5a:	2600      	movs	r6, #0
 8007a5c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007a60:	f1b9 0901 	subs.w	r9, r9, #1
 8007a64:	d505      	bpl.n	8007a72 <_fwalk_sglue+0x22>
 8007a66:	6824      	ldr	r4, [r4, #0]
 8007a68:	2c00      	cmp	r4, #0
 8007a6a:	d1f7      	bne.n	8007a5c <_fwalk_sglue+0xc>
 8007a6c:	4630      	mov	r0, r6
 8007a6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a72:	89ab      	ldrh	r3, [r5, #12]
 8007a74:	2b01      	cmp	r3, #1
 8007a76:	d907      	bls.n	8007a88 <_fwalk_sglue+0x38>
 8007a78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007a7c:	3301      	adds	r3, #1
 8007a7e:	d003      	beq.n	8007a88 <_fwalk_sglue+0x38>
 8007a80:	4629      	mov	r1, r5
 8007a82:	4638      	mov	r0, r7
 8007a84:	47c0      	blx	r8
 8007a86:	4306      	orrs	r6, r0
 8007a88:	3568      	adds	r5, #104	@ 0x68
 8007a8a:	e7e9      	b.n	8007a60 <_fwalk_sglue+0x10>

08007a8c <iprintf>:
 8007a8c:	b40f      	push	{r0, r1, r2, r3}
 8007a8e:	b507      	push	{r0, r1, r2, lr}
 8007a90:	4906      	ldr	r1, [pc, #24]	@ (8007aac <iprintf+0x20>)
 8007a92:	ab04      	add	r3, sp, #16
 8007a94:	6808      	ldr	r0, [r1, #0]
 8007a96:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a9a:	6881      	ldr	r1, [r0, #8]
 8007a9c:	9301      	str	r3, [sp, #4]
 8007a9e:	f001 fe3b 	bl	8009718 <_vfiprintf_r>
 8007aa2:	b003      	add	sp, #12
 8007aa4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007aa8:	b004      	add	sp, #16
 8007aaa:	4770      	bx	lr
 8007aac:	20000030 	.word	0x20000030

08007ab0 <_puts_r>:
 8007ab0:	6a03      	ldr	r3, [r0, #32]
 8007ab2:	b570      	push	{r4, r5, r6, lr}
 8007ab4:	6884      	ldr	r4, [r0, #8]
 8007ab6:	4605      	mov	r5, r0
 8007ab8:	460e      	mov	r6, r1
 8007aba:	b90b      	cbnz	r3, 8007ac0 <_puts_r+0x10>
 8007abc:	f7ff ffb0 	bl	8007a20 <__sinit>
 8007ac0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007ac2:	07db      	lsls	r3, r3, #31
 8007ac4:	d405      	bmi.n	8007ad2 <_puts_r+0x22>
 8007ac6:	89a3      	ldrh	r3, [r4, #12]
 8007ac8:	0598      	lsls	r0, r3, #22
 8007aca:	d402      	bmi.n	8007ad2 <_puts_r+0x22>
 8007acc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007ace:	f000 f9c2 	bl	8007e56 <__retarget_lock_acquire_recursive>
 8007ad2:	89a3      	ldrh	r3, [r4, #12]
 8007ad4:	0719      	lsls	r1, r3, #28
 8007ad6:	d502      	bpl.n	8007ade <_puts_r+0x2e>
 8007ad8:	6923      	ldr	r3, [r4, #16]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d135      	bne.n	8007b4a <_puts_r+0x9a>
 8007ade:	4621      	mov	r1, r4
 8007ae0:	4628      	mov	r0, r5
 8007ae2:	f000 f8e5 	bl	8007cb0 <__swsetup_r>
 8007ae6:	b380      	cbz	r0, 8007b4a <_puts_r+0x9a>
 8007ae8:	f04f 35ff 	mov.w	r5, #4294967295
 8007aec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007aee:	07da      	lsls	r2, r3, #31
 8007af0:	d405      	bmi.n	8007afe <_puts_r+0x4e>
 8007af2:	89a3      	ldrh	r3, [r4, #12]
 8007af4:	059b      	lsls	r3, r3, #22
 8007af6:	d402      	bmi.n	8007afe <_puts_r+0x4e>
 8007af8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007afa:	f000 f9ad 	bl	8007e58 <__retarget_lock_release_recursive>
 8007afe:	4628      	mov	r0, r5
 8007b00:	bd70      	pop	{r4, r5, r6, pc}
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	da04      	bge.n	8007b10 <_puts_r+0x60>
 8007b06:	69a2      	ldr	r2, [r4, #24]
 8007b08:	429a      	cmp	r2, r3
 8007b0a:	dc17      	bgt.n	8007b3c <_puts_r+0x8c>
 8007b0c:	290a      	cmp	r1, #10
 8007b0e:	d015      	beq.n	8007b3c <_puts_r+0x8c>
 8007b10:	6823      	ldr	r3, [r4, #0]
 8007b12:	1c5a      	adds	r2, r3, #1
 8007b14:	6022      	str	r2, [r4, #0]
 8007b16:	7019      	strb	r1, [r3, #0]
 8007b18:	68a3      	ldr	r3, [r4, #8]
 8007b1a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007b1e:	3b01      	subs	r3, #1
 8007b20:	60a3      	str	r3, [r4, #8]
 8007b22:	2900      	cmp	r1, #0
 8007b24:	d1ed      	bne.n	8007b02 <_puts_r+0x52>
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	da11      	bge.n	8007b4e <_puts_r+0x9e>
 8007b2a:	4622      	mov	r2, r4
 8007b2c:	210a      	movs	r1, #10
 8007b2e:	4628      	mov	r0, r5
 8007b30:	f000 f87f 	bl	8007c32 <__swbuf_r>
 8007b34:	3001      	adds	r0, #1
 8007b36:	d0d7      	beq.n	8007ae8 <_puts_r+0x38>
 8007b38:	250a      	movs	r5, #10
 8007b3a:	e7d7      	b.n	8007aec <_puts_r+0x3c>
 8007b3c:	4622      	mov	r2, r4
 8007b3e:	4628      	mov	r0, r5
 8007b40:	f000 f877 	bl	8007c32 <__swbuf_r>
 8007b44:	3001      	adds	r0, #1
 8007b46:	d1e7      	bne.n	8007b18 <_puts_r+0x68>
 8007b48:	e7ce      	b.n	8007ae8 <_puts_r+0x38>
 8007b4a:	3e01      	subs	r6, #1
 8007b4c:	e7e4      	b.n	8007b18 <_puts_r+0x68>
 8007b4e:	6823      	ldr	r3, [r4, #0]
 8007b50:	1c5a      	adds	r2, r3, #1
 8007b52:	6022      	str	r2, [r4, #0]
 8007b54:	220a      	movs	r2, #10
 8007b56:	701a      	strb	r2, [r3, #0]
 8007b58:	e7ee      	b.n	8007b38 <_puts_r+0x88>
	...

08007b5c <puts>:
 8007b5c:	4b02      	ldr	r3, [pc, #8]	@ (8007b68 <puts+0xc>)
 8007b5e:	4601      	mov	r1, r0
 8007b60:	6818      	ldr	r0, [r3, #0]
 8007b62:	f7ff bfa5 	b.w	8007ab0 <_puts_r>
 8007b66:	bf00      	nop
 8007b68:	20000030 	.word	0x20000030

08007b6c <siprintf>:
 8007b6c:	b40e      	push	{r1, r2, r3}
 8007b6e:	b500      	push	{lr}
 8007b70:	b09c      	sub	sp, #112	@ 0x70
 8007b72:	ab1d      	add	r3, sp, #116	@ 0x74
 8007b74:	9002      	str	r0, [sp, #8]
 8007b76:	9006      	str	r0, [sp, #24]
 8007b78:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007b7c:	4809      	ldr	r0, [pc, #36]	@ (8007ba4 <siprintf+0x38>)
 8007b7e:	9107      	str	r1, [sp, #28]
 8007b80:	9104      	str	r1, [sp, #16]
 8007b82:	4909      	ldr	r1, [pc, #36]	@ (8007ba8 <siprintf+0x3c>)
 8007b84:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b88:	9105      	str	r1, [sp, #20]
 8007b8a:	6800      	ldr	r0, [r0, #0]
 8007b8c:	9301      	str	r3, [sp, #4]
 8007b8e:	a902      	add	r1, sp, #8
 8007b90:	f001 fc9c 	bl	80094cc <_svfiprintf_r>
 8007b94:	9b02      	ldr	r3, [sp, #8]
 8007b96:	2200      	movs	r2, #0
 8007b98:	701a      	strb	r2, [r3, #0]
 8007b9a:	b01c      	add	sp, #112	@ 0x70
 8007b9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ba0:	b003      	add	sp, #12
 8007ba2:	4770      	bx	lr
 8007ba4:	20000030 	.word	0x20000030
 8007ba8:	ffff0208 	.word	0xffff0208

08007bac <__sread>:
 8007bac:	b510      	push	{r4, lr}
 8007bae:	460c      	mov	r4, r1
 8007bb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bb4:	f000 f900 	bl	8007db8 <_read_r>
 8007bb8:	2800      	cmp	r0, #0
 8007bba:	bfab      	itete	ge
 8007bbc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007bbe:	89a3      	ldrhlt	r3, [r4, #12]
 8007bc0:	181b      	addge	r3, r3, r0
 8007bc2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007bc6:	bfac      	ite	ge
 8007bc8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007bca:	81a3      	strhlt	r3, [r4, #12]
 8007bcc:	bd10      	pop	{r4, pc}

08007bce <__swrite>:
 8007bce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bd2:	461f      	mov	r7, r3
 8007bd4:	898b      	ldrh	r3, [r1, #12]
 8007bd6:	05db      	lsls	r3, r3, #23
 8007bd8:	4605      	mov	r5, r0
 8007bda:	460c      	mov	r4, r1
 8007bdc:	4616      	mov	r6, r2
 8007bde:	d505      	bpl.n	8007bec <__swrite+0x1e>
 8007be0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007be4:	2302      	movs	r3, #2
 8007be6:	2200      	movs	r2, #0
 8007be8:	f000 f8d4 	bl	8007d94 <_lseek_r>
 8007bec:	89a3      	ldrh	r3, [r4, #12]
 8007bee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007bf2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007bf6:	81a3      	strh	r3, [r4, #12]
 8007bf8:	4632      	mov	r2, r6
 8007bfa:	463b      	mov	r3, r7
 8007bfc:	4628      	mov	r0, r5
 8007bfe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c02:	f000 b8eb 	b.w	8007ddc <_write_r>

08007c06 <__sseek>:
 8007c06:	b510      	push	{r4, lr}
 8007c08:	460c      	mov	r4, r1
 8007c0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c0e:	f000 f8c1 	bl	8007d94 <_lseek_r>
 8007c12:	1c43      	adds	r3, r0, #1
 8007c14:	89a3      	ldrh	r3, [r4, #12]
 8007c16:	bf15      	itete	ne
 8007c18:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007c1a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007c1e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007c22:	81a3      	strheq	r3, [r4, #12]
 8007c24:	bf18      	it	ne
 8007c26:	81a3      	strhne	r3, [r4, #12]
 8007c28:	bd10      	pop	{r4, pc}

08007c2a <__sclose>:
 8007c2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c2e:	f000 b8a1 	b.w	8007d74 <_close_r>

08007c32 <__swbuf_r>:
 8007c32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c34:	460e      	mov	r6, r1
 8007c36:	4614      	mov	r4, r2
 8007c38:	4605      	mov	r5, r0
 8007c3a:	b118      	cbz	r0, 8007c44 <__swbuf_r+0x12>
 8007c3c:	6a03      	ldr	r3, [r0, #32]
 8007c3e:	b90b      	cbnz	r3, 8007c44 <__swbuf_r+0x12>
 8007c40:	f7ff feee 	bl	8007a20 <__sinit>
 8007c44:	69a3      	ldr	r3, [r4, #24]
 8007c46:	60a3      	str	r3, [r4, #8]
 8007c48:	89a3      	ldrh	r3, [r4, #12]
 8007c4a:	071a      	lsls	r2, r3, #28
 8007c4c:	d501      	bpl.n	8007c52 <__swbuf_r+0x20>
 8007c4e:	6923      	ldr	r3, [r4, #16]
 8007c50:	b943      	cbnz	r3, 8007c64 <__swbuf_r+0x32>
 8007c52:	4621      	mov	r1, r4
 8007c54:	4628      	mov	r0, r5
 8007c56:	f000 f82b 	bl	8007cb0 <__swsetup_r>
 8007c5a:	b118      	cbz	r0, 8007c64 <__swbuf_r+0x32>
 8007c5c:	f04f 37ff 	mov.w	r7, #4294967295
 8007c60:	4638      	mov	r0, r7
 8007c62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c64:	6823      	ldr	r3, [r4, #0]
 8007c66:	6922      	ldr	r2, [r4, #16]
 8007c68:	1a98      	subs	r0, r3, r2
 8007c6a:	6963      	ldr	r3, [r4, #20]
 8007c6c:	b2f6      	uxtb	r6, r6
 8007c6e:	4283      	cmp	r3, r0
 8007c70:	4637      	mov	r7, r6
 8007c72:	dc05      	bgt.n	8007c80 <__swbuf_r+0x4e>
 8007c74:	4621      	mov	r1, r4
 8007c76:	4628      	mov	r0, r5
 8007c78:	f7ff fe0a 	bl	8007890 <_fflush_r>
 8007c7c:	2800      	cmp	r0, #0
 8007c7e:	d1ed      	bne.n	8007c5c <__swbuf_r+0x2a>
 8007c80:	68a3      	ldr	r3, [r4, #8]
 8007c82:	3b01      	subs	r3, #1
 8007c84:	60a3      	str	r3, [r4, #8]
 8007c86:	6823      	ldr	r3, [r4, #0]
 8007c88:	1c5a      	adds	r2, r3, #1
 8007c8a:	6022      	str	r2, [r4, #0]
 8007c8c:	701e      	strb	r6, [r3, #0]
 8007c8e:	6962      	ldr	r2, [r4, #20]
 8007c90:	1c43      	adds	r3, r0, #1
 8007c92:	429a      	cmp	r2, r3
 8007c94:	d004      	beq.n	8007ca0 <__swbuf_r+0x6e>
 8007c96:	89a3      	ldrh	r3, [r4, #12]
 8007c98:	07db      	lsls	r3, r3, #31
 8007c9a:	d5e1      	bpl.n	8007c60 <__swbuf_r+0x2e>
 8007c9c:	2e0a      	cmp	r6, #10
 8007c9e:	d1df      	bne.n	8007c60 <__swbuf_r+0x2e>
 8007ca0:	4621      	mov	r1, r4
 8007ca2:	4628      	mov	r0, r5
 8007ca4:	f7ff fdf4 	bl	8007890 <_fflush_r>
 8007ca8:	2800      	cmp	r0, #0
 8007caa:	d0d9      	beq.n	8007c60 <__swbuf_r+0x2e>
 8007cac:	e7d6      	b.n	8007c5c <__swbuf_r+0x2a>
	...

08007cb0 <__swsetup_r>:
 8007cb0:	b538      	push	{r3, r4, r5, lr}
 8007cb2:	4b29      	ldr	r3, [pc, #164]	@ (8007d58 <__swsetup_r+0xa8>)
 8007cb4:	4605      	mov	r5, r0
 8007cb6:	6818      	ldr	r0, [r3, #0]
 8007cb8:	460c      	mov	r4, r1
 8007cba:	b118      	cbz	r0, 8007cc4 <__swsetup_r+0x14>
 8007cbc:	6a03      	ldr	r3, [r0, #32]
 8007cbe:	b90b      	cbnz	r3, 8007cc4 <__swsetup_r+0x14>
 8007cc0:	f7ff feae 	bl	8007a20 <__sinit>
 8007cc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cc8:	0719      	lsls	r1, r3, #28
 8007cca:	d422      	bmi.n	8007d12 <__swsetup_r+0x62>
 8007ccc:	06da      	lsls	r2, r3, #27
 8007cce:	d407      	bmi.n	8007ce0 <__swsetup_r+0x30>
 8007cd0:	2209      	movs	r2, #9
 8007cd2:	602a      	str	r2, [r5, #0]
 8007cd4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007cd8:	81a3      	strh	r3, [r4, #12]
 8007cda:	f04f 30ff 	mov.w	r0, #4294967295
 8007cde:	e033      	b.n	8007d48 <__swsetup_r+0x98>
 8007ce0:	0758      	lsls	r0, r3, #29
 8007ce2:	d512      	bpl.n	8007d0a <__swsetup_r+0x5a>
 8007ce4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007ce6:	b141      	cbz	r1, 8007cfa <__swsetup_r+0x4a>
 8007ce8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007cec:	4299      	cmp	r1, r3
 8007cee:	d002      	beq.n	8007cf6 <__swsetup_r+0x46>
 8007cf0:	4628      	mov	r0, r5
 8007cf2:	f000 ff0d 	bl	8008b10 <_free_r>
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	6363      	str	r3, [r4, #52]	@ 0x34
 8007cfa:	89a3      	ldrh	r3, [r4, #12]
 8007cfc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007d00:	81a3      	strh	r3, [r4, #12]
 8007d02:	2300      	movs	r3, #0
 8007d04:	6063      	str	r3, [r4, #4]
 8007d06:	6923      	ldr	r3, [r4, #16]
 8007d08:	6023      	str	r3, [r4, #0]
 8007d0a:	89a3      	ldrh	r3, [r4, #12]
 8007d0c:	f043 0308 	orr.w	r3, r3, #8
 8007d10:	81a3      	strh	r3, [r4, #12]
 8007d12:	6923      	ldr	r3, [r4, #16]
 8007d14:	b94b      	cbnz	r3, 8007d2a <__swsetup_r+0x7a>
 8007d16:	89a3      	ldrh	r3, [r4, #12]
 8007d18:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007d1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d20:	d003      	beq.n	8007d2a <__swsetup_r+0x7a>
 8007d22:	4621      	mov	r1, r4
 8007d24:	4628      	mov	r0, r5
 8007d26:	f001 fe35 	bl	8009994 <__smakebuf_r>
 8007d2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d2e:	f013 0201 	ands.w	r2, r3, #1
 8007d32:	d00a      	beq.n	8007d4a <__swsetup_r+0x9a>
 8007d34:	2200      	movs	r2, #0
 8007d36:	60a2      	str	r2, [r4, #8]
 8007d38:	6962      	ldr	r2, [r4, #20]
 8007d3a:	4252      	negs	r2, r2
 8007d3c:	61a2      	str	r2, [r4, #24]
 8007d3e:	6922      	ldr	r2, [r4, #16]
 8007d40:	b942      	cbnz	r2, 8007d54 <__swsetup_r+0xa4>
 8007d42:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007d46:	d1c5      	bne.n	8007cd4 <__swsetup_r+0x24>
 8007d48:	bd38      	pop	{r3, r4, r5, pc}
 8007d4a:	0799      	lsls	r1, r3, #30
 8007d4c:	bf58      	it	pl
 8007d4e:	6962      	ldrpl	r2, [r4, #20]
 8007d50:	60a2      	str	r2, [r4, #8]
 8007d52:	e7f4      	b.n	8007d3e <__swsetup_r+0x8e>
 8007d54:	2000      	movs	r0, #0
 8007d56:	e7f7      	b.n	8007d48 <__swsetup_r+0x98>
 8007d58:	20000030 	.word	0x20000030

08007d5c <memset>:
 8007d5c:	4402      	add	r2, r0
 8007d5e:	4603      	mov	r3, r0
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d100      	bne.n	8007d66 <memset+0xa>
 8007d64:	4770      	bx	lr
 8007d66:	f803 1b01 	strb.w	r1, [r3], #1
 8007d6a:	e7f9      	b.n	8007d60 <memset+0x4>

08007d6c <_localeconv_r>:
 8007d6c:	4800      	ldr	r0, [pc, #0]	@ (8007d70 <_localeconv_r+0x4>)
 8007d6e:	4770      	bx	lr
 8007d70:	20000170 	.word	0x20000170

08007d74 <_close_r>:
 8007d74:	b538      	push	{r3, r4, r5, lr}
 8007d76:	4d06      	ldr	r5, [pc, #24]	@ (8007d90 <_close_r+0x1c>)
 8007d78:	2300      	movs	r3, #0
 8007d7a:	4604      	mov	r4, r0
 8007d7c:	4608      	mov	r0, r1
 8007d7e:	602b      	str	r3, [r5, #0]
 8007d80:	f7fb fee3 	bl	8003b4a <_close>
 8007d84:	1c43      	adds	r3, r0, #1
 8007d86:	d102      	bne.n	8007d8e <_close_r+0x1a>
 8007d88:	682b      	ldr	r3, [r5, #0]
 8007d8a:	b103      	cbz	r3, 8007d8e <_close_r+0x1a>
 8007d8c:	6023      	str	r3, [r4, #0]
 8007d8e:	bd38      	pop	{r3, r4, r5, pc}
 8007d90:	20000970 	.word	0x20000970

08007d94 <_lseek_r>:
 8007d94:	b538      	push	{r3, r4, r5, lr}
 8007d96:	4d07      	ldr	r5, [pc, #28]	@ (8007db4 <_lseek_r+0x20>)
 8007d98:	4604      	mov	r4, r0
 8007d9a:	4608      	mov	r0, r1
 8007d9c:	4611      	mov	r1, r2
 8007d9e:	2200      	movs	r2, #0
 8007da0:	602a      	str	r2, [r5, #0]
 8007da2:	461a      	mov	r2, r3
 8007da4:	f7fb fef8 	bl	8003b98 <_lseek>
 8007da8:	1c43      	adds	r3, r0, #1
 8007daa:	d102      	bne.n	8007db2 <_lseek_r+0x1e>
 8007dac:	682b      	ldr	r3, [r5, #0]
 8007dae:	b103      	cbz	r3, 8007db2 <_lseek_r+0x1e>
 8007db0:	6023      	str	r3, [r4, #0]
 8007db2:	bd38      	pop	{r3, r4, r5, pc}
 8007db4:	20000970 	.word	0x20000970

08007db8 <_read_r>:
 8007db8:	b538      	push	{r3, r4, r5, lr}
 8007dba:	4d07      	ldr	r5, [pc, #28]	@ (8007dd8 <_read_r+0x20>)
 8007dbc:	4604      	mov	r4, r0
 8007dbe:	4608      	mov	r0, r1
 8007dc0:	4611      	mov	r1, r2
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	602a      	str	r2, [r5, #0]
 8007dc6:	461a      	mov	r2, r3
 8007dc8:	f7fb fea2 	bl	8003b10 <_read>
 8007dcc:	1c43      	adds	r3, r0, #1
 8007dce:	d102      	bne.n	8007dd6 <_read_r+0x1e>
 8007dd0:	682b      	ldr	r3, [r5, #0]
 8007dd2:	b103      	cbz	r3, 8007dd6 <_read_r+0x1e>
 8007dd4:	6023      	str	r3, [r4, #0]
 8007dd6:	bd38      	pop	{r3, r4, r5, pc}
 8007dd8:	20000970 	.word	0x20000970

08007ddc <_write_r>:
 8007ddc:	b538      	push	{r3, r4, r5, lr}
 8007dde:	4d07      	ldr	r5, [pc, #28]	@ (8007dfc <_write_r+0x20>)
 8007de0:	4604      	mov	r4, r0
 8007de2:	4608      	mov	r0, r1
 8007de4:	4611      	mov	r1, r2
 8007de6:	2200      	movs	r2, #0
 8007de8:	602a      	str	r2, [r5, #0]
 8007dea:	461a      	mov	r2, r3
 8007dec:	f7fb fa14 	bl	8003218 <_write>
 8007df0:	1c43      	adds	r3, r0, #1
 8007df2:	d102      	bne.n	8007dfa <_write_r+0x1e>
 8007df4:	682b      	ldr	r3, [r5, #0]
 8007df6:	b103      	cbz	r3, 8007dfa <_write_r+0x1e>
 8007df8:	6023      	str	r3, [r4, #0]
 8007dfa:	bd38      	pop	{r3, r4, r5, pc}
 8007dfc:	20000970 	.word	0x20000970

08007e00 <__errno>:
 8007e00:	4b01      	ldr	r3, [pc, #4]	@ (8007e08 <__errno+0x8>)
 8007e02:	6818      	ldr	r0, [r3, #0]
 8007e04:	4770      	bx	lr
 8007e06:	bf00      	nop
 8007e08:	20000030 	.word	0x20000030

08007e0c <__libc_init_array>:
 8007e0c:	b570      	push	{r4, r5, r6, lr}
 8007e0e:	4d0d      	ldr	r5, [pc, #52]	@ (8007e44 <__libc_init_array+0x38>)
 8007e10:	4c0d      	ldr	r4, [pc, #52]	@ (8007e48 <__libc_init_array+0x3c>)
 8007e12:	1b64      	subs	r4, r4, r5
 8007e14:	10a4      	asrs	r4, r4, #2
 8007e16:	2600      	movs	r6, #0
 8007e18:	42a6      	cmp	r6, r4
 8007e1a:	d109      	bne.n	8007e30 <__libc_init_array+0x24>
 8007e1c:	4d0b      	ldr	r5, [pc, #44]	@ (8007e4c <__libc_init_array+0x40>)
 8007e1e:	4c0c      	ldr	r4, [pc, #48]	@ (8007e50 <__libc_init_array+0x44>)
 8007e20:	f001 ff26 	bl	8009c70 <_init>
 8007e24:	1b64      	subs	r4, r4, r5
 8007e26:	10a4      	asrs	r4, r4, #2
 8007e28:	2600      	movs	r6, #0
 8007e2a:	42a6      	cmp	r6, r4
 8007e2c:	d105      	bne.n	8007e3a <__libc_init_array+0x2e>
 8007e2e:	bd70      	pop	{r4, r5, r6, pc}
 8007e30:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e34:	4798      	blx	r3
 8007e36:	3601      	adds	r6, #1
 8007e38:	e7ee      	b.n	8007e18 <__libc_init_array+0xc>
 8007e3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e3e:	4798      	blx	r3
 8007e40:	3601      	adds	r6, #1
 8007e42:	e7f2      	b.n	8007e2a <__libc_init_array+0x1e>
 8007e44:	0800a8e0 	.word	0x0800a8e0
 8007e48:	0800a8e0 	.word	0x0800a8e0
 8007e4c:	0800a8e0 	.word	0x0800a8e0
 8007e50:	0800a8e4 	.word	0x0800a8e4

08007e54 <__retarget_lock_init_recursive>:
 8007e54:	4770      	bx	lr

08007e56 <__retarget_lock_acquire_recursive>:
 8007e56:	4770      	bx	lr

08007e58 <__retarget_lock_release_recursive>:
 8007e58:	4770      	bx	lr

08007e5a <memcpy>:
 8007e5a:	440a      	add	r2, r1
 8007e5c:	4291      	cmp	r1, r2
 8007e5e:	f100 33ff 	add.w	r3, r0, #4294967295
 8007e62:	d100      	bne.n	8007e66 <memcpy+0xc>
 8007e64:	4770      	bx	lr
 8007e66:	b510      	push	{r4, lr}
 8007e68:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e6c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e70:	4291      	cmp	r1, r2
 8007e72:	d1f9      	bne.n	8007e68 <memcpy+0xe>
 8007e74:	bd10      	pop	{r4, pc}

08007e76 <quorem>:
 8007e76:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e7a:	6903      	ldr	r3, [r0, #16]
 8007e7c:	690c      	ldr	r4, [r1, #16]
 8007e7e:	42a3      	cmp	r3, r4
 8007e80:	4607      	mov	r7, r0
 8007e82:	db7e      	blt.n	8007f82 <quorem+0x10c>
 8007e84:	3c01      	subs	r4, #1
 8007e86:	f101 0814 	add.w	r8, r1, #20
 8007e8a:	00a3      	lsls	r3, r4, #2
 8007e8c:	f100 0514 	add.w	r5, r0, #20
 8007e90:	9300      	str	r3, [sp, #0]
 8007e92:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007e96:	9301      	str	r3, [sp, #4]
 8007e98:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007e9c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007ea0:	3301      	adds	r3, #1
 8007ea2:	429a      	cmp	r2, r3
 8007ea4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007ea8:	fbb2 f6f3 	udiv	r6, r2, r3
 8007eac:	d32e      	bcc.n	8007f0c <quorem+0x96>
 8007eae:	f04f 0a00 	mov.w	sl, #0
 8007eb2:	46c4      	mov	ip, r8
 8007eb4:	46ae      	mov	lr, r5
 8007eb6:	46d3      	mov	fp, sl
 8007eb8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007ebc:	b298      	uxth	r0, r3
 8007ebe:	fb06 a000 	mla	r0, r6, r0, sl
 8007ec2:	0c02      	lsrs	r2, r0, #16
 8007ec4:	0c1b      	lsrs	r3, r3, #16
 8007ec6:	fb06 2303 	mla	r3, r6, r3, r2
 8007eca:	f8de 2000 	ldr.w	r2, [lr]
 8007ece:	b280      	uxth	r0, r0
 8007ed0:	b292      	uxth	r2, r2
 8007ed2:	1a12      	subs	r2, r2, r0
 8007ed4:	445a      	add	r2, fp
 8007ed6:	f8de 0000 	ldr.w	r0, [lr]
 8007eda:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007ede:	b29b      	uxth	r3, r3
 8007ee0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007ee4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007ee8:	b292      	uxth	r2, r2
 8007eea:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007eee:	45e1      	cmp	r9, ip
 8007ef0:	f84e 2b04 	str.w	r2, [lr], #4
 8007ef4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007ef8:	d2de      	bcs.n	8007eb8 <quorem+0x42>
 8007efa:	9b00      	ldr	r3, [sp, #0]
 8007efc:	58eb      	ldr	r3, [r5, r3]
 8007efe:	b92b      	cbnz	r3, 8007f0c <quorem+0x96>
 8007f00:	9b01      	ldr	r3, [sp, #4]
 8007f02:	3b04      	subs	r3, #4
 8007f04:	429d      	cmp	r5, r3
 8007f06:	461a      	mov	r2, r3
 8007f08:	d32f      	bcc.n	8007f6a <quorem+0xf4>
 8007f0a:	613c      	str	r4, [r7, #16]
 8007f0c:	4638      	mov	r0, r7
 8007f0e:	f001 f979 	bl	8009204 <__mcmp>
 8007f12:	2800      	cmp	r0, #0
 8007f14:	db25      	blt.n	8007f62 <quorem+0xec>
 8007f16:	4629      	mov	r1, r5
 8007f18:	2000      	movs	r0, #0
 8007f1a:	f858 2b04 	ldr.w	r2, [r8], #4
 8007f1e:	f8d1 c000 	ldr.w	ip, [r1]
 8007f22:	fa1f fe82 	uxth.w	lr, r2
 8007f26:	fa1f f38c 	uxth.w	r3, ip
 8007f2a:	eba3 030e 	sub.w	r3, r3, lr
 8007f2e:	4403      	add	r3, r0
 8007f30:	0c12      	lsrs	r2, r2, #16
 8007f32:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007f36:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007f3a:	b29b      	uxth	r3, r3
 8007f3c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f40:	45c1      	cmp	r9, r8
 8007f42:	f841 3b04 	str.w	r3, [r1], #4
 8007f46:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007f4a:	d2e6      	bcs.n	8007f1a <quorem+0xa4>
 8007f4c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007f50:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007f54:	b922      	cbnz	r2, 8007f60 <quorem+0xea>
 8007f56:	3b04      	subs	r3, #4
 8007f58:	429d      	cmp	r5, r3
 8007f5a:	461a      	mov	r2, r3
 8007f5c:	d30b      	bcc.n	8007f76 <quorem+0x100>
 8007f5e:	613c      	str	r4, [r7, #16]
 8007f60:	3601      	adds	r6, #1
 8007f62:	4630      	mov	r0, r6
 8007f64:	b003      	add	sp, #12
 8007f66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f6a:	6812      	ldr	r2, [r2, #0]
 8007f6c:	3b04      	subs	r3, #4
 8007f6e:	2a00      	cmp	r2, #0
 8007f70:	d1cb      	bne.n	8007f0a <quorem+0x94>
 8007f72:	3c01      	subs	r4, #1
 8007f74:	e7c6      	b.n	8007f04 <quorem+0x8e>
 8007f76:	6812      	ldr	r2, [r2, #0]
 8007f78:	3b04      	subs	r3, #4
 8007f7a:	2a00      	cmp	r2, #0
 8007f7c:	d1ef      	bne.n	8007f5e <quorem+0xe8>
 8007f7e:	3c01      	subs	r4, #1
 8007f80:	e7ea      	b.n	8007f58 <quorem+0xe2>
 8007f82:	2000      	movs	r0, #0
 8007f84:	e7ee      	b.n	8007f64 <quorem+0xee>
	...

08007f88 <_dtoa_r>:
 8007f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f8c:	69c7      	ldr	r7, [r0, #28]
 8007f8e:	b099      	sub	sp, #100	@ 0x64
 8007f90:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007f94:	ec55 4b10 	vmov	r4, r5, d0
 8007f98:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8007f9a:	9109      	str	r1, [sp, #36]	@ 0x24
 8007f9c:	4683      	mov	fp, r0
 8007f9e:	920e      	str	r2, [sp, #56]	@ 0x38
 8007fa0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007fa2:	b97f      	cbnz	r7, 8007fc4 <_dtoa_r+0x3c>
 8007fa4:	2010      	movs	r0, #16
 8007fa6:	f000 fdfd 	bl	8008ba4 <malloc>
 8007faa:	4602      	mov	r2, r0
 8007fac:	f8cb 001c 	str.w	r0, [fp, #28]
 8007fb0:	b920      	cbnz	r0, 8007fbc <_dtoa_r+0x34>
 8007fb2:	4ba7      	ldr	r3, [pc, #668]	@ (8008250 <_dtoa_r+0x2c8>)
 8007fb4:	21ef      	movs	r1, #239	@ 0xef
 8007fb6:	48a7      	ldr	r0, [pc, #668]	@ (8008254 <_dtoa_r+0x2cc>)
 8007fb8:	f001 fd74 	bl	8009aa4 <__assert_func>
 8007fbc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007fc0:	6007      	str	r7, [r0, #0]
 8007fc2:	60c7      	str	r7, [r0, #12]
 8007fc4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007fc8:	6819      	ldr	r1, [r3, #0]
 8007fca:	b159      	cbz	r1, 8007fe4 <_dtoa_r+0x5c>
 8007fcc:	685a      	ldr	r2, [r3, #4]
 8007fce:	604a      	str	r2, [r1, #4]
 8007fd0:	2301      	movs	r3, #1
 8007fd2:	4093      	lsls	r3, r2
 8007fd4:	608b      	str	r3, [r1, #8]
 8007fd6:	4658      	mov	r0, fp
 8007fd8:	f000 feda 	bl	8008d90 <_Bfree>
 8007fdc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007fe0:	2200      	movs	r2, #0
 8007fe2:	601a      	str	r2, [r3, #0]
 8007fe4:	1e2b      	subs	r3, r5, #0
 8007fe6:	bfb9      	ittee	lt
 8007fe8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007fec:	9303      	strlt	r3, [sp, #12]
 8007fee:	2300      	movge	r3, #0
 8007ff0:	6033      	strge	r3, [r6, #0]
 8007ff2:	9f03      	ldr	r7, [sp, #12]
 8007ff4:	4b98      	ldr	r3, [pc, #608]	@ (8008258 <_dtoa_r+0x2d0>)
 8007ff6:	bfbc      	itt	lt
 8007ff8:	2201      	movlt	r2, #1
 8007ffa:	6032      	strlt	r2, [r6, #0]
 8007ffc:	43bb      	bics	r3, r7
 8007ffe:	d112      	bne.n	8008026 <_dtoa_r+0x9e>
 8008000:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008002:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008006:	6013      	str	r3, [r2, #0]
 8008008:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800800c:	4323      	orrs	r3, r4
 800800e:	f000 854d 	beq.w	8008aac <_dtoa_r+0xb24>
 8008012:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008014:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800826c <_dtoa_r+0x2e4>
 8008018:	2b00      	cmp	r3, #0
 800801a:	f000 854f 	beq.w	8008abc <_dtoa_r+0xb34>
 800801e:	f10a 0303 	add.w	r3, sl, #3
 8008022:	f000 bd49 	b.w	8008ab8 <_dtoa_r+0xb30>
 8008026:	ed9d 7b02 	vldr	d7, [sp, #8]
 800802a:	2200      	movs	r2, #0
 800802c:	ec51 0b17 	vmov	r0, r1, d7
 8008030:	2300      	movs	r3, #0
 8008032:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008036:	f7f8 fd4f 	bl	8000ad8 <__aeabi_dcmpeq>
 800803a:	4680      	mov	r8, r0
 800803c:	b158      	cbz	r0, 8008056 <_dtoa_r+0xce>
 800803e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008040:	2301      	movs	r3, #1
 8008042:	6013      	str	r3, [r2, #0]
 8008044:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008046:	b113      	cbz	r3, 800804e <_dtoa_r+0xc6>
 8008048:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800804a:	4b84      	ldr	r3, [pc, #528]	@ (800825c <_dtoa_r+0x2d4>)
 800804c:	6013      	str	r3, [r2, #0]
 800804e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008270 <_dtoa_r+0x2e8>
 8008052:	f000 bd33 	b.w	8008abc <_dtoa_r+0xb34>
 8008056:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800805a:	aa16      	add	r2, sp, #88	@ 0x58
 800805c:	a917      	add	r1, sp, #92	@ 0x5c
 800805e:	4658      	mov	r0, fp
 8008060:	f001 f980 	bl	8009364 <__d2b>
 8008064:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008068:	4681      	mov	r9, r0
 800806a:	2e00      	cmp	r6, #0
 800806c:	d077      	beq.n	800815e <_dtoa_r+0x1d6>
 800806e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008070:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8008074:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008078:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800807c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008080:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008084:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008088:	4619      	mov	r1, r3
 800808a:	2200      	movs	r2, #0
 800808c:	4b74      	ldr	r3, [pc, #464]	@ (8008260 <_dtoa_r+0x2d8>)
 800808e:	f7f8 f903 	bl	8000298 <__aeabi_dsub>
 8008092:	a369      	add	r3, pc, #420	@ (adr r3, 8008238 <_dtoa_r+0x2b0>)
 8008094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008098:	f7f8 fab6 	bl	8000608 <__aeabi_dmul>
 800809c:	a368      	add	r3, pc, #416	@ (adr r3, 8008240 <_dtoa_r+0x2b8>)
 800809e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080a2:	f7f8 f8fb 	bl	800029c <__adddf3>
 80080a6:	4604      	mov	r4, r0
 80080a8:	4630      	mov	r0, r6
 80080aa:	460d      	mov	r5, r1
 80080ac:	f7f8 fa42 	bl	8000534 <__aeabi_i2d>
 80080b0:	a365      	add	r3, pc, #404	@ (adr r3, 8008248 <_dtoa_r+0x2c0>)
 80080b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080b6:	f7f8 faa7 	bl	8000608 <__aeabi_dmul>
 80080ba:	4602      	mov	r2, r0
 80080bc:	460b      	mov	r3, r1
 80080be:	4620      	mov	r0, r4
 80080c0:	4629      	mov	r1, r5
 80080c2:	f7f8 f8eb 	bl	800029c <__adddf3>
 80080c6:	4604      	mov	r4, r0
 80080c8:	460d      	mov	r5, r1
 80080ca:	f7f8 fd4d 	bl	8000b68 <__aeabi_d2iz>
 80080ce:	2200      	movs	r2, #0
 80080d0:	4607      	mov	r7, r0
 80080d2:	2300      	movs	r3, #0
 80080d4:	4620      	mov	r0, r4
 80080d6:	4629      	mov	r1, r5
 80080d8:	f7f8 fd08 	bl	8000aec <__aeabi_dcmplt>
 80080dc:	b140      	cbz	r0, 80080f0 <_dtoa_r+0x168>
 80080de:	4638      	mov	r0, r7
 80080e0:	f7f8 fa28 	bl	8000534 <__aeabi_i2d>
 80080e4:	4622      	mov	r2, r4
 80080e6:	462b      	mov	r3, r5
 80080e8:	f7f8 fcf6 	bl	8000ad8 <__aeabi_dcmpeq>
 80080ec:	b900      	cbnz	r0, 80080f0 <_dtoa_r+0x168>
 80080ee:	3f01      	subs	r7, #1
 80080f0:	2f16      	cmp	r7, #22
 80080f2:	d851      	bhi.n	8008198 <_dtoa_r+0x210>
 80080f4:	4b5b      	ldr	r3, [pc, #364]	@ (8008264 <_dtoa_r+0x2dc>)
 80080f6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80080fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008102:	f7f8 fcf3 	bl	8000aec <__aeabi_dcmplt>
 8008106:	2800      	cmp	r0, #0
 8008108:	d048      	beq.n	800819c <_dtoa_r+0x214>
 800810a:	3f01      	subs	r7, #1
 800810c:	2300      	movs	r3, #0
 800810e:	9312      	str	r3, [sp, #72]	@ 0x48
 8008110:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008112:	1b9b      	subs	r3, r3, r6
 8008114:	1e5a      	subs	r2, r3, #1
 8008116:	bf44      	itt	mi
 8008118:	f1c3 0801 	rsbmi	r8, r3, #1
 800811c:	2300      	movmi	r3, #0
 800811e:	9208      	str	r2, [sp, #32]
 8008120:	bf54      	ite	pl
 8008122:	f04f 0800 	movpl.w	r8, #0
 8008126:	9308      	strmi	r3, [sp, #32]
 8008128:	2f00      	cmp	r7, #0
 800812a:	db39      	blt.n	80081a0 <_dtoa_r+0x218>
 800812c:	9b08      	ldr	r3, [sp, #32]
 800812e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008130:	443b      	add	r3, r7
 8008132:	9308      	str	r3, [sp, #32]
 8008134:	2300      	movs	r3, #0
 8008136:	930a      	str	r3, [sp, #40]	@ 0x28
 8008138:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800813a:	2b09      	cmp	r3, #9
 800813c:	d864      	bhi.n	8008208 <_dtoa_r+0x280>
 800813e:	2b05      	cmp	r3, #5
 8008140:	bfc4      	itt	gt
 8008142:	3b04      	subgt	r3, #4
 8008144:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8008146:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008148:	f1a3 0302 	sub.w	r3, r3, #2
 800814c:	bfcc      	ite	gt
 800814e:	2400      	movgt	r4, #0
 8008150:	2401      	movle	r4, #1
 8008152:	2b03      	cmp	r3, #3
 8008154:	d863      	bhi.n	800821e <_dtoa_r+0x296>
 8008156:	e8df f003 	tbb	[pc, r3]
 800815a:	372a      	.short	0x372a
 800815c:	5535      	.short	0x5535
 800815e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8008162:	441e      	add	r6, r3
 8008164:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008168:	2b20      	cmp	r3, #32
 800816a:	bfc1      	itttt	gt
 800816c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008170:	409f      	lslgt	r7, r3
 8008172:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008176:	fa24 f303 	lsrgt.w	r3, r4, r3
 800817a:	bfd6      	itet	le
 800817c:	f1c3 0320 	rsble	r3, r3, #32
 8008180:	ea47 0003 	orrgt.w	r0, r7, r3
 8008184:	fa04 f003 	lslle.w	r0, r4, r3
 8008188:	f7f8 f9c4 	bl	8000514 <__aeabi_ui2d>
 800818c:	2201      	movs	r2, #1
 800818e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008192:	3e01      	subs	r6, #1
 8008194:	9214      	str	r2, [sp, #80]	@ 0x50
 8008196:	e777      	b.n	8008088 <_dtoa_r+0x100>
 8008198:	2301      	movs	r3, #1
 800819a:	e7b8      	b.n	800810e <_dtoa_r+0x186>
 800819c:	9012      	str	r0, [sp, #72]	@ 0x48
 800819e:	e7b7      	b.n	8008110 <_dtoa_r+0x188>
 80081a0:	427b      	negs	r3, r7
 80081a2:	930a      	str	r3, [sp, #40]	@ 0x28
 80081a4:	2300      	movs	r3, #0
 80081a6:	eba8 0807 	sub.w	r8, r8, r7
 80081aa:	930f      	str	r3, [sp, #60]	@ 0x3c
 80081ac:	e7c4      	b.n	8008138 <_dtoa_r+0x1b0>
 80081ae:	2300      	movs	r3, #0
 80081b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80081b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	dc35      	bgt.n	8008224 <_dtoa_r+0x29c>
 80081b8:	2301      	movs	r3, #1
 80081ba:	9300      	str	r3, [sp, #0]
 80081bc:	9307      	str	r3, [sp, #28]
 80081be:	461a      	mov	r2, r3
 80081c0:	920e      	str	r2, [sp, #56]	@ 0x38
 80081c2:	e00b      	b.n	80081dc <_dtoa_r+0x254>
 80081c4:	2301      	movs	r3, #1
 80081c6:	e7f3      	b.n	80081b0 <_dtoa_r+0x228>
 80081c8:	2300      	movs	r3, #0
 80081ca:	930b      	str	r3, [sp, #44]	@ 0x2c
 80081cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80081ce:	18fb      	adds	r3, r7, r3
 80081d0:	9300      	str	r3, [sp, #0]
 80081d2:	3301      	adds	r3, #1
 80081d4:	2b01      	cmp	r3, #1
 80081d6:	9307      	str	r3, [sp, #28]
 80081d8:	bfb8      	it	lt
 80081da:	2301      	movlt	r3, #1
 80081dc:	f8db 001c 	ldr.w	r0, [fp, #28]
 80081e0:	2100      	movs	r1, #0
 80081e2:	2204      	movs	r2, #4
 80081e4:	f102 0514 	add.w	r5, r2, #20
 80081e8:	429d      	cmp	r5, r3
 80081ea:	d91f      	bls.n	800822c <_dtoa_r+0x2a4>
 80081ec:	6041      	str	r1, [r0, #4]
 80081ee:	4658      	mov	r0, fp
 80081f0:	f000 fd8e 	bl	8008d10 <_Balloc>
 80081f4:	4682      	mov	sl, r0
 80081f6:	2800      	cmp	r0, #0
 80081f8:	d13c      	bne.n	8008274 <_dtoa_r+0x2ec>
 80081fa:	4b1b      	ldr	r3, [pc, #108]	@ (8008268 <_dtoa_r+0x2e0>)
 80081fc:	4602      	mov	r2, r0
 80081fe:	f240 11af 	movw	r1, #431	@ 0x1af
 8008202:	e6d8      	b.n	8007fb6 <_dtoa_r+0x2e>
 8008204:	2301      	movs	r3, #1
 8008206:	e7e0      	b.n	80081ca <_dtoa_r+0x242>
 8008208:	2401      	movs	r4, #1
 800820a:	2300      	movs	r3, #0
 800820c:	9309      	str	r3, [sp, #36]	@ 0x24
 800820e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008210:	f04f 33ff 	mov.w	r3, #4294967295
 8008214:	9300      	str	r3, [sp, #0]
 8008216:	9307      	str	r3, [sp, #28]
 8008218:	2200      	movs	r2, #0
 800821a:	2312      	movs	r3, #18
 800821c:	e7d0      	b.n	80081c0 <_dtoa_r+0x238>
 800821e:	2301      	movs	r3, #1
 8008220:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008222:	e7f5      	b.n	8008210 <_dtoa_r+0x288>
 8008224:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008226:	9300      	str	r3, [sp, #0]
 8008228:	9307      	str	r3, [sp, #28]
 800822a:	e7d7      	b.n	80081dc <_dtoa_r+0x254>
 800822c:	3101      	adds	r1, #1
 800822e:	0052      	lsls	r2, r2, #1
 8008230:	e7d8      	b.n	80081e4 <_dtoa_r+0x25c>
 8008232:	bf00      	nop
 8008234:	f3af 8000 	nop.w
 8008238:	636f4361 	.word	0x636f4361
 800823c:	3fd287a7 	.word	0x3fd287a7
 8008240:	8b60c8b3 	.word	0x8b60c8b3
 8008244:	3fc68a28 	.word	0x3fc68a28
 8008248:	509f79fb 	.word	0x509f79fb
 800824c:	3fd34413 	.word	0x3fd34413
 8008250:	0800a5a9 	.word	0x0800a5a9
 8008254:	0800a5c0 	.word	0x0800a5c0
 8008258:	7ff00000 	.word	0x7ff00000
 800825c:	0800a579 	.word	0x0800a579
 8008260:	3ff80000 	.word	0x3ff80000
 8008264:	0800a6b8 	.word	0x0800a6b8
 8008268:	0800a618 	.word	0x0800a618
 800826c:	0800a5a5 	.word	0x0800a5a5
 8008270:	0800a578 	.word	0x0800a578
 8008274:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008278:	6018      	str	r0, [r3, #0]
 800827a:	9b07      	ldr	r3, [sp, #28]
 800827c:	2b0e      	cmp	r3, #14
 800827e:	f200 80a4 	bhi.w	80083ca <_dtoa_r+0x442>
 8008282:	2c00      	cmp	r4, #0
 8008284:	f000 80a1 	beq.w	80083ca <_dtoa_r+0x442>
 8008288:	2f00      	cmp	r7, #0
 800828a:	dd33      	ble.n	80082f4 <_dtoa_r+0x36c>
 800828c:	4bad      	ldr	r3, [pc, #692]	@ (8008544 <_dtoa_r+0x5bc>)
 800828e:	f007 020f 	and.w	r2, r7, #15
 8008292:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008296:	ed93 7b00 	vldr	d7, [r3]
 800829a:	05f8      	lsls	r0, r7, #23
 800829c:	ed8d 7b04 	vstr	d7, [sp, #16]
 80082a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80082a4:	d516      	bpl.n	80082d4 <_dtoa_r+0x34c>
 80082a6:	4ba8      	ldr	r3, [pc, #672]	@ (8008548 <_dtoa_r+0x5c0>)
 80082a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80082ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80082b0:	f7f8 fad4 	bl	800085c <__aeabi_ddiv>
 80082b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80082b8:	f004 040f 	and.w	r4, r4, #15
 80082bc:	2603      	movs	r6, #3
 80082be:	4da2      	ldr	r5, [pc, #648]	@ (8008548 <_dtoa_r+0x5c0>)
 80082c0:	b954      	cbnz	r4, 80082d8 <_dtoa_r+0x350>
 80082c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80082c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80082ca:	f7f8 fac7 	bl	800085c <__aeabi_ddiv>
 80082ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80082d2:	e028      	b.n	8008326 <_dtoa_r+0x39e>
 80082d4:	2602      	movs	r6, #2
 80082d6:	e7f2      	b.n	80082be <_dtoa_r+0x336>
 80082d8:	07e1      	lsls	r1, r4, #31
 80082da:	d508      	bpl.n	80082ee <_dtoa_r+0x366>
 80082dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80082e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80082e4:	f7f8 f990 	bl	8000608 <__aeabi_dmul>
 80082e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80082ec:	3601      	adds	r6, #1
 80082ee:	1064      	asrs	r4, r4, #1
 80082f0:	3508      	adds	r5, #8
 80082f2:	e7e5      	b.n	80082c0 <_dtoa_r+0x338>
 80082f4:	f000 80d2 	beq.w	800849c <_dtoa_r+0x514>
 80082f8:	427c      	negs	r4, r7
 80082fa:	4b92      	ldr	r3, [pc, #584]	@ (8008544 <_dtoa_r+0x5bc>)
 80082fc:	4d92      	ldr	r5, [pc, #584]	@ (8008548 <_dtoa_r+0x5c0>)
 80082fe:	f004 020f 	and.w	r2, r4, #15
 8008302:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800830a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800830e:	f7f8 f97b 	bl	8000608 <__aeabi_dmul>
 8008312:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008316:	1124      	asrs	r4, r4, #4
 8008318:	2300      	movs	r3, #0
 800831a:	2602      	movs	r6, #2
 800831c:	2c00      	cmp	r4, #0
 800831e:	f040 80b2 	bne.w	8008486 <_dtoa_r+0x4fe>
 8008322:	2b00      	cmp	r3, #0
 8008324:	d1d3      	bne.n	80082ce <_dtoa_r+0x346>
 8008326:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008328:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800832c:	2b00      	cmp	r3, #0
 800832e:	f000 80b7 	beq.w	80084a0 <_dtoa_r+0x518>
 8008332:	4b86      	ldr	r3, [pc, #536]	@ (800854c <_dtoa_r+0x5c4>)
 8008334:	2200      	movs	r2, #0
 8008336:	4620      	mov	r0, r4
 8008338:	4629      	mov	r1, r5
 800833a:	f7f8 fbd7 	bl	8000aec <__aeabi_dcmplt>
 800833e:	2800      	cmp	r0, #0
 8008340:	f000 80ae 	beq.w	80084a0 <_dtoa_r+0x518>
 8008344:	9b07      	ldr	r3, [sp, #28]
 8008346:	2b00      	cmp	r3, #0
 8008348:	f000 80aa 	beq.w	80084a0 <_dtoa_r+0x518>
 800834c:	9b00      	ldr	r3, [sp, #0]
 800834e:	2b00      	cmp	r3, #0
 8008350:	dd37      	ble.n	80083c2 <_dtoa_r+0x43a>
 8008352:	1e7b      	subs	r3, r7, #1
 8008354:	9304      	str	r3, [sp, #16]
 8008356:	4620      	mov	r0, r4
 8008358:	4b7d      	ldr	r3, [pc, #500]	@ (8008550 <_dtoa_r+0x5c8>)
 800835a:	2200      	movs	r2, #0
 800835c:	4629      	mov	r1, r5
 800835e:	f7f8 f953 	bl	8000608 <__aeabi_dmul>
 8008362:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008366:	9c00      	ldr	r4, [sp, #0]
 8008368:	3601      	adds	r6, #1
 800836a:	4630      	mov	r0, r6
 800836c:	f7f8 f8e2 	bl	8000534 <__aeabi_i2d>
 8008370:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008374:	f7f8 f948 	bl	8000608 <__aeabi_dmul>
 8008378:	4b76      	ldr	r3, [pc, #472]	@ (8008554 <_dtoa_r+0x5cc>)
 800837a:	2200      	movs	r2, #0
 800837c:	f7f7 ff8e 	bl	800029c <__adddf3>
 8008380:	4605      	mov	r5, r0
 8008382:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008386:	2c00      	cmp	r4, #0
 8008388:	f040 808d 	bne.w	80084a6 <_dtoa_r+0x51e>
 800838c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008390:	4b71      	ldr	r3, [pc, #452]	@ (8008558 <_dtoa_r+0x5d0>)
 8008392:	2200      	movs	r2, #0
 8008394:	f7f7 ff80 	bl	8000298 <__aeabi_dsub>
 8008398:	4602      	mov	r2, r0
 800839a:	460b      	mov	r3, r1
 800839c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80083a0:	462a      	mov	r2, r5
 80083a2:	4633      	mov	r3, r6
 80083a4:	f7f8 fbc0 	bl	8000b28 <__aeabi_dcmpgt>
 80083a8:	2800      	cmp	r0, #0
 80083aa:	f040 828b 	bne.w	80088c4 <_dtoa_r+0x93c>
 80083ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80083b2:	462a      	mov	r2, r5
 80083b4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80083b8:	f7f8 fb98 	bl	8000aec <__aeabi_dcmplt>
 80083bc:	2800      	cmp	r0, #0
 80083be:	f040 8128 	bne.w	8008612 <_dtoa_r+0x68a>
 80083c2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80083c6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80083ca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	f2c0 815a 	blt.w	8008686 <_dtoa_r+0x6fe>
 80083d2:	2f0e      	cmp	r7, #14
 80083d4:	f300 8157 	bgt.w	8008686 <_dtoa_r+0x6fe>
 80083d8:	4b5a      	ldr	r3, [pc, #360]	@ (8008544 <_dtoa_r+0x5bc>)
 80083da:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80083de:	ed93 7b00 	vldr	d7, [r3]
 80083e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	ed8d 7b00 	vstr	d7, [sp]
 80083ea:	da03      	bge.n	80083f4 <_dtoa_r+0x46c>
 80083ec:	9b07      	ldr	r3, [sp, #28]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	f340 8101 	ble.w	80085f6 <_dtoa_r+0x66e>
 80083f4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80083f8:	4656      	mov	r6, sl
 80083fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80083fe:	4620      	mov	r0, r4
 8008400:	4629      	mov	r1, r5
 8008402:	f7f8 fa2b 	bl	800085c <__aeabi_ddiv>
 8008406:	f7f8 fbaf 	bl	8000b68 <__aeabi_d2iz>
 800840a:	4680      	mov	r8, r0
 800840c:	f7f8 f892 	bl	8000534 <__aeabi_i2d>
 8008410:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008414:	f7f8 f8f8 	bl	8000608 <__aeabi_dmul>
 8008418:	4602      	mov	r2, r0
 800841a:	460b      	mov	r3, r1
 800841c:	4620      	mov	r0, r4
 800841e:	4629      	mov	r1, r5
 8008420:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008424:	f7f7 ff38 	bl	8000298 <__aeabi_dsub>
 8008428:	f806 4b01 	strb.w	r4, [r6], #1
 800842c:	9d07      	ldr	r5, [sp, #28]
 800842e:	eba6 040a 	sub.w	r4, r6, sl
 8008432:	42a5      	cmp	r5, r4
 8008434:	4602      	mov	r2, r0
 8008436:	460b      	mov	r3, r1
 8008438:	f040 8117 	bne.w	800866a <_dtoa_r+0x6e2>
 800843c:	f7f7 ff2e 	bl	800029c <__adddf3>
 8008440:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008444:	4604      	mov	r4, r0
 8008446:	460d      	mov	r5, r1
 8008448:	f7f8 fb6e 	bl	8000b28 <__aeabi_dcmpgt>
 800844c:	2800      	cmp	r0, #0
 800844e:	f040 80f9 	bne.w	8008644 <_dtoa_r+0x6bc>
 8008452:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008456:	4620      	mov	r0, r4
 8008458:	4629      	mov	r1, r5
 800845a:	f7f8 fb3d 	bl	8000ad8 <__aeabi_dcmpeq>
 800845e:	b118      	cbz	r0, 8008468 <_dtoa_r+0x4e0>
 8008460:	f018 0f01 	tst.w	r8, #1
 8008464:	f040 80ee 	bne.w	8008644 <_dtoa_r+0x6bc>
 8008468:	4649      	mov	r1, r9
 800846a:	4658      	mov	r0, fp
 800846c:	f000 fc90 	bl	8008d90 <_Bfree>
 8008470:	2300      	movs	r3, #0
 8008472:	7033      	strb	r3, [r6, #0]
 8008474:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008476:	3701      	adds	r7, #1
 8008478:	601f      	str	r7, [r3, #0]
 800847a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800847c:	2b00      	cmp	r3, #0
 800847e:	f000 831d 	beq.w	8008abc <_dtoa_r+0xb34>
 8008482:	601e      	str	r6, [r3, #0]
 8008484:	e31a      	b.n	8008abc <_dtoa_r+0xb34>
 8008486:	07e2      	lsls	r2, r4, #31
 8008488:	d505      	bpl.n	8008496 <_dtoa_r+0x50e>
 800848a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800848e:	f7f8 f8bb 	bl	8000608 <__aeabi_dmul>
 8008492:	3601      	adds	r6, #1
 8008494:	2301      	movs	r3, #1
 8008496:	1064      	asrs	r4, r4, #1
 8008498:	3508      	adds	r5, #8
 800849a:	e73f      	b.n	800831c <_dtoa_r+0x394>
 800849c:	2602      	movs	r6, #2
 800849e:	e742      	b.n	8008326 <_dtoa_r+0x39e>
 80084a0:	9c07      	ldr	r4, [sp, #28]
 80084a2:	9704      	str	r7, [sp, #16]
 80084a4:	e761      	b.n	800836a <_dtoa_r+0x3e2>
 80084a6:	4b27      	ldr	r3, [pc, #156]	@ (8008544 <_dtoa_r+0x5bc>)
 80084a8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80084aa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80084ae:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80084b2:	4454      	add	r4, sl
 80084b4:	2900      	cmp	r1, #0
 80084b6:	d053      	beq.n	8008560 <_dtoa_r+0x5d8>
 80084b8:	4928      	ldr	r1, [pc, #160]	@ (800855c <_dtoa_r+0x5d4>)
 80084ba:	2000      	movs	r0, #0
 80084bc:	f7f8 f9ce 	bl	800085c <__aeabi_ddiv>
 80084c0:	4633      	mov	r3, r6
 80084c2:	462a      	mov	r2, r5
 80084c4:	f7f7 fee8 	bl	8000298 <__aeabi_dsub>
 80084c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80084cc:	4656      	mov	r6, sl
 80084ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80084d2:	f7f8 fb49 	bl	8000b68 <__aeabi_d2iz>
 80084d6:	4605      	mov	r5, r0
 80084d8:	f7f8 f82c 	bl	8000534 <__aeabi_i2d>
 80084dc:	4602      	mov	r2, r0
 80084de:	460b      	mov	r3, r1
 80084e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80084e4:	f7f7 fed8 	bl	8000298 <__aeabi_dsub>
 80084e8:	3530      	adds	r5, #48	@ 0x30
 80084ea:	4602      	mov	r2, r0
 80084ec:	460b      	mov	r3, r1
 80084ee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80084f2:	f806 5b01 	strb.w	r5, [r6], #1
 80084f6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80084fa:	f7f8 faf7 	bl	8000aec <__aeabi_dcmplt>
 80084fe:	2800      	cmp	r0, #0
 8008500:	d171      	bne.n	80085e6 <_dtoa_r+0x65e>
 8008502:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008506:	4911      	ldr	r1, [pc, #68]	@ (800854c <_dtoa_r+0x5c4>)
 8008508:	2000      	movs	r0, #0
 800850a:	f7f7 fec5 	bl	8000298 <__aeabi_dsub>
 800850e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008512:	f7f8 faeb 	bl	8000aec <__aeabi_dcmplt>
 8008516:	2800      	cmp	r0, #0
 8008518:	f040 8095 	bne.w	8008646 <_dtoa_r+0x6be>
 800851c:	42a6      	cmp	r6, r4
 800851e:	f43f af50 	beq.w	80083c2 <_dtoa_r+0x43a>
 8008522:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008526:	4b0a      	ldr	r3, [pc, #40]	@ (8008550 <_dtoa_r+0x5c8>)
 8008528:	2200      	movs	r2, #0
 800852a:	f7f8 f86d 	bl	8000608 <__aeabi_dmul>
 800852e:	4b08      	ldr	r3, [pc, #32]	@ (8008550 <_dtoa_r+0x5c8>)
 8008530:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008534:	2200      	movs	r2, #0
 8008536:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800853a:	f7f8 f865 	bl	8000608 <__aeabi_dmul>
 800853e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008542:	e7c4      	b.n	80084ce <_dtoa_r+0x546>
 8008544:	0800a6b8 	.word	0x0800a6b8
 8008548:	0800a690 	.word	0x0800a690
 800854c:	3ff00000 	.word	0x3ff00000
 8008550:	40240000 	.word	0x40240000
 8008554:	401c0000 	.word	0x401c0000
 8008558:	40140000 	.word	0x40140000
 800855c:	3fe00000 	.word	0x3fe00000
 8008560:	4631      	mov	r1, r6
 8008562:	4628      	mov	r0, r5
 8008564:	f7f8 f850 	bl	8000608 <__aeabi_dmul>
 8008568:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800856c:	9415      	str	r4, [sp, #84]	@ 0x54
 800856e:	4656      	mov	r6, sl
 8008570:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008574:	f7f8 faf8 	bl	8000b68 <__aeabi_d2iz>
 8008578:	4605      	mov	r5, r0
 800857a:	f7f7 ffdb 	bl	8000534 <__aeabi_i2d>
 800857e:	4602      	mov	r2, r0
 8008580:	460b      	mov	r3, r1
 8008582:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008586:	f7f7 fe87 	bl	8000298 <__aeabi_dsub>
 800858a:	3530      	adds	r5, #48	@ 0x30
 800858c:	f806 5b01 	strb.w	r5, [r6], #1
 8008590:	4602      	mov	r2, r0
 8008592:	460b      	mov	r3, r1
 8008594:	42a6      	cmp	r6, r4
 8008596:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800859a:	f04f 0200 	mov.w	r2, #0
 800859e:	d124      	bne.n	80085ea <_dtoa_r+0x662>
 80085a0:	4bac      	ldr	r3, [pc, #688]	@ (8008854 <_dtoa_r+0x8cc>)
 80085a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80085a6:	f7f7 fe79 	bl	800029c <__adddf3>
 80085aa:	4602      	mov	r2, r0
 80085ac:	460b      	mov	r3, r1
 80085ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085b2:	f7f8 fab9 	bl	8000b28 <__aeabi_dcmpgt>
 80085b6:	2800      	cmp	r0, #0
 80085b8:	d145      	bne.n	8008646 <_dtoa_r+0x6be>
 80085ba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80085be:	49a5      	ldr	r1, [pc, #660]	@ (8008854 <_dtoa_r+0x8cc>)
 80085c0:	2000      	movs	r0, #0
 80085c2:	f7f7 fe69 	bl	8000298 <__aeabi_dsub>
 80085c6:	4602      	mov	r2, r0
 80085c8:	460b      	mov	r3, r1
 80085ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085ce:	f7f8 fa8d 	bl	8000aec <__aeabi_dcmplt>
 80085d2:	2800      	cmp	r0, #0
 80085d4:	f43f aef5 	beq.w	80083c2 <_dtoa_r+0x43a>
 80085d8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80085da:	1e73      	subs	r3, r6, #1
 80085dc:	9315      	str	r3, [sp, #84]	@ 0x54
 80085de:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80085e2:	2b30      	cmp	r3, #48	@ 0x30
 80085e4:	d0f8      	beq.n	80085d8 <_dtoa_r+0x650>
 80085e6:	9f04      	ldr	r7, [sp, #16]
 80085e8:	e73e      	b.n	8008468 <_dtoa_r+0x4e0>
 80085ea:	4b9b      	ldr	r3, [pc, #620]	@ (8008858 <_dtoa_r+0x8d0>)
 80085ec:	f7f8 f80c 	bl	8000608 <__aeabi_dmul>
 80085f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80085f4:	e7bc      	b.n	8008570 <_dtoa_r+0x5e8>
 80085f6:	d10c      	bne.n	8008612 <_dtoa_r+0x68a>
 80085f8:	4b98      	ldr	r3, [pc, #608]	@ (800885c <_dtoa_r+0x8d4>)
 80085fa:	2200      	movs	r2, #0
 80085fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008600:	f7f8 f802 	bl	8000608 <__aeabi_dmul>
 8008604:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008608:	f7f8 fa84 	bl	8000b14 <__aeabi_dcmpge>
 800860c:	2800      	cmp	r0, #0
 800860e:	f000 8157 	beq.w	80088c0 <_dtoa_r+0x938>
 8008612:	2400      	movs	r4, #0
 8008614:	4625      	mov	r5, r4
 8008616:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008618:	43db      	mvns	r3, r3
 800861a:	9304      	str	r3, [sp, #16]
 800861c:	4656      	mov	r6, sl
 800861e:	2700      	movs	r7, #0
 8008620:	4621      	mov	r1, r4
 8008622:	4658      	mov	r0, fp
 8008624:	f000 fbb4 	bl	8008d90 <_Bfree>
 8008628:	2d00      	cmp	r5, #0
 800862a:	d0dc      	beq.n	80085e6 <_dtoa_r+0x65e>
 800862c:	b12f      	cbz	r7, 800863a <_dtoa_r+0x6b2>
 800862e:	42af      	cmp	r7, r5
 8008630:	d003      	beq.n	800863a <_dtoa_r+0x6b2>
 8008632:	4639      	mov	r1, r7
 8008634:	4658      	mov	r0, fp
 8008636:	f000 fbab 	bl	8008d90 <_Bfree>
 800863a:	4629      	mov	r1, r5
 800863c:	4658      	mov	r0, fp
 800863e:	f000 fba7 	bl	8008d90 <_Bfree>
 8008642:	e7d0      	b.n	80085e6 <_dtoa_r+0x65e>
 8008644:	9704      	str	r7, [sp, #16]
 8008646:	4633      	mov	r3, r6
 8008648:	461e      	mov	r6, r3
 800864a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800864e:	2a39      	cmp	r2, #57	@ 0x39
 8008650:	d107      	bne.n	8008662 <_dtoa_r+0x6da>
 8008652:	459a      	cmp	sl, r3
 8008654:	d1f8      	bne.n	8008648 <_dtoa_r+0x6c0>
 8008656:	9a04      	ldr	r2, [sp, #16]
 8008658:	3201      	adds	r2, #1
 800865a:	9204      	str	r2, [sp, #16]
 800865c:	2230      	movs	r2, #48	@ 0x30
 800865e:	f88a 2000 	strb.w	r2, [sl]
 8008662:	781a      	ldrb	r2, [r3, #0]
 8008664:	3201      	adds	r2, #1
 8008666:	701a      	strb	r2, [r3, #0]
 8008668:	e7bd      	b.n	80085e6 <_dtoa_r+0x65e>
 800866a:	4b7b      	ldr	r3, [pc, #492]	@ (8008858 <_dtoa_r+0x8d0>)
 800866c:	2200      	movs	r2, #0
 800866e:	f7f7 ffcb 	bl	8000608 <__aeabi_dmul>
 8008672:	2200      	movs	r2, #0
 8008674:	2300      	movs	r3, #0
 8008676:	4604      	mov	r4, r0
 8008678:	460d      	mov	r5, r1
 800867a:	f7f8 fa2d 	bl	8000ad8 <__aeabi_dcmpeq>
 800867e:	2800      	cmp	r0, #0
 8008680:	f43f aebb 	beq.w	80083fa <_dtoa_r+0x472>
 8008684:	e6f0      	b.n	8008468 <_dtoa_r+0x4e0>
 8008686:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008688:	2a00      	cmp	r2, #0
 800868a:	f000 80db 	beq.w	8008844 <_dtoa_r+0x8bc>
 800868e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008690:	2a01      	cmp	r2, #1
 8008692:	f300 80bf 	bgt.w	8008814 <_dtoa_r+0x88c>
 8008696:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008698:	2a00      	cmp	r2, #0
 800869a:	f000 80b7 	beq.w	800880c <_dtoa_r+0x884>
 800869e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80086a2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80086a4:	4646      	mov	r6, r8
 80086a6:	9a08      	ldr	r2, [sp, #32]
 80086a8:	2101      	movs	r1, #1
 80086aa:	441a      	add	r2, r3
 80086ac:	4658      	mov	r0, fp
 80086ae:	4498      	add	r8, r3
 80086b0:	9208      	str	r2, [sp, #32]
 80086b2:	f000 fc21 	bl	8008ef8 <__i2b>
 80086b6:	4605      	mov	r5, r0
 80086b8:	b15e      	cbz	r6, 80086d2 <_dtoa_r+0x74a>
 80086ba:	9b08      	ldr	r3, [sp, #32]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	dd08      	ble.n	80086d2 <_dtoa_r+0x74a>
 80086c0:	42b3      	cmp	r3, r6
 80086c2:	9a08      	ldr	r2, [sp, #32]
 80086c4:	bfa8      	it	ge
 80086c6:	4633      	movge	r3, r6
 80086c8:	eba8 0803 	sub.w	r8, r8, r3
 80086cc:	1af6      	subs	r6, r6, r3
 80086ce:	1ad3      	subs	r3, r2, r3
 80086d0:	9308      	str	r3, [sp, #32]
 80086d2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80086d4:	b1f3      	cbz	r3, 8008714 <_dtoa_r+0x78c>
 80086d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80086d8:	2b00      	cmp	r3, #0
 80086da:	f000 80b7 	beq.w	800884c <_dtoa_r+0x8c4>
 80086de:	b18c      	cbz	r4, 8008704 <_dtoa_r+0x77c>
 80086e0:	4629      	mov	r1, r5
 80086e2:	4622      	mov	r2, r4
 80086e4:	4658      	mov	r0, fp
 80086e6:	f000 fcc7 	bl	8009078 <__pow5mult>
 80086ea:	464a      	mov	r2, r9
 80086ec:	4601      	mov	r1, r0
 80086ee:	4605      	mov	r5, r0
 80086f0:	4658      	mov	r0, fp
 80086f2:	f000 fc17 	bl	8008f24 <__multiply>
 80086f6:	4649      	mov	r1, r9
 80086f8:	9004      	str	r0, [sp, #16]
 80086fa:	4658      	mov	r0, fp
 80086fc:	f000 fb48 	bl	8008d90 <_Bfree>
 8008700:	9b04      	ldr	r3, [sp, #16]
 8008702:	4699      	mov	r9, r3
 8008704:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008706:	1b1a      	subs	r2, r3, r4
 8008708:	d004      	beq.n	8008714 <_dtoa_r+0x78c>
 800870a:	4649      	mov	r1, r9
 800870c:	4658      	mov	r0, fp
 800870e:	f000 fcb3 	bl	8009078 <__pow5mult>
 8008712:	4681      	mov	r9, r0
 8008714:	2101      	movs	r1, #1
 8008716:	4658      	mov	r0, fp
 8008718:	f000 fbee 	bl	8008ef8 <__i2b>
 800871c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800871e:	4604      	mov	r4, r0
 8008720:	2b00      	cmp	r3, #0
 8008722:	f000 81cf 	beq.w	8008ac4 <_dtoa_r+0xb3c>
 8008726:	461a      	mov	r2, r3
 8008728:	4601      	mov	r1, r0
 800872a:	4658      	mov	r0, fp
 800872c:	f000 fca4 	bl	8009078 <__pow5mult>
 8008730:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008732:	2b01      	cmp	r3, #1
 8008734:	4604      	mov	r4, r0
 8008736:	f300 8095 	bgt.w	8008864 <_dtoa_r+0x8dc>
 800873a:	9b02      	ldr	r3, [sp, #8]
 800873c:	2b00      	cmp	r3, #0
 800873e:	f040 8087 	bne.w	8008850 <_dtoa_r+0x8c8>
 8008742:	9b03      	ldr	r3, [sp, #12]
 8008744:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008748:	2b00      	cmp	r3, #0
 800874a:	f040 8089 	bne.w	8008860 <_dtoa_r+0x8d8>
 800874e:	9b03      	ldr	r3, [sp, #12]
 8008750:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008754:	0d1b      	lsrs	r3, r3, #20
 8008756:	051b      	lsls	r3, r3, #20
 8008758:	b12b      	cbz	r3, 8008766 <_dtoa_r+0x7de>
 800875a:	9b08      	ldr	r3, [sp, #32]
 800875c:	3301      	adds	r3, #1
 800875e:	9308      	str	r3, [sp, #32]
 8008760:	f108 0801 	add.w	r8, r8, #1
 8008764:	2301      	movs	r3, #1
 8008766:	930a      	str	r3, [sp, #40]	@ 0x28
 8008768:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800876a:	2b00      	cmp	r3, #0
 800876c:	f000 81b0 	beq.w	8008ad0 <_dtoa_r+0xb48>
 8008770:	6923      	ldr	r3, [r4, #16]
 8008772:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008776:	6918      	ldr	r0, [r3, #16]
 8008778:	f000 fb72 	bl	8008e60 <__hi0bits>
 800877c:	f1c0 0020 	rsb	r0, r0, #32
 8008780:	9b08      	ldr	r3, [sp, #32]
 8008782:	4418      	add	r0, r3
 8008784:	f010 001f 	ands.w	r0, r0, #31
 8008788:	d077      	beq.n	800887a <_dtoa_r+0x8f2>
 800878a:	f1c0 0320 	rsb	r3, r0, #32
 800878e:	2b04      	cmp	r3, #4
 8008790:	dd6b      	ble.n	800886a <_dtoa_r+0x8e2>
 8008792:	9b08      	ldr	r3, [sp, #32]
 8008794:	f1c0 001c 	rsb	r0, r0, #28
 8008798:	4403      	add	r3, r0
 800879a:	4480      	add	r8, r0
 800879c:	4406      	add	r6, r0
 800879e:	9308      	str	r3, [sp, #32]
 80087a0:	f1b8 0f00 	cmp.w	r8, #0
 80087a4:	dd05      	ble.n	80087b2 <_dtoa_r+0x82a>
 80087a6:	4649      	mov	r1, r9
 80087a8:	4642      	mov	r2, r8
 80087aa:	4658      	mov	r0, fp
 80087ac:	f000 fcbe 	bl	800912c <__lshift>
 80087b0:	4681      	mov	r9, r0
 80087b2:	9b08      	ldr	r3, [sp, #32]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	dd05      	ble.n	80087c4 <_dtoa_r+0x83c>
 80087b8:	4621      	mov	r1, r4
 80087ba:	461a      	mov	r2, r3
 80087bc:	4658      	mov	r0, fp
 80087be:	f000 fcb5 	bl	800912c <__lshift>
 80087c2:	4604      	mov	r4, r0
 80087c4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d059      	beq.n	800887e <_dtoa_r+0x8f6>
 80087ca:	4621      	mov	r1, r4
 80087cc:	4648      	mov	r0, r9
 80087ce:	f000 fd19 	bl	8009204 <__mcmp>
 80087d2:	2800      	cmp	r0, #0
 80087d4:	da53      	bge.n	800887e <_dtoa_r+0x8f6>
 80087d6:	1e7b      	subs	r3, r7, #1
 80087d8:	9304      	str	r3, [sp, #16]
 80087da:	4649      	mov	r1, r9
 80087dc:	2300      	movs	r3, #0
 80087de:	220a      	movs	r2, #10
 80087e0:	4658      	mov	r0, fp
 80087e2:	f000 faf7 	bl	8008dd4 <__multadd>
 80087e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80087e8:	4681      	mov	r9, r0
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	f000 8172 	beq.w	8008ad4 <_dtoa_r+0xb4c>
 80087f0:	2300      	movs	r3, #0
 80087f2:	4629      	mov	r1, r5
 80087f4:	220a      	movs	r2, #10
 80087f6:	4658      	mov	r0, fp
 80087f8:	f000 faec 	bl	8008dd4 <__multadd>
 80087fc:	9b00      	ldr	r3, [sp, #0]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	4605      	mov	r5, r0
 8008802:	dc67      	bgt.n	80088d4 <_dtoa_r+0x94c>
 8008804:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008806:	2b02      	cmp	r3, #2
 8008808:	dc41      	bgt.n	800888e <_dtoa_r+0x906>
 800880a:	e063      	b.n	80088d4 <_dtoa_r+0x94c>
 800880c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800880e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008812:	e746      	b.n	80086a2 <_dtoa_r+0x71a>
 8008814:	9b07      	ldr	r3, [sp, #28]
 8008816:	1e5c      	subs	r4, r3, #1
 8008818:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800881a:	42a3      	cmp	r3, r4
 800881c:	bfbf      	itttt	lt
 800881e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008820:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008822:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008824:	1ae3      	sublt	r3, r4, r3
 8008826:	bfb4      	ite	lt
 8008828:	18d2      	addlt	r2, r2, r3
 800882a:	1b1c      	subge	r4, r3, r4
 800882c:	9b07      	ldr	r3, [sp, #28]
 800882e:	bfbc      	itt	lt
 8008830:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008832:	2400      	movlt	r4, #0
 8008834:	2b00      	cmp	r3, #0
 8008836:	bfb5      	itete	lt
 8008838:	eba8 0603 	sublt.w	r6, r8, r3
 800883c:	9b07      	ldrge	r3, [sp, #28]
 800883e:	2300      	movlt	r3, #0
 8008840:	4646      	movge	r6, r8
 8008842:	e730      	b.n	80086a6 <_dtoa_r+0x71e>
 8008844:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008846:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008848:	4646      	mov	r6, r8
 800884a:	e735      	b.n	80086b8 <_dtoa_r+0x730>
 800884c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800884e:	e75c      	b.n	800870a <_dtoa_r+0x782>
 8008850:	2300      	movs	r3, #0
 8008852:	e788      	b.n	8008766 <_dtoa_r+0x7de>
 8008854:	3fe00000 	.word	0x3fe00000
 8008858:	40240000 	.word	0x40240000
 800885c:	40140000 	.word	0x40140000
 8008860:	9b02      	ldr	r3, [sp, #8]
 8008862:	e780      	b.n	8008766 <_dtoa_r+0x7de>
 8008864:	2300      	movs	r3, #0
 8008866:	930a      	str	r3, [sp, #40]	@ 0x28
 8008868:	e782      	b.n	8008770 <_dtoa_r+0x7e8>
 800886a:	d099      	beq.n	80087a0 <_dtoa_r+0x818>
 800886c:	9a08      	ldr	r2, [sp, #32]
 800886e:	331c      	adds	r3, #28
 8008870:	441a      	add	r2, r3
 8008872:	4498      	add	r8, r3
 8008874:	441e      	add	r6, r3
 8008876:	9208      	str	r2, [sp, #32]
 8008878:	e792      	b.n	80087a0 <_dtoa_r+0x818>
 800887a:	4603      	mov	r3, r0
 800887c:	e7f6      	b.n	800886c <_dtoa_r+0x8e4>
 800887e:	9b07      	ldr	r3, [sp, #28]
 8008880:	9704      	str	r7, [sp, #16]
 8008882:	2b00      	cmp	r3, #0
 8008884:	dc20      	bgt.n	80088c8 <_dtoa_r+0x940>
 8008886:	9300      	str	r3, [sp, #0]
 8008888:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800888a:	2b02      	cmp	r3, #2
 800888c:	dd1e      	ble.n	80088cc <_dtoa_r+0x944>
 800888e:	9b00      	ldr	r3, [sp, #0]
 8008890:	2b00      	cmp	r3, #0
 8008892:	f47f aec0 	bne.w	8008616 <_dtoa_r+0x68e>
 8008896:	4621      	mov	r1, r4
 8008898:	2205      	movs	r2, #5
 800889a:	4658      	mov	r0, fp
 800889c:	f000 fa9a 	bl	8008dd4 <__multadd>
 80088a0:	4601      	mov	r1, r0
 80088a2:	4604      	mov	r4, r0
 80088a4:	4648      	mov	r0, r9
 80088a6:	f000 fcad 	bl	8009204 <__mcmp>
 80088aa:	2800      	cmp	r0, #0
 80088ac:	f77f aeb3 	ble.w	8008616 <_dtoa_r+0x68e>
 80088b0:	4656      	mov	r6, sl
 80088b2:	2331      	movs	r3, #49	@ 0x31
 80088b4:	f806 3b01 	strb.w	r3, [r6], #1
 80088b8:	9b04      	ldr	r3, [sp, #16]
 80088ba:	3301      	adds	r3, #1
 80088bc:	9304      	str	r3, [sp, #16]
 80088be:	e6ae      	b.n	800861e <_dtoa_r+0x696>
 80088c0:	9c07      	ldr	r4, [sp, #28]
 80088c2:	9704      	str	r7, [sp, #16]
 80088c4:	4625      	mov	r5, r4
 80088c6:	e7f3      	b.n	80088b0 <_dtoa_r+0x928>
 80088c8:	9b07      	ldr	r3, [sp, #28]
 80088ca:	9300      	str	r3, [sp, #0]
 80088cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	f000 8104 	beq.w	8008adc <_dtoa_r+0xb54>
 80088d4:	2e00      	cmp	r6, #0
 80088d6:	dd05      	ble.n	80088e4 <_dtoa_r+0x95c>
 80088d8:	4629      	mov	r1, r5
 80088da:	4632      	mov	r2, r6
 80088dc:	4658      	mov	r0, fp
 80088de:	f000 fc25 	bl	800912c <__lshift>
 80088e2:	4605      	mov	r5, r0
 80088e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d05a      	beq.n	80089a0 <_dtoa_r+0xa18>
 80088ea:	6869      	ldr	r1, [r5, #4]
 80088ec:	4658      	mov	r0, fp
 80088ee:	f000 fa0f 	bl	8008d10 <_Balloc>
 80088f2:	4606      	mov	r6, r0
 80088f4:	b928      	cbnz	r0, 8008902 <_dtoa_r+0x97a>
 80088f6:	4b84      	ldr	r3, [pc, #528]	@ (8008b08 <_dtoa_r+0xb80>)
 80088f8:	4602      	mov	r2, r0
 80088fa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80088fe:	f7ff bb5a 	b.w	8007fb6 <_dtoa_r+0x2e>
 8008902:	692a      	ldr	r2, [r5, #16]
 8008904:	3202      	adds	r2, #2
 8008906:	0092      	lsls	r2, r2, #2
 8008908:	f105 010c 	add.w	r1, r5, #12
 800890c:	300c      	adds	r0, #12
 800890e:	f7ff faa4 	bl	8007e5a <memcpy>
 8008912:	2201      	movs	r2, #1
 8008914:	4631      	mov	r1, r6
 8008916:	4658      	mov	r0, fp
 8008918:	f000 fc08 	bl	800912c <__lshift>
 800891c:	f10a 0301 	add.w	r3, sl, #1
 8008920:	9307      	str	r3, [sp, #28]
 8008922:	9b00      	ldr	r3, [sp, #0]
 8008924:	4453      	add	r3, sl
 8008926:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008928:	9b02      	ldr	r3, [sp, #8]
 800892a:	f003 0301 	and.w	r3, r3, #1
 800892e:	462f      	mov	r7, r5
 8008930:	930a      	str	r3, [sp, #40]	@ 0x28
 8008932:	4605      	mov	r5, r0
 8008934:	9b07      	ldr	r3, [sp, #28]
 8008936:	4621      	mov	r1, r4
 8008938:	3b01      	subs	r3, #1
 800893a:	4648      	mov	r0, r9
 800893c:	9300      	str	r3, [sp, #0]
 800893e:	f7ff fa9a 	bl	8007e76 <quorem>
 8008942:	4639      	mov	r1, r7
 8008944:	9002      	str	r0, [sp, #8]
 8008946:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800894a:	4648      	mov	r0, r9
 800894c:	f000 fc5a 	bl	8009204 <__mcmp>
 8008950:	462a      	mov	r2, r5
 8008952:	9008      	str	r0, [sp, #32]
 8008954:	4621      	mov	r1, r4
 8008956:	4658      	mov	r0, fp
 8008958:	f000 fc70 	bl	800923c <__mdiff>
 800895c:	68c2      	ldr	r2, [r0, #12]
 800895e:	4606      	mov	r6, r0
 8008960:	bb02      	cbnz	r2, 80089a4 <_dtoa_r+0xa1c>
 8008962:	4601      	mov	r1, r0
 8008964:	4648      	mov	r0, r9
 8008966:	f000 fc4d 	bl	8009204 <__mcmp>
 800896a:	4602      	mov	r2, r0
 800896c:	4631      	mov	r1, r6
 800896e:	4658      	mov	r0, fp
 8008970:	920e      	str	r2, [sp, #56]	@ 0x38
 8008972:	f000 fa0d 	bl	8008d90 <_Bfree>
 8008976:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008978:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800897a:	9e07      	ldr	r6, [sp, #28]
 800897c:	ea43 0102 	orr.w	r1, r3, r2
 8008980:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008982:	4319      	orrs	r1, r3
 8008984:	d110      	bne.n	80089a8 <_dtoa_r+0xa20>
 8008986:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800898a:	d029      	beq.n	80089e0 <_dtoa_r+0xa58>
 800898c:	9b08      	ldr	r3, [sp, #32]
 800898e:	2b00      	cmp	r3, #0
 8008990:	dd02      	ble.n	8008998 <_dtoa_r+0xa10>
 8008992:	9b02      	ldr	r3, [sp, #8]
 8008994:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008998:	9b00      	ldr	r3, [sp, #0]
 800899a:	f883 8000 	strb.w	r8, [r3]
 800899e:	e63f      	b.n	8008620 <_dtoa_r+0x698>
 80089a0:	4628      	mov	r0, r5
 80089a2:	e7bb      	b.n	800891c <_dtoa_r+0x994>
 80089a4:	2201      	movs	r2, #1
 80089a6:	e7e1      	b.n	800896c <_dtoa_r+0x9e4>
 80089a8:	9b08      	ldr	r3, [sp, #32]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	db04      	blt.n	80089b8 <_dtoa_r+0xa30>
 80089ae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80089b0:	430b      	orrs	r3, r1
 80089b2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80089b4:	430b      	orrs	r3, r1
 80089b6:	d120      	bne.n	80089fa <_dtoa_r+0xa72>
 80089b8:	2a00      	cmp	r2, #0
 80089ba:	dded      	ble.n	8008998 <_dtoa_r+0xa10>
 80089bc:	4649      	mov	r1, r9
 80089be:	2201      	movs	r2, #1
 80089c0:	4658      	mov	r0, fp
 80089c2:	f000 fbb3 	bl	800912c <__lshift>
 80089c6:	4621      	mov	r1, r4
 80089c8:	4681      	mov	r9, r0
 80089ca:	f000 fc1b 	bl	8009204 <__mcmp>
 80089ce:	2800      	cmp	r0, #0
 80089d0:	dc03      	bgt.n	80089da <_dtoa_r+0xa52>
 80089d2:	d1e1      	bne.n	8008998 <_dtoa_r+0xa10>
 80089d4:	f018 0f01 	tst.w	r8, #1
 80089d8:	d0de      	beq.n	8008998 <_dtoa_r+0xa10>
 80089da:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80089de:	d1d8      	bne.n	8008992 <_dtoa_r+0xa0a>
 80089e0:	9a00      	ldr	r2, [sp, #0]
 80089e2:	2339      	movs	r3, #57	@ 0x39
 80089e4:	7013      	strb	r3, [r2, #0]
 80089e6:	4633      	mov	r3, r6
 80089e8:	461e      	mov	r6, r3
 80089ea:	3b01      	subs	r3, #1
 80089ec:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80089f0:	2a39      	cmp	r2, #57	@ 0x39
 80089f2:	d052      	beq.n	8008a9a <_dtoa_r+0xb12>
 80089f4:	3201      	adds	r2, #1
 80089f6:	701a      	strb	r2, [r3, #0]
 80089f8:	e612      	b.n	8008620 <_dtoa_r+0x698>
 80089fa:	2a00      	cmp	r2, #0
 80089fc:	dd07      	ble.n	8008a0e <_dtoa_r+0xa86>
 80089fe:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008a02:	d0ed      	beq.n	80089e0 <_dtoa_r+0xa58>
 8008a04:	9a00      	ldr	r2, [sp, #0]
 8008a06:	f108 0301 	add.w	r3, r8, #1
 8008a0a:	7013      	strb	r3, [r2, #0]
 8008a0c:	e608      	b.n	8008620 <_dtoa_r+0x698>
 8008a0e:	9b07      	ldr	r3, [sp, #28]
 8008a10:	9a07      	ldr	r2, [sp, #28]
 8008a12:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008a16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008a18:	4293      	cmp	r3, r2
 8008a1a:	d028      	beq.n	8008a6e <_dtoa_r+0xae6>
 8008a1c:	4649      	mov	r1, r9
 8008a1e:	2300      	movs	r3, #0
 8008a20:	220a      	movs	r2, #10
 8008a22:	4658      	mov	r0, fp
 8008a24:	f000 f9d6 	bl	8008dd4 <__multadd>
 8008a28:	42af      	cmp	r7, r5
 8008a2a:	4681      	mov	r9, r0
 8008a2c:	f04f 0300 	mov.w	r3, #0
 8008a30:	f04f 020a 	mov.w	r2, #10
 8008a34:	4639      	mov	r1, r7
 8008a36:	4658      	mov	r0, fp
 8008a38:	d107      	bne.n	8008a4a <_dtoa_r+0xac2>
 8008a3a:	f000 f9cb 	bl	8008dd4 <__multadd>
 8008a3e:	4607      	mov	r7, r0
 8008a40:	4605      	mov	r5, r0
 8008a42:	9b07      	ldr	r3, [sp, #28]
 8008a44:	3301      	adds	r3, #1
 8008a46:	9307      	str	r3, [sp, #28]
 8008a48:	e774      	b.n	8008934 <_dtoa_r+0x9ac>
 8008a4a:	f000 f9c3 	bl	8008dd4 <__multadd>
 8008a4e:	4629      	mov	r1, r5
 8008a50:	4607      	mov	r7, r0
 8008a52:	2300      	movs	r3, #0
 8008a54:	220a      	movs	r2, #10
 8008a56:	4658      	mov	r0, fp
 8008a58:	f000 f9bc 	bl	8008dd4 <__multadd>
 8008a5c:	4605      	mov	r5, r0
 8008a5e:	e7f0      	b.n	8008a42 <_dtoa_r+0xaba>
 8008a60:	9b00      	ldr	r3, [sp, #0]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	bfcc      	ite	gt
 8008a66:	461e      	movgt	r6, r3
 8008a68:	2601      	movle	r6, #1
 8008a6a:	4456      	add	r6, sl
 8008a6c:	2700      	movs	r7, #0
 8008a6e:	4649      	mov	r1, r9
 8008a70:	2201      	movs	r2, #1
 8008a72:	4658      	mov	r0, fp
 8008a74:	f000 fb5a 	bl	800912c <__lshift>
 8008a78:	4621      	mov	r1, r4
 8008a7a:	4681      	mov	r9, r0
 8008a7c:	f000 fbc2 	bl	8009204 <__mcmp>
 8008a80:	2800      	cmp	r0, #0
 8008a82:	dcb0      	bgt.n	80089e6 <_dtoa_r+0xa5e>
 8008a84:	d102      	bne.n	8008a8c <_dtoa_r+0xb04>
 8008a86:	f018 0f01 	tst.w	r8, #1
 8008a8a:	d1ac      	bne.n	80089e6 <_dtoa_r+0xa5e>
 8008a8c:	4633      	mov	r3, r6
 8008a8e:	461e      	mov	r6, r3
 8008a90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a94:	2a30      	cmp	r2, #48	@ 0x30
 8008a96:	d0fa      	beq.n	8008a8e <_dtoa_r+0xb06>
 8008a98:	e5c2      	b.n	8008620 <_dtoa_r+0x698>
 8008a9a:	459a      	cmp	sl, r3
 8008a9c:	d1a4      	bne.n	80089e8 <_dtoa_r+0xa60>
 8008a9e:	9b04      	ldr	r3, [sp, #16]
 8008aa0:	3301      	adds	r3, #1
 8008aa2:	9304      	str	r3, [sp, #16]
 8008aa4:	2331      	movs	r3, #49	@ 0x31
 8008aa6:	f88a 3000 	strb.w	r3, [sl]
 8008aaa:	e5b9      	b.n	8008620 <_dtoa_r+0x698>
 8008aac:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008aae:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008b0c <_dtoa_r+0xb84>
 8008ab2:	b11b      	cbz	r3, 8008abc <_dtoa_r+0xb34>
 8008ab4:	f10a 0308 	add.w	r3, sl, #8
 8008ab8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008aba:	6013      	str	r3, [r2, #0]
 8008abc:	4650      	mov	r0, sl
 8008abe:	b019      	add	sp, #100	@ 0x64
 8008ac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ac4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ac6:	2b01      	cmp	r3, #1
 8008ac8:	f77f ae37 	ble.w	800873a <_dtoa_r+0x7b2>
 8008acc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ace:	930a      	str	r3, [sp, #40]	@ 0x28
 8008ad0:	2001      	movs	r0, #1
 8008ad2:	e655      	b.n	8008780 <_dtoa_r+0x7f8>
 8008ad4:	9b00      	ldr	r3, [sp, #0]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	f77f aed6 	ble.w	8008888 <_dtoa_r+0x900>
 8008adc:	4656      	mov	r6, sl
 8008ade:	4621      	mov	r1, r4
 8008ae0:	4648      	mov	r0, r9
 8008ae2:	f7ff f9c8 	bl	8007e76 <quorem>
 8008ae6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008aea:	f806 8b01 	strb.w	r8, [r6], #1
 8008aee:	9b00      	ldr	r3, [sp, #0]
 8008af0:	eba6 020a 	sub.w	r2, r6, sl
 8008af4:	4293      	cmp	r3, r2
 8008af6:	ddb3      	ble.n	8008a60 <_dtoa_r+0xad8>
 8008af8:	4649      	mov	r1, r9
 8008afa:	2300      	movs	r3, #0
 8008afc:	220a      	movs	r2, #10
 8008afe:	4658      	mov	r0, fp
 8008b00:	f000 f968 	bl	8008dd4 <__multadd>
 8008b04:	4681      	mov	r9, r0
 8008b06:	e7ea      	b.n	8008ade <_dtoa_r+0xb56>
 8008b08:	0800a618 	.word	0x0800a618
 8008b0c:	0800a59c 	.word	0x0800a59c

08008b10 <_free_r>:
 8008b10:	b538      	push	{r3, r4, r5, lr}
 8008b12:	4605      	mov	r5, r0
 8008b14:	2900      	cmp	r1, #0
 8008b16:	d041      	beq.n	8008b9c <_free_r+0x8c>
 8008b18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b1c:	1f0c      	subs	r4, r1, #4
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	bfb8      	it	lt
 8008b22:	18e4      	addlt	r4, r4, r3
 8008b24:	f000 f8e8 	bl	8008cf8 <__malloc_lock>
 8008b28:	4a1d      	ldr	r2, [pc, #116]	@ (8008ba0 <_free_r+0x90>)
 8008b2a:	6813      	ldr	r3, [r2, #0]
 8008b2c:	b933      	cbnz	r3, 8008b3c <_free_r+0x2c>
 8008b2e:	6063      	str	r3, [r4, #4]
 8008b30:	6014      	str	r4, [r2, #0]
 8008b32:	4628      	mov	r0, r5
 8008b34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b38:	f000 b8e4 	b.w	8008d04 <__malloc_unlock>
 8008b3c:	42a3      	cmp	r3, r4
 8008b3e:	d908      	bls.n	8008b52 <_free_r+0x42>
 8008b40:	6820      	ldr	r0, [r4, #0]
 8008b42:	1821      	adds	r1, r4, r0
 8008b44:	428b      	cmp	r3, r1
 8008b46:	bf01      	itttt	eq
 8008b48:	6819      	ldreq	r1, [r3, #0]
 8008b4a:	685b      	ldreq	r3, [r3, #4]
 8008b4c:	1809      	addeq	r1, r1, r0
 8008b4e:	6021      	streq	r1, [r4, #0]
 8008b50:	e7ed      	b.n	8008b2e <_free_r+0x1e>
 8008b52:	461a      	mov	r2, r3
 8008b54:	685b      	ldr	r3, [r3, #4]
 8008b56:	b10b      	cbz	r3, 8008b5c <_free_r+0x4c>
 8008b58:	42a3      	cmp	r3, r4
 8008b5a:	d9fa      	bls.n	8008b52 <_free_r+0x42>
 8008b5c:	6811      	ldr	r1, [r2, #0]
 8008b5e:	1850      	adds	r0, r2, r1
 8008b60:	42a0      	cmp	r0, r4
 8008b62:	d10b      	bne.n	8008b7c <_free_r+0x6c>
 8008b64:	6820      	ldr	r0, [r4, #0]
 8008b66:	4401      	add	r1, r0
 8008b68:	1850      	adds	r0, r2, r1
 8008b6a:	4283      	cmp	r3, r0
 8008b6c:	6011      	str	r1, [r2, #0]
 8008b6e:	d1e0      	bne.n	8008b32 <_free_r+0x22>
 8008b70:	6818      	ldr	r0, [r3, #0]
 8008b72:	685b      	ldr	r3, [r3, #4]
 8008b74:	6053      	str	r3, [r2, #4]
 8008b76:	4408      	add	r0, r1
 8008b78:	6010      	str	r0, [r2, #0]
 8008b7a:	e7da      	b.n	8008b32 <_free_r+0x22>
 8008b7c:	d902      	bls.n	8008b84 <_free_r+0x74>
 8008b7e:	230c      	movs	r3, #12
 8008b80:	602b      	str	r3, [r5, #0]
 8008b82:	e7d6      	b.n	8008b32 <_free_r+0x22>
 8008b84:	6820      	ldr	r0, [r4, #0]
 8008b86:	1821      	adds	r1, r4, r0
 8008b88:	428b      	cmp	r3, r1
 8008b8a:	bf04      	itt	eq
 8008b8c:	6819      	ldreq	r1, [r3, #0]
 8008b8e:	685b      	ldreq	r3, [r3, #4]
 8008b90:	6063      	str	r3, [r4, #4]
 8008b92:	bf04      	itt	eq
 8008b94:	1809      	addeq	r1, r1, r0
 8008b96:	6021      	streq	r1, [r4, #0]
 8008b98:	6054      	str	r4, [r2, #4]
 8008b9a:	e7ca      	b.n	8008b32 <_free_r+0x22>
 8008b9c:	bd38      	pop	{r3, r4, r5, pc}
 8008b9e:	bf00      	nop
 8008ba0:	2000097c 	.word	0x2000097c

08008ba4 <malloc>:
 8008ba4:	4b02      	ldr	r3, [pc, #8]	@ (8008bb0 <malloc+0xc>)
 8008ba6:	4601      	mov	r1, r0
 8008ba8:	6818      	ldr	r0, [r3, #0]
 8008baa:	f000 b825 	b.w	8008bf8 <_malloc_r>
 8008bae:	bf00      	nop
 8008bb0:	20000030 	.word	0x20000030

08008bb4 <sbrk_aligned>:
 8008bb4:	b570      	push	{r4, r5, r6, lr}
 8008bb6:	4e0f      	ldr	r6, [pc, #60]	@ (8008bf4 <sbrk_aligned+0x40>)
 8008bb8:	460c      	mov	r4, r1
 8008bba:	6831      	ldr	r1, [r6, #0]
 8008bbc:	4605      	mov	r5, r0
 8008bbe:	b911      	cbnz	r1, 8008bc6 <sbrk_aligned+0x12>
 8008bc0:	f000 ff60 	bl	8009a84 <_sbrk_r>
 8008bc4:	6030      	str	r0, [r6, #0]
 8008bc6:	4621      	mov	r1, r4
 8008bc8:	4628      	mov	r0, r5
 8008bca:	f000 ff5b 	bl	8009a84 <_sbrk_r>
 8008bce:	1c43      	adds	r3, r0, #1
 8008bd0:	d103      	bne.n	8008bda <sbrk_aligned+0x26>
 8008bd2:	f04f 34ff 	mov.w	r4, #4294967295
 8008bd6:	4620      	mov	r0, r4
 8008bd8:	bd70      	pop	{r4, r5, r6, pc}
 8008bda:	1cc4      	adds	r4, r0, #3
 8008bdc:	f024 0403 	bic.w	r4, r4, #3
 8008be0:	42a0      	cmp	r0, r4
 8008be2:	d0f8      	beq.n	8008bd6 <sbrk_aligned+0x22>
 8008be4:	1a21      	subs	r1, r4, r0
 8008be6:	4628      	mov	r0, r5
 8008be8:	f000 ff4c 	bl	8009a84 <_sbrk_r>
 8008bec:	3001      	adds	r0, #1
 8008bee:	d1f2      	bne.n	8008bd6 <sbrk_aligned+0x22>
 8008bf0:	e7ef      	b.n	8008bd2 <sbrk_aligned+0x1e>
 8008bf2:	bf00      	nop
 8008bf4:	20000978 	.word	0x20000978

08008bf8 <_malloc_r>:
 8008bf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008bfc:	1ccd      	adds	r5, r1, #3
 8008bfe:	f025 0503 	bic.w	r5, r5, #3
 8008c02:	3508      	adds	r5, #8
 8008c04:	2d0c      	cmp	r5, #12
 8008c06:	bf38      	it	cc
 8008c08:	250c      	movcc	r5, #12
 8008c0a:	2d00      	cmp	r5, #0
 8008c0c:	4606      	mov	r6, r0
 8008c0e:	db01      	blt.n	8008c14 <_malloc_r+0x1c>
 8008c10:	42a9      	cmp	r1, r5
 8008c12:	d904      	bls.n	8008c1e <_malloc_r+0x26>
 8008c14:	230c      	movs	r3, #12
 8008c16:	6033      	str	r3, [r6, #0]
 8008c18:	2000      	movs	r0, #0
 8008c1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c1e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008cf4 <_malloc_r+0xfc>
 8008c22:	f000 f869 	bl	8008cf8 <__malloc_lock>
 8008c26:	f8d8 3000 	ldr.w	r3, [r8]
 8008c2a:	461c      	mov	r4, r3
 8008c2c:	bb44      	cbnz	r4, 8008c80 <_malloc_r+0x88>
 8008c2e:	4629      	mov	r1, r5
 8008c30:	4630      	mov	r0, r6
 8008c32:	f7ff ffbf 	bl	8008bb4 <sbrk_aligned>
 8008c36:	1c43      	adds	r3, r0, #1
 8008c38:	4604      	mov	r4, r0
 8008c3a:	d158      	bne.n	8008cee <_malloc_r+0xf6>
 8008c3c:	f8d8 4000 	ldr.w	r4, [r8]
 8008c40:	4627      	mov	r7, r4
 8008c42:	2f00      	cmp	r7, #0
 8008c44:	d143      	bne.n	8008cce <_malloc_r+0xd6>
 8008c46:	2c00      	cmp	r4, #0
 8008c48:	d04b      	beq.n	8008ce2 <_malloc_r+0xea>
 8008c4a:	6823      	ldr	r3, [r4, #0]
 8008c4c:	4639      	mov	r1, r7
 8008c4e:	4630      	mov	r0, r6
 8008c50:	eb04 0903 	add.w	r9, r4, r3
 8008c54:	f000 ff16 	bl	8009a84 <_sbrk_r>
 8008c58:	4581      	cmp	r9, r0
 8008c5a:	d142      	bne.n	8008ce2 <_malloc_r+0xea>
 8008c5c:	6821      	ldr	r1, [r4, #0]
 8008c5e:	1a6d      	subs	r5, r5, r1
 8008c60:	4629      	mov	r1, r5
 8008c62:	4630      	mov	r0, r6
 8008c64:	f7ff ffa6 	bl	8008bb4 <sbrk_aligned>
 8008c68:	3001      	adds	r0, #1
 8008c6a:	d03a      	beq.n	8008ce2 <_malloc_r+0xea>
 8008c6c:	6823      	ldr	r3, [r4, #0]
 8008c6e:	442b      	add	r3, r5
 8008c70:	6023      	str	r3, [r4, #0]
 8008c72:	f8d8 3000 	ldr.w	r3, [r8]
 8008c76:	685a      	ldr	r2, [r3, #4]
 8008c78:	bb62      	cbnz	r2, 8008cd4 <_malloc_r+0xdc>
 8008c7a:	f8c8 7000 	str.w	r7, [r8]
 8008c7e:	e00f      	b.n	8008ca0 <_malloc_r+0xa8>
 8008c80:	6822      	ldr	r2, [r4, #0]
 8008c82:	1b52      	subs	r2, r2, r5
 8008c84:	d420      	bmi.n	8008cc8 <_malloc_r+0xd0>
 8008c86:	2a0b      	cmp	r2, #11
 8008c88:	d917      	bls.n	8008cba <_malloc_r+0xc2>
 8008c8a:	1961      	adds	r1, r4, r5
 8008c8c:	42a3      	cmp	r3, r4
 8008c8e:	6025      	str	r5, [r4, #0]
 8008c90:	bf18      	it	ne
 8008c92:	6059      	strne	r1, [r3, #4]
 8008c94:	6863      	ldr	r3, [r4, #4]
 8008c96:	bf08      	it	eq
 8008c98:	f8c8 1000 	streq.w	r1, [r8]
 8008c9c:	5162      	str	r2, [r4, r5]
 8008c9e:	604b      	str	r3, [r1, #4]
 8008ca0:	4630      	mov	r0, r6
 8008ca2:	f000 f82f 	bl	8008d04 <__malloc_unlock>
 8008ca6:	f104 000b 	add.w	r0, r4, #11
 8008caa:	1d23      	adds	r3, r4, #4
 8008cac:	f020 0007 	bic.w	r0, r0, #7
 8008cb0:	1ac2      	subs	r2, r0, r3
 8008cb2:	bf1c      	itt	ne
 8008cb4:	1a1b      	subne	r3, r3, r0
 8008cb6:	50a3      	strne	r3, [r4, r2]
 8008cb8:	e7af      	b.n	8008c1a <_malloc_r+0x22>
 8008cba:	6862      	ldr	r2, [r4, #4]
 8008cbc:	42a3      	cmp	r3, r4
 8008cbe:	bf0c      	ite	eq
 8008cc0:	f8c8 2000 	streq.w	r2, [r8]
 8008cc4:	605a      	strne	r2, [r3, #4]
 8008cc6:	e7eb      	b.n	8008ca0 <_malloc_r+0xa8>
 8008cc8:	4623      	mov	r3, r4
 8008cca:	6864      	ldr	r4, [r4, #4]
 8008ccc:	e7ae      	b.n	8008c2c <_malloc_r+0x34>
 8008cce:	463c      	mov	r4, r7
 8008cd0:	687f      	ldr	r7, [r7, #4]
 8008cd2:	e7b6      	b.n	8008c42 <_malloc_r+0x4a>
 8008cd4:	461a      	mov	r2, r3
 8008cd6:	685b      	ldr	r3, [r3, #4]
 8008cd8:	42a3      	cmp	r3, r4
 8008cda:	d1fb      	bne.n	8008cd4 <_malloc_r+0xdc>
 8008cdc:	2300      	movs	r3, #0
 8008cde:	6053      	str	r3, [r2, #4]
 8008ce0:	e7de      	b.n	8008ca0 <_malloc_r+0xa8>
 8008ce2:	230c      	movs	r3, #12
 8008ce4:	6033      	str	r3, [r6, #0]
 8008ce6:	4630      	mov	r0, r6
 8008ce8:	f000 f80c 	bl	8008d04 <__malloc_unlock>
 8008cec:	e794      	b.n	8008c18 <_malloc_r+0x20>
 8008cee:	6005      	str	r5, [r0, #0]
 8008cf0:	e7d6      	b.n	8008ca0 <_malloc_r+0xa8>
 8008cf2:	bf00      	nop
 8008cf4:	2000097c 	.word	0x2000097c

08008cf8 <__malloc_lock>:
 8008cf8:	4801      	ldr	r0, [pc, #4]	@ (8008d00 <__malloc_lock+0x8>)
 8008cfa:	f7ff b8ac 	b.w	8007e56 <__retarget_lock_acquire_recursive>
 8008cfe:	bf00      	nop
 8008d00:	20000974 	.word	0x20000974

08008d04 <__malloc_unlock>:
 8008d04:	4801      	ldr	r0, [pc, #4]	@ (8008d0c <__malloc_unlock+0x8>)
 8008d06:	f7ff b8a7 	b.w	8007e58 <__retarget_lock_release_recursive>
 8008d0a:	bf00      	nop
 8008d0c:	20000974 	.word	0x20000974

08008d10 <_Balloc>:
 8008d10:	b570      	push	{r4, r5, r6, lr}
 8008d12:	69c6      	ldr	r6, [r0, #28]
 8008d14:	4604      	mov	r4, r0
 8008d16:	460d      	mov	r5, r1
 8008d18:	b976      	cbnz	r6, 8008d38 <_Balloc+0x28>
 8008d1a:	2010      	movs	r0, #16
 8008d1c:	f7ff ff42 	bl	8008ba4 <malloc>
 8008d20:	4602      	mov	r2, r0
 8008d22:	61e0      	str	r0, [r4, #28]
 8008d24:	b920      	cbnz	r0, 8008d30 <_Balloc+0x20>
 8008d26:	4b18      	ldr	r3, [pc, #96]	@ (8008d88 <_Balloc+0x78>)
 8008d28:	4818      	ldr	r0, [pc, #96]	@ (8008d8c <_Balloc+0x7c>)
 8008d2a:	216b      	movs	r1, #107	@ 0x6b
 8008d2c:	f000 feba 	bl	8009aa4 <__assert_func>
 8008d30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008d34:	6006      	str	r6, [r0, #0]
 8008d36:	60c6      	str	r6, [r0, #12]
 8008d38:	69e6      	ldr	r6, [r4, #28]
 8008d3a:	68f3      	ldr	r3, [r6, #12]
 8008d3c:	b183      	cbz	r3, 8008d60 <_Balloc+0x50>
 8008d3e:	69e3      	ldr	r3, [r4, #28]
 8008d40:	68db      	ldr	r3, [r3, #12]
 8008d42:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008d46:	b9b8      	cbnz	r0, 8008d78 <_Balloc+0x68>
 8008d48:	2101      	movs	r1, #1
 8008d4a:	fa01 f605 	lsl.w	r6, r1, r5
 8008d4e:	1d72      	adds	r2, r6, #5
 8008d50:	0092      	lsls	r2, r2, #2
 8008d52:	4620      	mov	r0, r4
 8008d54:	f000 fec4 	bl	8009ae0 <_calloc_r>
 8008d58:	b160      	cbz	r0, 8008d74 <_Balloc+0x64>
 8008d5a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008d5e:	e00e      	b.n	8008d7e <_Balloc+0x6e>
 8008d60:	2221      	movs	r2, #33	@ 0x21
 8008d62:	2104      	movs	r1, #4
 8008d64:	4620      	mov	r0, r4
 8008d66:	f000 febb 	bl	8009ae0 <_calloc_r>
 8008d6a:	69e3      	ldr	r3, [r4, #28]
 8008d6c:	60f0      	str	r0, [r6, #12]
 8008d6e:	68db      	ldr	r3, [r3, #12]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d1e4      	bne.n	8008d3e <_Balloc+0x2e>
 8008d74:	2000      	movs	r0, #0
 8008d76:	bd70      	pop	{r4, r5, r6, pc}
 8008d78:	6802      	ldr	r2, [r0, #0]
 8008d7a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008d7e:	2300      	movs	r3, #0
 8008d80:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008d84:	e7f7      	b.n	8008d76 <_Balloc+0x66>
 8008d86:	bf00      	nop
 8008d88:	0800a5a9 	.word	0x0800a5a9
 8008d8c:	0800a629 	.word	0x0800a629

08008d90 <_Bfree>:
 8008d90:	b570      	push	{r4, r5, r6, lr}
 8008d92:	69c6      	ldr	r6, [r0, #28]
 8008d94:	4605      	mov	r5, r0
 8008d96:	460c      	mov	r4, r1
 8008d98:	b976      	cbnz	r6, 8008db8 <_Bfree+0x28>
 8008d9a:	2010      	movs	r0, #16
 8008d9c:	f7ff ff02 	bl	8008ba4 <malloc>
 8008da0:	4602      	mov	r2, r0
 8008da2:	61e8      	str	r0, [r5, #28]
 8008da4:	b920      	cbnz	r0, 8008db0 <_Bfree+0x20>
 8008da6:	4b09      	ldr	r3, [pc, #36]	@ (8008dcc <_Bfree+0x3c>)
 8008da8:	4809      	ldr	r0, [pc, #36]	@ (8008dd0 <_Bfree+0x40>)
 8008daa:	218f      	movs	r1, #143	@ 0x8f
 8008dac:	f000 fe7a 	bl	8009aa4 <__assert_func>
 8008db0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008db4:	6006      	str	r6, [r0, #0]
 8008db6:	60c6      	str	r6, [r0, #12]
 8008db8:	b13c      	cbz	r4, 8008dca <_Bfree+0x3a>
 8008dba:	69eb      	ldr	r3, [r5, #28]
 8008dbc:	6862      	ldr	r2, [r4, #4]
 8008dbe:	68db      	ldr	r3, [r3, #12]
 8008dc0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008dc4:	6021      	str	r1, [r4, #0]
 8008dc6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008dca:	bd70      	pop	{r4, r5, r6, pc}
 8008dcc:	0800a5a9 	.word	0x0800a5a9
 8008dd0:	0800a629 	.word	0x0800a629

08008dd4 <__multadd>:
 8008dd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008dd8:	690d      	ldr	r5, [r1, #16]
 8008dda:	4607      	mov	r7, r0
 8008ddc:	460c      	mov	r4, r1
 8008dde:	461e      	mov	r6, r3
 8008de0:	f101 0c14 	add.w	ip, r1, #20
 8008de4:	2000      	movs	r0, #0
 8008de6:	f8dc 3000 	ldr.w	r3, [ip]
 8008dea:	b299      	uxth	r1, r3
 8008dec:	fb02 6101 	mla	r1, r2, r1, r6
 8008df0:	0c1e      	lsrs	r6, r3, #16
 8008df2:	0c0b      	lsrs	r3, r1, #16
 8008df4:	fb02 3306 	mla	r3, r2, r6, r3
 8008df8:	b289      	uxth	r1, r1
 8008dfa:	3001      	adds	r0, #1
 8008dfc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008e00:	4285      	cmp	r5, r0
 8008e02:	f84c 1b04 	str.w	r1, [ip], #4
 8008e06:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008e0a:	dcec      	bgt.n	8008de6 <__multadd+0x12>
 8008e0c:	b30e      	cbz	r6, 8008e52 <__multadd+0x7e>
 8008e0e:	68a3      	ldr	r3, [r4, #8]
 8008e10:	42ab      	cmp	r3, r5
 8008e12:	dc19      	bgt.n	8008e48 <__multadd+0x74>
 8008e14:	6861      	ldr	r1, [r4, #4]
 8008e16:	4638      	mov	r0, r7
 8008e18:	3101      	adds	r1, #1
 8008e1a:	f7ff ff79 	bl	8008d10 <_Balloc>
 8008e1e:	4680      	mov	r8, r0
 8008e20:	b928      	cbnz	r0, 8008e2e <__multadd+0x5a>
 8008e22:	4602      	mov	r2, r0
 8008e24:	4b0c      	ldr	r3, [pc, #48]	@ (8008e58 <__multadd+0x84>)
 8008e26:	480d      	ldr	r0, [pc, #52]	@ (8008e5c <__multadd+0x88>)
 8008e28:	21ba      	movs	r1, #186	@ 0xba
 8008e2a:	f000 fe3b 	bl	8009aa4 <__assert_func>
 8008e2e:	6922      	ldr	r2, [r4, #16]
 8008e30:	3202      	adds	r2, #2
 8008e32:	f104 010c 	add.w	r1, r4, #12
 8008e36:	0092      	lsls	r2, r2, #2
 8008e38:	300c      	adds	r0, #12
 8008e3a:	f7ff f80e 	bl	8007e5a <memcpy>
 8008e3e:	4621      	mov	r1, r4
 8008e40:	4638      	mov	r0, r7
 8008e42:	f7ff ffa5 	bl	8008d90 <_Bfree>
 8008e46:	4644      	mov	r4, r8
 8008e48:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008e4c:	3501      	adds	r5, #1
 8008e4e:	615e      	str	r6, [r3, #20]
 8008e50:	6125      	str	r5, [r4, #16]
 8008e52:	4620      	mov	r0, r4
 8008e54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e58:	0800a618 	.word	0x0800a618
 8008e5c:	0800a629 	.word	0x0800a629

08008e60 <__hi0bits>:
 8008e60:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008e64:	4603      	mov	r3, r0
 8008e66:	bf36      	itet	cc
 8008e68:	0403      	lslcc	r3, r0, #16
 8008e6a:	2000      	movcs	r0, #0
 8008e6c:	2010      	movcc	r0, #16
 8008e6e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008e72:	bf3c      	itt	cc
 8008e74:	021b      	lslcc	r3, r3, #8
 8008e76:	3008      	addcc	r0, #8
 8008e78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008e7c:	bf3c      	itt	cc
 8008e7e:	011b      	lslcc	r3, r3, #4
 8008e80:	3004      	addcc	r0, #4
 8008e82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e86:	bf3c      	itt	cc
 8008e88:	009b      	lslcc	r3, r3, #2
 8008e8a:	3002      	addcc	r0, #2
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	db05      	blt.n	8008e9c <__hi0bits+0x3c>
 8008e90:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008e94:	f100 0001 	add.w	r0, r0, #1
 8008e98:	bf08      	it	eq
 8008e9a:	2020      	moveq	r0, #32
 8008e9c:	4770      	bx	lr

08008e9e <__lo0bits>:
 8008e9e:	6803      	ldr	r3, [r0, #0]
 8008ea0:	4602      	mov	r2, r0
 8008ea2:	f013 0007 	ands.w	r0, r3, #7
 8008ea6:	d00b      	beq.n	8008ec0 <__lo0bits+0x22>
 8008ea8:	07d9      	lsls	r1, r3, #31
 8008eaa:	d421      	bmi.n	8008ef0 <__lo0bits+0x52>
 8008eac:	0798      	lsls	r0, r3, #30
 8008eae:	bf49      	itett	mi
 8008eb0:	085b      	lsrmi	r3, r3, #1
 8008eb2:	089b      	lsrpl	r3, r3, #2
 8008eb4:	2001      	movmi	r0, #1
 8008eb6:	6013      	strmi	r3, [r2, #0]
 8008eb8:	bf5c      	itt	pl
 8008eba:	6013      	strpl	r3, [r2, #0]
 8008ebc:	2002      	movpl	r0, #2
 8008ebe:	4770      	bx	lr
 8008ec0:	b299      	uxth	r1, r3
 8008ec2:	b909      	cbnz	r1, 8008ec8 <__lo0bits+0x2a>
 8008ec4:	0c1b      	lsrs	r3, r3, #16
 8008ec6:	2010      	movs	r0, #16
 8008ec8:	b2d9      	uxtb	r1, r3
 8008eca:	b909      	cbnz	r1, 8008ed0 <__lo0bits+0x32>
 8008ecc:	3008      	adds	r0, #8
 8008ece:	0a1b      	lsrs	r3, r3, #8
 8008ed0:	0719      	lsls	r1, r3, #28
 8008ed2:	bf04      	itt	eq
 8008ed4:	091b      	lsreq	r3, r3, #4
 8008ed6:	3004      	addeq	r0, #4
 8008ed8:	0799      	lsls	r1, r3, #30
 8008eda:	bf04      	itt	eq
 8008edc:	089b      	lsreq	r3, r3, #2
 8008ede:	3002      	addeq	r0, #2
 8008ee0:	07d9      	lsls	r1, r3, #31
 8008ee2:	d403      	bmi.n	8008eec <__lo0bits+0x4e>
 8008ee4:	085b      	lsrs	r3, r3, #1
 8008ee6:	f100 0001 	add.w	r0, r0, #1
 8008eea:	d003      	beq.n	8008ef4 <__lo0bits+0x56>
 8008eec:	6013      	str	r3, [r2, #0]
 8008eee:	4770      	bx	lr
 8008ef0:	2000      	movs	r0, #0
 8008ef2:	4770      	bx	lr
 8008ef4:	2020      	movs	r0, #32
 8008ef6:	4770      	bx	lr

08008ef8 <__i2b>:
 8008ef8:	b510      	push	{r4, lr}
 8008efa:	460c      	mov	r4, r1
 8008efc:	2101      	movs	r1, #1
 8008efe:	f7ff ff07 	bl	8008d10 <_Balloc>
 8008f02:	4602      	mov	r2, r0
 8008f04:	b928      	cbnz	r0, 8008f12 <__i2b+0x1a>
 8008f06:	4b05      	ldr	r3, [pc, #20]	@ (8008f1c <__i2b+0x24>)
 8008f08:	4805      	ldr	r0, [pc, #20]	@ (8008f20 <__i2b+0x28>)
 8008f0a:	f240 1145 	movw	r1, #325	@ 0x145
 8008f0e:	f000 fdc9 	bl	8009aa4 <__assert_func>
 8008f12:	2301      	movs	r3, #1
 8008f14:	6144      	str	r4, [r0, #20]
 8008f16:	6103      	str	r3, [r0, #16]
 8008f18:	bd10      	pop	{r4, pc}
 8008f1a:	bf00      	nop
 8008f1c:	0800a618 	.word	0x0800a618
 8008f20:	0800a629 	.word	0x0800a629

08008f24 <__multiply>:
 8008f24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f28:	4614      	mov	r4, r2
 8008f2a:	690a      	ldr	r2, [r1, #16]
 8008f2c:	6923      	ldr	r3, [r4, #16]
 8008f2e:	429a      	cmp	r2, r3
 8008f30:	bfa8      	it	ge
 8008f32:	4623      	movge	r3, r4
 8008f34:	460f      	mov	r7, r1
 8008f36:	bfa4      	itt	ge
 8008f38:	460c      	movge	r4, r1
 8008f3a:	461f      	movge	r7, r3
 8008f3c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008f40:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008f44:	68a3      	ldr	r3, [r4, #8]
 8008f46:	6861      	ldr	r1, [r4, #4]
 8008f48:	eb0a 0609 	add.w	r6, sl, r9
 8008f4c:	42b3      	cmp	r3, r6
 8008f4e:	b085      	sub	sp, #20
 8008f50:	bfb8      	it	lt
 8008f52:	3101      	addlt	r1, #1
 8008f54:	f7ff fedc 	bl	8008d10 <_Balloc>
 8008f58:	b930      	cbnz	r0, 8008f68 <__multiply+0x44>
 8008f5a:	4602      	mov	r2, r0
 8008f5c:	4b44      	ldr	r3, [pc, #272]	@ (8009070 <__multiply+0x14c>)
 8008f5e:	4845      	ldr	r0, [pc, #276]	@ (8009074 <__multiply+0x150>)
 8008f60:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008f64:	f000 fd9e 	bl	8009aa4 <__assert_func>
 8008f68:	f100 0514 	add.w	r5, r0, #20
 8008f6c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008f70:	462b      	mov	r3, r5
 8008f72:	2200      	movs	r2, #0
 8008f74:	4543      	cmp	r3, r8
 8008f76:	d321      	bcc.n	8008fbc <__multiply+0x98>
 8008f78:	f107 0114 	add.w	r1, r7, #20
 8008f7c:	f104 0214 	add.w	r2, r4, #20
 8008f80:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008f84:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008f88:	9302      	str	r3, [sp, #8]
 8008f8a:	1b13      	subs	r3, r2, r4
 8008f8c:	3b15      	subs	r3, #21
 8008f8e:	f023 0303 	bic.w	r3, r3, #3
 8008f92:	3304      	adds	r3, #4
 8008f94:	f104 0715 	add.w	r7, r4, #21
 8008f98:	42ba      	cmp	r2, r7
 8008f9a:	bf38      	it	cc
 8008f9c:	2304      	movcc	r3, #4
 8008f9e:	9301      	str	r3, [sp, #4]
 8008fa0:	9b02      	ldr	r3, [sp, #8]
 8008fa2:	9103      	str	r1, [sp, #12]
 8008fa4:	428b      	cmp	r3, r1
 8008fa6:	d80c      	bhi.n	8008fc2 <__multiply+0x9e>
 8008fa8:	2e00      	cmp	r6, #0
 8008faa:	dd03      	ble.n	8008fb4 <__multiply+0x90>
 8008fac:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d05b      	beq.n	800906c <__multiply+0x148>
 8008fb4:	6106      	str	r6, [r0, #16]
 8008fb6:	b005      	add	sp, #20
 8008fb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fbc:	f843 2b04 	str.w	r2, [r3], #4
 8008fc0:	e7d8      	b.n	8008f74 <__multiply+0x50>
 8008fc2:	f8b1 a000 	ldrh.w	sl, [r1]
 8008fc6:	f1ba 0f00 	cmp.w	sl, #0
 8008fca:	d024      	beq.n	8009016 <__multiply+0xf2>
 8008fcc:	f104 0e14 	add.w	lr, r4, #20
 8008fd0:	46a9      	mov	r9, r5
 8008fd2:	f04f 0c00 	mov.w	ip, #0
 8008fd6:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008fda:	f8d9 3000 	ldr.w	r3, [r9]
 8008fde:	fa1f fb87 	uxth.w	fp, r7
 8008fe2:	b29b      	uxth	r3, r3
 8008fe4:	fb0a 330b 	mla	r3, sl, fp, r3
 8008fe8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8008fec:	f8d9 7000 	ldr.w	r7, [r9]
 8008ff0:	4463      	add	r3, ip
 8008ff2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008ff6:	fb0a c70b 	mla	r7, sl, fp, ip
 8008ffa:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008ffe:	b29b      	uxth	r3, r3
 8009000:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009004:	4572      	cmp	r2, lr
 8009006:	f849 3b04 	str.w	r3, [r9], #4
 800900a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800900e:	d8e2      	bhi.n	8008fd6 <__multiply+0xb2>
 8009010:	9b01      	ldr	r3, [sp, #4]
 8009012:	f845 c003 	str.w	ip, [r5, r3]
 8009016:	9b03      	ldr	r3, [sp, #12]
 8009018:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800901c:	3104      	adds	r1, #4
 800901e:	f1b9 0f00 	cmp.w	r9, #0
 8009022:	d021      	beq.n	8009068 <__multiply+0x144>
 8009024:	682b      	ldr	r3, [r5, #0]
 8009026:	f104 0c14 	add.w	ip, r4, #20
 800902a:	46ae      	mov	lr, r5
 800902c:	f04f 0a00 	mov.w	sl, #0
 8009030:	f8bc b000 	ldrh.w	fp, [ip]
 8009034:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009038:	fb09 770b 	mla	r7, r9, fp, r7
 800903c:	4457      	add	r7, sl
 800903e:	b29b      	uxth	r3, r3
 8009040:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009044:	f84e 3b04 	str.w	r3, [lr], #4
 8009048:	f85c 3b04 	ldr.w	r3, [ip], #4
 800904c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009050:	f8be 3000 	ldrh.w	r3, [lr]
 8009054:	fb09 330a 	mla	r3, r9, sl, r3
 8009058:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800905c:	4562      	cmp	r2, ip
 800905e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009062:	d8e5      	bhi.n	8009030 <__multiply+0x10c>
 8009064:	9f01      	ldr	r7, [sp, #4]
 8009066:	51eb      	str	r3, [r5, r7]
 8009068:	3504      	adds	r5, #4
 800906a:	e799      	b.n	8008fa0 <__multiply+0x7c>
 800906c:	3e01      	subs	r6, #1
 800906e:	e79b      	b.n	8008fa8 <__multiply+0x84>
 8009070:	0800a618 	.word	0x0800a618
 8009074:	0800a629 	.word	0x0800a629

08009078 <__pow5mult>:
 8009078:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800907c:	4615      	mov	r5, r2
 800907e:	f012 0203 	ands.w	r2, r2, #3
 8009082:	4607      	mov	r7, r0
 8009084:	460e      	mov	r6, r1
 8009086:	d007      	beq.n	8009098 <__pow5mult+0x20>
 8009088:	4c25      	ldr	r4, [pc, #148]	@ (8009120 <__pow5mult+0xa8>)
 800908a:	3a01      	subs	r2, #1
 800908c:	2300      	movs	r3, #0
 800908e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009092:	f7ff fe9f 	bl	8008dd4 <__multadd>
 8009096:	4606      	mov	r6, r0
 8009098:	10ad      	asrs	r5, r5, #2
 800909a:	d03d      	beq.n	8009118 <__pow5mult+0xa0>
 800909c:	69fc      	ldr	r4, [r7, #28]
 800909e:	b97c      	cbnz	r4, 80090c0 <__pow5mult+0x48>
 80090a0:	2010      	movs	r0, #16
 80090a2:	f7ff fd7f 	bl	8008ba4 <malloc>
 80090a6:	4602      	mov	r2, r0
 80090a8:	61f8      	str	r0, [r7, #28]
 80090aa:	b928      	cbnz	r0, 80090b8 <__pow5mult+0x40>
 80090ac:	4b1d      	ldr	r3, [pc, #116]	@ (8009124 <__pow5mult+0xac>)
 80090ae:	481e      	ldr	r0, [pc, #120]	@ (8009128 <__pow5mult+0xb0>)
 80090b0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80090b4:	f000 fcf6 	bl	8009aa4 <__assert_func>
 80090b8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80090bc:	6004      	str	r4, [r0, #0]
 80090be:	60c4      	str	r4, [r0, #12]
 80090c0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80090c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80090c8:	b94c      	cbnz	r4, 80090de <__pow5mult+0x66>
 80090ca:	f240 2171 	movw	r1, #625	@ 0x271
 80090ce:	4638      	mov	r0, r7
 80090d0:	f7ff ff12 	bl	8008ef8 <__i2b>
 80090d4:	2300      	movs	r3, #0
 80090d6:	f8c8 0008 	str.w	r0, [r8, #8]
 80090da:	4604      	mov	r4, r0
 80090dc:	6003      	str	r3, [r0, #0]
 80090de:	f04f 0900 	mov.w	r9, #0
 80090e2:	07eb      	lsls	r3, r5, #31
 80090e4:	d50a      	bpl.n	80090fc <__pow5mult+0x84>
 80090e6:	4631      	mov	r1, r6
 80090e8:	4622      	mov	r2, r4
 80090ea:	4638      	mov	r0, r7
 80090ec:	f7ff ff1a 	bl	8008f24 <__multiply>
 80090f0:	4631      	mov	r1, r6
 80090f2:	4680      	mov	r8, r0
 80090f4:	4638      	mov	r0, r7
 80090f6:	f7ff fe4b 	bl	8008d90 <_Bfree>
 80090fa:	4646      	mov	r6, r8
 80090fc:	106d      	asrs	r5, r5, #1
 80090fe:	d00b      	beq.n	8009118 <__pow5mult+0xa0>
 8009100:	6820      	ldr	r0, [r4, #0]
 8009102:	b938      	cbnz	r0, 8009114 <__pow5mult+0x9c>
 8009104:	4622      	mov	r2, r4
 8009106:	4621      	mov	r1, r4
 8009108:	4638      	mov	r0, r7
 800910a:	f7ff ff0b 	bl	8008f24 <__multiply>
 800910e:	6020      	str	r0, [r4, #0]
 8009110:	f8c0 9000 	str.w	r9, [r0]
 8009114:	4604      	mov	r4, r0
 8009116:	e7e4      	b.n	80090e2 <__pow5mult+0x6a>
 8009118:	4630      	mov	r0, r6
 800911a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800911e:	bf00      	nop
 8009120:	0800a684 	.word	0x0800a684
 8009124:	0800a5a9 	.word	0x0800a5a9
 8009128:	0800a629 	.word	0x0800a629

0800912c <__lshift>:
 800912c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009130:	460c      	mov	r4, r1
 8009132:	6849      	ldr	r1, [r1, #4]
 8009134:	6923      	ldr	r3, [r4, #16]
 8009136:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800913a:	68a3      	ldr	r3, [r4, #8]
 800913c:	4607      	mov	r7, r0
 800913e:	4691      	mov	r9, r2
 8009140:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009144:	f108 0601 	add.w	r6, r8, #1
 8009148:	42b3      	cmp	r3, r6
 800914a:	db0b      	blt.n	8009164 <__lshift+0x38>
 800914c:	4638      	mov	r0, r7
 800914e:	f7ff fddf 	bl	8008d10 <_Balloc>
 8009152:	4605      	mov	r5, r0
 8009154:	b948      	cbnz	r0, 800916a <__lshift+0x3e>
 8009156:	4602      	mov	r2, r0
 8009158:	4b28      	ldr	r3, [pc, #160]	@ (80091fc <__lshift+0xd0>)
 800915a:	4829      	ldr	r0, [pc, #164]	@ (8009200 <__lshift+0xd4>)
 800915c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009160:	f000 fca0 	bl	8009aa4 <__assert_func>
 8009164:	3101      	adds	r1, #1
 8009166:	005b      	lsls	r3, r3, #1
 8009168:	e7ee      	b.n	8009148 <__lshift+0x1c>
 800916a:	2300      	movs	r3, #0
 800916c:	f100 0114 	add.w	r1, r0, #20
 8009170:	f100 0210 	add.w	r2, r0, #16
 8009174:	4618      	mov	r0, r3
 8009176:	4553      	cmp	r3, sl
 8009178:	db33      	blt.n	80091e2 <__lshift+0xb6>
 800917a:	6920      	ldr	r0, [r4, #16]
 800917c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009180:	f104 0314 	add.w	r3, r4, #20
 8009184:	f019 091f 	ands.w	r9, r9, #31
 8009188:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800918c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009190:	d02b      	beq.n	80091ea <__lshift+0xbe>
 8009192:	f1c9 0e20 	rsb	lr, r9, #32
 8009196:	468a      	mov	sl, r1
 8009198:	2200      	movs	r2, #0
 800919a:	6818      	ldr	r0, [r3, #0]
 800919c:	fa00 f009 	lsl.w	r0, r0, r9
 80091a0:	4310      	orrs	r0, r2
 80091a2:	f84a 0b04 	str.w	r0, [sl], #4
 80091a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80091aa:	459c      	cmp	ip, r3
 80091ac:	fa22 f20e 	lsr.w	r2, r2, lr
 80091b0:	d8f3      	bhi.n	800919a <__lshift+0x6e>
 80091b2:	ebac 0304 	sub.w	r3, ip, r4
 80091b6:	3b15      	subs	r3, #21
 80091b8:	f023 0303 	bic.w	r3, r3, #3
 80091bc:	3304      	adds	r3, #4
 80091be:	f104 0015 	add.w	r0, r4, #21
 80091c2:	4584      	cmp	ip, r0
 80091c4:	bf38      	it	cc
 80091c6:	2304      	movcc	r3, #4
 80091c8:	50ca      	str	r2, [r1, r3]
 80091ca:	b10a      	cbz	r2, 80091d0 <__lshift+0xa4>
 80091cc:	f108 0602 	add.w	r6, r8, #2
 80091d0:	3e01      	subs	r6, #1
 80091d2:	4638      	mov	r0, r7
 80091d4:	612e      	str	r6, [r5, #16]
 80091d6:	4621      	mov	r1, r4
 80091d8:	f7ff fdda 	bl	8008d90 <_Bfree>
 80091dc:	4628      	mov	r0, r5
 80091de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091e2:	f842 0f04 	str.w	r0, [r2, #4]!
 80091e6:	3301      	adds	r3, #1
 80091e8:	e7c5      	b.n	8009176 <__lshift+0x4a>
 80091ea:	3904      	subs	r1, #4
 80091ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80091f0:	f841 2f04 	str.w	r2, [r1, #4]!
 80091f4:	459c      	cmp	ip, r3
 80091f6:	d8f9      	bhi.n	80091ec <__lshift+0xc0>
 80091f8:	e7ea      	b.n	80091d0 <__lshift+0xa4>
 80091fa:	bf00      	nop
 80091fc:	0800a618 	.word	0x0800a618
 8009200:	0800a629 	.word	0x0800a629

08009204 <__mcmp>:
 8009204:	690a      	ldr	r2, [r1, #16]
 8009206:	4603      	mov	r3, r0
 8009208:	6900      	ldr	r0, [r0, #16]
 800920a:	1a80      	subs	r0, r0, r2
 800920c:	b530      	push	{r4, r5, lr}
 800920e:	d10e      	bne.n	800922e <__mcmp+0x2a>
 8009210:	3314      	adds	r3, #20
 8009212:	3114      	adds	r1, #20
 8009214:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009218:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800921c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009220:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009224:	4295      	cmp	r5, r2
 8009226:	d003      	beq.n	8009230 <__mcmp+0x2c>
 8009228:	d205      	bcs.n	8009236 <__mcmp+0x32>
 800922a:	f04f 30ff 	mov.w	r0, #4294967295
 800922e:	bd30      	pop	{r4, r5, pc}
 8009230:	42a3      	cmp	r3, r4
 8009232:	d3f3      	bcc.n	800921c <__mcmp+0x18>
 8009234:	e7fb      	b.n	800922e <__mcmp+0x2a>
 8009236:	2001      	movs	r0, #1
 8009238:	e7f9      	b.n	800922e <__mcmp+0x2a>
	...

0800923c <__mdiff>:
 800923c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009240:	4689      	mov	r9, r1
 8009242:	4606      	mov	r6, r0
 8009244:	4611      	mov	r1, r2
 8009246:	4648      	mov	r0, r9
 8009248:	4614      	mov	r4, r2
 800924a:	f7ff ffdb 	bl	8009204 <__mcmp>
 800924e:	1e05      	subs	r5, r0, #0
 8009250:	d112      	bne.n	8009278 <__mdiff+0x3c>
 8009252:	4629      	mov	r1, r5
 8009254:	4630      	mov	r0, r6
 8009256:	f7ff fd5b 	bl	8008d10 <_Balloc>
 800925a:	4602      	mov	r2, r0
 800925c:	b928      	cbnz	r0, 800926a <__mdiff+0x2e>
 800925e:	4b3f      	ldr	r3, [pc, #252]	@ (800935c <__mdiff+0x120>)
 8009260:	f240 2137 	movw	r1, #567	@ 0x237
 8009264:	483e      	ldr	r0, [pc, #248]	@ (8009360 <__mdiff+0x124>)
 8009266:	f000 fc1d 	bl	8009aa4 <__assert_func>
 800926a:	2301      	movs	r3, #1
 800926c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009270:	4610      	mov	r0, r2
 8009272:	b003      	add	sp, #12
 8009274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009278:	bfbc      	itt	lt
 800927a:	464b      	movlt	r3, r9
 800927c:	46a1      	movlt	r9, r4
 800927e:	4630      	mov	r0, r6
 8009280:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009284:	bfba      	itte	lt
 8009286:	461c      	movlt	r4, r3
 8009288:	2501      	movlt	r5, #1
 800928a:	2500      	movge	r5, #0
 800928c:	f7ff fd40 	bl	8008d10 <_Balloc>
 8009290:	4602      	mov	r2, r0
 8009292:	b918      	cbnz	r0, 800929c <__mdiff+0x60>
 8009294:	4b31      	ldr	r3, [pc, #196]	@ (800935c <__mdiff+0x120>)
 8009296:	f240 2145 	movw	r1, #581	@ 0x245
 800929a:	e7e3      	b.n	8009264 <__mdiff+0x28>
 800929c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80092a0:	6926      	ldr	r6, [r4, #16]
 80092a2:	60c5      	str	r5, [r0, #12]
 80092a4:	f109 0310 	add.w	r3, r9, #16
 80092a8:	f109 0514 	add.w	r5, r9, #20
 80092ac:	f104 0e14 	add.w	lr, r4, #20
 80092b0:	f100 0b14 	add.w	fp, r0, #20
 80092b4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80092b8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80092bc:	9301      	str	r3, [sp, #4]
 80092be:	46d9      	mov	r9, fp
 80092c0:	f04f 0c00 	mov.w	ip, #0
 80092c4:	9b01      	ldr	r3, [sp, #4]
 80092c6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80092ca:	f853 af04 	ldr.w	sl, [r3, #4]!
 80092ce:	9301      	str	r3, [sp, #4]
 80092d0:	fa1f f38a 	uxth.w	r3, sl
 80092d4:	4619      	mov	r1, r3
 80092d6:	b283      	uxth	r3, r0
 80092d8:	1acb      	subs	r3, r1, r3
 80092da:	0c00      	lsrs	r0, r0, #16
 80092dc:	4463      	add	r3, ip
 80092de:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80092e2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80092e6:	b29b      	uxth	r3, r3
 80092e8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80092ec:	4576      	cmp	r6, lr
 80092ee:	f849 3b04 	str.w	r3, [r9], #4
 80092f2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80092f6:	d8e5      	bhi.n	80092c4 <__mdiff+0x88>
 80092f8:	1b33      	subs	r3, r6, r4
 80092fa:	3b15      	subs	r3, #21
 80092fc:	f023 0303 	bic.w	r3, r3, #3
 8009300:	3415      	adds	r4, #21
 8009302:	3304      	adds	r3, #4
 8009304:	42a6      	cmp	r6, r4
 8009306:	bf38      	it	cc
 8009308:	2304      	movcc	r3, #4
 800930a:	441d      	add	r5, r3
 800930c:	445b      	add	r3, fp
 800930e:	461e      	mov	r6, r3
 8009310:	462c      	mov	r4, r5
 8009312:	4544      	cmp	r4, r8
 8009314:	d30e      	bcc.n	8009334 <__mdiff+0xf8>
 8009316:	f108 0103 	add.w	r1, r8, #3
 800931a:	1b49      	subs	r1, r1, r5
 800931c:	f021 0103 	bic.w	r1, r1, #3
 8009320:	3d03      	subs	r5, #3
 8009322:	45a8      	cmp	r8, r5
 8009324:	bf38      	it	cc
 8009326:	2100      	movcc	r1, #0
 8009328:	440b      	add	r3, r1
 800932a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800932e:	b191      	cbz	r1, 8009356 <__mdiff+0x11a>
 8009330:	6117      	str	r7, [r2, #16]
 8009332:	e79d      	b.n	8009270 <__mdiff+0x34>
 8009334:	f854 1b04 	ldr.w	r1, [r4], #4
 8009338:	46e6      	mov	lr, ip
 800933a:	0c08      	lsrs	r0, r1, #16
 800933c:	fa1c fc81 	uxtah	ip, ip, r1
 8009340:	4471      	add	r1, lr
 8009342:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009346:	b289      	uxth	r1, r1
 8009348:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800934c:	f846 1b04 	str.w	r1, [r6], #4
 8009350:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009354:	e7dd      	b.n	8009312 <__mdiff+0xd6>
 8009356:	3f01      	subs	r7, #1
 8009358:	e7e7      	b.n	800932a <__mdiff+0xee>
 800935a:	bf00      	nop
 800935c:	0800a618 	.word	0x0800a618
 8009360:	0800a629 	.word	0x0800a629

08009364 <__d2b>:
 8009364:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009368:	460f      	mov	r7, r1
 800936a:	2101      	movs	r1, #1
 800936c:	ec59 8b10 	vmov	r8, r9, d0
 8009370:	4616      	mov	r6, r2
 8009372:	f7ff fccd 	bl	8008d10 <_Balloc>
 8009376:	4604      	mov	r4, r0
 8009378:	b930      	cbnz	r0, 8009388 <__d2b+0x24>
 800937a:	4602      	mov	r2, r0
 800937c:	4b23      	ldr	r3, [pc, #140]	@ (800940c <__d2b+0xa8>)
 800937e:	4824      	ldr	r0, [pc, #144]	@ (8009410 <__d2b+0xac>)
 8009380:	f240 310f 	movw	r1, #783	@ 0x30f
 8009384:	f000 fb8e 	bl	8009aa4 <__assert_func>
 8009388:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800938c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009390:	b10d      	cbz	r5, 8009396 <__d2b+0x32>
 8009392:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009396:	9301      	str	r3, [sp, #4]
 8009398:	f1b8 0300 	subs.w	r3, r8, #0
 800939c:	d023      	beq.n	80093e6 <__d2b+0x82>
 800939e:	4668      	mov	r0, sp
 80093a0:	9300      	str	r3, [sp, #0]
 80093a2:	f7ff fd7c 	bl	8008e9e <__lo0bits>
 80093a6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80093aa:	b1d0      	cbz	r0, 80093e2 <__d2b+0x7e>
 80093ac:	f1c0 0320 	rsb	r3, r0, #32
 80093b0:	fa02 f303 	lsl.w	r3, r2, r3
 80093b4:	430b      	orrs	r3, r1
 80093b6:	40c2      	lsrs	r2, r0
 80093b8:	6163      	str	r3, [r4, #20]
 80093ba:	9201      	str	r2, [sp, #4]
 80093bc:	9b01      	ldr	r3, [sp, #4]
 80093be:	61a3      	str	r3, [r4, #24]
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	bf0c      	ite	eq
 80093c4:	2201      	moveq	r2, #1
 80093c6:	2202      	movne	r2, #2
 80093c8:	6122      	str	r2, [r4, #16]
 80093ca:	b1a5      	cbz	r5, 80093f6 <__d2b+0x92>
 80093cc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80093d0:	4405      	add	r5, r0
 80093d2:	603d      	str	r5, [r7, #0]
 80093d4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80093d8:	6030      	str	r0, [r6, #0]
 80093da:	4620      	mov	r0, r4
 80093dc:	b003      	add	sp, #12
 80093de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80093e2:	6161      	str	r1, [r4, #20]
 80093e4:	e7ea      	b.n	80093bc <__d2b+0x58>
 80093e6:	a801      	add	r0, sp, #4
 80093e8:	f7ff fd59 	bl	8008e9e <__lo0bits>
 80093ec:	9b01      	ldr	r3, [sp, #4]
 80093ee:	6163      	str	r3, [r4, #20]
 80093f0:	3020      	adds	r0, #32
 80093f2:	2201      	movs	r2, #1
 80093f4:	e7e8      	b.n	80093c8 <__d2b+0x64>
 80093f6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80093fa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80093fe:	6038      	str	r0, [r7, #0]
 8009400:	6918      	ldr	r0, [r3, #16]
 8009402:	f7ff fd2d 	bl	8008e60 <__hi0bits>
 8009406:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800940a:	e7e5      	b.n	80093d8 <__d2b+0x74>
 800940c:	0800a618 	.word	0x0800a618
 8009410:	0800a629 	.word	0x0800a629

08009414 <__ssputs_r>:
 8009414:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009418:	688e      	ldr	r6, [r1, #8]
 800941a:	461f      	mov	r7, r3
 800941c:	42be      	cmp	r6, r7
 800941e:	680b      	ldr	r3, [r1, #0]
 8009420:	4682      	mov	sl, r0
 8009422:	460c      	mov	r4, r1
 8009424:	4690      	mov	r8, r2
 8009426:	d82d      	bhi.n	8009484 <__ssputs_r+0x70>
 8009428:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800942c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009430:	d026      	beq.n	8009480 <__ssputs_r+0x6c>
 8009432:	6965      	ldr	r5, [r4, #20]
 8009434:	6909      	ldr	r1, [r1, #16]
 8009436:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800943a:	eba3 0901 	sub.w	r9, r3, r1
 800943e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009442:	1c7b      	adds	r3, r7, #1
 8009444:	444b      	add	r3, r9
 8009446:	106d      	asrs	r5, r5, #1
 8009448:	429d      	cmp	r5, r3
 800944a:	bf38      	it	cc
 800944c:	461d      	movcc	r5, r3
 800944e:	0553      	lsls	r3, r2, #21
 8009450:	d527      	bpl.n	80094a2 <__ssputs_r+0x8e>
 8009452:	4629      	mov	r1, r5
 8009454:	f7ff fbd0 	bl	8008bf8 <_malloc_r>
 8009458:	4606      	mov	r6, r0
 800945a:	b360      	cbz	r0, 80094b6 <__ssputs_r+0xa2>
 800945c:	6921      	ldr	r1, [r4, #16]
 800945e:	464a      	mov	r2, r9
 8009460:	f7fe fcfb 	bl	8007e5a <memcpy>
 8009464:	89a3      	ldrh	r3, [r4, #12]
 8009466:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800946a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800946e:	81a3      	strh	r3, [r4, #12]
 8009470:	6126      	str	r6, [r4, #16]
 8009472:	6165      	str	r5, [r4, #20]
 8009474:	444e      	add	r6, r9
 8009476:	eba5 0509 	sub.w	r5, r5, r9
 800947a:	6026      	str	r6, [r4, #0]
 800947c:	60a5      	str	r5, [r4, #8]
 800947e:	463e      	mov	r6, r7
 8009480:	42be      	cmp	r6, r7
 8009482:	d900      	bls.n	8009486 <__ssputs_r+0x72>
 8009484:	463e      	mov	r6, r7
 8009486:	6820      	ldr	r0, [r4, #0]
 8009488:	4632      	mov	r2, r6
 800948a:	4641      	mov	r1, r8
 800948c:	f000 fabe 	bl	8009a0c <memmove>
 8009490:	68a3      	ldr	r3, [r4, #8]
 8009492:	1b9b      	subs	r3, r3, r6
 8009494:	60a3      	str	r3, [r4, #8]
 8009496:	6823      	ldr	r3, [r4, #0]
 8009498:	4433      	add	r3, r6
 800949a:	6023      	str	r3, [r4, #0]
 800949c:	2000      	movs	r0, #0
 800949e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094a2:	462a      	mov	r2, r5
 80094a4:	f000 fb42 	bl	8009b2c <_realloc_r>
 80094a8:	4606      	mov	r6, r0
 80094aa:	2800      	cmp	r0, #0
 80094ac:	d1e0      	bne.n	8009470 <__ssputs_r+0x5c>
 80094ae:	6921      	ldr	r1, [r4, #16]
 80094b0:	4650      	mov	r0, sl
 80094b2:	f7ff fb2d 	bl	8008b10 <_free_r>
 80094b6:	230c      	movs	r3, #12
 80094b8:	f8ca 3000 	str.w	r3, [sl]
 80094bc:	89a3      	ldrh	r3, [r4, #12]
 80094be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80094c2:	81a3      	strh	r3, [r4, #12]
 80094c4:	f04f 30ff 	mov.w	r0, #4294967295
 80094c8:	e7e9      	b.n	800949e <__ssputs_r+0x8a>
	...

080094cc <_svfiprintf_r>:
 80094cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094d0:	4698      	mov	r8, r3
 80094d2:	898b      	ldrh	r3, [r1, #12]
 80094d4:	061b      	lsls	r3, r3, #24
 80094d6:	b09d      	sub	sp, #116	@ 0x74
 80094d8:	4607      	mov	r7, r0
 80094da:	460d      	mov	r5, r1
 80094dc:	4614      	mov	r4, r2
 80094de:	d510      	bpl.n	8009502 <_svfiprintf_r+0x36>
 80094e0:	690b      	ldr	r3, [r1, #16]
 80094e2:	b973      	cbnz	r3, 8009502 <_svfiprintf_r+0x36>
 80094e4:	2140      	movs	r1, #64	@ 0x40
 80094e6:	f7ff fb87 	bl	8008bf8 <_malloc_r>
 80094ea:	6028      	str	r0, [r5, #0]
 80094ec:	6128      	str	r0, [r5, #16]
 80094ee:	b930      	cbnz	r0, 80094fe <_svfiprintf_r+0x32>
 80094f0:	230c      	movs	r3, #12
 80094f2:	603b      	str	r3, [r7, #0]
 80094f4:	f04f 30ff 	mov.w	r0, #4294967295
 80094f8:	b01d      	add	sp, #116	@ 0x74
 80094fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094fe:	2340      	movs	r3, #64	@ 0x40
 8009500:	616b      	str	r3, [r5, #20]
 8009502:	2300      	movs	r3, #0
 8009504:	9309      	str	r3, [sp, #36]	@ 0x24
 8009506:	2320      	movs	r3, #32
 8009508:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800950c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009510:	2330      	movs	r3, #48	@ 0x30
 8009512:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80096b0 <_svfiprintf_r+0x1e4>
 8009516:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800951a:	f04f 0901 	mov.w	r9, #1
 800951e:	4623      	mov	r3, r4
 8009520:	469a      	mov	sl, r3
 8009522:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009526:	b10a      	cbz	r2, 800952c <_svfiprintf_r+0x60>
 8009528:	2a25      	cmp	r2, #37	@ 0x25
 800952a:	d1f9      	bne.n	8009520 <_svfiprintf_r+0x54>
 800952c:	ebba 0b04 	subs.w	fp, sl, r4
 8009530:	d00b      	beq.n	800954a <_svfiprintf_r+0x7e>
 8009532:	465b      	mov	r3, fp
 8009534:	4622      	mov	r2, r4
 8009536:	4629      	mov	r1, r5
 8009538:	4638      	mov	r0, r7
 800953a:	f7ff ff6b 	bl	8009414 <__ssputs_r>
 800953e:	3001      	adds	r0, #1
 8009540:	f000 80a7 	beq.w	8009692 <_svfiprintf_r+0x1c6>
 8009544:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009546:	445a      	add	r2, fp
 8009548:	9209      	str	r2, [sp, #36]	@ 0x24
 800954a:	f89a 3000 	ldrb.w	r3, [sl]
 800954e:	2b00      	cmp	r3, #0
 8009550:	f000 809f 	beq.w	8009692 <_svfiprintf_r+0x1c6>
 8009554:	2300      	movs	r3, #0
 8009556:	f04f 32ff 	mov.w	r2, #4294967295
 800955a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800955e:	f10a 0a01 	add.w	sl, sl, #1
 8009562:	9304      	str	r3, [sp, #16]
 8009564:	9307      	str	r3, [sp, #28]
 8009566:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800956a:	931a      	str	r3, [sp, #104]	@ 0x68
 800956c:	4654      	mov	r4, sl
 800956e:	2205      	movs	r2, #5
 8009570:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009574:	484e      	ldr	r0, [pc, #312]	@ (80096b0 <_svfiprintf_r+0x1e4>)
 8009576:	f7f6 fe33 	bl	80001e0 <memchr>
 800957a:	9a04      	ldr	r2, [sp, #16]
 800957c:	b9d8      	cbnz	r0, 80095b6 <_svfiprintf_r+0xea>
 800957e:	06d0      	lsls	r0, r2, #27
 8009580:	bf44      	itt	mi
 8009582:	2320      	movmi	r3, #32
 8009584:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009588:	0711      	lsls	r1, r2, #28
 800958a:	bf44      	itt	mi
 800958c:	232b      	movmi	r3, #43	@ 0x2b
 800958e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009592:	f89a 3000 	ldrb.w	r3, [sl]
 8009596:	2b2a      	cmp	r3, #42	@ 0x2a
 8009598:	d015      	beq.n	80095c6 <_svfiprintf_r+0xfa>
 800959a:	9a07      	ldr	r2, [sp, #28]
 800959c:	4654      	mov	r4, sl
 800959e:	2000      	movs	r0, #0
 80095a0:	f04f 0c0a 	mov.w	ip, #10
 80095a4:	4621      	mov	r1, r4
 80095a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80095aa:	3b30      	subs	r3, #48	@ 0x30
 80095ac:	2b09      	cmp	r3, #9
 80095ae:	d94b      	bls.n	8009648 <_svfiprintf_r+0x17c>
 80095b0:	b1b0      	cbz	r0, 80095e0 <_svfiprintf_r+0x114>
 80095b2:	9207      	str	r2, [sp, #28]
 80095b4:	e014      	b.n	80095e0 <_svfiprintf_r+0x114>
 80095b6:	eba0 0308 	sub.w	r3, r0, r8
 80095ba:	fa09 f303 	lsl.w	r3, r9, r3
 80095be:	4313      	orrs	r3, r2
 80095c0:	9304      	str	r3, [sp, #16]
 80095c2:	46a2      	mov	sl, r4
 80095c4:	e7d2      	b.n	800956c <_svfiprintf_r+0xa0>
 80095c6:	9b03      	ldr	r3, [sp, #12]
 80095c8:	1d19      	adds	r1, r3, #4
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	9103      	str	r1, [sp, #12]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	bfbb      	ittet	lt
 80095d2:	425b      	neglt	r3, r3
 80095d4:	f042 0202 	orrlt.w	r2, r2, #2
 80095d8:	9307      	strge	r3, [sp, #28]
 80095da:	9307      	strlt	r3, [sp, #28]
 80095dc:	bfb8      	it	lt
 80095de:	9204      	strlt	r2, [sp, #16]
 80095e0:	7823      	ldrb	r3, [r4, #0]
 80095e2:	2b2e      	cmp	r3, #46	@ 0x2e
 80095e4:	d10a      	bne.n	80095fc <_svfiprintf_r+0x130>
 80095e6:	7863      	ldrb	r3, [r4, #1]
 80095e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80095ea:	d132      	bne.n	8009652 <_svfiprintf_r+0x186>
 80095ec:	9b03      	ldr	r3, [sp, #12]
 80095ee:	1d1a      	adds	r2, r3, #4
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	9203      	str	r2, [sp, #12]
 80095f4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80095f8:	3402      	adds	r4, #2
 80095fa:	9305      	str	r3, [sp, #20]
 80095fc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80096c0 <_svfiprintf_r+0x1f4>
 8009600:	7821      	ldrb	r1, [r4, #0]
 8009602:	2203      	movs	r2, #3
 8009604:	4650      	mov	r0, sl
 8009606:	f7f6 fdeb 	bl	80001e0 <memchr>
 800960a:	b138      	cbz	r0, 800961c <_svfiprintf_r+0x150>
 800960c:	9b04      	ldr	r3, [sp, #16]
 800960e:	eba0 000a 	sub.w	r0, r0, sl
 8009612:	2240      	movs	r2, #64	@ 0x40
 8009614:	4082      	lsls	r2, r0
 8009616:	4313      	orrs	r3, r2
 8009618:	3401      	adds	r4, #1
 800961a:	9304      	str	r3, [sp, #16]
 800961c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009620:	4824      	ldr	r0, [pc, #144]	@ (80096b4 <_svfiprintf_r+0x1e8>)
 8009622:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009626:	2206      	movs	r2, #6
 8009628:	f7f6 fdda 	bl	80001e0 <memchr>
 800962c:	2800      	cmp	r0, #0
 800962e:	d036      	beq.n	800969e <_svfiprintf_r+0x1d2>
 8009630:	4b21      	ldr	r3, [pc, #132]	@ (80096b8 <_svfiprintf_r+0x1ec>)
 8009632:	bb1b      	cbnz	r3, 800967c <_svfiprintf_r+0x1b0>
 8009634:	9b03      	ldr	r3, [sp, #12]
 8009636:	3307      	adds	r3, #7
 8009638:	f023 0307 	bic.w	r3, r3, #7
 800963c:	3308      	adds	r3, #8
 800963e:	9303      	str	r3, [sp, #12]
 8009640:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009642:	4433      	add	r3, r6
 8009644:	9309      	str	r3, [sp, #36]	@ 0x24
 8009646:	e76a      	b.n	800951e <_svfiprintf_r+0x52>
 8009648:	fb0c 3202 	mla	r2, ip, r2, r3
 800964c:	460c      	mov	r4, r1
 800964e:	2001      	movs	r0, #1
 8009650:	e7a8      	b.n	80095a4 <_svfiprintf_r+0xd8>
 8009652:	2300      	movs	r3, #0
 8009654:	3401      	adds	r4, #1
 8009656:	9305      	str	r3, [sp, #20]
 8009658:	4619      	mov	r1, r3
 800965a:	f04f 0c0a 	mov.w	ip, #10
 800965e:	4620      	mov	r0, r4
 8009660:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009664:	3a30      	subs	r2, #48	@ 0x30
 8009666:	2a09      	cmp	r2, #9
 8009668:	d903      	bls.n	8009672 <_svfiprintf_r+0x1a6>
 800966a:	2b00      	cmp	r3, #0
 800966c:	d0c6      	beq.n	80095fc <_svfiprintf_r+0x130>
 800966e:	9105      	str	r1, [sp, #20]
 8009670:	e7c4      	b.n	80095fc <_svfiprintf_r+0x130>
 8009672:	fb0c 2101 	mla	r1, ip, r1, r2
 8009676:	4604      	mov	r4, r0
 8009678:	2301      	movs	r3, #1
 800967a:	e7f0      	b.n	800965e <_svfiprintf_r+0x192>
 800967c:	ab03      	add	r3, sp, #12
 800967e:	9300      	str	r3, [sp, #0]
 8009680:	462a      	mov	r2, r5
 8009682:	4b0e      	ldr	r3, [pc, #56]	@ (80096bc <_svfiprintf_r+0x1f0>)
 8009684:	a904      	add	r1, sp, #16
 8009686:	4638      	mov	r0, r7
 8009688:	f7fd fcc6 	bl	8007018 <_printf_float>
 800968c:	1c42      	adds	r2, r0, #1
 800968e:	4606      	mov	r6, r0
 8009690:	d1d6      	bne.n	8009640 <_svfiprintf_r+0x174>
 8009692:	89ab      	ldrh	r3, [r5, #12]
 8009694:	065b      	lsls	r3, r3, #25
 8009696:	f53f af2d 	bmi.w	80094f4 <_svfiprintf_r+0x28>
 800969a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800969c:	e72c      	b.n	80094f8 <_svfiprintf_r+0x2c>
 800969e:	ab03      	add	r3, sp, #12
 80096a0:	9300      	str	r3, [sp, #0]
 80096a2:	462a      	mov	r2, r5
 80096a4:	4b05      	ldr	r3, [pc, #20]	@ (80096bc <_svfiprintf_r+0x1f0>)
 80096a6:	a904      	add	r1, sp, #16
 80096a8:	4638      	mov	r0, r7
 80096aa:	f7fd ff4d 	bl	8007548 <_printf_i>
 80096ae:	e7ed      	b.n	800968c <_svfiprintf_r+0x1c0>
 80096b0:	0800a780 	.word	0x0800a780
 80096b4:	0800a78a 	.word	0x0800a78a
 80096b8:	08007019 	.word	0x08007019
 80096bc:	08009415 	.word	0x08009415
 80096c0:	0800a786 	.word	0x0800a786

080096c4 <__sfputc_r>:
 80096c4:	6893      	ldr	r3, [r2, #8]
 80096c6:	3b01      	subs	r3, #1
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	b410      	push	{r4}
 80096cc:	6093      	str	r3, [r2, #8]
 80096ce:	da08      	bge.n	80096e2 <__sfputc_r+0x1e>
 80096d0:	6994      	ldr	r4, [r2, #24]
 80096d2:	42a3      	cmp	r3, r4
 80096d4:	db01      	blt.n	80096da <__sfputc_r+0x16>
 80096d6:	290a      	cmp	r1, #10
 80096d8:	d103      	bne.n	80096e2 <__sfputc_r+0x1e>
 80096da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80096de:	f7fe baa8 	b.w	8007c32 <__swbuf_r>
 80096e2:	6813      	ldr	r3, [r2, #0]
 80096e4:	1c58      	adds	r0, r3, #1
 80096e6:	6010      	str	r0, [r2, #0]
 80096e8:	7019      	strb	r1, [r3, #0]
 80096ea:	4608      	mov	r0, r1
 80096ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80096f0:	4770      	bx	lr

080096f2 <__sfputs_r>:
 80096f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096f4:	4606      	mov	r6, r0
 80096f6:	460f      	mov	r7, r1
 80096f8:	4614      	mov	r4, r2
 80096fa:	18d5      	adds	r5, r2, r3
 80096fc:	42ac      	cmp	r4, r5
 80096fe:	d101      	bne.n	8009704 <__sfputs_r+0x12>
 8009700:	2000      	movs	r0, #0
 8009702:	e007      	b.n	8009714 <__sfputs_r+0x22>
 8009704:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009708:	463a      	mov	r2, r7
 800970a:	4630      	mov	r0, r6
 800970c:	f7ff ffda 	bl	80096c4 <__sfputc_r>
 8009710:	1c43      	adds	r3, r0, #1
 8009712:	d1f3      	bne.n	80096fc <__sfputs_r+0xa>
 8009714:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009718 <_vfiprintf_r>:
 8009718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800971c:	460d      	mov	r5, r1
 800971e:	b09d      	sub	sp, #116	@ 0x74
 8009720:	4614      	mov	r4, r2
 8009722:	4698      	mov	r8, r3
 8009724:	4606      	mov	r6, r0
 8009726:	b118      	cbz	r0, 8009730 <_vfiprintf_r+0x18>
 8009728:	6a03      	ldr	r3, [r0, #32]
 800972a:	b90b      	cbnz	r3, 8009730 <_vfiprintf_r+0x18>
 800972c:	f7fe f978 	bl	8007a20 <__sinit>
 8009730:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009732:	07d9      	lsls	r1, r3, #31
 8009734:	d405      	bmi.n	8009742 <_vfiprintf_r+0x2a>
 8009736:	89ab      	ldrh	r3, [r5, #12]
 8009738:	059a      	lsls	r2, r3, #22
 800973a:	d402      	bmi.n	8009742 <_vfiprintf_r+0x2a>
 800973c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800973e:	f7fe fb8a 	bl	8007e56 <__retarget_lock_acquire_recursive>
 8009742:	89ab      	ldrh	r3, [r5, #12]
 8009744:	071b      	lsls	r3, r3, #28
 8009746:	d501      	bpl.n	800974c <_vfiprintf_r+0x34>
 8009748:	692b      	ldr	r3, [r5, #16]
 800974a:	b99b      	cbnz	r3, 8009774 <_vfiprintf_r+0x5c>
 800974c:	4629      	mov	r1, r5
 800974e:	4630      	mov	r0, r6
 8009750:	f7fe faae 	bl	8007cb0 <__swsetup_r>
 8009754:	b170      	cbz	r0, 8009774 <_vfiprintf_r+0x5c>
 8009756:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009758:	07dc      	lsls	r4, r3, #31
 800975a:	d504      	bpl.n	8009766 <_vfiprintf_r+0x4e>
 800975c:	f04f 30ff 	mov.w	r0, #4294967295
 8009760:	b01d      	add	sp, #116	@ 0x74
 8009762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009766:	89ab      	ldrh	r3, [r5, #12]
 8009768:	0598      	lsls	r0, r3, #22
 800976a:	d4f7      	bmi.n	800975c <_vfiprintf_r+0x44>
 800976c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800976e:	f7fe fb73 	bl	8007e58 <__retarget_lock_release_recursive>
 8009772:	e7f3      	b.n	800975c <_vfiprintf_r+0x44>
 8009774:	2300      	movs	r3, #0
 8009776:	9309      	str	r3, [sp, #36]	@ 0x24
 8009778:	2320      	movs	r3, #32
 800977a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800977e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009782:	2330      	movs	r3, #48	@ 0x30
 8009784:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009934 <_vfiprintf_r+0x21c>
 8009788:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800978c:	f04f 0901 	mov.w	r9, #1
 8009790:	4623      	mov	r3, r4
 8009792:	469a      	mov	sl, r3
 8009794:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009798:	b10a      	cbz	r2, 800979e <_vfiprintf_r+0x86>
 800979a:	2a25      	cmp	r2, #37	@ 0x25
 800979c:	d1f9      	bne.n	8009792 <_vfiprintf_r+0x7a>
 800979e:	ebba 0b04 	subs.w	fp, sl, r4
 80097a2:	d00b      	beq.n	80097bc <_vfiprintf_r+0xa4>
 80097a4:	465b      	mov	r3, fp
 80097a6:	4622      	mov	r2, r4
 80097a8:	4629      	mov	r1, r5
 80097aa:	4630      	mov	r0, r6
 80097ac:	f7ff ffa1 	bl	80096f2 <__sfputs_r>
 80097b0:	3001      	adds	r0, #1
 80097b2:	f000 80a7 	beq.w	8009904 <_vfiprintf_r+0x1ec>
 80097b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80097b8:	445a      	add	r2, fp
 80097ba:	9209      	str	r2, [sp, #36]	@ 0x24
 80097bc:	f89a 3000 	ldrb.w	r3, [sl]
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	f000 809f 	beq.w	8009904 <_vfiprintf_r+0x1ec>
 80097c6:	2300      	movs	r3, #0
 80097c8:	f04f 32ff 	mov.w	r2, #4294967295
 80097cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80097d0:	f10a 0a01 	add.w	sl, sl, #1
 80097d4:	9304      	str	r3, [sp, #16]
 80097d6:	9307      	str	r3, [sp, #28]
 80097d8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80097dc:	931a      	str	r3, [sp, #104]	@ 0x68
 80097de:	4654      	mov	r4, sl
 80097e0:	2205      	movs	r2, #5
 80097e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097e6:	4853      	ldr	r0, [pc, #332]	@ (8009934 <_vfiprintf_r+0x21c>)
 80097e8:	f7f6 fcfa 	bl	80001e0 <memchr>
 80097ec:	9a04      	ldr	r2, [sp, #16]
 80097ee:	b9d8      	cbnz	r0, 8009828 <_vfiprintf_r+0x110>
 80097f0:	06d1      	lsls	r1, r2, #27
 80097f2:	bf44      	itt	mi
 80097f4:	2320      	movmi	r3, #32
 80097f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80097fa:	0713      	lsls	r3, r2, #28
 80097fc:	bf44      	itt	mi
 80097fe:	232b      	movmi	r3, #43	@ 0x2b
 8009800:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009804:	f89a 3000 	ldrb.w	r3, [sl]
 8009808:	2b2a      	cmp	r3, #42	@ 0x2a
 800980a:	d015      	beq.n	8009838 <_vfiprintf_r+0x120>
 800980c:	9a07      	ldr	r2, [sp, #28]
 800980e:	4654      	mov	r4, sl
 8009810:	2000      	movs	r0, #0
 8009812:	f04f 0c0a 	mov.w	ip, #10
 8009816:	4621      	mov	r1, r4
 8009818:	f811 3b01 	ldrb.w	r3, [r1], #1
 800981c:	3b30      	subs	r3, #48	@ 0x30
 800981e:	2b09      	cmp	r3, #9
 8009820:	d94b      	bls.n	80098ba <_vfiprintf_r+0x1a2>
 8009822:	b1b0      	cbz	r0, 8009852 <_vfiprintf_r+0x13a>
 8009824:	9207      	str	r2, [sp, #28]
 8009826:	e014      	b.n	8009852 <_vfiprintf_r+0x13a>
 8009828:	eba0 0308 	sub.w	r3, r0, r8
 800982c:	fa09 f303 	lsl.w	r3, r9, r3
 8009830:	4313      	orrs	r3, r2
 8009832:	9304      	str	r3, [sp, #16]
 8009834:	46a2      	mov	sl, r4
 8009836:	e7d2      	b.n	80097de <_vfiprintf_r+0xc6>
 8009838:	9b03      	ldr	r3, [sp, #12]
 800983a:	1d19      	adds	r1, r3, #4
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	9103      	str	r1, [sp, #12]
 8009840:	2b00      	cmp	r3, #0
 8009842:	bfbb      	ittet	lt
 8009844:	425b      	neglt	r3, r3
 8009846:	f042 0202 	orrlt.w	r2, r2, #2
 800984a:	9307      	strge	r3, [sp, #28]
 800984c:	9307      	strlt	r3, [sp, #28]
 800984e:	bfb8      	it	lt
 8009850:	9204      	strlt	r2, [sp, #16]
 8009852:	7823      	ldrb	r3, [r4, #0]
 8009854:	2b2e      	cmp	r3, #46	@ 0x2e
 8009856:	d10a      	bne.n	800986e <_vfiprintf_r+0x156>
 8009858:	7863      	ldrb	r3, [r4, #1]
 800985a:	2b2a      	cmp	r3, #42	@ 0x2a
 800985c:	d132      	bne.n	80098c4 <_vfiprintf_r+0x1ac>
 800985e:	9b03      	ldr	r3, [sp, #12]
 8009860:	1d1a      	adds	r2, r3, #4
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	9203      	str	r2, [sp, #12]
 8009866:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800986a:	3402      	adds	r4, #2
 800986c:	9305      	str	r3, [sp, #20]
 800986e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009944 <_vfiprintf_r+0x22c>
 8009872:	7821      	ldrb	r1, [r4, #0]
 8009874:	2203      	movs	r2, #3
 8009876:	4650      	mov	r0, sl
 8009878:	f7f6 fcb2 	bl	80001e0 <memchr>
 800987c:	b138      	cbz	r0, 800988e <_vfiprintf_r+0x176>
 800987e:	9b04      	ldr	r3, [sp, #16]
 8009880:	eba0 000a 	sub.w	r0, r0, sl
 8009884:	2240      	movs	r2, #64	@ 0x40
 8009886:	4082      	lsls	r2, r0
 8009888:	4313      	orrs	r3, r2
 800988a:	3401      	adds	r4, #1
 800988c:	9304      	str	r3, [sp, #16]
 800988e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009892:	4829      	ldr	r0, [pc, #164]	@ (8009938 <_vfiprintf_r+0x220>)
 8009894:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009898:	2206      	movs	r2, #6
 800989a:	f7f6 fca1 	bl	80001e0 <memchr>
 800989e:	2800      	cmp	r0, #0
 80098a0:	d03f      	beq.n	8009922 <_vfiprintf_r+0x20a>
 80098a2:	4b26      	ldr	r3, [pc, #152]	@ (800993c <_vfiprintf_r+0x224>)
 80098a4:	bb1b      	cbnz	r3, 80098ee <_vfiprintf_r+0x1d6>
 80098a6:	9b03      	ldr	r3, [sp, #12]
 80098a8:	3307      	adds	r3, #7
 80098aa:	f023 0307 	bic.w	r3, r3, #7
 80098ae:	3308      	adds	r3, #8
 80098b0:	9303      	str	r3, [sp, #12]
 80098b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098b4:	443b      	add	r3, r7
 80098b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80098b8:	e76a      	b.n	8009790 <_vfiprintf_r+0x78>
 80098ba:	fb0c 3202 	mla	r2, ip, r2, r3
 80098be:	460c      	mov	r4, r1
 80098c0:	2001      	movs	r0, #1
 80098c2:	e7a8      	b.n	8009816 <_vfiprintf_r+0xfe>
 80098c4:	2300      	movs	r3, #0
 80098c6:	3401      	adds	r4, #1
 80098c8:	9305      	str	r3, [sp, #20]
 80098ca:	4619      	mov	r1, r3
 80098cc:	f04f 0c0a 	mov.w	ip, #10
 80098d0:	4620      	mov	r0, r4
 80098d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80098d6:	3a30      	subs	r2, #48	@ 0x30
 80098d8:	2a09      	cmp	r2, #9
 80098da:	d903      	bls.n	80098e4 <_vfiprintf_r+0x1cc>
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d0c6      	beq.n	800986e <_vfiprintf_r+0x156>
 80098e0:	9105      	str	r1, [sp, #20]
 80098e2:	e7c4      	b.n	800986e <_vfiprintf_r+0x156>
 80098e4:	fb0c 2101 	mla	r1, ip, r1, r2
 80098e8:	4604      	mov	r4, r0
 80098ea:	2301      	movs	r3, #1
 80098ec:	e7f0      	b.n	80098d0 <_vfiprintf_r+0x1b8>
 80098ee:	ab03      	add	r3, sp, #12
 80098f0:	9300      	str	r3, [sp, #0]
 80098f2:	462a      	mov	r2, r5
 80098f4:	4b12      	ldr	r3, [pc, #72]	@ (8009940 <_vfiprintf_r+0x228>)
 80098f6:	a904      	add	r1, sp, #16
 80098f8:	4630      	mov	r0, r6
 80098fa:	f7fd fb8d 	bl	8007018 <_printf_float>
 80098fe:	4607      	mov	r7, r0
 8009900:	1c78      	adds	r0, r7, #1
 8009902:	d1d6      	bne.n	80098b2 <_vfiprintf_r+0x19a>
 8009904:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009906:	07d9      	lsls	r1, r3, #31
 8009908:	d405      	bmi.n	8009916 <_vfiprintf_r+0x1fe>
 800990a:	89ab      	ldrh	r3, [r5, #12]
 800990c:	059a      	lsls	r2, r3, #22
 800990e:	d402      	bmi.n	8009916 <_vfiprintf_r+0x1fe>
 8009910:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009912:	f7fe faa1 	bl	8007e58 <__retarget_lock_release_recursive>
 8009916:	89ab      	ldrh	r3, [r5, #12]
 8009918:	065b      	lsls	r3, r3, #25
 800991a:	f53f af1f 	bmi.w	800975c <_vfiprintf_r+0x44>
 800991e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009920:	e71e      	b.n	8009760 <_vfiprintf_r+0x48>
 8009922:	ab03      	add	r3, sp, #12
 8009924:	9300      	str	r3, [sp, #0]
 8009926:	462a      	mov	r2, r5
 8009928:	4b05      	ldr	r3, [pc, #20]	@ (8009940 <_vfiprintf_r+0x228>)
 800992a:	a904      	add	r1, sp, #16
 800992c:	4630      	mov	r0, r6
 800992e:	f7fd fe0b 	bl	8007548 <_printf_i>
 8009932:	e7e4      	b.n	80098fe <_vfiprintf_r+0x1e6>
 8009934:	0800a780 	.word	0x0800a780
 8009938:	0800a78a 	.word	0x0800a78a
 800993c:	08007019 	.word	0x08007019
 8009940:	080096f3 	.word	0x080096f3
 8009944:	0800a786 	.word	0x0800a786

08009948 <__swhatbuf_r>:
 8009948:	b570      	push	{r4, r5, r6, lr}
 800994a:	460c      	mov	r4, r1
 800994c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009950:	2900      	cmp	r1, #0
 8009952:	b096      	sub	sp, #88	@ 0x58
 8009954:	4615      	mov	r5, r2
 8009956:	461e      	mov	r6, r3
 8009958:	da0d      	bge.n	8009976 <__swhatbuf_r+0x2e>
 800995a:	89a3      	ldrh	r3, [r4, #12]
 800995c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009960:	f04f 0100 	mov.w	r1, #0
 8009964:	bf14      	ite	ne
 8009966:	2340      	movne	r3, #64	@ 0x40
 8009968:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800996c:	2000      	movs	r0, #0
 800996e:	6031      	str	r1, [r6, #0]
 8009970:	602b      	str	r3, [r5, #0]
 8009972:	b016      	add	sp, #88	@ 0x58
 8009974:	bd70      	pop	{r4, r5, r6, pc}
 8009976:	466a      	mov	r2, sp
 8009978:	f000 f862 	bl	8009a40 <_fstat_r>
 800997c:	2800      	cmp	r0, #0
 800997e:	dbec      	blt.n	800995a <__swhatbuf_r+0x12>
 8009980:	9901      	ldr	r1, [sp, #4]
 8009982:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009986:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800998a:	4259      	negs	r1, r3
 800998c:	4159      	adcs	r1, r3
 800998e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009992:	e7eb      	b.n	800996c <__swhatbuf_r+0x24>

08009994 <__smakebuf_r>:
 8009994:	898b      	ldrh	r3, [r1, #12]
 8009996:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009998:	079d      	lsls	r5, r3, #30
 800999a:	4606      	mov	r6, r0
 800999c:	460c      	mov	r4, r1
 800999e:	d507      	bpl.n	80099b0 <__smakebuf_r+0x1c>
 80099a0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80099a4:	6023      	str	r3, [r4, #0]
 80099a6:	6123      	str	r3, [r4, #16]
 80099a8:	2301      	movs	r3, #1
 80099aa:	6163      	str	r3, [r4, #20]
 80099ac:	b003      	add	sp, #12
 80099ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099b0:	ab01      	add	r3, sp, #4
 80099b2:	466a      	mov	r2, sp
 80099b4:	f7ff ffc8 	bl	8009948 <__swhatbuf_r>
 80099b8:	9f00      	ldr	r7, [sp, #0]
 80099ba:	4605      	mov	r5, r0
 80099bc:	4639      	mov	r1, r7
 80099be:	4630      	mov	r0, r6
 80099c0:	f7ff f91a 	bl	8008bf8 <_malloc_r>
 80099c4:	b948      	cbnz	r0, 80099da <__smakebuf_r+0x46>
 80099c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099ca:	059a      	lsls	r2, r3, #22
 80099cc:	d4ee      	bmi.n	80099ac <__smakebuf_r+0x18>
 80099ce:	f023 0303 	bic.w	r3, r3, #3
 80099d2:	f043 0302 	orr.w	r3, r3, #2
 80099d6:	81a3      	strh	r3, [r4, #12]
 80099d8:	e7e2      	b.n	80099a0 <__smakebuf_r+0xc>
 80099da:	89a3      	ldrh	r3, [r4, #12]
 80099dc:	6020      	str	r0, [r4, #0]
 80099de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099e2:	81a3      	strh	r3, [r4, #12]
 80099e4:	9b01      	ldr	r3, [sp, #4]
 80099e6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80099ea:	b15b      	cbz	r3, 8009a04 <__smakebuf_r+0x70>
 80099ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80099f0:	4630      	mov	r0, r6
 80099f2:	f000 f837 	bl	8009a64 <_isatty_r>
 80099f6:	b128      	cbz	r0, 8009a04 <__smakebuf_r+0x70>
 80099f8:	89a3      	ldrh	r3, [r4, #12]
 80099fa:	f023 0303 	bic.w	r3, r3, #3
 80099fe:	f043 0301 	orr.w	r3, r3, #1
 8009a02:	81a3      	strh	r3, [r4, #12]
 8009a04:	89a3      	ldrh	r3, [r4, #12]
 8009a06:	431d      	orrs	r5, r3
 8009a08:	81a5      	strh	r5, [r4, #12]
 8009a0a:	e7cf      	b.n	80099ac <__smakebuf_r+0x18>

08009a0c <memmove>:
 8009a0c:	4288      	cmp	r0, r1
 8009a0e:	b510      	push	{r4, lr}
 8009a10:	eb01 0402 	add.w	r4, r1, r2
 8009a14:	d902      	bls.n	8009a1c <memmove+0x10>
 8009a16:	4284      	cmp	r4, r0
 8009a18:	4623      	mov	r3, r4
 8009a1a:	d807      	bhi.n	8009a2c <memmove+0x20>
 8009a1c:	1e43      	subs	r3, r0, #1
 8009a1e:	42a1      	cmp	r1, r4
 8009a20:	d008      	beq.n	8009a34 <memmove+0x28>
 8009a22:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009a26:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009a2a:	e7f8      	b.n	8009a1e <memmove+0x12>
 8009a2c:	4402      	add	r2, r0
 8009a2e:	4601      	mov	r1, r0
 8009a30:	428a      	cmp	r2, r1
 8009a32:	d100      	bne.n	8009a36 <memmove+0x2a>
 8009a34:	bd10      	pop	{r4, pc}
 8009a36:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009a3a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009a3e:	e7f7      	b.n	8009a30 <memmove+0x24>

08009a40 <_fstat_r>:
 8009a40:	b538      	push	{r3, r4, r5, lr}
 8009a42:	4d07      	ldr	r5, [pc, #28]	@ (8009a60 <_fstat_r+0x20>)
 8009a44:	2300      	movs	r3, #0
 8009a46:	4604      	mov	r4, r0
 8009a48:	4608      	mov	r0, r1
 8009a4a:	4611      	mov	r1, r2
 8009a4c:	602b      	str	r3, [r5, #0]
 8009a4e:	f7fa f888 	bl	8003b62 <_fstat>
 8009a52:	1c43      	adds	r3, r0, #1
 8009a54:	d102      	bne.n	8009a5c <_fstat_r+0x1c>
 8009a56:	682b      	ldr	r3, [r5, #0]
 8009a58:	b103      	cbz	r3, 8009a5c <_fstat_r+0x1c>
 8009a5a:	6023      	str	r3, [r4, #0]
 8009a5c:	bd38      	pop	{r3, r4, r5, pc}
 8009a5e:	bf00      	nop
 8009a60:	20000970 	.word	0x20000970

08009a64 <_isatty_r>:
 8009a64:	b538      	push	{r3, r4, r5, lr}
 8009a66:	4d06      	ldr	r5, [pc, #24]	@ (8009a80 <_isatty_r+0x1c>)
 8009a68:	2300      	movs	r3, #0
 8009a6a:	4604      	mov	r4, r0
 8009a6c:	4608      	mov	r0, r1
 8009a6e:	602b      	str	r3, [r5, #0]
 8009a70:	f7fa f887 	bl	8003b82 <_isatty>
 8009a74:	1c43      	adds	r3, r0, #1
 8009a76:	d102      	bne.n	8009a7e <_isatty_r+0x1a>
 8009a78:	682b      	ldr	r3, [r5, #0]
 8009a7a:	b103      	cbz	r3, 8009a7e <_isatty_r+0x1a>
 8009a7c:	6023      	str	r3, [r4, #0]
 8009a7e:	bd38      	pop	{r3, r4, r5, pc}
 8009a80:	20000970 	.word	0x20000970

08009a84 <_sbrk_r>:
 8009a84:	b538      	push	{r3, r4, r5, lr}
 8009a86:	4d06      	ldr	r5, [pc, #24]	@ (8009aa0 <_sbrk_r+0x1c>)
 8009a88:	2300      	movs	r3, #0
 8009a8a:	4604      	mov	r4, r0
 8009a8c:	4608      	mov	r0, r1
 8009a8e:	602b      	str	r3, [r5, #0]
 8009a90:	f7fa f890 	bl	8003bb4 <_sbrk>
 8009a94:	1c43      	adds	r3, r0, #1
 8009a96:	d102      	bne.n	8009a9e <_sbrk_r+0x1a>
 8009a98:	682b      	ldr	r3, [r5, #0]
 8009a9a:	b103      	cbz	r3, 8009a9e <_sbrk_r+0x1a>
 8009a9c:	6023      	str	r3, [r4, #0]
 8009a9e:	bd38      	pop	{r3, r4, r5, pc}
 8009aa0:	20000970 	.word	0x20000970

08009aa4 <__assert_func>:
 8009aa4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009aa6:	4614      	mov	r4, r2
 8009aa8:	461a      	mov	r2, r3
 8009aaa:	4b09      	ldr	r3, [pc, #36]	@ (8009ad0 <__assert_func+0x2c>)
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	4605      	mov	r5, r0
 8009ab0:	68d8      	ldr	r0, [r3, #12]
 8009ab2:	b954      	cbnz	r4, 8009aca <__assert_func+0x26>
 8009ab4:	4b07      	ldr	r3, [pc, #28]	@ (8009ad4 <__assert_func+0x30>)
 8009ab6:	461c      	mov	r4, r3
 8009ab8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009abc:	9100      	str	r1, [sp, #0]
 8009abe:	462b      	mov	r3, r5
 8009ac0:	4905      	ldr	r1, [pc, #20]	@ (8009ad8 <__assert_func+0x34>)
 8009ac2:	f000 f86f 	bl	8009ba4 <fiprintf>
 8009ac6:	f000 f87f 	bl	8009bc8 <abort>
 8009aca:	4b04      	ldr	r3, [pc, #16]	@ (8009adc <__assert_func+0x38>)
 8009acc:	e7f4      	b.n	8009ab8 <__assert_func+0x14>
 8009ace:	bf00      	nop
 8009ad0:	20000030 	.word	0x20000030
 8009ad4:	0800a7d6 	.word	0x0800a7d6
 8009ad8:	0800a7a8 	.word	0x0800a7a8
 8009adc:	0800a79b 	.word	0x0800a79b

08009ae0 <_calloc_r>:
 8009ae0:	b570      	push	{r4, r5, r6, lr}
 8009ae2:	fba1 5402 	umull	r5, r4, r1, r2
 8009ae6:	b93c      	cbnz	r4, 8009af8 <_calloc_r+0x18>
 8009ae8:	4629      	mov	r1, r5
 8009aea:	f7ff f885 	bl	8008bf8 <_malloc_r>
 8009aee:	4606      	mov	r6, r0
 8009af0:	b928      	cbnz	r0, 8009afe <_calloc_r+0x1e>
 8009af2:	2600      	movs	r6, #0
 8009af4:	4630      	mov	r0, r6
 8009af6:	bd70      	pop	{r4, r5, r6, pc}
 8009af8:	220c      	movs	r2, #12
 8009afa:	6002      	str	r2, [r0, #0]
 8009afc:	e7f9      	b.n	8009af2 <_calloc_r+0x12>
 8009afe:	462a      	mov	r2, r5
 8009b00:	4621      	mov	r1, r4
 8009b02:	f7fe f92b 	bl	8007d5c <memset>
 8009b06:	e7f5      	b.n	8009af4 <_calloc_r+0x14>

08009b08 <__ascii_mbtowc>:
 8009b08:	b082      	sub	sp, #8
 8009b0a:	b901      	cbnz	r1, 8009b0e <__ascii_mbtowc+0x6>
 8009b0c:	a901      	add	r1, sp, #4
 8009b0e:	b142      	cbz	r2, 8009b22 <__ascii_mbtowc+0x1a>
 8009b10:	b14b      	cbz	r3, 8009b26 <__ascii_mbtowc+0x1e>
 8009b12:	7813      	ldrb	r3, [r2, #0]
 8009b14:	600b      	str	r3, [r1, #0]
 8009b16:	7812      	ldrb	r2, [r2, #0]
 8009b18:	1e10      	subs	r0, r2, #0
 8009b1a:	bf18      	it	ne
 8009b1c:	2001      	movne	r0, #1
 8009b1e:	b002      	add	sp, #8
 8009b20:	4770      	bx	lr
 8009b22:	4610      	mov	r0, r2
 8009b24:	e7fb      	b.n	8009b1e <__ascii_mbtowc+0x16>
 8009b26:	f06f 0001 	mvn.w	r0, #1
 8009b2a:	e7f8      	b.n	8009b1e <__ascii_mbtowc+0x16>

08009b2c <_realloc_r>:
 8009b2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b30:	4680      	mov	r8, r0
 8009b32:	4615      	mov	r5, r2
 8009b34:	460c      	mov	r4, r1
 8009b36:	b921      	cbnz	r1, 8009b42 <_realloc_r+0x16>
 8009b38:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b3c:	4611      	mov	r1, r2
 8009b3e:	f7ff b85b 	b.w	8008bf8 <_malloc_r>
 8009b42:	b92a      	cbnz	r2, 8009b50 <_realloc_r+0x24>
 8009b44:	f7fe ffe4 	bl	8008b10 <_free_r>
 8009b48:	2400      	movs	r4, #0
 8009b4a:	4620      	mov	r0, r4
 8009b4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b50:	f000 f841 	bl	8009bd6 <_malloc_usable_size_r>
 8009b54:	4285      	cmp	r5, r0
 8009b56:	4606      	mov	r6, r0
 8009b58:	d802      	bhi.n	8009b60 <_realloc_r+0x34>
 8009b5a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009b5e:	d8f4      	bhi.n	8009b4a <_realloc_r+0x1e>
 8009b60:	4629      	mov	r1, r5
 8009b62:	4640      	mov	r0, r8
 8009b64:	f7ff f848 	bl	8008bf8 <_malloc_r>
 8009b68:	4607      	mov	r7, r0
 8009b6a:	2800      	cmp	r0, #0
 8009b6c:	d0ec      	beq.n	8009b48 <_realloc_r+0x1c>
 8009b6e:	42b5      	cmp	r5, r6
 8009b70:	462a      	mov	r2, r5
 8009b72:	4621      	mov	r1, r4
 8009b74:	bf28      	it	cs
 8009b76:	4632      	movcs	r2, r6
 8009b78:	f7fe f96f 	bl	8007e5a <memcpy>
 8009b7c:	4621      	mov	r1, r4
 8009b7e:	4640      	mov	r0, r8
 8009b80:	f7fe ffc6 	bl	8008b10 <_free_r>
 8009b84:	463c      	mov	r4, r7
 8009b86:	e7e0      	b.n	8009b4a <_realloc_r+0x1e>

08009b88 <__ascii_wctomb>:
 8009b88:	4603      	mov	r3, r0
 8009b8a:	4608      	mov	r0, r1
 8009b8c:	b141      	cbz	r1, 8009ba0 <__ascii_wctomb+0x18>
 8009b8e:	2aff      	cmp	r2, #255	@ 0xff
 8009b90:	d904      	bls.n	8009b9c <__ascii_wctomb+0x14>
 8009b92:	228a      	movs	r2, #138	@ 0x8a
 8009b94:	601a      	str	r2, [r3, #0]
 8009b96:	f04f 30ff 	mov.w	r0, #4294967295
 8009b9a:	4770      	bx	lr
 8009b9c:	700a      	strb	r2, [r1, #0]
 8009b9e:	2001      	movs	r0, #1
 8009ba0:	4770      	bx	lr
	...

08009ba4 <fiprintf>:
 8009ba4:	b40e      	push	{r1, r2, r3}
 8009ba6:	b503      	push	{r0, r1, lr}
 8009ba8:	4601      	mov	r1, r0
 8009baa:	ab03      	add	r3, sp, #12
 8009bac:	4805      	ldr	r0, [pc, #20]	@ (8009bc4 <fiprintf+0x20>)
 8009bae:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bb2:	6800      	ldr	r0, [r0, #0]
 8009bb4:	9301      	str	r3, [sp, #4]
 8009bb6:	f7ff fdaf 	bl	8009718 <_vfiprintf_r>
 8009bba:	b002      	add	sp, #8
 8009bbc:	f85d eb04 	ldr.w	lr, [sp], #4
 8009bc0:	b003      	add	sp, #12
 8009bc2:	4770      	bx	lr
 8009bc4:	20000030 	.word	0x20000030

08009bc8 <abort>:
 8009bc8:	b508      	push	{r3, lr}
 8009bca:	2006      	movs	r0, #6
 8009bcc:	f000 f834 	bl	8009c38 <raise>
 8009bd0:	2001      	movs	r0, #1
 8009bd2:	f7f9 ff92 	bl	8003afa <_exit>

08009bd6 <_malloc_usable_size_r>:
 8009bd6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009bda:	1f18      	subs	r0, r3, #4
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	bfbc      	itt	lt
 8009be0:	580b      	ldrlt	r3, [r1, r0]
 8009be2:	18c0      	addlt	r0, r0, r3
 8009be4:	4770      	bx	lr

08009be6 <_raise_r>:
 8009be6:	291f      	cmp	r1, #31
 8009be8:	b538      	push	{r3, r4, r5, lr}
 8009bea:	4605      	mov	r5, r0
 8009bec:	460c      	mov	r4, r1
 8009bee:	d904      	bls.n	8009bfa <_raise_r+0x14>
 8009bf0:	2316      	movs	r3, #22
 8009bf2:	6003      	str	r3, [r0, #0]
 8009bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8009bf8:	bd38      	pop	{r3, r4, r5, pc}
 8009bfa:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009bfc:	b112      	cbz	r2, 8009c04 <_raise_r+0x1e>
 8009bfe:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009c02:	b94b      	cbnz	r3, 8009c18 <_raise_r+0x32>
 8009c04:	4628      	mov	r0, r5
 8009c06:	f000 f831 	bl	8009c6c <_getpid_r>
 8009c0a:	4622      	mov	r2, r4
 8009c0c:	4601      	mov	r1, r0
 8009c0e:	4628      	mov	r0, r5
 8009c10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c14:	f000 b818 	b.w	8009c48 <_kill_r>
 8009c18:	2b01      	cmp	r3, #1
 8009c1a:	d00a      	beq.n	8009c32 <_raise_r+0x4c>
 8009c1c:	1c59      	adds	r1, r3, #1
 8009c1e:	d103      	bne.n	8009c28 <_raise_r+0x42>
 8009c20:	2316      	movs	r3, #22
 8009c22:	6003      	str	r3, [r0, #0]
 8009c24:	2001      	movs	r0, #1
 8009c26:	e7e7      	b.n	8009bf8 <_raise_r+0x12>
 8009c28:	2100      	movs	r1, #0
 8009c2a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009c2e:	4620      	mov	r0, r4
 8009c30:	4798      	blx	r3
 8009c32:	2000      	movs	r0, #0
 8009c34:	e7e0      	b.n	8009bf8 <_raise_r+0x12>
	...

08009c38 <raise>:
 8009c38:	4b02      	ldr	r3, [pc, #8]	@ (8009c44 <raise+0xc>)
 8009c3a:	4601      	mov	r1, r0
 8009c3c:	6818      	ldr	r0, [r3, #0]
 8009c3e:	f7ff bfd2 	b.w	8009be6 <_raise_r>
 8009c42:	bf00      	nop
 8009c44:	20000030 	.word	0x20000030

08009c48 <_kill_r>:
 8009c48:	b538      	push	{r3, r4, r5, lr}
 8009c4a:	4d07      	ldr	r5, [pc, #28]	@ (8009c68 <_kill_r+0x20>)
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	4604      	mov	r4, r0
 8009c50:	4608      	mov	r0, r1
 8009c52:	4611      	mov	r1, r2
 8009c54:	602b      	str	r3, [r5, #0]
 8009c56:	f7f9 ff40 	bl	8003ada <_kill>
 8009c5a:	1c43      	adds	r3, r0, #1
 8009c5c:	d102      	bne.n	8009c64 <_kill_r+0x1c>
 8009c5e:	682b      	ldr	r3, [r5, #0]
 8009c60:	b103      	cbz	r3, 8009c64 <_kill_r+0x1c>
 8009c62:	6023      	str	r3, [r4, #0]
 8009c64:	bd38      	pop	{r3, r4, r5, pc}
 8009c66:	bf00      	nop
 8009c68:	20000970 	.word	0x20000970

08009c6c <_getpid_r>:
 8009c6c:	f7f9 bf2d 	b.w	8003aca <_getpid>

08009c70 <_init>:
 8009c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c72:	bf00      	nop
 8009c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c76:	bc08      	pop	{r3}
 8009c78:	469e      	mov	lr, r3
 8009c7a:	4770      	bx	lr

08009c7c <_fini>:
 8009c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c7e:	bf00      	nop
 8009c80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c82:	bc08      	pop	{r3}
 8009c84:	469e      	mov	lr, r3
 8009c86:	4770      	bx	lr
