# Reading C:/intelFPGA/18.1/modelsim_ae/tcl/vsim/pref.tcl
# do lab3_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA/18.1/modelsim_ae/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {lab3.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:28 on Nov 08,2021
# vcom -reportprogress 300 -93 -work work lab3.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Compiling entity lab3
# -- Compiling architecture structure of lab3
# End time: 16:13:28 on Nov 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/JUYI/Desktop/110-1 Micro System/lab3/one_bit_ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:28 on Nov 08,2021
# vcom -reportprogress 300 -93 -work work C:/Users/JUYI/Desktop/110-1 Micro System/lab3/one_bit_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: (vcom-11) Could not find work.fulladder2_package.
# ** Error (suppressible): C:/Users/JUYI/Desktop/110-1 Micro System/lab3/one_bit_ALU.vhd(4): (vcom-1195) Cannot find expanded name "work.fulladder2_package".
# ** Error: C:/Users/JUYI/Desktop/110-1 Micro System/lab3/one_bit_ALU.vhd(4): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux2to1_package.
# ** Error (suppressible): C:/Users/JUYI/Desktop/110-1 Micro System/lab3/one_bit_ALU.vhd(5): (vcom-1195) Cannot find expanded name "work.mux2to1_package".
# ** Error: C:/Users/JUYI/Desktop/110-1 Micro System/lab3/one_bit_ALU.vhd(5): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux4to1_package.
# ** Error (suppressible): C:/Users/JUYI/Desktop/110-1 Micro System/lab3/one_bit_ALU.vhd(6): (vcom-1195) Cannot find expanded name "work.mux4to1_package".
# ** Error: C:/Users/JUYI/Desktop/110-1 Micro System/lab3/one_bit_ALU.vhd(6): Unknown expanded name.
# ** Error: C:/Users/JUYI/Desktop/110-1 Micro System/lab3/one_bit_ALU.vhd(8): VHDL Compiler exiting
# End time: 16:13:28 on Nov 08,2021, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ae/win32aloem/vcom failed.
# Error in macro ./lab3_run_msim_gate_vhdl.do line 10
# C:/intelFPGA/18.1/modelsim_ae/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/JUYI/Desktop/110-1 Micro System/lab3/one_bit_ALU.vhd}"
