clk_5MHz_sim_netlist.v,verilog,xil_defaultlib,../../../../lab9_3_1.srcs/sources_1/ip/clk_5MHz/clk_5MHz_sim_netlist.v,incdir="../../../../lab9_3_1.srcs/sources_1/ip/clk_5MHz"
glbl.v,Verilog,xil_defaultlib,glbl.v
