Information: Corner Fast: no PVT mismatches. (PVT-032)
Information: Corner Slow: no PVT mismatches. (PVT-032)
Information: Corner Typical: no PVT mismatches. (PVT-032)
****************************************
Report : power
        -significant_digits 2
Design : dut_toplevel
Version: V-2023.12
Date   : Mon Jun 16 13:00:18 2025
****************************************
Information: Activity propagation will be performed for scenario PowerSave_Fast.
Information: Activity propagation will be performed for scenario Normal_Fast.
Information: Doing activity propagation for mode 'PowerSave' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario PowerSave_Fast (POW-052)
Infomation: Fast mode activity propagation power.rtl_activity_annotation setup is ignored. Always use accurate mode.
Information: Running switching activity propagation with 12 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Doing activity propagation for mode 'Normal' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario Normal_Fast (POW-052)
Infomation: Fast mode activity propagation power.rtl_activity_annotation setup is ignored. Always use accurate mode.
Information: Running switching activity propagation with 12 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario PowerSave_Slow identical to that on PowerSave_Fast (POW-006)
Information: Propagated activity on scenario PowerSave_Typical identical to that on PowerSave_Fast (POW-006)
Information: Propagated activity on scenario Normal_Slow identical to that on Normal_Fast (POW-006)
Information: Propagated activity on scenario Normal_Typical identical to that on Normal_Fast (POW-006)
Information: The stitching and editing of coupling caps is turned OFF for design 'dut_toplevel.dlib:dut_toplevel/mcmm_and_logic_opto_general.design'. (TIM-125)
Information: Design Average RC for design dut_toplevel  (NEX-011)
Information: r = 2.636572 ohm/um, via_r = 0.894180 ohm/cut, c = 0.128928 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.045109 ohm/um, via_r = 1.176629 ohm/cut, c = 0.132609 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'dut_toplevel'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1655, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1655, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
************************************************************
Mode: Normal
Corner: Fast
Scenario: Normal_Fast
Voltage: 0.88
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1fF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)
Warning: Power table extrapolation (extrapolation mode) for port A1 on cell ctmi_2151 for parameter Tinp. Lowest table value = 0.003000, highest table value = 0.133000, value = 0.002975 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port B1 on cell ctmi_2151 for parameter Tinp. Lowest table value = 0.003000, highest table value = 0.133000, value = 0.002327 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port X on cell ctmi_2151 for parameter Tinp. Lowest table value = 0.003000, highest table value = 0.133000, value = 0.002975 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port A1 on cell ctmi_2153 for parameter Tinp. Lowest table value = 0.003000, highest table value = 0.133000, value = 0.002651 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port B1 on cell ctmi_2153 for parameter Tinp. Lowest table value = 0.003000, highest table value = 0.133000, value = 0.002537 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port X on cell ctmi_2153 for parameter Tinp. Lowest table value = 0.003000, highest table value = 0.133000, value = 0.002651 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port A2 on cell ctmi_2155 for parameter Tinp. Lowest table value = 0.003000, highest table value = 0.133000, value = 0.002728 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port B1 on cell ctmi_2155 for parameter Tinp. Lowest table value = 0.003000, highest table value = 0.133000, value = 0.002937 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port X on cell ctmi_2155 for parameter Tinp. Lowest table value = 0.003000, highest table value = 0.133000, value = 0.002937 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port A2 on cell ctmi_2157 for parameter Tinp. Lowest table value = 0.003000, highest table value = 0.133000, value = 0.002270 (POW-046)
Note - message 'POW-046' limit (10) exceeded. Remainder will be suppressed.

  Cell Internal Power    = 9.24e+07 pW ( 79.1%)
  Net Switching Power    = 2.45e+07 pW ( 20.9%)
Total Dynamic Power      = 1.17e+08 pW (100.0%)

Cell Leakage Power       = N/A


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00                    N/A               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00                    N/A               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00                    N/A               0.00e+00    (  0.0%)         
clock_network             8.06e+07               8.27e+06                    N/A               8.88e+07    ( 76.0%)        i
register                  7.68e+06               2.55e+06                    N/A               1.02e+07    (  8.8%)         
sequential                0.00e+00               0.00e+00                    N/A               0.00e+00    (  0.0%)         
combinational             4.16e+06               1.36e+07                    N/A               1.78e+07    ( 15.2%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     9.24e+07 pW            2.45e+07 pW                 N/A               1.17e+08 pW
Mode: Normal
Corner: Slow
Scenario: Normal_Slow
Voltage: 0.72
Temperature: -40.00

Voltage Unit         : 1V
Capacitance Unit     : 1fF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 2.61e+07 pW ( 62.6%)
  Net Switching Power    = 1.56e+07 pW ( 37.4%)
Total Dynamic Power      = 4.17e+07 pW (100.0%)

Cell Leakage Power       = 1.39e+04 pW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             1.93e+07               5.30e+06               2.50e+02               2.46e+07    ( 59.0%)        i
register                  3.81e+06               1.81e+06               9.34e+03               5.63e+06    ( 13.5%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             2.99e+06               8.50e+06               4.31e+03               1.15e+07    ( 27.5%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     2.61e+07 pW            1.56e+07 pW            1.39e+04 pW            4.18e+07 pW
Mode: Normal
Corner: Typical
Scenario: Normal_Typical
Voltage: 0.80
Temperature: 25.00

Voltage Unit         : 1V
Capacitance Unit     : 1fF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 3.98e+07 pW ( 66.6%)
  Net Switching Power    = 2.00e+07 pW ( 33.4%)
Total Dynamic Power      = 5.98e+07 pW (100.0%)

Cell Leakage Power       = 2.75e+05 pW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             3.12e+07               6.76e+06               3.55e+03               3.80e+07    ( 63.2%)        i
register                  5.11e+06               2.22e+06               1.40e+05               7.47e+06    ( 12.4%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             3.48e+06               1.10e+07               1.31e+05               1.46e+07    ( 24.3%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     3.98e+07 pW            2.00e+07 pW            2.75e+05 pW            6.01e+07 pW
Mode: PowerSave
Corner: Fast
Scenario: PowerSave_Fast
Voltage: 0.88
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1fF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 3.54e+07 pW ( 87.9%)
  Net Switching Power    = 4.89e+06 pW ( 12.1%)
Total Dynamic Power      = 4.03e+07 pW (100.0%)

Cell Leakage Power       = N/A


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00                    N/A               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00                    N/A               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00                    N/A               0.00e+00    (  0.0%)         
clock_network             3.26e+07               1.65e+06                    N/A               3.42e+07    ( 85.1%)        i
register                  1.95e+06               5.10e+05                    N/A               2.46e+06    (  6.1%)         
sequential                0.00e+00               0.00e+00                    N/A               0.00e+00    (  0.0%)         
combinational             8.31e+05               2.73e+06                    N/A               3.56e+06    (  8.8%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     3.54e+07 pW            4.89e+06 pW                 N/A               4.03e+07 pW
Mode: PowerSave
Corner: Slow
Scenario: PowerSave_Slow
Voltage: 0.72
Temperature: -40.00

Voltage Unit         : 1V
Capacitance Unit     : 1fF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 5.13e+06 pW ( 62.2%)
  Net Switching Power    = 3.12e+06 pW ( 37.8%)
Total Dynamic Power      = 8.26e+06 pW (100.0%)

Cell Leakage Power       = 1.39e+04 pW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             3.77e+06               1.06e+06               2.50e+02               4.83e+06    ( 58.4%)        i
register                  7.63e+05               3.62e+05               9.34e+03               1.14e+06    ( 13.7%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             5.98e+05               1.70e+06               4.31e+03               2.30e+06    ( 27.8%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     5.13e+06 pW            3.12e+06 pW            1.39e+04 pW            8.27e+06 pW
Mode: PowerSave
Corner: Typical
Scenario: PowerSave_Typical
Voltage: 0.80
Temperature: 25.00

Voltage Unit         : 1V
Capacitance Unit     : 1fF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 1.00e+07 pW ( 71.5%)
  Net Switching Power    = 4.00e+06 pW ( 28.5%)
Total Dynamic Power      = 1.40e+07 pW (100.0%)

Cell Leakage Power       = 2.75e+05 pW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             8.23e+06               1.35e+06               3.55e+03               9.58e+06    ( 67.1%)        i
register                  1.08e+06               4.44e+05               1.40e+05               1.67e+06    ( 11.7%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             6.97e+05               2.20e+06               1.31e+05               3.03e+06    ( 21.2%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     1.00e+07 pW            4.00e+06 pW            2.75e+05 pW            1.43e+07 pW
1
