# PID_controller
This particular implementation is a high-performance 5-stage pipelined PID controller with a Wishbone B4 slave port. It is released subject to the terms of the MIT License which can be found in this distribution of the Verilog code in a file called LICENSE.
