; BTOR description generated by Yosys 0.18 (git sha1 19ce3b45d6a, clang 13.1.6 -fPIC -Os) for module memory.
1 sort bitvec 1
2 input 1 clk ; memoryTrue.sv:2.11-2.14
3 sort bitvec 2
4 input 3 in_data ; memoryTrue.sv:6.23-6.30
5 input 1 in_rd ; memoryTrue.sv:5.11-5.16
6 input 3 in_rd_addr ; memoryTrue.sv:8.23-8.33
7 input 1 in_wr ; memoryTrue.sv:4.11-4.16
8 input 3 in_wr_addr ; memoryTrue.sv:7.23-7.33
9 input 1 rst_n ; memoryTrue.sv:3.11-3.16
10 state 3
11 output 10 out_data ; memoryTrue.sv:9.28-9.36
12 state 1
13 const 1 0
14 state 1
15 init 1 14 13
16 not 1 12
17 and 1 14 16
18 state 1
19 state 1
20 init 1 19 13
21 not 1 18
22 and 1 19 21
23 and 1 7 5
24 sort bitvec 31
25 const 24 0000000000000000000000000000000
26 sort bitvec 32
27 concat 26 25 23
28 redor 1 27
29 not 1 28
30 const 1 1
31 not 1 30
32 or 1 29 31
33 constraint 32
34 state 1 flag
35 not 1 34
36 state 1
37 init 1 36 30
38 next 1 36 13
39 not 1 36
40 or 1 35 39
41 constraint 40
42 not 1 9
43 not 1 36
44 or 1 42 43
45 constraint 44
46 state 3
47 next 3 46 46
48 uext 3 46 0 random_addr ; memoryTrue.sv:47.32-47.43
49 state 3 random_data
50 const 3 00
51 sort array 3 3
52 state 51 mem
53 read 3 52 46
54 read 3 52 6
55 ite 3 5 54 10
56 ite 3 9 55 50
57 next 3 10 56
58 input 1
59 eq 1 49 10
60 and 1 34 9
61 ite 1 60 59 58
62 next 1 12 61
63 ite 1 60 30 13
64 next 1 14 63
65 input 1
66 eq 1 49 53
67 ite 1 9 66 65
68 next 1 18 67
69 ite 1 9 30 13
70 next 1 19 69
71 and 1 9 5
72 eq 1 6 46
73 and 1 71 72
74 ite 1 73 30 13
75 next 1 34 74
76 slice 1 4 1 1
77 slice 1 4 0 0
78 concat 3 77 76
79 eq 1 8 46
80 and 1 7 79
81 ite 3 80 78 49
82 const 3 10
83 ult 1 46 82
84 and 1 80 83
85 ite 3 84 4 81
86 ite 3 9 85 50
87 next 3 49 86
88 ite 1 9 13 30
89 concat 3 88 88
90 read 3 52 50
91 not 3 89
92 and 3 90 91
93 and 3 50 89
94 or 3 93 92
95 write 51 52 50 94
96 redor 1 89
97 ite 51 96 95 52
98 const 3 01
99 read 3 97 98
100 not 3 89
101 and 3 99 100
102 and 3 50 89
103 or 3 102 101
104 write 51 97 98 103
105 redor 1 89
106 ite 51 105 104 97
107 read 3 106 82
108 not 3 89
109 and 3 107 108
110 and 3 50 89
111 or 3 110 109
112 write 51 106 82 111
113 redor 1 89
114 ite 51 113 112 106
115 const 3 11
116 input 3
117 read 3 114 115
118 not 3 50
119 and 3 117 118
120 and 3 116 50
121 or 3 120 119
122 write 51 114 115 121
123 redor 1 50
124 ite 51 123 122 114
125 ult 1 8 82
126 ite 1 125 30 13
127 ite 1 7 126 13
128 ite 1 9 127 13
129 ite 1 125 13 30
130 ite 1 7 129 13
131 ite 1 9 130 13
132 or 1 128 131
133 concat 3 132 132
134 redor 1 133
135 ite 3 134 8 115
136 input 3
137 input 3
138 input 3
139 ite 3 125 4 138
140 ite 3 7 139 137
141 ite 3 9 140 136
142 input 3
143 input 3
144 input 3
145 ite 3 125 144 78
146 ite 3 7 145 143
147 ite 3 9 146 142
148 ite 3 131 147 141
149 ite 3 134 148 50
150 ite 1 134 132 88
151 concat 3 150 150
152 read 3 124 135
153 not 3 151
154 and 3 152 153
155 and 3 149 151
156 or 3 155 154
157 write 51 124 135 156
158 redor 1 151
159 ite 51 158 157 124
160 next 51 52 159 mem ; memoryTrue.sv:13.17-13.20
161 or 1 17 22
162 bad 161
; end of yosys output
