;redcode
;assert 1
	SPL 0, #-502
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 121, 0
	CMP -207, @-10
	ADD 270, 0
	CMP 1, <-1
	ADD #270, <0
	CMP 1, <-1
	DJN -1, #-122
	MOV -651, @-336
	SLT -16, 9
	SUB @-127, 100
	CMP -101, 103
	SUB #19, @220
	SUB @-121, 906
	MOV <-141, <906
	SPL -100, -300
	ADD 170, <1
	ADD 170, <1
	SUB @19, @10
	SLT 20, @-2
	SUB 20, @12
	SUB @-127, 100
	SPL 6, #302
	ADD 170, <1
	MOV -1, <-320
	SUB @-121, 906
	MOV -1, <-320
	SLT 20, @-2
	SUB #19, @220
	SUB #10, 30
	SUB @727, 106
	ADD 170, <1
	SUB 170, <1
	DJN -1, #-122
	SUB #19, @220
	CMP -207, <-120
	ADD 170, <1
	CMP -207, <-120
	SPL -702, 80
	SPL -702, 80
	ADD 170, <1
	ADD 170, <1
	SPL 0, #-502
	SPL 0, #-502
	MOV -7, <-20
	SPL 0, #-502
	DJN -1, @-20
