module Adder(
	input [63:0] a,
	input [63:0] b,
	output reg [63:0] out
);

	out = a+b;
endmodule