INFO: [VRFC 10-163] Analyzing VHDL file "/home/andre/src/Uni_code/Digitale/LAB3/LAB3.srcs/sources_1/new/UpDownSyncCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UpDownSyncCounter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/andre/src/Uni_code/Digitale/LAB3/LAB3.srcs/sources_1/imports/LAB3/ff_d.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ff_d'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/andre/src/Uni_code/Digitale/LAB3/LAB3.srcs/sim_1/imports/LAB3/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_sim'
