Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Mon Dec  2 17:44:08 2019
| Host         : eecs-digital-207 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file labkit_timing_summary_routed.rpt -pb labkit_timing_summary_routed.pb -rpx labkit_timing_summary_routed.rpx -warn_on_violation
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.477      -61.424                    337                12370        0.035        0.000                      0                12370        3.000        0.000                       0                  4625  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -0.477      -61.424                    337                12370        0.035        0.000                      0                12370        7.192        0.000                       0                  4621  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          337  Failing Endpoints,  Worst Slack       -0.477ns,  Total Violation      -61.424ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.477ns  (required time - arrival time)
  Source:                 pg/bpm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y25_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.183ns  (logic 7.249ns (47.745%)  route 7.934ns (52.255%))
  Logic Levels:           27  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 13.876 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        1.616    -0.924    pg/clk_out1
    SLICE_X71Y77         FDRE                                         r  pg/bpm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  pg/bpm_reg[12]/Q
                         net (fo=19, routed)          0.859     0.391    pg/bpm_reg_n_0_[12]
    SLICE_X70Y73         LUT3 (Prop_lut3_I2_O)        0.124     0.515 r  pg/pixel_step_i_251/O
                         net (fo=2, routed)           0.643     1.158    pg/pixel_step_i_251_n_0
    SLICE_X70Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.282 r  pg/pixel_step_i_254/O
                         net (fo=1, routed)           0.000     1.282    pg/pixel_step_i_254_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.662 r  pg/pixel_step_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     1.662    pg/pixel_step_reg_i_219_n_0
    SLICE_X70Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  pg/pixel_step_reg_i_215/CO[3]
                         net (fo=1, routed)           0.000     1.779    pg/pixel_step_reg_i_215_n_0
    SLICE_X70Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.896 r  pg/pixel_step_reg_i_181/CO[3]
                         net (fo=1, routed)           0.000     1.896    pg/pixel_step_reg_i_181_n_0
    SLICE_X70Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.219 r  pg/pixel_step_reg_i_164/O[1]
                         net (fo=3, routed)           0.563     2.782    pg/pixel_step_reg_i_164_n_6
    SLICE_X71Y73         LUT3 (Prop_lut3_I2_O)        0.306     3.088 r  pg/pixel_step_i_180/O
                         net (fo=3, routed)           0.966     4.054    pg/pixel_step_i_180_n_0
    SLICE_X68Y76         LUT6 (Prop_lut6_I1_O)        0.124     4.178 r  pg/pixel_step_i_131/O
                         net (fo=1, routed)           0.000     4.178    pg/pixel_step_i_131_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.579 r  pg/pixel_step_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000     4.579    pg/pixel_step_reg_i_86_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.801 f  pg/pixel_step_reg_i_79/O[0]
                         net (fo=6, routed)           0.816     5.617    pg/notegen/pixel_step_i_267_0[0]
    SLICE_X67Y74         LUT1 (Prop_lut1_I0_O)        0.299     5.916 r  pg/notegen/pixel_step_i_280/O
                         net (fo=1, routed)           0.000     5.916    pg/notegen/pixel_step_i_280_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  pg/notegen/pixel_step_reg_i_257/CO[3]
                         net (fo=1, routed)           0.009     6.475    pg/notegen/pixel_step_reg_i_257_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.589 r  pg/notegen/pixel_step_reg_i_227/CO[3]
                         net (fo=1, routed)           0.000     6.589    pg/notegen/pixel_step_reg_i_227_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.923 r  pg/notegen/pixel_step_reg_i_192/O[1]
                         net (fo=3, routed)           0.615     7.538    pg/notegen/pixel_step_reg_i_192_n_6
    SLICE_X69Y76         LUT4 (Prop_lut4_I1_O)        0.303     7.841 r  pg/notegen/pixel_step_i_239/O
                         net (fo=1, routed)           0.000     7.841    pg/notegen/pixel_step_i_239_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.391 r  pg/notegen/pixel_step_reg_i_197/CO[3]
                         net (fo=1, routed)           0.000     8.391    pg/notegen/pixel_step_reg_i_197_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.505 r  pg/notegen/pixel_step_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000     8.505    pg/notegen/pixel_step_reg_i_154_n_0
    SLICE_X69Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.619 r  pg/notegen/pixel_step_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.619    pg/notegen/pixel_step_reg_i_108_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.733 r  pg/notegen/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.733    pg/notegen/pixel_step_reg_i_61_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.004 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.677     9.681    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X69Y82         LUT2 (Prop_lut2_I0_O)        0.373    10.054 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.507    10.561    pg/notegen/pixel_step_i_29_n_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.685 r  pg/notegen/pixel_step_i_41/O
                         net (fo=1, routed)           0.473    11.158    pg/notegen/pixel_step_i_41_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.708 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.708    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.825 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.825    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.942 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.942    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.121 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.237    13.358    pg/notegen/CO[0]
    SLICE_X67Y99         LUT5 (Prop_lut5_I1_O)        0.332    13.690 r  pg/notegen/y25[9]_i_1/O
                         net (fo=10, routed)          0.569    14.259    pg/notegen/y25[9]_i_1_n_0
    SLICE_X66Y94         FDSE                                         r  pg/notegen/y25_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        1.512    13.876    pg/notegen/clk_out1
    SLICE_X66Y94         FDSE                                         r  pg/notegen/y25_reg[2]/C
                         clock pessimism              0.559    14.436    
                         clock uncertainty           -0.130    14.306    
    SLICE_X66Y94         FDSE (Setup_fdse_C_S)       -0.524    13.782    pg/notegen/y25_reg[2]
  -------------------------------------------------------------------
                         required time                         13.782    
                         arrival time                         -14.259    
  -------------------------------------------------------------------
                         slack                                 -0.477    

Slack (VIOLATED) :        -0.477ns  (required time - arrival time)
  Source:                 pg/bpm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y25_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.183ns  (logic 7.249ns (47.745%)  route 7.934ns (52.255%))
  Logic Levels:           27  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 13.876 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        1.616    -0.924    pg/clk_out1
    SLICE_X71Y77         FDRE                                         r  pg/bpm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  pg/bpm_reg[12]/Q
                         net (fo=19, routed)          0.859     0.391    pg/bpm_reg_n_0_[12]
    SLICE_X70Y73         LUT3 (Prop_lut3_I2_O)        0.124     0.515 r  pg/pixel_step_i_251/O
                         net (fo=2, routed)           0.643     1.158    pg/pixel_step_i_251_n_0
    SLICE_X70Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.282 r  pg/pixel_step_i_254/O
                         net (fo=1, routed)           0.000     1.282    pg/pixel_step_i_254_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.662 r  pg/pixel_step_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     1.662    pg/pixel_step_reg_i_219_n_0
    SLICE_X70Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  pg/pixel_step_reg_i_215/CO[3]
                         net (fo=1, routed)           0.000     1.779    pg/pixel_step_reg_i_215_n_0
    SLICE_X70Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.896 r  pg/pixel_step_reg_i_181/CO[3]
                         net (fo=1, routed)           0.000     1.896    pg/pixel_step_reg_i_181_n_0
    SLICE_X70Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.219 r  pg/pixel_step_reg_i_164/O[1]
                         net (fo=3, routed)           0.563     2.782    pg/pixel_step_reg_i_164_n_6
    SLICE_X71Y73         LUT3 (Prop_lut3_I2_O)        0.306     3.088 r  pg/pixel_step_i_180/O
                         net (fo=3, routed)           0.966     4.054    pg/pixel_step_i_180_n_0
    SLICE_X68Y76         LUT6 (Prop_lut6_I1_O)        0.124     4.178 r  pg/pixel_step_i_131/O
                         net (fo=1, routed)           0.000     4.178    pg/pixel_step_i_131_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.579 r  pg/pixel_step_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000     4.579    pg/pixel_step_reg_i_86_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.801 f  pg/pixel_step_reg_i_79/O[0]
                         net (fo=6, routed)           0.816     5.617    pg/notegen/pixel_step_i_267_0[0]
    SLICE_X67Y74         LUT1 (Prop_lut1_I0_O)        0.299     5.916 r  pg/notegen/pixel_step_i_280/O
                         net (fo=1, routed)           0.000     5.916    pg/notegen/pixel_step_i_280_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  pg/notegen/pixel_step_reg_i_257/CO[3]
                         net (fo=1, routed)           0.009     6.475    pg/notegen/pixel_step_reg_i_257_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.589 r  pg/notegen/pixel_step_reg_i_227/CO[3]
                         net (fo=1, routed)           0.000     6.589    pg/notegen/pixel_step_reg_i_227_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.923 r  pg/notegen/pixel_step_reg_i_192/O[1]
                         net (fo=3, routed)           0.615     7.538    pg/notegen/pixel_step_reg_i_192_n_6
    SLICE_X69Y76         LUT4 (Prop_lut4_I1_O)        0.303     7.841 r  pg/notegen/pixel_step_i_239/O
                         net (fo=1, routed)           0.000     7.841    pg/notegen/pixel_step_i_239_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.391 r  pg/notegen/pixel_step_reg_i_197/CO[3]
                         net (fo=1, routed)           0.000     8.391    pg/notegen/pixel_step_reg_i_197_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.505 r  pg/notegen/pixel_step_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000     8.505    pg/notegen/pixel_step_reg_i_154_n_0
    SLICE_X69Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.619 r  pg/notegen/pixel_step_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.619    pg/notegen/pixel_step_reg_i_108_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.733 r  pg/notegen/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.733    pg/notegen/pixel_step_reg_i_61_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.004 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.677     9.681    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X69Y82         LUT2 (Prop_lut2_I0_O)        0.373    10.054 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.507    10.561    pg/notegen/pixel_step_i_29_n_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.685 r  pg/notegen/pixel_step_i_41/O
                         net (fo=1, routed)           0.473    11.158    pg/notegen/pixel_step_i_41_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.708 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.708    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.825 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.825    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.942 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.942    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.121 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.237    13.358    pg/notegen/CO[0]
    SLICE_X67Y99         LUT5 (Prop_lut5_I1_O)        0.332    13.690 r  pg/notegen/y25[9]_i_1/O
                         net (fo=10, routed)          0.569    14.259    pg/notegen/y25[9]_i_1_n_0
    SLICE_X66Y94         FDSE                                         r  pg/notegen/y25_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        1.512    13.876    pg/notegen/clk_out1
    SLICE_X66Y94         FDSE                                         r  pg/notegen/y25_reg[3]/C
                         clock pessimism              0.559    14.436    
                         clock uncertainty           -0.130    14.306    
    SLICE_X66Y94         FDSE (Setup_fdse_C_S)       -0.524    13.782    pg/notegen/y25_reg[3]
  -------------------------------------------------------------------
                         required time                         13.782    
                         arrival time                         -14.259    
  -------------------------------------------------------------------
                         slack                                 -0.477    

Slack (VIOLATED) :        -0.438ns  (required time - arrival time)
  Source:                 pg/bpm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y25_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.144ns  (logic 7.249ns (47.869%)  route 7.895ns (52.131%))
  Logic Levels:           27  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 13.861 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        1.616    -0.924    pg/clk_out1
    SLICE_X71Y77         FDRE                                         r  pg/bpm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  pg/bpm_reg[12]/Q
                         net (fo=19, routed)          0.859     0.391    pg/bpm_reg_n_0_[12]
    SLICE_X70Y73         LUT3 (Prop_lut3_I2_O)        0.124     0.515 r  pg/pixel_step_i_251/O
                         net (fo=2, routed)           0.643     1.158    pg/pixel_step_i_251_n_0
    SLICE_X70Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.282 r  pg/pixel_step_i_254/O
                         net (fo=1, routed)           0.000     1.282    pg/pixel_step_i_254_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.662 r  pg/pixel_step_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     1.662    pg/pixel_step_reg_i_219_n_0
    SLICE_X70Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  pg/pixel_step_reg_i_215/CO[3]
                         net (fo=1, routed)           0.000     1.779    pg/pixel_step_reg_i_215_n_0
    SLICE_X70Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.896 r  pg/pixel_step_reg_i_181/CO[3]
                         net (fo=1, routed)           0.000     1.896    pg/pixel_step_reg_i_181_n_0
    SLICE_X70Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.219 r  pg/pixel_step_reg_i_164/O[1]
                         net (fo=3, routed)           0.563     2.782    pg/pixel_step_reg_i_164_n_6
    SLICE_X71Y73         LUT3 (Prop_lut3_I2_O)        0.306     3.088 r  pg/pixel_step_i_180/O
                         net (fo=3, routed)           0.966     4.054    pg/pixel_step_i_180_n_0
    SLICE_X68Y76         LUT6 (Prop_lut6_I1_O)        0.124     4.178 r  pg/pixel_step_i_131/O
                         net (fo=1, routed)           0.000     4.178    pg/pixel_step_i_131_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.579 r  pg/pixel_step_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000     4.579    pg/pixel_step_reg_i_86_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.801 f  pg/pixel_step_reg_i_79/O[0]
                         net (fo=6, routed)           0.816     5.617    pg/notegen/pixel_step_i_267_0[0]
    SLICE_X67Y74         LUT1 (Prop_lut1_I0_O)        0.299     5.916 r  pg/notegen/pixel_step_i_280/O
                         net (fo=1, routed)           0.000     5.916    pg/notegen/pixel_step_i_280_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  pg/notegen/pixel_step_reg_i_257/CO[3]
                         net (fo=1, routed)           0.009     6.475    pg/notegen/pixel_step_reg_i_257_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.589 r  pg/notegen/pixel_step_reg_i_227/CO[3]
                         net (fo=1, routed)           0.000     6.589    pg/notegen/pixel_step_reg_i_227_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.923 r  pg/notegen/pixel_step_reg_i_192/O[1]
                         net (fo=3, routed)           0.615     7.538    pg/notegen/pixel_step_reg_i_192_n_6
    SLICE_X69Y76         LUT4 (Prop_lut4_I1_O)        0.303     7.841 r  pg/notegen/pixel_step_i_239/O
                         net (fo=1, routed)           0.000     7.841    pg/notegen/pixel_step_i_239_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.391 r  pg/notegen/pixel_step_reg_i_197/CO[3]
                         net (fo=1, routed)           0.000     8.391    pg/notegen/pixel_step_reg_i_197_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.505 r  pg/notegen/pixel_step_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000     8.505    pg/notegen/pixel_step_reg_i_154_n_0
    SLICE_X69Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.619 r  pg/notegen/pixel_step_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.619    pg/notegen/pixel_step_reg_i_108_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.733 r  pg/notegen/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.733    pg/notegen/pixel_step_reg_i_61_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.004 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.677     9.681    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X69Y82         LUT2 (Prop_lut2_I0_O)        0.373    10.054 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.507    10.561    pg/notegen/pixel_step_i_29_n_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.685 r  pg/notegen/pixel_step_i_41/O
                         net (fo=1, routed)           0.473    11.158    pg/notegen/pixel_step_i_41_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.708 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.708    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.825 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.825    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.942 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.942    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.121 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.237    13.358    pg/notegen/CO[0]
    SLICE_X67Y99         LUT5 (Prop_lut5_I1_O)        0.332    13.690 r  pg/notegen/y25[9]_i_1/O
                         net (fo=10, routed)          0.530    14.220    pg/notegen/y25[9]_i_1_n_0
    SLICE_X67Y100        FDRE                                         r  pg/notegen/y25_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        1.497    13.861    pg/notegen/clk_out1
    SLICE_X67Y100        FDRE                                         r  pg/notegen/y25_reg[0]/C
                         clock pessimism              0.480    14.341    
                         clock uncertainty           -0.130    14.211    
    SLICE_X67Y100        FDRE (Setup_fdre_C_R)       -0.429    13.782    pg/notegen/y25_reg[0]
  -------------------------------------------------------------------
                         required time                         13.782    
                         arrival time                         -14.220    
  -------------------------------------------------------------------
                         slack                                 -0.438    

Slack (VIOLATED) :        -0.438ns  (required time - arrival time)
  Source:                 pg/bpm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y25_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.144ns  (logic 7.249ns (47.869%)  route 7.895ns (52.131%))
  Logic Levels:           27  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 13.861 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        1.616    -0.924    pg/clk_out1
    SLICE_X71Y77         FDRE                                         r  pg/bpm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  pg/bpm_reg[12]/Q
                         net (fo=19, routed)          0.859     0.391    pg/bpm_reg_n_0_[12]
    SLICE_X70Y73         LUT3 (Prop_lut3_I2_O)        0.124     0.515 r  pg/pixel_step_i_251/O
                         net (fo=2, routed)           0.643     1.158    pg/pixel_step_i_251_n_0
    SLICE_X70Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.282 r  pg/pixel_step_i_254/O
                         net (fo=1, routed)           0.000     1.282    pg/pixel_step_i_254_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.662 r  pg/pixel_step_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     1.662    pg/pixel_step_reg_i_219_n_0
    SLICE_X70Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  pg/pixel_step_reg_i_215/CO[3]
                         net (fo=1, routed)           0.000     1.779    pg/pixel_step_reg_i_215_n_0
    SLICE_X70Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.896 r  pg/pixel_step_reg_i_181/CO[3]
                         net (fo=1, routed)           0.000     1.896    pg/pixel_step_reg_i_181_n_0
    SLICE_X70Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.219 r  pg/pixel_step_reg_i_164/O[1]
                         net (fo=3, routed)           0.563     2.782    pg/pixel_step_reg_i_164_n_6
    SLICE_X71Y73         LUT3 (Prop_lut3_I2_O)        0.306     3.088 r  pg/pixel_step_i_180/O
                         net (fo=3, routed)           0.966     4.054    pg/pixel_step_i_180_n_0
    SLICE_X68Y76         LUT6 (Prop_lut6_I1_O)        0.124     4.178 r  pg/pixel_step_i_131/O
                         net (fo=1, routed)           0.000     4.178    pg/pixel_step_i_131_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.579 r  pg/pixel_step_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000     4.579    pg/pixel_step_reg_i_86_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.801 f  pg/pixel_step_reg_i_79/O[0]
                         net (fo=6, routed)           0.816     5.617    pg/notegen/pixel_step_i_267_0[0]
    SLICE_X67Y74         LUT1 (Prop_lut1_I0_O)        0.299     5.916 r  pg/notegen/pixel_step_i_280/O
                         net (fo=1, routed)           0.000     5.916    pg/notegen/pixel_step_i_280_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  pg/notegen/pixel_step_reg_i_257/CO[3]
                         net (fo=1, routed)           0.009     6.475    pg/notegen/pixel_step_reg_i_257_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.589 r  pg/notegen/pixel_step_reg_i_227/CO[3]
                         net (fo=1, routed)           0.000     6.589    pg/notegen/pixel_step_reg_i_227_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.923 r  pg/notegen/pixel_step_reg_i_192/O[1]
                         net (fo=3, routed)           0.615     7.538    pg/notegen/pixel_step_reg_i_192_n_6
    SLICE_X69Y76         LUT4 (Prop_lut4_I1_O)        0.303     7.841 r  pg/notegen/pixel_step_i_239/O
                         net (fo=1, routed)           0.000     7.841    pg/notegen/pixel_step_i_239_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.391 r  pg/notegen/pixel_step_reg_i_197/CO[3]
                         net (fo=1, routed)           0.000     8.391    pg/notegen/pixel_step_reg_i_197_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.505 r  pg/notegen/pixel_step_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000     8.505    pg/notegen/pixel_step_reg_i_154_n_0
    SLICE_X69Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.619 r  pg/notegen/pixel_step_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.619    pg/notegen/pixel_step_reg_i_108_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.733 r  pg/notegen/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.733    pg/notegen/pixel_step_reg_i_61_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.004 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.677     9.681    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X69Y82         LUT2 (Prop_lut2_I0_O)        0.373    10.054 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.507    10.561    pg/notegen/pixel_step_i_29_n_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.685 r  pg/notegen/pixel_step_i_41/O
                         net (fo=1, routed)           0.473    11.158    pg/notegen/pixel_step_i_41_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.708 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.708    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.825 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.825    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.942 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.942    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.121 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.237    13.358    pg/notegen/CO[0]
    SLICE_X67Y99         LUT5 (Prop_lut5_I1_O)        0.332    13.690 r  pg/notegen/y25[9]_i_1/O
                         net (fo=10, routed)          0.530    14.220    pg/notegen/y25[9]_i_1_n_0
    SLICE_X67Y100        FDRE                                         r  pg/notegen/y25_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        1.497    13.861    pg/notegen/clk_out1
    SLICE_X67Y100        FDRE                                         r  pg/notegen/y25_reg[1]/C
                         clock pessimism              0.480    14.341    
                         clock uncertainty           -0.130    14.211    
    SLICE_X67Y100        FDRE (Setup_fdre_C_R)       -0.429    13.782    pg/notegen/y25_reg[1]
  -------------------------------------------------------------------
                         required time                         13.782    
                         arrival time                         -14.220    
  -------------------------------------------------------------------
                         slack                                 -0.438    

Slack (VIOLATED) :        -0.438ns  (required time - arrival time)
  Source:                 pg/bpm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y25_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.144ns  (logic 7.249ns (47.869%)  route 7.895ns (52.131%))
  Logic Levels:           27  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 13.861 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        1.616    -0.924    pg/clk_out1
    SLICE_X71Y77         FDRE                                         r  pg/bpm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  pg/bpm_reg[12]/Q
                         net (fo=19, routed)          0.859     0.391    pg/bpm_reg_n_0_[12]
    SLICE_X70Y73         LUT3 (Prop_lut3_I2_O)        0.124     0.515 r  pg/pixel_step_i_251/O
                         net (fo=2, routed)           0.643     1.158    pg/pixel_step_i_251_n_0
    SLICE_X70Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.282 r  pg/pixel_step_i_254/O
                         net (fo=1, routed)           0.000     1.282    pg/pixel_step_i_254_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.662 r  pg/pixel_step_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     1.662    pg/pixel_step_reg_i_219_n_0
    SLICE_X70Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  pg/pixel_step_reg_i_215/CO[3]
                         net (fo=1, routed)           0.000     1.779    pg/pixel_step_reg_i_215_n_0
    SLICE_X70Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.896 r  pg/pixel_step_reg_i_181/CO[3]
                         net (fo=1, routed)           0.000     1.896    pg/pixel_step_reg_i_181_n_0
    SLICE_X70Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.219 r  pg/pixel_step_reg_i_164/O[1]
                         net (fo=3, routed)           0.563     2.782    pg/pixel_step_reg_i_164_n_6
    SLICE_X71Y73         LUT3 (Prop_lut3_I2_O)        0.306     3.088 r  pg/pixel_step_i_180/O
                         net (fo=3, routed)           0.966     4.054    pg/pixel_step_i_180_n_0
    SLICE_X68Y76         LUT6 (Prop_lut6_I1_O)        0.124     4.178 r  pg/pixel_step_i_131/O
                         net (fo=1, routed)           0.000     4.178    pg/pixel_step_i_131_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.579 r  pg/pixel_step_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000     4.579    pg/pixel_step_reg_i_86_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.801 f  pg/pixel_step_reg_i_79/O[0]
                         net (fo=6, routed)           0.816     5.617    pg/notegen/pixel_step_i_267_0[0]
    SLICE_X67Y74         LUT1 (Prop_lut1_I0_O)        0.299     5.916 r  pg/notegen/pixel_step_i_280/O
                         net (fo=1, routed)           0.000     5.916    pg/notegen/pixel_step_i_280_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  pg/notegen/pixel_step_reg_i_257/CO[3]
                         net (fo=1, routed)           0.009     6.475    pg/notegen/pixel_step_reg_i_257_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.589 r  pg/notegen/pixel_step_reg_i_227/CO[3]
                         net (fo=1, routed)           0.000     6.589    pg/notegen/pixel_step_reg_i_227_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.923 r  pg/notegen/pixel_step_reg_i_192/O[1]
                         net (fo=3, routed)           0.615     7.538    pg/notegen/pixel_step_reg_i_192_n_6
    SLICE_X69Y76         LUT4 (Prop_lut4_I1_O)        0.303     7.841 r  pg/notegen/pixel_step_i_239/O
                         net (fo=1, routed)           0.000     7.841    pg/notegen/pixel_step_i_239_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.391 r  pg/notegen/pixel_step_reg_i_197/CO[3]
                         net (fo=1, routed)           0.000     8.391    pg/notegen/pixel_step_reg_i_197_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.505 r  pg/notegen/pixel_step_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000     8.505    pg/notegen/pixel_step_reg_i_154_n_0
    SLICE_X69Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.619 r  pg/notegen/pixel_step_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.619    pg/notegen/pixel_step_reg_i_108_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.733 r  pg/notegen/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.733    pg/notegen/pixel_step_reg_i_61_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.004 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.677     9.681    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X69Y82         LUT2 (Prop_lut2_I0_O)        0.373    10.054 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.507    10.561    pg/notegen/pixel_step_i_29_n_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.685 r  pg/notegen/pixel_step_i_41/O
                         net (fo=1, routed)           0.473    11.158    pg/notegen/pixel_step_i_41_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.708 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.708    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.825 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.825    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.942 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.942    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.121 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.237    13.358    pg/notegen/CO[0]
    SLICE_X67Y99         LUT5 (Prop_lut5_I1_O)        0.332    13.690 r  pg/notegen/y25[9]_i_1/O
                         net (fo=10, routed)          0.530    14.220    pg/notegen/y25[9]_i_1_n_0
    SLICE_X67Y100        FDRE                                         r  pg/notegen/y25_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        1.497    13.861    pg/notegen/clk_out1
    SLICE_X67Y100        FDRE                                         r  pg/notegen/y25_reg[6]/C
                         clock pessimism              0.480    14.341    
                         clock uncertainty           -0.130    14.211    
    SLICE_X67Y100        FDRE (Setup_fdre_C_R)       -0.429    13.782    pg/notegen/y25_reg[6]
  -------------------------------------------------------------------
                         required time                         13.782    
                         arrival time                         -14.220    
  -------------------------------------------------------------------
                         slack                                 -0.438    

Slack (VIOLATED) :        -0.438ns  (required time - arrival time)
  Source:                 pg/bpm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y25_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.144ns  (logic 7.249ns (47.869%)  route 7.895ns (52.131%))
  Logic Levels:           27  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 13.861 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        1.616    -0.924    pg/clk_out1
    SLICE_X71Y77         FDRE                                         r  pg/bpm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  pg/bpm_reg[12]/Q
                         net (fo=19, routed)          0.859     0.391    pg/bpm_reg_n_0_[12]
    SLICE_X70Y73         LUT3 (Prop_lut3_I2_O)        0.124     0.515 r  pg/pixel_step_i_251/O
                         net (fo=2, routed)           0.643     1.158    pg/pixel_step_i_251_n_0
    SLICE_X70Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.282 r  pg/pixel_step_i_254/O
                         net (fo=1, routed)           0.000     1.282    pg/pixel_step_i_254_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.662 r  pg/pixel_step_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     1.662    pg/pixel_step_reg_i_219_n_0
    SLICE_X70Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  pg/pixel_step_reg_i_215/CO[3]
                         net (fo=1, routed)           0.000     1.779    pg/pixel_step_reg_i_215_n_0
    SLICE_X70Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.896 r  pg/pixel_step_reg_i_181/CO[3]
                         net (fo=1, routed)           0.000     1.896    pg/pixel_step_reg_i_181_n_0
    SLICE_X70Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.219 r  pg/pixel_step_reg_i_164/O[1]
                         net (fo=3, routed)           0.563     2.782    pg/pixel_step_reg_i_164_n_6
    SLICE_X71Y73         LUT3 (Prop_lut3_I2_O)        0.306     3.088 r  pg/pixel_step_i_180/O
                         net (fo=3, routed)           0.966     4.054    pg/pixel_step_i_180_n_0
    SLICE_X68Y76         LUT6 (Prop_lut6_I1_O)        0.124     4.178 r  pg/pixel_step_i_131/O
                         net (fo=1, routed)           0.000     4.178    pg/pixel_step_i_131_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.579 r  pg/pixel_step_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000     4.579    pg/pixel_step_reg_i_86_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.801 f  pg/pixel_step_reg_i_79/O[0]
                         net (fo=6, routed)           0.816     5.617    pg/notegen/pixel_step_i_267_0[0]
    SLICE_X67Y74         LUT1 (Prop_lut1_I0_O)        0.299     5.916 r  pg/notegen/pixel_step_i_280/O
                         net (fo=1, routed)           0.000     5.916    pg/notegen/pixel_step_i_280_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  pg/notegen/pixel_step_reg_i_257/CO[3]
                         net (fo=1, routed)           0.009     6.475    pg/notegen/pixel_step_reg_i_257_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.589 r  pg/notegen/pixel_step_reg_i_227/CO[3]
                         net (fo=1, routed)           0.000     6.589    pg/notegen/pixel_step_reg_i_227_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.923 r  pg/notegen/pixel_step_reg_i_192/O[1]
                         net (fo=3, routed)           0.615     7.538    pg/notegen/pixel_step_reg_i_192_n_6
    SLICE_X69Y76         LUT4 (Prop_lut4_I1_O)        0.303     7.841 r  pg/notegen/pixel_step_i_239/O
                         net (fo=1, routed)           0.000     7.841    pg/notegen/pixel_step_i_239_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.391 r  pg/notegen/pixel_step_reg_i_197/CO[3]
                         net (fo=1, routed)           0.000     8.391    pg/notegen/pixel_step_reg_i_197_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.505 r  pg/notegen/pixel_step_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000     8.505    pg/notegen/pixel_step_reg_i_154_n_0
    SLICE_X69Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.619 r  pg/notegen/pixel_step_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.619    pg/notegen/pixel_step_reg_i_108_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.733 r  pg/notegen/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.733    pg/notegen/pixel_step_reg_i_61_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.004 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.677     9.681    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X69Y82         LUT2 (Prop_lut2_I0_O)        0.373    10.054 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.507    10.561    pg/notegen/pixel_step_i_29_n_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.685 r  pg/notegen/pixel_step_i_41/O
                         net (fo=1, routed)           0.473    11.158    pg/notegen/pixel_step_i_41_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.708 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.708    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.825 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.825    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.942 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.942    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.121 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.237    13.358    pg/notegen/CO[0]
    SLICE_X67Y99         LUT5 (Prop_lut5_I1_O)        0.332    13.690 r  pg/notegen/y25[9]_i_1/O
                         net (fo=10, routed)          0.530    14.220    pg/notegen/y25[9]_i_1_n_0
    SLICE_X67Y100        FDRE                                         r  pg/notegen/y25_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        1.497    13.861    pg/notegen/clk_out1
    SLICE_X67Y100        FDRE                                         r  pg/notegen/y25_reg[7]/C
                         clock pessimism              0.480    14.341    
                         clock uncertainty           -0.130    14.211    
    SLICE_X67Y100        FDRE (Setup_fdre_C_R)       -0.429    13.782    pg/notegen/y25_reg[7]
  -------------------------------------------------------------------
                         required time                         13.782    
                         arrival time                         -14.220    
  -------------------------------------------------------------------
                         slack                                 -0.438    

Slack (VIOLATED) :        -0.429ns  (required time - arrival time)
  Source:                 pg/bpm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y25_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.135ns  (logic 7.249ns (47.897%)  route 7.886ns (52.103%))
  Logic Levels:           27  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 13.861 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        1.616    -0.924    pg/clk_out1
    SLICE_X71Y77         FDRE                                         r  pg/bpm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  pg/bpm_reg[12]/Q
                         net (fo=19, routed)          0.859     0.391    pg/bpm_reg_n_0_[12]
    SLICE_X70Y73         LUT3 (Prop_lut3_I2_O)        0.124     0.515 r  pg/pixel_step_i_251/O
                         net (fo=2, routed)           0.643     1.158    pg/pixel_step_i_251_n_0
    SLICE_X70Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.282 r  pg/pixel_step_i_254/O
                         net (fo=1, routed)           0.000     1.282    pg/pixel_step_i_254_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.662 r  pg/pixel_step_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     1.662    pg/pixel_step_reg_i_219_n_0
    SLICE_X70Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  pg/pixel_step_reg_i_215/CO[3]
                         net (fo=1, routed)           0.000     1.779    pg/pixel_step_reg_i_215_n_0
    SLICE_X70Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.896 r  pg/pixel_step_reg_i_181/CO[3]
                         net (fo=1, routed)           0.000     1.896    pg/pixel_step_reg_i_181_n_0
    SLICE_X70Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.219 r  pg/pixel_step_reg_i_164/O[1]
                         net (fo=3, routed)           0.563     2.782    pg/pixel_step_reg_i_164_n_6
    SLICE_X71Y73         LUT3 (Prop_lut3_I2_O)        0.306     3.088 r  pg/pixel_step_i_180/O
                         net (fo=3, routed)           0.966     4.054    pg/pixel_step_i_180_n_0
    SLICE_X68Y76         LUT6 (Prop_lut6_I1_O)        0.124     4.178 r  pg/pixel_step_i_131/O
                         net (fo=1, routed)           0.000     4.178    pg/pixel_step_i_131_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.579 r  pg/pixel_step_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000     4.579    pg/pixel_step_reg_i_86_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.801 f  pg/pixel_step_reg_i_79/O[0]
                         net (fo=6, routed)           0.816     5.617    pg/notegen/pixel_step_i_267_0[0]
    SLICE_X67Y74         LUT1 (Prop_lut1_I0_O)        0.299     5.916 r  pg/notegen/pixel_step_i_280/O
                         net (fo=1, routed)           0.000     5.916    pg/notegen/pixel_step_i_280_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  pg/notegen/pixel_step_reg_i_257/CO[3]
                         net (fo=1, routed)           0.009     6.475    pg/notegen/pixel_step_reg_i_257_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.589 r  pg/notegen/pixel_step_reg_i_227/CO[3]
                         net (fo=1, routed)           0.000     6.589    pg/notegen/pixel_step_reg_i_227_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.923 r  pg/notegen/pixel_step_reg_i_192/O[1]
                         net (fo=3, routed)           0.615     7.538    pg/notegen/pixel_step_reg_i_192_n_6
    SLICE_X69Y76         LUT4 (Prop_lut4_I1_O)        0.303     7.841 r  pg/notegen/pixel_step_i_239/O
                         net (fo=1, routed)           0.000     7.841    pg/notegen/pixel_step_i_239_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.391 r  pg/notegen/pixel_step_reg_i_197/CO[3]
                         net (fo=1, routed)           0.000     8.391    pg/notegen/pixel_step_reg_i_197_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.505 r  pg/notegen/pixel_step_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000     8.505    pg/notegen/pixel_step_reg_i_154_n_0
    SLICE_X69Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.619 r  pg/notegen/pixel_step_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.619    pg/notegen/pixel_step_reg_i_108_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.733 r  pg/notegen/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.733    pg/notegen/pixel_step_reg_i_61_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.004 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.677     9.681    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X69Y82         LUT2 (Prop_lut2_I0_O)        0.373    10.054 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.507    10.561    pg/notegen/pixel_step_i_29_n_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.685 r  pg/notegen/pixel_step_i_41/O
                         net (fo=1, routed)           0.473    11.158    pg/notegen/pixel_step_i_41_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.708 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.708    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.825 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.825    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.942 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.942    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.121 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.237    13.358    pg/notegen/CO[0]
    SLICE_X67Y99         LUT5 (Prop_lut5_I1_O)        0.332    13.690 r  pg/notegen/y25[9]_i_1/O
                         net (fo=10, routed)          0.521    14.211    pg/notegen/y25[9]_i_1_n_0
    SLICE_X67Y102        FDRE                                         r  pg/notegen/y25_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        1.497    13.861    pg/notegen/clk_out1
    SLICE_X67Y102        FDRE                                         r  pg/notegen/y25_reg[4]/C
                         clock pessimism              0.480    14.341    
                         clock uncertainty           -0.130    14.211    
    SLICE_X67Y102        FDRE (Setup_fdre_C_R)       -0.429    13.782    pg/notegen/y25_reg[4]
  -------------------------------------------------------------------
                         required time                         13.782    
                         arrival time                         -14.211    
  -------------------------------------------------------------------
                         slack                                 -0.429    

Slack (VIOLATED) :        -0.429ns  (required time - arrival time)
  Source:                 pg/bpm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y25_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.135ns  (logic 7.249ns (47.897%)  route 7.886ns (52.103%))
  Logic Levels:           27  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 13.861 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        1.616    -0.924    pg/clk_out1
    SLICE_X71Y77         FDRE                                         r  pg/bpm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  pg/bpm_reg[12]/Q
                         net (fo=19, routed)          0.859     0.391    pg/bpm_reg_n_0_[12]
    SLICE_X70Y73         LUT3 (Prop_lut3_I2_O)        0.124     0.515 r  pg/pixel_step_i_251/O
                         net (fo=2, routed)           0.643     1.158    pg/pixel_step_i_251_n_0
    SLICE_X70Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.282 r  pg/pixel_step_i_254/O
                         net (fo=1, routed)           0.000     1.282    pg/pixel_step_i_254_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.662 r  pg/pixel_step_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     1.662    pg/pixel_step_reg_i_219_n_0
    SLICE_X70Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  pg/pixel_step_reg_i_215/CO[3]
                         net (fo=1, routed)           0.000     1.779    pg/pixel_step_reg_i_215_n_0
    SLICE_X70Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.896 r  pg/pixel_step_reg_i_181/CO[3]
                         net (fo=1, routed)           0.000     1.896    pg/pixel_step_reg_i_181_n_0
    SLICE_X70Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.219 r  pg/pixel_step_reg_i_164/O[1]
                         net (fo=3, routed)           0.563     2.782    pg/pixel_step_reg_i_164_n_6
    SLICE_X71Y73         LUT3 (Prop_lut3_I2_O)        0.306     3.088 r  pg/pixel_step_i_180/O
                         net (fo=3, routed)           0.966     4.054    pg/pixel_step_i_180_n_0
    SLICE_X68Y76         LUT6 (Prop_lut6_I1_O)        0.124     4.178 r  pg/pixel_step_i_131/O
                         net (fo=1, routed)           0.000     4.178    pg/pixel_step_i_131_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.579 r  pg/pixel_step_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000     4.579    pg/pixel_step_reg_i_86_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.801 f  pg/pixel_step_reg_i_79/O[0]
                         net (fo=6, routed)           0.816     5.617    pg/notegen/pixel_step_i_267_0[0]
    SLICE_X67Y74         LUT1 (Prop_lut1_I0_O)        0.299     5.916 r  pg/notegen/pixel_step_i_280/O
                         net (fo=1, routed)           0.000     5.916    pg/notegen/pixel_step_i_280_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  pg/notegen/pixel_step_reg_i_257/CO[3]
                         net (fo=1, routed)           0.009     6.475    pg/notegen/pixel_step_reg_i_257_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.589 r  pg/notegen/pixel_step_reg_i_227/CO[3]
                         net (fo=1, routed)           0.000     6.589    pg/notegen/pixel_step_reg_i_227_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.923 r  pg/notegen/pixel_step_reg_i_192/O[1]
                         net (fo=3, routed)           0.615     7.538    pg/notegen/pixel_step_reg_i_192_n_6
    SLICE_X69Y76         LUT4 (Prop_lut4_I1_O)        0.303     7.841 r  pg/notegen/pixel_step_i_239/O
                         net (fo=1, routed)           0.000     7.841    pg/notegen/pixel_step_i_239_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.391 r  pg/notegen/pixel_step_reg_i_197/CO[3]
                         net (fo=1, routed)           0.000     8.391    pg/notegen/pixel_step_reg_i_197_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.505 r  pg/notegen/pixel_step_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000     8.505    pg/notegen/pixel_step_reg_i_154_n_0
    SLICE_X69Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.619 r  pg/notegen/pixel_step_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.619    pg/notegen/pixel_step_reg_i_108_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.733 r  pg/notegen/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.733    pg/notegen/pixel_step_reg_i_61_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.004 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.677     9.681    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X69Y82         LUT2 (Prop_lut2_I0_O)        0.373    10.054 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.507    10.561    pg/notegen/pixel_step_i_29_n_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.685 r  pg/notegen/pixel_step_i_41/O
                         net (fo=1, routed)           0.473    11.158    pg/notegen/pixel_step_i_41_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.708 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.708    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.825 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.825    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.942 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.942    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.121 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.237    13.358    pg/notegen/CO[0]
    SLICE_X67Y99         LUT5 (Prop_lut5_I1_O)        0.332    13.690 r  pg/notegen/y25[9]_i_1/O
                         net (fo=10, routed)          0.521    14.211    pg/notegen/y25[9]_i_1_n_0
    SLICE_X67Y102        FDSE                                         r  pg/notegen/y25_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        1.497    13.861    pg/notegen/clk_out1
    SLICE_X67Y102        FDSE                                         r  pg/notegen/y25_reg[9]/C
                         clock pessimism              0.480    14.341    
                         clock uncertainty           -0.130    14.211    
    SLICE_X67Y102        FDSE (Setup_fdse_C_S)       -0.429    13.782    pg/notegen/y25_reg[9]
  -------------------------------------------------------------------
                         required time                         13.782    
                         arrival time                         -14.211    
  -------------------------------------------------------------------
                         slack                                 -0.429    

Slack (VIOLATED) :        -0.426ns  (required time - arrival time)
  Source:                 pg/bpm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y22_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.226ns  (logic 7.249ns (47.608%)  route 7.977ns (52.392%))
  Logic Levels:           27  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 13.876 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        1.616    -0.924    pg/clk_out1
    SLICE_X71Y77         FDRE                                         r  pg/bpm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  pg/bpm_reg[12]/Q
                         net (fo=19, routed)          0.859     0.391    pg/bpm_reg_n_0_[12]
    SLICE_X70Y73         LUT3 (Prop_lut3_I2_O)        0.124     0.515 r  pg/pixel_step_i_251/O
                         net (fo=2, routed)           0.643     1.158    pg/pixel_step_i_251_n_0
    SLICE_X70Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.282 r  pg/pixel_step_i_254/O
                         net (fo=1, routed)           0.000     1.282    pg/pixel_step_i_254_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.662 r  pg/pixel_step_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     1.662    pg/pixel_step_reg_i_219_n_0
    SLICE_X70Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  pg/pixel_step_reg_i_215/CO[3]
                         net (fo=1, routed)           0.000     1.779    pg/pixel_step_reg_i_215_n_0
    SLICE_X70Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.896 r  pg/pixel_step_reg_i_181/CO[3]
                         net (fo=1, routed)           0.000     1.896    pg/pixel_step_reg_i_181_n_0
    SLICE_X70Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.219 r  pg/pixel_step_reg_i_164/O[1]
                         net (fo=3, routed)           0.563     2.782    pg/pixel_step_reg_i_164_n_6
    SLICE_X71Y73         LUT3 (Prop_lut3_I2_O)        0.306     3.088 r  pg/pixel_step_i_180/O
                         net (fo=3, routed)           0.966     4.054    pg/pixel_step_i_180_n_0
    SLICE_X68Y76         LUT6 (Prop_lut6_I1_O)        0.124     4.178 r  pg/pixel_step_i_131/O
                         net (fo=1, routed)           0.000     4.178    pg/pixel_step_i_131_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.579 r  pg/pixel_step_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000     4.579    pg/pixel_step_reg_i_86_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.801 f  pg/pixel_step_reg_i_79/O[0]
                         net (fo=6, routed)           0.816     5.617    pg/notegen/pixel_step_i_267_0[0]
    SLICE_X67Y74         LUT1 (Prop_lut1_I0_O)        0.299     5.916 r  pg/notegen/pixel_step_i_280/O
                         net (fo=1, routed)           0.000     5.916    pg/notegen/pixel_step_i_280_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  pg/notegen/pixel_step_reg_i_257/CO[3]
                         net (fo=1, routed)           0.009     6.475    pg/notegen/pixel_step_reg_i_257_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.589 r  pg/notegen/pixel_step_reg_i_227/CO[3]
                         net (fo=1, routed)           0.000     6.589    pg/notegen/pixel_step_reg_i_227_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.923 r  pg/notegen/pixel_step_reg_i_192/O[1]
                         net (fo=3, routed)           0.615     7.538    pg/notegen/pixel_step_reg_i_192_n_6
    SLICE_X69Y76         LUT4 (Prop_lut4_I1_O)        0.303     7.841 r  pg/notegen/pixel_step_i_239/O
                         net (fo=1, routed)           0.000     7.841    pg/notegen/pixel_step_i_239_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.391 r  pg/notegen/pixel_step_reg_i_197/CO[3]
                         net (fo=1, routed)           0.000     8.391    pg/notegen/pixel_step_reg_i_197_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.505 r  pg/notegen/pixel_step_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000     8.505    pg/notegen/pixel_step_reg_i_154_n_0
    SLICE_X69Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.619 r  pg/notegen/pixel_step_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.619    pg/notegen/pixel_step_reg_i_108_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.733 r  pg/notegen/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.733    pg/notegen/pixel_step_reg_i_61_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.004 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.677     9.681    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X69Y82         LUT2 (Prop_lut2_I0_O)        0.373    10.054 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.507    10.561    pg/notegen/pixel_step_i_29_n_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.685 r  pg/notegen/pixel_step_i_41/O
                         net (fo=1, routed)           0.473    11.158    pg/notegen/pixel_step_i_41_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.708 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.708    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.825 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.825    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.942 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.942    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.121 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.194    13.315    pg/notegen/CO[0]
    SLICE_X64Y97         LUT5 (Prop_lut5_I1_O)        0.332    13.647 r  pg/notegen/y22[9]_i_1/O
                         net (fo=10, routed)          0.656    14.303    pg/notegen/y22[9]_i_1_n_0
    SLICE_X65Y95         FDRE                                         r  pg/notegen/y22_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        1.512    13.876    pg/notegen/clk_out1
    SLICE_X65Y95         FDRE                                         r  pg/notegen/y22_reg[0]/C
                         clock pessimism              0.559    14.436    
                         clock uncertainty           -0.130    14.306    
    SLICE_X65Y95         FDRE (Setup_fdre_C_R)       -0.429    13.877    pg/notegen/y22_reg[0]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                         -14.303    
  -------------------------------------------------------------------
                         slack                                 -0.426    

Slack (VIOLATED) :        -0.426ns  (required time - arrival time)
  Source:                 pg/bpm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y22_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.226ns  (logic 7.249ns (47.608%)  route 7.977ns (52.392%))
  Logic Levels:           27  (CARRY4=18 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 13.876 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        1.616    -0.924    pg/clk_out1
    SLICE_X71Y77         FDRE                                         r  pg/bpm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  pg/bpm_reg[12]/Q
                         net (fo=19, routed)          0.859     0.391    pg/bpm_reg_n_0_[12]
    SLICE_X70Y73         LUT3 (Prop_lut3_I2_O)        0.124     0.515 r  pg/pixel_step_i_251/O
                         net (fo=2, routed)           0.643     1.158    pg/pixel_step_i_251_n_0
    SLICE_X70Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.282 r  pg/pixel_step_i_254/O
                         net (fo=1, routed)           0.000     1.282    pg/pixel_step_i_254_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.662 r  pg/pixel_step_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     1.662    pg/pixel_step_reg_i_219_n_0
    SLICE_X70Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  pg/pixel_step_reg_i_215/CO[3]
                         net (fo=1, routed)           0.000     1.779    pg/pixel_step_reg_i_215_n_0
    SLICE_X70Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.896 r  pg/pixel_step_reg_i_181/CO[3]
                         net (fo=1, routed)           0.000     1.896    pg/pixel_step_reg_i_181_n_0
    SLICE_X70Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.219 r  pg/pixel_step_reg_i_164/O[1]
                         net (fo=3, routed)           0.563     2.782    pg/pixel_step_reg_i_164_n_6
    SLICE_X71Y73         LUT3 (Prop_lut3_I2_O)        0.306     3.088 r  pg/pixel_step_i_180/O
                         net (fo=3, routed)           0.966     4.054    pg/pixel_step_i_180_n_0
    SLICE_X68Y76         LUT6 (Prop_lut6_I1_O)        0.124     4.178 r  pg/pixel_step_i_131/O
                         net (fo=1, routed)           0.000     4.178    pg/pixel_step_i_131_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.579 r  pg/pixel_step_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000     4.579    pg/pixel_step_reg_i_86_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.801 f  pg/pixel_step_reg_i_79/O[0]
                         net (fo=6, routed)           0.816     5.617    pg/notegen/pixel_step_i_267_0[0]
    SLICE_X67Y74         LUT1 (Prop_lut1_I0_O)        0.299     5.916 r  pg/notegen/pixel_step_i_280/O
                         net (fo=1, routed)           0.000     5.916    pg/notegen/pixel_step_i_280_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.466 r  pg/notegen/pixel_step_reg_i_257/CO[3]
                         net (fo=1, routed)           0.009     6.475    pg/notegen/pixel_step_reg_i_257_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.589 r  pg/notegen/pixel_step_reg_i_227/CO[3]
                         net (fo=1, routed)           0.000     6.589    pg/notegen/pixel_step_reg_i_227_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.923 r  pg/notegen/pixel_step_reg_i_192/O[1]
                         net (fo=3, routed)           0.615     7.538    pg/notegen/pixel_step_reg_i_192_n_6
    SLICE_X69Y76         LUT4 (Prop_lut4_I1_O)        0.303     7.841 r  pg/notegen/pixel_step_i_239/O
                         net (fo=1, routed)           0.000     7.841    pg/notegen/pixel_step_i_239_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.391 r  pg/notegen/pixel_step_reg_i_197/CO[3]
                         net (fo=1, routed)           0.000     8.391    pg/notegen/pixel_step_reg_i_197_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.505 r  pg/notegen/pixel_step_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000     8.505    pg/notegen/pixel_step_reg_i_154_n_0
    SLICE_X69Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.619 r  pg/notegen/pixel_step_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.619    pg/notegen/pixel_step_reg_i_108_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.733 r  pg/notegen/pixel_step_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.733    pg/notegen/pixel_step_reg_i_61_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.004 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.677     9.681    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X69Y82         LUT2 (Prop_lut2_I0_O)        0.373    10.054 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.507    10.561    pg/notegen/pixel_step_i_29_n_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.685 r  pg/notegen/pixel_step_i_41/O
                         net (fo=1, routed)           0.473    11.158    pg/notegen/pixel_step_i_41_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.708 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.708    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.825 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.825    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.942 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.942    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.121 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.194    13.315    pg/notegen/CO[0]
    SLICE_X64Y97         LUT5 (Prop_lut5_I1_O)        0.332    13.647 r  pg/notegen/y22[9]_i_1/O
                         net (fo=10, routed)          0.656    14.303    pg/notegen/y22[9]_i_1_n_0
    SLICE_X65Y95         FDRE                                         r  pg/notegen/y22_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        1.512    13.876    pg/notegen/clk_out1
    SLICE_X65Y95         FDRE                                         r  pg/notegen/y22_reg[1]/C
                         clock pessimism              0.559    14.436    
                         clock uncertainty           -0.130    14.306    
    SLICE_X65Y95         FDRE (Setup_fdre_C_R)       -0.429    13.877    pg/notegen/y22_reg[1]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                         -14.303    
  -------------------------------------------------------------------
                         slack                                 -0.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet1174/lut_1/amp_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/d53_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.742%)  route 0.223ns (61.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        0.556    -0.608    pg/audio1/myrec/tonet1174/lut_1/clk_out1
    SLICE_X52Y69         FDRE                                         r  pg/audio1/myrec/tonet1174/lut_1/amp_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  pg/audio1/myrec/tonet1174/lut_1/amp_out_reg[6]/Q
                         net (fo=1, routed)           0.223    -0.244    pg/audio1/myrec/tonet1174_n_1
    SLICE_X46Y70         FDRE                                         r  pg/audio1/myrec/d53_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        0.826    -0.847    pg/audio1/myrec/clk_out1
    SLICE_X46Y70         FDRE                                         r  pg/audio1/myrec/d53_reg[6]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X46Y70         FDRE (Hold_fdre_C_D)         0.064    -0.279    pg/audio1/myrec/d53_reg[6]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet220/lut_1/amp_out_reg[7]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/d24_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.498%)  route 0.225ns (61.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        0.564    -0.600    pg/audio1/myrec/tonet220/lut_1/clk_out1
    SLICE_X52Y96         FDRE                                         r  pg/audio1/myrec/tonet220/lut_1/amp_out_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  pg/audio1/myrec/tonet220/lut_1/amp_out_reg[7]_inv/Q
                         net (fo=1, routed)           0.225    -0.234    pg/audio1/myrec/t220[7]
    SLICE_X51Y96         FDRE                                         r  pg/audio1/myrec/d24_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        0.835    -0.838    pg/audio1/myrec/clk_out1
    SLICE_X51Y96         FDRE                                         r  pg/audio1/myrec/d24_reg[7]/C
                         clock pessimism              0.504    -0.334    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.062    -0.272    pg/audio1/myrec/d24_reg[7]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet1174/lut_1/amp_out_reg[7]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/d53_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.033%)  route 0.230ns (61.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        0.556    -0.608    pg/audio1/myrec/tonet1174/lut_1/clk_out1
    SLICE_X52Y69         FDRE                                         r  pg/audio1/myrec/tonet1174/lut_1/amp_out_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  pg/audio1/myrec/tonet1174/lut_1/amp_out_reg[7]_inv/Q
                         net (fo=1, routed)           0.230    -0.238    pg/audio1/myrec/t1174[7]
    SLICE_X46Y70         FDRE                                         r  pg/audio1/myrec/d53_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        0.826    -0.847    pg/audio1/myrec/clk_out1
    SLICE_X46Y70         FDRE                                         r  pg/audio1/myrec/d53_reg[7]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X46Y70         FDRE (Hold_fdre_C_D)         0.064    -0.279    pg/audio1/myrec/d53_reg[7]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet1174/lut_1/amp_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/d53_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.344%)  route 0.227ns (61.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        0.556    -0.608    pg/audio1/myrec/tonet1174/lut_1/clk_out1
    SLICE_X52Y69         FDRE                                         r  pg/audio1/myrec/tonet1174/lut_1/amp_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  pg/audio1/myrec/tonet1174/lut_1/amp_out_reg[4]/Q
                         net (fo=1, routed)           0.227    -0.241    pg/audio1/myrec/tonet1174_n_3
    SLICE_X46Y70         FDRE                                         r  pg/audio1/myrec/d53_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        0.826    -0.847    pg/audio1/myrec/clk_out1
    SLICE_X46Y70         FDRE                                         r  pg/audio1/myrec/d53_reg[4]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X46Y70         FDRE (Hold_fdre_C_D)         0.060    -0.283    pg/audio1/myrec/d53_reg[4]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet932/phase_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tonet932/lut_1/amp_out_reg[7]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.351%)  route 0.198ns (48.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        0.555    -0.609    pg/audio1/myrec/tonet932/clk_out1
    SLICE_X50Y72         FDRE                                         r  pg/audio1/myrec/tonet932/phase_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  pg/audio1/myrec/tonet932/phase_reg[29]/Q
                         net (fo=9, routed)           0.198    -0.247    pg/audio1/myrec/tonet932/lut_1/phase_reg[3]
    SLICE_X52Y72         LUT6 (Prop_lut6_I3_O)        0.045    -0.202 r  pg/audio1/myrec/tonet932/lut_1/g0_b7__48/O
                         net (fo=1, routed)           0.000    -0.202    pg/audio1/myrec/tonet932/lut_1/g0_b7__48_n_0
    SLICE_X52Y72         FDRE                                         r  pg/audio1/myrec/tonet932/lut_1/amp_out_reg[7]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        0.821    -0.852    pg/audio1/myrec/tonet932/lut_1/clk_out1
    SLICE_X52Y72         FDRE                                         r  pg/audio1/myrec/tonet932/lut_1/amp_out_reg[7]_inv/C
                         clock pessimism              0.504    -0.348    
    SLICE_X52Y72         FDRE (Hold_fdre_C_D)         0.092    -0.256    pg/audio1/myrec/tonet932/lut_1/amp_out_reg[7]_inv
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet932/phase_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tonet932/lut_1/amp_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.889%)  route 0.202ns (49.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        0.555    -0.609    pg/audio1/myrec/tonet932/clk_out1
    SLICE_X50Y72         FDRE                                         r  pg/audio1/myrec/tonet932/phase_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  pg/audio1/myrec/tonet932/phase_reg[29]/Q
                         net (fo=9, routed)           0.202    -0.244    pg/audio1/myrec/tonet932/lut_1/phase_reg[3]
    SLICE_X52Y72         LUT6 (Prop_lut6_I3_O)        0.045    -0.199 r  pg/audio1/myrec/tonet932/lut_1/g0_b6__48/O
                         net (fo=1, routed)           0.000    -0.199    pg/audio1/myrec/tonet932/lut_1/g0_b6__48_n_0
    SLICE_X52Y72         FDRE                                         r  pg/audio1/myrec/tonet932/lut_1/amp_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        0.821    -0.852    pg/audio1/myrec/tonet932/lut_1/clk_out1
    SLICE_X52Y72         FDRE                                         r  pg/audio1/myrec/tonet932/lut_1/amp_out_reg[6]/C
                         clock pessimism              0.504    -0.348    
    SLICE_X52Y72         FDRE (Hold_fdre_C_D)         0.092    -0.256    pg/audio1/myrec/tonet932/lut_1/amp_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet146/phase_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tonet146/lut_1/amp_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.209ns (50.294%)  route 0.207ns (49.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        0.563    -0.601    pg/audio1/myrec/tonet146/clk_out1
    SLICE_X50Y88         FDRE                                         r  pg/audio1/myrec/tonet146/phase_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  pg/audio1/myrec/tonet146/phase_reg[30]/Q
                         net (fo=9, routed)           0.207    -0.231    pg/audio1/myrec/tonet146/lut_1/phase_reg[4]
    SLICE_X53Y88         LUT6 (Prop_lut6_I4_O)        0.045    -0.186 r  pg/audio1/myrec/tonet146/lut_1/g0_b4__16/O
                         net (fo=1, routed)           0.000    -0.186    pg/audio1/myrec/tonet146/lut_1/g0_b4__16_n_0
    SLICE_X53Y88         FDRE                                         r  pg/audio1/myrec/tonet146/lut_1/amp_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        0.832    -0.841    pg/audio1/myrec/tonet146/lut_1/clk_out1
    SLICE_X53Y88         FDRE                                         r  pg/audio1/myrec/tonet146/lut_1/amp_out_reg[4]/C
                         clock pessimism              0.504    -0.337    
    SLICE_X53Y88         FDRE (Hold_fdre_C_D)         0.092    -0.245    pg/audio1/myrec/tonet146/lut_1/amp_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet1174/lut_1/amp_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/d53_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.710%)  route 0.243ns (63.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        0.555    -0.609    pg/audio1/myrec/tonet1174/lut_1/clk_out1
    SLICE_X52Y70         FDRE                                         r  pg/audio1/myrec/tonet1174/lut_1/amp_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  pg/audio1/myrec/tonet1174/lut_1/amp_out_reg[5]/Q
                         net (fo=1, routed)           0.243    -0.225    pg/audio1/myrec/tonet1174_n_2
    SLICE_X46Y70         FDRE                                         r  pg/audio1/myrec/d53_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        0.826    -0.847    pg/audio1/myrec/clk_out1
    SLICE_X46Y70         FDRE                                         r  pg/audio1/myrec/d53_reg[5]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X46Y70         FDRE (Hold_fdre_C_D)         0.053    -0.290    pg/audio1/myrec/d53_reg[5]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet329/phase_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tonet329/lut_1/amp_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.950%)  route 0.247ns (57.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        0.567    -0.597    pg/audio1/myrec/tonet329/clk_out1
    SLICE_X28Y100        FDRE                                         r  pg/audio1/myrec/tonet329/phase_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  pg/audio1/myrec/tonet329/phase_reg[28]/Q
                         net (fo=9, routed)           0.247    -0.209    pg/audio1/myrec/tonet329/lut_1/phase_reg[2]
    SLICE_X29Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.164 r  pg/audio1/myrec/tonet329/lut_1/g0_b6__30/O
                         net (fo=1, routed)           0.000    -0.164    pg/audio1/myrec/tonet329/lut_1/g0_b6__30_n_0
    SLICE_X29Y99         FDRE                                         r  pg/audio1/myrec/tonet329/lut_1/amp_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        0.843    -0.830    pg/audio1/myrec/tonet329/lut_1/clk_out1
    SLICE_X29Y99         FDRE                                         r  pg/audio1/myrec/tonet329/lut_1/amp_out_reg[6]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.092    -0.229    pg/audio1/myrec/tonet329/lut_1/amp_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet329/phase_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tonet329/lut_1/amp_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.851%)  route 0.248ns (57.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        0.567    -0.597    pg/audio1/myrec/tonet329/clk_out1
    SLICE_X28Y100        FDRE                                         r  pg/audio1/myrec/tonet329/phase_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  pg/audio1/myrec/tonet329/phase_reg[28]/Q
                         net (fo=9, routed)           0.248    -0.208    pg/audio1/myrec/tonet329/lut_1/phase_reg[2]
    SLICE_X29Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.163 r  pg/audio1/myrec/tonet329/lut_1/g0_b5__30/O
                         net (fo=1, routed)           0.000    -0.163    pg/audio1/myrec/tonet329/lut_1/g0_b5__30_n_0
    SLICE_X29Y99         FDRE                                         r  pg/audio1/myrec/tonet329/lut_1/amp_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4619, routed)        0.843    -0.830    pg/audio1/myrec/tonet329/lut_1/clk_out1
    SLICE_X29Y99         FDRE                                         r  pg/audio1/myrec/tonet329/lut_1/amp_out_reg[5]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.092    -0.229    pg/audio1/myrec/tonet329/lut_1/amp_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y20     pg/hd/d1/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y20     pg/hd/d1/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y12     pg/hd/d10/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y12     pg/hd/d10/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y8      pg/hd/d100/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y8      pg/hd/d100/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y11     pg/hd/d1000/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y11     pg/hd/d1000/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y29     pg/d0/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y29     pg/d0/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X63Y183    pg/d1/pixel_out_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y97     pg/audio1/myrec/d20_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y97     pg/audio1/myrec/d20_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y97     pg/audio1/myrec/d20_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y97     pg/audio1/myrec/d20_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X40Y95     pg/audio1/myrec/d26_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X40Y95     pg/audio1/myrec/d26_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X40Y95     pg/audio1/myrec/d26_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X40Y95     pg/audio1/myrec/d26_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X67Y96     pg/notegen/y10_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X69Y65     pg/hd/d10/pixel_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X87Y74     pg/notegen/x10_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X87Y74     pg/notegen/x10_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X87Y74     pg/notegen/x10_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X62Y85     db1/clean_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X76Y75     pg/notegen/x13_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X77Y74     pg/notegen/x15_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X77Y74     pg/notegen/x15_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X77Y74     pg/notegen/x15_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X77Y74     pg/notegen/x15_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



