// Seed: 822865045
module module_0 ();
  assign id_1 = 1'b0;
  assign id_1 = 1;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    output wire id_2,
    input wire id_3,
    output tri0 id_4,
    output wor id_5,
    input tri0 id_6,
    input supply1 id_7,
    output tri0 id_8,
    input supply0 id_9,
    input tri1 id_10
);
  module_0();
  wire id_12;
  initial $display(id_0 == id_9);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [7:0] id_7;
  tri1 id_8;
  assign id_6 = id_1 != 1;
  always @(1, 1 or negedge 1) begin
    id_1 <= 1'b0;
  end
  module_0();
  assign id_7[1] = 1;
  always @(posedge 1 or id_8) begin
    assert (1);
    $display(1, 1);
    id_6 = 1'b0;
  end
endmodule
