- 👋 Hi, I’m Sean Perry
- 👀 I’m interested in compilers (c++, COBOL, llvm)
- 🌱 I’m currently learning ...
- 💞️ I’m looking to collaborate on ...
- 📫 How to reach me ...

<!---
s66perry/s66perry is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
### 📕 Latest LLVM Discourse Posts

<!-- DISCOURSE-LLVM:START -->
- [Atomics on Windows](https://discourse.llvm.org/t/atomics-on-windows/84329#post_3)
- [[MLIR][RFC][Vector][SPIR-V] Support single element vector in vector.load/store lowering to SPIR-V](https://discourse.llvm.org/t/mlir-rfc-vector-spir-v-support-single-element-vector-in-vector-load-store-lowering-to-spir-v/84339#post_3)
- [RFC: Enforcing Bounds Safety in C &lpar;-fbounds-safety&rpar;](https://discourse.llvm.org/t/rfc-enforcing-bounds-safety-in-c-fbounds-safety/70854?page=10#post_189)
- [SelectionDAG: Why there are no special cases handled in haveNoCommonBitsSet&lpar;&rpar; implemented?](https://discourse.llvm.org/t/selectiondag-why-there-are-no-special-cases-handled-in-havenocommonbitsset-implemented/84332#post_3)
- [Adding function calls in Machine IR after Register Allocation](https://discourse.llvm.org/t/adding-function-calls-in-machine-ir-after-register-allocation/84337#post_2)
<!-- DISCOURSE-LLVM:END -->
