% Old
@article{Adve:1996,
    title={{Shared memory consistency models: a tutorial}},
    author={Adve, Sarita V and Gharachorloo, Kourosh},
    journal={Computer},
    volume={29},
    number={12},
    pages={66--76},
    month={Dec},
    year={1996},
    publisher={IEEE},
    keywords={data integrity;parallel programming;shared memory
              systems;software performance evaluation;software
              portability;computer professionals;hardware-based shared memory
              systems;performance;performance-enhancing
              features;portability;program
              behavior;programmability;programmer-centric;relaxed consistency
              models;shared memory consistency models;system designers;system
              optimizations;system-centric;Computer architecture;Hardware;High
              level languages;Magnetic heads;Message passing;Optimizing
              compilers;Programming profession;Read-write memory;Software
              design;Tutorial},
    doi={10.1109/2.546611},
    ISSN={0018-9162},
}

@article{Adir:2004,
    author={A. Adir and E. Almog and L. Fournier and E. Marcus and M. Rimon and
            M. Vinov and A. Ziv},
    journal={IEEE Design Test of Computers},
    title={{Genesys-Pro: innovations in test program generation for functional
           processor verification}},
    year={2004},
    volume={21},
    number={2},
    pages={84--93},
    keywords={automatic test pattern generation;formal verification;hardware
              description languages;Genesys-Pro tool;formal methods;functional
              processor verification;microarchitecture events;model
              checking;multiprocessor-level verification;processor-level
              verification;random stimuli generators;test program
              generation;theorem proving;verification plan;Computer
              languages;Design engineering;Engines;Knowledge
              engineering;Microprocessors;Power generation;Power system
              modeling;Spine;Technological innovation;Testing},
    doi={10.1109/MDT.2004.1277900},
    ISSN={0740-7475},
    month={Mar},
}

@inproceedings{Wagner:2008,
    title={{M{C}jammer: {A}daptive {V}erification for {M}ulti-core {D}esigns}},
    author={Wagner, Ilya and Bertacco, Valeria},
    booktitle={{Design, Automation, and Test in Europe (DATE)}},
    pages={670--675},
    year={2008},
    keywords={cache storage;formal verification;logic design;multi-agent
              systems;multiprocessing systems;protocols;MCjammer;adaptive
              verification;complex protocols;constrained-random
              generator;cooperating agent distributed network;decision
              process;memory coherence protocol verification;memory coherence
              validation;multicore design;multiple level cache;multiprocessor
              design;system-level protocol;unpredictable software
              behavior;Computer architecture;Computer
              bugs;Feedback;Feeds;Formal
              verification;Frequency;Hardware;Protocols;Software
              tools;Testing},
    doi={10.1109/DATE.2008.4484755},
    ISSN={1530-1591},
}

@inproceedings{Shacham:2008,
    author={O. Shacham and M. Wachs and A. Solomatnikov and A. Firoozshahian
            and S. Richardson and M. Horowitz},
    booktitle={{2008 41st IEEE/ACM International Symposium on
               Microarchitecture}},
    title={{Verification of chip multiprocessor memory systems using a relaxed
           scoreboard}},
    year={2008},
    volume={},
    number={},
    pages={294-305},
    keywords={formal verification;microprocessor chips;protocols;storage
              management chips;chip multiprocessor memory systems;formal
              methods;formal verification;memory location;memory models;memory
              scoreboard;memory system implementation;protocols;relaxed
              consistency;relaxed scoreboard;scoreboard design
              effort;transactional coherency and consistency;verifying RTL
              implementations;Analytical models;Computational
              modeling;Costs;Discrete event
              simulation;Microarchitecture;Microprocessors;Predictive
              models;Production;Resource management;Scalability},
    doi={10.1109/MICRO.2008.4771799},
    ISSN={1072-4451},
    month={Nov},
}

@book{Hennessy:2011,
    author = {Hennessy, John L. and Patterson, David A.},
    title = {Computer Architecture: A Quantitative Approach},
    year = {2011},
    isbn = {012383872X, 9780123838728},
    edition = {5th},
    publisher = {Morgan Kaufmann Publishers Inc.},
}

@book{Patterson:2013,
    author = {Patterson, David A. and Hennessy, John L.},
    title = {Computer Organization and Design, Fifth Edition: The
             Hardware/Software Interface},
    year = {2013},
    isbn = {0124077269, 9780124077263},
    edition = {5th},
    publisher = {Morgan Kaufmann Publishers Inc.},
    address = {San Francisco, CA, USA},
}

@article{Binkert:2011:GS:2024716.2024718,
    author = {Binkert, Nathan and Beckmann, Bradford and Black, Gabriel and
              Reinhardt, Steven K. and Saidi, Ali and Basu, Arkaprava and
              Hestness, Joel and Hower, Derek R. and Krishna, Tushar and
              Sardashti, Somayeh and Sen, Rathijit and Sewell, Korey and
              Shoaib, Muhammad and Vaish, Nilay and Hill, Mark D. and Wood,
              David A.},
    title = {The Gem5 Simulator},
    journal = {SIGARCH Comput. Archit. News},
    issue_date = {May 2011},
    volume = {39},
    number = {2},
    month = aug,
    year = {2011},
    issn = {0163-5964},
    pages = {1--7},
    numpages = {7},
    url = {http://doi.acm.org/10.1145/2024716.2024718},
    doi = {10.1145/2024716.2024718},
    acmid = {2024718},
    publisher = {ACM},
    address = {New York, NY, USA},
}

@inproceedings{Freitas:2013,
    author = {Freitas, Leandro S. and Rambo, Eberle A. and dos Santos, Luiz C.
              V.},
    title = {On-the-fly Verification of Memory Consistency with Concurrent
             Relaxed Scoreboards},
    booktitle = {Design, Automation, and Test in Europe (DATE)},
    year = {2013},
    isbn = {978-1-4503-2153-2},
    location = {Grenoble, France},
    pages = {631--636},
    numpages = {6},
}

@article{Devadas:2013,
    title={{Toward a Coherent Multicore Memory Model}},
    author={Devadas, Srinivas},
    journal={Computer},
    number={10},
    pages={30--31},
    year={2013},
    publisher={IEEE},
    doi = {10.1109/MC.2013.373},
}

@inproceedings{Shim:2013,
    title={{Design tradeoffs for simplicity and efficient verification in the
           Execution Migration Machine}},
    author={Shim, Keun Sup and Lis, Marcin and Cho, Myong Hyon and Lebedev,
            Ilya and Devadas, Srinivas},
    booktitle={{Computer Design (ICCD), 2013 IEEE 31st International Conference
               on}},
    pages={145--153},
    year={2013},
    organization={IEEE}
}

% 2012
@inproceedings{Rambo:2011,
    author={E. Rambo and O. Henschel and L.C.V. dos Santos},
    booktitle={{IEEE Int. Conf. on Electronics, Circuits and Systems (ICECS)}},
    title={{Automatic generation of memory consistency tests for chip
           multiprocessing}},
    year={2011},
    pages={542--545},
    keywords={formal verification;instruction sets;memory
              architecture;microprocessor chips;mobile
              handsets;multi-threading;random sequences;shared memory
              systems;CMP;MCM checking;automatic generation;chip
              multiprocessing;computer architecture;memory consistency
              model;memory consistency tests;multi-threading;personal mobile
              devices;random instruction sequences;shared memory
              system;Coherence;Complexity theory;Generators;Instruction
              sets;Memory management},
}

% 2012
@inproceedings{Rambo:2012,
    author={E. A. Rambo and O. P. Henschel and L. C. V. dos Santos},
    booktitle={2012 Design, Automation Test in Europe Conference Exhibition
               (DATE)},
    title={On ESL verification of memory consistency for system-on-chip
           multiprocessing},
    year={2012},
    volume={},
    number={},
    pages={9-14},
    keywords={directed graphs;formal verification;multiprocessing
              systems;system-on-chip;ESL verification;memory
              consistency;system-on-chip multiprocessing;mobile
              computing;high-end embedded computing;private cache;shared
              cache;relaxed program order;write atomicity;shared-memory
              semantics;memory consistency model;hardware-software
              interface;single directed graph;extended bipartite graph matching
              problem;parallel verification algorithm;conventional
              checker;Silicon;Monitoring;Algorithm design and
              analysis;Complexity theory;Coherence;Observability;Hardware},
    doi={10.1109/DATE.2012.6176424}, ISSN={1558-1101}, month={March},
}

@article{Hu:2012,
    author={W. Hu and Y. Chen and T. Chen and C. Qian and L. Li},
    journal={IEEE Transactions on Computers},
    title={{Linear Time Memory Consistency Verification}},
    year={2012},
    volume={61},
    number={4},
    pages={502-516},
    keywords={formal verification;microprocessor chips;multiprocessing
              systems;optimisation;parallel memories;software
              reusability;NP-hard problem;XCHECK;chip multiprocessor;industrial
              multicore processor;linear-time software based approach;memory
              consistency model;memory consistency verification;parallel
              program;reusable cycle checking;Clocks;Complexity
              theory;Hardware;Memory management;Multiprocessing systems;Program
              processors;Memory consistency;global clock;pending
              period;physical time order;reusable cycle
              checking.;verification},
    doi={10.1109/TC.2011.41},
    ISSN={0018-9340},
    month={April},
}

% 2016
@inproceedings{Elver:2016,
    author={M. Elver and V. Nagarajan},
    booktitle={{IEEE Int. Symp. on High Performance Computer Architecture
               (HPCA)}},
    title={{Mc{V}er{S}i: A test generation framework for fast memory
           consistency verification in simulation}},
    year={2016},
    pages={618--630},
    keywords={digital simulation;formal specification;formal
              verification;genetic algorithms;parallel programming;program
              debugging;program testing;shared memory
              systems;GP;MCM;McVerSi;formal specification;formal
              verification;full-system simulation;genetic programming;memory
              consistency model;multiprocessor system;parallel program;program
              bug;test generation framework;Coherence;Computer
              bugs;Hardware;Measurement;Pipelines;Protocols;Throughput},
    doi={10.1109/HPCA.2016.7446099},
}

@inproceedings{Andrade:2016,
    author={Gabriel A. G. Andrade and Marleson Graf and Luiz C. V. dos Santos},
    booktitle={{34th IEEE International Conference on Computer Design (ICCD)}},
    title={{C}hain-{B}ased {P}seudorandom {T}ests for {P}re-{S}ilicon
           {V}erification of {CMP} {M}emory {S}ystems},
    year={2016},
    pages={552--559},
}

% 2017
@mastersthesis{Andrade:2017,
    author={Gabriel A. G. Andrade},
    title={{Exploiting Canonical Dependence Chains and Address Biasing
           Constraints to Improve Random Test Generation for Shared-Memory
           Verification}},
    school={Universidade Federal de Santa Catarina},
    year=2017,
    address={Florian√≥polis, SC, Brazil},
    month=2,
}

% 2018
@article{Andrade:2019,
    author={G. A. G. Andrade and M. Graf and L. C. V. dos Santos},
    journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits
             and Systems},
    title={{Chaining and Biasing: Test Generation Techniques for Shared-Memory
           Verification}},
    year={2019},
    volume={},
    number={},
    pages={1-1},
    keywords={Instruction sets;Test pattern
              generators;Generators;Coherence;Protocols;Runtime;Single-chip
              multiprocessors;Shared memory;Coherence;Design
              Aids;Verification;Test generation.},
    doi={10.1109/TCAD.2019.2894376},
    ISSN={0278-0070},
    month={},
}
