Warning: No PCF file specified; IO pins will be placed automatically

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:        1 LCs used as LUT4 only
Info:        8 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:        0 LCs used as DFF only
Info: Packing carries..
Info:        0 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        0 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clock$SB_IO_IN (fanout 8)
Info: Constraining chains...
Info:        0 LCs used to legalise carry chains.
Info: Checksum: 0x298381bf

Info: Device utilisation:
Info: 	         ICESTORM_LC:      11/   1280     0%
Info: 	        ICESTORM_RAM:       0/     16     0%
Info: 	               SB_IO:      10/    112     8%
Info: 	               SB_GB:       1/      8    12%
Info: 	        ICESTORM_PLL:       0/      1     0%
Info: 	         SB_WARMBOOT:       0/      1     0%

Info: Placed 0 cells based on constraints.
Info: Creating initial analytic placement for 10 cells, random placement wirelen = 234.
Info:     at initial placer iter 0, wirelen = 100
Info:     at initial placer iter 1, wirelen = 94
Info:     at initial placer iter 2, wirelen = 94
Info:     at initial placer iter 3, wirelen = 94
Info: Running main analytical placer, max placement attempts per cell = 10000.
Info:     at iteration #1, type SB_GB: wirelen solved = 94, spread = 94, legal = 98; time = 0.00s
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 98, spread = 108, legal = 110; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 97, spread = 104, legal = 111; time = 0.00s
Info: HeAP Placer Time: 0.00s
Info:   of which solving equations: 0.00s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 8, wirelen = 111
Info:   at iteration #5: temp = 0.000000, timing cost = 3, wirelen = 50
Info:   at iteration #10: temp = 0.000000, timing cost = 2, wirelen = 43
Info:   at iteration #15: temp = 0.000000, timing cost = 2, wirelen = 43
Info:   at iteration #16: temp = 0.000000, timing cost = 2, wirelen = 43 
Info: SA placement time 0.01s

Info: Max frequency for clock 'clock$SB_IO_IN_$glb_clk': 410.85 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                         -> posedge clock$SB_IO_IN_$glb_clk: 3.12 ns
Info: Max delay posedge clock$SB_IO_IN_$glb_clk -> <async>                        : 2.29 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 80899,  80951) |* 
Info: [ 80951,  81003) | 
Info: [ 81003,  81055) | 
Info: [ 81055,  81107) | 
Info: [ 81107,  81159) | 
Info: [ 81159,  81211) | 
Info: [ 81211,  81263) | 
Info: [ 81263,  81315) | 
Info: [ 81315,  81367) | 
Info: [ 81367,  81419) | 
Info: [ 81419,  81471) | 
Info: [ 81471,  81523) | 
Info: [ 81523,  81575) | 
Info: [ 81575,  81627) | 
Info: [ 81627,  81679) | 
Info: [ 81679,  81731) | 
Info: [ 81731,  81783) |**** 
Info: [ 81783,  81835) |******* 
Info: [ 81835,  81887) |********* 
Info: [ 81887,  81939) |*** 
Info: Checksum: 0xcef169d7

Info: Routing..
Info: Setting up routing queue.
Info: Routing 49 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:         49 |        0         49 |    0    49 |         0|       0.01       0.01|
Info: Routing complete.
Info: Router1 time 0.01s
checking net clock$SB_IO_IN_$glb_clk
  driver: X0/Y1/glb_netwk_1
    -> X2/Y11/lutff_global:clk
      => sink 0
    -> X1/Y11/lutff_global:clk
      => sink 6
    -> X2/Y12/lutff_global:clk
      => sink 7
    -> X1/Y12/lutff_global:clk
      => sink 4
  no dangling wires.
checking net eql
  undriven and unrouted
checking net reset
  undriven and unrouted
checking net uscite[0]$SB_IO_OUT
  driver: X2/Y12/lutff_6:out
    -> X1/Y12/sp4_h_r_1
      -> X5/Y12/sp4_h_r_9
        -> X9/Y12/sp4_h_r_5
          -> X13/Y12/local_g0_0
            -> X13/Y12/io_0:D_OUT_0
              => sink 0
  no dangling wires.
checking net uscite[1]$SB_IO_OUT
  driver: X1/Y11/lutff_7:out
    -> X0/Y11/local_g1_7
      -> X0/Y11/io_0:D_OUT_0
        => sink 0
  no dangling wires.
checking net $PACKER_VCC_NET
  net without sinks
checking net $PACKER_GND_NET
  net without sinks
checking net cont_eql_SB_LUT4_I0_I3[3]
  driver: X1/Y12/lutff_0:out
    -> X1/Y12/local_g3_0
      -> X1/Y12/lutff_7:in_2
        -> X1/Y12/lutff_7:in_3_lut
          => sink 0
  no dangling wires.
checking net cont_eql$SB_IO_IN
  driver: X0/Y12/io_1:D_IN_0
    -> X1/Y12/local_g1_2
      -> X1/Y12/lutff_7:in_0
        -> X1/Y12/lutff_7:in_0_lut
          => sink 0
  no dangling wires.
checking net cc_mux[0]$SB_IO_OUT
  driver: X1/Y11/lutff_5:out
    -> X0/Y11/local_g0_5
      -> X0/Y11/io_1:D_OUT_0
        => sink 0
  no dangling wires.
checking net cc_mux[1]$SB_IO_OUT
  driver: X1/Y12/lutff_3:out
    -> X0/Y12/local_g1_3
      -> X0/Y12/io_0:D_OUT_0
        => sink 0
  no dangling wires.
checking net enable_count$SB_IO_OUT
  driver: X1/Y12/lutff_7:out
    -> X1/Y17/span12_vert_5
      -> X1/Y17/local_g1_5
        -> X1/Y17/io_0:D_OUT_0
          => sink 1
      -> X1/Y17/local_g0_5
        -> X1/Y17/io_1:D_OUT_0
          => sink 0
  no dangling wires.
checking net uscite[0]
  undriven and unrouted
checking net cc_mux[0]
  undriven and unrouted
checking net ackout
  undriven and unrouted
checking net reset$SB_IO_IN
  driver: X0/Y10/io_1:D_IN_0
    -> X1/Y10/local_g0_2
      -> X1/Y10/lutff_4:in_2
        -> X1/Y10/lutff_4:in_3_lut
          -> X1/Y10/lutff_4:out
            -> X2/Y11/local_g2_4
              -> X2/Y11/lutff_global:s_r
                => sink 0
            -> X1/Y11/local_g0_4
              -> X1/Y11/lutff_global:s_r
                => sink 6
    -> X1/Y11/local_g3_6
      -> X1/Y11/lutff_4:in_1
        -> X1/Y11/lutff_4:in_3_lut
          -> X1/Y11/lutff_4:out
            -> X1/Y12/local_g0_4
              -> X1/Y12/lutff_global:s_r
                => sink 4
            -> X2/Y12/local_g2_4
              -> X2/Y12/lutff_global:s_r
                => sink 7
  no dangling wires.
checking net uscite[1]
  undriven and unrouted
checking net clock$SB_IO_IN
  driver: X7/Y17/io_0:D_IN_0
    -> X6/Y17/span4_horz_r_0
      -> X7/Y17/local_g1_4
        -> X7/Y17/fabout
          => sink 0
  no dangling wires.
checking net cc_mux[1]
  undriven and unrouted
checking net clock
  undriven and unrouted
checking net cont_eql
  undriven and unrouted
checking net enable_count
  undriven and unrouted
checking net \95.Y_SB_DFFR_D_Q[3]
  driver: X1/Y11/lutff_6:out
    -> X1/Y12/local_g1_6
      -> X1/Y12/lutff_0:in_1
        -> X1/Y12/lutff_0:in_3_lut
          => sink 7
      -> X1/Y12/lutff_3:in_2
        -> X1/Y12/lutff_3:in_3_lut
          => sink 1
    -> X2/Y12/local_g2_6
      -> X2/Y12/lutff_6:in_0
        -> X2/Y12/lutff_6:in_3_lut
          => sink 3
      -> X2/Y12/lutff_0:in_0
        -> X2/Y12/lutff_0:in_3_lut
          => sink 5
    -> X2/Y11/local_g1_6
      -> X2/Y11/lutff_7:in_2
        -> X2/Y11/lutff_7:in_3_lut
          => sink 6
    -> X1/Y11/local_g2_6
      -> X1/Y11/lutff_5:in_3
        -> X1/Y11/lutff_5:in_3_lut
          => sink 0
      -> X1/Y11/lutff_6:in_0
        -> X1/Y11/lutff_6:in_3_lut
          => sink 4
      -> X1/Y11/lutff_7:in_3
        -> X1/Y11/lutff_7:in_3_lut
          => sink 2
  no dangling wires.
checking net cont_eql_SB_LUT4_I0_I3[2]
  driver: X2/Y11/lutff_7:out
    -> X2/Y12/local_g0_7
      -> X2/Y12/lutff_0:in_1
        -> X2/Y12/lutff_0:in_2_lut
          => sink 5
      -> X2/Y12/lutff_6:in_3
        -> X2/Y12/lutff_6:in_2_lut
          => sink 3
    -> X2/Y11/local_g2_7
      -> X2/Y11/lutff_7:in_0
        -> X2/Y11/lutff_7:in_2_lut
          => sink 6
    -> X1/Y12/local_g1_7
      -> X1/Y12/lutff_7:in_3
        -> X1/Y12/lutff_7:in_2_lut
          => sink 7
      -> X1/Y12/lutff_3:in_3
        -> X1/Y12/lutff_3:in_2_lut
          => sink 1
    -> X1/Y11/local_g3_7
      -> X1/Y11/lutff_6:in_2
        -> X1/Y11/lutff_6:in_2_lut
          => sink 4
      -> X1/Y11/lutff_7:in_1
        -> X1/Y11/lutff_7:in_2_lut
          => sink 2
      -> X1/Y11/lutff_5:in_1
        -> X1/Y11/lutff_5:in_2_lut
          => sink 0
  no dangling wires.
checking net cont_eql_SB_LUT4_I0_I3[1]
  driver: X2/Y12/lutff_0:out
    -> X2/Y12/local_g0_0
      -> X2/Y12/lutff_6:in_2
        -> X2/Y12/lutff_6:in_1_lut
          => sink 3
      -> X2/Y12/lutff_0:in_2
        -> X2/Y12/lutff_0:in_1_lut
          => sink 5
    -> X1/Y12/local_g2_0
      -> X1/Y12/lutff_3:in_1
        -> X1/Y12/lutff_3:in_1_lut
          => sink 1
      -> X1/Y12/lutff_7:in_1
        -> X1/Y12/lutff_7:in_1_lut
          => sink 7
    -> X2/Y11/local_g0_0
      -> X2/Y11/lutff_7:in_1
        -> X2/Y11/lutff_7:in_1_lut
          => sink 6
    -> X1/Y11/local_g3_0
      -> X1/Y11/lutff_6:in_1
        -> X1/Y11/lutff_6:in_1_lut
          => sink 4
      -> X1/Y11/lutff_5:in_0
        -> X1/Y11/lutff_5:in_1_lut
          => sink 0
      -> X1/Y11/lutff_7:in_2
        -> X1/Y11/lutff_7:in_1_lut
          => sink 2
  no dangling wires.
checking net eql$SB_IO_IN
  driver: X13/Y12/io_1:D_IN_0
    -> X2/Y12/sp12_h_r_0
      -> X2/Y12/local_g1_0
        -> X2/Y12/lutff_0:in_3
          -> X2/Y12/lutff_0:in_0_lut
            => sink 5
        -> X2/Y12/lutff_6:in_1
          -> X2/Y12/lutff_6:in_0_lut
            => sink 3
      -> X2/Y12/sp12_v_b_0
        -> X2/Y11/local_g3_3
          -> X2/Y11/lutff_7:in_3
            -> X2/Y11/lutff_7:in_0_lut
              => sink 6
    -> X9/Y12/sp4_h_r_1
      -> X5/Y12/sp4_h_r_4
        -> X1/Y12/sp4_h_r_7
          -> X1/Y12/sp4_v_b_7
            -> X1/Y11/local_g1_2
              -> X1/Y11/lutff_6:in_3
                -> X1/Y11/lutff_6:in_0_lut
                  => sink 4
              -> X1/Y11/lutff_5:in_2
                -> X1/Y11/lutff_5:in_0_lut
                  => sink 0
              -> X1/Y11/lutff_7:in_0
                -> X1/Y11/lutff_7:in_0_lut
                  => sink 2
          -> X1/Y12/local_g0_7
            -> X1/Y12/lutff_0:in_3
              -> X1/Y12/lutff_0:in_2_lut
                => sink 7
            -> X1/Y12/lutff_3:in_0
              -> X1/Y12/lutff_3:in_0_lut
                => sink 1
  no dangling wires.
Info: Checksum: 0x43ed41e4
Clock 'clock$SB_IO_IN_$glb_clk' can be driven by:
 clock$sb_io.D_IN_0 delay 0.617ns

Info: Critical path report for clock 'clock$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info:       type curr  total name
Info:   clk-to-q  0.54  0.54 Source \95.Y_SB_DFFR_D_Q_SB_DFFS_Q_1_D_SB_LUT4_O_LC.O
Info:    routing  0.59  1.13 Net \95.Y_SB_DFFR_D_Q[3] (1,11) -> (1,12)
Info:                          Sink cont_eql_SB_LUT4_I0_I3_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.31  1.44 Source cont_eql_SB_LUT4_I0_I3_SB_LUT4_O_LC.O
Info:    routing  0.59  2.03 Net cont_eql_SB_LUT4_I0_I3[3] (1,12) -> (1,12)
Info:                          Sink cont_eql_SB_LUT4_I0_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      setup  0.34  2.37 Source cont_eql_SB_LUT4_I0_LC.I3
Info: 1.19 ns logic, 1.18 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clock$SB_IO_IN_$glb_clk':
Info:       type curr  total name
Info:     source  0.00  0.00 Source eql$sb_io.D_IN_0
Info:    routing  1.53  1.53 Net eql$SB_IO_IN (13,12) -> (1,12)
Info:                          Sink cont_eql_SB_LUT4_I0_I3_SB_LUT4_O_LC.I2
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.38  1.91 Source cont_eql_SB_LUT4_I0_I3_SB_LUT4_O_LC.O
Info:    routing  0.59  2.50 Net cont_eql_SB_LUT4_I0_I3[3] (1,12) -> (1,12)
Info:                          Sink cont_eql_SB_LUT4_I0_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      setup  0.34  2.83 Source cont_eql_SB_LUT4_I0_LC.I3
Info: 0.71 ns logic, 2.12 ns routing

Info: Critical path report for cross-domain path 'posedge clock$SB_IO_IN_$glb_clk' -> '<async>':
Info:       type curr  total name
Info:   clk-to-q  0.54  0.54 Source \88.Y_SB_LUT4_O_1_LC.O
Info:    routing  1.53  2.07 Net uscite[0]$SB_IO_OUT (2,12) -> (13,12)
Info:                          Sink uscite[0]$sb_io.D_OUT_0
Info: 0.54 ns logic, 1.53 ns routing

Info: Max frequency for clock 'clock$SB_IO_IN_$glb_clk': 422.65 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                         -> posedge clock$SB_IO_IN_$glb_clk: 2.83 ns
Info: Max delay posedge clock$SB_IO_IN_$glb_clk -> <async>                        : 2.07 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 80967,  81013) |* 
Info: [ 81013,  81059) | 
Info: [ 81059,  81105) | 
Info: [ 81105,  81151) | 
Info: [ 81151,  81197) | 
Info: [ 81197,  81243) | 
Info: [ 81243,  81289) | 
Info: [ 81289,  81335) | 
Info: [ 81335,  81381) | 
Info: [ 81381,  81427) | 
Info: [ 81427,  81473) | 
Info: [ 81473,  81519) | 
Info: [ 81519,  81565) | 
Info: [ 81565,  81611) | 
Info: [ 81611,  81657) | 
Info: [ 81657,  81703) | 
Info: [ 81703,  81749) | 
Info: [ 81749,  81795) |******** 
Info: [ 81795,  81841) |******** 
Info: [ 81841,  81887) |******* 
1 warning, 0 errors

Info: Program finished normally.
