Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Tue Jun 19 19:47:45 2018
| Host             : DESKTOP-HD running 64-bit major release  (build 9200)
| Command          : report_power -file MipsSuperRacing_power_routed.rpt -pb MipsSuperRacing_power_summary_routed.pb -rpx MipsSuperRacing_power_routed.rpx
| Design           : MipsSuperRacing
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.242 |
| Dynamic (W)              | 0.140 |
| Device Static (W)        | 0.102 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 83.9  |
| Junction Temperature (C) | 26.1  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.008 |        5 |       --- |             --- |
| Slice Logic              |     0.002 |     7311 |       --- |             --- |
|   LUT as Logic           |     0.002 |     3201 |     63400 |            5.05 |
|   CARRY4                 |    <0.001 |      261 |     15850 |            1.65 |
|   BUFG                   |    <0.001 |        6 |        32 |           18.75 |
|   Register               |    <0.001 |     1783 |    126800 |            1.41 |
|   F7/F8 Muxes            |    <0.001 |      985 |     63400 |            1.55 |
|   Others                 |     0.000 |      236 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |      512 |     19000 |            2.69 |
| Signals                  |     0.005 |     5505 |       --- |             --- |
| Block RAM                |     0.006 |     92.5 |       135 |           68.52 |
| MMCM                     |     0.106 |        1 |         6 |           16.67 |
| DSPs                     |    <0.001 |        8 |       240 |            3.33 |
| I/O                      |     0.013 |       37 |       210 |           17.62 |
| Static Power             |     0.102 |          |           |                 |
| Total                    |     0.242 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.039 |       0.021 |      0.018 |
| Vccaux    |       1.800 |     0.077 |       0.059 |      0.018 |
| Vcco33    |       3.300 |     0.008 |       0.004 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------+-------------------------------------+-----------------+
| Clock                    | Domain                              | Constraint (ns) |
+--------------------------+-------------------------------------+-----------------+
| clk_divider/inst/clk_in1 | clk_100mhz_IBUF_BUFG                |            10.0 |
| clk_out1_clk_wiz_0       | clk_divider/inst/clk_out1_clk_wiz_0 |            20.0 |
| clkfbout_clk_wiz_0       | clk_divider/inst/clkfbout_clk_wiz_0 |            10.0 |
+--------------------------+-------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| MipsSuperRacing                                |     0.140 |
|   clk_divider                                  |     0.106 |
|     inst                                       |     0.106 |
|   imem                                         |     0.000 |
|     U0                                         |     0.000 |
|       synth_options.dist_mem_inst              |     0.000 |
|         gen_rom.rom_inst                       |     0.000 |
|   m_io_interface                               |     0.000 |
|   m_vga                                        |     0.017 |
|     m_vga_controller                           |     0.005 |
|       vga_syn_inst                             |    <0.001 |
|     vga_gmem                                   |     0.012 |
|       U0                                       |     0.012 |
|         inst_blk_mem_gen                       |     0.012 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.012 |
|             valid.cstr                         |     0.012 |
|               has_mux_a.A                      |     0.002 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[10].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[11].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[12].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[13].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[14].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[15].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[16].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[17].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[18].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[19].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[20].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[21].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[22].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[23].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[24].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[25].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[26].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[27].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[28].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[29].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[2].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[30].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[31].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[32].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[33].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[34].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[35].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[36].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[37].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[38].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[39].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[3].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[40].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[41].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[42].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[43].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[44].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[45].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[46].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[47].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[48].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[49].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[4].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[50].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[51].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[52].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[53].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[54].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[55].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[56].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[57].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[58].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[59].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[5].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[60].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[61].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[62].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[63].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[64].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[65].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[66].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[67].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[68].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[69].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[6].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[70].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[71].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[72].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[73].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[74].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[75].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[76].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[77].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[78].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[79].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[7].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[80].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[8].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[9].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|   sccpu                                        |     0.002 |
|     I_MDU                                      |    <0.001 |
|       DIV                                      |    <0.001 |
|       DIVU                                     |    <0.001 |
|       multiplier                               |    <0.001 |
|     cpu_ref                                    |     0.002 |
|     i_ALU                                      |    <0.001 |
|       sbbu_block                               |    <0.001 |
|       slt                                      |     0.000 |
|     i_CP0                                      |    <0.001 |
|     i_ControlUnit                              |    <0.001 |
|     i_pcreg                                    |    <0.001 |
|       a0                                       |    <0.001 |
|       a1                                       |    <0.001 |
|       a10                                      |    <0.001 |
|       a11                                      |    <0.001 |
|       a12                                      |    <0.001 |
|       a13                                      |    <0.001 |
|       a14                                      |    <0.001 |
|       a15                                      |    <0.001 |
|       a16                                      |    <0.001 |
|       a17                                      |    <0.001 |
|       a18                                      |    <0.001 |
|       a19                                      |    <0.001 |
|       a2                                       |    <0.001 |
|       a20                                      |    <0.001 |
|       a21                                      |    <0.001 |
|       a22                                      |    <0.001 |
|       a23                                      |    <0.001 |
|       a24                                      |    <0.001 |
|       a25                                      |    <0.001 |
|       a26                                      |    <0.001 |
|       a27                                      |    <0.001 |
|       a28                                      |    <0.001 |
|       a29                                      |    <0.001 |
|       a3                                       |    <0.001 |
|       a30                                      |    <0.001 |
|       a31                                      |    <0.001 |
|       a4                                       |    <0.001 |
|       a5                                       |    <0.001 |
|       a6                                       |    <0.001 |
|       a7                                       |    <0.001 |
|       a8                                       |    <0.001 |
|       a9                                       |    <0.001 |
|   scdmem                                       |    <0.001 |
|     U0                                         |    <0.001 |
|       synth_options.dist_mem_inst              |    <0.001 |
|         gen_sp_ram.spram_inst                  |    <0.001 |
|           ram_reg_0_255_0_0                    |    <0.001 |
|           ram_reg_0_255_10_10                  |    <0.001 |
|           ram_reg_0_255_11_11                  |    <0.001 |
|           ram_reg_0_255_12_12                  |    <0.001 |
|           ram_reg_0_255_13_13                  |    <0.001 |
|           ram_reg_0_255_14_14                  |    <0.001 |
|           ram_reg_0_255_15_15                  |    <0.001 |
|           ram_reg_0_255_16_16                  |    <0.001 |
|           ram_reg_0_255_17_17                  |    <0.001 |
|           ram_reg_0_255_18_18                  |    <0.001 |
|           ram_reg_0_255_19_19                  |    <0.001 |
|           ram_reg_0_255_1_1                    |    <0.001 |
|           ram_reg_0_255_20_20                  |    <0.001 |
|           ram_reg_0_255_21_21                  |    <0.001 |
|           ram_reg_0_255_22_22                  |    <0.001 |
|           ram_reg_0_255_23_23                  |    <0.001 |
|           ram_reg_0_255_24_24                  |    <0.001 |
|           ram_reg_0_255_25_25                  |    <0.001 |
|           ram_reg_0_255_26_26                  |    <0.001 |
|           ram_reg_0_255_27_27                  |    <0.001 |
|           ram_reg_0_255_28_28                  |    <0.001 |
|           ram_reg_0_255_29_29                  |    <0.001 |
|           ram_reg_0_255_2_2                    |    <0.001 |
|           ram_reg_0_255_30_30                  |    <0.001 |
|           ram_reg_0_255_31_31                  |    <0.001 |
|           ram_reg_0_255_3_3                    |    <0.001 |
|           ram_reg_0_255_4_4                    |    <0.001 |
|           ram_reg_0_255_5_5                    |    <0.001 |
|           ram_reg_0_255_6_6                    |    <0.001 |
|           ram_reg_0_255_7_7                    |    <0.001 |
|           ram_reg_0_255_8_8                    |    <0.001 |
|           ram_reg_0_255_9_9                    |    <0.001 |
|           ram_reg_256_511_0_0                  |    <0.001 |
|           ram_reg_256_511_10_10                |    <0.001 |
|           ram_reg_256_511_11_11                |    <0.001 |
|           ram_reg_256_511_12_12                |    <0.001 |
|           ram_reg_256_511_13_13                |    <0.001 |
|           ram_reg_256_511_14_14                |    <0.001 |
|           ram_reg_256_511_15_15                |    <0.001 |
|           ram_reg_256_511_16_16                |    <0.001 |
|           ram_reg_256_511_17_17                |    <0.001 |
|           ram_reg_256_511_18_18                |    <0.001 |
|           ram_reg_256_511_19_19                |    <0.001 |
|           ram_reg_256_511_1_1                  |    <0.001 |
|           ram_reg_256_511_20_20                |    <0.001 |
|           ram_reg_256_511_21_21                |    <0.001 |
|           ram_reg_256_511_22_22                |    <0.001 |
|           ram_reg_256_511_23_23                |    <0.001 |
|           ram_reg_256_511_24_24                |    <0.001 |
|           ram_reg_256_511_25_25                |    <0.001 |
|           ram_reg_256_511_26_26                |    <0.001 |
|           ram_reg_256_511_27_27                |    <0.001 |
|           ram_reg_256_511_28_28                |    <0.001 |
|           ram_reg_256_511_29_29                |    <0.001 |
|           ram_reg_256_511_2_2                  |    <0.001 |
|           ram_reg_256_511_30_30                |    <0.001 |
|           ram_reg_256_511_31_31                |    <0.001 |
|           ram_reg_256_511_3_3                  |    <0.001 |
|           ram_reg_256_511_4_4                  |    <0.001 |
|           ram_reg_256_511_5_5                  |    <0.001 |
|           ram_reg_256_511_6_6                  |    <0.001 |
|           ram_reg_256_511_7_7                  |    <0.001 |
|           ram_reg_256_511_8_8                  |    <0.001 |
|           ram_reg_256_511_9_9                  |    <0.001 |
|           ram_reg_512_767_0_0                  |    <0.001 |
|           ram_reg_512_767_10_10                |    <0.001 |
|           ram_reg_512_767_11_11                |    <0.001 |
|           ram_reg_512_767_12_12                |    <0.001 |
|           ram_reg_512_767_13_13                |    <0.001 |
|           ram_reg_512_767_14_14                |    <0.001 |
|           ram_reg_512_767_15_15                |    <0.001 |
|           ram_reg_512_767_16_16                |    <0.001 |
|           ram_reg_512_767_17_17                |    <0.001 |
|           ram_reg_512_767_18_18                |    <0.001 |
|           ram_reg_512_767_19_19                |    <0.001 |
|           ram_reg_512_767_1_1                  |    <0.001 |
|           ram_reg_512_767_20_20                |    <0.001 |
|           ram_reg_512_767_21_21                |    <0.001 |
|           ram_reg_512_767_22_22                |    <0.001 |
|           ram_reg_512_767_23_23                |    <0.001 |
|           ram_reg_512_767_24_24                |    <0.001 |
|           ram_reg_512_767_25_25                |    <0.001 |
|           ram_reg_512_767_26_26                |    <0.001 |
|           ram_reg_512_767_27_27                |    <0.001 |
|           ram_reg_512_767_28_28                |    <0.001 |
|           ram_reg_512_767_29_29                |    <0.001 |
|           ram_reg_512_767_2_2                  |    <0.001 |
|           ram_reg_512_767_30_30                |    <0.001 |
|           ram_reg_512_767_31_31                |    <0.001 |
|           ram_reg_512_767_3_3                  |    <0.001 |
|           ram_reg_512_767_4_4                  |    <0.001 |
|           ram_reg_512_767_5_5                  |    <0.001 |
|           ram_reg_512_767_6_6                  |    <0.001 |
|           ram_reg_512_767_7_7                  |    <0.001 |
|           ram_reg_512_767_8_8                  |    <0.001 |
|           ram_reg_512_767_9_9                  |    <0.001 |
|           ram_reg_768_1023_0_0                 |    <0.001 |
|           ram_reg_768_1023_10_10               |    <0.001 |
|           ram_reg_768_1023_11_11               |    <0.001 |
|           ram_reg_768_1023_12_12               |    <0.001 |
|           ram_reg_768_1023_13_13               |    <0.001 |
|           ram_reg_768_1023_14_14               |    <0.001 |
|           ram_reg_768_1023_15_15               |    <0.001 |
|           ram_reg_768_1023_16_16               |    <0.001 |
|           ram_reg_768_1023_17_17               |    <0.001 |
|           ram_reg_768_1023_18_18               |    <0.001 |
|           ram_reg_768_1023_19_19               |    <0.001 |
|           ram_reg_768_1023_1_1                 |    <0.001 |
|           ram_reg_768_1023_20_20               |    <0.001 |
|           ram_reg_768_1023_21_21               |    <0.001 |
|           ram_reg_768_1023_22_22               |    <0.001 |
|           ram_reg_768_1023_23_23               |    <0.001 |
|           ram_reg_768_1023_24_24               |    <0.001 |
|           ram_reg_768_1023_25_25               |    <0.001 |
|           ram_reg_768_1023_26_26               |    <0.001 |
|           ram_reg_768_1023_27_27               |    <0.001 |
|           ram_reg_768_1023_28_28               |    <0.001 |
|           ram_reg_768_1023_29_29               |    <0.001 |
|           ram_reg_768_1023_2_2                 |    <0.001 |
|           ram_reg_768_1023_30_30               |    <0.001 |
|           ram_reg_768_1023_31_31               |    <0.001 |
|           ram_reg_768_1023_3_3                 |    <0.001 |
|           ram_reg_768_1023_4_4                 |    <0.001 |
|           ram_reg_768_1023_5_5                 |    <0.001 |
|           ram_reg_768_1023_6_6                 |    <0.001 |
|           ram_reg_768_1023_7_7                 |    <0.001 |
|           ram_reg_768_1023_8_8                 |    <0.001 |
|           ram_reg_768_1023_9_9                 |    <0.001 |
|   seg7                                         |    <0.001 |
+------------------------------------------------+-----------+


