# M1 gem5 

## SE Simulation Files
* Changes to **src/o3/cpu/O3CPU.py** file to update parameters for CPU
* **configs/M1/cache.py** contains cache parameters
* **configs/M1/M1Config.py** is the CPU config file

## References 
[Dougall Johnson](https://dougallj.github.io/applecpu/firestorm.html)  <br>
[Maynard Handley](https://github.com/name99-org/AArch64-Explore) <br>
[Augury](https://www.prefetchers.info/) <br> 
[Synchronization Storage Channels (S2C)](https://www.usenix.org/conference/usenixsecurity23/presentation/yu-jiyong) <br>
[PACMAN: Attacking ARM Pointer Authentication with Speculative Execution](https://cap.csail.mit.edu/sites/default/files/research-pdfs/PACMAN-%20Attacking%20ARM%20Pointer%20Authentication%20with%20Speculative%20Execution.pdf) <br>
