<root versionMajor = "1" versionMinor = "5">
  <kernel name="memRead" language="c" vlnv="xilinx.com:hls:memRead:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" compileOptions="" profileType="none" hwControlProtocol="ap_ctrl_chain">
    <ports>
      <port name="M_AXI_GMEM0" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
      <port name="M_AXI_GMEM1" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="64"/>
      <port name="M_AXI_GMEM2" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="16"/>
      <port name="BIAS_OUT" mode="write_only" dataWidth="16" portType="stream"/>
      <port name="WEIGHT_OUT" mode="write_only" dataWidth="64" portType="stream"/>
      <port name="DATA_OUT" mode="write_only" dataWidth="64" portType="stream"/>
      <port name="S_AXI_CONTROL" portType="addressable" mode="slave" base="0x0" range="0x1000" dataWidth="32"/>
    </ports>
    <args>
    <arg id="0" name="data_dim1" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x1" offset="0x10" size="0x4" type="unsigned int"/>
    <arg id="1" name="data_dim2" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x1" offset="0x18" size="0x4" type="unsigned int"/>
    <arg id="2" name="data_dim1xdim2" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x2" offset="0x20" size="0x4" type="unsigned int"/>
    <arg id="3" name="weight_dim1" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x1" offset="0x28" size="0x4" type="unsigned int"/>
    <arg id="4" name="weight_dim2" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x1" offset="0x30" size="0x4" type="unsigned int"/>
    <arg id="5" name="weight_dim3" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x2" offset="0x38" size="0x4" type="unsigned int"/>
    <arg id="6" name="weight_dim4_div_lane" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x2" offset="0x40" size="0x4" type="unsigned int"/>
    <arg id="7" name="weight_dim1x2" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x1" offset="0x48" size="0x4" type="unsigned int"/>
    <arg id="8" name="weight_dim1x2x3" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x50" size="0x4" type="unsigned int"/>
    <arg id="9" name="conv_x" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x1" offset="0x58" size="0x4" type="unsigned int"/>
    <arg id="10" name="stride" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x1" offset="0x60" size="0x4" type="unsigned int"/>
    <arg id="11" name="padding" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x1" offset="0x68" size="0x4" type="unsigned int"/>
    <arg id="12" name="split" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x1" offset="0x70" size="0x4" type="unsigned int"/>
    <arg id="13" name="group_num_x" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x1" offset="0x78" size="0x4" type="unsigned int"/>
    <arg id="14" name="group_num_y" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x1" offset="0x80" size="0x4" type="unsigned int"/>
    <arg id="15" name="group_rem_size_x" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x1" offset="0x88" size="0x4" type="unsigned int"/>
    <arg id="16" name="group_rem_size_xyz" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x90" size="0x4" type="unsigned int"/>
    <arg id="17" name="win_size_x" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x1" offset="0x98" size="0x4" type="unsigned int"/>
    <arg id="18" name="win_size_y" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x1" offset="0xA0" size="0x4" type="unsigned int"/>
    <arg id="19" name="win_size_xyz" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0xA8" size="0x4" type="unsigned int"/>
    <arg id="20" name="bottom" addressQualifier="1" port="M_AXI_GMEM0" hostOffset="0x0" hostSize="0x8" offset="0xB0" size="0x8" type="void*"/>
    <arg id="21" name="weights" addressQualifier="1" port="M_AXI_GMEM1" hostOffset="0x0" hostSize="0x8" offset="0xBC" size="0x8" type="void*"/>
    <arg id="22" name="bias" addressQualifier="1" port="M_AXI_GMEM2" hostOffset="0x0" hostSize="0x8" offset="0xC8" size="0x8" type="void*"/>
      <arg id="23" name="bias_out" addressQualifier="4" port="BIAS_OUT" hostOffset="0x0" hostSize="0x8" offset="0x0" size="0x0" type="stream&lt;hls::axis&lt;ap_uint&lt;16&gt;, 0, 0, 0&gt;, 0&gt;&amp;" memSize="0x2" origName="bias_out" origUse="variable"/>
      <arg id="24" name="weight_out" addressQualifier="4" port="WEIGHT_OUT" hostOffset="0x0" hostSize="0x8" offset="0x0" size="0x0" type="stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0, 0, 0&gt;, 0&gt;&amp;" memSize="0x8" origName="weight_out" origUse="variable"/>
      <arg id="25" name="data_out" addressQualifier="4" port="DATA_OUT" hostOffset="0x0" hostSize="0x8" offset="0x0" size="0x0" type="stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0, 0, 0&gt;, 0&gt;&amp;" memSize="0x8" origName="data_out" origUse="variable"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
    <maxWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
</root>
