<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4613" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4613{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_4613{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4613{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4613{left:82px;bottom:998px;letter-spacing:-0.16px;}
#t5_4613{left:139px;bottom:998px;letter-spacing:-0.16px;}
#t6_4613{left:190px;bottom:998px;letter-spacing:-0.14px;}
#t7_4613{left:414px;bottom:998px;letter-spacing:-0.15px;}
#t8_4613{left:508px;bottom:998px;letter-spacing:-0.11px;}
#t9_4613{left:507px;bottom:981px;letter-spacing:-0.11px;}
#ta_4613{left:507px;bottom:959px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tb_4613{left:507px;bottom:938px;letter-spacing:-0.12px;}
#tc_4613{left:82px;bottom:914px;letter-spacing:-0.17px;}
#td_4613{left:139px;bottom:914px;letter-spacing:-0.16px;}
#te_4613{left:190px;bottom:914px;letter-spacing:-0.15px;}
#tf_4613{left:414px;bottom:914px;letter-spacing:-0.15px;}
#tg_4613{left:508px;bottom:914px;letter-spacing:-0.11px;}
#th_4613{left:507px;bottom:897px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ti_4613{left:507px;bottom:875px;letter-spacing:-0.12px;}
#tj_4613{left:82px;bottom:851px;letter-spacing:-0.17px;}
#tk_4613{left:139px;bottom:851px;letter-spacing:-0.17px;}
#tl_4613{left:190px;bottom:851px;letter-spacing:-0.14px;}
#tm_4613{left:414px;bottom:851px;letter-spacing:-0.15px;}
#tn_4613{left:508px;bottom:851px;letter-spacing:-0.11px;}
#to_4613{left:507px;bottom:830px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tp_4613{left:507px;bottom:808px;letter-spacing:-0.12px;}
#tq_4613{left:82px;bottom:784px;letter-spacing:-0.17px;}
#tr_4613{left:139px;bottom:784px;letter-spacing:-0.17px;}
#ts_4613{left:190px;bottom:784px;letter-spacing:-0.14px;}
#tt_4613{left:414px;bottom:784px;letter-spacing:-0.15px;}
#tu_4613{left:508px;bottom:784px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tv_4613{left:507px;bottom:762px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tw_4613{left:507px;bottom:741px;letter-spacing:-0.11px;}
#tx_4613{left:82px;bottom:716px;letter-spacing:-0.16px;}
#ty_4613{left:139px;bottom:716px;letter-spacing:-0.16px;}
#tz_4613{left:190px;bottom:716px;letter-spacing:-0.14px;}
#t10_4613{left:414px;bottom:716px;letter-spacing:-0.15px;}
#t11_4613{left:508px;bottom:716px;letter-spacing:-0.11px;}
#t12_4613{left:507px;bottom:700px;letter-spacing:-0.1px;}
#t13_4613{left:507px;bottom:678px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t14_4613{left:507px;bottom:657px;letter-spacing:-0.12px;}
#t15_4613{left:82px;bottom:632px;letter-spacing:-0.17px;}
#t16_4613{left:139px;bottom:632px;letter-spacing:-0.16px;}
#t17_4613{left:190px;bottom:632px;letter-spacing:-0.14px;}
#t18_4613{left:414px;bottom:632px;letter-spacing:-0.15px;}
#t19_4613{left:508px;bottom:632px;letter-spacing:-0.11px;}
#t1a_4613{left:507px;bottom:611px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1b_4613{left:507px;bottom:590px;letter-spacing:-0.12px;}
#t1c_4613{left:82px;bottom:565px;letter-spacing:-0.17px;}
#t1d_4613{left:139px;bottom:565px;letter-spacing:-0.16px;}
#t1e_4613{left:190px;bottom:565px;letter-spacing:-0.14px;}
#t1f_4613{left:414px;bottom:565px;letter-spacing:-0.15px;}
#t1g_4613{left:508px;bottom:565px;letter-spacing:-0.11px;}
#t1h_4613{left:507px;bottom:544px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1i_4613{left:507px;bottom:522px;letter-spacing:-0.12px;}
#t1j_4613{left:82px;bottom:498px;letter-spacing:-0.17px;}
#t1k_4613{left:139px;bottom:498px;letter-spacing:-0.16px;}
#t1l_4613{left:190px;bottom:498px;letter-spacing:-0.14px;}
#t1m_4613{left:414px;bottom:498px;letter-spacing:-0.15px;}
#t1n_4613{left:508px;bottom:498px;letter-spacing:-0.11px;}
#t1o_4613{left:507px;bottom:477px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1p_4613{left:507px;bottom:455px;letter-spacing:-0.12px;}
#t1q_4613{left:82px;bottom:431px;letter-spacing:-0.17px;}
#t1r_4613{left:139px;bottom:431px;letter-spacing:-0.16px;}
#t1s_4613{left:190px;bottom:431px;letter-spacing:-0.14px;}
#t1t_4613{left:414px;bottom:431px;letter-spacing:-0.15px;}
#t1u_4613{left:508px;bottom:431px;letter-spacing:-0.11px;}
#t1v_4613{left:507px;bottom:409px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1w_4613{left:507px;bottom:388px;letter-spacing:-0.12px;}
#t1x_4613{left:82px;bottom:364px;letter-spacing:-0.14px;}
#t1y_4613{left:139px;bottom:364px;letter-spacing:-0.16px;}
#t1z_4613{left:190px;bottom:364px;letter-spacing:-0.15px;}
#t20_4613{left:414px;bottom:364px;letter-spacing:-0.15px;}
#t21_4613{left:508px;bottom:364px;letter-spacing:-0.11px;}
#t22_4613{left:507px;bottom:347px;letter-spacing:-0.12px;}
#t23_4613{left:507px;bottom:325px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t24_4613{left:507px;bottom:304px;letter-spacing:-0.12px;}
#t25_4613{left:82px;bottom:279px;letter-spacing:-0.15px;}
#t26_4613{left:139px;bottom:279px;letter-spacing:-0.15px;}
#t27_4613{left:190px;bottom:279px;letter-spacing:-0.15px;}
#t28_4613{left:414px;bottom:279px;letter-spacing:-0.15px;}
#t29_4613{left:508px;bottom:279px;letter-spacing:-0.12px;}
#t2a_4613{left:507px;bottom:263px;letter-spacing:-0.12px;}
#t2b_4613{left:507px;bottom:241px;letter-spacing:-0.12px;}
#t2c_4613{left:82px;bottom:217px;letter-spacing:-0.17px;}
#t2d_4613{left:139px;bottom:217px;letter-spacing:-0.16px;}
#t2e_4613{left:190px;bottom:217px;letter-spacing:-0.13px;}
#t2f_4613{left:414px;bottom:217px;letter-spacing:-0.15px;}
#t2g_4613{left:508px;bottom:217px;letter-spacing:-0.12px;}
#t2h_4613{left:507px;bottom:195px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2i_4613{left:507px;bottom:174px;letter-spacing:-0.12px;}
#t2j_4613{left:76px;bottom:150px;letter-spacing:-0.14px;}
#t2k_4613{left:76px;bottom:133px;letter-spacing:-0.15px;}
#t2l_4613{left:190px;bottom:150px;letter-spacing:-0.13px;}
#t2m_4613{left:414px;bottom:150px;letter-spacing:-0.15px;}
#t2n_4613{left:508px;bottom:150px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2o_4613{left:507px;bottom:128px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2p_4613{left:190px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t2q_4613{left:266px;bottom:1086px;letter-spacing:0.12px;}
#t2r_4613{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2s_4613{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2t_4613{left:215px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2u_4613{left:431px;bottom:1063px;letter-spacing:-0.15px;}
#t2v_4613{left:433px;bottom:1046px;letter-spacing:-0.14px;}
#t2w_4613{left:631px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2x_4613{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2y_4613{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4613{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4613{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4613{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4613{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4613{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4613" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4613Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4613" style="-webkit-user-select: none;"><object width="935" height="1210" data="4613/4613.svg" type="image/svg+xml" id="pdf4613" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4613" class="t s1_4613">Vol. 4 </span><span id="t2_4613" class="t s1_4613">2-91 </span>
<span id="t3_4613" class="t s2_4613">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4613" class="t s3_4613">481H </span><span id="t5_4613" class="t s3_4613">1153 </span><span id="t6_4613" class="t s3_4613">IA32_VMX_PINBASED_CTLS </span><span id="t7_4613" class="t s3_4613">Unique </span><span id="t8_4613" class="t s3_4613">Capability Reporting Register of Pin-Based VM-Execution </span>
<span id="t9_4613" class="t s3_4613">Controls (R/O) </span>
<span id="ta_4613" class="t s3_4613">See Table 2-2. </span>
<span id="tb_4613" class="t s3_4613">See Appendix A.3, “VM-Execution Controls.” </span>
<span id="tc_4613" class="t s3_4613">482H </span><span id="td_4613" class="t s3_4613">1154 </span><span id="te_4613" class="t s3_4613">IA32_VMX_PROCBASED_CTLS </span><span id="tf_4613" class="t s3_4613">Unique </span><span id="tg_4613" class="t s3_4613">Capability Reporting Register of Primary Processor-Based </span>
<span id="th_4613" class="t s3_4613">VM-Execution Controls (R/O) </span>
<span id="ti_4613" class="t s3_4613">See Appendix A.3, “VM-Execution Controls.” </span>
<span id="tj_4613" class="t s3_4613">483H </span><span id="tk_4613" class="t s3_4613">1155 </span><span id="tl_4613" class="t s3_4613">IA32_VMX_EXIT_CTLS </span><span id="tm_4613" class="t s3_4613">Unique </span><span id="tn_4613" class="t s3_4613">Capability Reporting Register of VM-Exit Controls (R/O) </span>
<span id="to_4613" class="t s3_4613">See Table 2-2. </span>
<span id="tp_4613" class="t s3_4613">See Appendix A.4, “VM-Exit Controls.” </span>
<span id="tq_4613" class="t s3_4613">484H </span><span id="tr_4613" class="t s3_4613">1156 </span><span id="ts_4613" class="t s3_4613">IA32_VMX_ENTRY_CTLS </span><span id="tt_4613" class="t s3_4613">Unique </span><span id="tu_4613" class="t s3_4613">Capability Reporting Register of VM-Entry Controls (R/O) </span>
<span id="tv_4613" class="t s3_4613">See Table 2-2. </span>
<span id="tw_4613" class="t s3_4613">See Appendix A.5, “VM-Entry Controls.” </span>
<span id="tx_4613" class="t s3_4613">485H </span><span id="ty_4613" class="t s3_4613">1157 </span><span id="tz_4613" class="t s3_4613">IA32_VMX_MISC </span><span id="t10_4613" class="t s3_4613">Unique </span><span id="t11_4613" class="t s3_4613">Reporting Register of Miscellaneous VMX Capabilities </span>
<span id="t12_4613" class="t s3_4613">(R/O) </span>
<span id="t13_4613" class="t s3_4613">See Table 2-2. </span>
<span id="t14_4613" class="t s3_4613">See Appendix A.6, “Miscellaneous Data.” </span>
<span id="t15_4613" class="t s3_4613">486H </span><span id="t16_4613" class="t s3_4613">1158 </span><span id="t17_4613" class="t s3_4613">IA32_VMX_CR0_FIXED0 </span><span id="t18_4613" class="t s3_4613">Unique </span><span id="t19_4613" class="t s3_4613">Capability Reporting Register of CR0 Bits Fixed to 0 (R/O) </span>
<span id="t1a_4613" class="t s3_4613">See Table 2-2. </span>
<span id="t1b_4613" class="t s3_4613">See Appendix A.7, “VMX-Fixed Bits in CR0.” </span>
<span id="t1c_4613" class="t s3_4613">487H </span><span id="t1d_4613" class="t s3_4613">1159 </span><span id="t1e_4613" class="t s3_4613">IA32_VMX_CR0_FIXED1 </span><span id="t1f_4613" class="t s3_4613">Unique </span><span id="t1g_4613" class="t s3_4613">Capability Reporting Register of CR0 Bits Fixed to 1 (R/O) </span>
<span id="t1h_4613" class="t s3_4613">See Table 2-2. </span>
<span id="t1i_4613" class="t s3_4613">See Appendix A.7, “VMX-Fixed Bits in CR0.” </span>
<span id="t1j_4613" class="t s3_4613">488H </span><span id="t1k_4613" class="t s3_4613">1160 </span><span id="t1l_4613" class="t s3_4613">IA32_VMX_CR4_FIXED0 </span><span id="t1m_4613" class="t s3_4613">Unique </span><span id="t1n_4613" class="t s3_4613">Capability Reporting Register of CR4 Bits Fixed to 0 (R/O) </span>
<span id="t1o_4613" class="t s3_4613">See Table 2-2. </span>
<span id="t1p_4613" class="t s3_4613">See Appendix A.8, “VMX-Fixed Bits in CR4.” </span>
<span id="t1q_4613" class="t s3_4613">489H </span><span id="t1r_4613" class="t s3_4613">1161 </span><span id="t1s_4613" class="t s3_4613">IA32_VMX_CR4_FIXED1 </span><span id="t1t_4613" class="t s3_4613">Unique </span><span id="t1u_4613" class="t s3_4613">Capability Reporting Register of CR4 Bits Fixed to 1 (R/O) </span>
<span id="t1v_4613" class="t s3_4613">See Table 2-2. </span>
<span id="t1w_4613" class="t s3_4613">See Appendix A.8, “VMX-Fixed Bits in CR4.” </span>
<span id="t1x_4613" class="t s3_4613">48AH </span><span id="t1y_4613" class="t s3_4613">1162 </span><span id="t1z_4613" class="t s3_4613">IA32_VMX_VMCS_ENUM </span><span id="t20_4613" class="t s3_4613">Unique </span><span id="t21_4613" class="t s3_4613">Capability Reporting Register of VMCS Field Enumeration </span>
<span id="t22_4613" class="t s3_4613">(R/O) </span>
<span id="t23_4613" class="t s3_4613">See Table 2-2. </span>
<span id="t24_4613" class="t s3_4613">See Appendix A.9, “VMCS Enumeration.” </span>
<span id="t25_4613" class="t s3_4613">48BH </span><span id="t26_4613" class="t s3_4613">1163 </span><span id="t27_4613" class="t s3_4613">IA32_VMX_PROCBASED_CTLS2 </span><span id="t28_4613" class="t s3_4613">Unique </span><span id="t29_4613" class="t s3_4613">Capability Reporting Register of Secondary Processor- </span>
<span id="t2a_4613" class="t s3_4613">Based VM-Execution Controls (R/O) </span>
<span id="t2b_4613" class="t s3_4613">See Appendix A.3, “VM-Execution Controls.” </span>
<span id="t2c_4613" class="t s3_4613">600H </span><span id="t2d_4613" class="t s3_4613">1536 </span><span id="t2e_4613" class="t s3_4613">IA32_DS_AREA </span><span id="t2f_4613" class="t s3_4613">Unique </span><span id="t2g_4613" class="t s3_4613">DS Save Area (R/W) </span>
<span id="t2h_4613" class="t s3_4613">See Table 2-2. </span>
<span id="t2i_4613" class="t s3_4613">See Section 20.6.3.4, “Debug Store (DS) Mechanism.” </span>
<span id="t2j_4613" class="t s3_4613">C000_ </span>
<span id="t2k_4613" class="t s3_4613">0080H </span>
<span id="t2l_4613" class="t s3_4613">IA32_EFER </span><span id="t2m_4613" class="t s3_4613">Unique </span><span id="t2n_4613" class="t s3_4613">Extended Feature Enables </span>
<span id="t2o_4613" class="t s3_4613">See Table 2-2. </span>
<span id="t2p_4613" class="t s4_4613">Table 2-4. </span><span id="t2q_4613" class="t s4_4613">MSRs in the 45 nm and 32 nm Intel Atom® Processor Family (Contd.) </span>
<span id="t2r_4613" class="t s5_4613">Register </span>
<span id="t2s_4613" class="t s5_4613">Address </span><span id="t2t_4613" class="t s5_4613">Register Name / Bit Fields </span>
<span id="t2u_4613" class="t s5_4613">Shared/ </span>
<span id="t2v_4613" class="t s5_4613">Unique </span><span id="t2w_4613" class="t s5_4613">Bit Description </span>
<span id="t2x_4613" class="t s5_4613">Hex </span><span id="t2y_4613" class="t s5_4613">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
