#-----------------------------------------------------------
# Vivado v2024.2.1 (64-bit)
# SW Build 5266912 on Sun Dec 15 09:03:24 MST 2024
# IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
# SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
# Start of session at: Sat Mar 15 20:17:42 2025
# Process ID         : 16572
# Current directory  : C:/FPGA/logtel/blk_mem_gen_0_ex
# Command line       : vivado.exe -notrace -source c:/FPGA/logtel/lab20_AXI/lab20_AXI.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ex.tcl
# Log file           : C:/FPGA/logtel/blk_mem_gen_0_ex/vivado.log
# Journal file       : C:/FPGA/logtel/blk_mem_gen_0_ex\vivado.jou
# Running On         : dvirhersh_comp
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12450H
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 16857 MB
# Swap memory        : 12893 MB
# Total Virtual      : 29750 MB
# Available Virtual  : 4550 MB
#-----------------------------------------------------------
start_gui
source c:/FPGA/logtel/lab20_AXI/lab20_AXI.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2024.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
create_project: Time (s): cpu = 00:00:59 ; elapsed = 00:00:27 . Memory (MB): peak = 1281.883 ; gain = 243.039
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'blk_mem_gen_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'blk_mem_gen_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'blk_mem_gen_0'. Target already exists and is up to date.
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Rebuilding top IP...
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (AMD Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Xilinx/Vivado/2024.2/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xsim/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xsim/blk_mem_gen_0.bmj'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xsim/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Siemens ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/modelsim/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/modelsim/blk_mem_gen_0.bmj'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/modelsim/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Siemens Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/questa/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/questa/blk_mem_gen_0.bmj'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/questa/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/riviera/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/riviera/blk_mem_gen_0.bmj'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/riviera/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.cache/compile_simlib/activehdl'
INFO: [exportsim-Tcl-29] Script generated: 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/activehdl/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/activehdl/blk_mem_gen_0.bmj'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/activehdl/summary.log'
export_ip_user_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1295.035 ; gain = 0.000
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'blk_mem_gen_0_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'blk_mem_gen_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj blk_mem_gen_0_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj blk_mem_gen_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/blk_mem_gen_0_ex/imports/bmg_tb_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/blk_mem_gen_0_ex/imports/axi_checker.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_CHECKER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/blk_mem_gen_0_ex/imports/blk_mem_gen_0_exdes.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_exdes'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/blk_mem_gen_0_ex/imports/blk_mem_gen_0_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/blk_mem_gen_0_ex/imports/bmg_axi_protocol_chkr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BMG_AXI_FULL_PROTOCOL_CHKR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/blk_mem_gen_0_ex/imports/bmg_stim_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BMG_STIM_GEN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/blk_mem_gen_0_ex/imports/data_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DATA_GEN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/blk_mem_gen_0_ex/imports/random.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RANDOM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/blk_mem_gen_0_ex/imports/blk_mem_gen_0_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_tb'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1814.047 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_10 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot blk_mem_gen_0_tb_behav xil_defaultlib.blk_mem_gen_0_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_10 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot blk_mem_gen_0_tb_behav xil_defaultlib.blk_mem_gen_0_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.bmg_tb_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral of entity xil_defaultlib.RANDOM [\RANDOM(width=8,seed=5)\]
Compiling architecture behavioral of entity xil_defaultlib.RANDOM [\RANDOM(width=8,seed=4)\]
Compiling architecture behavioral of entity xil_defaultlib.RANDOM [\RANDOM(width=8,seed=3)\]
Compiling architecture behavioral of entity xil_defaultlib.RANDOM [\RANDOM(width=8)\]
Compiling architecture data_gen_arch of entity xil_defaultlib.DATA_GEN [data_gen_default]
Compiling architecture checker_arch of entity xil_defaultlib.AXI_CHECKER [axi_checker_default]
Compiling architecture behavioral of entity xil_defaultlib.BMG_AXI_FULL_PROTOCOL_CHKR [bmg_axi_full_protocol_chkr_defau...]
Compiling architecture behavioral of entity xil_defaultlib.BMG_STIM_GEN [bmg_stim_gen_default]
Compiling module blk_mem_gen_v8_4_10.beh_vlog_ff_clr_v8_4(INIT=1'b0)
Compiling module blk_mem_gen_v8_4_10.beh_vlog_ff_pre_v8_4(INIT=1'b1)
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_10.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_10.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_10.beh_vlog_ff_ce_clr_v8_4(INIT=1'b...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_10.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_10.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_10.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_10.blk_mem_gen_v8_4_10_output_stage...
Compiling module blk_mem_gen_v8_4_10.blk_mem_gen_v8_4_10_output_stage...
Compiling module blk_mem_gen_v8_4_10.blk_mem_gen_v8_4_10_softecc_outp...
Compiling module blk_mem_gen_v8_4_10.blk_mem_gen_v8_4_10_mem_module(C...
Compiling module blk_mem_gen_v8_4_10.blk_mem_gen_v8_4_10(C_FAMILY="ar...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture amd of entity xil_defaultlib.blk_mem_gen_0_wrapper [blk_mem_gen_0_wrapper_default]
Compiling architecture blk_mem_gen_0_exdes_arch of entity xil_defaultlib.blk_mem_gen_0_exdes [blk_mem_gen_0_exdes_default]
Compiling architecture blk_mem_gen_0_tb_arch of entity xil_defaultlib.blk_mem_gen_0_tb
Built simulation snapshot blk_mem_gen_0_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 1814.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "blk_mem_gen_0_tb_behav -key {Behavioral:sim_1:Functional:blk_mem_gen_0_tb} -tclbatch {blk_mem_gen_0_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source blk_mem_gen_0_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module blk_mem_gen_0_tb.blk_mem_gen_0_exdes_inst.BMG_PORT.bmg0.inst.axi_mem_module.blk_mem_gen_v8_4_10_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1814.047 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'blk_mem_gen_0_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:45 . Memory (MB): peak = 1814.047 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1 ms
Block Memory Generator module blk_mem_gen_0_tb.blk_mem_gen_0_exdes_inst.BMG_PORT.bmg0.inst.axi_mem_module.blk_mem_gen_v8_4_10_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
save_wave_config {C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_tb_behav.wcfg
set_property xsim.view C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_tb_behav.wcfg [get_filesets sim_1]
save_wave_config {C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_tb_behav.wcfg}
save_wave_config {C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_tb_behav.wcfg}
create_bd_design "design_1"
Wrote  : <C:\FPGA\logtel\blk_mem_gen_0_ex\blk_mem_gen_0_ex.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2024.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2024.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2024.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
set_property board_part digilentinc.com:nexys-a7-100t:part0:1.3 [current_project]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:jtag_axi:1.2 jtag_axi_0
endgroup
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : <C:\FPGA\logtel\blk_mem_gen_0_ex\blk_mem_gen_0_ex.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_axi_uartlite_0_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:ip:axi_uartlite:2.0 [get_ips  design_1_axi_uartlite_0_0] -log ip_upgrade.log
Upgrading 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_axi_uartlite_0_0 to use current project options
Wrote  : <C:\FPGA\logtel\blk_mem_gen_0_ex\blk_mem_gen_0_ex.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/FPGA/logtel/blk_mem_gen_0_ex/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_axi_uartlite_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/jtag_axi_0/Data' to master interface '/jtag_axi_0/M_AXI'. Please either complete or remove this path to resolve.
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_uartlite_0/s_axi_aclk
/jtag_axi_0/aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/jtag_axi_0/M_AXI} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2390.504 ; gain = 0.000
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/jtag_axi_0/Data' at <0x4060_0000 [ 64K ]>.
apply_bd_automation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2390.504 ; gain = 0.000
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {usb_uart ( USB UART ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_uartlite_0]
INFO: [board_rule 100-100] set_property CONFIG.UARTLITE_BOARD_INTERFACE usb_uart [get_bd_cells /axi_uartlite_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 usb_uart
INFO: [BoardRule 102-9] connect_bd_intf_net /usb_uart /axi_uartlite_0/UART
endgroup
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz/reset]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz/clk_in1]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_uartlite_0/rx]
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_0/rx> is being overridden by the user with net <rx_0_1>. This pin will not be connected as a part of interface connection <UART>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_uartlite_0/tx]
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_0/tx> is being overridden by the user with net <axi_uartlite_0_tx>. This pin will not be connected as a part of interface connection <UART>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_uartlite_0/interrupt]
endgroup
set_property name interrupt [get_bd_ports interrupt_0]
set_property name tx [get_bd_ports tx_0]
delete_bd_objs [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_intf_ports usb_uart]
save_bd_design
Wrote  : <C:\FPGA\logtel\blk_mem_gen_0_ex\blk_mem_gen_0_ex.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout
set_property name rx [get_bd_ports rx_0]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_100M/ext_reset_in]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /rst_clk_wiz_100M]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /rst_clk_wiz_100M]
INFO: [BoardRule 102-10] create_bd_port -dir I reset -type rst
INFO: [BoardRule 102-7] set_property CONFIG.POLARITY ACTIVE_LOW /reset
INFO: [BoardRule 102-15] connect_bd_net /reset /rst_clk_wiz_100M/ext_reset_in
INFO: [BoardRule 102-18] set_property CONFIG.POLARITY ACTIVE_LOW /reset
save_bd_design
Wrote  : <C:\FPGA\logtel\blk_mem_gen_0_ex\blk_mem_gen_0_ex.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
set_property name reset_1 [get_bd_ports reset_0]
set_property name clk_in1 [get_bd_ports clk_in1_0]
save_bd_design
Wrote  : <C:\FPGA\logtel\blk_mem_gen_0_ex\blk_mem_gen_0_ex.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
CRITICAL WARNING: [BD 41-1358] IP interface /axi_uartlite_0/UART has associated board param UARTLITE_BOARD_INTERFACE, which is set to board part interface usb_uart, but IP interface is not connected to any external port. To apply board automation generated constraints, please make it external.
validate_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2390.504 ; gain = 0.000
regenerate_bd_layout
save_bd_design
Wrote  : <C:\FPGA\logtel\blk_mem_gen_0_ex\blk_mem_gen_0_ex.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
add_files -fileset constrs_1 -norecurse {{C:/FPGA/logtel/lab20_AXI/bh_llb (1).xdc}}
ERROR: [Vivado 12-385] Illegal file or directory name 'C:/FPGA/logtel/lab20_AXI/bh_llb (1).xdc'
add_files -fileset constrs_1 -norecurse {{C:/FPGA/logtel/lab20_AXI/bh_llb (1).xdc}}
ERROR: [Vivado 12-385] Illegal file or directory name 'C:/FPGA/logtel/lab20_AXI/bh_llb (1).xdc'
add_files -fileset constrs_1 -norecurse {{C:/FPGA/logtel/blk_mem_gen_0_ex/bh_llb (1).xdc}}
ERROR: [Vivado 12-385] Illegal file or directory name 'C:/FPGA/logtel/blk_mem_gen_0_ex/bh_llb (1).xdc'
add_files -fileset constrs_1 -norecurse {{C:/FPGA/logtel/blk_mem_gen_0_ex/bh_llb (1).xdc}}
ERROR: [Vivado 12-385] Illegal file or directory name 'C:/FPGA/logtel/blk_mem_gen_0_ex/bh_llb (1).xdc'
add_files -fileset constrs_1 -norecurse C:/FPGA/logtel/blk_mem_gen_0_ex/bh_llb.xdc
source C:/FPGA/logtel/blk_mem_gen_0_ex/bh_demo_uart_transsmit.tcl
WARNING: [Labtoolstcl 44-226] No matching hw_axi were found
# reset_hw_axi [get_hw_axis hw_axi_1]
ERROR: [Labtoolstcl 44-229] Required <hw_axis> argument is empty.
validate_bd_design -force
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
CRITICAL WARNING: [BD 41-1358] IP interface /axi_uartlite_0/UART has associated board param UARTLITE_BOARD_INTERFACE, which is set to board part interface usb_uart, but IP interface is not connected to any external port. To apply board automation generated constraints, please make it external.
open_bd_design {C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
save_bd_design
Wrote  : <C:\FPGA\logtel\blk_mem_gen_0_ex\blk_mem_gen_0_ex.srcs\sources_1\bd\design_1\design_1.bd> 
delete_bd_objs [get_bd_nets clk_wiz_locked] [get_bd_nets reset_1] [get_bd_cells rst_clk_wiz_100M]
delete_bd_objs [get_bd_ports reset]
regenerate_bd_layout
validate_bd_design
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_uartlite_0/s_axi_aresetn
/jtag_axi_0/aresetn
/axi_smc/aresetn

CRITICAL WARNING: [BD 41-1358] IP interface /axi_uartlite_0/UART has associated board param UARTLITE_BOARD_INTERFACE, which is set to board part interface usb_uart, but IP interface is not connected to any external port. To apply board automation generated constraints, please make it external.
regenerate_bd_layout
regenerate_bd_layout
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
regenerate_bd_layout
connect_bd_net [get_bd_pins clk_wiz/locked] [get_bd_pins jtag_axi_0/aresetn]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins clk_wiz/locked] [get_bd_pins jtag_axi_0/aresetn]'
delete_bd_objs [get_bd_nets rst_clk_wiz_100M_peripheral_aresetn]
startgroup
make_bd_pins_external  [get_bd_pins jtag_axi_0/aresetn]
endgroup
regenerate_bd_layout
validate_bd_design
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
CRITICAL WARNING: [BD 41-1348] Reset pin /jtag_axi_0/aresetn (associated clock /jtag_axi_0/aclk) is connected to asynchronous reset source /aresetn_0.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz/clk_out1.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
CRITICAL WARNING: [BD 41-1358] IP interface /axi_uartlite_0/UART has associated board param UARTLITE_BOARD_INTERFACE, which is set to board part interface usb_uart, but IP interface is not connected to any external port. To apply board automation generated constraints, please make it external.
connect_bd_net [get_bd_ports aresetn_0] [get_bd_pins axi_smc/aresetn]
regenerate_bd_layout
connect_bd_net [get_bd_ports aresetn_0] [get_bd_pins axi_uartlite_0/s_axi_aresetn]
save_bd_design
Wrote  : <C:\FPGA\logtel\blk_mem_gen_0_ex\blk_mem_gen_0_ex.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_uartlite_0/s_axi_aresetn (associated clock /axi_uartlite_0/s_axi_aclk) is connected to asynchronous reset source /aresetn_0.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /jtag_axi_0/aresetn (associated clock /jtag_axi_0/aclk) is connected to asynchronous reset source /aresetn_0.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz/clk_out1.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
CRITICAL WARNING: [BD 41-1358] IP interface /axi_uartlite_0/UART has associated board param UARTLITE_BOARD_INTERFACE, which is set to board part interface usb_uart, but IP interface is not connected to any external port. To apply board automation generated constraints, please make it external.
save_bd_design
Wrote  : <C:\FPGA\logtel\blk_mem_gen_0_ex\blk_mem_gen_0_ex.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout
source C:/FPGA/logtel/blk_mem_gen_0_ex/bh_demo_uart_transsmit.tcl
WARNING: [Labtoolstcl 44-226] No matching hw_axi were found
# reset_hw_axi [get_hw_axis hw_axi_1]
ERROR: [Labtoolstcl 44-229] Required <hw_axis> argument is empty.
regenerate_bd_layout
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Sat Mar 15 21:20:51 2025] Launched synth_1...
Run output will be captured here: C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.runs/synth_1/runme.log
[Sat Mar 15 21:20:51 2025] Launched impl_1...
Run output will be captured here: C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.runs/synth_1/blk_mem_gen_0_exdes.dcp to C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Sat Mar 15 21:26:41 2025] Launched synth_1...
Run output will be captured here: C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Sat Mar 15 21:28:55 2025] Launched impl_1...
Run output will be captured here: C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.runs/impl_1/runme.log
open_bd_design {C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/bd/design_1/design_1.bd}
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2390.504 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2390.504 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2613.156 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2613.156 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2613.156 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2613.156 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2613.156 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 2613.156 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 2613.156 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2613.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances

open_run: Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 2920.402 ; gain = 529.898
make_wrapper -files [get_files C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1358] IP interface /axi_uartlite_0/UART has associated board param UARTLITE_BOARD_INTERFACE, which is set to board part interface usb_uart, but IP interface is not connected to any external port. To apply board automation generated constraints, please make it external.
Wrote  : <C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
add_files -norecurse c:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
open_bd_design {C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_uartlite_0/UART]
endgroup
save_bd_design
Wrote  : <C:\FPGA\logtel\blk_mem_gen_0_ex\blk_mem_gen_0_ex.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
delete_bd_objs [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_intf_ports UART_0]
save_bd_design
Wrote  : <C:\FPGA\logtel\blk_mem_gen_0_ex\blk_mem_gen_0_ex.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_uartlite_0/s_axi_aresetn (associated clock /axi_uartlite_0/s_axi_aclk) is connected to asynchronous reset source /aresetn_0.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /jtag_axi_0/aresetn (associated clock /jtag_axi_0/aclk) is connected to asynchronous reset source /aresetn_0.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz/clk_out1.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
CRITICAL WARNING: [BD 41-1358] IP interface /axi_uartlite_0/UART has associated board param UARTLITE_BOARD_INTERFACE, which is set to board part interface usb_uart, but IP interface is not connected to any external port. To apply board automation generated constraints, please make it external.
Wrote  : <C:\FPGA\logtel\blk_mem_gen_0_ex\blk_mem_gen_0_ex.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\FPGA\logtel\blk_mem_gen_0_ex\blk_mem_gen_0_ex.gen\sources_1\bd\design_1\hdl\design_1_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FPGA\logtel\blk_mem_gen_0_ex\imports\blk_mem_gen_0_exdes.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\FPGA\logtel\blk_mem_gen_0_ex\blk_mem_gen_0_ex.gen\sources_1\bd\design_1\hdl\design_1_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\FPGA\logtel\blk_mem_gen_0_ex\blk_mem_gen_0_ex.gen\sources_1\bd\design_1\hdl\design_1_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Sat Mar 15 21:35:53 2025] Launched impl_1...
Run output will be captured here: C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.runs/impl_1/runme.log
