

================================================================
== Vitis HLS Report for 'runTestAfterInit'
================================================================
* Date:           Fri Oct 14 18:01:23 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  13.694 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+----------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline |
    |   min   |   max   |    min   |    max    | min |  max |   Type   |
    +---------+---------+----------+-----------+-----+------+----------+
    |       73|     1281|  1.314 us|  23.058 us|   74|  1282|  dataflow|
    +---------+---------+----------+-----------+-----+------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 13.1>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%inputAOV_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %inputAOV"   --->   Operation 3 'read' 'inputAOV_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [2/2] (13.1ns)   --->   "%call_ln0 = call void @runTestAfterInit_Block_entry92_proc6, i64 %inputAOV_read, i512 %gmem, i8 %errorInTask, i288 %outcomeInRam, i16 %failedTask, i8 %p_ZL22failedTaskExecutionIds_0, i8 %p_ZL22failedTaskExecutionIds_1, i8 %p_ZL22failedTaskExecutionIds_2, i8 %p_ZL22failedTaskExecutionIds_3, i8 %p_ZL22failedTaskExecutionIds_4, i8 %p_ZL22failedTaskExecutionIds_5, i8 %p_ZL22failedTaskExecutionIds_6, i8 %p_ZL22failedTaskExecutionIds_7, i8 %p_ZL22failedTaskExecutionIds_8, i8 %p_ZL22failedTaskExecutionIds_9, i8 %p_ZL22failedTaskExecutionIds_10, i8 %p_ZL22failedTaskExecutionIds_11, i8 %p_ZL22failedTaskExecutionIds_12, i8 %p_ZL22failedTaskExecutionIds_13, i8 %p_ZL22failedTaskExecutionIds_14, i8 %p_ZL22failedTaskExecutionIds_15, i8 %n_regions_V, i32 %regions, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5"   --->   Operation 4 'call' 'call_ln0' <Predicate = true> <Delay = 13.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_2"   --->   Operation 5 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i288 %outcomeInRam, i64 666, i64 207, i64 1"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %errorInTask, i64 666, i64 207, i64 1"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty_6, i32 0, i32 0, void @empty_2, i32 1, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %errorInTask, void @empty_6, i32 0, i32 0, void @empty_2, i32 1, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_3, i32 0, i32 0, void @empty_2, i32 64, i32 0, void @empty_1, void @empty_10, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specreset_ln701 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_0, i64 1, void @empty_2" [detector_solid/abs_solid_detector.cpp:701]   --->   Operation 11 'specreset' 'specreset_ln701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specreset_ln701 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_1, i64 1, void @empty_2" [detector_solid/abs_solid_detector.cpp:701]   --->   Operation 12 'specreset' 'specreset_ln701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specreset_ln701 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_10, i64 1, void @empty_2" [detector_solid/abs_solid_detector.cpp:701]   --->   Operation 13 'specreset' 'specreset_ln701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specreset_ln701 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_11, i64 1, void @empty_2" [detector_solid/abs_solid_detector.cpp:701]   --->   Operation 14 'specreset' 'specreset_ln701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specreset_ln701 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_12, i64 1, void @empty_2" [detector_solid/abs_solid_detector.cpp:701]   --->   Operation 15 'specreset' 'specreset_ln701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specreset_ln701 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_13, i64 1, void @empty_2" [detector_solid/abs_solid_detector.cpp:701]   --->   Operation 16 'specreset' 'specreset_ln701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specreset_ln701 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_14, i64 1, void @empty_2" [detector_solid/abs_solid_detector.cpp:701]   --->   Operation 17 'specreset' 'specreset_ln701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specreset_ln701 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_15, i64 1, void @empty_2" [detector_solid/abs_solid_detector.cpp:701]   --->   Operation 18 'specreset' 'specreset_ln701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specreset_ln701 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_2, i64 1, void @empty_2" [detector_solid/abs_solid_detector.cpp:701]   --->   Operation 19 'specreset' 'specreset_ln701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specreset_ln701 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_3, i64 1, void @empty_2" [detector_solid/abs_solid_detector.cpp:701]   --->   Operation 20 'specreset' 'specreset_ln701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specreset_ln701 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_4, i64 1, void @empty_2" [detector_solid/abs_solid_detector.cpp:701]   --->   Operation 21 'specreset' 'specreset_ln701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specreset_ln701 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_5, i64 1, void @empty_2" [detector_solid/abs_solid_detector.cpp:701]   --->   Operation 22 'specreset' 'specreset_ln701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specreset_ln701 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_6, i64 1, void @empty_2" [detector_solid/abs_solid_detector.cpp:701]   --->   Operation 23 'specreset' 'specreset_ln701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specreset_ln701 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_7, i64 1, void @empty_2" [detector_solid/abs_solid_detector.cpp:701]   --->   Operation 24 'specreset' 'specreset_ln701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specreset_ln701 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_8, i64 1, void @empty_2" [detector_solid/abs_solid_detector.cpp:701]   --->   Operation 25 'specreset' 'specreset_ln701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specreset_ln701 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_9, i64 1, void @empty_2" [detector_solid/abs_solid_detector.cpp:701]   --->   Operation 26 'specreset' 'specreset_ln701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i288 %outcomeInRam"   --->   Operation 27 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln0 = call void @runTestAfterInit_Block_entry92_proc6, i64 %inputAOV_read, i512 %gmem, i8 %errorInTask, i288 %outcomeInRam, i16 %failedTask, i8 %p_ZL22failedTaskExecutionIds_0, i8 %p_ZL22failedTaskExecutionIds_1, i8 %p_ZL22failedTaskExecutionIds_2, i8 %p_ZL22failedTaskExecutionIds_3, i8 %p_ZL22failedTaskExecutionIds_4, i8 %p_ZL22failedTaskExecutionIds_5, i8 %p_ZL22failedTaskExecutionIds_6, i8 %p_ZL22failedTaskExecutionIds_7, i8 %p_ZL22failedTaskExecutionIds_8, i8 %p_ZL22failedTaskExecutionIds_9, i8 %p_ZL22failedTaskExecutionIds_10, i8 %p_ZL22failedTaskExecutionIds_11, i8 %p_ZL22failedTaskExecutionIds_12, i8 %p_ZL22failedTaskExecutionIds_13, i8 %p_ZL22failedTaskExecutionIds_14, i8 %p_ZL22failedTaskExecutionIds_15, i8 %n_regions_V, i32 %regions, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln605 = ret" [detector_solid/abs_solid_detector.cpp:605]   --->   Operation 29 'ret' 'ret_ln605' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 13.1ns
The critical path consists of the following:
	wire read operation ('inputAOV_read') on port 'inputAOV' [52]  (0 ns)
	'call' operation ('call_ln0') to 'runTestAfterInit_Block_entry92_proc6' [53]  (13.1 ns)

 <State 2>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
