# Generated by Yosys 0.29+11 (git sha1 eb3eaeb79, gcc 11.4.0-1ubuntu1~22.04 -Og -fPIC)
autoidx 46
attribute \cellift 1
attribute \hdlname "\\test_module"
attribute \top 1
attribute \src "test_module.v:1.1-29.10"
module \test_module
  attribute \src "test_module.v:11.3-27.6"
  wire width 16 $0\d3[15:0]
  attribute \cellift 1
  attribute \src "test_module.v:11.3-27.6"
  wire width 16 $0\d3[15:0]_t0
  attribute \src "test_module.v:11.3-27.6"
  wire width 32 $0\out1[31:0]
  attribute \cellift 1
  attribute \src "test_module.v:11.3-27.6"
  wire width 32 $0\out1[31:0]_t0
  attribute \src "test_module.v:11.3-27.6"
  wire width 32 $0\out2[31:0]
  attribute \cellift 1
  attribute \src "test_module.v:11.3-27.6"
  wire width 32 $0\out2[31:0]_t0
  wire width 16 $auto$$auto$mux.cc:29:cellift_mux$15:0:$16
  wire width 16 $auto$$auto$mux.cc:29:cellift_mux$25:0:$26
  wire width 32 $auto$$auto$mux.cc:29:cellift_mux$32:0:$33
  wire width 32 $auto$$auto$mux.cc:29:cellift_mux$39:0:$40
  wire width 16 $auto$rtlil.cc:2429:And$18
  wire width 16 $auto$rtlil.cc:2429:And$20
  wire width 16 $auto$rtlil.cc:2429:And$28
  wire width 16 $auto$rtlil.cc:2429:And$30
  wire width 32 $auto$rtlil.cc:2429:And$35
  wire width 32 $auto$rtlil.cc:2429:And$37
  wire width 32 $auto$rtlil.cc:2429:And$42
  wire width 32 $auto$rtlil.cc:2429:And$44
  wire width 16 $auto$rtlil.cc:2496:Mux$13
  attribute \cellift 1
  wire width 16 $auto$rtlil.cc:2496:Mux$13_t0
  wire $procmux$7_CMP
  attribute \cellift 1
  wire $procmux$7_CMP_t0
  attribute \src "test_module.v:4.14-4.16"
  wire input 5 \c1
  attribute \cellift 1
  wire input 19 \c1_t0
  attribute \src "test_module.v:5.14-5.16"
  wire input 6 \c2
  attribute \cellift 1
  wire input 18 \c2_t0
  attribute \src "test_module.v:2.14-2.17"
  wire input 1 \clk
  attribute \src "test_module.v:3.20-3.22"
  wire width 32 input 3 \d1
  attribute \cellift 1
  wire width 32 input 17 \d1_t0
  attribute \src "test_module.v:3.24-3.26"
  wire width 32 input 4 \d2
  attribute \cellift 1
  wire width 32 input 16 \d2_t0
  attribute \src "test_module.v:9.14-9.16"
  wire width 16 \d3
  attribute \cellift 1
  attribute \src "test_module.v:9.14-9.16"
  wire width 16 \d3_t0
  attribute \src "test_module.v:6.21-6.25"
  wire width 32 output 7 \out1
  attribute \cellift 1
  wire width 32 output 11 \out1_t0
  attribute \src "test_module.v:7.15-7.25"
  wire output 8 \out1_valid
  attribute \cellift 1
  wire output 15 \out1_valid_t0
  attribute \src "test_module.v:6.27-6.31"
  wire width 32 output 9 \out2
  attribute \cellift 1
  wire width 32 output 14 \out2_t0
  attribute \src "test_module.v:7.27-7.37"
  wire output 10 \out2_valid
  attribute \cellift 1
  wire output 13 \out2_valid_t0
  attribute \src "test_module.v:2.19-2.22"
  wire input 2 \rst
  attribute \cellift 1
  wire input 12 \rst_t0
  attribute \taint_ff 1
  cell $adff $auto$adff.cc:30:cellift_adff$22
    parameter \ARST_POLARITY 0
    parameter \ARST_VALUE 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \ARST \rst
    connect \CLK \clk
    connect \D $0\out1[31:0]_t0
    connect \Q \out1_t0
  end
  attribute \taint_ff 1
  cell $adff $auto$adff.cc:30:cellift_adff$23
    parameter \ARST_POLARITY 0
    parameter \ARST_VALUE 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \ARST \rst
    connect \CLK \clk
    connect \D $0\out2[31:0]_t0
    connect \Q \out2_t0
  end
  attribute \taint_ff 1
  cell $dff $auto$dff.cc:25:cellift_dff$24
    parameter \CLK_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D $auto$rtlil.cc:2496:Mux$13_t0
    connect \Q \d3_t0
  end
  cell $not $auto$mux.cc:29:cellift_mux$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A { \rst \rst \rst \rst \rst \rst \rst \rst \rst \rst \rst \rst \rst \rst \rst \rst }
    connect \Y $auto$$auto$mux.cc:29:cellift_mux$15:0:$16
  end
  cell $not $auto$mux.cc:29:cellift_mux$25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A { \c2 \c2 \c2 \c2 \c2 \c2 \c2 \c2 \c2 \c2 \c2 \c2 \c2 \c2 \c2 \c2 }
    connect \Y $auto$$auto$mux.cc:29:cellift_mux$25:0:$26
  end
  cell $not $auto$mux.cc:29:cellift_mux$32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP }
    connect \Y $auto$$auto$mux.cc:29:cellift_mux$32:0:$33
  end
  cell $not $auto$mux.cc:29:cellift_mux$39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 }
    connect \Y $auto$$auto$mux.cc:29:cellift_mux$39:0:$40
  end
  cell $and $auto$mux.cc:50:cellift_mux$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $auto$$auto$mux.cc:29:cellift_mux$15:0:$16
    connect \B \d3_t0
    connect \Y $auto$rtlil.cc:2429:And$18
  end
  cell $and $auto$mux.cc:50:cellift_mux$27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $auto$$auto$mux.cc:29:cellift_mux$25:0:$26
    connect \B \d3_t0
    connect \Y $auto$rtlil.cc:2429:And$28
  end
  cell $and $auto$mux.cc:50:cellift_mux$34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $auto$$auto$mux.cc:29:cellift_mux$32:0:$33
    connect \B \out2_t0
    connect \Y $auto$rtlil.cc:2429:And$35
  end
  cell $and $auto$mux.cc:50:cellift_mux$41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $auto$$auto$mux.cc:29:cellift_mux$39:0:$40
    connect \B \out1_t0
    connect \Y $auto$rtlil.cc:2429:And$42
  end
  cell $and $auto$mux.cc:51:cellift_mux$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A { \rst \rst \rst \rst \rst \rst \rst \rst \rst \rst \rst \rst \rst \rst \rst \rst }
    connect \B $0\d3[15:0]_t0
    connect \Y $auto$rtlil.cc:2429:And$20
  end
  cell $and $auto$mux.cc:51:cellift_mux$29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A { \c2 \c2 \c2 \c2 \c2 \c2 \c2 \c2 \c2 \c2 \c2 \c2 \c2 \c2 \c2 \c2 }
    connect \B { 15'000000000000000 \c2_t0 }
    connect \Y $auto$rtlil.cc:2429:And$30
  end
  cell $and $auto$mux.cc:51:cellift_mux$36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP $procmux$7_CMP }
    connect \B \d2_t0
    connect \Y $auto$rtlil.cc:2429:And$37
  end
  cell $and $auto$mux.cc:51:cellift_mux$43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 \c1 }
    connect \B \d1_t0
    connect \Y $auto$rtlil.cc:2429:And$44
  end
  cell $or $auto$mux.cc:52:cellift_mux$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $auto$rtlil.cc:2429:And$18
    connect \B $auto$rtlil.cc:2429:And$20
    connect \Y $auto$rtlil.cc:2496:Mux$13_t0
  end
  cell $or $auto$mux.cc:52:cellift_mux$31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $auto$rtlil.cc:2429:And$28
    connect \B $auto$rtlil.cc:2429:And$30
    connect \Y $0\d3[15:0]_t0
  end
  cell $or $auto$mux.cc:52:cellift_mux$38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $auto$rtlil.cc:2429:And$35
    connect \B $auto$rtlil.cc:2429:And$37
    connect \Y $0\out2[31:0]_t0
  end
  cell $or $auto$mux.cc:52:cellift_mux$45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $auto$rtlil.cc:2429:And$42
    connect \B $auto$rtlil.cc:2429:And$44
    connect \Y $0\out1[31:0]_t0
  end
  cell $mux $auto$proc_dff.cc:309:proc_dff$12
    parameter \WIDTH 16
    connect \A \d3
    connect \B $0\d3[15:0]
    connect \S \rst
    connect \Y $auto$rtlil.cc:2496:Mux$13
  end
  attribute \src "test_module.v:11.3-27.6"
  cell $adff $procdff$10
    parameter \ARST_POLARITY 1'0
    parameter \ARST_VALUE 0
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \ARST \rst
    connect \CLK \clk
    connect \D $0\out1[31:0]
    connect \Q \out1
  end
  attribute \src "test_module.v:11.3-27.6"
  cell $adff $procdff$11
    parameter \ARST_POLARITY 1'0
    parameter \ARST_VALUE 0
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \ARST \rst
    connect \CLK \clk
    connect \D $0\out2[31:0]
    connect \Q \out2
  end
  attribute \src "test_module.v:11.3-27.6"
  cell $dff $procdff$14
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D $auto$rtlil.cc:2496:Mux$13
    connect \Q \d3
  end
  attribute \src "test_module.v:23.11-23.13|test_module.v:23.7-25.10"
  cell $mux $procmux$4
    parameter \WIDTH 16
    connect \A \d3
    connect \B { 15'000000000000000 \c2 }
    connect \S \c2
    connect \Y $0\d3[15:0]
  end
  attribute \src "test_module.v:19.11-19.13|test_module.v:19.7-21.10"
  cell $mux $procmux$6
    parameter \WIDTH 32
    connect \A \out2
    connect \B \d2
    connect \S $procmux$7_CMP
    connect \Y $0\out2[31:0]
  end
  attribute \src "test_module.v:16.11-16.13|test_module.v:16.7-18.10"
  cell $mux $procmux$8
    parameter \WIDTH 32
    connect \A \out1
    connect \B \d1
    connect \S \c1
    connect \Y $0\out1[31:0]
  end
  attribute \src "test_module.v:0.0-0.0"
  cell $reduce_bool $reduce_bool$test_module.v:0$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \d1
    connect \Y $procmux$7_CMP
  end
  connect \out2_valid \d3 [0]
  connect $procmux$7_CMP_t0 1'0
  connect \out2_valid_t0 \d3_t0 [0]
end
