
Example.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000086  00800100  000017b4  00001848  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000017b4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000f  00800186  00800186  000018ce  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  000018d0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  00001f9c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001e0  00000000  00000000  00002021  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000032a  00000000  00000000  00002201  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000246b  00000000  00000000  0000252b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001216  00000000  00000000  00004996  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001719  00000000  00000000  00005bac  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000002b0  00000000  00000000  000072c8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000510  00000000  00000000  00007578  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000824  00000000  00000000  00007a88  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000018  00000000  00000000  000082ac  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 46 00 	jmp	0x8c	; 0x8c <__ctors_end>
       4:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__vector_1>
       8:	0c 94 18 02 	jmp	0x430	; 0x430 <__vector_2>
       c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      10:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      14:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      18:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      1c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      20:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      24:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      28:	0c 94 85 03 	jmp	0x70a	; 0x70a <__vector_10>
      2c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      30:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      34:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      38:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      3c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      40:	0c 94 60 03 	jmp	0x6c0	; 0x6c0 <__vector_16>
      44:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      48:	0c 94 95 03 	jmp	0x72a	; 0x72a <__vector_18>
      4c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      50:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      54:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      58:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      5c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      60:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      64:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      68:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      6c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      70:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      74:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      78:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      7c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      80:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      84:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      88:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e1       	ldi	r29, 0x10	; 16
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	11 e0       	ldi	r17, 0x01	; 1
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	e4 eb       	ldi	r30, 0xB4	; 180
      a0:	f7 e1       	ldi	r31, 0x17	; 23
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a6 38       	cpi	r26, 0x86	; 134
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	11 e0       	ldi	r17, 0x01	; 1
      b4:	a6 e8       	ldi	r26, 0x86	; 134
      b6:	b1 e0       	ldi	r27, 0x01	; 1
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	a5 39       	cpi	r26, 0x95	; 149
      be:	b1 07       	cpc	r27, r17
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	0e 94 67 00 	call	0xce	; 0xce <main>
      c6:	0c 94 d8 0b 	jmp	0x17b0	; 0x17b0 <_exit>

000000ca <__bad_interrupt>:
      ca:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ce <main>:

void InitDotMatrix();
void DisplayDotMatrix(unsigned char ucRightNum, unsigned char ucLeftNum);

int main()
{
      ce:	df 93       	push	r29
      d0:	cf 93       	push	r28
      d2:	cd b7       	in	r28, 0x3d	; 61
      d4:	de b7       	in	r29, 0x3e	; 62
      d6:	2b 97       	sbiw	r28, 0x0b	; 11
      d8:	0f b6       	in	r0, 0x3f	; 63
      da:	f8 94       	cli
      dc:	de bf       	out	0x3e, r29	; 62
      de:	0f be       	out	0x3f, r0	; 63
      e0:	cd bf       	out	0x3d, r28	; 61
	char 			cTest;
	unsigned short 	usLoop 		= 0;
      e2:	1a 86       	std	Y+10, r1	; 0x0a
      e4:	19 86       	std	Y+9, r1	; 0x09
	unsigned short	index 		= 0;
      e6:	18 86       	std	Y+8, r1	; 0x08
      e8:	1f 82       	std	Y+7, r1	; 0x07
	unsigned short	usTest		= 0;
      ea:	1e 82       	std	Y+6, r1	; 0x06
      ec:	1d 82       	std	Y+5, r1	; 0x05
	unsigned short	usToggle 	= 0;
      ee:	1c 82       	std	Y+4, r1	; 0x04
      f0:	1b 82       	std	Y+3, r1	; 0x03
	unsigned short	usResult 	= 0;
      f2:	1a 82       	std	Y+2, r1	; 0x02
      f4:	19 82       	std	Y+1, r1	; 0x01

	InitCPU();
      f6:	0e 94 cd 04 	call	0x99a	; 0x99a <InitCPU>
	InitCMT0();
      fa:	0e 94 f7 04 	call	0x9ee	; 0x9ee <InitCMT0>
	InitUART0();
      fe:	0e 94 32 05 	call	0xa64	; 0xa64 <InitUART0>
     102:	01 c0       	rjmp	.+2      	; 0x106 <main+0x38>
			}
		}	
		DisplayDotMatrix(ucRightNum,ucLeftNum);	
		//******************************************
		*/
	};
     104:	00 00       	nop
//	InitDotMatrix();
//	xbSend("+++");
  	
	while(1)
	{						
		usLoop++;
     106:	89 85       	ldd	r24, Y+9	; 0x09
     108:	9a 85       	ldd	r25, Y+10	; 0x0a
     10a:	01 96       	adiw	r24, 0x01	; 1
     10c:	9a 87       	std	Y+10, r25	; 0x0a
     10e:	89 87       	std	Y+9, r24	; 0x09

		if((usLoop % 10000 ) == 0)
     110:	89 85       	ldd	r24, Y+9	; 0x09
     112:	9a 85       	ldd	r25, Y+10	; 0x0a
     114:	20 e1       	ldi	r18, 0x10	; 16
     116:	37 e2       	ldi	r19, 0x27	; 39
     118:	b9 01       	movw	r22, r18
     11a:	0e 94 6b 0b 	call	0x16d6	; 0x16d6 <__udivmodhi4>
     11e:	00 97       	sbiw	r24, 0x00	; 0
     120:	e9 f4       	brne	.+58     	; 0x15c <main+0x8e>
		{
			if(usToggle)
     122:	8b 81       	ldd	r24, Y+3	; 0x03
     124:	9c 81       	ldd	r25, Y+4	; 0x04
     126:	00 97       	sbiw	r24, 0x00	; 0
     128:	61 f0       	breq	.+24     	; 0x142 <main+0x74>
			{
				PORTA 		|= 0x01;			// Turn On LED1
     12a:	8b e3       	ldi	r24, 0x3B	; 59
     12c:	90 e0       	ldi	r25, 0x00	; 0
     12e:	2b e3       	ldi	r18, 0x3B	; 59
     130:	30 e0       	ldi	r19, 0x00	; 0
     132:	f9 01       	movw	r30, r18
     134:	20 81       	ld	r18, Z
     136:	21 60       	ori	r18, 0x01	; 1
     138:	fc 01       	movw	r30, r24
     13a:	20 83       	st	Z, r18
				usToggle 	= 0x0000;
     13c:	1c 82       	std	Y+4, r1	; 0x04
     13e:	1b 82       	std	Y+3, r1	; 0x03
     140:	0d c0       	rjmp	.+26     	; 0x15c <main+0x8e>
			}
			else
			{
				PORTA	 	&= ~(0x01);			// Turn Off LED1
     142:	8b e3       	ldi	r24, 0x3B	; 59
     144:	90 e0       	ldi	r25, 0x00	; 0
     146:	2b e3       	ldi	r18, 0x3B	; 59
     148:	30 e0       	ldi	r19, 0x00	; 0
     14a:	f9 01       	movw	r30, r18
     14c:	20 81       	ld	r18, Z
     14e:	2e 7f       	andi	r18, 0xFE	; 254
     150:	fc 01       	movw	r30, r24
     152:	20 83       	st	Z, r18
				usToggle 	= 0x0001;
     154:	81 e0       	ldi	r24, 0x01	; 1
     156:	90 e0       	ldi	r25, 0x00	; 0
     158:	9c 83       	std	Y+4, r25	; 0x04
     15a:	8b 83       	std	Y+3, r24	; 0x03
			}
		}
		
		if(usRxAck)
     15c:	80 91 8a 01 	lds	r24, 0x018A
     160:	90 91 8b 01 	lds	r25, 0x018B
     164:	00 97       	sbiw	r24, 0x00	; 0
     166:	71 f2       	breq	.-100    	; 0x104 <main+0x36>
		{
			PORTA &= ~(0x02);					// Turn Off LED2
     168:	8b e3       	ldi	r24, 0x3B	; 59
     16a:	90 e0       	ldi	r25, 0x00	; 0
     16c:	2b e3       	ldi	r18, 0x3B	; 59
     16e:	30 e0       	ldi	r19, 0x00	; 0
     170:	f9 01       	movw	r30, r18
     172:	20 81       	ld	r18, Z
     174:	2d 7f       	andi	r18, 0xFD	; 253
     176:	fc 01       	movw	r30, r24
     178:	20 83       	st	Z, r18
			PORTA &= ~(0x04);					// Turn Off LED3
     17a:	8b e3       	ldi	r24, 0x3B	; 59
     17c:	90 e0       	ldi	r25, 0x00	; 0
     17e:	2b e3       	ldi	r18, 0x3B	; 59
     180:	30 e0       	ldi	r19, 0x00	; 0
     182:	f9 01       	movw	r30, r18
     184:	20 81       	ld	r18, Z
     186:	2b 7f       	andi	r18, 0xFB	; 251
     188:	fc 01       	movw	r30, r24
     18a:	20 83       	st	Z, r18
			PORTA &= ~(0x08);					// Turn Off LED4
     18c:	8b e3       	ldi	r24, 0x3B	; 59
     18e:	90 e0       	ldi	r25, 0x00	; 0
     190:	2b e3       	ldi	r18, 0x3B	; 59
     192:	30 e0       	ldi	r19, 0x00	; 0
     194:	f9 01       	movw	r30, r18
     196:	20 81       	ld	r18, Z
     198:	27 7f       	andi	r18, 0xF7	; 247
     19a:	fc 01       	movw	r30, r24
     19c:	20 83       	st	Z, r18
			PORTA &= ~(0x10);					// Turn Off LED5	
     19e:	8b e3       	ldi	r24, 0x3B	; 59
     1a0:	90 e0       	ldi	r25, 0x00	; 0
     1a2:	2b e3       	ldi	r18, 0x3B	; 59
     1a4:	30 e0       	ldi	r19, 0x00	; 0
     1a6:	f9 01       	movw	r30, r18
     1a8:	20 81       	ld	r18, Z
     1aa:	2f 7e       	andi	r18, 0xEF	; 239
     1ac:	fc 01       	movw	r30, r24
     1ae:	20 83       	st	Z, r18
			usRxAck = 0;
     1b0:	10 92 8b 01 	sts	0x018B, r1
     1b4:	10 92 8a 01 	sts	0x018A, r1
			}
		}	
		DisplayDotMatrix(ucRightNum,ucLeftNum);	
		//******************************************
		*/
	};
     1b8:	a6 cf       	rjmp	.-180    	; 0x106 <main+0x38>

000001ba <InitDotMatrix>:
	return 0;

}

void InitDotMatrix()
{
     1ba:	df 93       	push	r29
     1bc:	cf 93       	push	r28
     1be:	cd b7       	in	r28, 0x3d	; 61
     1c0:	de b7       	in	r29, 0x3e	; 62

}
     1c2:	cf 91       	pop	r28
     1c4:	df 91       	pop	r29
     1c6:	08 95       	ret

000001c8 <__vector_1>:
extern unsigned char ucRightNum;

extern unsigned short usRxAck;

ISR(INT0_vect)
{
     1c8:	1f 92       	push	r1
     1ca:	0f 92       	push	r0
     1cc:	0f b6       	in	r0, 0x3f	; 63
     1ce:	0f 92       	push	r0
     1d0:	00 90 5b 00 	lds	r0, 0x005B
     1d4:	0f 92       	push	r0
     1d6:	11 24       	eor	r1, r1
     1d8:	1f 93       	push	r17
     1da:	2f 93       	push	r18
     1dc:	3f 93       	push	r19
     1de:	4f 93       	push	r20
     1e0:	5f 93       	push	r21
     1e2:	6f 93       	push	r22
     1e4:	7f 93       	push	r23
     1e6:	8f 93       	push	r24
     1e8:	9f 93       	push	r25
     1ea:	af 93       	push	r26
     1ec:	bf 93       	push	r27
     1ee:	ef 93       	push	r30
     1f0:	ff 93       	push	r31
     1f2:	df 93       	push	r29
     1f4:	cf 93       	push	r28
     1f6:	cd b7       	in	r28, 0x3d	; 61
     1f8:	de b7       	in	r29, 0x3e	; 62
     1fa:	6c 97       	sbiw	r28, 0x1c	; 28
     1fc:	de bf       	out	0x3e, r29	; 62
     1fe:	cd bf       	out	0x3d, r28	; 61
     200:	80 e0       	ldi	r24, 0x00	; 0
     202:	90 e0       	ldi	r25, 0x00	; 0
     204:	a0 e8       	ldi	r26, 0x80	; 128
     206:	b1 e4       	ldi	r27, 0x41	; 65
     208:	89 8f       	std	Y+25, r24	; 0x19
     20a:	9a 8f       	std	Y+26, r25	; 0x1a
     20c:	ab 8f       	std	Y+27, r26	; 0x1b
     20e:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     210:	69 8d       	ldd	r22, Y+25	; 0x19
     212:	7a 8d       	ldd	r23, Y+26	; 0x1a
     214:	8b 8d       	ldd	r24, Y+27	; 0x1b
     216:	9c 8d       	ldd	r25, Y+28	; 0x1c
     218:	20 e0       	ldi	r18, 0x00	; 0
     21a:	30 e0       	ldi	r19, 0x00	; 0
     21c:	4a e7       	ldi	r20, 0x7A	; 122
     21e:	55 e4       	ldi	r21, 0x45	; 69
     220:	0e 94 d4 07 	call	0xfa8	; 0xfa8 <__mulsf3>
     224:	dc 01       	movw	r26, r24
     226:	cb 01       	movw	r24, r22
     228:	8d 8b       	std	Y+21, r24	; 0x15
     22a:	9e 8b       	std	Y+22, r25	; 0x16
     22c:	af 8b       	std	Y+23, r26	; 0x17
     22e:	b8 8f       	std	Y+24, r27	; 0x18
#if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__)
	extern void __builtin_avr_delay_cycles(unsigned long);
	__builtin_avr_delay_cycles(__tmp);
#else
	if (__tmp < 1.0)
     230:	10 e0       	ldi	r17, 0x00	; 0
     232:	6d 89       	ldd	r22, Y+21	; 0x15
     234:	7e 89       	ldd	r23, Y+22	; 0x16
     236:	8f 89       	ldd	r24, Y+23	; 0x17
     238:	98 8d       	ldd	r25, Y+24	; 0x18
     23a:	20 e0       	ldi	r18, 0x00	; 0
     23c:	30 e0       	ldi	r19, 0x00	; 0
     23e:	40 e8       	ldi	r20, 0x80	; 128
     240:	5f e3       	ldi	r21, 0x3F	; 63
     242:	0e 94 2c 09 	call	0x1258	; 0x1258 <__ltsf2>
     246:	88 23       	and	r24, r24
     248:	0c f4       	brge	.+2      	; 0x24c <__vector_1+0x84>
     24a:	11 e0       	ldi	r17, 0x01	; 1
     24c:	11 23       	and	r17, r17
     24e:	29 f0       	breq	.+10     	; 0x25a <__vector_1+0x92>
		__ticks = 1;
     250:	81 e0       	ldi	r24, 0x01	; 1
     252:	90 e0       	ldi	r25, 0x00	; 0
     254:	9c 8b       	std	Y+20, r25	; 0x14
     256:	8b 8b       	std	Y+19, r24	; 0x13
     258:	43 c0       	rjmp	.+134    	; 0x2e0 <__vector_1+0x118>
	else if (__tmp > 65535)
     25a:	10 e0       	ldi	r17, 0x00	; 0
     25c:	6d 89       	ldd	r22, Y+21	; 0x15
     25e:	7e 89       	ldd	r23, Y+22	; 0x16
     260:	8f 89       	ldd	r24, Y+23	; 0x17
     262:	98 8d       	ldd	r25, Y+24	; 0x18
     264:	20 e0       	ldi	r18, 0x00	; 0
     266:	3f ef       	ldi	r19, 0xFF	; 255
     268:	4f e7       	ldi	r20, 0x7F	; 127
     26a:	57 e4       	ldi	r21, 0x47	; 71
     26c:	0e 94 cc 08 	call	0x1198	; 0x1198 <__gtsf2>
     270:	18 16       	cp	r1, r24
     272:	0c f4       	brge	.+2      	; 0x276 <__vector_1+0xae>
     274:	11 e0       	ldi	r17, 0x01	; 1
     276:	11 23       	and	r17, r17
     278:	49 f1       	breq	.+82     	; 0x2cc <__vector_1+0x104>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     27a:	69 8d       	ldd	r22, Y+25	; 0x19
     27c:	7a 8d       	ldd	r23, Y+26	; 0x1a
     27e:	8b 8d       	ldd	r24, Y+27	; 0x1b
     280:	9c 8d       	ldd	r25, Y+28	; 0x1c
     282:	20 e0       	ldi	r18, 0x00	; 0
     284:	30 e0       	ldi	r19, 0x00	; 0
     286:	40 e2       	ldi	r20, 0x20	; 32
     288:	51 e4       	ldi	r21, 0x41	; 65
     28a:	0e 94 d4 07 	call	0xfa8	; 0xfa8 <__mulsf3>
     28e:	dc 01       	movw	r26, r24
     290:	cb 01       	movw	r24, r22
     292:	bc 01       	movw	r22, r24
     294:	cd 01       	movw	r24, r26
     296:	0e 94 fa 05 	call	0xbf4	; 0xbf4 <__fixunssfsi>
     29a:	dc 01       	movw	r26, r24
     29c:	cb 01       	movw	r24, r22
     29e:	9c 8b       	std	Y+20, r25	; 0x14
     2a0:	8b 8b       	std	Y+19, r24	; 0x13
     2a2:	0f c0       	rjmp	.+30     	; 0x2c2 <__vector_1+0xfa>
     2a4:	80 e9       	ldi	r24, 0x90	; 144
     2a6:	91 e0       	ldi	r25, 0x01	; 1
     2a8:	9a 8b       	std	Y+18, r25	; 0x12
     2aa:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     2ac:	89 89       	ldd	r24, Y+17	; 0x11
     2ae:	9a 89       	ldd	r25, Y+18	; 0x12
     2b0:	01 97       	sbiw	r24, 0x01	; 1
     2b2:	f1 f7       	brne	.-4      	; 0x2b0 <__vector_1+0xe8>
     2b4:	9a 8b       	std	Y+18, r25	; 0x12
     2b6:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     2b8:	8b 89       	ldd	r24, Y+19	; 0x13
     2ba:	9c 89       	ldd	r25, Y+20	; 0x14
     2bc:	01 97       	sbiw	r24, 0x01	; 1
     2be:	9c 8b       	std	Y+20, r25	; 0x14
     2c0:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     2c2:	8b 89       	ldd	r24, Y+19	; 0x13
     2c4:	9c 89       	ldd	r25, Y+20	; 0x14
     2c6:	00 97       	sbiw	r24, 0x00	; 0
     2c8:	69 f7       	brne	.-38     	; 0x2a4 <__vector_1+0xdc>
     2ca:	14 c0       	rjmp	.+40     	; 0x2f4 <__vector_1+0x12c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     2cc:	6d 89       	ldd	r22, Y+21	; 0x15
     2ce:	7e 89       	ldd	r23, Y+22	; 0x16
     2d0:	8f 89       	ldd	r24, Y+23	; 0x17
     2d2:	98 8d       	ldd	r25, Y+24	; 0x18
     2d4:	0e 94 fa 05 	call	0xbf4	; 0xbf4 <__fixunssfsi>
     2d8:	dc 01       	movw	r26, r24
     2da:	cb 01       	movw	r24, r22
     2dc:	9c 8b       	std	Y+20, r25	; 0x14
     2de:	8b 8b       	std	Y+19, r24	; 0x13
     2e0:	8b 89       	ldd	r24, Y+19	; 0x13
     2e2:	9c 89       	ldd	r25, Y+20	; 0x14
     2e4:	98 8b       	std	Y+16, r25	; 0x10
     2e6:	8f 87       	std	Y+15, r24	; 0x0f
     2e8:	8f 85       	ldd	r24, Y+15	; 0x0f
     2ea:	98 89       	ldd	r25, Y+16	; 0x10
     2ec:	01 97       	sbiw	r24, 0x01	; 1
     2ee:	f1 f7       	brne	.-4      	; 0x2ec <__vector_1+0x124>
     2f0:	98 8b       	std	Y+16, r25	; 0x10
     2f2:	8f 87       	std	Y+15, r24	; 0x0f

	if(duty >= 245)
		duty = 0;
	*/

	while(~PIND & 0x01);
     2f4:	80 e3       	ldi	r24, 0x30	; 48
     2f6:	90 e0       	ldi	r25, 0x00	; 0
     2f8:	fc 01       	movw	r30, r24
     2fa:	80 81       	ld	r24, Z
     2fc:	88 2f       	mov	r24, r24
     2fe:	90 e0       	ldi	r25, 0x00	; 0
     300:	81 70       	andi	r24, 0x01	; 1
     302:	90 70       	andi	r25, 0x00	; 0
     304:	00 97       	sbiw	r24, 0x00	; 0
     306:	b1 f3       	breq	.-20     	; 0x2f4 <__vector_1+0x12c>
     308:	80 e0       	ldi	r24, 0x00	; 0
     30a:	90 e0       	ldi	r25, 0x00	; 0
     30c:	a0 e8       	ldi	r26, 0x80	; 128
     30e:	b1 e4       	ldi	r27, 0x41	; 65
     310:	8b 87       	std	Y+11, r24	; 0x0b
     312:	9c 87       	std	Y+12, r25	; 0x0c
     314:	ad 87       	std	Y+13, r26	; 0x0d
     316:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     318:	6b 85       	ldd	r22, Y+11	; 0x0b
     31a:	7c 85       	ldd	r23, Y+12	; 0x0c
     31c:	8d 85       	ldd	r24, Y+13	; 0x0d
     31e:	9e 85       	ldd	r25, Y+14	; 0x0e
     320:	20 e0       	ldi	r18, 0x00	; 0
     322:	30 e0       	ldi	r19, 0x00	; 0
     324:	4a e7       	ldi	r20, 0x7A	; 122
     326:	55 e4       	ldi	r21, 0x45	; 69
     328:	0e 94 d4 07 	call	0xfa8	; 0xfa8 <__mulsf3>
     32c:	dc 01       	movw	r26, r24
     32e:	cb 01       	movw	r24, r22
     330:	8f 83       	std	Y+7, r24	; 0x07
     332:	98 87       	std	Y+8, r25	; 0x08
     334:	a9 87       	std	Y+9, r26	; 0x09
     336:	ba 87       	std	Y+10, r27	; 0x0a
#if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__)
	extern void __builtin_avr_delay_cycles(unsigned long);
	__builtin_avr_delay_cycles(__tmp);
#else
	if (__tmp < 1.0)
     338:	10 e0       	ldi	r17, 0x00	; 0
     33a:	6f 81       	ldd	r22, Y+7	; 0x07
     33c:	78 85       	ldd	r23, Y+8	; 0x08
     33e:	89 85       	ldd	r24, Y+9	; 0x09
     340:	9a 85       	ldd	r25, Y+10	; 0x0a
     342:	20 e0       	ldi	r18, 0x00	; 0
     344:	30 e0       	ldi	r19, 0x00	; 0
     346:	40 e8       	ldi	r20, 0x80	; 128
     348:	5f e3       	ldi	r21, 0x3F	; 63
     34a:	0e 94 2c 09 	call	0x1258	; 0x1258 <__ltsf2>
     34e:	88 23       	and	r24, r24
     350:	0c f4       	brge	.+2      	; 0x354 <__vector_1+0x18c>
     352:	11 e0       	ldi	r17, 0x01	; 1
     354:	11 23       	and	r17, r17
     356:	29 f0       	breq	.+10     	; 0x362 <__vector_1+0x19a>
		__ticks = 1;
     358:	81 e0       	ldi	r24, 0x01	; 1
     35a:	90 e0       	ldi	r25, 0x00	; 0
     35c:	9e 83       	std	Y+6, r25	; 0x06
     35e:	8d 83       	std	Y+5, r24	; 0x05
     360:	43 c0       	rjmp	.+134    	; 0x3e8 <__vector_1+0x220>
	else if (__tmp > 65535)
     362:	10 e0       	ldi	r17, 0x00	; 0
     364:	6f 81       	ldd	r22, Y+7	; 0x07
     366:	78 85       	ldd	r23, Y+8	; 0x08
     368:	89 85       	ldd	r24, Y+9	; 0x09
     36a:	9a 85       	ldd	r25, Y+10	; 0x0a
     36c:	20 e0       	ldi	r18, 0x00	; 0
     36e:	3f ef       	ldi	r19, 0xFF	; 255
     370:	4f e7       	ldi	r20, 0x7F	; 127
     372:	57 e4       	ldi	r21, 0x47	; 71
     374:	0e 94 cc 08 	call	0x1198	; 0x1198 <__gtsf2>
     378:	18 16       	cp	r1, r24
     37a:	0c f4       	brge	.+2      	; 0x37e <__vector_1+0x1b6>
     37c:	11 e0       	ldi	r17, 0x01	; 1
     37e:	11 23       	and	r17, r17
     380:	49 f1       	breq	.+82     	; 0x3d4 <__vector_1+0x20c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     382:	6b 85       	ldd	r22, Y+11	; 0x0b
     384:	7c 85       	ldd	r23, Y+12	; 0x0c
     386:	8d 85       	ldd	r24, Y+13	; 0x0d
     388:	9e 85       	ldd	r25, Y+14	; 0x0e
     38a:	20 e0       	ldi	r18, 0x00	; 0
     38c:	30 e0       	ldi	r19, 0x00	; 0
     38e:	40 e2       	ldi	r20, 0x20	; 32
     390:	51 e4       	ldi	r21, 0x41	; 65
     392:	0e 94 d4 07 	call	0xfa8	; 0xfa8 <__mulsf3>
     396:	dc 01       	movw	r26, r24
     398:	cb 01       	movw	r24, r22
     39a:	bc 01       	movw	r22, r24
     39c:	cd 01       	movw	r24, r26
     39e:	0e 94 fa 05 	call	0xbf4	; 0xbf4 <__fixunssfsi>
     3a2:	dc 01       	movw	r26, r24
     3a4:	cb 01       	movw	r24, r22
     3a6:	9e 83       	std	Y+6, r25	; 0x06
     3a8:	8d 83       	std	Y+5, r24	; 0x05
     3aa:	0f c0       	rjmp	.+30     	; 0x3ca <__vector_1+0x202>
     3ac:	80 e9       	ldi	r24, 0x90	; 144
     3ae:	91 e0       	ldi	r25, 0x01	; 1
     3b0:	9c 83       	std	Y+4, r25	; 0x04
     3b2:	8b 83       	std	Y+3, r24	; 0x03
     3b4:	8b 81       	ldd	r24, Y+3	; 0x03
     3b6:	9c 81       	ldd	r25, Y+4	; 0x04
     3b8:	01 97       	sbiw	r24, 0x01	; 1
     3ba:	f1 f7       	brne	.-4      	; 0x3b8 <__vector_1+0x1f0>
     3bc:	9c 83       	std	Y+4, r25	; 0x04
     3be:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     3c0:	8d 81       	ldd	r24, Y+5	; 0x05
     3c2:	9e 81       	ldd	r25, Y+6	; 0x06
     3c4:	01 97       	sbiw	r24, 0x01	; 1
     3c6:	9e 83       	std	Y+6, r25	; 0x06
     3c8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     3ca:	8d 81       	ldd	r24, Y+5	; 0x05
     3cc:	9e 81       	ldd	r25, Y+6	; 0x06
     3ce:	00 97       	sbiw	r24, 0x00	; 0
     3d0:	69 f7       	brne	.-38     	; 0x3ac <__vector_1+0x1e4>
     3d2:	14 c0       	rjmp	.+40     	; 0x3fc <__vector_1+0x234>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     3d4:	6f 81       	ldd	r22, Y+7	; 0x07
     3d6:	78 85       	ldd	r23, Y+8	; 0x08
     3d8:	89 85       	ldd	r24, Y+9	; 0x09
     3da:	9a 85       	ldd	r25, Y+10	; 0x0a
     3dc:	0e 94 fa 05 	call	0xbf4	; 0xbf4 <__fixunssfsi>
     3e0:	dc 01       	movw	r26, r24
     3e2:	cb 01       	movw	r24, r22
     3e4:	9e 83       	std	Y+6, r25	; 0x06
     3e6:	8d 83       	std	Y+5, r24	; 0x05
     3e8:	8d 81       	ldd	r24, Y+5	; 0x05
     3ea:	9e 81       	ldd	r25, Y+6	; 0x06
     3ec:	9a 83       	std	Y+2, r25	; 0x02
     3ee:	89 83       	std	Y+1, r24	; 0x01
     3f0:	89 81       	ldd	r24, Y+1	; 0x01
     3f2:	9a 81       	ldd	r25, Y+2	; 0x02
     3f4:	01 97       	sbiw	r24, 0x01	; 1
     3f6:	f1 f7       	brne	.-4      	; 0x3f4 <__vector_1+0x22c>
     3f8:	9a 83       	std	Y+2, r25	; 0x02
     3fa:	89 83       	std	Y+1, r24	; 0x01

	_delay_ms(DEBOUNCING);

}
     3fc:	6c 96       	adiw	r28, 0x1c	; 28
     3fe:	de bf       	out	0x3e, r29	; 62
     400:	cd bf       	out	0x3d, r28	; 61
     402:	cf 91       	pop	r28
     404:	df 91       	pop	r29
     406:	ff 91       	pop	r31
     408:	ef 91       	pop	r30
     40a:	bf 91       	pop	r27
     40c:	af 91       	pop	r26
     40e:	9f 91       	pop	r25
     410:	8f 91       	pop	r24
     412:	7f 91       	pop	r23
     414:	6f 91       	pop	r22
     416:	5f 91       	pop	r21
     418:	4f 91       	pop	r20
     41a:	3f 91       	pop	r19
     41c:	2f 91       	pop	r18
     41e:	1f 91       	pop	r17
     420:	0f 90       	pop	r0
     422:	00 92 5b 00 	sts	0x005B, r0
     426:	0f 90       	pop	r0
     428:	0f be       	out	0x3f, r0	; 63
     42a:	0f 90       	pop	r0
     42c:	1f 90       	pop	r1
     42e:	18 95       	reti

00000430 <__vector_2>:

ISR(INT1_vect)
{
     430:	1f 92       	push	r1
     432:	0f 92       	push	r0
     434:	0f b6       	in	r0, 0x3f	; 63
     436:	0f 92       	push	r0
     438:	00 90 5b 00 	lds	r0, 0x005B
     43c:	0f 92       	push	r0
     43e:	11 24       	eor	r1, r1
     440:	1f 93       	push	r17
     442:	2f 93       	push	r18
     444:	3f 93       	push	r19
     446:	4f 93       	push	r20
     448:	5f 93       	push	r21
     44a:	6f 93       	push	r22
     44c:	7f 93       	push	r23
     44e:	8f 93       	push	r24
     450:	9f 93       	push	r25
     452:	af 93       	push	r26
     454:	bf 93       	push	r27
     456:	ef 93       	push	r30
     458:	ff 93       	push	r31
     45a:	df 93       	push	r29
     45c:	cf 93       	push	r28
     45e:	cd b7       	in	r28, 0x3d	; 61
     460:	de b7       	in	r29, 0x3e	; 62
     462:	6c 97       	sbiw	r28, 0x1c	; 28
     464:	de bf       	out	0x3e, r29	; 62
     466:	cd bf       	out	0x3d, r28	; 61
     468:	80 e0       	ldi	r24, 0x00	; 0
     46a:	90 e0       	ldi	r25, 0x00	; 0
     46c:	a0 e8       	ldi	r26, 0x80	; 128
     46e:	b1 e4       	ldi	r27, 0x41	; 65
     470:	89 8f       	std	Y+25, r24	; 0x19
     472:	9a 8f       	std	Y+26, r25	; 0x1a
     474:	ab 8f       	std	Y+27, r26	; 0x1b
     476:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     478:	69 8d       	ldd	r22, Y+25	; 0x19
     47a:	7a 8d       	ldd	r23, Y+26	; 0x1a
     47c:	8b 8d       	ldd	r24, Y+27	; 0x1b
     47e:	9c 8d       	ldd	r25, Y+28	; 0x1c
     480:	20 e0       	ldi	r18, 0x00	; 0
     482:	30 e0       	ldi	r19, 0x00	; 0
     484:	4a e7       	ldi	r20, 0x7A	; 122
     486:	55 e4       	ldi	r21, 0x45	; 69
     488:	0e 94 d4 07 	call	0xfa8	; 0xfa8 <__mulsf3>
     48c:	dc 01       	movw	r26, r24
     48e:	cb 01       	movw	r24, r22
     490:	8d 8b       	std	Y+21, r24	; 0x15
     492:	9e 8b       	std	Y+22, r25	; 0x16
     494:	af 8b       	std	Y+23, r26	; 0x17
     496:	b8 8f       	std	Y+24, r27	; 0x18
#if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__)
	extern void __builtin_avr_delay_cycles(unsigned long);
	__builtin_avr_delay_cycles(__tmp);
#else
	if (__tmp < 1.0)
     498:	10 e0       	ldi	r17, 0x00	; 0
     49a:	6d 89       	ldd	r22, Y+21	; 0x15
     49c:	7e 89       	ldd	r23, Y+22	; 0x16
     49e:	8f 89       	ldd	r24, Y+23	; 0x17
     4a0:	98 8d       	ldd	r25, Y+24	; 0x18
     4a2:	20 e0       	ldi	r18, 0x00	; 0
     4a4:	30 e0       	ldi	r19, 0x00	; 0
     4a6:	40 e8       	ldi	r20, 0x80	; 128
     4a8:	5f e3       	ldi	r21, 0x3F	; 63
     4aa:	0e 94 2c 09 	call	0x1258	; 0x1258 <__ltsf2>
     4ae:	88 23       	and	r24, r24
     4b0:	0c f4       	brge	.+2      	; 0x4b4 <__vector_2+0x84>
     4b2:	11 e0       	ldi	r17, 0x01	; 1
     4b4:	11 23       	and	r17, r17
     4b6:	29 f0       	breq	.+10     	; 0x4c2 <__vector_2+0x92>
		__ticks = 1;
     4b8:	81 e0       	ldi	r24, 0x01	; 1
     4ba:	90 e0       	ldi	r25, 0x00	; 0
     4bc:	9c 8b       	std	Y+20, r25	; 0x14
     4be:	8b 8b       	std	Y+19, r24	; 0x13
     4c0:	43 c0       	rjmp	.+134    	; 0x548 <__vector_2+0x118>
	else if (__tmp > 65535)
     4c2:	10 e0       	ldi	r17, 0x00	; 0
     4c4:	6d 89       	ldd	r22, Y+21	; 0x15
     4c6:	7e 89       	ldd	r23, Y+22	; 0x16
     4c8:	8f 89       	ldd	r24, Y+23	; 0x17
     4ca:	98 8d       	ldd	r25, Y+24	; 0x18
     4cc:	20 e0       	ldi	r18, 0x00	; 0
     4ce:	3f ef       	ldi	r19, 0xFF	; 255
     4d0:	4f e7       	ldi	r20, 0x7F	; 127
     4d2:	57 e4       	ldi	r21, 0x47	; 71
     4d4:	0e 94 cc 08 	call	0x1198	; 0x1198 <__gtsf2>
     4d8:	18 16       	cp	r1, r24
     4da:	0c f4       	brge	.+2      	; 0x4de <__vector_2+0xae>
     4dc:	11 e0       	ldi	r17, 0x01	; 1
     4de:	11 23       	and	r17, r17
     4e0:	49 f1       	breq	.+82     	; 0x534 <__vector_2+0x104>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     4e2:	69 8d       	ldd	r22, Y+25	; 0x19
     4e4:	7a 8d       	ldd	r23, Y+26	; 0x1a
     4e6:	8b 8d       	ldd	r24, Y+27	; 0x1b
     4e8:	9c 8d       	ldd	r25, Y+28	; 0x1c
     4ea:	20 e0       	ldi	r18, 0x00	; 0
     4ec:	30 e0       	ldi	r19, 0x00	; 0
     4ee:	40 e2       	ldi	r20, 0x20	; 32
     4f0:	51 e4       	ldi	r21, 0x41	; 65
     4f2:	0e 94 d4 07 	call	0xfa8	; 0xfa8 <__mulsf3>
     4f6:	dc 01       	movw	r26, r24
     4f8:	cb 01       	movw	r24, r22
     4fa:	bc 01       	movw	r22, r24
     4fc:	cd 01       	movw	r24, r26
     4fe:	0e 94 fa 05 	call	0xbf4	; 0xbf4 <__fixunssfsi>
     502:	dc 01       	movw	r26, r24
     504:	cb 01       	movw	r24, r22
     506:	9c 8b       	std	Y+20, r25	; 0x14
     508:	8b 8b       	std	Y+19, r24	; 0x13
     50a:	0f c0       	rjmp	.+30     	; 0x52a <__vector_2+0xfa>
     50c:	80 e9       	ldi	r24, 0x90	; 144
     50e:	91 e0       	ldi	r25, 0x01	; 1
     510:	9a 8b       	std	Y+18, r25	; 0x12
     512:	89 8b       	std	Y+17, r24	; 0x11
     514:	89 89       	ldd	r24, Y+17	; 0x11
     516:	9a 89       	ldd	r25, Y+18	; 0x12
     518:	01 97       	sbiw	r24, 0x01	; 1
     51a:	f1 f7       	brne	.-4      	; 0x518 <__vector_2+0xe8>
     51c:	9a 8b       	std	Y+18, r25	; 0x12
     51e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     520:	8b 89       	ldd	r24, Y+19	; 0x13
     522:	9c 89       	ldd	r25, Y+20	; 0x14
     524:	01 97       	sbiw	r24, 0x01	; 1
     526:	9c 8b       	std	Y+20, r25	; 0x14
     528:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     52a:	8b 89       	ldd	r24, Y+19	; 0x13
     52c:	9c 89       	ldd	r25, Y+20	; 0x14
     52e:	00 97       	sbiw	r24, 0x00	; 0
     530:	69 f7       	brne	.-38     	; 0x50c <__vector_2+0xdc>
     532:	14 c0       	rjmp	.+40     	; 0x55c <__vector_2+0x12c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     534:	6d 89       	ldd	r22, Y+21	; 0x15
     536:	7e 89       	ldd	r23, Y+22	; 0x16
     538:	8f 89       	ldd	r24, Y+23	; 0x17
     53a:	98 8d       	ldd	r25, Y+24	; 0x18
     53c:	0e 94 fa 05 	call	0xbf4	; 0xbf4 <__fixunssfsi>
     540:	dc 01       	movw	r26, r24
     542:	cb 01       	movw	r24, r22
     544:	9c 8b       	std	Y+20, r25	; 0x14
     546:	8b 8b       	std	Y+19, r24	; 0x13
     548:	8b 89       	ldd	r24, Y+19	; 0x13
     54a:	9c 89       	ldd	r25, Y+20	; 0x14
     54c:	98 8b       	std	Y+16, r25	; 0x10
     54e:	8f 87       	std	Y+15, r24	; 0x0f
     550:	8f 85       	ldd	r24, Y+15	; 0x0f
     552:	98 89       	ldd	r25, Y+16	; 0x10
     554:	01 97       	sbiw	r24, 0x01	; 1
     556:	f1 f7       	brne	.-4      	; 0x554 <__vector_2+0x124>
     558:	98 8b       	std	Y+16, r25	; 0x10
     55a:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(DEBOUNCING);

	static int num = 0;
	num++;
     55c:	80 91 91 01 	lds	r24, 0x0191
     560:	90 91 92 01 	lds	r25, 0x0192
     564:	01 96       	adiw	r24, 0x01	; 1
     566:	90 93 92 01 	sts	0x0192, r25
     56a:	80 93 91 01 	sts	0x0191, r24

	if(num == 10)
     56e:	80 91 91 01 	lds	r24, 0x0191
     572:	90 91 92 01 	lds	r25, 0x0192
     576:	8a 30       	cpi	r24, 0x0A	; 10
     578:	91 05       	cpc	r25, r1
     57a:	21 f4       	brne	.+8      	; 0x584 <__vector_2+0x154>
		num = 0;
     57c:	10 92 92 01 	sts	0x0192, r1
     580:	10 92 91 01 	sts	0x0191, r1

	while(~PIND & 0x02);
     584:	80 e3       	ldi	r24, 0x30	; 48
     586:	90 e0       	ldi	r25, 0x00	; 0
     588:	fc 01       	movw	r30, r24
     58a:	80 81       	ld	r24, Z
     58c:	88 2f       	mov	r24, r24
     58e:	90 e0       	ldi	r25, 0x00	; 0
     590:	82 70       	andi	r24, 0x02	; 2
     592:	90 70       	andi	r25, 0x00	; 0
     594:	00 97       	sbiw	r24, 0x00	; 0
     596:	b1 f3       	breq	.-20     	; 0x584 <__vector_2+0x154>
     598:	80 e0       	ldi	r24, 0x00	; 0
     59a:	90 e0       	ldi	r25, 0x00	; 0
     59c:	a0 e8       	ldi	r26, 0x80	; 128
     59e:	b1 e4       	ldi	r27, 0x41	; 65
     5a0:	8b 87       	std	Y+11, r24	; 0x0b
     5a2:	9c 87       	std	Y+12, r25	; 0x0c
     5a4:	ad 87       	std	Y+13, r26	; 0x0d
     5a6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     5a8:	6b 85       	ldd	r22, Y+11	; 0x0b
     5aa:	7c 85       	ldd	r23, Y+12	; 0x0c
     5ac:	8d 85       	ldd	r24, Y+13	; 0x0d
     5ae:	9e 85       	ldd	r25, Y+14	; 0x0e
     5b0:	20 e0       	ldi	r18, 0x00	; 0
     5b2:	30 e0       	ldi	r19, 0x00	; 0
     5b4:	4a e7       	ldi	r20, 0x7A	; 122
     5b6:	55 e4       	ldi	r21, 0x45	; 69
     5b8:	0e 94 d4 07 	call	0xfa8	; 0xfa8 <__mulsf3>
     5bc:	dc 01       	movw	r26, r24
     5be:	cb 01       	movw	r24, r22
     5c0:	8f 83       	std	Y+7, r24	; 0x07
     5c2:	98 87       	std	Y+8, r25	; 0x08
     5c4:	a9 87       	std	Y+9, r26	; 0x09
     5c6:	ba 87       	std	Y+10, r27	; 0x0a
#if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__)
	extern void __builtin_avr_delay_cycles(unsigned long);
	__builtin_avr_delay_cycles(__tmp);
#else
	if (__tmp < 1.0)
     5c8:	10 e0       	ldi	r17, 0x00	; 0
     5ca:	6f 81       	ldd	r22, Y+7	; 0x07
     5cc:	78 85       	ldd	r23, Y+8	; 0x08
     5ce:	89 85       	ldd	r24, Y+9	; 0x09
     5d0:	9a 85       	ldd	r25, Y+10	; 0x0a
     5d2:	20 e0       	ldi	r18, 0x00	; 0
     5d4:	30 e0       	ldi	r19, 0x00	; 0
     5d6:	40 e8       	ldi	r20, 0x80	; 128
     5d8:	5f e3       	ldi	r21, 0x3F	; 63
     5da:	0e 94 2c 09 	call	0x1258	; 0x1258 <__ltsf2>
     5de:	88 23       	and	r24, r24
     5e0:	0c f4       	brge	.+2      	; 0x5e4 <__vector_2+0x1b4>
     5e2:	11 e0       	ldi	r17, 0x01	; 1
     5e4:	11 23       	and	r17, r17
     5e6:	29 f0       	breq	.+10     	; 0x5f2 <__vector_2+0x1c2>
		__ticks = 1;
     5e8:	81 e0       	ldi	r24, 0x01	; 1
     5ea:	90 e0       	ldi	r25, 0x00	; 0
     5ec:	9e 83       	std	Y+6, r25	; 0x06
     5ee:	8d 83       	std	Y+5, r24	; 0x05
     5f0:	43 c0       	rjmp	.+134    	; 0x678 <__vector_2+0x248>
	else if (__tmp > 65535)
     5f2:	10 e0       	ldi	r17, 0x00	; 0
     5f4:	6f 81       	ldd	r22, Y+7	; 0x07
     5f6:	78 85       	ldd	r23, Y+8	; 0x08
     5f8:	89 85       	ldd	r24, Y+9	; 0x09
     5fa:	9a 85       	ldd	r25, Y+10	; 0x0a
     5fc:	20 e0       	ldi	r18, 0x00	; 0
     5fe:	3f ef       	ldi	r19, 0xFF	; 255
     600:	4f e7       	ldi	r20, 0x7F	; 127
     602:	57 e4       	ldi	r21, 0x47	; 71
     604:	0e 94 cc 08 	call	0x1198	; 0x1198 <__gtsf2>
     608:	18 16       	cp	r1, r24
     60a:	0c f4       	brge	.+2      	; 0x60e <__vector_2+0x1de>
     60c:	11 e0       	ldi	r17, 0x01	; 1
     60e:	11 23       	and	r17, r17
     610:	49 f1       	breq	.+82     	; 0x664 <__vector_2+0x234>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     612:	6b 85       	ldd	r22, Y+11	; 0x0b
     614:	7c 85       	ldd	r23, Y+12	; 0x0c
     616:	8d 85       	ldd	r24, Y+13	; 0x0d
     618:	9e 85       	ldd	r25, Y+14	; 0x0e
     61a:	20 e0       	ldi	r18, 0x00	; 0
     61c:	30 e0       	ldi	r19, 0x00	; 0
     61e:	40 e2       	ldi	r20, 0x20	; 32
     620:	51 e4       	ldi	r21, 0x41	; 65
     622:	0e 94 d4 07 	call	0xfa8	; 0xfa8 <__mulsf3>
     626:	dc 01       	movw	r26, r24
     628:	cb 01       	movw	r24, r22
     62a:	bc 01       	movw	r22, r24
     62c:	cd 01       	movw	r24, r26
     62e:	0e 94 fa 05 	call	0xbf4	; 0xbf4 <__fixunssfsi>
     632:	dc 01       	movw	r26, r24
     634:	cb 01       	movw	r24, r22
     636:	9e 83       	std	Y+6, r25	; 0x06
     638:	8d 83       	std	Y+5, r24	; 0x05
     63a:	0f c0       	rjmp	.+30     	; 0x65a <__vector_2+0x22a>
     63c:	80 e9       	ldi	r24, 0x90	; 144
     63e:	91 e0       	ldi	r25, 0x01	; 1
     640:	9c 83       	std	Y+4, r25	; 0x04
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	8b 81       	ldd	r24, Y+3	; 0x03
     646:	9c 81       	ldd	r25, Y+4	; 0x04
     648:	01 97       	sbiw	r24, 0x01	; 1
     64a:	f1 f7       	brne	.-4      	; 0x648 <__vector_2+0x218>
     64c:	9c 83       	std	Y+4, r25	; 0x04
     64e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     650:	8d 81       	ldd	r24, Y+5	; 0x05
     652:	9e 81       	ldd	r25, Y+6	; 0x06
     654:	01 97       	sbiw	r24, 0x01	; 1
     656:	9e 83       	std	Y+6, r25	; 0x06
     658:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     65a:	8d 81       	ldd	r24, Y+5	; 0x05
     65c:	9e 81       	ldd	r25, Y+6	; 0x06
     65e:	00 97       	sbiw	r24, 0x00	; 0
     660:	69 f7       	brne	.-38     	; 0x63c <__vector_2+0x20c>
     662:	14 c0       	rjmp	.+40     	; 0x68c <__vector_2+0x25c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     664:	6f 81       	ldd	r22, Y+7	; 0x07
     666:	78 85       	ldd	r23, Y+8	; 0x08
     668:	89 85       	ldd	r24, Y+9	; 0x09
     66a:	9a 85       	ldd	r25, Y+10	; 0x0a
     66c:	0e 94 fa 05 	call	0xbf4	; 0xbf4 <__fixunssfsi>
     670:	dc 01       	movw	r26, r24
     672:	cb 01       	movw	r24, r22
     674:	9e 83       	std	Y+6, r25	; 0x06
     676:	8d 83       	std	Y+5, r24	; 0x05
     678:	8d 81       	ldd	r24, Y+5	; 0x05
     67a:	9e 81       	ldd	r25, Y+6	; 0x06
     67c:	9a 83       	std	Y+2, r25	; 0x02
     67e:	89 83       	std	Y+1, r24	; 0x01
     680:	89 81       	ldd	r24, Y+1	; 0x01
     682:	9a 81       	ldd	r25, Y+2	; 0x02
     684:	01 97       	sbiw	r24, 0x01	; 1
     686:	f1 f7       	brne	.-4      	; 0x684 <__vector_2+0x254>
     688:	9a 83       	std	Y+2, r25	; 0x02
     68a:	89 83       	std	Y+1, r24	; 0x01

	_delay_ms(DEBOUNCING);

}
     68c:	6c 96       	adiw	r28, 0x1c	; 28
     68e:	de bf       	out	0x3e, r29	; 62
     690:	cd bf       	out	0x3d, r28	; 61
     692:	cf 91       	pop	r28
     694:	df 91       	pop	r29
     696:	ff 91       	pop	r31
     698:	ef 91       	pop	r30
     69a:	bf 91       	pop	r27
     69c:	af 91       	pop	r26
     69e:	9f 91       	pop	r25
     6a0:	8f 91       	pop	r24
     6a2:	7f 91       	pop	r23
     6a4:	6f 91       	pop	r22
     6a6:	5f 91       	pop	r21
     6a8:	4f 91       	pop	r20
     6aa:	3f 91       	pop	r19
     6ac:	2f 91       	pop	r18
     6ae:	1f 91       	pop	r17
     6b0:	0f 90       	pop	r0
     6b2:	00 92 5b 00 	sts	0x005B, r0
     6b6:	0f 90       	pop	r0
     6b8:	0f be       	out	0x3f, r0	; 63
     6ba:	0f 90       	pop	r0
     6bc:	1f 90       	pop	r1
     6be:	18 95       	reti

000006c0 <__vector_16>:

// Timer0(8bit) overflow ISP
ISR(TIMER0_OVF_vect)	
{
     6c0:	1f 92       	push	r1
     6c2:	0f 92       	push	r0
     6c4:	0f b6       	in	r0, 0x3f	; 63
     6c6:	0f 92       	push	r0
     6c8:	00 90 5b 00 	lds	r0, 0x005B
     6cc:	0f 92       	push	r0
     6ce:	11 24       	eor	r1, r1
     6d0:	2f 93       	push	r18
     6d2:	8f 93       	push	r24
     6d4:	9f 93       	push	r25
     6d6:	ef 93       	push	r30
     6d8:	ff 93       	push	r31
     6da:	df 93       	push	r29
     6dc:	cf 93       	push	r28
     6de:	cd b7       	in	r28, 0x3d	; 61
     6e0:	de b7       	in	r29, 0x3e	; 62
	static int index = 0;	 	// pattern index
	static char n_enter = 0; 	// count interrupt
	static int i = 0;	

	TCNT0 = 10;			 		// 100msec 후에 interrupt 발생
     6e2:	82 e5       	ldi	r24, 0x52	; 82
     6e4:	90 e0       	ldi	r25, 0x00	; 0
     6e6:	2a e0       	ldi	r18, 0x0A	; 10
     6e8:	fc 01       	movw	r30, r24
     6ea:	20 83       	st	Z, r18
			index = 0;

		n_enter = 0;
	}
	*/
}
     6ec:	cf 91       	pop	r28
     6ee:	df 91       	pop	r29
     6f0:	ff 91       	pop	r31
     6f2:	ef 91       	pop	r30
     6f4:	9f 91       	pop	r25
     6f6:	8f 91       	pop	r24
     6f8:	2f 91       	pop	r18
     6fa:	0f 90       	pop	r0
     6fc:	00 92 5b 00 	sts	0x005B, r0
     700:	0f 90       	pop	r0
     702:	0f be       	out	0x3f, r0	; 63
     704:	0f 90       	pop	r0
     706:	1f 90       	pop	r1
     708:	18 95       	reti

0000070a <__vector_10>:


// Timer2(8bit) overflow ISP 
ISR(TIMER2_OVF_vect)
{
     70a:	1f 92       	push	r1
     70c:	0f 92       	push	r0
     70e:	0f b6       	in	r0, 0x3f	; 63
     710:	0f 92       	push	r0
     712:	11 24       	eor	r1, r1
     714:	df 93       	push	r29
     716:	cf 93       	push	r28
     718:	cd b7       	in	r28, 0x3d	; 61
     71a:	de b7       	in	r29, 0x3e	; 62
	
}	
     71c:	cf 91       	pop	r28
     71e:	df 91       	pop	r29
     720:	0f 90       	pop	r0
     722:	0f be       	out	0x3f, r0	; 63
     724:	0f 90       	pop	r0
     726:	1f 90       	pop	r1
     728:	18 95       	reti

0000072a <__vector_18>:

ISR(USART0_RX_vect)
{
     72a:	1f 92       	push	r1
     72c:	0f 92       	push	r0
     72e:	0f b6       	in	r0, 0x3f	; 63
     730:	0f 92       	push	r0
     732:	00 90 5b 00 	lds	r0, 0x005B
     736:	0f 92       	push	r0
     738:	11 24       	eor	r1, r1
     73a:	1f 93       	push	r17
     73c:	2f 93       	push	r18
     73e:	3f 93       	push	r19
     740:	4f 93       	push	r20
     742:	5f 93       	push	r21
     744:	6f 93       	push	r22
     746:	7f 93       	push	r23
     748:	8f 93       	push	r24
     74a:	9f 93       	push	r25
     74c:	af 93       	push	r26
     74e:	bf 93       	push	r27
     750:	ef 93       	push	r30
     752:	ff 93       	push	r31
     754:	df 93       	push	r29
     756:	cf 93       	push	r28
     758:	cd b7       	in	r28, 0x3d	; 61
     75a:	de b7       	in	r29, 0x3e	; 62
     75c:	2f 97       	sbiw	r28, 0x0f	; 15
     75e:	de bf       	out	0x3e, r29	; 62
     760:	cd bf       	out	0x3d, r28	; 61
	char cTest;
	if(UCSR0A & 0x80)
     762:	8b e2       	ldi	r24, 0x2B	; 43
     764:	90 e0       	ldi	r25, 0x00	; 0
     766:	fc 01       	movw	r30, r24
     768:	80 81       	ld	r24, Z
     76a:	88 23       	and	r24, r24
     76c:	0c f0       	brlt	.+2      	; 0x770 <__vector_18+0x46>
     76e:	c0 c0       	rjmp	.+384    	; 0x8f0 <__vector_18+0x1c6>
	{
		cTest = UDR0;
     770:	8c e2       	ldi	r24, 0x2C	; 44
     772:	90 e0       	ldi	r25, 0x00	; 0
     774:	fc 01       	movw	r30, r24
     776:	80 81       	ld	r24, Z
     778:	8f 87       	std	Y+15, r24	; 0x0f
		PORTA |= 0x02;						// Turn On LED2
     77a:	8b e3       	ldi	r24, 0x3B	; 59
     77c:	90 e0       	ldi	r25, 0x00	; 0
     77e:	2b e3       	ldi	r18, 0x3B	; 59
     780:	30 e0       	ldi	r19, 0x00	; 0
     782:	f9 01       	movw	r30, r18
     784:	20 81       	ld	r18, Z
     786:	22 60       	ori	r18, 0x02	; 2
     788:	fc 01       	movw	r30, r24
     78a:	20 83       	st	Z, r18

		// If character is 'K'
		if(cTest == 'K')
     78c:	8f 85       	ldd	r24, Y+15	; 0x0f
     78e:	8b 34       	cpi	r24, 0x4B	; 75
     790:	49 f4       	brne	.+18     	; 0x7a4 <__vector_18+0x7a>
			PORTA |= 0x04;					// Turn On LED3
     792:	8b e3       	ldi	r24, 0x3B	; 59
     794:	90 e0       	ldi	r25, 0x00	; 0
     796:	2b e3       	ldi	r18, 0x3B	; 59
     798:	30 e0       	ldi	r19, 0x00	; 0
     79a:	f9 01       	movw	r30, r18
     79c:	20 81       	ld	r18, Z
     79e:	24 60       	ori	r18, 0x04	; 4
     7a0:	fc 01       	movw	r30, r24
     7a2:	20 83       	st	Z, r18

		// If frame error, 
		if(UCSR0A & 0x10)		
     7a4:	8b e2       	ldi	r24, 0x2B	; 43
     7a6:	90 e0       	ldi	r25, 0x00	; 0
     7a8:	fc 01       	movw	r30, r24
     7aa:	80 81       	ld	r24, Z
     7ac:	88 2f       	mov	r24, r24
     7ae:	90 e0       	ldi	r25, 0x00	; 0
     7b0:	80 71       	andi	r24, 0x10	; 16
     7b2:	90 70       	andi	r25, 0x00	; 0
     7b4:	00 97       	sbiw	r24, 0x00	; 0
     7b6:	49 f0       	breq	.+18     	; 0x7ca <__vector_18+0xa0>
			PORTA |= 0x08;					// Turn On LED4
     7b8:	8b e3       	ldi	r24, 0x3B	; 59
     7ba:	90 e0       	ldi	r25, 0x00	; 0
     7bc:	2b e3       	ldi	r18, 0x3B	; 59
     7be:	30 e0       	ldi	r19, 0x00	; 0
     7c0:	f9 01       	movw	r30, r18
     7c2:	20 81       	ld	r18, Z
     7c4:	28 60       	ori	r18, 0x08	; 8
     7c6:	fc 01       	movw	r30, r24
     7c8:	20 83       	st	Z, r18

		// If data overrun
		if(UCSR0A & 0x08)		
     7ca:	8b e2       	ldi	r24, 0x2B	; 43
     7cc:	90 e0       	ldi	r25, 0x00	; 0
     7ce:	fc 01       	movw	r30, r24
     7d0:	80 81       	ld	r24, Z
     7d2:	88 2f       	mov	r24, r24
     7d4:	90 e0       	ldi	r25, 0x00	; 0
     7d6:	88 70       	andi	r24, 0x08	; 8
     7d8:	90 70       	andi	r25, 0x00	; 0
     7da:	00 97       	sbiw	r24, 0x00	; 0
     7dc:	49 f0       	breq	.+18     	; 0x7f0 <__vector_18+0xc6>
			PORTA |= 0x10;					// Turn On LED5
     7de:	8b e3       	ldi	r24, 0x3B	; 59
     7e0:	90 e0       	ldi	r25, 0x00	; 0
     7e2:	2b e3       	ldi	r18, 0x3B	; 59
     7e4:	30 e0       	ldi	r19, 0x00	; 0
     7e6:	f9 01       	movw	r30, r18
     7e8:	20 81       	ld	r18, Z
     7ea:	20 61       	ori	r18, 0x10	; 16
     7ec:	fc 01       	movw	r30, r24
     7ee:	20 83       	st	Z, r18
     7f0:	80 e0       	ldi	r24, 0x00	; 0
     7f2:	90 e0       	ldi	r25, 0x00	; 0
     7f4:	a8 ec       	ldi	r26, 0xC8	; 200
     7f6:	b2 e4       	ldi	r27, 0x42	; 66
     7f8:	8b 87       	std	Y+11, r24	; 0x0b
     7fa:	9c 87       	std	Y+12, r25	; 0x0c
     7fc:	ad 87       	std	Y+13, r26	; 0x0d
     7fe:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     800:	6b 85       	ldd	r22, Y+11	; 0x0b
     802:	7c 85       	ldd	r23, Y+12	; 0x0c
     804:	8d 85       	ldd	r24, Y+13	; 0x0d
     806:	9e 85       	ldd	r25, Y+14	; 0x0e
     808:	20 e0       	ldi	r18, 0x00	; 0
     80a:	30 e0       	ldi	r19, 0x00	; 0
     80c:	4a e7       	ldi	r20, 0x7A	; 122
     80e:	55 e4       	ldi	r21, 0x45	; 69
     810:	0e 94 d4 07 	call	0xfa8	; 0xfa8 <__mulsf3>
     814:	dc 01       	movw	r26, r24
     816:	cb 01       	movw	r24, r22
     818:	8f 83       	std	Y+7, r24	; 0x07
     81a:	98 87       	std	Y+8, r25	; 0x08
     81c:	a9 87       	std	Y+9, r26	; 0x09
     81e:	ba 87       	std	Y+10, r27	; 0x0a
#if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__)
	extern void __builtin_avr_delay_cycles(unsigned long);
	__builtin_avr_delay_cycles(__tmp);
#else
	if (__tmp < 1.0)
     820:	10 e0       	ldi	r17, 0x00	; 0
     822:	6f 81       	ldd	r22, Y+7	; 0x07
     824:	78 85       	ldd	r23, Y+8	; 0x08
     826:	89 85       	ldd	r24, Y+9	; 0x09
     828:	9a 85       	ldd	r25, Y+10	; 0x0a
     82a:	20 e0       	ldi	r18, 0x00	; 0
     82c:	30 e0       	ldi	r19, 0x00	; 0
     82e:	40 e8       	ldi	r20, 0x80	; 128
     830:	5f e3       	ldi	r21, 0x3F	; 63
     832:	0e 94 2c 09 	call	0x1258	; 0x1258 <__ltsf2>
     836:	88 23       	and	r24, r24
     838:	0c f4       	brge	.+2      	; 0x83c <__vector_18+0x112>
     83a:	11 e0       	ldi	r17, 0x01	; 1
     83c:	11 23       	and	r17, r17
     83e:	29 f0       	breq	.+10     	; 0x84a <__vector_18+0x120>
		__ticks = 1;
     840:	81 e0       	ldi	r24, 0x01	; 1
     842:	90 e0       	ldi	r25, 0x00	; 0
     844:	9e 83       	std	Y+6, r25	; 0x06
     846:	8d 83       	std	Y+5, r24	; 0x05
     848:	43 c0       	rjmp	.+134    	; 0x8d0 <__vector_18+0x1a6>
	else if (__tmp > 65535)
     84a:	10 e0       	ldi	r17, 0x00	; 0
     84c:	6f 81       	ldd	r22, Y+7	; 0x07
     84e:	78 85       	ldd	r23, Y+8	; 0x08
     850:	89 85       	ldd	r24, Y+9	; 0x09
     852:	9a 85       	ldd	r25, Y+10	; 0x0a
     854:	20 e0       	ldi	r18, 0x00	; 0
     856:	3f ef       	ldi	r19, 0xFF	; 255
     858:	4f e7       	ldi	r20, 0x7F	; 127
     85a:	57 e4       	ldi	r21, 0x47	; 71
     85c:	0e 94 cc 08 	call	0x1198	; 0x1198 <__gtsf2>
     860:	18 16       	cp	r1, r24
     862:	0c f4       	brge	.+2      	; 0x866 <__vector_18+0x13c>
     864:	11 e0       	ldi	r17, 0x01	; 1
     866:	11 23       	and	r17, r17
     868:	49 f1       	breq	.+82     	; 0x8bc <__vector_18+0x192>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     86a:	6b 85       	ldd	r22, Y+11	; 0x0b
     86c:	7c 85       	ldd	r23, Y+12	; 0x0c
     86e:	8d 85       	ldd	r24, Y+13	; 0x0d
     870:	9e 85       	ldd	r25, Y+14	; 0x0e
     872:	20 e0       	ldi	r18, 0x00	; 0
     874:	30 e0       	ldi	r19, 0x00	; 0
     876:	40 e2       	ldi	r20, 0x20	; 32
     878:	51 e4       	ldi	r21, 0x41	; 65
     87a:	0e 94 d4 07 	call	0xfa8	; 0xfa8 <__mulsf3>
     87e:	dc 01       	movw	r26, r24
     880:	cb 01       	movw	r24, r22
     882:	bc 01       	movw	r22, r24
     884:	cd 01       	movw	r24, r26
     886:	0e 94 fa 05 	call	0xbf4	; 0xbf4 <__fixunssfsi>
     88a:	dc 01       	movw	r26, r24
     88c:	cb 01       	movw	r24, r22
     88e:	9e 83       	std	Y+6, r25	; 0x06
     890:	8d 83       	std	Y+5, r24	; 0x05
     892:	0f c0       	rjmp	.+30     	; 0x8b2 <__vector_18+0x188>
     894:	80 e9       	ldi	r24, 0x90	; 144
     896:	91 e0       	ldi	r25, 0x01	; 1
     898:	9c 83       	std	Y+4, r25	; 0x04
     89a:	8b 83       	std	Y+3, r24	; 0x03
     89c:	8b 81       	ldd	r24, Y+3	; 0x03
     89e:	9c 81       	ldd	r25, Y+4	; 0x04
     8a0:	01 97       	sbiw	r24, 0x01	; 1
     8a2:	f1 f7       	brne	.-4      	; 0x8a0 <__vector_18+0x176>
     8a4:	9c 83       	std	Y+4, r25	; 0x04
     8a6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     8a8:	8d 81       	ldd	r24, Y+5	; 0x05
     8aa:	9e 81       	ldd	r25, Y+6	; 0x06
     8ac:	01 97       	sbiw	r24, 0x01	; 1
     8ae:	9e 83       	std	Y+6, r25	; 0x06
     8b0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     8b2:	8d 81       	ldd	r24, Y+5	; 0x05
     8b4:	9e 81       	ldd	r25, Y+6	; 0x06
     8b6:	00 97       	sbiw	r24, 0x00	; 0
     8b8:	69 f7       	brne	.-38     	; 0x894 <__vector_18+0x16a>
     8ba:	14 c0       	rjmp	.+40     	; 0x8e4 <__vector_18+0x1ba>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     8bc:	6f 81       	ldd	r22, Y+7	; 0x07
     8be:	78 85       	ldd	r23, Y+8	; 0x08
     8c0:	89 85       	ldd	r24, Y+9	; 0x09
     8c2:	9a 85       	ldd	r25, Y+10	; 0x0a
     8c4:	0e 94 fa 05 	call	0xbf4	; 0xbf4 <__fixunssfsi>
     8c8:	dc 01       	movw	r26, r24
     8ca:	cb 01       	movw	r24, r22
     8cc:	9e 83       	std	Y+6, r25	; 0x06
     8ce:	8d 83       	std	Y+5, r24	; 0x05
     8d0:	8d 81       	ldd	r24, Y+5	; 0x05
     8d2:	9e 81       	ldd	r25, Y+6	; 0x06
     8d4:	9a 83       	std	Y+2, r25	; 0x02
     8d6:	89 83       	std	Y+1, r24	; 0x01
     8d8:	89 81       	ldd	r24, Y+1	; 0x01
     8da:	9a 81       	ldd	r25, Y+2	; 0x02
     8dc:	01 97       	sbiw	r24, 0x01	; 1
     8de:	f1 f7       	brne	.-4      	; 0x8dc <__vector_18+0x1b2>
     8e0:	9a 83       	std	Y+2, r25	; 0x02
     8e2:	89 83       	std	Y+1, r24	; 0x01
		
		_delay_ms(100);
	
		usRxAck = 1;
     8e4:	81 e0       	ldi	r24, 0x01	; 1
     8e6:	90 e0       	ldi	r25, 0x00	; 0
     8e8:	90 93 8b 01 	sts	0x018B, r25
     8ec:	80 93 8a 01 	sts	0x018A, r24
	}
}
     8f0:	2f 96       	adiw	r28, 0x0f	; 15
     8f2:	de bf       	out	0x3e, r29	; 62
     8f4:	cd bf       	out	0x3d, r28	; 61
     8f6:	cf 91       	pop	r28
     8f8:	df 91       	pop	r29
     8fa:	ff 91       	pop	r31
     8fc:	ef 91       	pop	r30
     8fe:	bf 91       	pop	r27
     900:	af 91       	pop	r26
     902:	9f 91       	pop	r25
     904:	8f 91       	pop	r24
     906:	7f 91       	pop	r23
     908:	6f 91       	pop	r22
     90a:	5f 91       	pop	r21
     90c:	4f 91       	pop	r20
     90e:	3f 91       	pop	r19
     910:	2f 91       	pop	r18
     912:	1f 91       	pop	r17
     914:	0f 90       	pop	r0
     916:	00 92 5b 00 	sts	0x005B, r0
     91a:	0f 90       	pop	r0
     91c:	0f be       	out	0x3f, r0	; 63
     91e:	0f 90       	pop	r0
     920:	1f 90       	pop	r1
     922:	18 95       	reti

00000924 <CalClock>:
// Normal mode에서 timer 호출간격을 위한 클록수를 계산해주는 함수
// TCNTn 의 입력으로 들어간다.
// ※ 만들다가 말았음.
//***************************************************************
unsigned char CalClock(int sec, unsigned char tccr)
{
     924:	df 93       	push	r29
     926:	cf 93       	push	r28
     928:	00 d0       	rcall	.+0      	; 0x92a <CalClock+0x6>
     92a:	00 d0       	rcall	.+0      	; 0x92c <CalClock+0x8>
     92c:	0f 92       	push	r0
     92e:	cd b7       	in	r28, 0x3d	; 61
     930:	de b7       	in	r29, 0x3e	; 62
     932:	9c 83       	std	Y+4, r25	; 0x04
     934:	8b 83       	std	Y+3, r24	; 0x03
     936:	6d 83       	std	Y+5, r22	; 0x05
	unsigned char tcntn;
	unsigned char index;

	index = tccr & 0x07;
     938:	8d 81       	ldd	r24, Y+5	; 0x05
     93a:	87 70       	andi	r24, 0x07	; 7
     93c:	89 83       	std	Y+1, r24	; 0x01
	tcntn = (sec * F_CPU) / freescale_timer0[index];
     93e:	2b 81       	ldd	r18, Y+3	; 0x03
     940:	3c 81       	ldd	r19, Y+4	; 0x04
     942:	c9 01       	movw	r24, r18
     944:	aa 27       	eor	r26, r26
     946:	97 fd       	sbrc	r25, 7
     948:	a0 95       	com	r26
     94a:	ba 2f       	mov	r27, r26
     94c:	20 e0       	ldi	r18, 0x00	; 0
     94e:	34 e2       	ldi	r19, 0x24	; 36
     950:	44 ef       	ldi	r20, 0xF4	; 244
     952:	50 e0       	ldi	r21, 0x00	; 0
     954:	bc 01       	movw	r22, r24
     956:	cd 01       	movw	r24, r26
     958:	0e 94 4c 0b 	call	0x1698	; 0x1698 <__mulsi3>
     95c:	dc 01       	movw	r26, r24
     95e:	cb 01       	movw	r24, r22
     960:	29 81       	ldd	r18, Y+1	; 0x01
     962:	22 2f       	mov	r18, r18
     964:	30 e0       	ldi	r19, 0x00	; 0
     966:	22 0f       	add	r18, r18
     968:	33 1f       	adc	r19, r19
     96a:	23 59       	subi	r18, 0x93	; 147
     96c:	3e 4f       	sbci	r19, 0xFE	; 254
     96e:	f9 01       	movw	r30, r18
     970:	20 81       	ld	r18, Z
     972:	31 81       	ldd	r19, Z+1	; 0x01
     974:	99 01       	movw	r18, r18
     976:	40 e0       	ldi	r20, 0x00	; 0
     978:	50 e0       	ldi	r21, 0x00	; 0
     97a:	bc 01       	movw	r22, r24
     97c:	cd 01       	movw	r24, r26
     97e:	0e 94 7f 0b 	call	0x16fe	; 0x16fe <__udivmodsi4>
     982:	da 01       	movw	r26, r20
     984:	c9 01       	movw	r24, r18
     986:	8a 83       	std	Y+2, r24	; 0x02
	
	return tcntn;
     988:	8a 81       	ldd	r24, Y+2	; 0x02
}
     98a:	0f 90       	pop	r0
     98c:	0f 90       	pop	r0
     98e:	0f 90       	pop	r0
     990:	0f 90       	pop	r0
     992:	0f 90       	pop	r0
     994:	cf 91       	pop	r28
     996:	df 91       	pop	r29
     998:	08 95       	ret

0000099a <InitCPU>:
#include "Cpu.h"

#define F_CPU 						16000000UL

void InitCPU()
{
     99a:	df 93       	push	r29
     99c:	cf 93       	push	r28
     99e:	cd b7       	in	r28, 0x3d	; 61
     9a0:	de b7       	in	r29, 0x3e	; 62
	// Port setting
    DDRA = 0xFF;							// portA를 모두 output으로 설정.
     9a2:	8a e3       	ldi	r24, 0x3A	; 58
     9a4:	90 e0       	ldi	r25, 0x00	; 0
     9a6:	2f ef       	ldi	r18, 0xFF	; 255
     9a8:	fc 01       	movw	r30, r24
     9aa:	20 83       	st	Z, r18
	DDRB = 0xFF;							// 도트매트릭스용.
     9ac:	87 e3       	ldi	r24, 0x37	; 55
     9ae:	90 e0       	ldi	r25, 0x00	; 0
     9b0:	2f ef       	ldi	r18, 0xFF	; 255
     9b2:	fc 01       	movw	r30, r24
     9b4:	20 83       	st	Z, r18
//	DDRE = 0xFF; 							// 도트매트릭스용.
	DDRE = 0x02;							// TXD0는 출력, RXD0는 입력으로 설정.
     9b6:	82 e2       	ldi	r24, 0x22	; 34
     9b8:	90 e0       	ldi	r25, 0x00	; 0
     9ba:	22 e0       	ldi	r18, 0x02	; 2
     9bc:	fc 01       	movw	r30, r24
     9be:	20 83       	st	Z, r18

	DDRD = 0x00;							// 인터럽트 스위치용.
     9c0:	81 e3       	ldi	r24, 0x31	; 49
     9c2:	90 e0       	ldi	r25, 0x00	; 0
     9c4:	fc 01       	movw	r30, r24
     9c6:	10 82       	st	Z, r1

	sei();									// 전역인터럽트 허용
     9c8:	78 94       	sei

	EICRA = (2<<ISC00);						// 하강엣지 트리거
     9ca:	8a e6       	ldi	r24, 0x6A	; 106
     9cc:	90 e0       	ldi	r25, 0x00	; 0
     9ce:	22 e0       	ldi	r18, 0x02	; 2
     9d0:	fc 01       	movw	r30, r24
     9d2:	20 83       	st	Z, r18
	EIMSK = (1<<INT0);						// interrupt 0 허용
     9d4:	89 e5       	ldi	r24, 0x59	; 89
     9d6:	90 e0       	ldi	r25, 0x00	; 0
     9d8:	21 e0       	ldi	r18, 0x01	; 1
     9da:	fc 01       	movw	r30, r24
     9dc:	20 83       	st	Z, r18
	EIMSK = (1<<INT1);						// interrupt 1 허용
     9de:	89 e5       	ldi	r24, 0x59	; 89
     9e0:	90 e0       	ldi	r25, 0x00	; 0
     9e2:	22 e0       	ldi	r18, 0x02	; 2
     9e4:	fc 01       	movw	r30, r24
     9e6:	20 83       	st	Z, r18

	return;
}
     9e8:	cf 91       	pop	r28
     9ea:	df 91       	pop	r29
     9ec:	08 95       	ret

000009ee <InitCMT0>:

void InitCMT0()
{
     9ee:	df 93       	push	r29
     9f0:	cf 93       	push	r28
     9f2:	cd b7       	in	r28, 0x3d	; 61
     9f4:	de b7       	in	r29, 0x3e	; 62
	TCCR0 = 0x00; 							// 표준모드, 타이머정지
     9f6:	83 e5       	ldi	r24, 0x53	; 83
     9f8:	90 e0       	ldi	r25, 0x00	; 0
     9fa:	fc 01       	movw	r30, r24
     9fc:	10 82       	st	Z, r1
	TCCR0 |= 0x07;							// 분주비 셋팅(1024)
     9fe:	83 e5       	ldi	r24, 0x53	; 83
     a00:	90 e0       	ldi	r25, 0x00	; 0
     a02:	23 e5       	ldi	r18, 0x53	; 83
     a04:	30 e0       	ldi	r19, 0x00	; 0
     a06:	f9 01       	movw	r30, r18
     a08:	20 81       	ld	r18, Z
     a0a:	27 60       	ori	r18, 0x07	; 7
     a0c:	fc 01       	movw	r30, r24
     a0e:	20 83       	st	Z, r18
	TIMSK = 0x01;							// 인터럽트셋팅
     a10:	87 e5       	ldi	r24, 0x57	; 87
     a12:	90 e0       	ldi	r25, 0x00	; 0
     a14:	21 e0       	ldi	r18, 0x01	; 1
     a16:	fc 01       	movw	r30, r24
     a18:	20 83       	st	Z, r18
}
     a1a:	cf 91       	pop	r28
     a1c:	df 91       	pop	r29
     a1e:	08 95       	ret

00000a20 <InitCMT2>:

void InitCMT2()
{
     a20:	df 93       	push	r29
     a22:	cf 93       	push	r28
     a24:	cd b7       	in	r28, 0x3d	; 61
     a26:	de b7       	in	r29, 0x3e	; 62
	TCCR2 = 0x40;							// Phase Correct PWM 모드, 타이머정지
     a28:	85 e4       	ldi	r24, 0x45	; 69
     a2a:	90 e0       	ldi	r25, 0x00	; 0
     a2c:	20 e4       	ldi	r18, 0x40	; 64
     a2e:	fc 01       	movw	r30, r24
     a30:	20 83       	st	Z, r18
	TCCR2 |= 0x20;							// Compare Match 출력모드 설정
     a32:	85 e4       	ldi	r24, 0x45	; 69
     a34:	90 e0       	ldi	r25, 0x00	; 0
     a36:	25 e4       	ldi	r18, 0x45	; 69
     a38:	30 e0       	ldi	r19, 0x00	; 0
     a3a:	f9 01       	movw	r30, r18
     a3c:	20 81       	ld	r18, Z
     a3e:	20 62       	ori	r18, 0x20	; 32
     a40:	fc 01       	movw	r30, r24
     a42:	20 83       	st	Z, r18
	TCCR2 |= 0x03;							// 분주비 셋팅(64)	
     a44:	85 e4       	ldi	r24, 0x45	; 69
     a46:	90 e0       	ldi	r25, 0x00	; 0
     a48:	25 e4       	ldi	r18, 0x45	; 69
     a4a:	30 e0       	ldi	r19, 0x00	; 0
     a4c:	f9 01       	movw	r30, r18
     a4e:	20 81       	ld	r18, Z
     a50:	23 60       	ori	r18, 0x03	; 3
     a52:	fc 01       	movw	r30, r24
     a54:	20 83       	st	Z, r18
	OCR2 = 0;
     a56:	83 e4       	ldi	r24, 0x43	; 67
     a58:	90 e0       	ldi	r25, 0x00	; 0
     a5a:	fc 01       	movw	r30, r24
     a5c:	10 82       	st	Z, r1
//	TIMSK |= 0x80;							// 인터럽트셋팅 -> ※이거하면 정상적으로 동작하지 않는다. 왜 그런가?
}
     a5e:	cf 91       	pop	r28
     a60:	df 91       	pop	r29
     a62:	08 95       	ret

00000a64 <InitUART0>:

void InitUART0()
{
     a64:	df 93       	push	r29
     a66:	cf 93       	push	r28
     a68:	00 d0       	rcall	.+0      	; 0xa6a <InitUART0+0x6>
     a6a:	cd b7       	in	r28, 0x3d	; 61
     a6c:	de b7       	in	r29, 0x3e	; 62
	unsigned short ubrr;	
	ubrr = (F_CPU / 16) / BAUD_RATE - 1;					// Set Baud Rate	
     a6e:	87 e6       	ldi	r24, 0x67	; 103
     a70:	90 e0       	ldi	r25, 0x00	; 0
     a72:	9a 83       	std	Y+2, r25	; 0x02
     a74:	89 83       	std	Y+1, r24	; 0x01
//	UBRR0H = (unsigned char)(ubrr >> 8);
//	UBRR0L = (unsigned char)(ubrr);
	UBRR0H = 0;
     a76:	80 e9       	ldi	r24, 0x90	; 144
     a78:	90 e0       	ldi	r25, 0x00	; 0
     a7a:	fc 01       	movw	r30, r24
     a7c:	10 82       	st	Z, r1
	UBRR0L = 103;
     a7e:	89 e2       	ldi	r24, 0x29	; 41
     a80:	90 e0       	ldi	r25, 0x00	; 0
     a82:	27 e6       	ldi	r18, 0x67	; 103
     a84:	fc 01       	movw	r30, r24
     a86:	20 83       	st	Z, r18

	UCSR0B = 0xD8;
     a88:	8a e2       	ldi	r24, 0x2A	; 42
     a8a:	90 e0       	ldi	r25, 0x00	; 0
     a8c:	28 ed       	ldi	r18, 0xD8	; 216
     a8e:	fc 01       	movw	r30, r24
     a90:	20 83       	st	Z, r18
	UCSR0C = 0x06;											// Set frame format
     a92:	85 e9       	ldi	r24, 0x95	; 149
     a94:	90 e0       	ldi	r25, 0x00	; 0
     a96:	26 e0       	ldi	r18, 0x06	; 6
     a98:	fc 01       	movw	r30, r24
     a9a:	20 83       	st	Z, r18
}
     a9c:	0f 90       	pop	r0
     a9e:	0f 90       	pop	r0
     aa0:	cf 91       	pop	r28
     aa2:	df 91       	pop	r29
     aa4:	08 95       	ret

00000aa6 <SendUART0>:

unsigned short SendUART0(char cData)
{
     aa6:	df 93       	push	r29
     aa8:	cf 93       	push	r28
     aaa:	00 d0       	rcall	.+0      	; 0xaac <SendUART0+0x6>
     aac:	0f 92       	push	r0
     aae:	cd b7       	in	r28, 0x3d	; 61
     ab0:	de b7       	in	r29, 0x3e	; 62
     ab2:	8b 83       	std	Y+3, r24	; 0x03
	unsigned short time = 0;
     ab4:	1a 82       	std	Y+2, r1	; 0x02
     ab6:	19 82       	std	Y+1, r1	; 0x01
	while(!(UCSR0A & 0x20))							// Check if tx is enable.
     ab8:	0d c0       	rjmp	.+26     	; 0xad4 <SendUART0+0x2e>
	{
		time++;
     aba:	89 81       	ldd	r24, Y+1	; 0x01
     abc:	9a 81       	ldd	r25, Y+2	; 0x02
     abe:	01 96       	adiw	r24, 0x01	; 1
     ac0:	9a 83       	std	Y+2, r25	; 0x02
     ac2:	89 83       	std	Y+1, r24	; 0x01
		if(time > ERR_UART_TIME_OUT)
     ac4:	89 81       	ldd	r24, Y+1	; 0x01
     ac6:	9a 81       	ldd	r25, Y+2	; 0x02
     ac8:	85 36       	cpi	r24, 0x65	; 101
     aca:	91 05       	cpc	r25, r1
     acc:	18 f0       	brcs	.+6      	; 0xad4 <SendUART0+0x2e>
		{
			return 1;
     ace:	81 e0       	ldi	r24, 0x01	; 1
     ad0:	90 e0       	ldi	r25, 0x00	; 0
     ad2:	11 c0       	rjmp	.+34     	; 0xaf6 <SendUART0+0x50>
}

unsigned short SendUART0(char cData)
{
	unsigned short time = 0;
	while(!(UCSR0A & 0x20))							// Check if tx is enable.
     ad4:	8b e2       	ldi	r24, 0x2B	; 43
     ad6:	90 e0       	ldi	r25, 0x00	; 0
     ad8:	fc 01       	movw	r30, r24
     ada:	80 81       	ld	r24, Z
     adc:	88 2f       	mov	r24, r24
     ade:	90 e0       	ldi	r25, 0x00	; 0
     ae0:	80 72       	andi	r24, 0x20	; 32
     ae2:	90 70       	andi	r25, 0x00	; 0
     ae4:	00 97       	sbiw	r24, 0x00	; 0
     ae6:	49 f3       	breq	.-46     	; 0xaba <SendUART0+0x14>
		{
			return 1;
		}
	}
	
	UDR0 = cData;
     ae8:	8c e2       	ldi	r24, 0x2C	; 44
     aea:	90 e0       	ldi	r25, 0x00	; 0
     aec:	2b 81       	ldd	r18, Y+3	; 0x03
     aee:	fc 01       	movw	r30, r24
     af0:	20 83       	st	Z, r18
	return 0;
     af2:	80 e0       	ldi	r24, 0x00	; 0
     af4:	90 e0       	ldi	r25, 0x00	; 0
}
     af6:	0f 90       	pop	r0
     af8:	0f 90       	pop	r0
     afa:	0f 90       	pop	r0
     afc:	cf 91       	pop	r28
     afe:	df 91       	pop	r29
     b00:	08 95       	ret

00000b02 <RecvUART0>:

unsigned short RecvUART0(char* cData)
{
     b02:	df 93       	push	r29
     b04:	cf 93       	push	r28
     b06:	00 d0       	rcall	.+0      	; 0xb08 <RecvUART0+0x6>
     b08:	00 d0       	rcall	.+0      	; 0xb0a <RecvUART0+0x8>
     b0a:	cd b7       	in	r28, 0x3d	; 61
     b0c:	de b7       	in	r29, 0x3e	; 62
     b0e:	9c 83       	std	Y+4, r25	; 0x04
     b10:	8b 83       	std	Y+3, r24	; 0x03
	unsigned short time = 0;
     b12:	1a 82       	std	Y+2, r1	; 0x02
     b14:	19 82       	std	Y+1, r1	; 0x01
	while(!(UCSR0A & 0x80))							// Check if there is a new rx packet.
     b16:	12 c0       	rjmp	.+36     	; 0xb3c <RecvUART0+0x3a>
	{
		time++;
     b18:	89 81       	ldd	r24, Y+1	; 0x01
     b1a:	9a 81       	ldd	r25, Y+2	; 0x02
     b1c:	01 96       	adiw	r24, 0x01	; 1
     b1e:	9a 83       	std	Y+2, r25	; 0x02
     b20:	89 83       	std	Y+1, r24	; 0x01
		if(time > ERR_UART_TIME_OUT)
     b22:	89 81       	ldd	r24, Y+1	; 0x01
     b24:	9a 81       	ldd	r25, Y+2	; 0x02
     b26:	85 36       	cpi	r24, 0x65	; 101
     b28:	91 05       	cpc	r25, r1
     b2a:	40 f0       	brcs	.+16     	; 0xb3c <RecvUART0+0x3a>
		{
			*cData = 0xFF;
     b2c:	8b 81       	ldd	r24, Y+3	; 0x03
     b2e:	9c 81       	ldd	r25, Y+4	; 0x04
     b30:	2f ef       	ldi	r18, 0xFF	; 255
     b32:	fc 01       	movw	r30, r24
     b34:	20 83       	st	Z, r18
			return 1;
     b36:	81 e0       	ldi	r24, 0x01	; 1
     b38:	90 e0       	ldi	r25, 0x00	; 0
     b3a:	10 c0       	rjmp	.+32     	; 0xb5c <RecvUART0+0x5a>
}

unsigned short RecvUART0(char* cData)
{
	unsigned short time = 0;
	while(!(UCSR0A & 0x80))							// Check if there is a new rx packet.
     b3c:	8b e2       	ldi	r24, 0x2B	; 43
     b3e:	90 e0       	ldi	r25, 0x00	; 0
     b40:	fc 01       	movw	r30, r24
     b42:	80 81       	ld	r24, Z
     b44:	88 23       	and	r24, r24
     b46:	44 f7       	brge	.-48     	; 0xb18 <RecvUART0+0x16>
			*cData = 0xFF;
			return 1;
		}
	}
	
	*cData = UDR0;
     b48:	8c e2       	ldi	r24, 0x2C	; 44
     b4a:	90 e0       	ldi	r25, 0x00	; 0
     b4c:	fc 01       	movw	r30, r24
     b4e:	20 81       	ld	r18, Z
     b50:	8b 81       	ldd	r24, Y+3	; 0x03
     b52:	9c 81       	ldd	r25, Y+4	; 0x04
     b54:	fc 01       	movw	r30, r24
     b56:	20 83       	st	Z, r18
	return 0;
     b58:	80 e0       	ldi	r24, 0x00	; 0
     b5a:	90 e0       	ldi	r25, 0x00	; 0
}
     b5c:	0f 90       	pop	r0
     b5e:	0f 90       	pop	r0
     b60:	0f 90       	pop	r0
     b62:	0f 90       	pop	r0
     b64:	cf 91       	pop	r28
     b66:	df 91       	pop	r29
     b68:	08 95       	ret

00000b6a <xbSend>:

#include "Cpu.h"
#include "XbeeController.h"

unsigned short xbSend(char* str)
{
     b6a:	df 93       	push	r29
     b6c:	cf 93       	push	r28
     b6e:	00 d0       	rcall	.+0      	; 0xb70 <xbSend+0x6>
     b70:	00 d0       	rcall	.+0      	; 0xb72 <xbSend+0x8>
     b72:	cd b7       	in	r28, 0x3d	; 61
     b74:	de b7       	in	r29, 0x3e	; 62
     b76:	9c 83       	std	Y+4, r25	; 0x04
     b78:	8b 83       	std	Y+3, r24	; 0x03
	unsigned short i = 0;
     b7a:	1a 82       	std	Y+2, r1	; 0x02
     b7c:	19 82       	std	Y+1, r1	; 0x01
	while((str[i] != '\r') && (str[i] != '\0'))
     b7e:	0f c0       	rjmp	.+30     	; 0xb9e <xbSend+0x34>
	{
		SendUART0(str[i]);
     b80:	2b 81       	ldd	r18, Y+3	; 0x03
     b82:	3c 81       	ldd	r19, Y+4	; 0x04
     b84:	89 81       	ldd	r24, Y+1	; 0x01
     b86:	9a 81       	ldd	r25, Y+2	; 0x02
     b88:	82 0f       	add	r24, r18
     b8a:	93 1f       	adc	r25, r19
     b8c:	fc 01       	movw	r30, r24
     b8e:	80 81       	ld	r24, Z
     b90:	0e 94 53 05 	call	0xaa6	; 0xaa6 <SendUART0>
		i++;
     b94:	89 81       	ldd	r24, Y+1	; 0x01
     b96:	9a 81       	ldd	r25, Y+2	; 0x02
     b98:	01 96       	adiw	r24, 0x01	; 1
     b9a:	9a 83       	std	Y+2, r25	; 0x02
     b9c:	89 83       	std	Y+1, r24	; 0x01
#include "XbeeController.h"

unsigned short xbSend(char* str)
{
	unsigned short i = 0;
	while((str[i] != '\r') && (str[i] != '\0'))
     b9e:	2b 81       	ldd	r18, Y+3	; 0x03
     ba0:	3c 81       	ldd	r19, Y+4	; 0x04
     ba2:	89 81       	ldd	r24, Y+1	; 0x01
     ba4:	9a 81       	ldd	r25, Y+2	; 0x02
     ba6:	82 0f       	add	r24, r18
     ba8:	93 1f       	adc	r25, r19
     baa:	fc 01       	movw	r30, r24
     bac:	80 81       	ld	r24, Z
     bae:	8d 30       	cpi	r24, 0x0D	; 13
     bb0:	51 f0       	breq	.+20     	; 0xbc6 <xbSend+0x5c>
     bb2:	2b 81       	ldd	r18, Y+3	; 0x03
     bb4:	3c 81       	ldd	r19, Y+4	; 0x04
     bb6:	89 81       	ldd	r24, Y+1	; 0x01
     bb8:	9a 81       	ldd	r25, Y+2	; 0x02
     bba:	82 0f       	add	r24, r18
     bbc:	93 1f       	adc	r25, r19
     bbe:	fc 01       	movw	r30, r24
     bc0:	80 81       	ld	r24, Z
     bc2:	88 23       	and	r24, r24
     bc4:	e9 f6       	brne	.-70     	; 0xb80 <xbSend+0x16>
	{
		SendUART0(str[i]);
		i++;
	}

	return 0;
     bc6:	80 e0       	ldi	r24, 0x00	; 0
     bc8:	90 e0       	ldi	r25, 0x00	; 0
}
     bca:	0f 90       	pop	r0
     bcc:	0f 90       	pop	r0
     bce:	0f 90       	pop	r0
     bd0:	0f 90       	pop	r0
     bd2:	cf 91       	pop	r28
     bd4:	df 91       	pop	r29
     bd6:	08 95       	ret

00000bd8 <xbRecv>:
unsigned short xbRecv(char* str)
{
     bd8:	df 93       	push	r29
     bda:	cf 93       	push	r28
     bdc:	00 d0       	rcall	.+0      	; 0xbde <xbRecv+0x6>
     bde:	cd b7       	in	r28, 0x3d	; 61
     be0:	de b7       	in	r29, 0x3e	; 62
     be2:	9a 83       	std	Y+2, r25	; 0x02
     be4:	89 83       	std	Y+1, r24	; 0x01
	return 0;
     be6:	80 e0       	ldi	r24, 0x00	; 0
     be8:	90 e0       	ldi	r25, 0x00	; 0
}
     bea:	0f 90       	pop	r0
     bec:	0f 90       	pop	r0
     bee:	cf 91       	pop	r28
     bf0:	df 91       	pop	r29
     bf2:	08 95       	ret

00000bf4 <__fixunssfsi>:
     bf4:	ef 92       	push	r14
     bf6:	ff 92       	push	r15
     bf8:	0f 93       	push	r16
     bfa:	1f 93       	push	r17
     bfc:	7b 01       	movw	r14, r22
     bfe:	8c 01       	movw	r16, r24
     c00:	20 e0       	ldi	r18, 0x00	; 0
     c02:	30 e0       	ldi	r19, 0x00	; 0
     c04:	40 e0       	ldi	r20, 0x00	; 0
     c06:	5f e4       	ldi	r21, 0x4F	; 79
     c08:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <__gesf2>
     c0c:	88 23       	and	r24, r24
     c0e:	8c f0       	brlt	.+34     	; 0xc32 <__fixunssfsi+0x3e>
     c10:	c8 01       	movw	r24, r16
     c12:	b7 01       	movw	r22, r14
     c14:	20 e0       	ldi	r18, 0x00	; 0
     c16:	30 e0       	ldi	r19, 0x00	; 0
     c18:	40 e0       	ldi	r20, 0x00	; 0
     c1a:	5f e4       	ldi	r21, 0x4F	; 79
     c1c:	0e 94 76 07 	call	0xeec	; 0xeec <__subsf3>
     c20:	0e 94 5c 09 	call	0x12b8	; 0x12b8 <__fixsfsi>
     c24:	9b 01       	movw	r18, r22
     c26:	ac 01       	movw	r20, r24
     c28:	20 50       	subi	r18, 0x00	; 0
     c2a:	30 40       	sbci	r19, 0x00	; 0
     c2c:	40 40       	sbci	r20, 0x00	; 0
     c2e:	50 48       	sbci	r21, 0x80	; 128
     c30:	06 c0       	rjmp	.+12     	; 0xc3e <__fixunssfsi+0x4a>
     c32:	c8 01       	movw	r24, r16
     c34:	b7 01       	movw	r22, r14
     c36:	0e 94 5c 09 	call	0x12b8	; 0x12b8 <__fixsfsi>
     c3a:	9b 01       	movw	r18, r22
     c3c:	ac 01       	movw	r20, r24
     c3e:	b9 01       	movw	r22, r18
     c40:	ca 01       	movw	r24, r20
     c42:	1f 91       	pop	r17
     c44:	0f 91       	pop	r16
     c46:	ff 90       	pop	r15
     c48:	ef 90       	pop	r14
     c4a:	08 95       	ret

00000c4c <_fpadd_parts>:
     c4c:	a0 e0       	ldi	r26, 0x00	; 0
     c4e:	b0 e0       	ldi	r27, 0x00	; 0
     c50:	ec e2       	ldi	r30, 0x2C	; 44
     c52:	f6 e0       	ldi	r31, 0x06	; 6
     c54:	0c 94 a3 0b 	jmp	0x1746	; 0x1746 <__prologue_saves__+0x4>
     c58:	fc 01       	movw	r30, r24
     c5a:	2b 01       	movw	r4, r22
     c5c:	ea 01       	movw	r28, r20
     c5e:	80 81       	ld	r24, Z
     c60:	82 30       	cpi	r24, 0x02	; 2
     c62:	08 f4       	brcc	.+2      	; 0xc66 <_fpadd_parts+0x1a>
     c64:	3d c1       	rjmp	.+634    	; 0xee0 <_fpadd_parts+0x294>
     c66:	db 01       	movw	r26, r22
     c68:	9c 91       	ld	r25, X
     c6a:	92 30       	cpi	r25, 0x02	; 2
     c6c:	08 f4       	brcc	.+2      	; 0xc70 <_fpadd_parts+0x24>
     c6e:	37 c1       	rjmp	.+622    	; 0xede <_fpadd_parts+0x292>
     c70:	84 30       	cpi	r24, 0x04	; 4
     c72:	69 f4       	brne	.+26     	; 0xc8e <_fpadd_parts+0x42>
     c74:	94 30       	cpi	r25, 0x04	; 4
     c76:	09 f0       	breq	.+2      	; 0xc7a <_fpadd_parts+0x2e>
     c78:	33 c1       	rjmp	.+614    	; 0xee0 <_fpadd_parts+0x294>
     c7a:	91 81       	ldd	r25, Z+1	; 0x01
     c7c:	11 96       	adiw	r26, 0x01	; 1
     c7e:	8c 91       	ld	r24, X
     c80:	11 97       	sbiw	r26, 0x01	; 1
     c82:	98 17       	cp	r25, r24
     c84:	09 f4       	brne	.+2      	; 0xc88 <_fpadd_parts+0x3c>
     c86:	2c c1       	rjmp	.+600    	; 0xee0 <_fpadd_parts+0x294>
     c88:	ed e7       	ldi	r30, 0x7D	; 125
     c8a:	f1 e0       	ldi	r31, 0x01	; 1
     c8c:	29 c1       	rjmp	.+594    	; 0xee0 <_fpadd_parts+0x294>
     c8e:	94 30       	cpi	r25, 0x04	; 4
     c90:	09 f4       	brne	.+2      	; 0xc94 <_fpadd_parts+0x48>
     c92:	25 c1       	rjmp	.+586    	; 0xede <_fpadd_parts+0x292>
     c94:	92 30       	cpi	r25, 0x02	; 2
     c96:	a9 f4       	brne	.+42     	; 0xcc2 <_fpadd_parts+0x76>
     c98:	82 30       	cpi	r24, 0x02	; 2
     c9a:	09 f0       	breq	.+2      	; 0xc9e <_fpadd_parts+0x52>
     c9c:	21 c1       	rjmp	.+578    	; 0xee0 <_fpadd_parts+0x294>
     c9e:	9f 01       	movw	r18, r30
     ca0:	88 e0       	ldi	r24, 0x08	; 8
     ca2:	d9 01       	movw	r26, r18
     ca4:	0d 90       	ld	r0, X+
     ca6:	9d 01       	movw	r18, r26
     ca8:	da 01       	movw	r26, r20
     caa:	0d 92       	st	X+, r0
     cac:	ad 01       	movw	r20, r26
     cae:	81 50       	subi	r24, 0x01	; 1
     cb0:	c1 f7       	brne	.-16     	; 0xca2 <_fpadd_parts+0x56>
     cb2:	d2 01       	movw	r26, r4
     cb4:	11 96       	adiw	r26, 0x01	; 1
     cb6:	8c 91       	ld	r24, X
     cb8:	11 97       	sbiw	r26, 0x01	; 1
     cba:	91 81       	ldd	r25, Z+1	; 0x01
     cbc:	89 23       	and	r24, r25
     cbe:	89 83       	std	Y+1, r24	; 0x01
     cc0:	0c c1       	rjmp	.+536    	; 0xeda <_fpadd_parts+0x28e>
     cc2:	82 30       	cpi	r24, 0x02	; 2
     cc4:	09 f4       	brne	.+2      	; 0xcc8 <_fpadd_parts+0x7c>
     cc6:	0b c1       	rjmp	.+534    	; 0xede <_fpadd_parts+0x292>
     cc8:	82 81       	ldd	r24, Z+2	; 0x02
     cca:	93 81       	ldd	r25, Z+3	; 0x03
     ccc:	db 01       	movw	r26, r22
     cce:	12 96       	adiw	r26, 0x02	; 2
     cd0:	4d 91       	ld	r20, X+
     cd2:	5c 91       	ld	r21, X
     cd4:	13 97       	sbiw	r26, 0x03	; 3
     cd6:	e4 80       	ldd	r14, Z+4	; 0x04
     cd8:	f5 80       	ldd	r15, Z+5	; 0x05
     cda:	06 81       	ldd	r16, Z+6	; 0x06
     cdc:	17 81       	ldd	r17, Z+7	; 0x07
     cde:	14 96       	adiw	r26, 0x04	; 4
     ce0:	ad 90       	ld	r10, X+
     ce2:	bd 90       	ld	r11, X+
     ce4:	cd 90       	ld	r12, X+
     ce6:	dc 90       	ld	r13, X
     ce8:	17 97       	sbiw	r26, 0x07	; 7
     cea:	9c 01       	movw	r18, r24
     cec:	24 1b       	sub	r18, r20
     cee:	35 0b       	sbc	r19, r21
     cf0:	b9 01       	movw	r22, r18
     cf2:	37 ff       	sbrs	r19, 7
     cf4:	04 c0       	rjmp	.+8      	; 0xcfe <_fpadd_parts+0xb2>
     cf6:	66 27       	eor	r22, r22
     cf8:	77 27       	eor	r23, r23
     cfa:	62 1b       	sub	r22, r18
     cfc:	73 0b       	sbc	r23, r19
     cfe:	60 32       	cpi	r22, 0x20	; 32
     d00:	71 05       	cpc	r23, r1
     d02:	0c f0       	brlt	.+2      	; 0xd06 <_fpadd_parts+0xba>
     d04:	62 c0       	rjmp	.+196    	; 0xdca <_fpadd_parts+0x17e>
     d06:	12 16       	cp	r1, r18
     d08:	13 06       	cpc	r1, r19
     d0a:	6c f5       	brge	.+90     	; 0xd66 <_fpadd_parts+0x11a>
     d0c:	35 01       	movw	r6, r10
     d0e:	46 01       	movw	r8, r12
     d10:	06 2e       	mov	r0, r22
     d12:	04 c0       	rjmp	.+8      	; 0xd1c <_fpadd_parts+0xd0>
     d14:	96 94       	lsr	r9
     d16:	87 94       	ror	r8
     d18:	77 94       	ror	r7
     d1a:	67 94       	ror	r6
     d1c:	0a 94       	dec	r0
     d1e:	d2 f7       	brpl	.-12     	; 0xd14 <_fpadd_parts+0xc8>
     d20:	21 e0       	ldi	r18, 0x01	; 1
     d22:	30 e0       	ldi	r19, 0x00	; 0
     d24:	40 e0       	ldi	r20, 0x00	; 0
     d26:	50 e0       	ldi	r21, 0x00	; 0
     d28:	04 c0       	rjmp	.+8      	; 0xd32 <_fpadd_parts+0xe6>
     d2a:	22 0f       	add	r18, r18
     d2c:	33 1f       	adc	r19, r19
     d2e:	44 1f       	adc	r20, r20
     d30:	55 1f       	adc	r21, r21
     d32:	6a 95       	dec	r22
     d34:	d2 f7       	brpl	.-12     	; 0xd2a <_fpadd_parts+0xde>
     d36:	21 50       	subi	r18, 0x01	; 1
     d38:	30 40       	sbci	r19, 0x00	; 0
     d3a:	40 40       	sbci	r20, 0x00	; 0
     d3c:	50 40       	sbci	r21, 0x00	; 0
     d3e:	2a 21       	and	r18, r10
     d40:	3b 21       	and	r19, r11
     d42:	4c 21       	and	r20, r12
     d44:	5d 21       	and	r21, r13
     d46:	21 15       	cp	r18, r1
     d48:	31 05       	cpc	r19, r1
     d4a:	41 05       	cpc	r20, r1
     d4c:	51 05       	cpc	r21, r1
     d4e:	21 f0       	breq	.+8      	; 0xd58 <_fpadd_parts+0x10c>
     d50:	21 e0       	ldi	r18, 0x01	; 1
     d52:	30 e0       	ldi	r19, 0x00	; 0
     d54:	40 e0       	ldi	r20, 0x00	; 0
     d56:	50 e0       	ldi	r21, 0x00	; 0
     d58:	59 01       	movw	r10, r18
     d5a:	6a 01       	movw	r12, r20
     d5c:	a6 28       	or	r10, r6
     d5e:	b7 28       	or	r11, r7
     d60:	c8 28       	or	r12, r8
     d62:	d9 28       	or	r13, r9
     d64:	3d c0       	rjmp	.+122    	; 0xde0 <_fpadd_parts+0x194>
     d66:	21 15       	cp	r18, r1
     d68:	31 05       	cpc	r19, r1
     d6a:	d1 f1       	breq	.+116    	; 0xde0 <_fpadd_parts+0x194>
     d6c:	86 0f       	add	r24, r22
     d6e:	97 1f       	adc	r25, r23
     d70:	37 01       	movw	r6, r14
     d72:	48 01       	movw	r8, r16
     d74:	06 2e       	mov	r0, r22
     d76:	04 c0       	rjmp	.+8      	; 0xd80 <_fpadd_parts+0x134>
     d78:	96 94       	lsr	r9
     d7a:	87 94       	ror	r8
     d7c:	77 94       	ror	r7
     d7e:	67 94       	ror	r6
     d80:	0a 94       	dec	r0
     d82:	d2 f7       	brpl	.-12     	; 0xd78 <_fpadd_parts+0x12c>
     d84:	21 e0       	ldi	r18, 0x01	; 1
     d86:	30 e0       	ldi	r19, 0x00	; 0
     d88:	40 e0       	ldi	r20, 0x00	; 0
     d8a:	50 e0       	ldi	r21, 0x00	; 0
     d8c:	04 c0       	rjmp	.+8      	; 0xd96 <_fpadd_parts+0x14a>
     d8e:	22 0f       	add	r18, r18
     d90:	33 1f       	adc	r19, r19
     d92:	44 1f       	adc	r20, r20
     d94:	55 1f       	adc	r21, r21
     d96:	6a 95       	dec	r22
     d98:	d2 f7       	brpl	.-12     	; 0xd8e <_fpadd_parts+0x142>
     d9a:	21 50       	subi	r18, 0x01	; 1
     d9c:	30 40       	sbci	r19, 0x00	; 0
     d9e:	40 40       	sbci	r20, 0x00	; 0
     da0:	50 40       	sbci	r21, 0x00	; 0
     da2:	2e 21       	and	r18, r14
     da4:	3f 21       	and	r19, r15
     da6:	40 23       	and	r20, r16
     da8:	51 23       	and	r21, r17
     daa:	21 15       	cp	r18, r1
     dac:	31 05       	cpc	r19, r1
     dae:	41 05       	cpc	r20, r1
     db0:	51 05       	cpc	r21, r1
     db2:	21 f0       	breq	.+8      	; 0xdbc <_fpadd_parts+0x170>
     db4:	21 e0       	ldi	r18, 0x01	; 1
     db6:	30 e0       	ldi	r19, 0x00	; 0
     db8:	40 e0       	ldi	r20, 0x00	; 0
     dba:	50 e0       	ldi	r21, 0x00	; 0
     dbc:	79 01       	movw	r14, r18
     dbe:	8a 01       	movw	r16, r20
     dc0:	e6 28       	or	r14, r6
     dc2:	f7 28       	or	r15, r7
     dc4:	08 29       	or	r16, r8
     dc6:	19 29       	or	r17, r9
     dc8:	0b c0       	rjmp	.+22     	; 0xde0 <_fpadd_parts+0x194>
     dca:	48 17       	cp	r20, r24
     dcc:	59 07       	cpc	r21, r25
     dce:	2c f0       	brlt	.+10     	; 0xdda <_fpadd_parts+0x18e>
     dd0:	ca 01       	movw	r24, r20
     dd2:	ee 24       	eor	r14, r14
     dd4:	ff 24       	eor	r15, r15
     dd6:	87 01       	movw	r16, r14
     dd8:	03 c0       	rjmp	.+6      	; 0xde0 <_fpadd_parts+0x194>
     dda:	aa 24       	eor	r10, r10
     ddc:	bb 24       	eor	r11, r11
     dde:	65 01       	movw	r12, r10
     de0:	21 81       	ldd	r18, Z+1	; 0x01
     de2:	f2 01       	movw	r30, r4
     de4:	31 81       	ldd	r19, Z+1	; 0x01
     de6:	23 17       	cp	r18, r19
     de8:	09 f4       	brne	.+2      	; 0xdec <_fpadd_parts+0x1a0>
     dea:	4a c0       	rjmp	.+148    	; 0xe80 <_fpadd_parts+0x234>
     dec:	22 23       	and	r18, r18
     dee:	49 f0       	breq	.+18     	; 0xe02 <_fpadd_parts+0x1b6>
     df0:	a6 01       	movw	r20, r12
     df2:	95 01       	movw	r18, r10
     df4:	2e 19       	sub	r18, r14
     df6:	3f 09       	sbc	r19, r15
     df8:	40 0b       	sbc	r20, r16
     dfa:	51 0b       	sbc	r21, r17
     dfc:	79 01       	movw	r14, r18
     dfe:	8a 01       	movw	r16, r20
     e00:	04 c0       	rjmp	.+8      	; 0xe0a <_fpadd_parts+0x1be>
     e02:	ea 18       	sub	r14, r10
     e04:	fb 08       	sbc	r15, r11
     e06:	0c 09       	sbc	r16, r12
     e08:	1d 09       	sbc	r17, r13
     e0a:	17 fd       	sbrc	r17, 7
     e0c:	0c c0       	rjmp	.+24     	; 0xe26 <_fpadd_parts+0x1da>
     e0e:	19 82       	std	Y+1, r1	; 0x01
     e10:	9b 83       	std	Y+3, r25	; 0x03
     e12:	8a 83       	std	Y+2, r24	; 0x02
     e14:	ec 82       	std	Y+4, r14	; 0x04
     e16:	fd 82       	std	Y+5, r15	; 0x05
     e18:	0e 83       	std	Y+6, r16	; 0x06
     e1a:	1f 83       	std	Y+7, r17	; 0x07
     e1c:	8c 81       	ldd	r24, Y+4	; 0x04
     e1e:	9d 81       	ldd	r25, Y+5	; 0x05
     e20:	ae 81       	ldd	r26, Y+6	; 0x06
     e22:	bf 81       	ldd	r27, Y+7	; 0x07
     e24:	1a c0       	rjmp	.+52     	; 0xe5a <_fpadd_parts+0x20e>
     e26:	21 e0       	ldi	r18, 0x01	; 1
     e28:	29 83       	std	Y+1, r18	; 0x01
     e2a:	9b 83       	std	Y+3, r25	; 0x03
     e2c:	8a 83       	std	Y+2, r24	; 0x02
     e2e:	88 27       	eor	r24, r24
     e30:	99 27       	eor	r25, r25
     e32:	dc 01       	movw	r26, r24
     e34:	8e 19       	sub	r24, r14
     e36:	9f 09       	sbc	r25, r15
     e38:	a0 0b       	sbc	r26, r16
     e3a:	b1 0b       	sbc	r27, r17
     e3c:	8c 83       	std	Y+4, r24	; 0x04
     e3e:	9d 83       	std	Y+5, r25	; 0x05
     e40:	ae 83       	std	Y+6, r26	; 0x06
     e42:	bf 83       	std	Y+7, r27	; 0x07
     e44:	eb cf       	rjmp	.-42     	; 0xe1c <_fpadd_parts+0x1d0>
     e46:	88 0f       	add	r24, r24
     e48:	99 1f       	adc	r25, r25
     e4a:	aa 1f       	adc	r26, r26
     e4c:	bb 1f       	adc	r27, r27
     e4e:	2a 81       	ldd	r18, Y+2	; 0x02
     e50:	3b 81       	ldd	r19, Y+3	; 0x03
     e52:	21 50       	subi	r18, 0x01	; 1
     e54:	30 40       	sbci	r19, 0x00	; 0
     e56:	3b 83       	std	Y+3, r19	; 0x03
     e58:	2a 83       	std	Y+2, r18	; 0x02
     e5a:	9c 01       	movw	r18, r24
     e5c:	ad 01       	movw	r20, r26
     e5e:	21 50       	subi	r18, 0x01	; 1
     e60:	30 40       	sbci	r19, 0x00	; 0
     e62:	40 40       	sbci	r20, 0x00	; 0
     e64:	50 40       	sbci	r21, 0x00	; 0
     e66:	2f 3f       	cpi	r18, 0xFF	; 255
     e68:	6f ef       	ldi	r22, 0xFF	; 255
     e6a:	36 07       	cpc	r19, r22
     e6c:	6f ef       	ldi	r22, 0xFF	; 255
     e6e:	46 07       	cpc	r20, r22
     e70:	6f e3       	ldi	r22, 0x3F	; 63
     e72:	56 07       	cpc	r21, r22
     e74:	40 f3       	brcs	.-48     	; 0xe46 <_fpadd_parts+0x1fa>
     e76:	8c 83       	std	Y+4, r24	; 0x04
     e78:	9d 83       	std	Y+5, r25	; 0x05
     e7a:	ae 83       	std	Y+6, r26	; 0x06
     e7c:	bf 83       	std	Y+7, r27	; 0x07
     e7e:	0b c0       	rjmp	.+22     	; 0xe96 <_fpadd_parts+0x24a>
     e80:	29 83       	std	Y+1, r18	; 0x01
     e82:	9b 83       	std	Y+3, r25	; 0x03
     e84:	8a 83       	std	Y+2, r24	; 0x02
     e86:	ea 0c       	add	r14, r10
     e88:	fb 1c       	adc	r15, r11
     e8a:	0c 1d       	adc	r16, r12
     e8c:	1d 1d       	adc	r17, r13
     e8e:	ec 82       	std	Y+4, r14	; 0x04
     e90:	fd 82       	std	Y+5, r15	; 0x05
     e92:	0e 83       	std	Y+6, r16	; 0x06
     e94:	1f 83       	std	Y+7, r17	; 0x07
     e96:	83 e0       	ldi	r24, 0x03	; 3
     e98:	88 83       	st	Y, r24
     e9a:	2c 81       	ldd	r18, Y+4	; 0x04
     e9c:	3d 81       	ldd	r19, Y+5	; 0x05
     e9e:	4e 81       	ldd	r20, Y+6	; 0x06
     ea0:	5f 81       	ldd	r21, Y+7	; 0x07
     ea2:	57 ff       	sbrs	r21, 7
     ea4:	1a c0       	rjmp	.+52     	; 0xeda <_fpadd_parts+0x28e>
     ea6:	c9 01       	movw	r24, r18
     ea8:	aa 27       	eor	r26, r26
     eaa:	97 fd       	sbrc	r25, 7
     eac:	a0 95       	com	r26
     eae:	ba 2f       	mov	r27, r26
     eb0:	81 70       	andi	r24, 0x01	; 1
     eb2:	90 70       	andi	r25, 0x00	; 0
     eb4:	a0 70       	andi	r26, 0x00	; 0
     eb6:	b0 70       	andi	r27, 0x00	; 0
     eb8:	56 95       	lsr	r21
     eba:	47 95       	ror	r20
     ebc:	37 95       	ror	r19
     ebe:	27 95       	ror	r18
     ec0:	82 2b       	or	r24, r18
     ec2:	93 2b       	or	r25, r19
     ec4:	a4 2b       	or	r26, r20
     ec6:	b5 2b       	or	r27, r21
     ec8:	8c 83       	std	Y+4, r24	; 0x04
     eca:	9d 83       	std	Y+5, r25	; 0x05
     ecc:	ae 83       	std	Y+6, r26	; 0x06
     ece:	bf 83       	std	Y+7, r27	; 0x07
     ed0:	8a 81       	ldd	r24, Y+2	; 0x02
     ed2:	9b 81       	ldd	r25, Y+3	; 0x03
     ed4:	01 96       	adiw	r24, 0x01	; 1
     ed6:	9b 83       	std	Y+3, r25	; 0x03
     ed8:	8a 83       	std	Y+2, r24	; 0x02
     eda:	fe 01       	movw	r30, r28
     edc:	01 c0       	rjmp	.+2      	; 0xee0 <_fpadd_parts+0x294>
     ede:	f2 01       	movw	r30, r4
     ee0:	cf 01       	movw	r24, r30
     ee2:	cd b7       	in	r28, 0x3d	; 61
     ee4:	de b7       	in	r29, 0x3e	; 62
     ee6:	e0 e1       	ldi	r30, 0x10	; 16
     ee8:	0c 94 bf 0b 	jmp	0x177e	; 0x177e <__epilogue_restores__+0x4>

00000eec <__subsf3>:
     eec:	a0 e2       	ldi	r26, 0x20	; 32
     eee:	b0 e0       	ldi	r27, 0x00	; 0
     ef0:	ec e7       	ldi	r30, 0x7C	; 124
     ef2:	f7 e0       	ldi	r31, 0x07	; 7
     ef4:	0c 94 ad 0b 	jmp	0x175a	; 0x175a <__prologue_saves__+0x18>
     ef8:	69 83       	std	Y+1, r22	; 0x01
     efa:	7a 83       	std	Y+2, r23	; 0x02
     efc:	8b 83       	std	Y+3, r24	; 0x03
     efe:	9c 83       	std	Y+4, r25	; 0x04
     f00:	2d 83       	std	Y+5, r18	; 0x05
     f02:	3e 83       	std	Y+6, r19	; 0x06
     f04:	4f 83       	std	Y+7, r20	; 0x07
     f06:	58 87       	std	Y+8, r21	; 0x08
     f08:	e9 e0       	ldi	r30, 0x09	; 9
     f0a:	ee 2e       	mov	r14, r30
     f0c:	f1 2c       	mov	r15, r1
     f0e:	ec 0e       	add	r14, r28
     f10:	fd 1e       	adc	r15, r29
     f12:	ce 01       	movw	r24, r28
     f14:	01 96       	adiw	r24, 0x01	; 1
     f16:	b7 01       	movw	r22, r14
     f18:	0e 94 7e 0a 	call	0x14fc	; 0x14fc <__unpack_f>
     f1c:	8e 01       	movw	r16, r28
     f1e:	0f 5e       	subi	r16, 0xEF	; 239
     f20:	1f 4f       	sbci	r17, 0xFF	; 255
     f22:	ce 01       	movw	r24, r28
     f24:	05 96       	adiw	r24, 0x05	; 5
     f26:	b8 01       	movw	r22, r16
     f28:	0e 94 7e 0a 	call	0x14fc	; 0x14fc <__unpack_f>
     f2c:	8a 89       	ldd	r24, Y+18	; 0x12
     f2e:	91 e0       	ldi	r25, 0x01	; 1
     f30:	89 27       	eor	r24, r25
     f32:	8a 8b       	std	Y+18, r24	; 0x12
     f34:	c7 01       	movw	r24, r14
     f36:	b8 01       	movw	r22, r16
     f38:	ae 01       	movw	r20, r28
     f3a:	47 5e       	subi	r20, 0xE7	; 231
     f3c:	5f 4f       	sbci	r21, 0xFF	; 255
     f3e:	0e 94 26 06 	call	0xc4c	; 0xc4c <_fpadd_parts>
     f42:	0e 94 af 09 	call	0x135e	; 0x135e <__pack_f>
     f46:	a0 96       	adiw	r28, 0x20	; 32
     f48:	e6 e0       	ldi	r30, 0x06	; 6
     f4a:	0c 94 c9 0b 	jmp	0x1792	; 0x1792 <__epilogue_restores__+0x18>

00000f4e <__addsf3>:
     f4e:	a0 e2       	ldi	r26, 0x20	; 32
     f50:	b0 e0       	ldi	r27, 0x00	; 0
     f52:	ed ea       	ldi	r30, 0xAD	; 173
     f54:	f7 e0       	ldi	r31, 0x07	; 7
     f56:	0c 94 ad 0b 	jmp	0x175a	; 0x175a <__prologue_saves__+0x18>
     f5a:	69 83       	std	Y+1, r22	; 0x01
     f5c:	7a 83       	std	Y+2, r23	; 0x02
     f5e:	8b 83       	std	Y+3, r24	; 0x03
     f60:	9c 83       	std	Y+4, r25	; 0x04
     f62:	2d 83       	std	Y+5, r18	; 0x05
     f64:	3e 83       	std	Y+6, r19	; 0x06
     f66:	4f 83       	std	Y+7, r20	; 0x07
     f68:	58 87       	std	Y+8, r21	; 0x08
     f6a:	f9 e0       	ldi	r31, 0x09	; 9
     f6c:	ef 2e       	mov	r14, r31
     f6e:	f1 2c       	mov	r15, r1
     f70:	ec 0e       	add	r14, r28
     f72:	fd 1e       	adc	r15, r29
     f74:	ce 01       	movw	r24, r28
     f76:	01 96       	adiw	r24, 0x01	; 1
     f78:	b7 01       	movw	r22, r14
     f7a:	0e 94 7e 0a 	call	0x14fc	; 0x14fc <__unpack_f>
     f7e:	8e 01       	movw	r16, r28
     f80:	0f 5e       	subi	r16, 0xEF	; 239
     f82:	1f 4f       	sbci	r17, 0xFF	; 255
     f84:	ce 01       	movw	r24, r28
     f86:	05 96       	adiw	r24, 0x05	; 5
     f88:	b8 01       	movw	r22, r16
     f8a:	0e 94 7e 0a 	call	0x14fc	; 0x14fc <__unpack_f>
     f8e:	c7 01       	movw	r24, r14
     f90:	b8 01       	movw	r22, r16
     f92:	ae 01       	movw	r20, r28
     f94:	47 5e       	subi	r20, 0xE7	; 231
     f96:	5f 4f       	sbci	r21, 0xFF	; 255
     f98:	0e 94 26 06 	call	0xc4c	; 0xc4c <_fpadd_parts>
     f9c:	0e 94 af 09 	call	0x135e	; 0x135e <__pack_f>
     fa0:	a0 96       	adiw	r28, 0x20	; 32
     fa2:	e6 e0       	ldi	r30, 0x06	; 6
     fa4:	0c 94 c9 0b 	jmp	0x1792	; 0x1792 <__epilogue_restores__+0x18>

00000fa8 <__mulsf3>:
     fa8:	a0 e2       	ldi	r26, 0x20	; 32
     faa:	b0 e0       	ldi	r27, 0x00	; 0
     fac:	ea ed       	ldi	r30, 0xDA	; 218
     fae:	f7 e0       	ldi	r31, 0x07	; 7
     fb0:	0c 94 a1 0b 	jmp	0x1742	; 0x1742 <__prologue_saves__>
     fb4:	69 83       	std	Y+1, r22	; 0x01
     fb6:	7a 83       	std	Y+2, r23	; 0x02
     fb8:	8b 83       	std	Y+3, r24	; 0x03
     fba:	9c 83       	std	Y+4, r25	; 0x04
     fbc:	2d 83       	std	Y+5, r18	; 0x05
     fbe:	3e 83       	std	Y+6, r19	; 0x06
     fc0:	4f 83       	std	Y+7, r20	; 0x07
     fc2:	58 87       	std	Y+8, r21	; 0x08
     fc4:	ce 01       	movw	r24, r28
     fc6:	01 96       	adiw	r24, 0x01	; 1
     fc8:	be 01       	movw	r22, r28
     fca:	67 5f       	subi	r22, 0xF7	; 247
     fcc:	7f 4f       	sbci	r23, 0xFF	; 255
     fce:	0e 94 7e 0a 	call	0x14fc	; 0x14fc <__unpack_f>
     fd2:	ce 01       	movw	r24, r28
     fd4:	05 96       	adiw	r24, 0x05	; 5
     fd6:	be 01       	movw	r22, r28
     fd8:	6f 5e       	subi	r22, 0xEF	; 239
     fda:	7f 4f       	sbci	r23, 0xFF	; 255
     fdc:	0e 94 7e 0a 	call	0x14fc	; 0x14fc <__unpack_f>
     fe0:	99 85       	ldd	r25, Y+9	; 0x09
     fe2:	92 30       	cpi	r25, 0x02	; 2
     fe4:	88 f0       	brcs	.+34     	; 0x1008 <__mulsf3+0x60>
     fe6:	89 89       	ldd	r24, Y+17	; 0x11
     fe8:	82 30       	cpi	r24, 0x02	; 2
     fea:	c8 f0       	brcs	.+50     	; 0x101e <__mulsf3+0x76>
     fec:	94 30       	cpi	r25, 0x04	; 4
     fee:	19 f4       	brne	.+6      	; 0xff6 <__mulsf3+0x4e>
     ff0:	82 30       	cpi	r24, 0x02	; 2
     ff2:	51 f4       	brne	.+20     	; 0x1008 <__mulsf3+0x60>
     ff4:	04 c0       	rjmp	.+8      	; 0xffe <__mulsf3+0x56>
     ff6:	84 30       	cpi	r24, 0x04	; 4
     ff8:	29 f4       	brne	.+10     	; 0x1004 <__mulsf3+0x5c>
     ffa:	92 30       	cpi	r25, 0x02	; 2
     ffc:	81 f4       	brne	.+32     	; 0x101e <__mulsf3+0x76>
     ffe:	8d e7       	ldi	r24, 0x7D	; 125
    1000:	91 e0       	ldi	r25, 0x01	; 1
    1002:	c4 c0       	rjmp	.+392    	; 0x118c <__stack+0x8d>
    1004:	92 30       	cpi	r25, 0x02	; 2
    1006:	49 f4       	brne	.+18     	; 0x101a <__mulsf3+0x72>
    1008:	80 e0       	ldi	r24, 0x00	; 0
    100a:	2a 85       	ldd	r18, Y+10	; 0x0a
    100c:	9a 89       	ldd	r25, Y+18	; 0x12
    100e:	29 13       	cpse	r18, r25
    1010:	81 e0       	ldi	r24, 0x01	; 1
    1012:	8a 87       	std	Y+10, r24	; 0x0a
    1014:	ce 01       	movw	r24, r28
    1016:	09 96       	adiw	r24, 0x09	; 9
    1018:	b9 c0       	rjmp	.+370    	; 0x118c <__stack+0x8d>
    101a:	82 30       	cpi	r24, 0x02	; 2
    101c:	49 f4       	brne	.+18     	; 0x1030 <__mulsf3+0x88>
    101e:	80 e0       	ldi	r24, 0x00	; 0
    1020:	2a 85       	ldd	r18, Y+10	; 0x0a
    1022:	9a 89       	ldd	r25, Y+18	; 0x12
    1024:	29 13       	cpse	r18, r25
    1026:	81 e0       	ldi	r24, 0x01	; 1
    1028:	8a 8b       	std	Y+18, r24	; 0x12
    102a:	ce 01       	movw	r24, r28
    102c:	41 96       	adiw	r24, 0x11	; 17
    102e:	ae c0       	rjmp	.+348    	; 0x118c <__stack+0x8d>
    1030:	6d 84       	ldd	r6, Y+13	; 0x0d
    1032:	7e 84       	ldd	r7, Y+14	; 0x0e
    1034:	8f 84       	ldd	r8, Y+15	; 0x0f
    1036:	98 88       	ldd	r9, Y+16	; 0x10
    1038:	ad 88       	ldd	r10, Y+21	; 0x15
    103a:	be 88       	ldd	r11, Y+22	; 0x16
    103c:	cf 88       	ldd	r12, Y+23	; 0x17
    103e:	d8 8c       	ldd	r13, Y+24	; 0x18
    1040:	60 e0       	ldi	r22, 0x00	; 0
    1042:	70 e0       	ldi	r23, 0x00	; 0
    1044:	80 e0       	ldi	r24, 0x00	; 0
    1046:	90 e0       	ldi	r25, 0x00	; 0
    1048:	dc 01       	movw	r26, r24
    104a:	ee 24       	eor	r14, r14
    104c:	ff 24       	eor	r15, r15
    104e:	87 01       	movw	r16, r14
    1050:	20 e0       	ldi	r18, 0x00	; 0
    1052:	30 e0       	ldi	r19, 0x00	; 0
    1054:	a9 01       	movw	r20, r18
    1056:	f3 01       	movw	r30, r6
    1058:	e1 70       	andi	r30, 0x01	; 1
    105a:	f0 70       	andi	r31, 0x00	; 0
    105c:	30 97       	sbiw	r30, 0x00	; 0
    105e:	c9 f0       	breq	.+50     	; 0x1092 <__mulsf3+0xea>
    1060:	2a 0d       	add	r18, r10
    1062:	3b 1d       	adc	r19, r11
    1064:	4c 1d       	adc	r20, r12
    1066:	5d 1d       	adc	r21, r13
    1068:	8e 0d       	add	r24, r14
    106a:	9f 1d       	adc	r25, r15
    106c:	a0 1f       	adc	r26, r16
    106e:	b1 1f       	adc	r27, r17
    1070:	22 24       	eor	r2, r2
    1072:	33 24       	eor	r3, r3
    1074:	21 01       	movw	r4, r2
    1076:	2a 15       	cp	r18, r10
    1078:	3b 05       	cpc	r19, r11
    107a:	4c 05       	cpc	r20, r12
    107c:	5d 05       	cpc	r21, r13
    107e:	28 f4       	brcc	.+10     	; 0x108a <__mulsf3+0xe2>
    1080:	e1 e0       	ldi	r30, 0x01	; 1
    1082:	2e 2e       	mov	r2, r30
    1084:	31 2c       	mov	r3, r1
    1086:	41 2c       	mov	r4, r1
    1088:	51 2c       	mov	r5, r1
    108a:	82 0d       	add	r24, r2
    108c:	93 1d       	adc	r25, r3
    108e:	a4 1d       	adc	r26, r4
    1090:	b5 1d       	adc	r27, r5
    1092:	ee 0c       	add	r14, r14
    1094:	ff 1c       	adc	r15, r15
    1096:	00 1f       	adc	r16, r16
    1098:	11 1f       	adc	r17, r17
    109a:	d7 fe       	sbrs	r13, 7
    109c:	09 c0       	rjmp	.+18     	; 0x10b0 <__mulsf3+0x108>
    109e:	e1 e0       	ldi	r30, 0x01	; 1
    10a0:	2e 2e       	mov	r2, r30
    10a2:	31 2c       	mov	r3, r1
    10a4:	41 2c       	mov	r4, r1
    10a6:	51 2c       	mov	r5, r1
    10a8:	e2 28       	or	r14, r2
    10aa:	f3 28       	or	r15, r3
    10ac:	04 29       	or	r16, r4
    10ae:	15 29       	or	r17, r5
    10b0:	6f 5f       	subi	r22, 0xFF	; 255
    10b2:	7f 4f       	sbci	r23, 0xFF	; 255
    10b4:	60 32       	cpi	r22, 0x20	; 32
    10b6:	71 05       	cpc	r23, r1
    10b8:	49 f0       	breq	.+18     	; 0x10cc <__mulsf3+0x124>
    10ba:	aa 0c       	add	r10, r10
    10bc:	bb 1c       	adc	r11, r11
    10be:	cc 1c       	adc	r12, r12
    10c0:	dd 1c       	adc	r13, r13
    10c2:	96 94       	lsr	r9
    10c4:	87 94       	ror	r8
    10c6:	77 94       	ror	r7
    10c8:	67 94       	ror	r6
    10ca:	c5 cf       	rjmp	.-118    	; 0x1056 <__mulsf3+0xae>
    10cc:	6b 89       	ldd	r22, Y+19	; 0x13
    10ce:	7c 89       	ldd	r23, Y+20	; 0x14
    10d0:	eb 85       	ldd	r30, Y+11	; 0x0b
    10d2:	fc 85       	ldd	r31, Y+12	; 0x0c
    10d4:	6e 0f       	add	r22, r30
    10d6:	7f 1f       	adc	r23, r31
    10d8:	6e 5f       	subi	r22, 0xFE	; 254
    10da:	7f 4f       	sbci	r23, 0xFF	; 255
    10dc:	7c 8f       	std	Y+28, r23	; 0x1c
    10de:	6b 8f       	std	Y+27, r22	; 0x1b
    10e0:	1a 8e       	std	Y+26, r1	; 0x1a
    10e2:	7a 85       	ldd	r23, Y+10	; 0x0a
    10e4:	6a 89       	ldd	r22, Y+18	; 0x12
    10e6:	76 17       	cp	r23, r22
    10e8:	11 f0       	breq	.+4      	; 0x10ee <__mulsf3+0x146>
    10ea:	61 e0       	ldi	r22, 0x01	; 1
    10ec:	6a 8f       	std	Y+26, r22	; 0x1a
    10ee:	6b 8d       	ldd	r22, Y+27	; 0x1b
    10f0:	7c 8d       	ldd	r23, Y+28	; 0x1c
    10f2:	10 c0       	rjmp	.+32     	; 0x1114 <__stack+0x15>
    10f4:	fc 01       	movw	r30, r24
    10f6:	e1 70       	andi	r30, 0x01	; 1
    10f8:	f0 70       	andi	r31, 0x00	; 0
    10fa:	30 97       	sbiw	r30, 0x00	; 0
    10fc:	29 f0       	breq	.+10     	; 0x1108 <__stack+0x9>
    10fe:	56 95       	lsr	r21
    1100:	47 95       	ror	r20
    1102:	37 95       	ror	r19
    1104:	27 95       	ror	r18
    1106:	50 68       	ori	r21, 0x80	; 128
    1108:	b6 95       	lsr	r27
    110a:	a7 95       	ror	r26
    110c:	97 95       	ror	r25
    110e:	87 95       	ror	r24
    1110:	6f 5f       	subi	r22, 0xFF	; 255
    1112:	7f 4f       	sbci	r23, 0xFF	; 255
    1114:	b7 fd       	sbrc	r27, 7
    1116:	ee cf       	rjmp	.-36     	; 0x10f4 <__mulsf3+0x14c>
    1118:	0c c0       	rjmp	.+24     	; 0x1132 <__stack+0x33>
    111a:	88 0f       	add	r24, r24
    111c:	99 1f       	adc	r25, r25
    111e:	aa 1f       	adc	r26, r26
    1120:	bb 1f       	adc	r27, r27
    1122:	57 fd       	sbrc	r21, 7
    1124:	81 60       	ori	r24, 0x01	; 1
    1126:	22 0f       	add	r18, r18
    1128:	33 1f       	adc	r19, r19
    112a:	44 1f       	adc	r20, r20
    112c:	55 1f       	adc	r21, r21
    112e:	61 50       	subi	r22, 0x01	; 1
    1130:	70 40       	sbci	r23, 0x00	; 0
    1132:	80 30       	cpi	r24, 0x00	; 0
    1134:	e0 e0       	ldi	r30, 0x00	; 0
    1136:	9e 07       	cpc	r25, r30
    1138:	e0 e0       	ldi	r30, 0x00	; 0
    113a:	ae 07       	cpc	r26, r30
    113c:	e0 e4       	ldi	r30, 0x40	; 64
    113e:	be 07       	cpc	r27, r30
    1140:	60 f3       	brcs	.-40     	; 0x111a <__stack+0x1b>
    1142:	6b 8f       	std	Y+27, r22	; 0x1b
    1144:	7c 8f       	std	Y+28, r23	; 0x1c
    1146:	6f e7       	ldi	r22, 0x7F	; 127
    1148:	e6 2e       	mov	r14, r22
    114a:	f1 2c       	mov	r15, r1
    114c:	01 2d       	mov	r16, r1
    114e:	11 2d       	mov	r17, r1
    1150:	e8 22       	and	r14, r24
    1152:	f9 22       	and	r15, r25
    1154:	0a 23       	and	r16, r26
    1156:	1b 23       	and	r17, r27
    1158:	60 e4       	ldi	r22, 0x40	; 64
    115a:	e6 16       	cp	r14, r22
    115c:	f1 04       	cpc	r15, r1
    115e:	01 05       	cpc	r16, r1
    1160:	11 05       	cpc	r17, r1
    1162:	61 f4       	brne	.+24     	; 0x117c <__stack+0x7d>
    1164:	87 fd       	sbrc	r24, 7
    1166:	0a c0       	rjmp	.+20     	; 0x117c <__stack+0x7d>
    1168:	21 15       	cp	r18, r1
    116a:	31 05       	cpc	r19, r1
    116c:	41 05       	cpc	r20, r1
    116e:	51 05       	cpc	r21, r1
    1170:	29 f0       	breq	.+10     	; 0x117c <__stack+0x7d>
    1172:	80 5c       	subi	r24, 0xC0	; 192
    1174:	9f 4f       	sbci	r25, 0xFF	; 255
    1176:	af 4f       	sbci	r26, 0xFF	; 255
    1178:	bf 4f       	sbci	r27, 0xFF	; 255
    117a:	80 78       	andi	r24, 0x80	; 128
    117c:	8d 8f       	std	Y+29, r24	; 0x1d
    117e:	9e 8f       	std	Y+30, r25	; 0x1e
    1180:	af 8f       	std	Y+31, r26	; 0x1f
    1182:	b8 a3       	std	Y+32, r27	; 0x20
    1184:	83 e0       	ldi	r24, 0x03	; 3
    1186:	89 8f       	std	Y+25, r24	; 0x19
    1188:	ce 01       	movw	r24, r28
    118a:	49 96       	adiw	r24, 0x19	; 25
    118c:	0e 94 af 09 	call	0x135e	; 0x135e <__pack_f>
    1190:	a0 96       	adiw	r28, 0x20	; 32
    1192:	e2 e1       	ldi	r30, 0x12	; 18
    1194:	0c 94 bd 0b 	jmp	0x177a	; 0x177a <__epilogue_restores__>

00001198 <__gtsf2>:
    1198:	a8 e1       	ldi	r26, 0x18	; 24
    119a:	b0 e0       	ldi	r27, 0x00	; 0
    119c:	e2 ed       	ldi	r30, 0xD2	; 210
    119e:	f8 e0       	ldi	r31, 0x08	; 8
    11a0:	0c 94 ad 0b 	jmp	0x175a	; 0x175a <__prologue_saves__+0x18>
    11a4:	69 83       	std	Y+1, r22	; 0x01
    11a6:	7a 83       	std	Y+2, r23	; 0x02
    11a8:	8b 83       	std	Y+3, r24	; 0x03
    11aa:	9c 83       	std	Y+4, r25	; 0x04
    11ac:	2d 83       	std	Y+5, r18	; 0x05
    11ae:	3e 83       	std	Y+6, r19	; 0x06
    11b0:	4f 83       	std	Y+7, r20	; 0x07
    11b2:	58 87       	std	Y+8, r21	; 0x08
    11b4:	89 e0       	ldi	r24, 0x09	; 9
    11b6:	e8 2e       	mov	r14, r24
    11b8:	f1 2c       	mov	r15, r1
    11ba:	ec 0e       	add	r14, r28
    11bc:	fd 1e       	adc	r15, r29
    11be:	ce 01       	movw	r24, r28
    11c0:	01 96       	adiw	r24, 0x01	; 1
    11c2:	b7 01       	movw	r22, r14
    11c4:	0e 94 7e 0a 	call	0x14fc	; 0x14fc <__unpack_f>
    11c8:	8e 01       	movw	r16, r28
    11ca:	0f 5e       	subi	r16, 0xEF	; 239
    11cc:	1f 4f       	sbci	r17, 0xFF	; 255
    11ce:	ce 01       	movw	r24, r28
    11d0:	05 96       	adiw	r24, 0x05	; 5
    11d2:	b8 01       	movw	r22, r16
    11d4:	0e 94 7e 0a 	call	0x14fc	; 0x14fc <__unpack_f>
    11d8:	89 85       	ldd	r24, Y+9	; 0x09
    11da:	82 30       	cpi	r24, 0x02	; 2
    11dc:	40 f0       	brcs	.+16     	; 0x11ee <__gtsf2+0x56>
    11de:	89 89       	ldd	r24, Y+17	; 0x11
    11e0:	82 30       	cpi	r24, 0x02	; 2
    11e2:	28 f0       	brcs	.+10     	; 0x11ee <__gtsf2+0x56>
    11e4:	c7 01       	movw	r24, r14
    11e6:	b8 01       	movw	r22, r16
    11e8:	0e 94 ed 0a 	call	0x15da	; 0x15da <__fpcmp_parts_f>
    11ec:	01 c0       	rjmp	.+2      	; 0x11f0 <__gtsf2+0x58>
    11ee:	8f ef       	ldi	r24, 0xFF	; 255
    11f0:	68 96       	adiw	r28, 0x18	; 24
    11f2:	e6 e0       	ldi	r30, 0x06	; 6
    11f4:	0c 94 c9 0b 	jmp	0x1792	; 0x1792 <__epilogue_restores__+0x18>

000011f8 <__gesf2>:
    11f8:	a8 e1       	ldi	r26, 0x18	; 24
    11fa:	b0 e0       	ldi	r27, 0x00	; 0
    11fc:	e2 e0       	ldi	r30, 0x02	; 2
    11fe:	f9 e0       	ldi	r31, 0x09	; 9
    1200:	0c 94 ad 0b 	jmp	0x175a	; 0x175a <__prologue_saves__+0x18>
    1204:	69 83       	std	Y+1, r22	; 0x01
    1206:	7a 83       	std	Y+2, r23	; 0x02
    1208:	8b 83       	std	Y+3, r24	; 0x03
    120a:	9c 83       	std	Y+4, r25	; 0x04
    120c:	2d 83       	std	Y+5, r18	; 0x05
    120e:	3e 83       	std	Y+6, r19	; 0x06
    1210:	4f 83       	std	Y+7, r20	; 0x07
    1212:	58 87       	std	Y+8, r21	; 0x08
    1214:	89 e0       	ldi	r24, 0x09	; 9
    1216:	e8 2e       	mov	r14, r24
    1218:	f1 2c       	mov	r15, r1
    121a:	ec 0e       	add	r14, r28
    121c:	fd 1e       	adc	r15, r29
    121e:	ce 01       	movw	r24, r28
    1220:	01 96       	adiw	r24, 0x01	; 1
    1222:	b7 01       	movw	r22, r14
    1224:	0e 94 7e 0a 	call	0x14fc	; 0x14fc <__unpack_f>
    1228:	8e 01       	movw	r16, r28
    122a:	0f 5e       	subi	r16, 0xEF	; 239
    122c:	1f 4f       	sbci	r17, 0xFF	; 255
    122e:	ce 01       	movw	r24, r28
    1230:	05 96       	adiw	r24, 0x05	; 5
    1232:	b8 01       	movw	r22, r16
    1234:	0e 94 7e 0a 	call	0x14fc	; 0x14fc <__unpack_f>
    1238:	89 85       	ldd	r24, Y+9	; 0x09
    123a:	82 30       	cpi	r24, 0x02	; 2
    123c:	40 f0       	brcs	.+16     	; 0x124e <__gesf2+0x56>
    123e:	89 89       	ldd	r24, Y+17	; 0x11
    1240:	82 30       	cpi	r24, 0x02	; 2
    1242:	28 f0       	brcs	.+10     	; 0x124e <__gesf2+0x56>
    1244:	c7 01       	movw	r24, r14
    1246:	b8 01       	movw	r22, r16
    1248:	0e 94 ed 0a 	call	0x15da	; 0x15da <__fpcmp_parts_f>
    124c:	01 c0       	rjmp	.+2      	; 0x1250 <__gesf2+0x58>
    124e:	8f ef       	ldi	r24, 0xFF	; 255
    1250:	68 96       	adiw	r28, 0x18	; 24
    1252:	e6 e0       	ldi	r30, 0x06	; 6
    1254:	0c 94 c9 0b 	jmp	0x1792	; 0x1792 <__epilogue_restores__+0x18>

00001258 <__ltsf2>:
    1258:	a8 e1       	ldi	r26, 0x18	; 24
    125a:	b0 e0       	ldi	r27, 0x00	; 0
    125c:	e2 e3       	ldi	r30, 0x32	; 50
    125e:	f9 e0       	ldi	r31, 0x09	; 9
    1260:	0c 94 ad 0b 	jmp	0x175a	; 0x175a <__prologue_saves__+0x18>
    1264:	69 83       	std	Y+1, r22	; 0x01
    1266:	7a 83       	std	Y+2, r23	; 0x02
    1268:	8b 83       	std	Y+3, r24	; 0x03
    126a:	9c 83       	std	Y+4, r25	; 0x04
    126c:	2d 83       	std	Y+5, r18	; 0x05
    126e:	3e 83       	std	Y+6, r19	; 0x06
    1270:	4f 83       	std	Y+7, r20	; 0x07
    1272:	58 87       	std	Y+8, r21	; 0x08
    1274:	89 e0       	ldi	r24, 0x09	; 9
    1276:	e8 2e       	mov	r14, r24
    1278:	f1 2c       	mov	r15, r1
    127a:	ec 0e       	add	r14, r28
    127c:	fd 1e       	adc	r15, r29
    127e:	ce 01       	movw	r24, r28
    1280:	01 96       	adiw	r24, 0x01	; 1
    1282:	b7 01       	movw	r22, r14
    1284:	0e 94 7e 0a 	call	0x14fc	; 0x14fc <__unpack_f>
    1288:	8e 01       	movw	r16, r28
    128a:	0f 5e       	subi	r16, 0xEF	; 239
    128c:	1f 4f       	sbci	r17, 0xFF	; 255
    128e:	ce 01       	movw	r24, r28
    1290:	05 96       	adiw	r24, 0x05	; 5
    1292:	b8 01       	movw	r22, r16
    1294:	0e 94 7e 0a 	call	0x14fc	; 0x14fc <__unpack_f>
    1298:	89 85       	ldd	r24, Y+9	; 0x09
    129a:	82 30       	cpi	r24, 0x02	; 2
    129c:	40 f0       	brcs	.+16     	; 0x12ae <__ltsf2+0x56>
    129e:	89 89       	ldd	r24, Y+17	; 0x11
    12a0:	82 30       	cpi	r24, 0x02	; 2
    12a2:	28 f0       	brcs	.+10     	; 0x12ae <__ltsf2+0x56>
    12a4:	c7 01       	movw	r24, r14
    12a6:	b8 01       	movw	r22, r16
    12a8:	0e 94 ed 0a 	call	0x15da	; 0x15da <__fpcmp_parts_f>
    12ac:	01 c0       	rjmp	.+2      	; 0x12b0 <__ltsf2+0x58>
    12ae:	81 e0       	ldi	r24, 0x01	; 1
    12b0:	68 96       	adiw	r28, 0x18	; 24
    12b2:	e6 e0       	ldi	r30, 0x06	; 6
    12b4:	0c 94 c9 0b 	jmp	0x1792	; 0x1792 <__epilogue_restores__+0x18>

000012b8 <__fixsfsi>:
    12b8:	ac e0       	ldi	r26, 0x0C	; 12
    12ba:	b0 e0       	ldi	r27, 0x00	; 0
    12bc:	e2 e6       	ldi	r30, 0x62	; 98
    12be:	f9 e0       	ldi	r31, 0x09	; 9
    12c0:	0c 94 b1 0b 	jmp	0x1762	; 0x1762 <__prologue_saves__+0x20>
    12c4:	69 83       	std	Y+1, r22	; 0x01
    12c6:	7a 83       	std	Y+2, r23	; 0x02
    12c8:	8b 83       	std	Y+3, r24	; 0x03
    12ca:	9c 83       	std	Y+4, r25	; 0x04
    12cc:	ce 01       	movw	r24, r28
    12ce:	01 96       	adiw	r24, 0x01	; 1
    12d0:	be 01       	movw	r22, r28
    12d2:	6b 5f       	subi	r22, 0xFB	; 251
    12d4:	7f 4f       	sbci	r23, 0xFF	; 255
    12d6:	0e 94 7e 0a 	call	0x14fc	; 0x14fc <__unpack_f>
    12da:	8d 81       	ldd	r24, Y+5	; 0x05
    12dc:	82 30       	cpi	r24, 0x02	; 2
    12de:	61 f1       	breq	.+88     	; 0x1338 <__fixsfsi+0x80>
    12e0:	82 30       	cpi	r24, 0x02	; 2
    12e2:	50 f1       	brcs	.+84     	; 0x1338 <__fixsfsi+0x80>
    12e4:	84 30       	cpi	r24, 0x04	; 4
    12e6:	21 f4       	brne	.+8      	; 0x12f0 <__fixsfsi+0x38>
    12e8:	8e 81       	ldd	r24, Y+6	; 0x06
    12ea:	88 23       	and	r24, r24
    12ec:	49 f1       	breq	.+82     	; 0x1340 <__fixsfsi+0x88>
    12ee:	2d c0       	rjmp	.+90     	; 0x134a <__fixsfsi+0x92>
    12f0:	2f 81       	ldd	r18, Y+7	; 0x07
    12f2:	38 85       	ldd	r19, Y+8	; 0x08
    12f4:	37 fd       	sbrc	r19, 7
    12f6:	20 c0       	rjmp	.+64     	; 0x1338 <__fixsfsi+0x80>
    12f8:	6e 81       	ldd	r22, Y+6	; 0x06
    12fa:	2f 31       	cpi	r18, 0x1F	; 31
    12fc:	31 05       	cpc	r19, r1
    12fe:	1c f0       	brlt	.+6      	; 0x1306 <__fixsfsi+0x4e>
    1300:	66 23       	and	r22, r22
    1302:	f1 f0       	breq	.+60     	; 0x1340 <__fixsfsi+0x88>
    1304:	22 c0       	rjmp	.+68     	; 0x134a <__fixsfsi+0x92>
    1306:	8e e1       	ldi	r24, 0x1E	; 30
    1308:	90 e0       	ldi	r25, 0x00	; 0
    130a:	82 1b       	sub	r24, r18
    130c:	93 0b       	sbc	r25, r19
    130e:	29 85       	ldd	r18, Y+9	; 0x09
    1310:	3a 85       	ldd	r19, Y+10	; 0x0a
    1312:	4b 85       	ldd	r20, Y+11	; 0x0b
    1314:	5c 85       	ldd	r21, Y+12	; 0x0c
    1316:	04 c0       	rjmp	.+8      	; 0x1320 <__fixsfsi+0x68>
    1318:	56 95       	lsr	r21
    131a:	47 95       	ror	r20
    131c:	37 95       	ror	r19
    131e:	27 95       	ror	r18
    1320:	8a 95       	dec	r24
    1322:	d2 f7       	brpl	.-12     	; 0x1318 <__fixsfsi+0x60>
    1324:	66 23       	and	r22, r22
    1326:	a9 f0       	breq	.+42     	; 0x1352 <__fixsfsi+0x9a>
    1328:	50 95       	com	r21
    132a:	40 95       	com	r20
    132c:	30 95       	com	r19
    132e:	21 95       	neg	r18
    1330:	3f 4f       	sbci	r19, 0xFF	; 255
    1332:	4f 4f       	sbci	r20, 0xFF	; 255
    1334:	5f 4f       	sbci	r21, 0xFF	; 255
    1336:	0d c0       	rjmp	.+26     	; 0x1352 <__fixsfsi+0x9a>
    1338:	20 e0       	ldi	r18, 0x00	; 0
    133a:	30 e0       	ldi	r19, 0x00	; 0
    133c:	a9 01       	movw	r20, r18
    133e:	09 c0       	rjmp	.+18     	; 0x1352 <__fixsfsi+0x9a>
    1340:	2f ef       	ldi	r18, 0xFF	; 255
    1342:	3f ef       	ldi	r19, 0xFF	; 255
    1344:	4f ef       	ldi	r20, 0xFF	; 255
    1346:	5f e7       	ldi	r21, 0x7F	; 127
    1348:	04 c0       	rjmp	.+8      	; 0x1352 <__fixsfsi+0x9a>
    134a:	20 e0       	ldi	r18, 0x00	; 0
    134c:	30 e0       	ldi	r19, 0x00	; 0
    134e:	40 e0       	ldi	r20, 0x00	; 0
    1350:	50 e8       	ldi	r21, 0x80	; 128
    1352:	b9 01       	movw	r22, r18
    1354:	ca 01       	movw	r24, r20
    1356:	2c 96       	adiw	r28, 0x0c	; 12
    1358:	e2 e0       	ldi	r30, 0x02	; 2
    135a:	0c 94 cd 0b 	jmp	0x179a	; 0x179a <__epilogue_restores__+0x20>

0000135e <__pack_f>:
    135e:	cf 92       	push	r12
    1360:	df 92       	push	r13
    1362:	ef 92       	push	r14
    1364:	ff 92       	push	r15
    1366:	0f 93       	push	r16
    1368:	1f 93       	push	r17
    136a:	fc 01       	movw	r30, r24
    136c:	24 81       	ldd	r18, Z+4	; 0x04
    136e:	35 81       	ldd	r19, Z+5	; 0x05
    1370:	46 81       	ldd	r20, Z+6	; 0x06
    1372:	57 81       	ldd	r21, Z+7	; 0x07
    1374:	01 81       	ldd	r16, Z+1	; 0x01
    1376:	80 81       	ld	r24, Z
    1378:	82 30       	cpi	r24, 0x02	; 2
    137a:	20 f4       	brcc	.+8      	; 0x1384 <__pack_f+0x26>
    137c:	40 61       	ori	r20, 0x10	; 16
    137e:	8f ef       	ldi	r24, 0xFF	; 255
    1380:	90 e0       	ldi	r25, 0x00	; 0
    1382:	a2 c0       	rjmp	.+324    	; 0x14c8 <__pack_f+0x16a>
    1384:	84 30       	cpi	r24, 0x04	; 4
    1386:	09 f4       	brne	.+2      	; 0x138a <__pack_f+0x2c>
    1388:	9a c0       	rjmp	.+308    	; 0x14be <__pack_f+0x160>
    138a:	82 30       	cpi	r24, 0x02	; 2
    138c:	19 f4       	brne	.+6      	; 0x1394 <__pack_f+0x36>
    138e:	80 e0       	ldi	r24, 0x00	; 0
    1390:	90 e0       	ldi	r25, 0x00	; 0
    1392:	97 c0       	rjmp	.+302    	; 0x14c2 <__pack_f+0x164>
    1394:	21 15       	cp	r18, r1
    1396:	31 05       	cpc	r19, r1
    1398:	41 05       	cpc	r20, r1
    139a:	51 05       	cpc	r21, r1
    139c:	19 f4       	brne	.+6      	; 0x13a4 <__pack_f+0x46>
    139e:	80 e0       	ldi	r24, 0x00	; 0
    13a0:	90 e0       	ldi	r25, 0x00	; 0
    13a2:	92 c0       	rjmp	.+292    	; 0x14c8 <__pack_f+0x16a>
    13a4:	82 81       	ldd	r24, Z+2	; 0x02
    13a6:	93 81       	ldd	r25, Z+3	; 0x03
    13a8:	6f ef       	ldi	r22, 0xFF	; 255
    13aa:	82 38       	cpi	r24, 0x82	; 130
    13ac:	96 07       	cpc	r25, r22
    13ae:	0c f0       	brlt	.+2      	; 0x13b2 <__pack_f+0x54>
    13b0:	58 c0       	rjmp	.+176    	; 0x1462 <__pack_f+0x104>
    13b2:	62 e8       	ldi	r22, 0x82	; 130
    13b4:	7f ef       	ldi	r23, 0xFF	; 255
    13b6:	68 1b       	sub	r22, r24
    13b8:	79 0b       	sbc	r23, r25
    13ba:	6a 31       	cpi	r22, 0x1A	; 26
    13bc:	71 05       	cpc	r23, r1
    13be:	24 f0       	brlt	.+8      	; 0x13c8 <__pack_f+0x6a>
    13c0:	20 e0       	ldi	r18, 0x00	; 0
    13c2:	30 e0       	ldi	r19, 0x00	; 0
    13c4:	a9 01       	movw	r20, r18
    13c6:	2a c0       	rjmp	.+84     	; 0x141c <__pack_f+0xbe>
    13c8:	69 01       	movw	r12, r18
    13ca:	7a 01       	movw	r14, r20
    13cc:	06 2e       	mov	r0, r22
    13ce:	04 c0       	rjmp	.+8      	; 0x13d8 <__pack_f+0x7a>
    13d0:	f6 94       	lsr	r15
    13d2:	e7 94       	ror	r14
    13d4:	d7 94       	ror	r13
    13d6:	c7 94       	ror	r12
    13d8:	0a 94       	dec	r0
    13da:	d2 f7       	brpl	.-12     	; 0x13d0 <__pack_f+0x72>
    13dc:	81 e0       	ldi	r24, 0x01	; 1
    13de:	90 e0       	ldi	r25, 0x00	; 0
    13e0:	a0 e0       	ldi	r26, 0x00	; 0
    13e2:	b0 e0       	ldi	r27, 0x00	; 0
    13e4:	04 c0       	rjmp	.+8      	; 0x13ee <__pack_f+0x90>
    13e6:	88 0f       	add	r24, r24
    13e8:	99 1f       	adc	r25, r25
    13ea:	aa 1f       	adc	r26, r26
    13ec:	bb 1f       	adc	r27, r27
    13ee:	6a 95       	dec	r22
    13f0:	d2 f7       	brpl	.-12     	; 0x13e6 <__pack_f+0x88>
    13f2:	01 97       	sbiw	r24, 0x01	; 1
    13f4:	a1 09       	sbc	r26, r1
    13f6:	b1 09       	sbc	r27, r1
    13f8:	82 23       	and	r24, r18
    13fa:	93 23       	and	r25, r19
    13fc:	a4 23       	and	r26, r20
    13fe:	b5 23       	and	r27, r21
    1400:	00 97       	sbiw	r24, 0x00	; 0
    1402:	a1 05       	cpc	r26, r1
    1404:	b1 05       	cpc	r27, r1
    1406:	21 f0       	breq	.+8      	; 0x1410 <__pack_f+0xb2>
    1408:	81 e0       	ldi	r24, 0x01	; 1
    140a:	90 e0       	ldi	r25, 0x00	; 0
    140c:	a0 e0       	ldi	r26, 0x00	; 0
    140e:	b0 e0       	ldi	r27, 0x00	; 0
    1410:	9c 01       	movw	r18, r24
    1412:	ad 01       	movw	r20, r26
    1414:	2c 29       	or	r18, r12
    1416:	3d 29       	or	r19, r13
    1418:	4e 29       	or	r20, r14
    141a:	5f 29       	or	r21, r15
    141c:	da 01       	movw	r26, r20
    141e:	c9 01       	movw	r24, r18
    1420:	8f 77       	andi	r24, 0x7F	; 127
    1422:	90 70       	andi	r25, 0x00	; 0
    1424:	a0 70       	andi	r26, 0x00	; 0
    1426:	b0 70       	andi	r27, 0x00	; 0
    1428:	80 34       	cpi	r24, 0x40	; 64
    142a:	91 05       	cpc	r25, r1
    142c:	a1 05       	cpc	r26, r1
    142e:	b1 05       	cpc	r27, r1
    1430:	39 f4       	brne	.+14     	; 0x1440 <__pack_f+0xe2>
    1432:	27 ff       	sbrs	r18, 7
    1434:	09 c0       	rjmp	.+18     	; 0x1448 <__pack_f+0xea>
    1436:	20 5c       	subi	r18, 0xC0	; 192
    1438:	3f 4f       	sbci	r19, 0xFF	; 255
    143a:	4f 4f       	sbci	r20, 0xFF	; 255
    143c:	5f 4f       	sbci	r21, 0xFF	; 255
    143e:	04 c0       	rjmp	.+8      	; 0x1448 <__pack_f+0xea>
    1440:	21 5c       	subi	r18, 0xC1	; 193
    1442:	3f 4f       	sbci	r19, 0xFF	; 255
    1444:	4f 4f       	sbci	r20, 0xFF	; 255
    1446:	5f 4f       	sbci	r21, 0xFF	; 255
    1448:	80 e0       	ldi	r24, 0x00	; 0
    144a:	90 e0       	ldi	r25, 0x00	; 0
    144c:	20 30       	cpi	r18, 0x00	; 0
    144e:	60 e0       	ldi	r22, 0x00	; 0
    1450:	36 07       	cpc	r19, r22
    1452:	60 e0       	ldi	r22, 0x00	; 0
    1454:	46 07       	cpc	r20, r22
    1456:	60 e4       	ldi	r22, 0x40	; 64
    1458:	56 07       	cpc	r21, r22
    145a:	48 f1       	brcs	.+82     	; 0x14ae <__pack_f+0x150>
    145c:	81 e0       	ldi	r24, 0x01	; 1
    145e:	90 e0       	ldi	r25, 0x00	; 0
    1460:	26 c0       	rjmp	.+76     	; 0x14ae <__pack_f+0x150>
    1462:	80 38       	cpi	r24, 0x80	; 128
    1464:	91 05       	cpc	r25, r1
    1466:	5c f5       	brge	.+86     	; 0x14be <__pack_f+0x160>
    1468:	81 58       	subi	r24, 0x81	; 129
    146a:	9f 4f       	sbci	r25, 0xFF	; 255
    146c:	7f e7       	ldi	r23, 0x7F	; 127
    146e:	c7 2e       	mov	r12, r23
    1470:	d1 2c       	mov	r13, r1
    1472:	e1 2c       	mov	r14, r1
    1474:	f1 2c       	mov	r15, r1
    1476:	c2 22       	and	r12, r18
    1478:	d3 22       	and	r13, r19
    147a:	e4 22       	and	r14, r20
    147c:	f5 22       	and	r15, r21
    147e:	60 e4       	ldi	r22, 0x40	; 64
    1480:	c6 16       	cp	r12, r22
    1482:	d1 04       	cpc	r13, r1
    1484:	e1 04       	cpc	r14, r1
    1486:	f1 04       	cpc	r15, r1
    1488:	39 f4       	brne	.+14     	; 0x1498 <__pack_f+0x13a>
    148a:	27 ff       	sbrs	r18, 7
    148c:	09 c0       	rjmp	.+18     	; 0x14a0 <__pack_f+0x142>
    148e:	20 5c       	subi	r18, 0xC0	; 192
    1490:	3f 4f       	sbci	r19, 0xFF	; 255
    1492:	4f 4f       	sbci	r20, 0xFF	; 255
    1494:	5f 4f       	sbci	r21, 0xFF	; 255
    1496:	04 c0       	rjmp	.+8      	; 0x14a0 <__pack_f+0x142>
    1498:	21 5c       	subi	r18, 0xC1	; 193
    149a:	3f 4f       	sbci	r19, 0xFF	; 255
    149c:	4f 4f       	sbci	r20, 0xFF	; 255
    149e:	5f 4f       	sbci	r21, 0xFF	; 255
    14a0:	57 ff       	sbrs	r21, 7
    14a2:	05 c0       	rjmp	.+10     	; 0x14ae <__pack_f+0x150>
    14a4:	56 95       	lsr	r21
    14a6:	47 95       	ror	r20
    14a8:	37 95       	ror	r19
    14aa:	27 95       	ror	r18
    14ac:	01 96       	adiw	r24, 0x01	; 1
    14ae:	97 e0       	ldi	r25, 0x07	; 7
    14b0:	56 95       	lsr	r21
    14b2:	47 95       	ror	r20
    14b4:	37 95       	ror	r19
    14b6:	27 95       	ror	r18
    14b8:	9a 95       	dec	r25
    14ba:	d1 f7       	brne	.-12     	; 0x14b0 <__pack_f+0x152>
    14bc:	05 c0       	rjmp	.+10     	; 0x14c8 <__pack_f+0x16a>
    14be:	8f ef       	ldi	r24, 0xFF	; 255
    14c0:	90 e0       	ldi	r25, 0x00	; 0
    14c2:	20 e0       	ldi	r18, 0x00	; 0
    14c4:	30 e0       	ldi	r19, 0x00	; 0
    14c6:	a9 01       	movw	r20, r18
    14c8:	78 2f       	mov	r23, r24
    14ca:	77 95       	ror	r23
    14cc:	77 27       	eor	r23, r23
    14ce:	77 95       	ror	r23
    14d0:	14 2f       	mov	r17, r20
    14d2:	1f 77       	andi	r17, 0x7F	; 127
    14d4:	60 2f       	mov	r22, r16
    14d6:	67 95       	ror	r22
    14d8:	66 27       	eor	r22, r22
    14da:	67 95       	ror	r22
    14dc:	86 95       	lsr	r24
    14de:	f1 2f       	mov	r31, r17
    14e0:	f7 2b       	or	r31, r23
    14e2:	e8 2f       	mov	r30, r24
    14e4:	e6 2b       	or	r30, r22
    14e6:	62 2f       	mov	r22, r18
    14e8:	73 2f       	mov	r23, r19
    14ea:	8f 2f       	mov	r24, r31
    14ec:	9e 2f       	mov	r25, r30
    14ee:	1f 91       	pop	r17
    14f0:	0f 91       	pop	r16
    14f2:	ff 90       	pop	r15
    14f4:	ef 90       	pop	r14
    14f6:	df 90       	pop	r13
    14f8:	cf 90       	pop	r12
    14fa:	08 95       	ret

000014fc <__unpack_f>:
    14fc:	fc 01       	movw	r30, r24
    14fe:	db 01       	movw	r26, r22
    1500:	20 81       	ld	r18, Z
    1502:	31 81       	ldd	r19, Z+1	; 0x01
    1504:	82 81       	ldd	r24, Z+2	; 0x02
    1506:	48 2f       	mov	r20, r24
    1508:	4f 77       	andi	r20, 0x7F	; 127
    150a:	50 e0       	ldi	r21, 0x00	; 0
    150c:	98 2f       	mov	r25, r24
    150e:	99 1f       	adc	r25, r25
    1510:	99 27       	eor	r25, r25
    1512:	99 1f       	adc	r25, r25
    1514:	63 81       	ldd	r22, Z+3	; 0x03
    1516:	86 2f       	mov	r24, r22
    1518:	88 0f       	add	r24, r24
    151a:	89 2b       	or	r24, r25
    151c:	90 e0       	ldi	r25, 0x00	; 0
    151e:	66 1f       	adc	r22, r22
    1520:	66 27       	eor	r22, r22
    1522:	66 1f       	adc	r22, r22
    1524:	11 96       	adiw	r26, 0x01	; 1
    1526:	6c 93       	st	X, r22
    1528:	11 97       	sbiw	r26, 0x01	; 1
    152a:	00 97       	sbiw	r24, 0x00	; 0
    152c:	69 f5       	brne	.+90     	; 0x1588 <__unpack_f+0x8c>
    152e:	21 15       	cp	r18, r1
    1530:	31 05       	cpc	r19, r1
    1532:	41 05       	cpc	r20, r1
    1534:	51 05       	cpc	r21, r1
    1536:	11 f4       	brne	.+4      	; 0x153c <__unpack_f+0x40>
    1538:	82 e0       	ldi	r24, 0x02	; 2
    153a:	2f c0       	rjmp	.+94     	; 0x159a <__unpack_f+0x9e>
    153c:	82 e8       	ldi	r24, 0x82	; 130
    153e:	9f ef       	ldi	r25, 0xFF	; 255
    1540:	13 96       	adiw	r26, 0x03	; 3
    1542:	9c 93       	st	X, r25
    1544:	8e 93       	st	-X, r24
    1546:	12 97       	sbiw	r26, 0x02	; 2
    1548:	67 e0       	ldi	r22, 0x07	; 7
    154a:	22 0f       	add	r18, r18
    154c:	33 1f       	adc	r19, r19
    154e:	44 1f       	adc	r20, r20
    1550:	55 1f       	adc	r21, r21
    1552:	6a 95       	dec	r22
    1554:	d1 f7       	brne	.-12     	; 0x154a <__unpack_f+0x4e>
    1556:	83 e0       	ldi	r24, 0x03	; 3
    1558:	8c 93       	st	X, r24
    155a:	0d c0       	rjmp	.+26     	; 0x1576 <__unpack_f+0x7a>
    155c:	22 0f       	add	r18, r18
    155e:	33 1f       	adc	r19, r19
    1560:	44 1f       	adc	r20, r20
    1562:	55 1f       	adc	r21, r21
    1564:	12 96       	adiw	r26, 0x02	; 2
    1566:	8d 91       	ld	r24, X+
    1568:	9c 91       	ld	r25, X
    156a:	13 97       	sbiw	r26, 0x03	; 3
    156c:	01 97       	sbiw	r24, 0x01	; 1
    156e:	13 96       	adiw	r26, 0x03	; 3
    1570:	9c 93       	st	X, r25
    1572:	8e 93       	st	-X, r24
    1574:	12 97       	sbiw	r26, 0x02	; 2
    1576:	20 30       	cpi	r18, 0x00	; 0
    1578:	80 e0       	ldi	r24, 0x00	; 0
    157a:	38 07       	cpc	r19, r24
    157c:	80 e0       	ldi	r24, 0x00	; 0
    157e:	48 07       	cpc	r20, r24
    1580:	80 e4       	ldi	r24, 0x40	; 64
    1582:	58 07       	cpc	r21, r24
    1584:	58 f3       	brcs	.-42     	; 0x155c <__unpack_f+0x60>
    1586:	22 c0       	rjmp	.+68     	; 0x15cc <__unpack_f+0xd0>
    1588:	8f 3f       	cpi	r24, 0xFF	; 255
    158a:	91 05       	cpc	r25, r1
    158c:	79 f4       	brne	.+30     	; 0x15ac <__unpack_f+0xb0>
    158e:	21 15       	cp	r18, r1
    1590:	31 05       	cpc	r19, r1
    1592:	41 05       	cpc	r20, r1
    1594:	51 05       	cpc	r21, r1
    1596:	19 f4       	brne	.+6      	; 0x159e <__unpack_f+0xa2>
    1598:	84 e0       	ldi	r24, 0x04	; 4
    159a:	8c 93       	st	X, r24
    159c:	08 95       	ret
    159e:	44 ff       	sbrs	r20, 4
    15a0:	03 c0       	rjmp	.+6      	; 0x15a8 <__unpack_f+0xac>
    15a2:	81 e0       	ldi	r24, 0x01	; 1
    15a4:	8c 93       	st	X, r24
    15a6:	12 c0       	rjmp	.+36     	; 0x15cc <__unpack_f+0xd0>
    15a8:	1c 92       	st	X, r1
    15aa:	10 c0       	rjmp	.+32     	; 0x15cc <__unpack_f+0xd0>
    15ac:	8f 57       	subi	r24, 0x7F	; 127
    15ae:	90 40       	sbci	r25, 0x00	; 0
    15b0:	13 96       	adiw	r26, 0x03	; 3
    15b2:	9c 93       	st	X, r25
    15b4:	8e 93       	st	-X, r24
    15b6:	12 97       	sbiw	r26, 0x02	; 2
    15b8:	83 e0       	ldi	r24, 0x03	; 3
    15ba:	8c 93       	st	X, r24
    15bc:	87 e0       	ldi	r24, 0x07	; 7
    15be:	22 0f       	add	r18, r18
    15c0:	33 1f       	adc	r19, r19
    15c2:	44 1f       	adc	r20, r20
    15c4:	55 1f       	adc	r21, r21
    15c6:	8a 95       	dec	r24
    15c8:	d1 f7       	brne	.-12     	; 0x15be <__unpack_f+0xc2>
    15ca:	50 64       	ori	r21, 0x40	; 64
    15cc:	14 96       	adiw	r26, 0x04	; 4
    15ce:	2d 93       	st	X+, r18
    15d0:	3d 93       	st	X+, r19
    15d2:	4d 93       	st	X+, r20
    15d4:	5c 93       	st	X, r21
    15d6:	17 97       	sbiw	r26, 0x07	; 7
    15d8:	08 95       	ret

000015da <__fpcmp_parts_f>:
    15da:	ef 92       	push	r14
    15dc:	ff 92       	push	r15
    15de:	0f 93       	push	r16
    15e0:	1f 93       	push	r17
    15e2:	fc 01       	movw	r30, r24
    15e4:	db 01       	movw	r26, r22
    15e6:	80 81       	ld	r24, Z
    15e8:	82 30       	cpi	r24, 0x02	; 2
    15ea:	08 f4       	brcc	.+2      	; 0x15ee <__fpcmp_parts_f+0x14>
    15ec:	47 c0       	rjmp	.+142    	; 0x167c <__fpcmp_parts_f+0xa2>
    15ee:	9c 91       	ld	r25, X
    15f0:	92 30       	cpi	r25, 0x02	; 2
    15f2:	08 f4       	brcc	.+2      	; 0x15f6 <__fpcmp_parts_f+0x1c>
    15f4:	43 c0       	rjmp	.+134    	; 0x167c <__fpcmp_parts_f+0xa2>
    15f6:	84 30       	cpi	r24, 0x04	; 4
    15f8:	51 f4       	brne	.+20     	; 0x160e <__fpcmp_parts_f+0x34>
    15fa:	81 81       	ldd	r24, Z+1	; 0x01
    15fc:	94 30       	cpi	r25, 0x04	; 4
    15fe:	a1 f5       	brne	.+104    	; 0x1668 <__fpcmp_parts_f+0x8e>
    1600:	11 96       	adiw	r26, 0x01	; 1
    1602:	2c 91       	ld	r18, X
    1604:	11 97       	sbiw	r26, 0x01	; 1
    1606:	30 e0       	ldi	r19, 0x00	; 0
    1608:	28 1b       	sub	r18, r24
    160a:	31 09       	sbc	r19, r1
    160c:	3f c0       	rjmp	.+126    	; 0x168c <__fpcmp_parts_f+0xb2>
    160e:	94 30       	cpi	r25, 0x04	; 4
    1610:	21 f0       	breq	.+8      	; 0x161a <__fpcmp_parts_f+0x40>
    1612:	82 30       	cpi	r24, 0x02	; 2
    1614:	31 f4       	brne	.+12     	; 0x1622 <__fpcmp_parts_f+0x48>
    1616:	92 30       	cpi	r25, 0x02	; 2
    1618:	b9 f1       	breq	.+110    	; 0x1688 <__fpcmp_parts_f+0xae>
    161a:	11 96       	adiw	r26, 0x01	; 1
    161c:	8c 91       	ld	r24, X
    161e:	11 97       	sbiw	r26, 0x01	; 1
    1620:	2b c0       	rjmp	.+86     	; 0x1678 <__fpcmp_parts_f+0x9e>
    1622:	81 81       	ldd	r24, Z+1	; 0x01
    1624:	92 30       	cpi	r25, 0x02	; 2
    1626:	01 f1       	breq	.+64     	; 0x1668 <__fpcmp_parts_f+0x8e>
    1628:	11 96       	adiw	r26, 0x01	; 1
    162a:	9c 91       	ld	r25, X
    162c:	11 97       	sbiw	r26, 0x01	; 1
    162e:	89 17       	cp	r24, r25
    1630:	d9 f4       	brne	.+54     	; 0x1668 <__fpcmp_parts_f+0x8e>
    1632:	42 81       	ldd	r20, Z+2	; 0x02
    1634:	53 81       	ldd	r21, Z+3	; 0x03
    1636:	12 96       	adiw	r26, 0x02	; 2
    1638:	2d 91       	ld	r18, X+
    163a:	3c 91       	ld	r19, X
    163c:	13 97       	sbiw	r26, 0x03	; 3
    163e:	24 17       	cp	r18, r20
    1640:	35 07       	cpc	r19, r21
    1642:	94 f0       	brlt	.+36     	; 0x1668 <__fpcmp_parts_f+0x8e>
    1644:	42 17       	cp	r20, r18
    1646:	53 07       	cpc	r21, r19
    1648:	bc f0       	brlt	.+46     	; 0x1678 <__fpcmp_parts_f+0x9e>
    164a:	e4 80       	ldd	r14, Z+4	; 0x04
    164c:	f5 80       	ldd	r15, Z+5	; 0x05
    164e:	06 81       	ldd	r16, Z+6	; 0x06
    1650:	17 81       	ldd	r17, Z+7	; 0x07
    1652:	14 96       	adiw	r26, 0x04	; 4
    1654:	2d 91       	ld	r18, X+
    1656:	3d 91       	ld	r19, X+
    1658:	4d 91       	ld	r20, X+
    165a:	5c 91       	ld	r21, X
    165c:	17 97       	sbiw	r26, 0x07	; 7
    165e:	2e 15       	cp	r18, r14
    1660:	3f 05       	cpc	r19, r15
    1662:	40 07       	cpc	r20, r16
    1664:	51 07       	cpc	r21, r17
    1666:	18 f4       	brcc	.+6      	; 0x166e <__fpcmp_parts_f+0x94>
    1668:	88 23       	and	r24, r24
    166a:	41 f0       	breq	.+16     	; 0x167c <__fpcmp_parts_f+0xa2>
    166c:	0a c0       	rjmp	.+20     	; 0x1682 <__fpcmp_parts_f+0xa8>
    166e:	e2 16       	cp	r14, r18
    1670:	f3 06       	cpc	r15, r19
    1672:	04 07       	cpc	r16, r20
    1674:	15 07       	cpc	r17, r21
    1676:	40 f4       	brcc	.+16     	; 0x1688 <__fpcmp_parts_f+0xae>
    1678:	88 23       	and	r24, r24
    167a:	19 f0       	breq	.+6      	; 0x1682 <__fpcmp_parts_f+0xa8>
    167c:	21 e0       	ldi	r18, 0x01	; 1
    167e:	30 e0       	ldi	r19, 0x00	; 0
    1680:	05 c0       	rjmp	.+10     	; 0x168c <__fpcmp_parts_f+0xb2>
    1682:	2f ef       	ldi	r18, 0xFF	; 255
    1684:	3f ef       	ldi	r19, 0xFF	; 255
    1686:	02 c0       	rjmp	.+4      	; 0x168c <__fpcmp_parts_f+0xb2>
    1688:	20 e0       	ldi	r18, 0x00	; 0
    168a:	30 e0       	ldi	r19, 0x00	; 0
    168c:	c9 01       	movw	r24, r18
    168e:	1f 91       	pop	r17
    1690:	0f 91       	pop	r16
    1692:	ff 90       	pop	r15
    1694:	ef 90       	pop	r14
    1696:	08 95       	ret

00001698 <__mulsi3>:
    1698:	62 9f       	mul	r22, r18
    169a:	d0 01       	movw	r26, r0
    169c:	73 9f       	mul	r23, r19
    169e:	f0 01       	movw	r30, r0
    16a0:	82 9f       	mul	r24, r18
    16a2:	e0 0d       	add	r30, r0
    16a4:	f1 1d       	adc	r31, r1
    16a6:	64 9f       	mul	r22, r20
    16a8:	e0 0d       	add	r30, r0
    16aa:	f1 1d       	adc	r31, r1
    16ac:	92 9f       	mul	r25, r18
    16ae:	f0 0d       	add	r31, r0
    16b0:	83 9f       	mul	r24, r19
    16b2:	f0 0d       	add	r31, r0
    16b4:	74 9f       	mul	r23, r20
    16b6:	f0 0d       	add	r31, r0
    16b8:	65 9f       	mul	r22, r21
    16ba:	f0 0d       	add	r31, r0
    16bc:	99 27       	eor	r25, r25
    16be:	72 9f       	mul	r23, r18
    16c0:	b0 0d       	add	r27, r0
    16c2:	e1 1d       	adc	r30, r1
    16c4:	f9 1f       	adc	r31, r25
    16c6:	63 9f       	mul	r22, r19
    16c8:	b0 0d       	add	r27, r0
    16ca:	e1 1d       	adc	r30, r1
    16cc:	f9 1f       	adc	r31, r25
    16ce:	bd 01       	movw	r22, r26
    16d0:	cf 01       	movw	r24, r30
    16d2:	11 24       	eor	r1, r1
    16d4:	08 95       	ret

000016d6 <__udivmodhi4>:
    16d6:	aa 1b       	sub	r26, r26
    16d8:	bb 1b       	sub	r27, r27
    16da:	51 e1       	ldi	r21, 0x11	; 17
    16dc:	07 c0       	rjmp	.+14     	; 0x16ec <__udivmodhi4_ep>

000016de <__udivmodhi4_loop>:
    16de:	aa 1f       	adc	r26, r26
    16e0:	bb 1f       	adc	r27, r27
    16e2:	a6 17       	cp	r26, r22
    16e4:	b7 07       	cpc	r27, r23
    16e6:	10 f0       	brcs	.+4      	; 0x16ec <__udivmodhi4_ep>
    16e8:	a6 1b       	sub	r26, r22
    16ea:	b7 0b       	sbc	r27, r23

000016ec <__udivmodhi4_ep>:
    16ec:	88 1f       	adc	r24, r24
    16ee:	99 1f       	adc	r25, r25
    16f0:	5a 95       	dec	r21
    16f2:	a9 f7       	brne	.-22     	; 0x16de <__udivmodhi4_loop>
    16f4:	80 95       	com	r24
    16f6:	90 95       	com	r25
    16f8:	bc 01       	movw	r22, r24
    16fa:	cd 01       	movw	r24, r26
    16fc:	08 95       	ret

000016fe <__udivmodsi4>:
    16fe:	a1 e2       	ldi	r26, 0x21	; 33
    1700:	1a 2e       	mov	r1, r26
    1702:	aa 1b       	sub	r26, r26
    1704:	bb 1b       	sub	r27, r27
    1706:	fd 01       	movw	r30, r26
    1708:	0d c0       	rjmp	.+26     	; 0x1724 <__udivmodsi4_ep>

0000170a <__udivmodsi4_loop>:
    170a:	aa 1f       	adc	r26, r26
    170c:	bb 1f       	adc	r27, r27
    170e:	ee 1f       	adc	r30, r30
    1710:	ff 1f       	adc	r31, r31
    1712:	a2 17       	cp	r26, r18
    1714:	b3 07       	cpc	r27, r19
    1716:	e4 07       	cpc	r30, r20
    1718:	f5 07       	cpc	r31, r21
    171a:	20 f0       	brcs	.+8      	; 0x1724 <__udivmodsi4_ep>
    171c:	a2 1b       	sub	r26, r18
    171e:	b3 0b       	sbc	r27, r19
    1720:	e4 0b       	sbc	r30, r20
    1722:	f5 0b       	sbc	r31, r21

00001724 <__udivmodsi4_ep>:
    1724:	66 1f       	adc	r22, r22
    1726:	77 1f       	adc	r23, r23
    1728:	88 1f       	adc	r24, r24
    172a:	99 1f       	adc	r25, r25
    172c:	1a 94       	dec	r1
    172e:	69 f7       	brne	.-38     	; 0x170a <__udivmodsi4_loop>
    1730:	60 95       	com	r22
    1732:	70 95       	com	r23
    1734:	80 95       	com	r24
    1736:	90 95       	com	r25
    1738:	9b 01       	movw	r18, r22
    173a:	ac 01       	movw	r20, r24
    173c:	bd 01       	movw	r22, r26
    173e:	cf 01       	movw	r24, r30
    1740:	08 95       	ret

00001742 <__prologue_saves__>:
    1742:	2f 92       	push	r2
    1744:	3f 92       	push	r3
    1746:	4f 92       	push	r4
    1748:	5f 92       	push	r5
    174a:	6f 92       	push	r6
    174c:	7f 92       	push	r7
    174e:	8f 92       	push	r8
    1750:	9f 92       	push	r9
    1752:	af 92       	push	r10
    1754:	bf 92       	push	r11
    1756:	cf 92       	push	r12
    1758:	df 92       	push	r13
    175a:	ef 92       	push	r14
    175c:	ff 92       	push	r15
    175e:	0f 93       	push	r16
    1760:	1f 93       	push	r17
    1762:	cf 93       	push	r28
    1764:	df 93       	push	r29
    1766:	cd b7       	in	r28, 0x3d	; 61
    1768:	de b7       	in	r29, 0x3e	; 62
    176a:	ca 1b       	sub	r28, r26
    176c:	db 0b       	sbc	r29, r27
    176e:	0f b6       	in	r0, 0x3f	; 63
    1770:	f8 94       	cli
    1772:	de bf       	out	0x3e, r29	; 62
    1774:	0f be       	out	0x3f, r0	; 63
    1776:	cd bf       	out	0x3d, r28	; 61
    1778:	09 94       	ijmp

0000177a <__epilogue_restores__>:
    177a:	2a 88       	ldd	r2, Y+18	; 0x12
    177c:	39 88       	ldd	r3, Y+17	; 0x11
    177e:	48 88       	ldd	r4, Y+16	; 0x10
    1780:	5f 84       	ldd	r5, Y+15	; 0x0f
    1782:	6e 84       	ldd	r6, Y+14	; 0x0e
    1784:	7d 84       	ldd	r7, Y+13	; 0x0d
    1786:	8c 84       	ldd	r8, Y+12	; 0x0c
    1788:	9b 84       	ldd	r9, Y+11	; 0x0b
    178a:	aa 84       	ldd	r10, Y+10	; 0x0a
    178c:	b9 84       	ldd	r11, Y+9	; 0x09
    178e:	c8 84       	ldd	r12, Y+8	; 0x08
    1790:	df 80       	ldd	r13, Y+7	; 0x07
    1792:	ee 80       	ldd	r14, Y+6	; 0x06
    1794:	fd 80       	ldd	r15, Y+5	; 0x05
    1796:	0c 81       	ldd	r16, Y+4	; 0x04
    1798:	1b 81       	ldd	r17, Y+3	; 0x03
    179a:	aa 81       	ldd	r26, Y+2	; 0x02
    179c:	b9 81       	ldd	r27, Y+1	; 0x01
    179e:	ce 0f       	add	r28, r30
    17a0:	d1 1d       	adc	r29, r1
    17a2:	0f b6       	in	r0, 0x3f	; 63
    17a4:	f8 94       	cli
    17a6:	de bf       	out	0x3e, r29	; 62
    17a8:	0f be       	out	0x3f, r0	; 63
    17aa:	cd bf       	out	0x3d, r28	; 61
    17ac:	ed 01       	movw	r28, r26
    17ae:	08 95       	ret

000017b0 <_exit>:
    17b0:	f8 94       	cli

000017b2 <__stop_program>:
    17b2:	ff cf       	rjmp	.-2      	; 0x17b2 <__stop_program>
