{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700583988412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700583988413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 11:26:28 2023 " "Processing started: Tue Nov 21 11:26:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700583988413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700583988413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off risc_v_project -c risc_v_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off risc_v_project -c risc_v_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700583988413 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700583990317 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700583990317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.v 2 2 " "Found 2 design units, including 2 entities, in source file test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench_cu " "Found entity 1: test_bench_cu" {  } { { "test_bench.v" "" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/test_bench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700584007081 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_bench_alu " "Found entity 2: test_bench_alu" {  } { { "test_bench.v" "" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/test_bench.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700584007081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700584007081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v_project.v 1 1 " "Found 1 design units, including 1 entities, in source file risc_v_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 risc_v_project " "Found entity 1: risc_v_project" {  } { { "risc_v_project.v" "" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/risc_v_project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700584007082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700584007082 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "risc_v_project " "Elaborating entity \"risc_v_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700584007140 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 risc_v_project.v(13) " "Verilog HDL assignment warning at risc_v_project.v(13): truncated value with size 32 to match size of target (23)" {  } { { "risc_v_project.v" "" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/risc_v_project.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700584007141 "|risc_v_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 risc_v_project.v(16) " "Verilog HDL assignment warning at risc_v_project.v(16): truncated value with size 32 to match size of target (23)" {  } { { "risc_v_project.v" "" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/risc_v_project.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700584007142 "|risc_v_project"}
{ "Warning" "WSGN_SEARCH_FILE" "alu_control.v 1 1 " "Using design file alu_control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/alu_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700584007166 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700584007166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:alu_control_dut " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:alu_control_dut\"" {  } { { "risc_v_project.v" "alu_control_dut" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/risc_v_project.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700584007166 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_control.v(8) " "Verilog HDL Case Statement warning at alu_control.v(8): incomplete case statement has no default case item" {  } { { "alu_control.v" "" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/alu_control.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1700584007182 "|test_bench_alu|alu_control:alu_control_dut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_opcodes alu_control.v(8) " "Verilog HDL Always Construct warning at alu_control.v(8): inferring latch(es) for variable \"alu_opcodes\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_control.v" "" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/alu_control.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700584007182 "|test_bench_alu|alu_control:alu_control_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_opcodes\[0\] alu_control.v(8) " "Inferred latch for \"alu_opcodes\[0\]\" at alu_control.v(8)" {  } { { "alu_control.v" "" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/alu_control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700584007182 "|test_bench_alu|alu_control:alu_control_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_opcodes\[1\] alu_control.v(8) " "Inferred latch for \"alu_opcodes\[1\]\" at alu_control.v(8)" {  } { { "alu_control.v" "" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/alu_control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700584007182 "|test_bench_alu|alu_control:alu_control_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_opcodes\[2\] alu_control.v(8) " "Inferred latch for \"alu_opcodes\[2\]\" at alu_control.v(8)" {  } { { "alu_control.v" "" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/alu_control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700584007183 "|test_bench_alu|alu_control:alu_control_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_opcodes\[3\] alu_control.v(8) " "Inferred latch for \"alu_opcodes\[3\]\" at alu_control.v(8)" {  } { { "alu_control.v" "" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/alu_control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700584007183 "|test_bench_alu|alu_control:alu_control_dut"}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 1 1 " "Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700584007199 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700584007199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_dut " "Elaborating entity \"alu\" for hierarchy \"alu:alu_dut\"" {  } { { "risc_v_project.v" "alu_dut" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/risc_v_project.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700584007199 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700584007784 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700584007784 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "risc_v_project.v" "" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/risc_v_project.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700584007820 "|risc_v_project|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700584007820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700584007821 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700584007821 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700584007821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700584007838 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 11:26:47 2023 " "Processing ended: Tue Nov 21 11:26:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700584007838 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700584007838 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700584007838 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700584007838 ""}
