---
layout: default
title: Aman Katyal | Portfolio
---

# Aman Katyal
**Computer Engineering @ Purdue University**
[Email](mailto:itsamankatyal@gmail.com) | [LinkedIn](https://linkedin.com/in/aman-katyal) | [GitHub](https://github.com/itsamankatyal)

---

## Professional Summary
Computer Engineering student at Purdue University (GPA: 3.94/4.0). I specialize in the intersection of hardware architecture and verification, with experience ranging from UVM-based silicon verification to high-speed PCB design for robotic systems.

---

## [ASIC & Digital Design Portfolio](/projects/asic-design)
*A comprehensive overview of RTL design, SoC bus protocols, and physical implementation.*

* **APB UART SoC Peripheral:** Configurable serial communication IP.
* **AHB-Lite FIR Filter Accelerator:** Pipelined DSP hardware with hazard mitigation.
* **USB 1.1 Full-Speed SoC Peripheral:** Complex transceiver design with 64B FIFO.
* **ASIC Physical Design & Timing Closure:** Complete backend flow achieving 400MHz.

---

## Silicon Verification
### [RISC-V FPU UVM Verification](/projects/risc-v-verification)
Architected a modular UVM testbench for an AFT x09 SoC FPU using DPI-C golden models and Tcl automation.

---

## Robotics & Embedded Systems
### [Unified ROV Control Systems](/projects/rov-systems)
Pioneered a Hardware-in-the-Loop (HIL) test bench using RP2350/STM32 to decouple firmware/hardware cycles.

---

## Personal Projects
### [ML-Enabled Dueling Wands](/projects/ml-dueling)
### [ESP32 Controller Bridge](/projects/esp32-bridge)