{
    "MlibObjs": {},
    "stat": {
        "ru_self_cgstart": {
            "ru_utime_sec": 1.8641160000000001,
            "ru_minflt": 42459,
            "ru_stime_sec": 0.072003999999999999,
            "ru_nvcsw": 1382,
            "ru_maxrss_kb": 113300,
            "ru_nivcsw": 848,
            "ru_majflt": 0
        },
        "ru_self_end": {
            "ru_utime_sec": 3.8962430000000001,
            "ru_minflt": 58238,
            "ru_stime_sec": 0.116007,
            "ru_nvcsw": 1889,
            "ru_maxrss_kb": 136992,
            "ru_nivcsw": 1257,
            "ru_majflt": 0
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0040000000000000001,
            "ru_minflt": 4589,
            "ru_stime_sec": 0.0080000000000000002,
            "ru_nvcsw": 33,
            "ru_maxrss_kb": 31836,
            "ru_nivcsw": 4,
            "ru_majflt": 0
        },
        "nMops": 450328,
        "nQuads": 190288,
        "CodeGen(%)": 52.156064187988278,
        "Frontend(%)": 47.843935812011729,
        "totalObjSize": 7191046,
        "quadSpeed": 93639.816802788409,
        "ru_childs_end": {
            "ru_utime_sec": 0.0040000000000000001,
            "ru_minflt": 5233,
            "ru_stime_sec": 0.012,
            "ru_nvcsw": 41,
            "ru_maxrss_kb": 58136,
            "ru_nivcsw": 4,
            "ru_majflt": 0
        },
        "mopSpeed": 221604.25996997234,
        "mop/quad": 2.3665601614395024,
        "outputSizePerQuad": 37.790328344404273,
        "peak_mem_kb": 306620
    },
    "NameTable": {
        "igr_rx_ppe_if": [
            "igr_rx_ppe_if",
            "DQAZL",
            "module",
            8
        ],
        "mby_mem_igr_pb0_md_ram_shell_1024x72": [
            "mby_mem_igr_pb0_md_ram_shell_1024x72",
            "rkkiL",
            "module",
            23
        ],
        "mby_igr_dpc": [
            "mby_igr_dpc",
            "K9iaG",
            "module",
            21
        ],
        "mby_igr_pre_port": [
            "mby_igr_pre_port",
            "BZVbx",
            "module",
            43
        ],
        "std": [
            "std",
            "reYIK",
            "module",
            1
        ],
        "shrtl_nbits_pkg": [
            "shrtl_nbits_pkg",
            "Yf7MS",
            "module",
            2
        ],
        "pre_ppe_header_if": [
            "pre_ppe_header_if",
            "fKQC5",
            "module",
            16
        ],
        "mby_igr_pbb": [
            "mby_igr_pbb",
            "urZQL",
            "module",
            25
        ],
        "rx_ppe_igr_if": [
            "rx_ppe_igr_if",
            "Pme9e",
            "module",
            9
        ],
        "shared_pkg": [
            "shared_pkg",
            "PajaP",
            "module",
            3
        ],
        "mby_rx_metadata_pkg": [
            "mby_rx_metadata_pkg",
            "Ck55K",
            "module",
            4
        ],
        "mby_igr_align_ctrl": [
            "mby_igr_align_ctrl",
            "zt4EM",
            "module",
            17
        ],
        "mby_egr_pkg": [
            "mby_egr_pkg",
            "ZrFrg",
            "module",
            5
        ],
        "mby_igr_post_ppe": [
            "mby_igr_post_ppe",
            "IxRrL",
            "module",
            29
        ],
        "mby_igr_pre_epl": [
            "mby_igr_pre_epl",
            "QaMQY",
            "module",
            32
        ],
        "igr_wrap_mem_igr_pb0_data_ram_shell_1024x576_0000": [
            "igr_wrap_mem_igr_pb0_data_ram_shell_1024x576_0000",
            "akjwa",
            "module",
            34
        ],
        "mby_gmm_pkg": [
            "mby_gmm_pkg",
            "uV8pG",
            "module",
            7
        ],
        "igr_wrap_mem_igr_pb3_data_ram_shell_1024x576_0000": [
            "igr_wrap_mem_igr_pb3_data_ram_shell_1024x576_0000",
            "MT10w",
            "module",
            40
        ],
        "mby_igr_pkg": [
            "mby_igr_pkg",
            "xxm1Z",
            "module",
            6
        ],
        "mim_rd_if": [
            "mim_rd_if",
            "jumbK",
            "module",
            10
        ],
        "igr_wrap_mem_igr_pb1_data_ram_shell_1024x576_0000": [
            "igr_wrap_mem_igr_pb1_data_ram_shell_1024x576_0000",
            "EqVMm",
            "module",
            36
        ],
        "mim_wr_if": [
            "mim_wr_if",
            "Vek0k",
            "module",
            11
        ],
        "pre_post_ppe_sop_if": [
            "pre_post_ppe_sop_if",
            "Tp3gm",
            "module",
            13
        ],
        "pre_post_ppe_partial_data_if": [
            "pre_post_ppe_partial_data_if",
            "TdxKA",
            "module",
            12
        ],
        "igr_wrap_mem_igr_pb1_md_ram_shell_1024x72_0000": [
            "igr_wrap_mem_igr_pb1_md_ram_shell_1024x72_0000",
            "dQgmH",
            "module",
            37
        ],
        "pre_post_ppe_tag_info_if": [
            "pre_post_ppe_tag_info_if",
            "TQAzx",
            "module",
            14
        ],
        "pre_post_ppe_wr_data_if": [
            "pre_post_ppe_wr_data_if",
            "v7ifT",
            "module",
            15
        ],
        "mby_igr_align_wrd_0000": [
            "mby_igr_align_wrd_0000",
            "kuPLx",
            "module",
            18
        ],
        "mby_mgm_1rw_behave_0000": [
            "mby_mgm_1rw_behave_0000",
            "gqiME",
            "module",
            44
        ],
        "mby_igr_align_wrds": [
            "mby_igr_align_wrds",
            "NRv8E",
            "module",
            19
        ],
        "mby_igr_align": [
            "mby_igr_align",
            "fLZgQ",
            "module",
            20
        ],
        "igr_sram_mems_0000": [
            "igr_sram_mems_0000",
            "Kcca0",
            "module",
            31
        ],
        "igr_wrap_mem_igr_pb3_md_ram_shell_1024x72_0000": [
            "igr_wrap_mem_igr_pb3_md_ram_shell_1024x72_0000",
            "QZUps",
            "module",
            41
        ],
        "mby_igr_pb": [
            "mby_igr_pb",
            "c7ABI",
            "module",
            24
        ],
        "mby_mem_igr_pb0_data_ram_shell_1024x576": [
            "mby_mem_igr_pb0_data_ram_shell_1024x576",
            "n41f2",
            "module",
            22
        ],
        "TB_IGR_TOP": [
            "TB_IGR_TOP",
            "ZikSW",
            "module",
            26
        ],
        "SnpsSVA_classes": [
            "SnpsSVA_classes",
            "KrGDi",
            "module",
            27
        ],
        "mby_igr_pre_ppe_0000": [
            "mby_igr_pre_ppe_0000",
            "ze8eC",
            "module",
            28
        ],
        "igr_ff_mems_0000": [
            "igr_ff_mems_0000",
            "Bdd2c",
            "module",
            30
        ],
        "igr_wrap_mem_igr_md_ram_shell_1024x104_0000": [
            "igr_wrap_mem_igr_md_ram_shell_1024x104_0000",
            "KNpL3",
            "module",
            33
        ],
        "igr_wrap_mem_igr_pb0_md_ram_shell_1024x72_0000": [
            "igr_wrap_mem_igr_pb0_md_ram_shell_1024x72_0000",
            "xP71w",
            "module",
            35
        ],
        "igr_wrap_mem_igr_pb2_data_ram_shell_1024x576_0000": [
            "igr_wrap_mem_igr_pb2_data_ram_shell_1024x576_0000",
            "SPrG5",
            "module",
            38
        ],
        "igr_wrap_mem_igr_pb2_md_ram_shell_1024x72_0000": [
            "igr_wrap_mem_igr_pb2_md_ram_shell_1024x72_0000",
            "bVKtm",
            "module",
            39
        ],
        "igr_wrap_mem_igr_tc_map_ram_shell_256x72_0000": [
            "igr_wrap_mem_igr_tc_map_ram_shell_256x72_0000",
            "nYN5I",
            "module",
            42
        ],
        "mby_mgm_1rw_behave_0001": [
            "mby_mgm_1rw_behave_0001",
            "qC3Yh",
            "module",
            45
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module",
            46
        ]
    },
    "CompileStrategy": "fullobj",
    "PrevCompiledModules": {},
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 135562,
        "archive": "archive.0/_93898_archive_1.a"
    },
    "CompileStatus": "Successful",
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "std",
        "std",
        "shrtl_nbits_pkg",
        "shrtl_nbits_pkg",
        "shared_pkg",
        "shared_pkg",
        "mby_rx_metadata_pkg",
        "mby_rx_metadata_pkg",
        "mby_egr_pkg",
        "mby_egr_pkg",
        "mby_igr_pkg",
        "mby_igr_pkg",
        "mby_gmm_pkg",
        "mby_gmm_pkg",
        "igr_rx_ppe_if",
        "igr_rx_ppe_if",
        "rx_ppe_igr_if",
        "rx_ppe_igr_if",
        "mim_rd_if",
        "mim_rd_if",
        "mim_wr_if",
        "mim_wr_if",
        "pre_post_ppe_partial_data_if",
        "pre_post_ppe_partial_data_if",
        "pre_post_ppe_sop_if",
        "pre_post_ppe_sop_if",
        "pre_post_ppe_tag_info_if",
        "pre_post_ppe_tag_info_if",
        "pre_post_ppe_wr_data_if",
        "pre_post_ppe_wr_data_if",
        "pre_ppe_header_if",
        "pre_ppe_header_if",
        "mby_igr_align_ctrl",
        "mby_igr_align_ctrl",
        "mby_igr_align_wrd_0000",
        "mby_igr_align_wrd_0000",
        "mby_igr_align_wrds",
        "mby_igr_align_wrds",
        "mby_igr_align",
        "mby_igr_align",
        "mby_igr_dpc",
        "mby_igr_dpc",
        "mby_mem_igr_pb0_data_ram_shell_1024x576",
        "mby_mem_igr_pb0_data_ram_shell_1024x576",
        "mby_mem_igr_pb0_md_ram_shell_1024x72",
        "mby_mem_igr_pb0_md_ram_shell_1024x72",
        "mby_igr_pb",
        "mby_igr_pb",
        "mby_igr_pbb",
        "mby_igr_pbb",
        "TB_IGR_TOP",
        "TB_IGR_TOP",
        "SnpsSVA_classes",
        "SnpsSVA_classes",
        "mby_igr_pre_ppe_0000",
        "mby_igr_pre_ppe_0000",
        "mby_igr_post_ppe",
        "mby_igr_post_ppe",
        "igr_ff_mems_0000",
        "igr_ff_mems_0000",
        "igr_sram_mems_0000",
        "igr_sram_mems_0000",
        "mby_igr_pre_epl",
        "mby_igr_pre_epl",
        "igr_wrap_mem_igr_md_ram_shell_1024x104_0000",
        "igr_wrap_mem_igr_md_ram_shell_1024x104_0000",
        "igr_wrap_mem_igr_pb0_data_ram_shell_1024x576_0000",
        "igr_wrap_mem_igr_pb0_data_ram_shell_1024x576_0000",
        "igr_wrap_mem_igr_pb0_md_ram_shell_1024x72_0000",
        "igr_wrap_mem_igr_pb0_md_ram_shell_1024x72_0000",
        "igr_wrap_mem_igr_pb1_data_ram_shell_1024x576_0000",
        "igr_wrap_mem_igr_pb1_data_ram_shell_1024x576_0000",
        "igr_wrap_mem_igr_pb1_md_ram_shell_1024x72_0000",
        "igr_wrap_mem_igr_pb1_md_ram_shell_1024x72_0000",
        "igr_wrap_mem_igr_pb2_data_ram_shell_1024x576_0000",
        "igr_wrap_mem_igr_pb2_data_ram_shell_1024x576_0000",
        "igr_wrap_mem_igr_pb2_md_ram_shell_1024x72_0000",
        "igr_wrap_mem_igr_pb2_md_ram_shell_1024x72_0000",
        "igr_wrap_mem_igr_pb3_data_ram_shell_1024x576_0000",
        "igr_wrap_mem_igr_pb3_data_ram_shell_1024x576_0000",
        "igr_wrap_mem_igr_pb3_md_ram_shell_1024x72_0000",
        "igr_wrap_mem_igr_pb3_md_ram_shell_1024x72_0000",
        "igr_wrap_mem_igr_tc_map_ram_shell_256x72_0000",
        "igr_wrap_mem_igr_tc_map_ram_shell_256x72_0000",
        "mby_igr_pre_port",
        "mby_igr_pre_port",
        "mby_mgm_1rw_behave_0000",
        "mby_mgm_1rw_behave_0000",
        "mby_mgm_1rw_behave_0001",
        "mby_mgm_1rw_behave_0001"
    ],
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.93898.json"
    ],
    "Misc": {
        "cwd": "/nfs/sc/disks/slx_1130/edwardro/mby/work_root/mby.edr.1/subBlock/mbyc/src/igr/sandbox/edrsim",
        "default_output_dir": "csrc",
        "daidir": "simv.daidir",
        "csrc": "csrc",
        "csrc_abs": "/nfs/sc/disks/slx_1130/edwardro/mby/work_root/mby.edr.1/subBlock/mbyc/src/igr/sandbox/edrsim/csrc",
        "daidir_abs": "/nfs/sc/disks/slx_1130/edwardro/mby/work_root/mby.edr.1/subBlock/mbyc/src/igr/sandbox/edrsim/simv.daidir",
        "archive_dir": "archive.0"
    }
}