

================================================================
== Synthesis Summary Report of 'inner_product'
================================================================
+ General Information: 
    * Date:           Tue Feb 14 02:11:19 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        InnerProduct
    * Solution:       solution2 (Vivado IP Flow Target)
    * Product family: kintex7
    * Target device:  xc7k160t-fbg676-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+----------+-----------+-----+
    |        Modules        | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |         |          |           |     |
    |        & Loops        | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |    FF    |    LUT    | URAM|
    +-----------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+----------+-----------+-----+
    |+ inner_product        |     -|  0.60|       13|  52.000|         -|       14|     -|        no|     -|  1 (~0%)|  94 (~0%)|  123 (~0%)|    -|
    | o inner_product_loop  |     -|  2.92|       11|  44.000|         5|        1|     8|       yes|     -|        -|         -|          -|    -|
    +-----------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| a_address0 | 3        |
| a_q0       | 16       |
| b_address0 | 3        |
| b_q0       | 16       |
+------------+----------+

* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| s         | ap_none | 16       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------------------------+
| Argument | Direction | Datatype                              |
+----------+-----------+---------------------------------------+
| a        | in        | ap_fixed<16, 16, AP_TRN, AP_WRAP, 0>* |
| b        | in        | ap_fixed<16, 16, AP_TRN, AP_WRAP, 0>* |
| s        | out       | ap_fixed<16, 16, AP_TRN, AP_WRAP, 0>& |
+----------+-----------+---------------------------------------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| a        | a_address0   | port    | offset   |
| a        | a_ce0        | port    |          |
| a        | a_q0         | port    |          |
| b        | b_address0   | port    | offset   |
| b        | b_ce0        | port    |          |
| b        | b_q0         | port    |          |
| s        | s            | port    |          |
| s        | s_ap_vld     | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+-----------+-----+--------+---------+
| Name                                | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+-------------------------------------+-----+--------+-----------+-----+--------+---------+
| + inner_product                     | 1   |        |           |     |        |         |
|   add_ln10_fu_108_p2                | -   |        | add_ln10  | add | fabric | 0       |
|   mac_muladd_16s_16s_16ns_16_4_1_U1 | 1   |        | mul_ln859 | mul | dsp48  | 3       |
|   mac_muladd_16s_16s_16ns_16_4_1_U1 | 1   |        | acc_V_1   | add | dsp48  | 3       |
+-------------------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+----------------------------------------------------------+
| Type     | Options | Location                                                 |
+----------+---------+----------------------------------------------------------+
| pipeline |         | InnerProduct/solution2/directives.tcl:7 in inner_product |
+----------+---------+----------------------------------------------------------+


