
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o FinalProject_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui FinalProject_impl_1.udb 
// Netlist created on Wed Dec  6 17:18:42 2023
// Netlist written on Wed Dec  6 17:18:47 2023
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( controllerIn, fpga_clk, controlClk, controlLatch, rgb, VSYNC, 
             HSYNC );
  input  controllerIn, fpga_clk;
  output controlClk, controlLatch;
  output [5:0] rgb;
  output VSYNC, HSYNC;
  wire   \controller1.count_8__N_65[16] , \controller1.count_8__N_65[15] , 
         \controller1.n14123 , \controller1.slowCount[7] , 
         \controller1.n11737 , \controller1.slowCount[6] , \controller1.clk , 
         \controller1.count_8__N_65[14] , \controller1.count_8__N_65[13] , 
         \controller1.n14120 , \controller1.slowCount[5] , 
         \controller1.n11735 , \controller1.slowCount[4] , 
         \controller1.count_8__N_65[12] , \controller1.count_8__N_65[11] , 
         \controller1.n14117 , \controller1.slowCount[3] , 
         \controller1.n11733 , \controller1.slowCount[2] , 
         \controller1.count_8__N_65[10] , \controller1.count_8__N_65[9] , 
         \controller1.n14114 , \controller1.slowCount[1] , 
         \controller1.n11731 , \controller1.slowCount[0] , 
         \controller1.count_8__N_65[8] , \controller1.count_8__N_65[7] , 
         \controller1.n14111 , \controller1.count[8] , \controller1.n11729 , 
         \controller1.n10 , \controller1.count_8__N_65[6] , 
         \controller1.count_8__N_65[5] , \controller1.n14108 , 
         \controller1.n11 , \controller1.n11727 , \controller1.n12 , 
         \controller1.count_8__N_65[4] , \controller1.count_8__N_65[3] , 
         \controller1.n14105 , \controller1.n13 , \controller1.n11725 , 
         \controller1.n14 , \controller1.count_8__N_65[2] , 
         \controller1.count_8__N_65[1] , \controller1.n14102 , 
         \controller1.n15 , \controller1.n11723 , \controller1.n16 , 
         \controller1.count_8__N_65[0] , \controller1.n14099 , 
         \controller1.n17 , VCC_net, \jump1.slowClk_N_150[12] , 
         \jump1.slowClk_N_150[11] , \jump1.n14141 , \jump1.n7 , \jump1.n11713 , 
         \jump1.n8_adj_201 , vga_clk, \jump1.n11715 , 
         \jump1.slowClk_N_150[10] , \jump1.slowClk_N_150[9] , \jump1.n14138 , 
         \jump1.n9 , \jump1.n11711 , \jump1.n10_adj_202 , 
         \jump1.cube_bot_9__N_42[0] , \jump1.n14066 , \cube_bot[2] , 
         \jump1.cube_bot_2__N_57 , \jump1.slowClk , \jump1.n11667 , 
         \jump1.cube_bot_9__N_42[7] , \jump1.n14081 , \jump1.n11673 , 
         \jump1.n3444[7] , \cube_bot[9] , \jump1.slowClk_N_150[8] , 
         \jump1.slowClk_N_150[7] , \jump1.n14135 , \jump1.n11 , \jump1.n11709 , 
         \jump1.n12_adj_203 , \jump1.slowClk_N_150[6] , 
         \jump1.slowClk_N_150[5] , \jump1.n14132 , \jump1.n13 , \jump1.n11707 , 
         \jump1.n14_adj_204 , \jump1.cube_bot_9__N_42[6] , 
         \jump1.cube_bot_9__N_42[5] , \jump1.n14078 , \cube_bot[8] , 
         \jump1.n11671 , \cube_bot[7] , \jump1.slowClk_N_150[4] , 
         \jump1.slowClk_N_150[3] , \jump1.n14129 , \jump1.n15 , \jump1.n11705 , 
         \jump1.n16_adj_205 , \jump1.n14075 , \cube_bot[6] , \jump1.n11669 , 
         \cube_bot[5] , \jump1.cube_bot_9__N_42[3] , 
         \jump1.cube_bot_9__N_42[4] , \jump1.slowClk_N_150[2] , 
         \jump1.slowClk_N_150[1] , \jump1.n14126 , \jump1.n17 , \jump1.n11703 , 
         \jump1.n18_adj_207 , \jump1.slowClk_N_150[0] , \jump1.n14096 , 
         \jump1.n19 , \jump1.cube_bot_9__N_42[1] , \jump1.n14072 , 
         \cube_bot[4] , \cube_bot[3] , \jump1.cube_bot_9__N_42[2] , 
         \jump1.slowClk_N_150[18] , \jump1.slowClk_N_150[17] , \jump1.n14150 , 
         \jump1.n11719 , \jump1.n2 , \jump1.slowClk_N_150[16] , 
         \jump1.slowClk_N_150[15] , \jump1.n14147 , \jump1.n3 , \jump1.n11717 , 
         \jump1.n4_adj_208 , \jump1.slowClk_N_150[14] , 
         \jump1.slowClk_N_150[13] , \jump1.n14144 , \jump1.n5 , 
         \jump1.n6_adj_209 , \spikeMove1.n14054 , \spikeMove1.rollCount[0] , 
         \int_rightMost[0] , \spikeMove1.int_rightMost_1__N_107 , 
         \spikeMove1.rollCount_6__N_78[6] , \spikeMove1.rollCount_6__N_78[5] , 
         \spikeMove1.n14159 , \spikeMove1.rollCount[6] , \spikeMove1.n11699 , 
         \spikeMove1.rollCount[5] , frame2Clk, 
         \spikeMove1.rollCount_6__N_78[4] , \spikeMove1.rollCount_6__N_78[3] , 
         \spikeMove1.n14156 , \spikeMove1.rollCount[4] , \spikeMove1.n11697 , 
         \spikeMove1.rollCount[3] , \spikeMove1.rollCount_6__N_78[2] , 
         \spikeMove1.rollCount_6__N_78[1] , \spikeMove1.n14153 , 
         \spikeMove1.rollCount[2] , \spikeMove1.n11695 , 
         \spikeMove1.rollCount[1] , \spikeMove1.n14063 , 
         \spikeMove1.int_rightMost_5__N_91 , \int_rightMost[5] , 
         \int_rightMost[6] , \spikeMove1.n14060 , 
         \spikeMove1.int_rightMost_3__N_99 , \int_rightMost[3] , 
         \int_rightMost[4] , \spikeMove1.n14057 , \int_rightMost[1] , 
         \int_rightMost[2] , \spikeMove1.rollCount_6__N_78[0] , 
         \spikeMove1.n14093 , \spikeMove1.rollClk_N_149 , 
         \vga_1.col_9__N_22[9] , \vga_1.n14174 , \vga_1.n11692 , \col[9] , 
         col_0__N_41, \vga_1.row_9__N_2[4] , \vga_1.row_9__N_2[3] , 
         \vga_1.n14180 , \row[4] , \vga_1.n11658 , \row[3] , row_0__N_21, 
         frameClk, \vga_1.n11660 , \vga_1.col_9__N_22[8] , 
         \vga_1.col_9__N_22[7] , \vga_1.n14171 , \col[8] , \vga_1.n11690 , 
         \col[7] , \vga_1.row_9__N_2[2] , \vga_1.row_9__N_2[1] , 
         \vga_1.n14177 , \row[2] , \vga_1.n11656 , \row[1] , 
         \vga_1.row_9__N_2[9] , \vga_1.n14189 , \vga_1.n11664 , \row[9] , 
         \vga_1.row_9__N_2[8] , \vga_1.row_9__N_2[7] , \vga_1.n14186 , 
         \row[8] , \vga_1.n11662 , \row[7] , \vga_1.col_9__N_22[6] , 
         \vga_1.col_9__N_22[5] , \vga_1.n14168 , \col[6] , \vga_1.n11688 , 
         \col[5] , \vga_1.col_9__N_22[4] , \vga_1.col_9__N_22[3] , 
         \vga_1.n14165 , \col[4] , \vga_1.n11686 , \col[3] , 
         \vga_1.col_9__N_22[2] , \vga_1.col_9__N_22[1] , \vga_1.n14162 , 
         \col[2] , \vga_1.n11684 , \col[1] , \vga_1.row_9__N_2[0] , 
         \vga_1.n14084 , \row[0] , \vga_1.col_9__N_22[0] , \vga_1.n14090 , 
         \col[0] , \vga_1.row_9__N_2[6] , \vga_1.row_9__N_2[5] , 
         \vga_1.n14183 , \row[6] , \row[5] , 
         \controller1.intermediate[5].sig_001.FeedThruLUT , 
         \controller1.intermediate[6].sig_000.FeedThruLUT , 
         \controller1.intermediate[5] , \controller1.intermediate[6] , 
         controlClk_c, \controller1.intermediate[7] , 
         \controller1.intermediate[3].sig_003.FeedThruLUT , 
         \controller1.intermediate[4].sig_002.FeedThruLUT , 
         \controller1.intermediate[3] , \controller1.intermediate[4] , 
         \controller1.intermediate[1].sig_005.FeedThruLUT , 
         \controller1.intermediate[2].sig_004.FeedThruLUT , 
         \controller1.intermediate[1] , \controller1.intermediate[2] , 
         \controller1.intermediate_0__N_1 , 
         \controller1.intermediate[0].sig_006.FeedThruLUT , controllerIn_c, 
         \controller1.intermediate[0] , \jump1.cube_bot_5__N_50 , 
         \jump1.cube_bot_4__N_52 , \jump1.n4919 , 
         \jump1.lastPosition_4__N_119 , n4910, cube_bot_4__N_53, 
         \cube_bot[0].sig_013.FeedThruLUT , \cube_bot[1].sig_007.FeedThruLUT , 
         \cube_bot[0] , \cube_bot[1] , \jump1.lastPosition_0__N_123 , 
         \jump1.lastPosition[1] , \jump1.lastPosition[0] , 
         \cube_bot[3].sig_009.FeedThruLUT , \cube_bot[2].sig_008.FeedThruLUT , 
         \jump1.lastPosition[2] , \jump1.lastPosition[3] , 
         \jump1.lastPosition_6__N_114[5] , \jump1.lastPosition_6__N_114[4] , 
         \jump1.n80 , \jump1.lastPosition[4] , \jump1.lastPosition[5] , 
         \cube_bot[8].sig_011.FeedThruLUT , \cube_bot[7].sig_010.FeedThruLUT , 
         \jump1.lastPosition[7] , \jump1.lastPosition[8] , cube_bot_1__N_58, 
         cube_bot_0__N_59, n3200, 
         \cube_gen1.backgroundROM1.background_0__N_75 , 
         \cube_gen1.backgroundROM1.background_1__N_74 , 
         \cube_gen1.backgroundROM1.n13665 , \cube_gen1.backgroundROM1.n12657 , 
         \cube_gen1.backgroundROM1.n8361 , \cube_gen1.backgroundROM1.n13232 , 
         \cube_gen1.backgroundROM1.n13671 , \cube_gen1.backgroundROM1.n8305 , 
         \cube_gen1.background[1] , \cube_gen1.background[0] , 
         \spikeMove1.spikeInterval_4__N_60[4] , \spikeMove1.rollClk_N_149$n0 , 
         \spikeMove1.n11638 , \spikeInterval[3] , \spikeInterval[4] , 
         \spikeMove1.n6 , \spikeInterval[0] , \spikeInterval[1] , rollClk, 
         \spikeMove1.spikeInterval_4__N_60[2] , 
         \spikeMove1.spikeInterval_4__N_60[3] , \spikeInterval[2] , 
         \spikeMove1.spikeInterval_4__N_60[0] , 
         \spikeMove1.spikeInterval_1__N_63[1] , n10567, n13085, n13055, n13087, 
         n10457, n12, n10, n1153, \cube_gen1.n8_adj_169 , \cube_gen1.n10276 , 
         \cube_gen1.n6_adj_162 , \cube_gen1.backgroundROM1.n8380 , 
         \cube_gen1.backgroundROM1.n27131 , n10595, 
         \cube_gen1.backgroundROM1.n13268 , \cube_gen1.n13270 , n6, 
         \cube_gen1.backgroundROM1.n28669 , \cube_gen1.backgroundROM1.n12611 , 
         \cube_gen1.backgroundROM1.n32765 , \jump1.n4_adj_200 , 
         \controllerResult[7] , controlLatch_c, \jump1.n8197 , \jump1.n12095 , 
         n16, n1223, n614, \jump1.n4_adj_199 , \jump1.n48 , \cube_gen1.n77 , 
         \cube_gen1.n1312 , \cube_gen1.n10325 , \cube_gen1.n10311 , 
         rgb_c_0_N_143, n1307, n1230, \spikeArr[16] , \cube_gen1.n5 , 
         \cube_gen1.n1005 , \cube_gen1.n1081 , n999, n1076, \spikeArr[13] , 
         \cube_gen1.n1389 , \cube_gen1.n12820 , \cube_gen1.n10339 , 
         \cube_gen1.n12075 , \cube_gen1.n12821 , \cube_gen1.n8132 , 
         \cube_gen1.n12818 , \cube_gen1.n1159 , \cube_gen1.n9_adj_164 , 
         \cube_gen1.n12_adj_175 , \cube_gen1.n10_adj_174 , 
         \cube_gen1.n14_adj_176 , \cube_gen1.n13081 , n4_adj_214, 
         \cube_gen1.n12_adj_182 , \cube_gen1.n14_adj_183 , 
         \cube_gen1.rgb_c_1_N_140 , \cube_gen1.rgb_c_2_N_136 , 
         \cube_gen1.rgb_c_1_N_137 , VSYNC_c_N_127, \cube_gen1.n8234 , rgb_c_3, 
         \cube_gen1.n10255 , \cube_gen1.n13252 , \cube_gen1.n10601 , 
         \cube_gen1.n12070 , \cube_gen1.rgb_c_0_N_141[0] , 
         \cube_gen1.rgb_c_0_N_142 , \cube_gen1.rgb_c_0_N_144 , rgb_c_0, 
         \cube_gen1.n12076 , \cube_gen1.n4_adj_156 , \cube_gen1.n10653 , 
         \cube_gen1.n3709 , rgb_c_5, \cube_gen1.rgb_c_2_N_134 , 
         \cube_gen1.n8099 , rgb_c_4, n768, \cube_gen1.n4_adj_186 , n691, 
         \spikeArr[9] , \spikeArr[10] , n845, \cube_gen1.n10429 , 
         \cube_gen1.backgroundROM1.n8327 , \cube_gen1.backgroundROM1.n13662 , 
         \cube_gen1.backgroundROM1.n23034 , \cube_gen1.backgroundROM1.n8332 , 
         \cube_gen1.backgroundROM1.n13659 , \cube_gen1.backgroundROM1.n24574 , 
         \cube_gen1.backgroundROM1.n24956 , \cube_gen1.backgroundROM1.n8338 , 
         \cube_gen1.backgroundROM1.n8342 , \cube_gen1.backgroundROM1.n13281 , 
         \cube_gen1.backgroundROM1.n10589 , n28664, 
         \cube_gen1.backgroundROM1.n9468 , \cube_gen1.backgroundROM1.n8058 , 
         \cube_gen1.backgroundROM1.n20250 , \cube_gen1.backgroundROM1.n13242 , 
         \cube_gen1.backgroundROM1.n15193 , \cube_gen1.backgroundROM1.n829 , 
         \cube_gen1.backgroundROM1.n10422 , \cube_gen1.backgroundROM1.n15226 , 
         \cube_gen1.backgroundROM1.n11131 , \cube_gen1.backgroundROM1.n12923 , 
         \cube_gen1.backgroundROM1.n13264 , \cube_gen1.backgroundROM1.n23067 , 
         n336, \cube_gen1.backgroundROM1.n24892 , 
         \cube_gen1.backgroundROM1.n13243 , \cube_gen1.backgroundROM1.n13641 , 
         \cube_gen1.backgroundROM1.n13644 , \cube_gen1.backgroundROM1.n13237 , 
         \cube_gen1.backgroundROM1.n13236 , \cube_gen1.backgroundROM1.n13653 , 
         \cube_gen1.backgroundROM1.n16121 , \cube_gen1.backgroundROM1.n13656 , 
         \cube_gen1.backgroundROM1.n8344 , \cube_gen1.backgroundROM1.n27771 , 
         \cube_gen1.backgroundROM1.n19338 , \cube_gen1.backgroundROM1.n13647 , 
         \cube_gen1.backgroundROM1.n13267 , \cube_gen1.backgroundROM1.n340 , 
         \cube_gen1.backgroundROM1.n13650 , \cube_gen1.backgroundROM1.n19354 , 
         \cube_gen1.backgroundROM1.n8326 , \vga_1.frameClk_N_147 , n8102, 
         \vga_1.frame2Clk_N_148 , n14, \controller1.controlClk_c_N_146 , 
         \controller1.controlLatch_c_N_145 , \vga_1.n11 , n8237, n14_adj_210, 
         n537, n3387, \cube_gen1.n4_adj_185 , n14_adj_212, \cube_gen1.n8181 , 
         \spikeArr[12] , n922, \cube_gen1.n4_adj_187 , \cube_gen1.n620 , 
         \cube_gen1.n8184 , \spikeArr[6] , n3392, \cube_gen1.n10307 , n1384, 
         \spikeArr[17] , n1461, \spikeArr[18] , \cube_gen1.n1466 , 
         \vga_1.HSYNC_c_N_124 , n229, HSYNC_c, \cube_gen1.n8182 , 
         \cube_gen1.n8188 , n306, \spikeArr[3] , \cube_gen1.n10303 , 
         \spikeArr[2] , n152, n76, \spikeArr[1] , \cube_gen1.n8187 , 
         \spikeArr[15] , \cube_gen1.n1235 , n3389, \cube_gen1.n9 , 
         \spikeArr[5] , \cube_gen1.n8189 , \jump1.n16 , \jump1.n14 , 
         \jump1.n18 , \jump1.n65 , \jump1.n4997 , \jump1.n12901 , 
         \jump1.lastPosition[9] , \jump1.n16_adj_190 , \jump1.n14_adj_192 , 
         \jump1.n18_adj_191 , \jump1.lastPosition[6] , \jump1.n12 , 
         \jump1.n10 , \jump1.n12_adj_193 , \jump1.n10_adj_194 , \jump1.n8 , 
         \jump1.n6 , \jump1.n8_adj_195 , \jump1.n6_adj_196 , \jump1.n4_c , 
         \jump1.n4_adj_197 , \cube_bot[9].sig_012.FeedThruLUT , n4, 
         \jump1.n10585 , \jump1.n12899 , \jump1.n43 , \spikeArr[4] , 
         \cube_gen1.n8183 , \cube_gen1.n12902 , \cube_gen1.n12893 , 
         \cube_gen1.n4_adj_159 , \cube_gen1.n6_c , \cube_gen1.n10459 , 
         \cube_gen1.n8 , \cube_gen1.n4_c , \cube_gen1.n10253 , 
         \cube_gen1.n10309 , \cube_gen1.n1082 , \cube_gen1.n7 , n4_adj_213, 
         \cube_gen1.n12878 , n10531, \cube_gen1.n7_adj_160 , n16_adj_211, 
         \cube_gen1.n4_adj_178 , \cube_gen1.n12815 , \cube_gen1.n7523 , 
         \cube_gen1.n10581 , \cube_gen1.n10261 , \cube_gen1.n4_adj_161 , 
         \cube_gen1.n8_adj_163 , \cube_gen1.n13057 , \cube_gen1.n1467 , 
         \cube_gen1.n1543 , \cube_gen1.n8274 , \cube_gen1.n1158 , 
         \cube_gen1.n12879 , \cube_gen1.n8261 , 
         \cube_gen1.backgroundROM1.n13259 , \cube_gen1.n4_adj_165 , 
         \cube_gen1.n6_adj_166 , \cube_gen1.n8_adj_167 , 
         \cube_gen1.n10_adj_168 , \cube_gen1.n12 , \cube_gen1.n14 , 
         \cube_gen1.n16_adj_170 , \cube_gen1.n18 , \cube_gen1.n4_adj_171 , 
         \cube_gen1.n6_adj_172 , \cube_gen1.n8_adj_173 , \cube_gen1.n13850 , 
         \cube_gen1.n16_adj_177 , \cube_gen1.n18_adj_179 , \cube_gen1.n12193 , 
         \cube_gen1.n6_adj_180 , \cube_gen1.n13079 , \cube_gen1.n15 , 
         \cube_gen1.n8_adj_181 , n8224, \cube_gen1.rgb_c_1_N_139 , 
         \cube_gen1.n697 , \spikeArr[7] , \spikeArr[8] , \vga_1.VSYNC_c_N_126 , 
         \cube_gen1.rgb_c_1_N_138 , \cube_gen1.cube_rgb[4] , rgb_c_2, rgb_c_1, 
         \cube_gen1.n10313 , \cube_gen1.n12_adj_188 , \cube_gen1.n20 , 
         \spikeArr[19] , \spikeArr[14] , \spikeArr[0] , \vga_1.VSYNC_c_N_125 , 
         VSYNC_c, \spikeArr[11] , \cube_gen1.backgroundROM1.n12872 , 
         \cube_gen1.backgroundROM1.n13257 , \cube_gen1.backgroundROM1.n8308 , 
         \cube_gen1.backgroundROM1.n8421 , \cube_gen1.backgroundROM1.n8416 , 
         \cube_gen1.backgroundROM1.n8244 , \cube_gen1.backgroundROM1.n8315 , 
         \cube_gen1.backgroundROM1.n8264 , \cube_gen1.backgroundROM1.n8486 , 
         \cube_gen1.backgroundROM1.n8448 , \cube_gen1.backgroundROM1.n13071 , 
         \cube_gen1.backgroundROM1.n8 , \cube_gen1.backgroundROM1.n8423 , 
         \cube_gen1.backgroundROM1.n12040 , \cube_gen1.backgroundROM1.n13275 , 
         \cube_gen1.backgroundROM1.n13276 , \cube_gen1.backgroundROM1.n19 , 
         \cube_gen1.backgroundROM1.n19_adj_154 , 
         \cube_gen1.backgroundROM1.n8_adj_152 , \cube_gen1.backgroundROM1.n12 , 
         \cube_gen1.backgroundROM1.n8_adj_153 , \cube_gen1.backgroundROM1.n10 , 
         \cube_gen1.backgroundROM1.n32765_adj_155 , 
         \cube_gen1.backgroundROM1.n13266 , \cube_gen1.backgroundROM1.n8260 , 
         \cube_gen1.backgroundROM1.n8347 , \cube_gen1.backgroundROM1.n8304 , 
         \cube_gen1.backgroundROM1.n8450 , \cube_gen1.backgroundROM1.n13231 , 
         \vga_1.n13067 , \vga_1.n8 , \jump1.cube_bot_6__N_48 , 
         \jump1.lastPosition_6__N_114[6] , fpga_clk_c, 
         \mypll_1.lscc_pll_inst.feedback_w ;

  controller1_SLICE_0 \controller1.SLICE_0 ( 
    .DI1(\controller1.count_8__N_65[16] ), 
    .DI0(\controller1.count_8__N_65[15] ), .D1(\controller1.n14123 ), 
    .C1(\controller1.slowCount[7] ), .D0(\controller1.n11737 ), 
    .C0(\controller1.slowCount[6] ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n11737 ), .CIN1(\controller1.n14123 ), 
    .Q0(\controller1.slowCount[6] ), .Q1(\controller1.slowCount[7] ), 
    .F0(\controller1.count_8__N_65[15] ), .F1(\controller1.count_8__N_65[16] ), 
    .COUT0(\controller1.n14123 ));
  controller1_SLICE_1 \controller1.SLICE_1 ( 
    .DI1(\controller1.count_8__N_65[14] ), 
    .DI0(\controller1.count_8__N_65[13] ), .D1(\controller1.n14120 ), 
    .C1(\controller1.slowCount[5] ), .D0(\controller1.n11735 ), 
    .C0(\controller1.slowCount[4] ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n11735 ), .CIN1(\controller1.n14120 ), 
    .Q0(\controller1.slowCount[4] ), .Q1(\controller1.slowCount[5] ), 
    .F0(\controller1.count_8__N_65[13] ), .F1(\controller1.count_8__N_65[14] ), 
    .COUT1(\controller1.n11737 ), .COUT0(\controller1.n14120 ));
  controller1_SLICE_2 \controller1.SLICE_2 ( 
    .DI1(\controller1.count_8__N_65[12] ), 
    .DI0(\controller1.count_8__N_65[11] ), .D1(\controller1.n14117 ), 
    .C1(\controller1.slowCount[3] ), .D0(\controller1.n11733 ), 
    .C0(\controller1.slowCount[2] ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n11733 ), .CIN1(\controller1.n14117 ), 
    .Q0(\controller1.slowCount[2] ), .Q1(\controller1.slowCount[3] ), 
    .F0(\controller1.count_8__N_65[11] ), .F1(\controller1.count_8__N_65[12] ), 
    .COUT1(\controller1.n11735 ), .COUT0(\controller1.n14117 ));
  controller1_SLICE_3 \controller1.SLICE_3 ( 
    .DI1(\controller1.count_8__N_65[10] ), 
    .DI0(\controller1.count_8__N_65[9] ), .D1(\controller1.n14114 ), 
    .C1(\controller1.slowCount[1] ), .D0(\controller1.n11731 ), 
    .C0(\controller1.slowCount[0] ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n11731 ), .CIN1(\controller1.n14114 ), 
    .Q0(\controller1.slowCount[0] ), .Q1(\controller1.slowCount[1] ), 
    .F0(\controller1.count_8__N_65[9] ), .F1(\controller1.count_8__N_65[10] ), 
    .COUT1(\controller1.n11733 ), .COUT0(\controller1.n14114 ));
  controller1_SLICE_4 \controller1.SLICE_4 ( 
    .DI1(\controller1.count_8__N_65[8] ), .DI0(\controller1.count_8__N_65[7] ), 
    .D1(\controller1.n14111 ), .C1(\controller1.count[8] ), 
    .D0(\controller1.n11729 ), .C0(\controller1.n10 ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n11729 ), .CIN1(\controller1.n14111 ), 
    .Q0(\controller1.n10 ), .Q1(\controller1.count[8] ), 
    .F0(\controller1.count_8__N_65[7] ), .F1(\controller1.count_8__N_65[8] ), 
    .COUT1(\controller1.n11731 ), .COUT0(\controller1.n14111 ));
  controller1_SLICE_5 \controller1.SLICE_5 ( 
    .DI1(\controller1.count_8__N_65[6] ), .DI0(\controller1.count_8__N_65[5] ), 
    .D1(\controller1.n14108 ), .C1(\controller1.n11 ), 
    .D0(\controller1.n11727 ), .C0(\controller1.n12 ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n11727 ), .CIN1(\controller1.n14108 ), 
    .Q0(\controller1.n12 ), .Q1(\controller1.n11 ), 
    .F0(\controller1.count_8__N_65[5] ), .F1(\controller1.count_8__N_65[6] ), 
    .COUT1(\controller1.n11729 ), .COUT0(\controller1.n14108 ));
  controller1_SLICE_6 \controller1.SLICE_6 ( 
    .DI1(\controller1.count_8__N_65[4] ), .DI0(\controller1.count_8__N_65[3] ), 
    .D1(\controller1.n14105 ), .C1(\controller1.n13 ), 
    .D0(\controller1.n11725 ), .C0(\controller1.n14 ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n11725 ), .CIN1(\controller1.n14105 ), 
    .Q0(\controller1.n14 ), .Q1(\controller1.n13 ), 
    .F0(\controller1.count_8__N_65[3] ), .F1(\controller1.count_8__N_65[4] ), 
    .COUT1(\controller1.n11727 ), .COUT0(\controller1.n14105 ));
  controller1_SLICE_7 \controller1.SLICE_7 ( 
    .DI1(\controller1.count_8__N_65[2] ), .DI0(\controller1.count_8__N_65[1] ), 
    .D1(\controller1.n14102 ), .C1(\controller1.n15 ), 
    .D0(\controller1.n11723 ), .C0(\controller1.n16 ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n11723 ), .CIN1(\controller1.n14102 ), 
    .Q0(\controller1.n16 ), .Q1(\controller1.n15 ), 
    .F0(\controller1.count_8__N_65[1] ), .F1(\controller1.count_8__N_65[2] ), 
    .COUT1(\controller1.n11725 ), .COUT0(\controller1.n14102 ));
  controller1_SLICE_8 \controller1.SLICE_8 ( 
    .DI1(\controller1.count_8__N_65[0] ), .D1(\controller1.n14099 ), 
    .C1(\controller1.n17 ), .B1(VCC_net), .CLK(\controller1.clk ), 
    .CIN1(\controller1.n14099 ), .Q1(\controller1.n17 ), 
    .F1(\controller1.count_8__N_65[0] ), .COUT1(\controller1.n11723 ), 
    .COUT0(\controller1.n14099 ));
  jump1_SLICE_9 \jump1.SLICE_9 ( .DI1(\jump1.slowClk_N_150[12] ), 
    .DI0(\jump1.slowClk_N_150[11] ), .D1(\jump1.n14141 ), .C1(\jump1.n7 ), 
    .D0(\jump1.n11713 ), .C0(\jump1.n8_adj_201 ), .CLK(vga_clk), 
    .CIN0(\jump1.n11713 ), .CIN1(\jump1.n14141 ), .Q0(\jump1.n8_adj_201 ), 
    .Q1(\jump1.n7 ), .F0(\jump1.slowClk_N_150[11] ), 
    .F1(\jump1.slowClk_N_150[12] ), .COUT1(\jump1.n11715 ), 
    .COUT0(\jump1.n14141 ));
  jump1_SLICE_10 \jump1.SLICE_10 ( .DI1(\jump1.slowClk_N_150[10] ), 
    .DI0(\jump1.slowClk_N_150[9] ), .D1(\jump1.n14138 ), .C1(\jump1.n9 ), 
    .D0(\jump1.n11711 ), .C0(\jump1.n10_adj_202 ), .CLK(vga_clk), 
    .CIN0(\jump1.n11711 ), .CIN1(\jump1.n14138 ), .Q0(\jump1.n10_adj_202 ), 
    .Q1(\jump1.n9 ), .F0(\jump1.slowClk_N_150[9] ), 
    .F1(\jump1.slowClk_N_150[10] ), .COUT1(\jump1.n11713 ), 
    .COUT0(\jump1.n14138 ));
  jump1_SLICE_11 \jump1.SLICE_11 ( .DI1(\jump1.cube_bot_9__N_42[0] ), 
    .D1(\jump1.n14066 ), .C1(VCC_net), .B1(\cube_bot[2] ), 
    .LSR(\jump1.cube_bot_2__N_57 ), .CLK(\jump1.slowClk ), 
    .CIN1(\jump1.n14066 ), .Q1(\cube_bot[2] ), 
    .F1(\jump1.cube_bot_9__N_42[0] ), .COUT1(\jump1.n11667 ), 
    .COUT0(\jump1.n14066 ));
  jump1_SLICE_12 \jump1.SLICE_12 ( .DI0(\jump1.cube_bot_9__N_42[7] ), 
    .D1(\jump1.n14081 ), .D0(\jump1.n11673 ), .C0(\jump1.n3444[7] ), 
    .B0(\cube_bot[9] ), .LSR(\jump1.cube_bot_2__N_57 ), .CLK(\jump1.slowClk ), 
    .CIN0(\jump1.n11673 ), .CIN1(\jump1.n14081 ), .Q0(\cube_bot[9] ), 
    .F0(\jump1.cube_bot_9__N_42[7] ), .COUT0(\jump1.n14081 ));
  jump1_SLICE_13 \jump1.SLICE_13 ( .DI1(\jump1.slowClk_N_150[8] ), 
    .DI0(\jump1.slowClk_N_150[7] ), .D1(\jump1.n14135 ), .C1(\jump1.n11 ), 
    .D0(\jump1.n11709 ), .C0(\jump1.n12_adj_203 ), .CLK(vga_clk), 
    .CIN0(\jump1.n11709 ), .CIN1(\jump1.n14135 ), .Q0(\jump1.n12_adj_203 ), 
    .Q1(\jump1.n11 ), .F0(\jump1.slowClk_N_150[7] ), 
    .F1(\jump1.slowClk_N_150[8] ), .COUT1(\jump1.n11711 ), 
    .COUT0(\jump1.n14135 ));
  jump1_SLICE_14 \jump1.SLICE_14 ( .DI1(\jump1.slowClk_N_150[6] ), 
    .DI0(\jump1.slowClk_N_150[5] ), .D1(\jump1.n14132 ), .C1(\jump1.n13 ), 
    .D0(\jump1.n11707 ), .C0(\jump1.n14_adj_204 ), .CLK(vga_clk), 
    .CIN0(\jump1.n11707 ), .CIN1(\jump1.n14132 ), .Q0(\jump1.n14_adj_204 ), 
    .Q1(\jump1.n13 ), .F0(\jump1.slowClk_N_150[5] ), 
    .F1(\jump1.slowClk_N_150[6] ), .COUT1(\jump1.n11709 ), 
    .COUT0(\jump1.n14132 ));
  jump1_SLICE_15 \jump1.SLICE_15 ( .DI1(\jump1.cube_bot_9__N_42[6] ), 
    .DI0(\jump1.cube_bot_9__N_42[5] ), .D1(\jump1.n14078 ), 
    .C1(\jump1.n3444[7] ), .B1(\cube_bot[8] ), .D0(\jump1.n11671 ), 
    .C0(\jump1.n3444[7] ), .B0(\cube_bot[7] ), .LSR(\jump1.cube_bot_2__N_57 ), 
    .CLK(\jump1.slowClk ), .CIN0(\jump1.n11671 ), .CIN1(\jump1.n14078 ), 
    .Q0(\cube_bot[7] ), .Q1(\cube_bot[8] ), .F0(\jump1.cube_bot_9__N_42[5] ), 
    .F1(\jump1.cube_bot_9__N_42[6] ), .COUT1(\jump1.n11673 ), 
    .COUT0(\jump1.n14078 ));
  jump1_SLICE_16 \jump1.SLICE_16 ( .DI1(\jump1.slowClk_N_150[4] ), 
    .DI0(\jump1.slowClk_N_150[3] ), .D1(\jump1.n14129 ), .C1(\jump1.n15 ), 
    .D0(\jump1.n11705 ), .C0(\jump1.n16_adj_205 ), .CLK(vga_clk), 
    .CIN0(\jump1.n11705 ), .CIN1(\jump1.n14129 ), .Q0(\jump1.n16_adj_205 ), 
    .Q1(\jump1.n15 ), .F0(\jump1.slowClk_N_150[3] ), 
    .F1(\jump1.slowClk_N_150[4] ), .COUT1(\jump1.n11707 ), 
    .COUT0(\jump1.n14129 ));
  jump1_SLICE_17 \jump1.SLICE_17 ( .D1(\jump1.n14075 ), .C1(\jump1.n3444[7] ), 
    .B1(\cube_bot[6] ), .D0(\jump1.n11669 ), .C0(\jump1.n3444[7] ), 
    .B0(\cube_bot[5] ), .CIN0(\jump1.n11669 ), .CIN1(\jump1.n14075 ), 
    .F0(\jump1.cube_bot_9__N_42[3] ), .F1(\jump1.cube_bot_9__N_42[4] ), 
    .COUT1(\jump1.n11671 ), .COUT0(\jump1.n14075 ));
  jump1_SLICE_18 \jump1.SLICE_18 ( .DI1(\jump1.slowClk_N_150[2] ), 
    .DI0(\jump1.slowClk_N_150[1] ), .D1(\jump1.n14126 ), .C1(\jump1.n17 ), 
    .D0(\jump1.n11703 ), .C0(\jump1.n18_adj_207 ), .CLK(vga_clk), 
    .CIN0(\jump1.n11703 ), .CIN1(\jump1.n14126 ), .Q0(\jump1.n18_adj_207 ), 
    .Q1(\jump1.n17 ), .F0(\jump1.slowClk_N_150[1] ), 
    .F1(\jump1.slowClk_N_150[2] ), .COUT1(\jump1.n11705 ), 
    .COUT0(\jump1.n14126 ));
  jump1_SLICE_19 \jump1.SLICE_19 ( .DI1(\jump1.slowClk_N_150[0] ), 
    .D1(\jump1.n14096 ), .C1(\jump1.n19 ), .B1(VCC_net), .CLK(vga_clk), 
    .CIN1(\jump1.n14096 ), .Q1(\jump1.n19 ), .F1(\jump1.slowClk_N_150[0] ), 
    .COUT1(\jump1.n11703 ), .COUT0(\jump1.n14096 ));
  jump1_SLICE_20 \jump1.SLICE_20 ( .DI0(\jump1.cube_bot_9__N_42[1] ), 
    .D1(\jump1.n14072 ), .C1(\jump1.n3444[7] ), .B1(\cube_bot[4] ), 
    .D0(\jump1.n11667 ), .C0(\jump1.n3444[7] ), .B0(\cube_bot[3] ), 
    .LSR(\jump1.cube_bot_2__N_57 ), .CLK(\jump1.slowClk ), 
    .CIN0(\jump1.n11667 ), .CIN1(\jump1.n14072 ), .Q0(\cube_bot[3] ), 
    .F0(\jump1.cube_bot_9__N_42[1] ), .F1(\jump1.cube_bot_9__N_42[2] ), 
    .COUT1(\jump1.n11669 ), .COUT0(\jump1.n14072 ));
  jump1_SLICE_21 \jump1.SLICE_21 ( .DI1(\jump1.slowClk_N_150[18] ), 
    .DI0(\jump1.slowClk_N_150[17] ), .D1(\jump1.n14150 ), .C1(\jump1.slowClk ), 
    .D0(\jump1.n11719 ), .C0(\jump1.n2 ), .CLK(vga_clk), .CIN0(\jump1.n11719 ), 
    .CIN1(\jump1.n14150 ), .Q0(\jump1.n2 ), .Q1(\jump1.slowClk ), 
    .F0(\jump1.slowClk_N_150[17] ), .F1(\jump1.slowClk_N_150[18] ), 
    .COUT0(\jump1.n14150 ));
  jump1_SLICE_22 \jump1.SLICE_22 ( .DI1(\jump1.slowClk_N_150[16] ), 
    .DI0(\jump1.slowClk_N_150[15] ), .D1(\jump1.n14147 ), .C1(\jump1.n3 ), 
    .D0(\jump1.n11717 ), .C0(\jump1.n4_adj_208 ), .CLK(vga_clk), 
    .CIN0(\jump1.n11717 ), .CIN1(\jump1.n14147 ), .Q0(\jump1.n4_adj_208 ), 
    .Q1(\jump1.n3 ), .F0(\jump1.slowClk_N_150[15] ), 
    .F1(\jump1.slowClk_N_150[16] ), .COUT1(\jump1.n11719 ), 
    .COUT0(\jump1.n14147 ));
  jump1_SLICE_23 \jump1.SLICE_23 ( .DI1(\jump1.slowClk_N_150[14] ), 
    .DI0(\jump1.slowClk_N_150[13] ), .D1(\jump1.n14144 ), .C1(\jump1.n5 ), 
    .D0(\jump1.n11715 ), .C0(\jump1.n6_adj_209 ), .CLK(vga_clk), 
    .CIN0(\jump1.n11715 ), .CIN1(\jump1.n14144 ), .Q0(\jump1.n6_adj_209 ), 
    .Q1(\jump1.n5 ), .F0(\jump1.slowClk_N_150[13] ), 
    .F1(\jump1.slowClk_N_150[14] ), .COUT1(\jump1.n11717 ), 
    .COUT0(\jump1.n14144 ));
  spikeMove1_SLICE_24 \spikeMove1.SLICE_24 ( .D1(\spikeMove1.n14054 ), 
    .C1(VCC_net), .B1(\spikeMove1.rollCount[0] ), .CIN1(\spikeMove1.n14054 ), 
    .F1(\int_rightMost[0] ), .COUT1(\spikeMove1.int_rightMost_1__N_107 ), 
    .COUT0(\spikeMove1.n14054 ));
  spikeMove1_SLICE_25 \spikeMove1.SLICE_25 ( 
    .DI1(\spikeMove1.rollCount_6__N_78[6] ), 
    .DI0(\spikeMove1.rollCount_6__N_78[5] ), .D1(\spikeMove1.n14159 ), 
    .C1(\spikeMove1.rollCount[6] ), .D0(\spikeMove1.n11699 ), 
    .C0(\spikeMove1.rollCount[5] ), .CLK(frame2Clk), 
    .CIN0(\spikeMove1.n11699 ), .CIN1(\spikeMove1.n14159 ), 
    .Q0(\spikeMove1.rollCount[5] ), .Q1(\spikeMove1.rollCount[6] ), 
    .F0(\spikeMove1.rollCount_6__N_78[5] ), 
    .F1(\spikeMove1.rollCount_6__N_78[6] ), .COUT0(\spikeMove1.n14159 ));
  spikeMove1_SLICE_26 \spikeMove1.SLICE_26 ( 
    .DI1(\spikeMove1.rollCount_6__N_78[4] ), 
    .DI0(\spikeMove1.rollCount_6__N_78[3] ), .D1(\spikeMove1.n14156 ), 
    .C1(\spikeMove1.rollCount[4] ), .D0(\spikeMove1.n11697 ), 
    .C0(\spikeMove1.rollCount[3] ), .CLK(frame2Clk), 
    .CIN0(\spikeMove1.n11697 ), .CIN1(\spikeMove1.n14156 ), 
    .Q0(\spikeMove1.rollCount[3] ), .Q1(\spikeMove1.rollCount[4] ), 
    .F0(\spikeMove1.rollCount_6__N_78[3] ), 
    .F1(\spikeMove1.rollCount_6__N_78[4] ), .COUT1(\spikeMove1.n11699 ), 
    .COUT0(\spikeMove1.n14156 ));
  spikeMove1_SLICE_27 \spikeMove1.SLICE_27 ( 
    .DI1(\spikeMove1.rollCount_6__N_78[2] ), 
    .DI0(\spikeMove1.rollCount_6__N_78[1] ), .D1(\spikeMove1.n14153 ), 
    .C1(\spikeMove1.rollCount[2] ), .D0(\spikeMove1.n11695 ), 
    .C0(\spikeMove1.rollCount[1] ), .CLK(frame2Clk), 
    .CIN0(\spikeMove1.n11695 ), .CIN1(\spikeMove1.n14153 ), 
    .Q0(\spikeMove1.rollCount[1] ), .Q1(\spikeMove1.rollCount[2] ), 
    .F0(\spikeMove1.rollCount_6__N_78[1] ), 
    .F1(\spikeMove1.rollCount_6__N_78[2] ), .COUT1(\spikeMove1.n11697 ), 
    .COUT0(\spikeMove1.n14153 ));
  spikeMove1_SLICE_28 \spikeMove1.SLICE_28 ( .D1(\spikeMove1.n14063 ), 
    .B1(\spikeMove1.rollCount[6] ), .D0(\spikeMove1.int_rightMost_5__N_91 ), 
    .B0(\spikeMove1.rollCount[5] ), .CIN0(\spikeMove1.int_rightMost_5__N_91 ), 
    .CIN1(\spikeMove1.n14063 ), .F0(\int_rightMost[5] ), 
    .F1(\int_rightMost[6] ), .COUT0(\spikeMove1.n14063 ));
  spikeMove1_SLICE_29 \spikeMove1.SLICE_29 ( .D1(\spikeMove1.n14060 ), 
    .C1(VCC_net), .B1(\spikeMove1.rollCount[4] ), 
    .D0(\spikeMove1.int_rightMost_3__N_99 ), .B0(\spikeMove1.rollCount[3] ), 
    .CIN0(\spikeMove1.int_rightMost_3__N_99 ), .CIN1(\spikeMove1.n14060 ), 
    .F0(\int_rightMost[3] ), .F1(\int_rightMost[4] ), 
    .COUT1(\spikeMove1.int_rightMost_5__N_91 ), .COUT0(\spikeMove1.n14060 ));
  spikeMove1_SLICE_30 \spikeMove1.SLICE_30 ( .D1(\spikeMove1.n14057 ), 
    .B1(\spikeMove1.rollCount[2] ), .D0(\spikeMove1.int_rightMost_1__N_107 ), 
    .C0(VCC_net), .B0(\spikeMove1.rollCount[1] ), 
    .CIN0(\spikeMove1.int_rightMost_1__N_107 ), .CIN1(\spikeMove1.n14057 ), 
    .F0(\int_rightMost[1] ), .F1(\int_rightMost[2] ), 
    .COUT1(\spikeMove1.int_rightMost_3__N_99 ), .COUT0(\spikeMove1.n14057 ));
  spikeMove1_SLICE_31 \spikeMove1.SLICE_31 ( 
    .DI1(\spikeMove1.rollCount_6__N_78[0] ), .D1(\spikeMove1.n14093 ), 
    .C1(\spikeMove1.rollCount[0] ), .B1(\spikeMove1.rollClk_N_149 ), 
    .CLK(frame2Clk), .CIN1(\spikeMove1.n14093 ), 
    .Q1(\spikeMove1.rollCount[0] ), .F1(\spikeMove1.rollCount_6__N_78[0] ), 
    .COUT1(\spikeMove1.n11695 ), .COUT0(\spikeMove1.n14093 ));
  vga_1_SLICE_32 \vga_1.SLICE_32 ( .DI0(\vga_1.col_9__N_22[9] ), 
    .D1(\vga_1.n14174 ), .D0(\vga_1.n11692 ), .C0(\col[9] ), .LSR(col_0__N_41), 
    .CLK(vga_clk), .CIN0(\vga_1.n11692 ), .CIN1(\vga_1.n14174 ), .Q0(\col[9] ), 
    .F0(\vga_1.col_9__N_22[9] ), .COUT0(\vga_1.n14174 ));
  vga_1_SLICE_33 \vga_1.SLICE_33 ( .DI1(\vga_1.row_9__N_2[4] ), 
    .DI0(\vga_1.row_9__N_2[3] ), .D1(\vga_1.n14180 ), .B1(\row[4] ), 
    .D0(\vga_1.n11658 ), .B0(\row[3] ), .CE(row_0__N_21), .LSR(frameClk), 
    .CLK(vga_clk), .CIN0(\vga_1.n11658 ), .CIN1(\vga_1.n14180 ), .Q0(\row[3] ), 
    .Q1(\row[4] ), .F0(\vga_1.row_9__N_2[3] ), .F1(\vga_1.row_9__N_2[4] ), 
    .COUT1(\vga_1.n11660 ), .COUT0(\vga_1.n14180 ));
  vga_1_SLICE_34 \vga_1.SLICE_34 ( .DI1(\vga_1.col_9__N_22[8] ), 
    .DI0(\vga_1.col_9__N_22[7] ), .D1(\vga_1.n14171 ), .C1(\col[8] ), 
    .D0(\vga_1.n11690 ), .C0(\col[7] ), .LSR(col_0__N_41), .CLK(vga_clk), 
    .CIN0(\vga_1.n11690 ), .CIN1(\vga_1.n14171 ), .Q0(\col[7] ), .Q1(\col[8] ), 
    .F0(\vga_1.col_9__N_22[7] ), .F1(\vga_1.col_9__N_22[8] ), 
    .COUT1(\vga_1.n11692 ), .COUT0(\vga_1.n14171 ));
  vga_1_SLICE_35 \vga_1.SLICE_35 ( .DI1(\vga_1.row_9__N_2[2] ), 
    .DI0(\vga_1.row_9__N_2[1] ), .D1(\vga_1.n14177 ), .B1(\row[2] ), 
    .D0(\vga_1.n11656 ), .B0(\row[1] ), .CE(row_0__N_21), .LSR(frameClk), 
    .CLK(vga_clk), .CIN0(\vga_1.n11656 ), .CIN1(\vga_1.n14177 ), .Q0(\row[1] ), 
    .Q1(\row[2] ), .F0(\vga_1.row_9__N_2[1] ), .F1(\vga_1.row_9__N_2[2] ), 
    .COUT1(\vga_1.n11658 ), .COUT0(\vga_1.n14177 ));
  vga_1_SLICE_36 \vga_1.SLICE_36 ( .DI0(\vga_1.row_9__N_2[9] ), 
    .D1(\vga_1.n14189 ), .D0(\vga_1.n11664 ), .B0(\row[9] ), .CE(row_0__N_21), 
    .LSR(frameClk), .CLK(vga_clk), .CIN0(\vga_1.n11664 ), 
    .CIN1(\vga_1.n14189 ), .Q0(\row[9] ), .F0(\vga_1.row_9__N_2[9] ), 
    .COUT0(\vga_1.n14189 ));
  vga_1_SLICE_37 \vga_1.SLICE_37 ( .DI1(\vga_1.row_9__N_2[8] ), 
    .DI0(\vga_1.row_9__N_2[7] ), .D1(\vga_1.n14186 ), .B1(\row[8] ), 
    .D0(\vga_1.n11662 ), .B0(\row[7] ), .CE(row_0__N_21), .LSR(frameClk), 
    .CLK(vga_clk), .CIN0(\vga_1.n11662 ), .CIN1(\vga_1.n14186 ), .Q0(\row[7] ), 
    .Q1(\row[8] ), .F0(\vga_1.row_9__N_2[7] ), .F1(\vga_1.row_9__N_2[8] ), 
    .COUT1(\vga_1.n11664 ), .COUT0(\vga_1.n14186 ));
  vga_1_SLICE_38 \vga_1.SLICE_38 ( .DI1(\vga_1.col_9__N_22[6] ), 
    .DI0(\vga_1.col_9__N_22[5] ), .D1(\vga_1.n14168 ), .C1(\col[6] ), 
    .D0(\vga_1.n11688 ), .C0(\col[5] ), .LSR(col_0__N_41), .CLK(vga_clk), 
    .CIN0(\vga_1.n11688 ), .CIN1(\vga_1.n14168 ), .Q0(\col[5] ), .Q1(\col[6] ), 
    .F0(\vga_1.col_9__N_22[5] ), .F1(\vga_1.col_9__N_22[6] ), 
    .COUT1(\vga_1.n11690 ), .COUT0(\vga_1.n14168 ));
  vga_1_SLICE_39 \vga_1.SLICE_39 ( .DI1(\vga_1.col_9__N_22[4] ), 
    .DI0(\vga_1.col_9__N_22[3] ), .D1(\vga_1.n14165 ), .C1(\col[4] ), 
    .D0(\vga_1.n11686 ), .C0(\col[3] ), .LSR(col_0__N_41), .CLK(vga_clk), 
    .CIN0(\vga_1.n11686 ), .CIN1(\vga_1.n14165 ), .Q0(\col[3] ), .Q1(\col[4] ), 
    .F0(\vga_1.col_9__N_22[3] ), .F1(\vga_1.col_9__N_22[4] ), 
    .COUT1(\vga_1.n11688 ), .COUT0(\vga_1.n14165 ));
  vga_1_SLICE_40 \vga_1.SLICE_40 ( .DI1(\vga_1.col_9__N_22[2] ), 
    .DI0(\vga_1.col_9__N_22[1] ), .D1(\vga_1.n14162 ), .C1(\col[2] ), 
    .D0(\vga_1.n11684 ), .C0(\col[1] ), .LSR(col_0__N_41), .CLK(vga_clk), 
    .CIN0(\vga_1.n11684 ), .CIN1(\vga_1.n14162 ), .Q0(\col[1] ), .Q1(\col[2] ), 
    .F0(\vga_1.col_9__N_22[1] ), .F1(\vga_1.col_9__N_22[2] ), 
    .COUT1(\vga_1.n11686 ), .COUT0(\vga_1.n14162 ));
  vga_1_SLICE_41 \vga_1.SLICE_41 ( .DI1(\vga_1.row_9__N_2[0] ), 
    .D1(\vga_1.n14084 ), .C1(VCC_net), .B1(\row[0] ), .CE(row_0__N_21), 
    .LSR(frameClk), .CLK(vga_clk), .CIN1(\vga_1.n14084 ), .Q1(\row[0] ), 
    .F1(\vga_1.row_9__N_2[0] ), .COUT1(\vga_1.n11656 ), .COUT0(\vga_1.n14084 ));
  vga_1_SLICE_42 \vga_1.SLICE_42 ( .DI1(\vga_1.col_9__N_22[0] ), 
    .D1(\vga_1.n14090 ), .C1(\col[0] ), .B1(VCC_net), .LSR(col_0__N_41), 
    .CLK(vga_clk), .CIN1(\vga_1.n14090 ), .Q1(\col[0] ), 
    .F1(\vga_1.col_9__N_22[0] ), .COUT1(\vga_1.n11684 ), 
    .COUT0(\vga_1.n14090 ));
  vga_1_SLICE_43 \vga_1.SLICE_43 ( .DI1(\vga_1.row_9__N_2[6] ), 
    .DI0(\vga_1.row_9__N_2[5] ), .D1(\vga_1.n14183 ), .B1(\row[6] ), 
    .D0(\vga_1.n11660 ), .B0(\row[5] ), .CE(row_0__N_21), .LSR(frameClk), 
    .CLK(vga_clk), .CIN0(\vga_1.n11660 ), .CIN1(\vga_1.n14183 ), .Q0(\row[5] ), 
    .Q1(\row[6] ), .F0(\vga_1.row_9__N_2[5] ), .F1(\vga_1.row_9__N_2[6] ), 
    .COUT1(\vga_1.n11662 ), .COUT0(\vga_1.n14183 ));
  controller1_SLICE_44 \controller1.SLICE_44 ( 
    .DI1(\controller1.intermediate[5].sig_001.FeedThruLUT ), 
    .DI0(\controller1.intermediate[6].sig_000.FeedThruLUT ), 
    .D1(\controller1.intermediate[5] ), .D0(\controller1.intermediate[6] ), 
    .CLK(controlClk_c), .Q0(\controller1.intermediate[7] ), 
    .Q1(\controller1.intermediate[6] ), 
    .F0(\controller1.intermediate[6].sig_000.FeedThruLUT ), 
    .F1(\controller1.intermediate[5].sig_001.FeedThruLUT ));
  controller1_SLICE_46 \controller1.SLICE_46 ( 
    .DI1(\controller1.intermediate[3].sig_003.FeedThruLUT ), 
    .DI0(\controller1.intermediate[4].sig_002.FeedThruLUT ), 
    .C1(\controller1.intermediate[3] ), .D0(\controller1.intermediate[4] ), 
    .CLK(controlClk_c), .Q0(\controller1.intermediate[5] ), 
    .Q1(\controller1.intermediate[4] ), 
    .F0(\controller1.intermediate[4].sig_002.FeedThruLUT ), 
    .F1(\controller1.intermediate[3].sig_003.FeedThruLUT ));
  controller1_SLICE_48 \controller1.SLICE_48 ( 
    .DI1(\controller1.intermediate[1].sig_005.FeedThruLUT ), 
    .DI0(\controller1.intermediate[2].sig_004.FeedThruLUT ), 
    .D1(\controller1.intermediate[1] ), .D0(\controller1.intermediate[2] ), 
    .CLK(controlClk_c), .Q0(\controller1.intermediate[3] ), 
    .Q1(\controller1.intermediate[2] ), 
    .F0(\controller1.intermediate[2].sig_004.FeedThruLUT ), 
    .F1(\controller1.intermediate[1].sig_005.FeedThruLUT ));
  controller1_SLICE_50 \controller1.SLICE_50 ( 
    .DI1(\controller1.intermediate_0__N_1 ), 
    .DI0(\controller1.intermediate[0].sig_006.FeedThruLUT ), 
    .D1(controllerIn_c), .D0(\controller1.intermediate[0] ), 
    .CLK(controlClk_c), .Q0(\controller1.intermediate[1] ), 
    .Q1(\controller1.intermediate[0] ), 
    .F0(\controller1.intermediate[0].sig_006.FeedThruLUT ), 
    .F1(\controller1.intermediate_0__N_1 ));
  jump1_SLICE_52 \jump1.SLICE_52 ( .DI1(\jump1.cube_bot_5__N_50 ), 
    .DI0(\jump1.cube_bot_4__N_52 ), .D1(\jump1.cube_bot_9__N_42[3] ), 
    .C1(\jump1.n4919 ), .B1(\jump1.lastPosition_4__N_119 ), .A1(n4910), 
    .D0(n4910), .C0(\jump1.lastPosition_4__N_119 ), .B0(\jump1.n4919 ), 
    .A0(\jump1.cube_bot_9__N_42[2] ), .LSR(cube_bot_4__N_53), 
    .CLK(\jump1.slowClk ), .Q0(\cube_bot[4] ), .Q1(\cube_bot[5] ), 
    .F0(\jump1.cube_bot_4__N_52 ), .F1(\jump1.cube_bot_5__N_50 ));
  SLICE_55 SLICE_55( .DI1(\cube_bot[0].sig_013.FeedThruLUT ), 
    .DI0(\cube_bot[1].sig_007.FeedThruLUT ), .C1(\cube_bot[0] ), 
    .C0(\cube_bot[1] ), .LSR(\jump1.lastPosition_0__N_123 ), 
    .CLK(\jump1.slowClk ), .Q0(\jump1.lastPosition[1] ), 
    .Q1(\jump1.lastPosition[0] ), .F0(\cube_bot[1].sig_007.FeedThruLUT ), 
    .F1(\cube_bot[0].sig_013.FeedThruLUT ));
  SLICE_56 SLICE_56( .DI1(\cube_bot[3].sig_009.FeedThruLUT ), 
    .DI0(\cube_bot[2].sig_008.FeedThruLUT ), .D1(\cube_bot[3] ), 
    .D0(\cube_bot[2] ), .LSR(\jump1.lastPosition_0__N_123 ), 
    .CLK(\jump1.slowClk ), .Q0(\jump1.lastPosition[2] ), 
    .Q1(\jump1.lastPosition[3] ), .F0(\cube_bot[2].sig_008.FeedThruLUT ), 
    .F1(\cube_bot[3].sig_009.FeedThruLUT ));
  jump1_SLICE_58 \jump1.SLICE_58 ( .DI1(\jump1.lastPosition_6__N_114[5] ), 
    .DI0(\jump1.lastPosition_6__N_114[4] ), .D1(\jump1.n80 ), 
    .C1(\jump1.n4919 ), .B1(\jump1.n3444[7] ), .A1(\cube_bot[5] ), 
    .D0(\jump1.n4919 ), .C0(\jump1.n80 ), .B0(\cube_bot[4] ), 
    .A0(\jump1.n3444[7] ), .LSR(\jump1.lastPosition_4__N_119 ), 
    .CLK(\jump1.slowClk ), .Q0(\jump1.lastPosition[4] ), 
    .Q1(\jump1.lastPosition[5] ), .F0(\jump1.lastPosition_6__N_114[4] ), 
    .F1(\jump1.lastPosition_6__N_114[5] ));
  SLICE_61 SLICE_61( .DI1(\cube_bot[8].sig_011.FeedThruLUT ), 
    .DI0(\cube_bot[7].sig_010.FeedThruLUT ), .D1(\cube_bot[8] ), 
    .D0(\cube_bot[7] ), .LSR(\jump1.lastPosition_0__N_123 ), 
    .CLK(\jump1.slowClk ), .Q0(\jump1.lastPosition[7] ), 
    .Q1(\jump1.lastPosition[8] ), .F0(\cube_bot[7].sig_010.FeedThruLUT ), 
    .F1(\cube_bot[8].sig_011.FeedThruLUT ));
  SLICE_65 SLICE_65( .DI1(cube_bot_1__N_58), .DI0(cube_bot_0__N_59), 
    .D1(n4910), .C1(n3200), .B1(\cube_bot[1] ), .A1(cube_bot_4__N_53), 
    .D0(cube_bot_4__N_53), .C0(n4910), .B0(n3200), .A0(\cube_bot[0] ), 
    .CLK(\jump1.slowClk ), .Q0(\cube_bot[0] ), .Q1(\cube_bot[1] ), 
    .F0(cube_bot_0__N_59), .F1(cube_bot_1__N_58));
  cube_gen1_backgroundROM1_SLICE_67 \cube_gen1.backgroundROM1.SLICE_67 ( 
    .DI1(\cube_gen1.backgroundROM1.background_0__N_75 ), 
    .DI0(\cube_gen1.backgroundROM1.background_1__N_74 ), 
    .D1(\cube_gen1.backgroundROM1.n13665 ), 
    .C1(\cube_gen1.backgroundROM1.n12657 ), 
    .B1(\cube_gen1.backgroundROM1.n8361 ), .A1(\row[8] ), .D0(\row[8] ), 
    .C0(\cube_gen1.backgroundROM1.n13232 ), 
    .B0(\cube_gen1.backgroundROM1.n13671 ), 
    .A0(\cube_gen1.backgroundROM1.n8305 ), .CLK(vga_clk), 
    .Q0(\cube_gen1.background[1] ), .Q1(\cube_gen1.background[0] ), 
    .F0(\cube_gen1.backgroundROM1.background_1__N_74 ), 
    .F1(\cube_gen1.backgroundROM1.background_0__N_75 ));
  spikeMove1_SLICE_69 \spikeMove1.SLICE_69 ( 
    .DI1(\spikeMove1.spikeInterval_4__N_60[4] ), 
    .DI0(\spikeMove1.rollClk_N_149$n0 ), .D1(\spikeMove1.n11638 ), 
    .C1(\spikeInterval[3] ), .B1(\spikeInterval[4] ), .D0(\spikeMove1.n6 ), 
    .C0(\spikeInterval[0] ), .B0(\spikeInterval[1] ), .A0(\spikeInterval[4] ), 
    .CLK(frame2Clk), .Q0(rollClk), .Q1(\spikeInterval[4] ), 
    .F0(\spikeMove1.rollClk_N_149$n0 ), 
    .F1(\spikeMove1.spikeInterval_4__N_60[4] ));
  spikeMove1_SLICE_71 \spikeMove1.SLICE_71 ( 
    .DI1(\spikeMove1.spikeInterval_4__N_60[2] ), 
    .DI0(\spikeMove1.spikeInterval_4__N_60[3] ), .D1(\spikeInterval[0] ), 
    .C1(\spikeInterval[1] ), .B1(\spikeInterval[2] ), .D0(\spikeInterval[3] ), 
    .C0(\spikeInterval[0] ), .B0(\spikeInterval[1] ), .A0(\spikeInterval[2] ), 
    .CLK(frame2Clk), .Q0(\spikeInterval[3] ), .Q1(\spikeInterval[2] ), 
    .F0(\spikeMove1.spikeInterval_4__N_60[3] ), 
    .F1(\spikeMove1.spikeInterval_4__N_60[2] ));
  spikeMove1_SLICE_73 \spikeMove1.SLICE_73 ( 
    .DI1(\spikeMove1.spikeInterval_4__N_60[0] ), 
    .DI0(\spikeMove1.spikeInterval_1__N_63[1] ), .D1(\spikeInterval[0] ), 
    .D0(\spikeInterval[1] ), .C0(\spikeInterval[0] ), .CLK(frame2Clk), 
    .Q0(\spikeInterval[1] ), .Q1(\spikeInterval[0] ), 
    .F0(\spikeMove1.spikeInterval_1__N_63[1] ), 
    .F1(\spikeMove1.spikeInterval_4__N_60[0] ));
  SLICE_75 SLICE_75( .D1(n10567), .C1(n13085), .B1(\col[8] ), 
    .A1(\spikeInterval[4] ), .D0(\spikeInterval[4] ), .C0(n13055), 
    .B0(\col[7] ), .A0(n10567), .F0(n13085), .F1(n13087));
  SLICE_77 SLICE_77( .D1(n10457), .C1(n12), .B1(\col[9] ), .A1(\col[7] ), 
    .D0(n10567), .C0(n10), .B0(\spikeInterval[4] ), .A0(\col[5] ), .F0(n12), 
    .F1(n1153));
  cube_gen1_SLICE_78 \cube_gen1.SLICE_78 ( .D1(\col[4] ), 
    .C1(\cube_gen1.n8_adj_169 ), .B1(\spikeInterval[4] ), .A1(n10567), 
    .D0(\cube_gen1.n10276 ), .C0(\cube_gen1.n6_adj_162 ), .B0(\col[3] ), 
    .A0(\spikeInterval[3] ), .F0(\cube_gen1.n8_adj_169 ), .F1(n10));
  cube_gen1_backgroundROM1_SLICE_79 \cube_gen1.backgroundROM1.SLICE_79 ( 
    .D1(\cube_gen1.backgroundROM1.n8380 ), 
    .C1(\cube_gen1.backgroundROM1.n27131 ), .B1(n10595), .A1(\row[5] ), 
    .D0(\cube_gen1.backgroundROM1.n13268 ), .C0(\cube_gen1.n13270 ), 
    .B0(\col[9] ), .A0(n6), .F0(\cube_gen1.backgroundROM1.n27131 ), 
    .F1(\cube_gen1.backgroundROM1.n28669 ));
  cube_gen1_backgroundROM1_SLICE_80 \cube_gen1.backgroundROM1.SLICE_80 ( 
    .D1(\cube_gen1.backgroundROM1.n12611 ), 
    .C1(\cube_gen1.backgroundROM1.n32765 ), .B1(\row[7] ), .A1(\row[8] ), 
    .D0(\row[6] ), .C0(\cube_gen1.backgroundROM1.n28669 ), .B0(\row[5] ), 
    .A0(n10595), .F0(\cube_gen1.backgroundROM1.n32765 ), 
    .F1(\cube_gen1.backgroundROM1.n13665 ));
  controller1_SLICE_81 \controller1.SLICE_81 ( .D1(\jump1.n4_adj_200 ), 
    .C1(\controllerResult[7] ), .B1(\cube_bot[8] ), 
    .A1(\jump1.lastPosition_4__N_119 ), .D0(\controllerResult[7] ), 
    .C0(\controller1.intermediate[7] ), .B0(controlLatch_c), 
    .F0(\controllerResult[7] ), .F1(n4910));
  jump1_SLICE_82 \jump1.SLICE_82 ( .C1(\jump1.lastPosition_4__N_119 ), 
    .A1(\controllerResult[7] ), .D0(\jump1.n8197 ), .C0(\jump1.n12095 ), 
    .B0(\cube_bot[9] ), .A0(\cube_bot[8] ), .F0(\jump1.lastPosition_4__N_119 ), 
    .F1(cube_bot_4__N_53));
  SLICE_83 SLICE_83( .D1(\col[9] ), .C1(n16), .B1(\col[8] ), .A1(n1223), 
    .D0(n13085), .C0(n10), .B0(n1223), .F0(n16), .F1(n614));
  jump1_SLICE_86 \jump1.SLICE_86 ( .D1(\jump1.lastPosition_4__N_119 ), 
    .C1(\jump1.n4_adj_200 ), .B1(\cube_bot[8] ), .D0(\jump1.n4_adj_199 ), 
    .C0(\jump1.n48 ), .B0(\cube_bot[9] ), .A0(\cube_bot[5] ), 
    .F0(\jump1.n4_adj_200 ), .F1(\jump1.cube_bot_2__N_57 ));
  cube_gen1_SLICE_87 \cube_gen1.SLICE_87 ( .D1(\cube_gen1.n77 ), 
    .C1(\cube_gen1.n1312 ), .B1(\cube_gen1.n10325 ), .A1(\cube_gen1.n10311 ), 
    .D0(rgb_c_0_N_143), .C0(n1307), .B0(n1230), .A0(\spikeArr[16] ), 
    .F0(\cube_gen1.n1312 ), .F1(\cube_gen1.n5 ));
  cube_gen1_SLICE_88 \cube_gen1.SLICE_88 ( .D1(\cube_gen1.n1005 ), 
    .C1(\cube_gen1.n1081 ), .A1(\cube_gen1.n77 ), .D0(n999), .C0(n1076), 
    .B0(\spikeArr[13] ), .A0(rgb_c_0_N_143), .F0(\cube_gen1.n1081 ), 
    .F1(\cube_gen1.n10325 ));
  cube_gen1_SLICE_89 \cube_gen1.SLICE_89 ( .D1(\cube_gen1.n1389 ), 
    .C1(\cube_gen1.n12820 ), .B1(\cube_gen1.n1312 ), .A1(\cube_gen1.n77 ), 
    .D0(\cube_gen1.n10339 ), .C0(\cube_gen1.n10325 ), .B0(\cube_gen1.n77 ), 
    .A0(\cube_gen1.n12075 ), .F0(\cube_gen1.n12820 ), .F1(\cube_gen1.n12821 ));
  cube_gen1_SLICE_91 \cube_gen1.SLICE_91 ( .D1(\cube_gen1.n10339 ), 
    .C1(\cube_gen1.n8132 ), .B1(\cube_gen1.n5 ), .A1(\cube_gen1.n12818 ), 
    .D0(\cube_gen1.n12818 ), .C0(\cube_gen1.n1159 ), .B0(\cube_gen1.n10325 ), 
    .A0(\cube_gen1.n10311 ), .F0(\cube_gen1.n8132 ), 
    .F1(\cube_gen1.n9_adj_164 ));
  cube_gen1_SLICE_93 \cube_gen1.SLICE_93 ( .D1(\cube_bot[6] ), 
    .C1(\cube_gen1.n12_adj_175 ), .B1(\cube_bot[5] ), .A1(\row[6] ), 
    .D0(\row[5] ), .C0(\cube_gen1.n10_adj_174 ), .A0(\cube_bot[5] ), 
    .F0(\cube_gen1.n12_adj_175 ), .F1(\cube_gen1.n14_adj_176 ));
  cube_gen1_SLICE_95 \cube_gen1.SLICE_95 ( .D1(\row[1] ), .C1(\row[0] ), 
    .B1(\row[3] ), .A1(\row[2] ), .D0(\row[0] ), .C0(\row[1] ), .B0(\row[2] ), 
    .A0(\row[3] ), .F0(\cube_gen1.n13081 ), .F1(n4_adj_214));
  cube_gen1_SLICE_96 \cube_gen1.SLICE_96 ( .D1(\row[3] ), 
    .C1(\cube_gen1.n12_adj_182 ), .B1(\row[4] ), .A1(\cube_gen1.n13081 ), 
    .D0(\row[1] ), .C0(\row[2] ), .F0(\cube_gen1.n12_adj_182 ), 
    .F1(\cube_gen1.n14_adj_183 ));
  cube_gen1_SLICE_97 \cube_gen1.SLICE_97 ( .D1(\cube_gen1.rgb_c_1_N_140 ), 
    .C1(\cube_gen1.rgb_c_2_N_136 ), .B1(rgb_c_0_N_143), 
    .A1(\cube_gen1.rgb_c_1_N_137 ), .D0(VSYNC_c_N_127), .C0(rgb_c_0_N_143), 
    .B0(\cube_gen1.n8234 ), .A0(\cube_gen1.n14_adj_183 ), 
    .F0(\cube_gen1.rgb_c_2_N_136 ), .F1(rgb_c_3));
  cube_gen1_SLICE_99 \cube_gen1.SLICE_99 ( .D1(\cube_gen1.background[0] ), 
    .C1(\cube_gen1.n10255 ), .B1(rgb_c_0_N_143), .A1(\cube_gen1.n13252 ), 
    .D0(\cube_gen1.n10601 ), .C0(\cube_gen1.n12070 ), .F0(\cube_gen1.n10255 ), 
    .F1(\cube_gen1.rgb_c_0_N_141[0] ));
  cube_gen1_SLICE_100 \cube_gen1.SLICE_100 ( .D0(\cube_gen1.rgb_c_0_N_142 ), 
    .C0(\cube_gen1.rgb_c_0_N_141[0] ), .B0(\cube_gen1.rgb_c_0_N_144 ), 
    .A0(rgb_c_0_N_143), .F0(rgb_c_0));
  cube_gen1_SLICE_101 \cube_gen1.SLICE_101 ( .D1(\cube_gen1.n12076 ), 
    .C1(\cube_gen1.n4_adj_156 ), .B1(\cube_gen1.n10653 ), 
    .A1(\cube_gen1.n3709 ), .D0(\cube_gen1.n1005 ), .C0(\cube_gen1.n12075 ), 
    .B0(\cube_gen1.n77 ), .F0(\cube_gen1.n4_adj_156 ), .F1(\cube_gen1.n12070 ));
  cube_gen1_SLICE_102 \cube_gen1.SLICE_102 ( .D1(rgb_c_5), 
    .C1(\cube_gen1.rgb_c_2_N_134 ), .B1(\cube_gen1.rgb_c_2_N_136 ), 
    .D0(\cube_gen1.n3709 ), .C0(\cube_gen1.n8099 ), .B0(\cube_gen1.n10601 ), 
    .A0(\cube_gen1.n12070 ), .F0(\cube_gen1.rgb_c_2_N_134 ), .F1(rgb_c_4));
  cube_gen1_SLICE_103 \cube_gen1.SLICE_103 ( .D1(n768), 
    .C1(\cube_gen1.n4_adj_186 ), .B1(n691), .A1(\spikeArr[9] ), 
    .D0(\spikeArr[10] ), .C0(n845), .A0(n768), .F0(\cube_gen1.n4_adj_186 ), 
    .F1(\cube_gen1.n10429 ));
  cube_gen1_backgroundROM1_SLICE_105 \cube_gen1.backgroundROM1.SLICE_105 ( 
    .D1(\cube_gen1.backgroundROM1.n8327 ), 
    .C1(\cube_gen1.backgroundROM1.n13662 ), .B1(\row[6] ), 
    .D0(\cube_gen1.backgroundROM1.n23034 ), 
    .C0(\cube_gen1.backgroundROM1.n8332 ), 
    .B0(\cube_gen1.backgroundROM1.n13659 ), .A0(\row[5] ), 
    .F0(\cube_gen1.backgroundROM1.n13662 ), 
    .F1(\cube_gen1.backgroundROM1.n24574 ));
  cube_gen1_backgroundROM1_SLICE_106 \cube_gen1.backgroundROM1.SLICE_106 ( 
    .D1(\cube_gen1.backgroundROM1.n24956 ), 
    .C1(\cube_gen1.backgroundROM1.n8338 ), .B1(\col[9] ), .A1(\row[5] ), 
    .D0(\cube_gen1.backgroundROM1.n8342 ), 
    .C0(\cube_gen1.backgroundROM1.n13281 ), 
    .B0(\cube_gen1.backgroundROM1.n23034 ), .A0(n6), 
    .F0(\cube_gen1.backgroundROM1.n8338 ), 
    .F1(\cube_gen1.backgroundROM1.n13659 ));
  cube_gen1_backgroundROM1_SLICE_107 \cube_gen1.backgroundROM1.SLICE_107 ( 
    .D1(\col[7] ), .C1(\col[5] ), .B1(\col[8] ), .A1(\col[6] ), .D0(\col[5] ), 
    .C0(\col[7] ), .B0(\col[6] ), .F0(\cube_gen1.backgroundROM1.n10589 ), 
    .F1(n28664));
  cube_gen1_backgroundROM1_SLICE_108 \cube_gen1.backgroundROM1.SLICE_108 ( 
    .D1(\cube_gen1.backgroundROM1.n9468 ), 
    .C1(\cube_gen1.backgroundROM1.n8058 ), .B1(\col[9] ), 
    .D0(\cube_gen1.backgroundROM1.n10589 ), 
    .C0(\cube_gen1.backgroundROM1.n20250 ), .B0(\col[7] ), .A0(\col[8] ), 
    .F0(\cube_gen1.backgroundROM1.n8058 ), 
    .F1(\cube_gen1.backgroundROM1.n13242 ));
  cube_gen1_backgroundROM1_SLICE_109 \cube_gen1.backgroundROM1.SLICE_109 ( 
    .D1(\cube_gen1.backgroundROM1.n15193 ), 
    .C1(\cube_gen1.backgroundROM1.n829 ), .B1(\col[8] ), .A1(\col[7] ), 
    .D0(\cube_gen1.backgroundROM1.n10422 ), 
    .C0(\cube_gen1.backgroundROM1.n20250 ), .B0(\col[7] ), 
    .F0(\cube_gen1.backgroundROM1.n829 ), 
    .F1(\cube_gen1.backgroundROM1.n15226 ));
  cube_gen1_backgroundROM1_SLICE_111 \cube_gen1.backgroundROM1.SLICE_111 ( 
    .D1(\cube_gen1.backgroundROM1.n10589 ), 
    .C1(\cube_gen1.backgroundROM1.n11131 ), .B1(\col[8] ), 
    .A1(\cube_gen1.backgroundROM1.n8342 ), 
    .D0(\cube_gen1.backgroundROM1.n12923 ), .C0(\col[8] ), 
    .B0(\cube_gen1.backgroundROM1.n829 ), 
    .F0(\cube_gen1.backgroundROM1.n11131 ), 
    .F1(\cube_gen1.backgroundROM1.n8332 ));
  cube_gen1_backgroundROM1_SLICE_113 \cube_gen1.backgroundROM1.SLICE_113 ( 
    .D1(\cube_gen1.backgroundROM1.n13264 ), 
    .C1(\cube_gen1.backgroundROM1.n23067 ), .B1(\col[7] ), .A1(\col[6] ), 
    .D0(\col[6] ), .C0(\col[4] ), .B0(\col[5] ), .A0(n336), 
    .F0(\cube_gen1.backgroundROM1.n23067 ), 
    .F1(\cube_gen1.backgroundROM1.n24892 ));
  cube_gen1_backgroundROM1_SLICE_115 \cube_gen1.backgroundROM1.SLICE_115 ( 
    .D0(\cube_gen1.backgroundROM1.n13243 ), 
    .C0(\cube_gen1.backgroundROM1.n13242 ), 
    .B0(\cube_gen1.backgroundROM1.n13641 ), .A0(\row[5] ), 
    .F0(\cube_gen1.backgroundROM1.n13644 ));
  cube_gen1_backgroundROM1_SLICE_116 \cube_gen1.backgroundROM1.SLICE_116 ( 
    .D1(\cube_gen1.backgroundROM1.n13237 ), 
    .C1(\cube_gen1.backgroundROM1.n13236 ), .B1(\row[4] ), .A1(\row[5] ), 
    .D0(\cube_gen1.backgroundROM1.n11131 ), .C0(n6), 
    .B0(\cube_gen1.backgroundROM1.n15193 ), .A0(\col[9] ), 
    .F0(\cube_gen1.backgroundROM1.n13236 ), 
    .F1(\cube_gen1.backgroundROM1.n13641 ));
  cube_gen1_backgroundROM1_SLICE_117 \cube_gen1.backgroundROM1.SLICE_117 ( 
    .D1(\cube_gen1.backgroundROM1.n8342 ), 
    .C1(\cube_gen1.backgroundROM1.n13653 ), 
    .B1(\cube_gen1.backgroundROM1.n11131 ), 
    .A1(\cube_gen1.backgroundROM1.n9468 ), 
    .D0(\cube_gen1.backgroundROM1.n16121 ), 
    .C0(\cube_gen1.backgroundROM1.n15226 ), .B0(\col[9] ), 
    .A0(\cube_gen1.backgroundROM1.n8342 ), 
    .F0(\cube_gen1.backgroundROM1.n13653 ), 
    .F1(\cube_gen1.backgroundROM1.n13656 ));
  cube_gen1_backgroundROM1_SLICE_119 \cube_gen1.backgroundROM1.SLICE_119 ( 
    .D1(\cube_gen1.backgroundROM1.n8344 ), 
    .C1(\cube_gen1.backgroundROM1.n27771 ), .B1(n28664), .A1(\col[9] ), 
    .D0(\cube_gen1.backgroundROM1.n19338 ), .C0(\col[7] ), .B0(\col[6] ), 
    .A0(\col[8] ), .F0(\cube_gen1.backgroundROM1.n27771 ), 
    .F1(\cube_gen1.backgroundROM1.n13647 ));
  cube_gen1_backgroundROM1_SLICE_120 \cube_gen1.backgroundROM1.SLICE_120 ( 
    .D1(\cube_gen1.backgroundROM1.n13647 ), 
    .C1(\cube_gen1.backgroundROM1.n13267 ), 
    .B1(\cube_gen1.backgroundROM1.n8344 ), 
    .A1(\cube_gen1.backgroundROM1.n24956 ), .D0(\col[5] ), .C0(\col[6] ), 
    .B0(n6), .A0(\cube_gen1.backgroundROM1.n340 ), 
    .F0(\cube_gen1.backgroundROM1.n13267 ), 
    .F1(\cube_gen1.backgroundROM1.n13650 ));
  cube_gen1_backgroundROM1_SLICE_121 \cube_gen1.backgroundROM1.SLICE_121 ( 
    .D1(\cube_gen1.backgroundROM1.n8344 ), 
    .C1(\cube_gen1.backgroundROM1.n19354 ), 
    .B1(\cube_gen1.backgroundROM1.n23034 ), .A1(n6), .D0(\col[6] ), 
    .C0(\cube_gen1.backgroundROM1.n19338 ), .B0(\col[5] ), 
    .F0(\cube_gen1.backgroundROM1.n19354 ), 
    .F1(\cube_gen1.backgroundROM1.n8326 ));
  cube_gen1_backgroundROM1_SLICE_122 \cube_gen1.backgroundROM1.SLICE_122 ( 
    .D1(\col[6] ), .C1(\cube_gen1.backgroundROM1.n19338 ), .D0(\col[3] ), 
    .C0(\col[4] ), .B0(\col[2] ), .A0(\col[5] ), 
    .F0(\cube_gen1.backgroundROM1.n19338 ), 
    .F1(\cube_gen1.backgroundROM1.n15193 ));
  vga_1_SLICE_123 \vga_1.SLICE_123 ( .D1(\row[9] ), 
    .C1(\vga_1.frameClk_N_147 ), .B1(\row[8] ), .A1(\row[3] ), .D0(\row[1] ), 
    .C0(n8102), .B0(\row[0] ), .F0(\vga_1.frameClk_N_147 ), .F1(frameClk));
  vga_1_SLICE_124 \vga_1.SLICE_124 ( .D1(\row[1] ), 
    .C1(\vga_1.frame2Clk_N_148 ), .B1(\row[8] ), .A1(frameClk), .D0(\row[0] ), 
    .C0(\row[3] ), .B0(\row[9] ), .A0(n8102), .F0(\vga_1.frame2Clk_N_148 ), 
    .F1(frame2Clk));
  SLICE_125 SLICE_125( .D1(\col[7] ), .C1(n14), .B1(\col[9] ), .A1(\col[8] ), 
    .D0(\col[6] ), .C0(n12), .F0(n14), .F1(n845));
  controller1_SLICE_127 \controller1.SLICE_127 ( 
    .D1(\controller1.slowCount[1] ), .C1(\controller1.controlClk_c_N_146 ), 
    .D0(\controller1.slowCount[4] ), .C0(\controller1.slowCount[5] ), 
    .B0(\controller1.slowCount[6] ), .A0(\controller1.slowCount[7] ), 
    .F0(\controller1.controlClk_c_N_146 ), 
    .F1(\controller1.controlLatch_c_N_145 ));
  SLICE_129 SLICE_129( .D1(frameClk), .C1(col_0__N_41), .D0(n336), 
    .C0(\vga_1.n11 ), .B0(n8237), .A0(\col[9] ), .F0(col_0__N_41), 
    .F1(row_0__N_21));
  SLICE_131 SLICE_131( .D1(\col[7] ), .C1(n14_adj_210), .B1(\col[9] ), 
    .A1(\col[8] ), .D0(\col[5] ), .C0(n1223), .B0(n10), .A0(\col[6] ), 
    .F0(n14_adj_210), .F1(n1076));
  cube_gen1_SLICE_132 \cube_gen1.SLICE_132 ( .D1(\spikeInterval[3] ), 
    .C1(\cube_gen1.n10276 ), .B1(\spikeInterval[4] ), .D0(\spikeInterval[0] ), 
    .C0(\spikeInterval[1] ), .B0(\spikeInterval[2] ), .F0(\cube_gen1.n10276 ), 
    .F1(n1223));
  cube_gen1_backgroundROM1_SLICE_134 \cube_gen1.backgroundROM1.SLICE_134 ( 
    .C0(\col[8] ), .A0(\col[6] ), .F0(n10457));
  SLICE_135 SLICE_135( .D1(rgb_c_0_N_143), .C1(n537), .A1(\cube_gen1.n77 ), 
    .D0(n3387), .C0(\col[7] ), .B0(\col[6] ), .A0(n12), .F0(n537), 
    .F1(\cube_gen1.n4_adj_185 ));
  SLICE_137 SLICE_137( .D1(\col[9] ), .C1(n14_adj_212), .B1(\col[8] ), 
    .A1(\col[7] ), .D0(n12), .C0(\col[6] ), .F0(n14_adj_212), .F1(n691));
  SLICE_138 SLICE_138( .D1(\cube_gen1.n8181 ), .C1(n999), .B1(\spikeArr[12] ), 
    .A1(n922), .D0(n14_adj_212), .C0(\col[7] ), .B0(\col[9] ), .A0(\col[8] ), 
    .F0(n999), .F1(\cube_gen1.n1005 ));
  cube_gen1_SLICE_140 \cube_gen1.SLICE_140 ( .D1(n691), .C1(n768), 
    .B1(\spikeArr[9] ), .D0(\col[7] ), .C0(\col[9] ), .B0(\col[8] ), 
    .A0(n14_adj_210), .F0(n768), .F1(\cube_gen1.n4_adj_187 ));
  SLICE_141 SLICE_141( .D1(\cube_gen1.backgroundROM1.n8326 ), 
    .C1(\cube_gen1.backgroundROM1.n11131 ), .A1(\col[9] ), .D0(\col[9] ), 
    .C0(\col[8] ), .F0(n3387), .F1(\cube_gen1.backgroundROM1.n8327 ));
  cube_gen1_SLICE_142 \cube_gen1.SLICE_142 ( .D1(\cube_gen1.n620 ), 
    .C1(\cube_gen1.n8184 ), .D0(n3387), .C0(\cube_gen1.n4_adj_185 ), 
    .B0(\spikeArr[6] ), .A0(n3392), .F0(\cube_gen1.n8184 ), 
    .F1(\cube_gen1.n10307 ));
  SLICE_145 SLICE_145( .D1(rgb_c_0_N_143), .C1(n1384), .B1(\spikeArr[17] ), 
    .A1(n1307), .D0(\col[7] ), .C0(\col[9] ), .B0(\col[8] ), .A0(n14_adj_210), 
    .F0(n1384), .F1(\cube_gen1.n1389 ));
  cube_gen1_SLICE_146 \cube_gen1.SLICE_146 ( .D1(rgb_c_0_N_143), .C1(n1461), 
    .B1(n1384), .A1(\spikeArr[18] ), .D0(\col[9] ), .C0(n6), .B0(\col[6] ), 
    .A0(n12), .F0(n1461), .F1(\cube_gen1.n1466 ));
  cube_gen1_backgroundROM1_SLICE_148 \cube_gen1.backgroundROM1.SLICE_148 ( 
    .D1(\col[9] ), .C1(n6), .B1(\col[6] ), .A1(n12), .D0(\col[7] ), 
    .C0(\col[8] ), .F0(n6), .F1(n1307));
  SLICE_149 SLICE_149( .D1(\vga_1.HSYNC_c_N_124 ), .C1(\col[9] ), 
    .B1(\col[7] ), .A1(\col[8] ), .D0(\col[8] ), .C0(\col[7] ), .B0(\col[9] ), 
    .A0(n14), .F0(n229), .F1(HSYNC_c));
  cube_gen1_SLICE_150 \cube_gen1.SLICE_150 ( .D1(\cube_gen1.n8182 ), 
    .C1(\cube_gen1.n8188 ), .D0(\cube_gen1.n8181 ), .C0(n306), .B0(n229), 
    .A0(\spikeArr[3] ), .F0(\cube_gen1.n8188 ), .F1(\cube_gen1.n10303 ));
  SLICE_151 SLICE_151( .D1(\spikeArr[2] ), .C1(n152), .B1(\cube_gen1.n8181 ), 
    .A1(n229), .D0(n14_adj_210), .C0(\col[9] ), .B0(\col[8] ), .A0(\col[7] ), 
    .F0(n152), .F1(\cube_gen1.n8182 ));
  cube_gen1_SLICE_152 \cube_gen1.SLICE_152 ( .D1(\cube_gen1.n8181 ), .C1(n76), 
    .B1(n152), .A1(\spikeArr[1] ), .D0(n6), .C0(\col[9] ), .B0(\col[6] ), 
    .A0(n12), .F0(n76), .F1(\cube_gen1.n8187 ));
  SLICE_153 SLICE_153( .D1(rgb_c_0_N_143), .C1(n1230), .B1(\spikeArr[15] ), 
    .A1(n1153), .D0(\col[9] ), .C0(n13087), .B0(n10), .A0(n1223), .F0(n1230), 
    .F1(\cube_gen1.n1235 ));
  SLICE_155 SLICE_155( .D0(\col[7] ), .B0(n14_adj_210), .F0(n3392));
  cube_gen1_SLICE_156 \cube_gen1.SLICE_156 ( .D1(n3389), .C1(\cube_gen1.n9 ), 
    .B1(n3392), .A1(\spikeArr[5] ), .D0(\col[9] ), .C0(rgb_c_0_N_143), 
    .B0(\col[8] ), .A0(\cube_gen1.n77 ), .F0(\cube_gen1.n9 ), 
    .F1(\cube_gen1.n8189 ));
  SLICE_157 SLICE_157( .D1(\col[5] ), .C1(n10567), .B1(\col[6] ), 
    .A1(\spikeInterval[4] ), .D0(\spikeInterval[0] ), .C0(\spikeInterval[1] ), 
    .B0(\spikeInterval[3] ), .A0(\spikeInterval[2] ), .F0(n10567), .F1(n13055));
  jump1_SLICE_159 \jump1.SLICE_159 ( .D1(\jump1.lastPosition[8] ), 
    .C1(\jump1.n16 ), .B1(\cube_bot[8] ), .D0(\jump1.lastPosition[7] ), 
    .C0(\jump1.n14 ), .B0(\cube_bot[7] ), .F0(\jump1.n16 ), .F1(\jump1.n18 ));
  jump1_SLICE_160 \jump1.SLICE_160 ( .D1(\jump1.n8197 ), .C1(\jump1.n65 ), 
    .B1(\jump1.n4997 ), .A1(\jump1.n12901 ), .D0(\jump1.lastPosition[9] ), 
    .C0(\jump1.n18 ), .A0(\cube_bot[9] ), .F0(\jump1.n65 ), 
    .F1(\jump1.n3444[7] ));
  jump1_SLICE_161 \jump1.SLICE_161 ( .D1(\jump1.lastPosition[8] ), 
    .C1(\jump1.n16_adj_190 ), .B1(\cube_bot[8] ), .D0(\jump1.lastPosition[7] ), 
    .C0(\jump1.n14_adj_192 ), .A0(\cube_bot[7] ), .F0(\jump1.n16_adj_190 ), 
    .F1(\jump1.n18_adj_191 ));
  jump1_SLICE_162 \jump1.SLICE_162 ( .D1(\jump1.n3444[7] ), .C1(\jump1.n80 ), 
    .B1(\jump1.lastPosition_4__N_119 ), .A1(\jump1.n4919 ), 
    .D0(\jump1.lastPosition[9] ), .C0(\jump1.n18_adj_191 ), .A0(\cube_bot[9] ), 
    .F0(\jump1.n80 ), .F1(\jump1.lastPosition_0__N_123 ));
  jump1_SLICE_164 \jump1.SLICE_164 ( .D1(\jump1.lastPosition[6] ), 
    .C1(\jump1.n12 ), .A1(\cube_bot[6] ), .D0(\jump1.lastPosition[5] ), 
    .C0(\jump1.n10 ), .B0(\cube_bot[5] ), .F0(\jump1.n12 ), .F1(\jump1.n14 ));
  jump1_SLICE_166 \jump1.SLICE_166 ( .D1(\jump1.lastPosition[6] ), 
    .C1(\jump1.n12_adj_193 ), .A1(\cube_bot[6] ), .D0(\jump1.lastPosition[5] ), 
    .C0(\jump1.n10_adj_194 ), .B0(\cube_bot[5] ), .F0(\jump1.n12_adj_193 ), 
    .F1(\jump1.n14_adj_192 ));
  jump1_SLICE_168 \jump1.SLICE_168 ( .D1(\jump1.lastPosition[4] ), 
    .C1(\jump1.n8 ), .B1(\cube_bot[4] ), .D0(\cube_bot[3] ), .C0(\jump1.n6 ), 
    .A0(\jump1.lastPosition[3] ), .F0(\jump1.n8 ), .F1(\jump1.n10 ));
  jump1_SLICE_170 \jump1.SLICE_170 ( .D1(\jump1.lastPosition[4] ), 
    .C1(\jump1.n8_adj_195 ), .A1(\cube_bot[4] ), .D0(\jump1.lastPosition[3] ), 
    .C0(\jump1.n6_adj_196 ), .B0(\cube_bot[3] ), .F0(\jump1.n8_adj_195 ), 
    .F1(\jump1.n10_adj_194 ));
  jump1_SLICE_172 \jump1.SLICE_172 ( .D1(\jump1.lastPosition[2] ), 
    .C1(\jump1.n4_c ), .A1(\cube_bot[2] ), .D0(\jump1.lastPosition[0] ), 
    .C0(\jump1.lastPosition[1] ), .B0(\cube_bot[0] ), .A0(\cube_bot[1] ), 
    .F0(\jump1.n4_c ), .F1(\jump1.n6 ));
  jump1_SLICE_174 \jump1.SLICE_174 ( .D1(\jump1.lastPosition[2] ), 
    .C1(\jump1.n4_adj_197 ), .B1(\cube_bot[2] ), .D0(\jump1.lastPosition[0] ), 
    .C0(\cube_bot[0] ), .B0(\jump1.lastPosition[1] ), .A0(\cube_bot[1] ), 
    .F0(\jump1.n4_adj_197 ), .F1(\jump1.n6_adj_196 ));
  jump1_SLICE_176 \jump1.SLICE_176 ( .D0(\cube_bot[2] ), .C0(\cube_bot[3] ), 
    .B0(\cube_bot[4] ), .A0(\cube_bot[1] ), .F0(\jump1.n12901 ));
  jump1_SLICE_177 \jump1.SLICE_177 ( .DI1(\cube_bot[9].sig_012.FeedThruLUT ), 
    .D1(\cube_bot[9] ), .D0(\cube_bot[8] ), .C0(\cube_bot[9] ), 
    .LSR(\jump1.lastPosition_0__N_123 ), .CLK(\jump1.slowClk ), 
    .Q1(\jump1.lastPosition[9] ), .F0(\jump1.n4997 ), 
    .F1(\cube_bot[9].sig_012.FeedThruLUT ));
  jump1_SLICE_178 \jump1.SLICE_178 ( .D1(\jump1.lastPosition_4__N_119 ), 
    .C1(\jump1.n4919 ), .D0(n4), .C0(\jump1.n10585 ), .B0(\jump1.n4997 ), 
    .A0(\cube_bot[7] ), .F0(\jump1.n4919 ), .F1(n3200));
  jump1_SLICE_179 \jump1.SLICE_179 ( .D1(\cube_bot[2] ), .C1(\jump1.n12899 ), 
    .B1(\cube_bot[0] ), .A1(\cube_bot[1] ), .D0(\cube_bot[4] ), 
    .C0(\cube_bot[3] ), .F0(\jump1.n12899 ), .F1(\jump1.n12095 ));
  jump1_SLICE_181 \jump1.SLICE_181 ( .D1(\cube_bot[6] ), .C1(\jump1.n10585 ), 
    .D0(\cube_bot[2] ), .C0(\cube_bot[4] ), .B0(\cube_bot[3] ), 
    .A0(\cube_bot[1] ), .F0(\jump1.n10585 ), .F1(\jump1.n48 ));
  jump1_SLICE_183 \jump1.SLICE_183 ( .D1(\jump1.n80 ), .C1(\jump1.n43 ), 
    .B1(\cube_bot[7] ), .A1(\jump1.n65 ), .D0(\cube_bot[5] ), 
    .C0(\jump1.n10585 ), .B0(\cube_bot[6] ), .A0(\jump1.n12095 ), 
    .F0(\jump1.n43 ), .F1(\jump1.n4_adj_199 ));
  SLICE_187 SLICE_187( .D1(\cube_gen1.n9 ), .C1(n3389), .B1(\spikeArr[4] ), 
    .A1(n306), .D0(\col[7] ), .C0(\col[6] ), .B0(n12), .F0(n3389), 
    .F1(\cube_gen1.n8183 ));
  cube_gen1_SLICE_191 \cube_gen1.SLICE_191 ( .D1(\row[2] ), 
    .C1(\cube_gen1.n12902 ), .B1(\row[7] ), .A1(\row[6] ), .D0(\row[4] ), 
    .C0(\row[5] ), .F0(\cube_gen1.n12902 ), .F1(n8102));
  cube_gen1_SLICE_192 \cube_gen1.SLICE_192 ( .D1(\cube_gen1.n12893 ), 
    .C1(\cube_gen1.n4_adj_159 ), .B1(\cube_gen1.n6_c ), .A1(\row[9] ), 
    .D0(n4_adj_214), .C0(\cube_gen1.n10459 ), .B0(\row[8] ), 
    .A0(\cube_gen1.n12902 ), .F0(\cube_gen1.n4_adj_159 ), .F1(\cube_gen1.n8 ));
  cube_gen1_SLICE_193 \cube_gen1.SLICE_193 ( .D1(\cube_gen1.n8183 ), 
    .C1(\cube_gen1.n4_c ), .B1(\cube_gen1.n8189 ), .A1(\cube_gen1.n10307 ), 
    .D0(\cube_gen1.n10253 ), .C0(\cube_gen1.n10303 ), .B0(\cube_gen1.n10309 ), 
    .A0(\cube_gen1.n10311 ), .F0(\cube_gen1.n4_c ), .F1(\cube_gen1.n12075 ));
  cube_gen1_SLICE_195 \cube_gen1.SLICE_195 ( .D1(\cube_gen1.n12821 ), 
    .C1(\cube_gen1.n1082 ), .B1(\cube_gen1.n12075 ), .A1(\cube_gen1.n1005 ), 
    .D0(\cube_gen1.n1081 ), .B0(\cube_gen1.n77 ), .F0(\cube_gen1.n1082 ), 
    .F1(\cube_gen1.n7 ));
  cube_gen1_SLICE_198 \cube_gen1.SLICE_198 ( .D1(\cube_gen1.n12075 ), 
    .C1(\cube_gen1.n77 ), .D0(\cube_gen1.n8234 ), .C0(n4_adj_213), 
    .B0(\cube_gen1.n10459 ), .A0(\row[5] ), .F0(\cube_gen1.n77 ), 
    .F1(\cube_gen1.n12878 ));
  cube_gen1_SLICE_202 \cube_gen1.SLICE_202 ( .D1(\cube_gen1.n10429 ), 
    .C1(\cube_gen1.n8181 ), .B1(\cube_gen1.n8189 ), .A1(\cube_gen1.n8184 ), 
    .D0(n10595), .C0(n10531), .B0(\row[9] ), .A0(\cube_gen1.n77 ), 
    .F0(\cube_gen1.n8181 ), .F1(\cube_gen1.n7_adj_160 ));
  cube_gen1_SLICE_203 \cube_gen1.SLICE_203 ( .D1(\col[9] ), .C1(n16_adj_211), 
    .A1(\col[8] ), .D0(n10), .C0(n13055), .B0(\col[7] ), .A0(n1223), 
    .F0(n16_adj_211), .F1(n306));
  cube_gen1_SLICE_205 \cube_gen1.SLICE_205 ( .D1(\cube_bot[9] ), .C1(n4), 
    .B1(\cube_bot[7] ), .A1(\cube_bot[8] ), .D0(\cube_bot[6] ), 
    .C0(\cube_bot[5] ), .F0(n4), .F1(\cube_gen1.n4_adj_178 ));
  cube_gen1_SLICE_208 \cube_gen1.SLICE_208 ( .D1(\cube_gen1.n8099 ), 
    .C1(\cube_gen1.n12815 ), .B1(\cube_gen1.n1005 ), .D0(\cube_gen1.n7523 ), 
    .C0(\cube_gen1.n10581 ), .B0(\cube_gen1.n7_adj_160 ), .A0(\cube_gen1.n8 ), 
    .F0(\cube_gen1.n12815 ), .F1(\cube_gen1.n13252 ));
  cube_gen1_SLICE_209 \cube_gen1.SLICE_209 ( .D0(\cube_gen1.n8188 ), 
    .C0(\cube_gen1.n8187 ), .B0(\cube_gen1.n8182 ), .A0(\cube_gen1.n8183 ), 
    .F0(\cube_gen1.n6_c ));
  cube_gen1_SLICE_213 \cube_gen1.SLICE_213 ( .D1(\col[2] ), 
    .C1(\cube_gen1.n10261 ), .B1(\cube_gen1.n4_adj_161 ), 
    .A1(\spikeInterval[2] ), .D0(\spikeInterval[0] ), .C0(\spikeInterval[1] ), 
    .F0(\cube_gen1.n10261 ), .F1(\cube_gen1.n6_adj_162 ));
  cube_gen1_SLICE_214 \cube_gen1.SLICE_214 ( .D1(\spikeInterval[0] ), 
    .C1(\spikeInterval[1] ), .B1(\spikeInterval[2] ), .D0(\col[0] ), 
    .C0(\col[1] ), .B0(\spikeInterval[1] ), .A0(\spikeInterval[0] ), 
    .F0(\cube_gen1.n4_adj_161 ), .F1(\spikeMove1.n11638 ));
  cube_gen1_SLICE_215 \cube_gen1.SLICE_215 ( .D1(\cube_gen1.n1389 ), 
    .C1(\cube_gen1.n8_adj_163 ), .B1(\cube_gen1.n1312 ), .A1(\cube_gen1.n77 ), 
    .D0(\cube_gen1.n12820 ), .C0(\cube_gen1.n13057 ), .B0(\cube_gen1.n1467 ), 
    .A0(\cube_gen1.n1543 ), .F0(\cube_gen1.n8_adj_163 ), 
    .F1(\cube_gen1.n8274 ));
  cube_gen1_SLICE_216 \cube_gen1.SLICE_216 ( .D1(\cube_gen1.n12818 ), 
    .C1(\cube_gen1.n10339 ), .B1(\cube_gen1.n10325 ), .A1(\cube_gen1.n10311 ), 
    .D0(\cube_gen1.n1158 ), .C0(\cube_gen1.n1235 ), .B0(\cube_gen1.n77 ), 
    .F0(\cube_gen1.n10339 ), .F1(\cube_gen1.n13057 ));
  cube_gen1_SLICE_217 \cube_gen1.SLICE_217 ( .D1(\cube_gen1.n7 ), 
    .C1(\cube_gen1.n12879 ), .B1(\cube_gen1.n9_adj_164 ), 
    .A1(\cube_gen1.n8274 ), .D0(\cube_gen1.n1159 ), .C0(\cube_gen1.n12878 ), 
    .B0(\cube_gen1.n10325 ), .A0(\cube_gen1.n1235 ), .F0(\cube_gen1.n12879 ), 
    .F1(\cube_gen1.n8099 ));
  cube_gen1_SLICE_221 \cube_gen1.SLICE_221 ( .D1(\row[2] ), 
    .C1(\cube_gen1.n8261 ), .B1(\row[4] ), .A1(n10457), .D0(\col[3] ), 
    .C0(\col[4] ), .F0(\cube_gen1.n8261 ), 
    .F1(\cube_gen1.backgroundROM1.n13259 ));
  cube_gen1_SLICE_223 \cube_gen1.SLICE_223 ( .D1(\row[2] ), 
    .C1(\cube_gen1.n4_adj_165 ), .B1(\cube_bot[2] ), .D0(\row[1] ), 
    .C0(\row[0] ), .B0(\cube_bot[1] ), .A0(\cube_bot[0] ), 
    .F0(\cube_gen1.n4_adj_165 ), .F1(\cube_gen1.n6_adj_166 ));
  cube_gen1_SLICE_225 \cube_gen1.SLICE_225 ( .D1(\row[4] ), 
    .C1(\cube_gen1.n8_adj_167 ), .B1(\cube_bot[4] ), .D0(\row[3] ), 
    .C0(\cube_gen1.n6_adj_166 ), .B0(\cube_bot[3] ), 
    .F0(\cube_gen1.n8_adj_167 ), .F1(\cube_gen1.n10_adj_168 ));
  cube_gen1_SLICE_227 \cube_gen1.SLICE_227 ( .D1(\cube_bot[6] ), 
    .C1(\cube_gen1.n12 ), .A1(\row[6] ), .D0(\cube_bot[5] ), 
    .C0(\cube_gen1.n10_adj_168 ), .B0(\row[5] ), .F0(\cube_gen1.n12 ), 
    .F1(\cube_gen1.n14 ));
  cube_gen1_SLICE_231 \cube_gen1.SLICE_231 ( .D1(\row[8] ), 
    .C1(\cube_gen1.n16_adj_170 ), .B1(\cube_bot[8] ), .D0(\cube_bot[7] ), 
    .C0(\cube_gen1.n14 ), .A0(\row[7] ), .F0(\cube_gen1.n16_adj_170 ), 
    .F1(\cube_gen1.n18 ));
  cube_gen1_SLICE_233 \cube_gen1.SLICE_233 ( .D1(\row[2] ), 
    .C1(\cube_gen1.n4_adj_171 ), .B1(\cube_bot[2] ), .D0(\cube_bot[1] ), 
    .C0(\cube_bot[0] ), .B0(\row[0] ), .A0(\row[1] ), 
    .F0(\cube_gen1.n4_adj_171 ), .F1(\cube_gen1.n6_adj_172 ));
  cube_gen1_SLICE_235 \cube_gen1.SLICE_235 ( .D1(\row[4] ), 
    .C1(\cube_gen1.n8_adj_173 ), .B1(\cube_bot[4] ), .D0(\row[3] ), 
    .C0(\cube_gen1.n6_adj_172 ), .B0(\cube_bot[3] ), 
    .F0(\cube_gen1.n8_adj_173 ), .F1(\cube_gen1.n10_adj_174 ));
  cube_gen1_SLICE_237 \cube_gen1.SLICE_237 ( .D1(\cube_gen1.n13850 ), 
    .C1(\cube_gen1.n16_adj_177 ), .B1(\row[8] ), .A1(\cube_bot[8] ), 
    .D0(\row[7] ), .C0(\cube_gen1.n14_adj_176 ), .B0(\cube_bot[7] ), .A0(n4), 
    .F0(\cube_gen1.n16_adj_177 ), .F1(\cube_gen1.n18_adj_179 ));
  cube_gen1_SLICE_239 \cube_gen1.SLICE_239 ( .D1(\cube_gen1.n18_adj_179 ), 
    .C1(\cube_gen1.n12193 ), .B1(\cube_gen1.n4_adj_178 ), .A1(\row[9] ), 
    .D0(\col[7] ), .C0(\col[8] ), .B0(\col[5] ), .A0(\col[6] ), 
    .F0(\cube_gen1.n12193 ), .F1(\cube_gen1.n6_adj_180 ));
  cube_gen1_SLICE_241 \cube_gen1.SLICE_241 ( .D1(\cube_gen1.n13079 ), 
    .C1(\cube_gen1.n15 ), .B1(\col[9] ), .A1(\cube_gen1.n6_adj_180 ), 
    .D0(\row[9] ), .C0(\cube_gen1.n18 ), .A0(\cube_bot[9] ), 
    .F0(\cube_gen1.n15 ), .F1(\cube_gen1.rgb_c_1_N_137 ));
  cube_gen1_SLICE_243 \cube_gen1.SLICE_243 ( .D1(\col[2] ), 
    .C1(\cube_gen1.n8_adj_181 ), .B1(\col[7] ), .A1(\col[8] ), .D0(\col[0] ), 
    .C0(\col[1] ), .B0(n8237), .A0(\cube_gen1.n8261 ), 
    .F0(\cube_gen1.n8_adj_181 ), .F1(\cube_gen1.n13079 ));
  cube_gen1_SLICE_246 \cube_gen1.SLICE_246 ( .D1(n8224), 
    .C1(\cube_gen1.n8234 ), .B1(\cube_gen1.n12_adj_182 ), .A1(VSYNC_c_N_127), 
    .D0(\row[9] ), .C0(\row[8] ), .F0(\cube_gen1.n8234 ), 
    .F1(\cube_gen1.n10601 ));
  cube_gen1_SLICE_248 \cube_gen1.SLICE_248 ( .D1(\cube_gen1.background[1] ), 
    .C1(\cube_gen1.rgb_c_0_N_144 ), .B1(\cube_gen1.n10601 ), 
    .A1(\cube_gen1.n12070 ), .D0(\cube_gen1.rgb_c_1_N_137 ), 
    .C0(\cube_gen1.n14_adj_183 ), .B0(VSYNC_c_N_127), .A0(\cube_gen1.n8234 ), 
    .F0(\cube_gen1.rgb_c_0_N_144 ), .F1(\cube_gen1.rgb_c_1_N_139 ));
  cube_gen1_SLICE_249 \cube_gen1.SLICE_249 ( .D1(\row[0] ), .C1(n8224), 
    .B1(\row[2] ), .A1(\row[1] ), .D0(\row[3] ), .C0(\row[4] ), .F0(n8224), 
    .F1(n4_adj_213));
  cube_gen1_SLICE_251 \cube_gen1.SLICE_251 ( .D1(\cube_gen1.n697 ), 
    .C1(\cube_gen1.n620 ), .D0(\cube_gen1.n8181 ), .C0(n614), 
    .B0(\spikeArr[7] ), .A0(n537), .F0(\cube_gen1.n620 ), 
    .F1(\cube_gen1.n10581 ));
  cube_gen1_SLICE_252 \cube_gen1.SLICE_252 ( .D1(\cube_gen1.n10601 ), 
    .C1(\cube_gen1.n697 ), .A1(\cube_gen1.n620 ), .D0(n614), .C0(n691), 
    .B0(\spikeArr[8] ), .A0(\cube_gen1.n8181 ), .F0(\cube_gen1.n697 ), 
    .F1(\cube_gen1.rgb_c_1_N_140 ));
  cube_gen1_SLICE_254 \cube_gen1.SLICE_254 ( .D0(\cube_gen1.n697 ), 
    .C0(\cube_gen1.n4_adj_187 ), .B0(rgb_c_0_N_143), .A0(\cube_gen1.n77 ), 
    .F0(\cube_gen1.n10309 ));
  cube_gen1_SLICE_255 \cube_gen1.SLICE_255 ( .D0(\cube_gen1.n4_adj_186 ), 
    .C0(\cube_gen1.n7523 ), .B0(\cube_gen1.n77 ), .A0(rgb_c_0_N_143), 
    .F0(\cube_gen1.n10311 ));
  vga_1_SLICE_256 \vga_1.SLICE_256 ( .D1(n10531), .C1(n10595), .B1(\row[9] ), 
    .D0(\col[7] ), .C0(\col[8] ), .B0(\col[9] ), .F0(n10595), 
    .F1(rgb_c_0_N_143));
  cube_gen1_SLICE_257 \cube_gen1.SLICE_257 ( .D1(\row[3] ), .C1(\row[9] ), 
    .B1(\row[4] ), .A1(\row[8] ), .D0(n10595), .C0(\cube_gen1.rgb_c_1_N_137 ), 
    .B0(\row[9] ), .A0(n10531), .F0(rgb_c_5), .F1(\vga_1.VSYNC_c_N_126 ));
  vga_1_SLICE_258 \vga_1.SLICE_258 ( .D1(n10595), .C1(n10531), .B1(\row[9] ), 
    .D0(\row[6] ), .C0(\row[5] ), .B0(\row[8] ), .A0(\row[7] ), .F0(n10531), 
    .F1(\cube_gen1.rgb_c_1_N_138 ));
  cube_gen1_SLICE_259 \cube_gen1.SLICE_259 ( .D1(\cube_gen1.rgb_c_2_N_134 ), 
    .C1(\cube_gen1.cube_rgb[4] ), .B1(\cube_gen1.rgb_c_2_N_136 ), 
    .A1(\cube_gen1.rgb_c_0_N_142 ), .D0(n10595), .C0(n10531), .B0(\row[9] ), 
    .A0(\cube_gen1.rgb_c_1_N_137 ), .F0(\cube_gen1.cube_rgb[4] ), .F1(rgb_c_2));
  cube_gen1_SLICE_264 \cube_gen1.SLICE_264 ( .D0(\cube_gen1.rgb_c_1_N_138 ), 
    .C0(\cube_gen1.rgb_c_1_N_139 ), .B0(\cube_gen1.rgb_c_1_N_137 ), 
    .A0(\cube_gen1.rgb_c_1_N_140 ), .F0(rgb_c_1));
  cube_gen1_SLICE_265 \cube_gen1.SLICE_265 ( .D1(\cube_gen1.n12815 ), 
    .C1(\cube_gen1.n1005 ), .D0(\cube_gen1.n12818 ), .C0(\cube_gen1.n1005 ), 
    .B0(\cube_gen1.n10311 ), .A0(\cube_gen1.n12815 ), .F0(\cube_gen1.n3709 ), 
    .F1(\cube_gen1.n10653 ));
  cube_gen1_SLICE_266 \cube_gen1.SLICE_266 ( .D1(\cube_gen1.n10253 ), 
    .C1(\cube_gen1.n10313 ), .B1(\cube_gen1.n10309 ), .A1(\cube_gen1.n10307 ), 
    .D0(\cube_gen1.n8188 ), .C0(\cube_gen1.n8182 ), .B0(\cube_gen1.n8189 ), 
    .A0(\cube_gen1.n8183 ), .F0(\cube_gen1.n10313 ), .F1(\cube_gen1.n12818 ));
  cube_gen1_SLICE_267 \cube_gen1.SLICE_267 ( .D1(\cube_gen1.n1466 ), 
    .C1(\cube_gen1.n12_adj_188 ), .B1(\cube_gen1.n1081 ), 
    .A1(\cube_gen1.n1158 ), .D0(\cube_gen1.n1235 ), .C0(\cube_gen1.n1543 ), 
    .B0(\cube_gen1.n1312 ), .A0(\cube_gen1.n1389 ), 
    .F0(\cube_gen1.n12_adj_188 ), .F1(\cube_gen1.n12076 ));
  cube_gen1_SLICE_268 \cube_gen1.SLICE_268 ( .D1(rgb_c_0_N_143), 
    .C1(\cube_gen1.n20 ), .B1(\spikeArr[19] ), .A1(n1461), .D0(\col[8] ), 
    .C0(\col[9] ), .B0(n16_adj_211), .F0(\cube_gen1.n20 ), 
    .F1(\cube_gen1.n1543 ));
  cube_gen1_SLICE_270 \cube_gen1.SLICE_270 ( .D1(\cube_gen1.n77 ), 
    .C1(\cube_gen1.n1158 ), .D0(rgb_c_0_N_143), .C0(n1153), 
    .B0(\spikeArr[14] ), .A0(n1076), .F0(\cube_gen1.n1158 ), 
    .F1(\cube_gen1.n1159 ));
  cube_gen1_SLICE_273 \cube_gen1.SLICE_273 ( .D1(\cube_gen1.n8187 ), 
    .C1(\cube_gen1.n12893 ), .B1(\cube_gen1.n77 ), .D0(n76), 
    .C0(rgb_c_0_N_143), .B0(\spikeArr[0] ), .F0(\cube_gen1.n12893 ), 
    .F1(\cube_gen1.n10253 ));
  cube_gen1_SLICE_275 \cube_gen1.SLICE_275 ( .D1(\row[6] ), .C1(\row[7] ), 
    .D0(\row[7] ), .C0(\row[6] ), .A0(\row[5] ), .F0(VSYNC_c_N_127), 
    .F1(\cube_gen1.n10459 ));
  vga_1_SLICE_276 \vga_1.SLICE_276 ( .D1(\vga_1.VSYNC_c_N_126 ), 
    .C1(\vga_1.VSYNC_c_N_125 ), .A1(VSYNC_c_N_127), .D0(\row[0] ), 
    .C0(\row[1] ), .B0(\row[2] ), .F0(\vga_1.VSYNC_c_N_125 ), .F1(VSYNC_c));
  cube_gen1_SLICE_277 \cube_gen1.SLICE_277 ( .D1(\cube_gen1.n8181 ), .C1(n922), 
    .B1(\spikeArr[11] ), .A1(n845), .D0(n16_adj_211), .C0(\col[9] ), 
    .B0(\col[8] ), .F0(n922), .F1(\cube_gen1.n7523 ));
  cube_gen1_backgroundROM1_SLICE_279 \cube_gen1.backgroundROM1.SLICE_279 ( 
    .D1(\col[3] ), .C1(n8237), .B1(\col[4] ), .A1(\col[2] ), .D0(\col[5] ), 
    .B0(\col[6] ), .F0(n8237), .F1(\cube_gen1.n13270 ));
  cube_gen1_backgroundROM1_SLICE_281 \cube_gen1.backgroundROM1.SLICE_281 ( 
    .D1(\cube_gen1.backgroundROM1.n8380 ), 
    .C1(\cube_gen1.backgroundROM1.n12872 ), .B1(\col[3] ), .A1(\col[6] ), 
    .D0(\col[4] ), .C0(\col[5] ), .B0(\col[9] ), 
    .F0(\cube_gen1.backgroundROM1.n12872 ), 
    .F1(\cube_gen1.backgroundROM1.n13257 ));
  cube_gen1_backgroundROM1_SLICE_283 \cube_gen1.backgroundROM1.SLICE_283 ( 
    .D1(\cube_gen1.backgroundROM1.n11131 ), 
    .C1(\cube_gen1.backgroundROM1.n8308 ), .B1(\col[9] ), 
    .D0(\cube_gen1.backgroundROM1.n9468 ), 
    .C0(\cube_gen1.backgroundROM1.n15193 ), .B0(n6), 
    .A0(\cube_gen1.backgroundROM1.n8421 ), 
    .F0(\cube_gen1.backgroundROM1.n8308 ), 
    .F1(\cube_gen1.backgroundROM1.n13243 ));
  cube_gen1_backgroundROM1_SLICE_287 \cube_gen1.backgroundROM1.SLICE_287 ( 
    .D1(\cube_gen1.backgroundROM1.n8416 ), 
    .C1(\cube_gen1.backgroundROM1.n9468 ), .A1(\col[9] ), 
    .D0(\cube_gen1.backgroundROM1.n8244 ), 
    .C0(\cube_gen1.backgroundROM1.n340 ), .B0(\col[8] ), .A0(\col[6] ), 
    .F0(\cube_gen1.backgroundROM1.n9468 ), 
    .F1(\cube_gen1.backgroundROM1.n8315 ));
  cube_gen1_backgroundROM1_SLICE_288 \cube_gen1.backgroundROM1.SLICE_288 ( 
    .D1(\col[6] ), .C1(\cube_gen1.backgroundROM1.n340 ), .A1(\col[5] ), 
    .D0(\col[3] ), .C0(\col[2] ), .B0(\col[4] ), 
    .F0(\cube_gen1.backgroundROM1.n340 ), 
    .F1(\cube_gen1.backgroundROM1.n13281 ));
  cube_gen1_backgroundROM1_SLICE_289 \cube_gen1.backgroundROM1.SLICE_289 ( 
    .D1(\col[4] ), .C1(\cube_gen1.backgroundROM1.n8244 ), .B1(n10457), 
    .A1(\col[3] ), .D0(\col[5] ), .C0(\col[7] ), 
    .F0(\cube_gen1.backgroundROM1.n8244 ), 
    .F1(\cube_gen1.backgroundROM1.n8264 ));
  cube_gen1_backgroundROM1_SLICE_292 \cube_gen1.backgroundROM1.SLICE_292 ( 
    .D1(\col[4] ), .C1(\col[5] ), .B1(\col[6] ), .D0(\col[8] ), .C0(\col[4] ), 
    .B0(\cube_gen1.backgroundROM1.n8244 ), .A0(n336), 
    .F0(\cube_gen1.backgroundROM1.n23034 ), 
    .F1(\cube_gen1.backgroundROM1.n10422 ));
  cube_gen1_backgroundROM1_SLICE_293 \cube_gen1.backgroundROM1.SLICE_293 ( 
    .D1(\cube_gen1.backgroundROM1.n10422 ), 
    .C1(\cube_gen1.backgroundROM1.n8421 ), 
    .B1(\cube_gen1.backgroundROM1.n20250 ), .A1(\col[7] ), .D0(\row[3] ), 
    .C0(\row[2] ), .F0(\cube_gen1.backgroundROM1.n8421 ), 
    .F1(\cube_gen1.backgroundROM1.n8486 ));
  cube_gen1_backgroundROM1_SLICE_295 \cube_gen1.backgroundROM1.SLICE_295 ( 
    .D1(\cube_gen1.backgroundROM1.n9468 ), 
    .C1(\cube_gen1.backgroundROM1.n8448 ), .B1(\col[9] ), 
    .D0(\cube_gen1.backgroundROM1.n12923 ), 
    .C0(\cube_gen1.backgroundROM1.n8486 ), .B0(\col[8] ), 
    .F0(\cube_gen1.backgroundROM1.n8448 ), 
    .F1(\cube_gen1.backgroundROM1.n13237 ));
  cube_gen1_backgroundROM1_SLICE_296 \cube_gen1.backgroundROM1.SLICE_296 ( 
    .D1(\cube_gen1.backgroundROM1.n24892 ), 
    .C1(\cube_gen1.backgroundROM1.n12923 ), .B1(\col[8] ), 
    .D0(\cube_gen1.backgroundROM1.n340 ), .C0(\col[7] ), .B0(\col[5] ), 
    .A0(\col[6] ), .F0(\cube_gen1.backgroundROM1.n12923 ), 
    .F1(\cube_gen1.backgroundROM1.n24956 ));
  cube_gen1_backgroundROM1_SLICE_297 \cube_gen1.backgroundROM1.SLICE_297 ( 
    .D1(\cube_gen1.backgroundROM1.n13071 ), .C1(\cube_gen1.backgroundROM1.n8 ), 
    .B1(n6), .A1(\col[9] ), .D0(\cube_gen1.backgroundROM1.n8423 ), 
    .C0(\cube_gen1.backgroundROM1.n8264 ), .B0(\row[3] ), .A0(\col[2] ), 
    .F0(\cube_gen1.backgroundROM1.n8 ), .F1(\cube_gen1.backgroundROM1.n8361 ));
  cube_gen1_backgroundROM1_SLICE_298 \cube_gen1.backgroundROM1.SLICE_298 ( 
    .D1(\row[3] ), .C1(\cube_gen1.backgroundROM1.n8423 ), .B1(\row[2] ), 
    .A1(\row[4] ), .D0(\row[6] ), .B0(\row[5] ), 
    .F0(\cube_gen1.backgroundROM1.n8423 ), 
    .F1(\cube_gen1.backgroundROM1.n12040 ));
  cube_gen1_backgroundROM1_SLICE_299 \cube_gen1.backgroundROM1.SLICE_299 ( 
    .D1(\row[2] ), .C1(\row[3] ), .B1(\row[4] ), .A1(\row[5] ), .C0(\row[2] ), 
    .A0(\row[4] ), .F0(\cube_gen1.backgroundROM1.n13071 ), 
    .F1(\cube_gen1.backgroundROM1.n8344 ));
  cube_gen1_backgroundROM1_SLICE_301 \cube_gen1.backgroundROM1.SLICE_301 ( 
    .D1(\cube_gen1.backgroundROM1.n13275 ), 
    .C1(\cube_gen1.backgroundROM1.n13276 ), .B1(\row[6] ), .A1(n6), 
    .D0(\col[4] ), .C0(\row[4] ), .B0(\col[9] ), .A0(\col[5] ), 
    .F0(\cube_gen1.backgroundROM1.n13276 ), 
    .F1(\cube_gen1.backgroundROM1.n19 ));
  cube_gen1_backgroundROM1_SLICE_303 \cube_gen1.backgroundROM1.SLICE_303 ( 
    .D1(\cube_gen1.backgroundROM1.n19_adj_154 ), .C1(n10595), .B1(\col[2] ), 
    .C0(\col[2] ), .A0(\row[2] ), .F0(\cube_gen1.backgroundROM1.n8_adj_152 ), 
    .F1(\cube_gen1.backgroundROM1.n12611 ));
  cube_gen1_backgroundROM1_SLICE_304 \cube_gen1.backgroundROM1.SLICE_304 ( 
    .D1(\cube_gen1.backgroundROM1.n19 ), .C1(\cube_gen1.backgroundROM1.n12 ), 
    .B1(\cube_gen1.backgroundROM1.n8_adj_152 ), .A1(n10595), .D0(\row[3] ), 
    .C0(\col[3] ), .B0(\row[5] ), .A0(\col[6] ), 
    .F0(\cube_gen1.backgroundROM1.n12 ), 
    .F1(\cube_gen1.backgroundROM1.n12657 ));
  cube_gen1_backgroundROM1_SLICE_305 \cube_gen1.backgroundROM1.SLICE_305 ( 
    .D1(\col[8] ), .C1(\cube_gen1.backgroundROM1.n8_adj_153 ), .B1(\col[5] ), 
    .A1(\col[6] ), .D0(\col[4] ), .C0(\col[3] ), .B0(\col[2] ), .A0(\col[7] ), 
    .F0(\cube_gen1.backgroundROM1.n8_adj_153 ), 
    .F1(\cube_gen1.backgroundROM1.n13268 ));
  cube_gen1_backgroundROM1_SLICE_307 \cube_gen1.backgroundROM1.SLICE_307 ( 
    .D1(\cube_gen1.backgroundROM1.n13259 ), 
    .C1(\cube_gen1.backgroundROM1.n10 ), 
    .B1(\cube_gen1.backgroundROM1.n13257 ), .A1(\row[5] ), 
    .D0(\cube_gen1.backgroundROM1.n8244 ), .C0(\row[3] ), .B0(\row[6] ), 
    .A0(\col[9] ), .F0(\cube_gen1.backgroundROM1.n10 ), 
    .F1(\cube_gen1.backgroundROM1.n19_adj_154 ));
  cube_gen1_backgroundROM1_SLICE_311 \cube_gen1.backgroundROM1.SLICE_311 ( 
    .D1(\cube_gen1.backgroundROM1.n24574 ), 
    .C1(\cube_gen1.backgroundROM1.n32765_adj_155 ), .B1(\row[8] ), 
    .A1(\row[7] ), .D0(\cube_gen1.backgroundROM1.n13650 ), 
    .C0(\cube_gen1.backgroundROM1.n13266 ), 
    .B0(\cube_gen1.backgroundROM1.n340 ), .A0(\row[6] ), 
    .F0(\cube_gen1.backgroundROM1.n32765_adj_155 ), 
    .F1(\cube_gen1.backgroundROM1.n13671 ));
  cube_gen1_backgroundROM1_SLICE_313 \cube_gen1.backgroundROM1.SLICE_313 ( 
    .D1(\cube_gen1.backgroundROM1.n8260 ), 
    .C1(\cube_gen1.backgroundROM1.n8347 ), .B1(\row[5] ), .A1(\col[9] ), 
    .D0(\col[6] ), .C0(\col[7] ), .B0(\col[5] ), .A0(\col[8] ), 
    .F0(\cube_gen1.backgroundROM1.n8347 ), 
    .F1(\cube_gen1.backgroundROM1.n13266 ));
  cube_gen1_backgroundROM1_SLICE_316 \cube_gen1.backgroundROM1.SLICE_316 ( 
    .D1(\col[9] ), .C1(\cube_gen1.backgroundROM1.n8304 ), 
    .B1(\cube_gen1.backgroundROM1.n9468 ), 
    .D0(\cube_gen1.backgroundROM1.n8058 ), 
    .C0(\cube_gen1.backgroundROM1.n12040 ), 
    .B0(\cube_gen1.backgroundROM1.n11131 ), 
    .F0(\cube_gen1.backgroundROM1.n8304 ), 
    .F1(\cube_gen1.backgroundROM1.n8305 ));
  cube_gen1_backgroundROM1_SLICE_317 \cube_gen1.backgroundROM1.SLICE_317 ( 
    .D1(\col[8] ), .C1(\cube_gen1.backgroundROM1.n8450 ), 
    .A1(\cube_gen1.backgroundROM1.n12923 ), 
    .D0(\cube_gen1.backgroundROM1.n10422 ), 
    .C0(\cube_gen1.backgroundROM1.n20250 ), .B0(\row[4] ), .A0(\col[7] ), 
    .F0(\cube_gen1.backgroundROM1.n8450 ), 
    .F1(\cube_gen1.backgroundROM1.n8416 ));
  cube_gen1_backgroundROM1_SLICE_318 \cube_gen1.backgroundROM1.SLICE_318 ( 
    .D1(\col[4] ), .C1(n336), .B1(\col[6] ), .A1(\col[5] ), .D0(\col[3] ), 
    .C0(\col[2] ), .F0(n336), .F1(\cube_gen1.backgroundROM1.n20250 ));
  cube_gen1_backgroundROM1_SLICE_321 \cube_gen1.backgroundROM1.SLICE_321 ( 
    .D1(\cube_gen1.backgroundROM1.n13644 ), 
    .C1(\cube_gen1.backgroundROM1.n13231 ), .B1(\row[6] ), 
    .D0(\cube_gen1.backgroundROM1.n8315 ), 
    .C0(\cube_gen1.backgroundROM1.n13656 ), .A0(\row[5] ), 
    .F0(\cube_gen1.backgroundROM1.n13231 ), 
    .F1(\cube_gen1.backgroundROM1.n13232 ));
  spikeMove1_SLICE_325 \spikeMove1.SLICE_325 ( .D1(\spikeInterval[0] ), 
    .C1(\spikeMove1.n6 ), .B1(\spikeInterval[4] ), .A1(\spikeInterval[1] ), 
    .D0(\spikeInterval[3] ), .C0(\spikeInterval[2] ), .F0(\spikeMove1.n6 ), 
    .F1(\spikeMove1.rollClk_N_149 ));
  vga_1_SLICE_327 \vga_1.SLICE_327 ( .D1(\col[7] ), .C1(\vga_1.n13067 ), 
    .B1(\col[4] ), .A1(\col[1] ), .D0(\col[0] ), .B0(\col[8] ), 
    .F0(\vga_1.n13067 ), .F1(\vga_1.n11 ));
  vga_1_SLICE_329 \vga_1.SLICE_329 ( .D1(\col[4] ), .C1(\vga_1.n8 ), 
    .B1(\col[5] ), .A1(\col[6] ), .D0(\col[3] ), .C0(\col[2] ), 
    .F0(\vga_1.n8 ), .F1(\vga_1.HSYNC_c_N_124 ));
  cube_gen1_backgroundROM1_SLICE_332 \cube_gen1.backgroundROM1.SLICE_332 ( 
    .D1(\col[6] ), .C1(\col[5] ), .B1(\col[8] ), .A1(\col[7] ), .D0(\col[5] ), 
    .C0(\col[6] ), .B0(\col[7] ), .A0(\col[8] ), 
    .F0(\cube_gen1.backgroundROM1.n16121 ), 
    .F1(\cube_gen1.backgroundROM1.n8260 ));
  jump1_SLICE_337 \jump1.SLICE_337 ( .DI1(\jump1.cube_bot_6__N_48 ), 
    .D1(\jump1.cube_bot_9__N_42[4] ), .C1(\jump1.n4919 ), 
    .B1(\jump1.lastPosition_4__N_119 ), .A1(n4910), .D0(\cube_bot[6] ), 
    .C0(\cube_bot[7] ), .B0(\cube_bot[5] ), .LSR(cube_bot_4__N_53), 
    .CLK(\jump1.slowClk ), .Q1(\cube_bot[6] ), .F0(\jump1.n8197 ), 
    .F1(\jump1.cube_bot_6__N_48 ));
  cube_gen1_SLICE_338 \cube_gen1.SLICE_338 ( 
    .DI1(\jump1.lastPosition_6__N_114[6] ), .D1(\jump1.n80 ), 
    .C1(\jump1.n4919 ), .B1(\jump1.n3444[7] ), .A1(\cube_bot[6] ), 
    .D0(\cube_bot[6] ), .C0(\cube_bot[7] ), .B0(\cube_bot[5] ), 
    .LSR(\jump1.lastPosition_4__N_119 ), .CLK(\jump1.slowClk ), 
    .Q1(\jump1.lastPosition[6] ), .F0(\cube_gen1.n13850 ), 
    .F1(\jump1.lastPosition_6__N_114[6] ));
  cube_gen1_backgroundROM1_SLICE_339 \cube_gen1.backgroundROM1.SLICE_339 ( 
    .D1(\row[4] ), .C1(\row[3] ), .A1(\row[2] ), .D0(\row[3] ), .C0(\row[4] ), 
    .B0(\row[2] ), .F0(\cube_gen1.backgroundROM1.n8380 ), 
    .F1(\cube_gen1.backgroundROM1.n8342 ));
  controller1_SLICE_349 \controller1.SLICE_349 ( .D1(\controller1.count[8] ), 
    .C1(\controller1.slowCount[3] ), .B1(\controller1.controlClk_c_N_146 ), 
    .D0(\controller1.slowCount[0] ), .C0(\controller1.controlLatch_c_N_145 ), 
    .B0(\controller1.slowCount[3] ), .A0(\controller1.slowCount[2] ), 
    .F0(controlLatch_c), .F1(controlClk_c));
  cube_gen1_SLICE_358 \cube_gen1.SLICE_358 ( .D0(rgb_c_0_N_143), 
    .C0(\cube_gen1.rgb_c_1_N_140 ), .A0(\cube_gen1.rgb_c_1_N_137 ), 
    .F0(\cube_gen1.rgb_c_0_N_142 ));
  cube_gen1_backgroundROM1_SLICE_360 \cube_gen1.backgroundROM1.SLICE_360 ( 
    .D1(\col[3] ), .C1(\col[4] ), .B1(\col[5] ), .A1(\col[2] ), .D0(\row[4] ), 
    .C0(\col[9] ), .B0(\col[4] ), .A0(\col[5] ), 
    .F0(\cube_gen1.backgroundROM1.n13275 ), 
    .F1(\cube_gen1.backgroundROM1.n13264 ));
  cube_gen1_SLICE_364 \cube_gen1.SLICE_364 ( .D0(\cube_gen1.n77 ), 
    .C0(\cube_gen1.n1466 ), .F0(\cube_gen1.n1467 ));
  SLICE_380 SLICE_380( .F0(VCC_net));
  int_rightMost_0__I_0 int_rightMost_0__I_0( .RADDR6(\int_rightMost[6] ), 
    .RADDR5(\int_rightMost[5] ), .RADDR4(\int_rightMost[4] ), 
    .RADDR3(\int_rightMost[3] ), .RADDR2(\int_rightMost[2] ), 
    .RADDR1(\int_rightMost[1] ), .RADDR0(\int_rightMost[0] ), .RCLKE(VCC_net), 
    .RCLK(rollClk), .RE(VCC_net), .WCLKE(VCC_net), .RDATA15(\spikeArr[15] ), 
    .RDATA14(\spikeArr[14] ), .RDATA13(\spikeArr[13] ), 
    .RDATA12(\spikeArr[12] ), .RDATA11(\spikeArr[11] ), 
    .RDATA10(\spikeArr[10] ), .RDATA9(\spikeArr[9] ), .RDATA8(\spikeArr[8] ), 
    .RDATA7(\spikeArr[7] ), .RDATA6(\spikeArr[6] ), .RDATA5(\spikeArr[5] ), 
    .RDATA4(\spikeArr[4] ), .RDATA3(\spikeArr[3] ), .RDATA2(\spikeArr[2] ), 
    .RDATA1(\spikeArr[1] ), .RDATA0(\spikeArr[0] ));
  controller1_osc \controller1.osc ( .CLKHFPU(VCC_net), .CLKHFEN(VCC_net), 
    .CLKHF(\controller1.clk ));
  int_rightMost_0__I_0_2 int_rightMost_0__I_0_2( .RADDR6(\int_rightMost[6] ), 
    .RADDR5(\int_rightMost[5] ), .RADDR4(\int_rightMost[4] ), 
    .RADDR3(\int_rightMost[3] ), .RADDR2(\int_rightMost[2] ), 
    .RADDR1(\int_rightMost[1] ), .RADDR0(\int_rightMost[0] ), .RCLKE(VCC_net), 
    .RCLK(rollClk), .RE(VCC_net), .WCLKE(VCC_net), .RDATA3(\spikeArr[19] ), 
    .RDATA2(\spikeArr[18] ), .RDATA1(\spikeArr[17] ), .RDATA0(\spikeArr[16] ));
  mypll_1_lscc_pll_inst_u_PLL_B \mypll_1.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(fpga_clk_c), .FEEDBACK(\mypll_1.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), .INTFBOUT(\mypll_1.lscc_pll_inst.feedback_w ), 
    .OUTGLOBAL(vga_clk));
  controllerIn controllerIn_I( .PADDI(controllerIn_c), 
    .controllerIn(controllerIn));
  fpga_clk fpga_clk_I( .PADDI(fpga_clk_c), .fpga_clk(fpga_clk));
  controlClk controlClk_I( .PADDO(controlClk_c), .controlClk(controlClk));
  controlLatch controlLatch_I( .PADDO(controlLatch_c), 
    .controlLatch(controlLatch));
  rgb_0_ \rgb[0]_I ( .PADDO(rgb_c_0), .rgb0(rgb[0]));
  rgb_1_ \rgb[1]_I ( .PADDO(rgb_c_1), .rgb1(rgb[1]));
  rgb_2_ \rgb[2]_I ( .PADDO(rgb_c_2), .rgb2(rgb[2]));
  rgb_3_ \rgb[3]_I ( .PADDO(rgb_c_3), .rgb3(rgb[3]));
  rgb_4_ \rgb[4]_I ( .PADDO(rgb_c_4), .rgb4(rgb[4]));
  rgb_5_ \rgb[5]_I ( .PADDO(rgb_c_5), .rgb5(rgb[5]));
  VSYNC VSYNC_I( .PADDO(VSYNC_c), .VSYNC(VSYNC));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
endmodule

module controller1_SLICE_0 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_546_670_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_8__I_48 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_8__I_47 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module controller1_SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_546_670_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_8__I_50 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_8__I_49 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_546_670_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_8__I_52 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_8__I_51 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_546_670_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_8__I_54 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_8__I_53 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_546_670_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_546_670__i8 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_8__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_546_670_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_546_670__i6 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_546_670__i7 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_546_670_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_546_670__i4 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_546_670__i5 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_546_670_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_546_670__i2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_546_670__i3 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_8 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \controller1/count_546_670_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_546_670__i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module jump1_SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_550_690_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_550_690__i12 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_550_690__i13 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_550_690_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_550_690__i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_550_690__i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_11 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \jump1/add_473_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jump1/cube_bot_9__I_23 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module jump1_SLICE_12 ( input DI0, D1, D0, C0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \jump1/add_473_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/cube_bot_9__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module jump1_SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_550_690_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_550_690__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_550_690__i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_550_690_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_550_690__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_550_690__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_15 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \jump1/add_473_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jump1/cube_bot_9__I_21 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/cube_bot_9__I_20 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module jump1_SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_550_690_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_550_690__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_550_690__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_17 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \jump1/add_473_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump1_SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_550_690_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_550_690__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_550_690__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_19 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \jump1/count_550_690_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_550_690__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module jump1_SLICE_20 ( input DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \jump1/add_473_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/cube_bot_9__I_22 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module jump1_SLICE_21 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_550_690_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_550_690__i18 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/slowClk_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_22 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_550_690_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_550_690__i16 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_550_690__i17 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_23 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_550_690_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_550_690__i14 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_550_690__i15 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spikeMove1_SLICE_24 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \spikeMove1/int_rightMost_0__I_61 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module spikeMove1_SLICE_25 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \spikeMove1/rollCount_549_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \spikeMove1/rollCount_6__I_55 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spikeMove1/rollCount_6__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spikeMove1_SLICE_26 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \spikeMove1/rollCount_549_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \spikeMove1/rollCount_6__I_57 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spikeMove1/rollCount_6__I_56 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spikeMove1_SLICE_27 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \spikeMove1/rollCount_549_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \spikeMove1/rollCount_6__I_59 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spikeMove1/rollCount_6__I_58 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spikeMove1_SLICE_28 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \spikeMove1/int_rightMost_6__I_0 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module spikeMove1_SLICE_29 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \spikeMove1/int_rightMost_4__I_0 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module spikeMove1_SLICE_30 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \spikeMove1/int_rightMost_2__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module spikeMove1_SLICE_31 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \spikeMove1/rollCount_549_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spikeMove1/rollCount_6__I_60 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module vga_1_SLICE_32 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \vga_1/scol_547_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/col_9__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_33 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_5_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/row_9__I_6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_34 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/scol_547_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/col_9__I_12 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/col_9__I_11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_35 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_5_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/row_9__I_8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_36 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_5_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_37 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_5_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/row_9__I_2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_38 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/scol_547_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/col_9__I_14 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/col_9__I_13 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_39 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/scol_547_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/col_9__I_16 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/col_9__I_15 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_40 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/scol_547_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/col_9__I_18 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/col_9__I_17 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_41 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_5_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_42 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \vga_1/scol_547_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/col_9__I_19 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_43 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_5_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/row_9__I_4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_44 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \controller1.SLICE_44_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \controller1.SLICE_44_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \controller1/intermediate_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/intermediate_6__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_46 ( input DI1, DI0, C1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \controller1.SLICE_46_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \controller1.SLICE_46_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \controller1/intermediate_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/intermediate_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_48 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \controller1.SLICE_48_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \controller1.SLICE_48_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \controller1/intermediate_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/intermediate_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_50 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \controller1/i11_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \controller1.SLICE_50_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \controller1/intermediate_0__I_1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/intermediate_0__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_52 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40005 \jump1/i1470_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40006 \jump1/i1472_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jump1/cube_bot_5__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/cube_bot_4__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xFDA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0x03AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_55 ( input DI1, DI0, C1, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 SLICE_55_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_55_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \jump1/cube_bot_0__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/cube_bot_1__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_56 ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 SLICE_56_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 SLICE_56_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \jump1/cube_bot_3__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jump1/cube_bot_2__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module jump1_SLICE_58 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40008 \jump1/i6832_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40009 \jump1/i6831_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jump1/lastPosition_6__I_62 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/lastPosition_6__I_63 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xA0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xC4FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_61 ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 SLICE_61_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 SLICE_61_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \jump1/cube_bot_8__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jump1/cube_bot_7__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_65 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40010 i4968_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 i4966_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \jump1/cube_bot_1__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/cube_bot_0__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x0544") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x00CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_67 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40012 \cube_gen1/backgroundROM1/n13665_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40013 \cube_gen1/backgroundROM1/n13671_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \cube_gen1/backgroundROM1/background_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cube_gen1/backgroundROM1/background_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xFA44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spikeMove1_SLICE_69 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40014 \spikeMove1/i8134_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \spikeMove1.SLICE_69_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spikeMove1/spikeInterval_4__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spikeMove1/rollClk_I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x3CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spikeMove1_SLICE_71 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40016 \spikeMove1/i8120_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40017 \spikeMove1/i8127_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \spikeMove1/spikeInterval_4__I_45 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spikeMove1/spikeInterval_4__I_44 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x3CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spikeMove1_SLICE_73 ( input DI1, DI0, D1, D0, C0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \spikeMove1/i8111_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \spikeMove1/i8113_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \spikeMove1/spikeInterval_4__I_46 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spikeMove1/spikeInterval_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_75 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40019 i9349_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40020 \cube_gen1/i9347_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_77 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40021 i6721_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40022 LessThan_431_i12_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0x3133") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0x5071") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_78 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40023 \cube_gen1/LessThan_235_i10_3_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40024 \cube_gen1/LessThan_235_i8_3_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0x60F6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x71B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_79 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40025 \cube_gen1/backgroundROM1/i4860_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40026 \cube_gen1/backgroundROM1/mux_4_Mux_0_i27131_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xB133") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0x7340") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_80 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40027 \cube_gen1/backgroundROM1/row[7]_bdd_4_lut_2 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40028 \cube_gen1/backgroundROM1/mux_4_Mux_0_i32765_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0x11F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_81 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40029 \jump1/i1_4_lut_adj_129 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40030 \controller1/controllerResult_7__I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0x3B0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_82 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40031 \jump1/i9_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 \jump1/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_83 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40033 i6720_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40034 i3746_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0x0071") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_86 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 \jump1.i4564_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 \jump1/i1_4_lut_adj_128 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xFF30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0x3301") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_87 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40037 \cube_gen1/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 \cube_gen1/i2_4_lut_adj_108 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_88 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40039 \cube_gen1/i6806_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \cube_gen1/i2_4_lut_adj_117 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_89 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40041 \cube_gen1/i2_4_lut_adj_85 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \cube_gen1/i1_3_lut_4_lut_adj_101 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0x7000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_91 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40043 \cube_gen1/i3_4_lut_adj_88 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 \cube_gen1/i1_3_lut_4_lut_adj_125 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_93 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40045 \cube_gen1/LessThan_4_i14_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40046 \cube_gen1/LessThan_4_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xB2E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xFAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_95 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40047 \vga_1/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 \cube_gen1/i9343_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_96 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40049 \cube_gen1/i28_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 \cube_gen1/i1_2_lut_adj_94 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x7774") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_97 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40051 \cube_gen1.rgb_c_3_I_0_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40052 \cube_gen1/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xF2D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_99 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40053 \cube_gen1/mux_1370_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40054 \cube_gen1/i6736_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xA3A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_100 ( input D0, C0, B0, A0, output F0 );

  lut40055 \cube_gen1/rgb_c_0_I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xFFB0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_101 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40056 \cube_gen1/i2_4_lut_adj_106 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40057 \cube_gen1/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_102 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40058 \cube_gen1/rgb_c_4_I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 \cube_gen1.i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xFF30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0x2220") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_103 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40060 \cube_gen1/i6779_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40061 \cube_gen1/i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xF2F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_105 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40062 \cube_gen1/backgroundROM1/mux_4_Mux_1_i24574_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40063 \cube_gen1/backgroundROM1/n13659_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_106 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40027 \cube_gen1/backgroundROM1/col[9]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40064 \cube_gen1/backgroundROM1/i4914_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0x50CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_107 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40065 i7008_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \cube_gen1/backgroundROM1/i7064_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_108 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40067 \cube_gen1/backgroundROM1/i9458_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 \cube_gen1/backgroundROM1/mux_4_Mux_1_i8058_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0x54FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_109 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40069 \cube_gen1/backgroundROM1/mux_4_Mux_1_i15483_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40070 \cube_gen1/backgroundROM1/mux_4_Mux_1_i63_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xFCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x30FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_111 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40071 \cube_gen1/backgroundROM1/i4912_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40072 \cube_gen1/backgroundROM1/mux_4_Mux_1_i382_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x72FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_113 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40073 \cube_gen1/backgroundROM1/mux_4_Mux_1_i23866_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40074 \cube_gen1/backgroundROM1/mux_4_Mux_1_i22811_4_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0x7430") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x3380") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_115 ( input D0, C0, B0, A0, output F0 );

  lut40063 \cube_gen1/backgroundROM1/n13641_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_backgroundROM1_SLICE_116 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40075 \cube_gen1/backgroundROM1/row[4]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40076 \cube_gen1/backgroundROM1/i9452_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0x5D08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_117 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40077 \cube_gen1/backgroundROM1/n13653_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40078 \cube_gen1/backgroundROM1/col[9]_bdd_4_lut_3 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_119 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40079 \cube_gen1/backgroundROM1/col[9]_bdd_4_lut_2 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40080 \cube_gen1/backgroundROM1/mux_4_Mux_1_i28282_4_lut_4_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xD8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xBDB5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_120 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40081 \cube_gen1/backgroundROM1/n13647_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40082 \cube_gen1.backgroundROM1.i9507_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xFC22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_121 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40083 \cube_gen1/backgroundROM1/i4910_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40084 \cube_gen1/backgroundROM1/mux_4_Mux_1_i19354_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0x50CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0x33F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_122 ( input D1, C1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40085 \cube_gen1/backgroundROM1/i6852_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40086 \cube_gen1/backgroundROM1/i6890_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_123 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40087 \vga_1/frameClk_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40088 \vga_1/i2_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_124 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40089 \vga_1/row_1__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40090 \vga_1/i4_4_lut_adj_64 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xAEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_125 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40091 i6729_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 i6761_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0x1131") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_127 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40093 \controller1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \controller1/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_129 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40095 i9648_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40096 \vga_1/i9646_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_131 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40097 i6722_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40098 LessThan_428_i14_4_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0x3133") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0x455D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_132 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40099 \cube_gen1/i7062_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 \cube_gen1/i6757_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_134 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40101 \cube_gen1/backgroundROM1/i6937_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_135 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40102 \cube_gen1/i1_2_lut_3_lut_adj_102 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40103 i6723_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0x00BF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_137 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40104 i6714_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 i6767_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0x0073") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_138 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40106 \cube_gen1/i2_4_lut_adj_78 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 i6724_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0x3313") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_140 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \cube_gen1/i1_3_lut_adj_124 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 i6732_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0x030B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_141 ( input D1, C1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40110 \cube_gen1/backgroundROM1/i4804_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 i2_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_142 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40095 \cube_gen1/i6788_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \cube_gen1/i2_4_lut_adj_120 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xC040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_145 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40113 \cube_gen1/i2_4_lut_adj_107 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40114 i6812_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0x0F2F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_146 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40115 \cube_gen1/i3_4_lut_adj_109 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40116 i6760_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0x0BFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_148 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40117 i6800_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 \cube_gen1/backgroundROM1/i9325_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0x02FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_149 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40118 \vga_1/col_9__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40119 i6700_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_150 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40093 \cube_gen1/i6784_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40120 \cube_gen1/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_151 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40121 \cube_gen1/i3_4_lut_adj_76 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 i6701_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_152 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40123 \cube_gen1/i2_4_lut_adj_77 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40124 i2_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_153 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40113 \cube_gen1/i2_4_lut_adj_114 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40125 LessThan_458_i20_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0x04FD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_155 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40126 i6706_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_156 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40127 \cube_gen1/i2_4_lut_adj_121 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40128 \cube_gen1/i1_2_lut_4_lut_adj_123 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_157 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40129 i9317_2_lut_3_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40130 \cube_gen1.i7043_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0x37FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_159 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40131 \jump1/LessThan_13_i18_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 \jump1/LessThan_13_i16_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_160 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40133 \jump1/i9640_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40134 \jump1/LessThan_13_i20_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xEFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_161 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40135 \jump1/LessThan_17_i18_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \jump1/LessThan_17_i16_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_162 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40137 \jump1/i9642_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 \jump1/LessThan_17_i20_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xDFDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_164 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40138 \jump1/LessThan_13_i14_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 \jump1/LessThan_13_i12_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_166 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40139 \jump1/LessThan_17_i14_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 \jump1/LessThan_17_i12_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_168 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40131 \jump1/LessThan_13_i10_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \jump1/LessThan_13_i8_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_170 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40139 \jump1/LessThan_17_i10_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 \jump1/LessThan_17_i8_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump1_SLICE_172 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40138 \jump1/LessThan_13_i6_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40142 \jump1/LessThan_13_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0x0A8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_174 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40135 \jump1/LessThan_17_i6_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40143 \jump1/LessThan_17_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0x4D44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_176 ( input D0, C0, B0, A0, output F0 );

  lut40144 \jump1/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_177 ( input DI1, D1, D0, C0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut4 \jump1.SLICE_177_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 \jump1/i1490_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \jump1/cube_bot_9__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_178 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40095 \jump1/i7120_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \jump1/i7116_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_179 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40147 \jump1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40145 \jump1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_181 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40093 \jump1/i1_2_lut_adj_126 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40148 \jump1/i7060_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_183 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40149 \jump1/i1_4_lut_adj_127 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 \jump1/i66_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0x3373") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0x77FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_187 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40151 \cube_gen1/i3_4_lut_adj_75 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 i6841_2_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0x0CFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_191 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40153 \cube_gen1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 \cube_gen1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_192 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40154 \cube_gen1/i3_4_lut_adj_80 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40155 \cube_gen1/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xFCEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_193 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40156 \cube_gen1/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40157 \cube_gen1/i1_4_lut_adj_110 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_195 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40158 \cube_gen1/i1_3_lut_4_lut_adj_74 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40159 \cube_gen1/i176_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xFF10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_198 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40160 \cube_gen1/i1_2_lut_adj_111 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40161 \cube_gen1/i1_4_lut_adj_97 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_202 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40162 \cube_gen1/i2_4_lut_adj_81 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \cube_gen1.i1_2_lut_adj_98 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_203 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40164 i6698_2_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40165 \cube_gen1/LessThan_235_i16_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0x3731") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_205 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40166 \cube_gen1/i1_4_lut_adj_90 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40145 \cube_gen1/i868_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0x01FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_208 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40167 \cube_gen1.i9505_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40157 \cube_gen1/i2_4_lut_adj_82 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_209 ( input D0, C0, B0, A0, output F0 );

  lut40168 \cube_gen1/i1_4_lut_adj_79 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_213 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40169 \cube_gen1/LessThan_428_i6_3_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40111 \cube_gen1/i6742_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0x48DE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_214 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 \spikeMove1/i8123_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40171 \cube_gen1/LessThan_235_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0x062E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_215 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40172 \cube_gen1/i1_4_lut_adj_87 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40173 \cube_gen1/i1_4_lut_adj_84 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0x5070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0x2E0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_216 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40174 \cube_gen1/i9319_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40175 \cube_gen1/i7021_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_217 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40176 \cube_gen1/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40177 \cube_gen1/i2_4_lut_adj_86 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_221 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40178 \cube_gen1/backgroundROM1/i9506_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40111 \cube_gen1/i1_2_lut_adj_89 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_223 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40179 \cube_gen1/LessThan_5_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40180 \cube_gen1/LessThan_5_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0x8CEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_225 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40179 \cube_gen1/LessThan_5_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40181 \cube_gen1/LessThan_5_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_227 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40182 \cube_gen1/LessThan_5_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40183 \cube_gen1/LessThan_5_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_231 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40179 \cube_gen1/LessThan_5_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40184 \cube_gen1/LessThan_5_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_233 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40185 \cube_gen1/LessThan_4_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40186 \cube_gen1/LessThan_4_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0x8AEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_235 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40185 \cube_gen1/LessThan_4_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40183 \cube_gen1/LessThan_4_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_SLICE_237 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40187 \cube_gen1/LessThan_4_i18_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40188 \cube_gen1/LessThan_4_i16_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xD4E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xF660") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_239 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40189 \cube_gen1/i2_4_lut_adj_92 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40190 \cube_gen1/i1_4_lut_adj_91 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xE080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_241 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40191 \cube_gen1/i1_4_lut_adj_93 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40192 \cube_gen1/LessThan_5_i20_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_243 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40193 \cube_gen1/i9341_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40194 \cube_gen1/i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_246 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40195 \cube_gen1/i7076_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40145 \cube_gen1/i1_2_lut_adj_95 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_248 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40196 \cube_gen1/i2_4_lut_adj_103 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40197 \cube_gen1/i1403_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0x0D00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xFF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_249 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40198 \vga_1/i1_3_lut_4_lut_adj_65 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40145 \cube_gen1/i1_2_lut_adj_96 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_251 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40093 \cube_gen1/i6705_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40199 \cube_gen1/i2_4_lut_adj_99 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_252 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40200 \cube_gen1/i1_2_lut_3_lut_adj_112 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40201 \cube_gen1/i2_4_lut_adj_100 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0x00FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_254 ( input D0, C0, B0, A0, output F0 );

  lut40202 \cube_gen1/i6790_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xFF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_255 ( input D0, C0, B0, A0, output F0 );

  lut40203 \cube_gen1/i6792_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xF4F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_256 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40204 \vga_1/i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40205 \cube_gen1/backgroundROM1/i1_2_lut_3_lut_adj_70 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_257 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40178 \vga_1/i4_4_lut_adj_66 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40206 \cube_gen1/rgb_c_5_I_0_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_258 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40207 \cube_gen1/i9345_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 \vga_1/i7011_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_259 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40209 \cube_gen1/rgb_c_2_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \cube_gen1.cube_rgb_4__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_264 ( input D0, C0, B0, A0, output F0 );

  lut40210 \cube_gen1/rgb_c_1_I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0x00F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_265 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40093 \cube_gen1/i1_2_lut_adj_83 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40211 \cube_gen1/i1_4_lut_adj_104 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0xAABA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_266 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40212 \cube_gen1/i1_4_lut_adj_119 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40213 \cube_gen1/i6794_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_267 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40214 \cube_gen1/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40215 \cube_gen1/i5_4_lut_adj_105 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_268 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40216 \cube_gen1/i1_4_lut_adj_113 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40217 \cube_gen1/i6834_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0x0FCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_270 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \cube_gen1/i187_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40218 \cube_gen1/i2_4_lut_adj_115 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_273 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40219 \cube_gen1/i6734_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40220 \cube_gen1/i1_3_lut_adj_122 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_275 ( input D1, C1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \cube_gen1/i6939_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40221 \cube_gen1/i1_2_lut_3_lut_adj_116 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_276 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40222 \vga_1/VSYNC_c_I_0 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40223 \vga_1/i19_4_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0x5FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0x300C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_277 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40224 \cube_gen1/i3_4_lut_adj_118 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40225 \vga_1/i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0x0F03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_279 ( input D1, C1, B1, A1, D0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40226 \cube_gen1.i9521_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40227 \cube_gen1/backgroundROM1/i2930_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_281 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40228 \cube_gen1/backgroundROM1/i9530_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40057 \cube_gen1/backgroundROM1/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_283 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40062 \cube_gen1/backgroundROM1/i9459_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40229 \cube_gen1/backgroundROM1/i4898_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0x7520") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_287 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40230 \cube_gen1/backgroundROM1/i4792_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40231 \cube_gen1/backgroundROM1/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_288 ( input D1, C1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40232 \cube_gen1/backgroundROM1/i9518_2_lut_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40233 \cube_gen1/backgroundROM1/i1_2_lut_3_lut_adj_72 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_289 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40234 \cube_gen1.backgroundROM1.i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40111 \cube_gen1/backgroundROM1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_292 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40235 \cube_gen1/backgroundROM1/i6903_2_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40236 \cube_gen1/backgroundROM1/i1_2_lut_3_lut_4_lut_adj_73 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0x0032") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_293 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40237 \cube_gen1/backgroundROM1/i4958_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40238 \cube_gen1/backgroundROM1/i4893_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0x54FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_295 ( input D1, C1, B1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40067 \cube_gen1/backgroundROM1/i9453_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40239 \cube_gen1/backgroundROM1/i4924_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_296 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40062 \cube_gen1/backgroundROM1/mux_4_Mux_1_i22652_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40240 \cube_gen1/backgroundROM1/i6887_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_297 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40241 \cube_gen1/backgroundROM1/i4838_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40242 \cube_gen1/backgroundROM1/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0x7277") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_298 ( input D1, C1, B1, A1, D0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40243 \cube_gen1/backgroundROM1/i3_4_lut_adj_69 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40244 \cube_gen1/backgroundROM1/i4899_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_299 ( input D1, C1, B1, A1, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40245 \cube_gen1.backgroundROM1.i4821_2_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40246 \cube_gen1/backgroundROM1/i9333_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xA888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_301 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40247 \cube_gen1/backgroundROM1/i32_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40248 \cube_gen1/backgroundROM1/i9504_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xDC10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_303 ( input D1, C1, B1, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40249 \cube_gen1/backgroundROM1/i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40246 \cube_gen1/backgroundROM1/i1_2_lut_adj_67 ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0x030F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_304 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40250 \cube_gen1/backgroundROM1/i18_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40251 \cube_gen1/backgroundROM1/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0x1555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_305 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40252 \cube_gen1/backgroundROM1/i9516_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40253 \cube_gen1/backgroundROM1/i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_307 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40254 \cube_gen1/backgroundROM1/i32_4_lut_adj_68 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40255 \cube_gen1/backgroundROM1/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0xD888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_311 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40256 \cube_gen1/backgroundROM1/row[7]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40257 \cube_gen1/backgroundROM1/mux_4_Mux_1_i32765_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0xD580") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_313 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40258 \cube_gen1/backgroundROM1/i9536_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40259 \cube_gen1/backgroundROM1/i4824_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0x1032") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0x0240") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_316 ( input D1, C1, B1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40260 \cube_gen1/backgroundROM1/i4782_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \cube_gen1/backgroundROM1/i4920_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_317 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40261 \cube_gen1/backgroundROM1/i4892_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40262 \cube_gen1/backgroundROM1/i4926_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0x51FB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_318 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40263 \cube_gen1/backgroundROM1/i1_2_lut_4_lut_adj_71 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40238 \vga_1/i9315_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_321 ( input D1, C1, B1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40062 \cube_gen1/backgroundROM1/i9448_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40264 \cube_gen1/backgroundROM1/i9447_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spikeMove1_SLICE_325 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40265 \spikeMove1/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 \spikeMove1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_327 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40266 \vga_1/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40244 \vga_1/i9329_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_329 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40267 \vga_1/i1_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 \vga_1/i698_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0x7EEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_332 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40268 \cube_gen1/backgroundROM1/i1_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40269 \cube_gen1/backgroundROM1/i7073_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0x0111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_337 ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40005 \jump1/i1468_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40270 \jump1/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jump1/cube_bot_6__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_338 ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40008 \jump1/i6833_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40271 \cube_gen1/i876_rep_51_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jump1/lastPosition_6__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_339 ( input D1, C1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40272 \cube_gen1/backgroundROM1/i4913_2_lut_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40273 \cube_gen1/backgroundROM1/i4857_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_349 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40274 \controller1/controlClk_c_I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40275 \controller1/slowCount_3__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_358 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40276 \cube_gen1/i14_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_360 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40277 \cube_gen1.backgroundROM1.i9513_2_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40278 \cube_gen1/backgroundROM1/i9509_2_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_364 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40238 \cube_gen1/i231_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_380 ( output F0 );
  wire   GNDI;

  lut40279 i10050( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module int_rightMost_0__I_0 ( input RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, 
    RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA15, RDATA14, RDATA13, 
    RDATA12, RDATA11, RDATA10, RDATA9, RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, 
    RDATA3, RDATA2, RDATA1, RDATA0 );
  wire   GNDI;

  EBR_B_B int_rightMost_0__I_0( .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), 
    .RADDR7(GNDI), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), 
    .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), 
    .WADDR0(GNDI), .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), 
    .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), 
    .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), 
    .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), 
    .MASK_N0(GNDI), .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), 
    .WDATA12(GNDI), .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), 
    .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), 
    .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), 
    .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), 
    .RDATA15(RDATA15), .RDATA14(RDATA14), .RDATA13(RDATA13), .RDATA12(RDATA12), 
    .RDATA11(RDATA11), .RDATA10(RDATA10), .RDATA9(RDATA9), .RDATA8(RDATA8), 
    .RDATA7(RDATA7), .RDATA6(RDATA6), .RDATA5(RDATA5), .RDATA4(RDATA4), 
    .RDATA3(RDATA3), .RDATA2(RDATA2), .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x8800100020004000800000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0110022104420884110822114422884410882110422084400880110022004400";

    defparam INST10.INIT_3 = "0x1084210842108420084010802100420084010802100420084011802200440088";

    defparam INST10.INIT_4 = "0x2044408881100220044108821104220844108821104220844108821004210842";

    defparam INST10.INIT_5 = "0x0004000800100021004200840108021004200840108121024204840808111022";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000010002";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module controller1_osc ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B \controller1/osc ( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), 
    .TRIM9(GNDI), .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), 
    .TRIM4(GNDI), .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), 
    .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module int_rightMost_0__I_0_2 ( input RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, 
    RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA3, RDATA2, RDATA1, 
    RDATA0 );
  wire   GNDI;

  EBR_B0280 int_rightMost_0__I_0_2( .RADDR10(GNDI), .RADDR9(GNDI), 
    .RADDR8(GNDI), .RADDR7(GNDI), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(RDATA2), .RDATA1(RDATA1), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0280 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000100020004000800010002000400080000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0004000800000000000000000000000000010002000400080001000200040008";

    defparam INST10.INIT_3 = "0x0004000800000000000100020004000800000001000200040008000000010002";

    defparam INST10.INIT_4 = "0x0004000800000001000200040008000000000000000100020004000800010002";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000010002";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module mypll_1_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \mypll_1/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module controllerIn ( output PADDI, input controllerIn );
  wire   GNDI;

  BB_B_B \controllerIn_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(controllerIn));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (controllerIn => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module fpga_clk ( output PADDI, input fpga_clk );
  wire   GNDI;

  BB_B_B \fpga_clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(fpga_clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (fpga_clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module controlClk ( input PADDO, output controlClk );
  wire   VCCI;

  BB_B_B \controlClk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(controlClk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => controlClk) = (0:0:0,0:0:0);
  endspecify

endmodule

module controlLatch ( input PADDO, output controlLatch );
  wire   VCCI;

  BB_B_B \controlLatch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(controlLatch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => controlLatch) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_0_ ( input PADDO, output rgb0 );
  wire   VCCI;

  BB_B_B \rgb_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_1_ ( input PADDO, output rgb1 );
  wire   VCCI;

  BB_B_B \rgb_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_2_ ( input PADDO, output rgb2 );
  wire   VCCI;

  BB_B_B \rgb_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb2) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_3_ ( input PADDO, output rgb3 );
  wire   VCCI;

  BB_B_B \rgb_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb3) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_4_ ( input PADDO, output rgb4 );
  wire   VCCI;

  BB_B_B \rgb_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb4) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_5_ ( input PADDO, output rgb5 );
  wire   VCCI;

  BB_B_B \rgb_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb5) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule
