Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date             : Tue Nov 30 00:13:41 2021
| Host             : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command          : report_power -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/r2_FFT/r2_FFT_ED97_5_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_power_synth.rpt
| Design           : implementedSystem_toplevel_wrapper
| Device           : xcvu13p-fhga2104-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.556        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.580        |
| Device Static (W)        | 2.977        |
| Effective TJA (C/W)      | 0.5          |
| Max Ambient (C)          | 97.5         |
| Junction Temperature (C) | 27.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.156 |        3 |       --- |             --- |
| CLB Logic               |     0.548 |    39600 |       --- |             --- |
|   LUT as Logic          |     0.422 |    13774 |   1728000 |            0.80 |
|   LUT as Shift Register |     0.079 |     1062 |    791040 |            0.13 |
|   Register              |     0.044 |    18481 |   3456000 |            0.53 |
|   CARRY8                |     0.003 |      234 |    216000 |            0.11 |
|   Others                |     0.000 |      571 |       --- |             --- |
|   F7/F8 Muxes           |     0.000 |     2303 |   1728000 |            0.13 |
| Signals                 |     0.788 |    27878 |       --- |             --- |
| DSPs                    |     0.030 |       20 |     12288 |            0.16 |
| I/O                     |     0.057 |      103 |       832 |           12.38 |
| Static Power            |     2.977 |          |           |                 |
| Total                   |     4.556 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.850 |     2.970 |       1.792 |      1.178 |
| Vccint_io  |       0.850 |     0.145 |       0.003 |      0.142 |
| Vccbram    |       0.850 |     0.021 |       0.000 |      0.021 |
| Vccaux     |       1.800 |     0.884 |       0.000 |      0.884 |
| Vccaux_io  |       1.800 |     0.115 |       0.011 |      0.104 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.020 |       0.020 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.032 |       0.000 |      0.032 |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.7                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |             4.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| implementedSystem_toplevel_wrapper |     1.580 |
|   DUT                              |     1.502 |
|     Add117_impl_instance           |     0.009 |
|       FPAddSubOp_instance          |     0.009 |
|         LZC_component              |     0.004 |
|         fracAdder                  |     0.001 |
|     Add11_impl_instance            |     0.008 |
|       FPAddSubOp_instance          |     0.008 |
|         LZC_component              |     0.004 |
|         fracAdder                  |     0.001 |
|     Add129_impl_instance           |     0.011 |
|       FPAddSubOp_instance          |     0.011 |
|         LZC_component              |     0.005 |
|         fracAdder                  |     0.002 |
|     Add2_impl_instance             |     0.009 |
|       FPAddSubOp_instance          |     0.009 |
|         LZC_component              |     0.004 |
|         fracAdder                  |     0.001 |
|     Add31_impl_instance            |     0.009 |
|       FPAddSubOp_instance          |     0.009 |
|         LZC_component              |     0.004 |
|         fracAdder                  |     0.001 |
|     Add7_impl_instance             |     0.009 |
|       FPAddSubOp_instance          |     0.009 |
|         LZC_component              |     0.004 |
|         fracAdder                  |     0.001 |
|     Delay10No7_instance            |    <0.001 |
|     Delay11No10_instance           |    <0.001 |
|     Delay11No3_instance            |    <0.001 |
|     Delay13No7_instance            |    <0.001 |
|     Delay16No6_instance            |     0.004 |
|     Delay16No9_instance            |     0.004 |
|     Delay18No1_instance            |    <0.001 |
|     Delay19No2_instance            |    <0.001 |
|     Delay19No4_instance            |     0.001 |
|     Delay1No10_instance            |     0.003 |
|     Delay1No11_instance            |     0.002 |
|     Delay1No12_instance            |     0.003 |
|     Delay1No16_instance            |     0.007 |
|     Delay1No17_instance            |     0.004 |
|     Delay1No18_instance            |     0.005 |
|     Delay1No19_instance            |     0.010 |
|     Delay1No1_instance             |     0.002 |
|     Delay1No23_instance            |     0.003 |
|     Delay1No25_instance            |     0.004 |
|     Delay1No26_instance            |     0.003 |
|     Delay1No28_instance            |     0.003 |
|     Delay1No2_instance             |     0.002 |
|     Delay1No31_instance            |     0.001 |
|     Delay1No32_instance            |     0.006 |
|     Delay1No33_instance            |     0.008 |
|     Delay1No34_instance            |     0.006 |
|     Delay1No35_instance            |     0.008 |
|     Delay1No36_instance            |     0.006 |
|     Delay1No37_instance            |     0.008 |
|     Delay1No38_instance            |     0.006 |
|     Delay1No39_instance            |     0.008 |
|     Delay1No3_instance             |     0.006 |
|     Delay1No40_instance            |     0.006 |
|     Delay1No41_instance            |     0.010 |
|     Delay1No42_instance            |     0.006 |
|     Delay1No43_instance            |     0.009 |
|     Delay1No44_instance            |    <0.001 |
|     Delay1No45_instance            |     0.001 |
|     Delay1No46_instance            |    <0.001 |
|     Delay1No47_instance            |     0.001 |
|     Delay1No48_instance            |     0.006 |
|     Delay1No49_instance            |     0.009 |
|     Delay1No50_instance            |    <0.001 |
|     Delay1No51_instance            |     0.001 |
|     Delay1No52_instance            |    <0.001 |
|     Delay1No53_instance            |    <0.001 |
|     Delay1No54_instance            |    <0.001 |
|     Delay1No55_instance            |    <0.001 |
|     Delay1No56_instance            |     0.006 |
|     Delay1No57_instance            |     0.011 |
|     Delay1No58_instance            |     0.001 |
|     Delay1No59_instance            |    <0.001 |
|     Delay1No60_instance            |    <0.001 |
|     Delay1No61_instance            |     0.001 |
|     Delay1No62_instance            |    <0.001 |
|     Delay1No63_instance            |     0.001 |
|     Delay1No64_instance            |    <0.001 |
|     Delay1No65_instance            |     0.001 |
|     Delay1No66_instance            |     0.005 |
|     Delay1No67_instance            |     0.008 |
|     Delay1No68_instance            |     0.001 |
|     Delay1No69_instance            |     0.001 |
|     Delay1No70_instance            |     0.005 |
|     Delay1No71_instance            |     0.007 |
|     Delay1No72_instance            |     0.005 |
|     Delay1No73_instance            |     0.008 |
|     Delay1No74_instance            |     0.006 |
|     Delay1No75_instance            |     0.009 |
|     Delay1No7_instance             |     0.003 |
|     Delay1No8_instance             |     0.002 |
|     Delay1No_instance              |     0.004 |
|     Delay20No14_instance           |     0.004 |
|     Delay20No6_instance            |     0.004 |
|     Delay20No8_instance            |     0.002 |
|     Delay21No12_instance           |     0.002 |
|     Delay21No13_instance           |     0.003 |
|     Delay21No2_instance            |    <0.001 |
|     Delay21No8_instance            |     0.002 |
|     Delay21No9_instance            |    <0.001 |
|     Delay21No_instance             |     0.001 |
|     Delay25No1_instance            |     0.004 |
|     Delay25No5_instance            |    <0.001 |
|     Delay25No_instance             |     0.004 |
|     Delay2No10_instance            |    <0.001 |
|     Delay2No11_instance            |    <0.001 |
|     Delay2No13_instance            |    <0.001 |
|     Delay2No14_instance            |    <0.001 |
|     Delay2No16_instance            |    <0.001 |
|     Delay2No17_instance            |    <0.001 |
|     Delay2No1_instance             |    <0.001 |
|     Delay2No2_instance             |    <0.001 |
|     Delay2No4_instance             |    <0.001 |
|     Delay2No5_instance             |    <0.001 |
|     Delay2No7_instance             |    <0.001 |
|     Delay2No8_instance             |    <0.001 |
|     Delay2No9_instance             |    <0.001 |
|     Delay2No_instance              |    <0.001 |
|     Delay33No4_instance            |    <0.001 |
|     Delay37No4_instance            |    <0.001 |
|     Delay3No2_instance             |    <0.001 |
|     Delay3No3_instance             |    <0.001 |
|     Delay3No8_instance             |    <0.001 |
|     Delay3No9_instance             |    <0.001 |
|     Delay40No8_instance            |    <0.001 |
|     Delay41No_instance             |    <0.001 |
|     Delay42No1_instance            |    <0.001 |
|     Delay42No2_instance            |    <0.001 |
|     Delay42No_instance             |    <0.001 |
|     Delay44No1_instance            |    <0.001 |
|     Delay44No2_instance            |    <0.001 |
|     Delay44No_instance             |    <0.001 |
|     Delay45No_instance             |    <0.001 |
|     Delay4No1_instance             |    <0.001 |
|     Delay4No_instance              |    <0.001 |
|     Delay55No_instance             |    <0.001 |
|     Delay59No1_instance            |    <0.001 |
|     Delay59No4_instance            |    <0.001 |
|     Delay5No1_instance             |    <0.001 |
|     Delay5No2_instance             |     0.002 |
|     Delay5No3_instance             |    <0.001 |
|     Delay5No_instance              |     0.002 |
|     Delay6No1_instance             |     0.002 |
|     Delay6No2_instance             |     0.002 |
|     Delay6No3_instance             |     0.002 |
|     Delay6No_instance              |     0.002 |
|     Delay74No2_instance            |    <0.001 |
|     Delay74No3_instance            |    <0.001 |
|     Delay74No_instance             |    <0.001 |
|     Delay8No7_instance             |    <0.001 |
|     Delay9No16_instance            |    <0.001 |
|     Delay9No6_instance             |    <0.001 |
|     MUX_Add117_impl_0_instance     |     0.006 |
|     MUX_Add117_impl_1_instance     |     0.007 |
|     MUX_Add11_impl_0_instance      |     0.010 |
|     MUX_Add11_impl_1_instance      |     0.007 |
|     MUX_Add129_impl_0_instance     |     0.009 |
|     MUX_Add129_impl_1_instance     |     0.007 |
|     MUX_Add2_impl_0_instance       |     0.011 |
|     MUX_Add2_impl_1_instance       |     0.010 |
|     MUX_Add31_impl_0_instance      |     0.009 |
|     MUX_Add31_impl_1_instance      |     0.007 |
|     MUX_Add7_impl_0_instance       |     0.012 |
|     MUX_Add7_impl_1_instance       |     0.012 |
|     MUX_Product10_impl_0_instance  |     0.006 |
|     MUX_Product10_impl_1_instance  |     0.010 |
|     MUX_Product123_impl_0_instance |     0.005 |
|     MUX_Product123_impl_1_instance |     0.005 |
|     MUX_Product17_impl_0_instance  |     0.003 |
|     MUX_Product17_impl_1_instance  |     0.012 |
|     MUX_Product22_impl_0_instance  |     0.003 |
|     MUX_Product22_impl_1_instance  |     0.007 |
|     MUX_Product27_impl_0_instance  |     0.006 |
|     MUX_Product27_impl_1_instance  |     0.008 |
|     MUX_Product31_impl_1_instance  |     0.008 |
|     MUX_Product32_impl_0_instance  |     0.005 |
|     MUX_Product32_impl_1_instance  |     0.008 |
|     MUX_Product35_impl_0_instance  |     0.007 |
|     MUX_Product35_impl_1_instance  |     0.009 |
|     MUX_Product37_impl_0_instance  |     0.006 |
|     MUX_Product37_impl_1_instance  |     0.008 |
|     MUX_Product4_impl_1_instance   |     0.010 |
|     MUX_Subtract23_impl_0_instance |     0.008 |
|     MUX_Subtract23_impl_1_instance |     0.007 |
|     MUX_Subtract24_impl_0_instance |     0.011 |
|     MUX_Subtract24_impl_1_instance |     0.007 |
|     MUX_Subtract2_impl_0_instance  |     0.011 |
|     MUX_Subtract2_impl_1_instance  |     0.011 |
|     MUX_Subtract31_impl_0_instance |     0.005 |
|     MUX_Subtract31_impl_1_instance |     0.005 |
|     MUX_Subtract6_impl_0_instance  |     0.011 |
|     MUX_Subtract6_impl_1_instance  |     0.011 |
|     MUX_Subtract8_impl_0_instance  |     0.007 |
|     MUX_Subtract8_impl_1_instance  |     0.008 |
|     ModCount201_instance           |     0.116 |
|     Product10_impl_instance        |     0.007 |
|       SignificandMultiplication    |     0.004 |
|     Product123_impl_instance       |     0.007 |
|       SignificandMultiplication    |     0.005 |
|     Product17_impl_instance        |     0.007 |
|       SignificandMultiplication    |     0.005 |
|     Product22_impl_instance        |     0.006 |
|       SignificandMultiplication    |     0.004 |
|     Product27_impl_instance        |     0.007 |
|       SignificandMultiplication    |     0.005 |
|     Product31_impl_instance        |     0.006 |
|       SignificandMultiplication    |     0.004 |
|     Product32_impl_instance        |     0.007 |
|       SignificandMultiplication    |     0.004 |
|     Product35_impl_instance        |     0.007 |
|       SignificandMultiplication    |     0.005 |
|     Product37_impl_instance        |     0.007 |
|       SignificandMultiplication    |     0.005 |
|     Product4_impl_instance         |     0.006 |
|       SignificandMultiplication    |     0.004 |
|     SharedReg100_instance          |     0.002 |
|     SharedReg101_instance          |     0.002 |
|     SharedReg102_instance          |     0.003 |
|     SharedReg103_instance          |     0.002 |
|     SharedReg104_instance          |     0.005 |
|     SharedReg105_instance          |    <0.001 |
|     SharedReg106_instance          |     0.006 |
|     SharedReg107_instance          |     0.001 |
|     SharedReg108_instance          |     0.001 |
|     SharedReg109_instance          |     0.003 |
|     SharedReg10_instance           |    <0.001 |
|     SharedReg110_instance          |     0.003 |
|     SharedReg111_instance          |     0.005 |
|     SharedReg112_instance          |     0.005 |
|     SharedReg113_instance          |     0.004 |
|     SharedReg114_instance          |     0.002 |
|     SharedReg115_instance          |     0.002 |
|     SharedReg116_instance          |     0.002 |
|     SharedReg117_instance          |     0.004 |
|     SharedReg118_instance          |    <0.001 |
|     SharedReg119_instance          |     0.002 |
|     SharedReg11_instance           |    <0.001 |
|     SharedReg120_instance          |     0.005 |
|     SharedReg121_instance          |     0.001 |
|     SharedReg122_instance          |     0.005 |
|     SharedReg123_instance          |     0.002 |
|     SharedReg124_instance          |    <0.001 |
|     SharedReg125_instance          |     0.001 |
|     SharedReg126_instance          |     0.005 |
|     SharedReg127_instance          |     0.002 |
|     SharedReg128_instance          |    <0.001 |
|     SharedReg129_instance          |     0.001 |
|     SharedReg12_instance           |    <0.001 |
|     SharedReg130_instance          |     0.002 |
|     SharedReg131_instance          |     0.002 |
|     SharedReg132_instance          |     0.010 |
|     SharedReg134_instance          |     0.001 |
|     SharedReg135_instance          |    <0.001 |
|     SharedReg136_instance          |     0.003 |
|     SharedReg137_instance          |     0.004 |
|     SharedReg138_instance          |     0.004 |
|     SharedReg139_instance          |     0.004 |
|     SharedReg13_instance           |    <0.001 |
|     SharedReg140_instance          |     0.005 |
|     SharedReg141_instance          |     0.002 |
|     SharedReg142_instance          |     0.001 |
|     SharedReg143_instance          |     0.001 |
|     SharedReg144_instance          |     0.003 |
|     SharedReg145_instance          |     0.004 |
|     SharedReg146_instance          |     0.003 |
|     SharedReg147_instance          |     0.005 |
|     SharedReg148_instance          |     0.001 |
|     SharedReg149_instance          |     0.001 |
|     SharedReg14_instance           |     0.002 |
|     SharedReg150_instance          |     0.001 |
|     SharedReg151_instance          |     0.004 |
|     SharedReg152_instance          |     0.004 |
|     SharedReg153_instance          |     0.005 |
|     SharedReg154_instance          |     0.002 |
|     SharedReg155_instance          |     0.005 |
|     SharedReg156_instance          |     0.001 |
|     SharedReg157_instance          |     0.001 |
|     SharedReg158_instance          |     0.003 |
|     SharedReg159_instance          |     0.001 |
|     SharedReg15_instance           |     0.002 |
|     SharedReg160_instance          |     0.004 |
|     SharedReg161_instance          |     0.002 |
|     SharedReg162_instance          |     0.004 |
|     SharedReg163_instance          |    <0.001 |
|     SharedReg164_instance          |     0.002 |
|     SharedReg165_instance          |     0.002 |
|     SharedReg166_instance          |     0.001 |
|     SharedReg167_instance          |     0.005 |
|     SharedReg168_instance          |     0.005 |
|     SharedReg169_instance          |     0.008 |
|     SharedReg16_instance           |    <0.001 |
|     SharedReg171_instance          |     0.004 |
|     SharedReg172_instance          |     0.004 |
|     SharedReg173_instance          |     0.005 |
|     SharedReg174_instance          |    <0.001 |
|     SharedReg175_instance          |     0.003 |
|     SharedReg176_instance          |     0.001 |
|     SharedReg177_instance          |    <0.001 |
|     SharedReg178_instance          |     0.001 |
|     SharedReg179_instance          |     0.007 |
|     SharedReg17_instance           |    <0.001 |
|     SharedReg182_instance          |    <0.001 |
|     SharedReg183_instance          |     0.002 |
|     SharedReg184_instance          |     0.005 |
|     SharedReg185_instance          |     0.003 |
|     SharedReg186_instance          |     0.002 |
|     SharedReg187_instance          |     0.007 |
|     SharedReg18_instance           |    <0.001 |
|     SharedReg190_instance          |     0.003 |
|     SharedReg191_instance          |     0.005 |
|     SharedReg192_instance          |     0.006 |
|     SharedReg193_instance          |     0.006 |
|     SharedReg195_instance          |     0.001 |
|     SharedReg196_instance          |     0.002 |
|     SharedReg197_instance          |     0.004 |
|     SharedReg198_instance          |    <0.001 |
|     SharedReg19_instance           |     0.002 |
|     SharedReg1_instance            |    <0.001 |
|     SharedReg200_instance          |    <0.001 |
|     SharedReg202_instance          |    <0.001 |
|     SharedReg204_instance          |    <0.001 |
|     SharedReg205_instance          |    <0.001 |
|     SharedReg208_instance          |    <0.001 |
|     SharedReg209_instance          |    <0.001 |
|     SharedReg20_instance           |     0.001 |
|     SharedReg210_instance          |    <0.001 |
|     SharedReg212_instance          |    <0.001 |
|     SharedReg213_instance          |    <0.001 |
|     SharedReg214_instance          |    <0.001 |
|     SharedReg216_instance          |    <0.001 |
|     SharedReg218_instance          |    <0.001 |
|     SharedReg21_instance           |    <0.001 |
|     SharedReg220_instance          |    <0.001 |
|     SharedReg222_instance          |    <0.001 |
|     SharedReg226_instance          |    <0.001 |
|     SharedReg22_instance           |    <0.001 |
|     SharedReg230_instance          |    <0.001 |
|     SharedReg231_instance          |    <0.001 |
|     SharedReg234_instance          |    <0.001 |
|     SharedReg238_instance          |    <0.001 |
|     SharedReg239_instance          |    <0.001 |
|     SharedReg23_instance           |    <0.001 |
|     SharedReg247_instance          |    <0.001 |
|     SharedReg249_instance          |    <0.001 |
|     SharedReg24_instance           |    <0.001 |
|     SharedReg250_instance          |    <0.001 |
|     SharedReg255_instance          |    <0.001 |
|     SharedReg258_instance          |    <0.001 |
|     SharedReg25_instance           |     0.001 |
|     SharedReg261_instance          |    <0.001 |
|     SharedReg26_instance           |    <0.001 |
|     SharedReg276_instance          |    <0.001 |
|     SharedReg27_instance           |    <0.001 |
|     SharedReg281_instance          |    <0.001 |
|     SharedReg282_instance          |    <0.001 |
|     SharedReg28_instance           |    <0.001 |
|     SharedReg292_instance          |    <0.001 |
|     SharedReg293_instance          |    <0.001 |
|     SharedReg29_instance           |    <0.001 |
|     SharedReg2_instance            |    <0.001 |
|     SharedReg30_instance           |     0.002 |
|     SharedReg31_instance           |     0.002 |
|     SharedReg32_instance           |     0.004 |
|     SharedReg35_instance           |    <0.001 |
|     SharedReg36_instance           |     0.001 |
|     SharedReg37_instance           |     0.001 |
|     SharedReg38_instance           |     0.004 |
|     SharedReg39_instance           |    <0.001 |
|     SharedReg3_instance            |     0.002 |
|     SharedReg40_instance           |     0.002 |
|     SharedReg41_instance           |     0.005 |
|     SharedReg44_instance           |     0.002 |
|     SharedReg45_instance           |     0.002 |
|     SharedReg46_instance           |     0.004 |
|     SharedReg47_instance           |     0.001 |
|     SharedReg48_instance           |     0.004 |
|     SharedReg49_instance           |     0.001 |
|     SharedReg4_instance            |     0.001 |
|     SharedReg50_instance           |    <0.001 |
|     SharedReg51_instance           |     0.006 |
|     SharedReg53_instance           |     0.004 |
|     SharedReg54_instance           |     0.002 |
|     SharedReg55_instance           |     0.005 |
|     SharedReg56_instance           |     0.002 |
|     SharedReg57_instance           |     0.004 |
|     SharedReg58_instance           |     0.002 |
|     SharedReg59_instance           |     0.002 |
|     SharedReg5_instance            |    <0.001 |
|     SharedReg60_instance           |    <0.001 |
|     SharedReg61_instance           |     0.006 |
|     SharedReg62_instance           |     0.002 |
|     SharedReg63_instance           |     0.001 |
|     SharedReg64_instance           |     0.002 |
|     SharedReg65_instance           |     0.002 |
|     SharedReg66_instance           |     0.002 |
|     SharedReg67_instance           |    <0.001 |
|     SharedReg68_instance           |     0.003 |
|     SharedReg69_instance           |     0.006 |
|     SharedReg6_instance            |    <0.001 |
|     SharedReg70_instance           |     0.007 |
|     SharedReg72_instance           |     0.002 |
|     SharedReg73_instance           |     0.001 |
|     SharedReg74_instance           |     0.001 |
|     SharedReg75_instance           |     0.005 |
|     SharedReg76_instance           |     0.003 |
|     SharedReg77_instance           |     0.002 |
|     SharedReg78_instance           |     0.010 |
|     SharedReg79_instance           |     0.004 |
|     SharedReg7_instance            |    <0.001 |
|     SharedReg80_instance           |     0.003 |
|     SharedReg81_instance           |     0.004 |
|     SharedReg82_instance           |     0.004 |
|     SharedReg83_instance           |     0.002 |
|     SharedReg84_instance           |     0.002 |
|     SharedReg85_instance           |     0.003 |
|     SharedReg86_instance           |     0.003 |
|     SharedReg87_instance           |     0.005 |
|     SharedReg88_instance           |     0.005 |
|     SharedReg89_instance           |     0.004 |
|     SharedReg8_instance            |    <0.001 |
|     SharedReg90_instance           |     0.002 |
|     SharedReg91_instance           |     0.001 |
|     SharedReg92_instance           |     0.001 |
|     SharedReg93_instance           |     0.003 |
|     SharedReg94_instance           |     0.003 |
|     SharedReg95_instance           |     0.005 |
|     SharedReg96_instance           |     0.005 |
|     SharedReg97_instance           |     0.003 |
|     SharedReg98_instance           |     0.009 |
|     SharedReg9_instance            |     0.001 |
|     SharedReg_instance             |    <0.001 |
|     Subtract23_impl_instance       |     0.008 |
|       FPAddSubOp_instance          |     0.008 |
|         LZC_component              |     0.004 |
|         fracAdder                  |     0.001 |
|     Subtract24_impl_instance       |     0.009 |
|       FPAddSubOp_instance          |     0.009 |
|         LZC_component              |     0.004 |
|         fracAdder                  |     0.001 |
|     Subtract2_impl_instance        |     0.009 |
|       FPAddSubOp_instance          |     0.009 |
|         LZC_component              |     0.004 |
|         fracAdder                  |     0.001 |
|     Subtract31_impl_instance       |     0.011 |
|       FPAddSubOp_instance          |     0.011 |
|         LZC_component              |     0.006 |
|         fracAdder                  |     0.001 |
|     Subtract6_impl_instance        |     0.010 |
|       FPAddSubOp_instance          |     0.010 |
|         LZC_component              |     0.004 |
|         fracAdder                  |     0.002 |
|     Subtract8_impl_instance        |     0.008 |
|       FPAddSubOp_instance          |     0.008 |
|         LZC_component              |     0.004 |
|         fracAdder                  |     0.001 |
|     x0_im_instance                 |    <0.001 |
|     x0_re_instance                 |    <0.001 |
|     y15_im_instance                |    <0.001 |
|   clk_IBUF_inst                    |    <0.001 |
|   output_select_IBUF[0]_inst       |    <0.001 |
|   output_select_IBUF[1]_inst       |    <0.001 |
|   output_select_IBUF[2]_inst       |    <0.001 |
|   output_select_IBUF[3]_inst       |    <0.001 |
|   output_select_IBUF[4]_inst       |    <0.001 |
|   rst_IBUF_inst                    |    <0.001 |
|   shared_input_IBUF[0]_inst        |    <0.001 |
|   shared_input_IBUF[10]_inst       |    <0.001 |
|   shared_input_IBUF[11]_inst       |    <0.001 |
|   shared_input_IBUF[12]_inst       |    <0.001 |
|   shared_input_IBUF[13]_inst       |    <0.001 |
|   shared_input_IBUF[14]_inst       |    <0.001 |
|   shared_input_IBUF[15]_inst       |    <0.001 |
|   shared_input_IBUF[16]_inst       |    <0.001 |
|   shared_input_IBUF[17]_inst       |    <0.001 |
|   shared_input_IBUF[18]_inst       |    <0.001 |
|   shared_input_IBUF[19]_inst       |    <0.001 |
|   shared_input_IBUF[1]_inst        |    <0.001 |
|   shared_input_IBUF[20]_inst       |    <0.001 |
|   shared_input_IBUF[21]_inst       |    <0.001 |
|   shared_input_IBUF[22]_inst       |    <0.001 |
|   shared_input_IBUF[23]_inst       |    <0.001 |
|   shared_input_IBUF[24]_inst       |    <0.001 |
|   shared_input_IBUF[25]_inst       |    <0.001 |
|   shared_input_IBUF[26]_inst       |    <0.001 |
|   shared_input_IBUF[27]_inst       |    <0.001 |
|   shared_input_IBUF[28]_inst       |    <0.001 |
|   shared_input_IBUF[29]_inst       |    <0.001 |
|   shared_input_IBUF[2]_inst        |    <0.001 |
|   shared_input_IBUF[30]_inst       |    <0.001 |
|   shared_input_IBUF[31]_inst       |    <0.001 |
|   shared_input_IBUF[3]_inst        |    <0.001 |
|   shared_input_IBUF[4]_inst        |    <0.001 |
|   shared_input_IBUF[5]_inst        |    <0.001 |
|   shared_input_IBUF[6]_inst        |    <0.001 |
|   shared_input_IBUF[7]_inst        |    <0.001 |
|   shared_input_IBUF[8]_inst        |    <0.001 |
|   shared_input_IBUF[9]_inst        |    <0.001 |
|   x0_im_enable_IBUF_inst           |    <0.001 |
|   x0_re_enable_IBUF_inst           |    <0.001 |
|   x10_im_enable_IBUF_inst          |    <0.001 |
|   x10_re_enable_IBUF_inst          |    <0.001 |
|   x11_im_enable_IBUF_inst          |    <0.001 |
|   x11_re_enable_IBUF_inst          |    <0.001 |
|   x12_im_enable_IBUF_inst          |    <0.001 |
|   x12_re_enable_IBUF_inst          |    <0.001 |
|   x13_im_enable_IBUF_inst          |    <0.001 |
|   x13_re_enable_IBUF_inst          |    <0.001 |
|   x14_im_enable_IBUF_inst          |    <0.001 |
|   x14_re_enable_IBUF_inst          |    <0.001 |
|   x15_im_enable_IBUF_inst          |    <0.001 |
|   x15_re_enable_IBUF_inst          |    <0.001 |
|   x1_im_enable_IBUF_inst           |    <0.001 |
|   x1_re_enable_IBUF_inst           |    <0.001 |
|   x2_im_enable_IBUF_inst           |    <0.001 |
|   x2_re_enable_IBUF_inst           |    <0.001 |
|   x3_im_enable_IBUF_inst           |    <0.001 |
|   x3_re_enable_IBUF_inst           |    <0.001 |
|   x4_im_enable_IBUF_inst           |    <0.001 |
|   x4_re_enable_IBUF_inst           |    <0.001 |
|   x5_im_enable_IBUF_inst           |    <0.001 |
|   x5_re_enable_IBUF_inst           |    <0.001 |
|   x6_im_enable_IBUF_inst           |    <0.001 |
|   x6_re_enable_IBUF_inst           |    <0.001 |
|   x7_im_enable_IBUF_inst           |    <0.001 |
|   x7_re_enable_IBUF_inst           |    <0.001 |
|   x8_im_enable_IBUF_inst           |    <0.001 |
|   x8_re_enable_IBUF_inst           |    <0.001 |
|   x9_im_enable_IBUF_inst           |    <0.001 |
|   x9_re_enable_IBUF_inst           |    <0.001 |
+------------------------------------+-----------+


