[11/14 23:57:37      0s] 
[11/14 23:57:37      0s] Cadence Innovus(TM) Implementation System.
[11/14 23:57:37      0s] Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/14 23:57:37      0s] 
[11/14 23:57:37      0s] Version:	v22.33-s094_1, built Fri Aug 25 16:48:21 PDT 2023
[11/14 23:57:37      0s] Options:	
[11/14 23:57:37      0s] Date:		Thu Nov 14 23:57:37 2024
[11/14 23:57:37      0s] Host:		cae-europractice1.othr.de (x86_64 w/Linux 5.15.0-210.163.7.el8uek.x86_64) (1core*16cpus*AMD Ryzen Threadripper PRO 5975WX 32-Cores 512KB)
[11/14 23:57:37      0s] OS:		Oracle Linux Server 8.10
[11/14 23:57:37      0s] 
[11/14 23:57:37      0s] License:
[11/14 23:57:37      0s] 		[23:57:37.434140] Configured Lic search path (21.01-s002): 5280@hs-lic3.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:

[11/14 23:57:37      0s] 		invs	Innovus Implementation System	22.1	checkout succeeded
[11/14 23:57:37      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/14 23:58:03     13s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v22.33-s094_1 (64bit) 08/25/2023 16:48 (Linux 3.10.0-693.el7.x86_64)
[11/14 23:58:05     15s] @(#)CDS: NanoRoute 22.33-s094_1 NR230808-0153/22_13-UB (database version 18.20.615_1) {superthreading v2.20}
[11/14 23:58:05     15s] @(#)CDS: AAE 22.13-s029 (64bit) 08/25/2023 (Linux 3.10.0-693.el7.x86_64)
[11/14 23:58:05     15s] @(#)CDS: CTE 22.13-s030_1 () Aug 22 2023 02:51:11 ( )
[11/14 23:58:05     15s] @(#)CDS: SYNTECH 22.13-s015_1 () Aug 20 2023 22:21:55 ( )
[11/14 23:58:05     15s] @(#)CDS: CPE v22.13-s082
[11/14 23:58:05     15s] @(#)CDS: IQuantus/TQuantus 21.2.2-s211 (64bit) Tue Jun 20 22:12:10 PDT 2023 (Linux 3.10.0-693.el7.x86_64)
[11/14 23:58:05     15s] @(#)CDS: OA 22.60-p088 Tue Mar 21 03:05:14 2023
[11/14 23:58:05     15s] @(#)CDS: SGN 22.20-d001 (02-Jan-2023) (64 bit executable, TkQt5.9.1)
[11/14 23:58:05     15s] @(#)CDS: RCDB 11.15.0
[11/14 23:58:05     15s] @(#)CDS: STYLUS 22.11-s006_1 (04/03/2023 03:37 PDT)
[11/14 23:58:05     15s] @(#)CDS: IntegrityPlanner-22.13-12028 (22.13) (2023-07-13 13:54:54+0800)
[11/14 23:58:05     15s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_274775_cae-europractice1.othr.de_cae1_eY8Zci.

[11/14 23:58:05     15s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[11/14 23:58:06     16s] 
[11/14 23:58:06     16s] **INFO:  MMMC transition support version v31-84 
[11/14 23:58:06     16s] 
[11/14 23:58:06     16s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/14 23:58:06     16s] <CMD> suppressMessage ENCEXT-2799
[11/14 23:58:06     16s] <CMD> getVersion
[11/14 23:58:06     16s] <CMD> getVersion
[11/14 23:58:07     16s] <CMD> getVersion
[11/14 23:58:07     16s] <CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[11/14 23:58:08     17s] [INFO] Loading Pegasus 23.11 fill procedures
[11/14 23:58:08     17s] <CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[11/14 23:58:08     17s] <CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[11/14 23:58:08     17s] <CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[11/14 23:58:08     17s] <CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[11/14 23:58:08     17s] <CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
[11/14 23:58:08     17s] <CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
[11/14 23:58:09     17s] <CMD> win
[11/14 23:58:09     17s] <CMD> set enc_check_rename_command_name 1
[11/14 23:58:27     19s] <CMD> set ::DelayCal::PersistentAaeDataExist 1
[11/14 23:58:27     19s] <CMD> set ::DelayCal::PrerouteDcFastMode 1
[11/14 23:58:27     19s] <CMD> set ::MSV::initSNetPrimarySNetDone 1
[11/14 23:58:27     19s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/14 23:58:27     19s] <CMD> get_message -id GLOBAL-100 -suppress
[11/14 23:58:27     19s] <CMD> get_message -id GLOBAL-100 -suppress
[11/14 23:58:27     19s] <CMD> set _timing_enable_backward_compatible_parallel_arcs 0
[11/14 23:58:27     19s] <CMD> set dbgDualViewAwareXTree 1
[11/14 23:58:27     19s] <CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
[11/14 23:58:27     19s] <CMD> set dbgSupportPGTermUdm 1
[11/14 23:58:27     19s] <CMD> set dcgHonorSignalNetNDR 1
[11/14 23:58:27     19s] <CMD> set defHierChar /
[11/14 23:58:27     19s] Set Default Input Pin Transition as 0.1 ps.
[11/14 23:58:27     19s] <CMD> set delaycal_input_transition_delay 0.1ps
[11/14 23:58:27     19s] <CMD> set delaycal_use_ideal_delay_for_clk_in_all_mode 1
[11/14 23:58:27     19s] <CMD> set distributed_client_message_echo 1
[11/14 23:58:27     19s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[11/14 23:58:27     19s] <CMD> set edi_pe::pegPreRouteXcapTimeCriticalityScale 0.0016
[11/14 23:58:27     19s] <CMD> set edi_pe::pegUnassignedWHLRatio 0.2341
[11/14 23:58:27     19s] <CMD> set edi_pe::pegWireCapacityRatio 0.3378
[11/14 23:58:27     19s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[11/14 23:58:27     19s] <CMD> set enc_check_rename_command_name 1
[11/14 23:58:27     19s] <CMD> set enc_enable_print_mode_command_reset_options 1
[11/14 23:58:27     19s] <CMD> set floorplan_default_site 18T
[11/14 23:58:27     19s] <CMD> set fpIsMaxIoHeight 0
[11/14 23:58:27     19s] <CMD> set gpsPrivate::oigCGFixOutOfCoreChannels 1
[11/14 23:58:27     19s] <CMD> set gpsPrivate::oigPBAwareTopoMode 23
[11/14 23:58:27     19s] <CMD> set gpsPrivate::oigTopoBCMode 0
[11/14 23:58:27     19s] <CMD> set gpsPrivate::oigTopoUseBABInTopLvlNodesInOCP 1
[11/14 23:58:27     19s] <CMD> set gpsPrivate::oigUseNewMaxBufDistAPI 1
[11/14 23:58:27     19s] <CMD> set init_design_uniquify 1
[11/14 23:58:27     19s] <CMD> set init_gnd_net VSS
[11/14 23:58:27     19s] <CMD> set init_lef_file {techlef/sky130_osu_sc_18T.tlef lef/sky130_osu_sc_18T_hs.lef lef/sky130_osu_sc_18T_ls.lef lef/sky130_fd_io.lef lef/sky130_osu_sc_18T_ms.lef}
[11/14 23:58:27     19s] <CMD> set init_mmmc_file Fabric.view
[11/14 23:58:27     19s] <CMD> set init_original_verilog_files SRC/post_synth_fabric_netlist.v
[11/14 23:58:27     19s] <CMD> set init_pwr_net VDD
[11/14 23:58:27     19s] <CMD> set init_top_cell fpga_top
[11/14 23:58:27     19s] <CMD> set init_verilog SRC/post_synth_fabric_netlist.v
[11/14 23:58:27     19s] <CMD> get_message -id GLOBAL-100 -suppress
[11/14 23:58:27     19s] <CMD> get_message -id GLOBAL-100 -suppress
[11/14 23:58:27     19s] <CMD> set latch_time_borrow_mode max_borrow
[11/14 23:58:27     19s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str {Clock Gates}} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str {Clock Gates}} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str {Clock Gates}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}}}}}} {!!map {id {!!str power_clock_gating_histograms_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.fanout.clock_gates.hst} title {!!str {Clock Gates}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.flops.hst} title {!!str {Gated Flops}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.bits.hst} title {!!str {Gated Bits}} group {!!str {Fanout Distribution}}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[11/14 23:58:27     19s] <CMD> set pegDefaultResScaleFactor 1
[11/14 23:58:27     19s] <CMD> set pegDetailResScaleFactor 1
[11/14 23:58:27     19s] <CMD> set pegEnableDualViewForTQuantus 1
[11/14 23:58:27     19s] <CMD> set ptngPAMaxRouteLayer 5
[11/14 23:58:27     19s] <CMD> get_message -id GLOBAL-100 -suppress
[11/14 23:58:27     19s] <CMD> get_message -id GLOBAL-100 -suppress
[11/14 23:58:27     19s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[11/14 23:58:27     19s] **WARN: (IMPUDM-33):	Global variable "soceUseIdealDelayForClkInAllMode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[11/14 23:58:27     19s] <CMD> set soceUseIdealDelayForClkInAllMode 1
[11/14 23:58:27     19s] <CMD> set spgEnableMacroLayerMaskShift 1
[11/14 23:58:27     19s] <CMD> set spgLimitedSearchRadius 1
[11/14 23:58:27     19s] <CMD> set spgUnflattenIlmInCheckPlace 2
[11/14 23:58:27     19s] <CMD> get_message -id GLOBAL-100 -suppress
[11/14 23:58:27     19s] <CMD> get_message -id GLOBAL-100 -suppress
[11/14 23:58:27     19s] <CMD> set timing_enable_latch_borrow_mode_for_si_snalysis 1
[11/14 23:58:27     19s] <CMD> set timing_library_ca_derate_data_consistency 0
[11/14 23:58:27     19s] <CMD> get_message -id GLOBAL-100 -suppress
[11/14 23:58:27     19s] <CMD> get_message -id GLOBAL-100 -suppress
[11/14 23:58:27     19s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[11/14 23:58:27     19s] <CMD> set trgGlbOverflowPctH 0.441064
[11/14 23:58:27     19s] <CMD> set trgGlbOverflowPctV 0.219207
[11/14 23:58:27     19s] <CMD> set defStreamOutCheckUncolored false
[11/14 23:58:27     19s] <CMD> set init_lef_check_antenna 1
[11/14 23:58:27     19s] <CMD> set init_verilog_tolerate_port_mismatch 0
[11/14 23:58:27     19s] <CMD> set lefdefInputCheckColoredShape 0
[11/14 23:58:27     19s] <CMD> set load_netlist_ignore_undefined_cell 1
[11/15 00:00:11     39s] <CMD> set init_lef_file {../auto_3x3_sky_scl/lef/sky130_scl_9T.tlef lef/sky130_osu_sc_18T_hs.lef lef/sky130_osu_sc_18T_ls.lef lef/sky130_fd_io.lef}
[11/15 00:00:11     39s] <CMD> init_design
[11/15 00:00:11     39s] #% Begin Load MMMC data ... (date=11/15 00:00:11, mem=1412.3M)
[11/15 00:00:11     39s] #% End Load MMMC data ... (date=11/15 00:00:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1413.2M, current mem=1413.2M)
[11/15 00:00:11     39s] 
[11/15 00:00:11     39s] Loading LEF file ../auto_3x3_sky_scl/lef/sky130_scl_9T.tlef ...
[11/15 00:00:11     39s] 
[11/15 00:00:11     39s] Loading LEF file lef/sky130_osu_sc_18T_hs.lef ...
[11/15 00:00:11     39s] Set DBUPerIGU to M2 pitch 460.
[11/15 00:00:11     39s] **ERROR: (IMPLF-40):	Macro 'sky130_osu_sc_18T_hs__addf_1' references a site '18T' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-46):	Class CORE macro 'sky130_osu_sc_18T_hs__addf_1' has no SITE statement defined.
[11/15 00:00:11     39s] Class CORE macros require a SITE statement. The SITE ENC_CORE_0 was
[11/15 00:00:11     39s] created and will be used for this macro, using height 6.6600 that
[11/15 00:00:11     39s] matches the macro SIZE height, and width 0.4600 that matches the
[11/15 00:00:11     39s] m2 routing pitch. Define the site explicitly in the LEF file, to
[11/15 00:00:11     39s] this message in the future.
[11/15 00:00:11     39s] **ERROR: (IMPLF-40):	Macro 'sky130_osu_sc_18T_hs__addf_l' references a site '18T' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-45):	Macro 'sky130_osu_sc_18T_hs__addf_l' has no SITE statement and it is a class
[11/15 00:00:11     39s] CORE macro that requires a SITE statement. The SITE ENC_CORE_0 is
[11/15 00:00:11     39s] chosen because it is a core site with height 6.6600 that matches the macro
[11/15 00:00:11     39s] SIZE height.
[11/15 00:00:11     39s] **ERROR: (IMPLF-40):	Macro 'sky130_osu_sc_18T_hs__addh_1' references a site '18T' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-45):	Macro 'sky130_osu_sc_18T_hs__addh_1' has no SITE statement and it is a class
[11/15 00:00:11     39s] CORE macro that requires a SITE statement. The SITE ENC_CORE_0 is
[11/15 00:00:11     39s] chosen because it is a core site with height 6.6600 that matches the macro
[11/15 00:00:11     39s] SIZE height.
[11/15 00:00:11     39s] **ERROR: (IMPLF-40):	Macro 'sky130_osu_sc_18T_hs__addh_l' references a site '18T' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-45):	Macro 'sky130_osu_sc_18T_hs__addh_l' has no SITE statement and it is a class
[11/15 00:00:11     39s] CORE macro that requires a SITE statement. The SITE ENC_CORE_0 is
[11/15 00:00:11     39s] chosen because it is a core site with height 6.6600 that matches the macro
[11/15 00:00:11     39s] SIZE height.
[11/15 00:00:11     39s] **ERROR: (IMPLF-40):	Macro 'sky130_osu_sc_18T_hs__and2_1' references a site '18T' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-45):	Macro 'sky130_osu_sc_18T_hs__and2_1' has no SITE statement and it is a class
[11/15 00:00:11     39s] CORE macro that requires a SITE statement. The SITE ENC_CORE_0 is
[11/15 00:00:11     39s] chosen because it is a core site with height 6.6600 that matches the macro
[11/15 00:00:11     39s] SIZE height.
[11/15 00:00:11     39s] **ERROR: (IMPLF-40):	Macro 'sky130_osu_sc_18T_hs__and2_2' references a site '18T' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-45):	Macro 'sky130_osu_sc_18T_hs__and2_2' has no SITE statement and it is a class
[11/15 00:00:11     39s] CORE macro that requires a SITE statement. The SITE ENC_CORE_0 is
[11/15 00:00:11     39s] chosen because it is a core site with height 6.6600 that matches the macro
[11/15 00:00:11     39s] SIZE height.
[11/15 00:00:11     39s] **ERROR: (IMPLF-40):	Macro 'sky130_osu_sc_18T_hs__and2_4' references a site '18T' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-45):	Macro 'sky130_osu_sc_18T_hs__and2_4' has no SITE statement and it is a class
[11/15 00:00:11     39s] CORE macro that requires a SITE statement. The SITE ENC_CORE_0 is
[11/15 00:00:11     39s] chosen because it is a core site with height 6.6600 that matches the macro
[11/15 00:00:11     39s] SIZE height.
[11/15 00:00:11     39s] **ERROR: (IMPLF-40):	Macro 'sky130_osu_sc_18T_hs__and2_6' references a site '18T' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-45):	Macro 'sky130_osu_sc_18T_hs__and2_6' has no SITE statement and it is a class
[11/15 00:00:11     39s] CORE macro that requires a SITE statement. The SITE ENC_CORE_0 is
[11/15 00:00:11     39s] chosen because it is a core site with height 6.6600 that matches the macro
[11/15 00:00:11     39s] SIZE height.
[11/15 00:00:11     39s] **ERROR: (IMPLF-40):	Macro 'sky130_osu_sc_18T_hs__and2_8' references a site '18T' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-45):	Macro 'sky130_osu_sc_18T_hs__and2_8' has no SITE statement and it is a class
[11/15 00:00:11     39s] CORE macro that requires a SITE statement. The SITE ENC_CORE_0 is
[11/15 00:00:11     39s] chosen because it is a core site with height 6.6600 that matches the macro
[11/15 00:00:11     39s] SIZE height.
[11/15 00:00:11     39s] **ERROR: (IMPLF-40):	Macro 'sky130_osu_sc_18T_hs__and2_l' references a site '18T' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-45):	Macro 'sky130_osu_sc_18T_hs__and2_l' has no SITE statement and it is a class
[11/15 00:00:11     39s] CORE macro that requires a SITE statement. The SITE ENC_CORE_0 is
[11/15 00:00:11     39s] chosen because it is a core site with height 6.6600 that matches the macro
[11/15 00:00:11     39s] SIZE height.
[11/15 00:00:11     39s] **ERROR: (IMPLF-40):	Macro 'sky130_osu_sc_18T_hs__ant' references a site '18T' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-45):	Macro 'sky130_osu_sc_18T_hs__ant' has no SITE statement and it is a class
[11/15 00:00:11     39s] CORE macro that requires a SITE statement. The SITE ENC_CORE_0 is
[11/15 00:00:11     39s] chosen because it is a core site with height 6.6600 that matches the macro
[11/15 00:00:11     39s] SIZE height.
[11/15 00:00:11     39s] **ERROR: (IMPLF-40):	Macro 'sky130_osu_sc_18T_hs__antfill' references a site '18T' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-45):	Macro 'sky130_osu_sc_18T_hs__antfill' has no SITE statement and it is a class
[11/15 00:00:11     39s] CORE macro that requires a SITE statement. The SITE ENC_CORE_0 is
[11/15 00:00:11     39s] chosen because it is a core site with height 6.6600 that matches the macro
[11/15 00:00:11     39s] SIZE height.
[11/15 00:00:11     39s] **ERROR: (IMPLF-40):	Macro 'sky130_osu_sc_18T_hs__aoi21_l' references a site '18T' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-45):	Macro 'sky130_osu_sc_18T_hs__aoi21_l' has no SITE statement and it is a class
[11/15 00:00:11     39s] CORE macro that requires a SITE statement. The SITE ENC_CORE_0 is
[11/15 00:00:11     39s] chosen because it is a core site with height 6.6600 that matches the macro
[11/15 00:00:11     39s] SIZE height.
[11/15 00:00:11     39s] **ERROR: (IMPLF-40):	Macro 'sky130_osu_sc_18T_hs__aoi22_l' references a site '18T' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-45):	Macro 'sky130_osu_sc_18T_hs__aoi22_l' has no SITE statement and it is a class
[11/15 00:00:11     39s] CORE macro that requires a SITE statement. The SITE ENC_CORE_0 is
[11/15 00:00:11     39s] chosen because it is a core site with height 6.6600 that matches the macro
[11/15 00:00:11     39s] SIZE height.
[11/15 00:00:11     39s] **ERROR: (IMPLF-40):	Macro 'sky130_osu_sc_18T_hs__buf_1' references a site '18T' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-45):	Macro 'sky130_osu_sc_18T_hs__buf_1' has no SITE statement and it is a class
[11/15 00:00:11     39s] CORE macro that requires a SITE statement. The SITE ENC_CORE_0 is
[11/15 00:00:11     39s] chosen because it is a core site with height 6.6600 that matches the macro
[11/15 00:00:11     39s] SIZE height.
[11/15 00:00:11     39s] **ERROR: (IMPLF-40):	Macro 'sky130_osu_sc_18T_hs__buf_2' references a site '18T' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-45):	Macro 'sky130_osu_sc_18T_hs__buf_2' has no SITE statement and it is a class
[11/15 00:00:11     39s] CORE macro that requires a SITE statement. The SITE ENC_CORE_0 is
[11/15 00:00:11     39s] chosen because it is a core site with height 6.6600 that matches the macro
[11/15 00:00:11     39s] SIZE height.
[11/15 00:00:11     39s] **ERROR: (IMPLF-40):	Macro 'sky130_osu_sc_18T_hs__buf_4' references a site '18T' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-45):	Macro 'sky130_osu_sc_18T_hs__buf_4' has no SITE statement and it is a class
[11/15 00:00:11     39s] CORE macro that requires a SITE statement. The SITE ENC_CORE_0 is
[11/15 00:00:11     39s] chosen because it is a core site with height 6.6600 that matches the macro
[11/15 00:00:11     39s] SIZE height.
[11/15 00:00:11     39s] **ERROR: (IMPLF-40):	Macro 'sky130_osu_sc_18T_hs__buf_6' references a site '18T' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-45):	Macro 'sky130_osu_sc_18T_hs__buf_6' has no SITE statement and it is a class
[11/15 00:00:11     39s] CORE macro that requires a SITE statement. The SITE ENC_CORE_0 is
[11/15 00:00:11     39s] chosen because it is a core site with height 6.6600 that matches the macro
[11/15 00:00:11     39s] SIZE height.
[11/15 00:00:11     39s] **ERROR: (IMPLF-40):	Macro 'sky130_osu_sc_18T_hs__buf_8' references a site '18T' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-45):	Macro 'sky130_osu_sc_18T_hs__buf_8' has no SITE statement and it is a class
[11/15 00:00:11     39s] CORE macro that requires a SITE statement. The SITE ENC_CORE_0 is
[11/15 00:00:11     39s] chosen because it is a core site with height 6.6600 that matches the macro
[11/15 00:00:11     39s] SIZE height.
[11/15 00:00:11     39s] **ERROR: (IMPLF-40):	Macro 'sky130_osu_sc_18T_hs__buf_l' references a site '18T' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-45):	Macro 'sky130_osu_sc_18T_hs__buf_l' has no SITE statement and it is a class
[11/15 00:00:11     39s] CORE macro that requires a SITE statement. The SITE ENC_CORE_0 is
[11/15 00:00:11     39s] chosen because it is a core site with height 6.6600 that matches the macro
[11/15 00:00:11     39s] SIZE height.
[11/15 00:00:11     39s] **WARN: (EMS-27):	Message (IMPLF-40) has exceeded the current message display limit of 20.
[11/15 00:00:11     39s] To increase the message display limit, refer to the product command reference manual.
[11/15 00:00:11     39s] **WARN: (IMPLF-45):	Macro 'sky130_osu_sc_18T_hs__decap_1' has no SITE statement and it is a class
[11/15 00:00:11     39s] CORE macro that requires a SITE statement. The SITE ENC_CORE_0 is
[11/15 00:00:11     39s] chosen because it is a core site with height 6.6600 that matches the macro
[11/15 00:00:11     39s] SIZE height.
[11/15 00:00:11     39s] **WARN: (EMS-27):	Message (IMPLF-45) has exceeded the current message display limit of 20.
[11/15 00:00:11     39s] To increase the message display limit, refer to the product command reference manual.
[11/15 00:00:11     39s] 
[11/15 00:00:11     39s] Loading LEF file lef/sky130_osu_sc_18T_ls.lef ...
[11/15 00:00:11     39s] 
[11/15 00:00:11     39s] Loading LEF file lef/sky130_fd_io.lef ...
[11/15 00:00:11     39s] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
[11/15 00:00:11     39s] The NOWIREEXTENSIONATPIN statement will be ignored. See file lef/sky130_fd_io.lef at line 2.
[11/15 00:00:11     39s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__hvclampv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/15 00:00:11     39s] Type 'man IMPLF-63' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-63):	The layer 'pwell' referenced in OBS in macro 'sky130_fd_io__top_amuxsplitv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/15 00:00:11     39s] Type 'man IMPLF-63' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_amuxsplitv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/15 00:00:11     39s] Type 'man IMPLF-63' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_analog_pad' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/15 00:00:11     39s] Type 'man IMPLF-63' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_analog_pad' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/15 00:00:11     39s] Type 'man IMPLF-63' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/15 00:00:11     39s] Type 'man IMPLF-63' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-63):	The layer 'pwell' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/15 00:00:11     39s] Type 'man IMPLF-63' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/15 00:00:11     39s] Type 'man IMPLF-63' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-63):	The layer 'pwell' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/15 00:00:11     39s] Type 'man IMPLF-63' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/15 00:00:11     39s] Type 'man IMPLF-63' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/15 00:00:11     39s] Type 'man IMPLF-63' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_gpiov2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/15 00:00:11     39s] Type 'man IMPLF-63' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-63):	The layer 'pwell' referenced in OBS in macro 'sky130_fd_io__top_gpiov2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/15 00:00:11     39s] Type 'man IMPLF-63' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_gpiov2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/15 00:00:11     39s] Type 'man IMPLF-63' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-63):	The layer 'pwell' referenced in OBS in macro 'sky130_fd_io__top_gpiov2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/15 00:00:11     39s] Type 'man IMPLF-63' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_gpiov2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/15 00:00:11     39s] Type 'man IMPLF-63' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_gpiov2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/15 00:00:11     39s] Type 'man IMPLF-63' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_gpiovrefv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/15 00:00:11     39s] Type 'man IMPLF-63' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_ground_hvc_wpad' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/15 00:00:11     39s] Type 'man IMPLF-63' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_ground_lvc_wpad' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/15 00:00:11     39s] Type 'man IMPLF-63' for more detail.
[11/15 00:00:11     39s] **WARN: (EMS-27):	Message (IMPLF-63) has exceeded the current message display limit of 20.
[11/15 00:00:11     39s] To increase the message display limit, refer to the product command reference manual.
[11/15 00:00:11     39s] **WARN: (IMPLF-201):	Pin 'PAD_A_ESD_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-201' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-200):	Pin 'PAD_A_ESD_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-200' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-200):	Pin 'FILT_IN_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-200' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-201):	Pin 'TIE_WEAK_HI_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-201' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-200):	Pin 'TIE_WEAK_HI_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-200' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-201):	Pin 'PULLUP_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-201' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-200):	Pin 'PULLUP_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-200' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-201):	Pin 'TIE_LO_ESD' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-201' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-201):	Pin 'TIE_HI_ESD' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-201' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-201):	Pin 'AMUXBUS_B' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-201' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-200):	Pin 'AMUXBUS_B' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-200' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-201):	Pin 'AMUXBUS_A' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-201' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-200):	Pin 'AMUXBUS_A' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-200' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-200' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-201):	Pin 'amuxbus_b' in macro 'sky130_fd_io__top_vrefcapv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-201' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-200):	Pin 'amuxbus_b' in macro 'sky130_fd_io__top_vrefcapv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-200' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-201):	Pin 'amuxbus_a' in macro 'sky130_fd_io__top_vrefcapv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-201' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-200):	Pin 'amuxbus_a' in macro 'sky130_fd_io__top_vrefcapv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-200' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-200):	Pin 'pad<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-200' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-200):	Pin 'pad<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-200' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-200):	Pin 'amuxbus_b' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-200' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-200):	Pin 'amuxbus_a' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-200' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-200):	Pin 'vohref' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-200' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-200):	Pin 'voutref_dft' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-200' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-201):	Pin 'pad_a_esd_1_h<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-201' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-200):	Pin 'pad_a_esd_1_h<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-200' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-200):	Pin 'vinref_dft' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-200' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-201):	Pin 'pad_a_esd_1_h<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-201' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-200):	Pin 'pad_a_esd_1_h<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-200' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-201):	Pin 'pad_a_esd_0_h<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-201' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-200):	Pin 'pad_a_esd_0_h<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-200' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-201):	Pin 'pad_a_esd_0_h<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-201' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-200):	Pin 'pad_a_esd_0_h<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-200' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-201):	Pin 'pad_a_noesd_h<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-201' for more detail.
[11/15 00:00:11     39s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[11/15 00:00:11     39s] To increase the message display limit, refer to the product command reference manual.
[11/15 00:00:11     39s] **WARN: (IMPLF-201):	Pin 'pad_a_noesd_h<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-201' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-201):	Pin 'tie_lo_esd<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-201' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-201):	Pin 'tie_lo_esd<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-201' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-201):	Pin 'tie_lo_esd' in macro 'sky130_fd_io__top_pwrdetv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-201' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-201):	Pin 'AMUXBUS_A' in macro 'sky130_fd_io__top_power_lvc_wpad' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-201' for more detail.
[11/15 00:00:11     39s] **WARN: (IMPLF-201):	Pin 'AMUXBUS_B' in macro 'sky130_fd_io__top_power_lvc_wpad' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/15 00:00:11     39s] Type 'man IMPLF-201' for more detail.
[11/15 00:00:11     39s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[11/15 00:00:11     39s] To increase the message display limit, refer to the product command reference manual.
[11/15 00:00:11     39s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[11/15 00:00:11     39s] Loading view definition file from Fabric.view
[11/15 00:00:11     39s] Reading MAX_LIB timing library '/home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib' ...
[11/15 00:00:11     39s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '27.590000'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.972701' and the first time point ignored is '27.590000'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120447)
[11/15 00:00:11     39s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '40.226601'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.602232' and the first time point ignored is '40.226601'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120501)
[11/15 00:00:11     39s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '60.382000'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '1.920190' and the first time point ignored is '60.382000'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120555)
[11/15 00:00:11     39s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '28.247499'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.411848' and the first time point ignored is '28.247499'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120456)
[11/15 00:00:11     39s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '25.915400'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.613514' and the first time point ignored is '25.915400'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120510)
[11/15 00:00:11     39s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '44.171902'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '1.622320' and the first time point ignored is '44.171902'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120564)
[11/15 00:00:11     39s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '63.104599'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '1.336250' and the first time point ignored is '63.104599'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120411)
[11/15 00:00:11     39s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '63.104401'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '1.389690' and the first time point ignored is '63.104401'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120465)
[11/15 00:00:11     39s] **WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '30.038200'. The last '2' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.377448' and the first time point ignored is '30.038200'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120773)
[11/15 00:00:11     39s] **WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '12.340700'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.565454' and the first time point ignored is '12.340700'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120827)
[11/15 00:00:11     39s] **WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '48.437401'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '1.494010' and the first time point ignored is '48.437401'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120881)
[11/15 00:00:11     39s] **WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '50.133598'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.295113' and the first time point ignored is '50.133598'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120782)
[11/15 00:00:11     39s] **WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '25.736300'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.564052' and the first time point ignored is '25.736300'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120836)
[11/15 00:00:11     39s] **WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '45.675201'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '1.496440' and the first time point ignored is '45.675201'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120890)
[11/15 00:00:11     39s] **WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '50.133499'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.803768' and the first time point ignored is '50.133499'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120737)
[11/15 00:00:11     39s] **WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '50.133400'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.886726' and the first time point ignored is '50.133400'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120791)
[11/15 00:00:11     39s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_l' has very long tail with time value reaching '29.661400'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.337382' and the first time point ignored is '29.661400'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 123296)
[11/15 00:00:11     39s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_l' has very long tail with time value reaching '32.231800'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.392906' and the first time point ignored is '32.231800'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 123350)
[11/15 00:00:11     39s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_l' has very long tail with time value reaching '63.390800'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.521642' and the first time point ignored is '63.390800'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 123404)
[11/15 00:00:11     39s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_l' has very long tail with time value reaching '60.527802'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '1.433840' and the first time point ignored is '60.527802'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 123458)
[11/15 00:00:11     39s] Message <TECHLIB-1398> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[11/15 00:00:11     39s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_l', in group 'output_current_fall', voltage swing on pin/bus/bundle 'Q' with load '0.002502' and slew '0.016960' is '93.4%', should be within five percent of 'vss'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 123625)
[11/15 00:00:11     39s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dffr_l', in group 'output_current_fall', voltage swing on pin/bus/bundle 'Q' with load '0.002502' and slew '0.060748' is '93.6%', should be within five percent of 'vss'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 133529)
[11/15 00:00:11     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_osu_sc_18T_hs__ant'. The cell will only be used for analysis. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib)
[11/15 00:00:11     40s] Read 55 cells in library 'sky130_osu_sc_18T_hs_ss_1P60_100C.ccs' 
[11/15 00:00:11     40s] Reading MIN_LIB timing library '/home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib' ...
[11/15 00:00:11     40s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_1', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.002138' and slew '0.053058' is '91.6%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 120450)
[11/15 00:00:11     40s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_1', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.009761' and slew '0.014320' is '94.4%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 120405)
[11/15 00:00:11     40s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_1', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.009761' and slew '0.053058' is '94.6%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 120459)
[11/15 00:00:11     40s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_1', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.044576' and slew '0.014320' is '94.7%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 120414)
[11/15 00:00:11     40s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_1', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.044576' and slew '0.196591' is '94.8%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 120522)
[11/15 00:00:11     40s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_1', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.044576' and slew '0.728411' is '94.8%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 120576)
[11/15 00:00:11     40s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_1', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.203558' and slew '0.014320' is '94.8%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 120423)
[11/15 00:00:11     40s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_1', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.203558' and slew '0.053058' is '94.9%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 120477)
[11/15 00:00:11     40s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_l', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.008965' and slew '0.053058' is '94.8%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 123362)
[11/15 00:00:11     40s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_l', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.037598' and slew '0.014320' is '94.6%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 123317)
[11/15 00:00:11     40s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_l', in group 'output_current_fall', voltage swing on pin/bus/bundle 'Q' with load '0.002138' and slew '0.053058' is '92.9%', should be within five percent of 'vss'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 123679)
[11/15 00:00:11     40s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_l', in group 'output_current_fall', voltage swing on pin/bus/bundle 'Q' with load '0.002138' and slew '0.196591' is '94.7%', should be within five percent of 'vss'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 123733)
[11/15 00:00:11     40s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_l', in group 'output_current_fall', voltage swing on pin/bus/bundle 'Q' with load '0.008965' and slew '0.014320' is '94.3%', should be within five percent of 'vss'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 123634)
[11/15 00:00:11     40s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_l', in group 'output_current_fall', voltage swing on pin/bus/bundle 'Q' with load '0.008965' and slew '0.196591' is '94.6%', should be within five percent of 'vss'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 123742)
[11/15 00:00:11     40s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_l', in group 'output_current_fall', voltage swing on pin/bus/bundle 'Q' with load '0.008965' and slew '0.728411' is '94.5%', should be within five percent of 'vss'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 123796)
[11/15 00:00:11     40s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_l', in group 'output_current_fall', voltage swing on pin/bus/bundle 'Q' with load '0.037598' and slew '0.053058' is '94.8%', should be within five percent of 'vss'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 123697)
[11/15 00:00:11     40s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_l', in group 'output_current_fall', voltage swing on pin/bus/bundle 'Q' with load '0.037598' and slew '0.728411' is '94.7%', should be within five percent of 'vss'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 123805)
[11/15 00:00:11     40s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dffr_1', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.002138' and slew '0.014320' is '94.4%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 126242)
[11/15 00:00:11     40s] Message <TECHLIB-1279> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[11/15 00:00:12     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_osu_sc_18T_hs__ant'. The cell will only be used for analysis. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib)
[11/15 00:00:12     40s] Read 55 cells in library 'sky130_osu_sc_18T_hs_ff_1P95_100C.ccs' 
[11/15 00:00:12     40s] Ending "PreSetAnalysisView" (total cpu=0:00:00.7, real=0:00:01.0, peak res=1521.4M, current mem=1433.5M)
[11/15 00:00:12     40s] *** End library_loading (cpu=0.01min, real=0.02min, mem=40.0M, fe_cpu=0.67min, fe_real=2.58min, fe_mem=1493.2M) ***
[11/15 00:00:12     40s] #% Begin Load netlist data ... (date=11/15 00:00:12, mem=1433.5M)
[11/15 00:00:12     40s] *** Begin netlist parsing (mem=1493.2M) ***
[11/15 00:00:12     40s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_18T_hs__xor2_l' is defined in LEF but not in the timing library.
[11/15 00:00:12     40s] Type 'man IMPVL-159' for more detail.
[11/15 00:00:12     40s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_18T_hs__xor2_l' is defined in LEF but not in the timing library.
[11/15 00:00:12     40s] Type 'man IMPVL-159' for more detail.
[11/15 00:00:12     40s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_18T_hs__xnor2_l' is defined in LEF but not in the timing library.
[11/15 00:00:12     40s] Type 'man IMPVL-159' for more detail.
[11/15 00:00:12     40s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_18T_hs__xnor2_l' is defined in LEF but not in the timing library.
[11/15 00:00:12     40s] Type 'man IMPVL-159' for more detail.
[11/15 00:00:12     40s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_18T_hs__tnbufi_l' is defined in LEF but not in the timing library.
[11/15 00:00:12     40s] Type 'man IMPVL-159' for more detail.
[11/15 00:00:12     40s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_18T_hs__tnbufi_l' is defined in LEF but not in the timing library.
[11/15 00:00:12     40s] Type 'man IMPVL-159' for more detail.
[11/15 00:00:12     40s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_18T_hs__tnbufi_1' is defined in LEF but not in the timing library.
[11/15 00:00:12     40s] Type 'man IMPVL-159' for more detail.
[11/15 00:00:12     40s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_18T_hs__tnbufi_1' is defined in LEF but not in the timing library.
[11/15 00:00:12     40s] Type 'man IMPVL-159' for more detail.
[11/15 00:00:12     40s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_18T_hs__tielo' is defined in LEF but not in the timing library.
[11/15 00:00:12     40s] Type 'man IMPVL-159' for more detail.
[11/15 00:00:12     40s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_18T_hs__tielo' is defined in LEF but not in the timing library.
[11/15 00:00:12     40s] Type 'man IMPVL-159' for more detail.
[11/15 00:00:12     40s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_18T_hs__tiehi' is defined in LEF but not in the timing library.
[11/15 00:00:12     40s] Type 'man IMPVL-159' for more detail.
[11/15 00:00:12     40s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_18T_hs__tiehi' is defined in LEF but not in the timing library.
[11/15 00:00:12     40s] Type 'man IMPVL-159' for more detail.
[11/15 00:00:12     40s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_18T_hs__tbufi_l' is defined in LEF but not in the timing library.
[11/15 00:00:12     40s] Type 'man IMPVL-159' for more detail.
[11/15 00:00:12     40s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_18T_hs__tbufi_l' is defined in LEF but not in the timing library.
[11/15 00:00:12     40s] Type 'man IMPVL-159' for more detail.
[11/15 00:00:12     40s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_18T_hs__tbufi_1' is defined in LEF but not in the timing library.
[11/15 00:00:12     40s] Type 'man IMPVL-159' for more detail.
[11/15 00:00:12     40s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_18T_hs__tbufi_1' is defined in LEF but not in the timing library.
[11/15 00:00:12     40s] Type 'man IMPVL-159' for more detail.
[11/15 00:00:12     40s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_18T_hs__or2_l' is defined in LEF but not in the timing library.
[11/15 00:00:12     40s] Type 'man IMPVL-159' for more detail.
[11/15 00:00:12     40s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_18T_hs__or2_l' is defined in LEF but not in the timing library.
[11/15 00:00:12     40s] Type 'man IMPVL-159' for more detail.
[11/15 00:00:12     40s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_18T_hs__or2_8' is defined in LEF but not in the timing library.
[11/15 00:00:12     40s] Type 'man IMPVL-159' for more detail.
[11/15 00:00:12     40s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_18T_hs__or2_8' is defined in LEF but not in the timing library.
[11/15 00:00:12     40s] Type 'man IMPVL-159' for more detail.
[11/15 00:00:12     40s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[11/15 00:00:12     40s] To increase the message display limit, refer to the product command reference manual.
[11/15 00:00:12     40s] Created 55 new cells from 2 timing libraries.
[11/15 00:00:12     40s] Reading netlist ...
[11/15 00:00:12     40s] Backslashed names will retain backslash and a trailing blank character.
[11/15 00:00:12     40s] Reading verilog netlist 'SRC/post_synth_fabric_netlist.v'
[11/15 00:00:12     40s] 
[11/15 00:00:12     40s] *** Memory Usage v#1 (Current mem = 1503.234M, initial mem = 635.109M) ***
[11/15 00:00:12     40s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1503.2M) ***
[11/15 00:00:12     40s] #% End Load netlist data ... (date=11/15 00:00:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=1448.4M, current mem=1448.4M)
[11/15 00:00:12     40s] Set top cell to fpga_top.
[11/15 00:00:12     40s] Hooked 110 DB cells to tlib cells.
[11/15 00:00:12     40s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1451.4M, current mem=1451.4M)
[11/15 00:00:12     40s] Starting recursive module instantiation check.
[11/15 00:00:12     40s] No recursion found.
[11/15 00:00:12     40s] Building hierarchical netlist for Cell fpga_top ...
[11/15 00:00:12     40s] ***** UseNewTieNetMode *****.
[11/15 00:00:12     40s] *** Netlist is unique.
[11/15 00:00:12     40s] **WARN: (IMPTRN-1103):	Cell (0) sky130_osu_sc_18T_ls__fill_4's width is less than its techSite.
[11/15 00:00:12     40s] **WARN: (IMPTRN-1103):	Cell (0) sky130_osu_sc_18T_ls__fill_2's width is less than its techSite.
[11/15 00:00:12     40s] **WARN: (IMPTRN-1103):	Cell (0) sky130_osu_sc_18T_ls__fill_1's width is less than its techSite.
[11/15 00:00:12     40s] **WARN: (IMPTRN-1103):	Cell (0) sky130_osu_sc_18T_hs__fill_4's width is less than its techSite.
[11/15 00:00:12     40s] **WARN: (IMPTRN-1103):	Cell (0) sky130_osu_sc_18T_hs__fill_2's width is less than its techSite.
[11/15 00:00:12     40s] **WARN: (IMPTRN-1103):	Cell (0) sky130_osu_sc_18T_hs__fill_1's width is less than its techSite.
[11/15 00:00:12     40s] Setting Std. cell height to 6660 DBU (smallest netlist inst).
[11/15 00:00:12     40s] ** info: there are 943 modules.
[11/15 00:00:12     40s] ** info: there are 10080 stdCell insts.
[11/15 00:00:12     40s] ** info: there are 39 Pad insts.
[11/15 00:00:12     40s] 
[11/15 00:00:12     40s] *** Memory Usage v#1 (Current mem = 1563.148M, initial mem = 635.109M) ***
[11/15 00:00:12     40s] Initializing I/O assignment ...
[11/15 00:00:12     40s] Adjusting Core to Left to: 0.1000. Core to Bottom to: 0.1000.
[11/15 00:00:12     40s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/15 00:00:12     40s] Type 'man IMPFP-3961' for more detail.
[11/15 00:00:12     40s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/15 00:00:12     40s] Type 'man IMPFP-3961' for more detail.
[11/15 00:00:12     40s] **WARN: (IMPFP-3961):	The techSite 'CoreSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/15 00:00:12     40s] Type 'man IMPFP-3961' for more detail.
[11/15 00:00:12     40s] Start create_tracks
[11/15 00:00:12     40s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[11/15 00:00:12     40s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[11/15 00:00:12     40s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[11/15 00:00:12     41s] Extraction setup Started 
[11/15 00:00:12     41s] eee: Trim Metal Layers: { }
[11/15 00:00:12     41s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/15 00:00:12     41s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[11/15 00:00:12     41s] eee: __QRC_SADV_USE_LE__ is set 0
[11/15 00:00:12     41s] eee: Metal Layer Id 1 is met1 
[11/15 00:00:12     41s] eee: Metal Layer Id 2 is met2 
[11/15 00:00:12     41s] eee: Metal Layer Id 3 is met3 
[11/15 00:00:12     41s] eee: Metal Layer Id 4 is met4 
[11/15 00:00:12     41s] eee: Metal Layer Id 5 is met5 
[11/15 00:00:12     41s] eee: Via Layer Id 33 is mcon 
[11/15 00:00:12     41s] eee: Via Layer Id 34 is via 
[11/15 00:00:12     41s] eee: Via Layer Id 35 is via2 
[11/15 00:00:12     41s] eee: Via Layer Id 36 is via3 
[11/15 00:00:12     41s] eee: Via Layer Id 37 is via4 
[11/15 00:00:12     41s] eee: Trim Metal Layers: { }
[11/15 00:00:12     41s] Generating auto layer map file.
[11/15 00:00:12     41s] eee:  lef metal Layer Id 1 mapped to tech Id 6 of Layer li1 
[11/15 00:00:12     41s] eee:  lef via Layer Id 1 mapped to tech Id 7 of Layer mcon 
[11/15 00:00:12     41s] eee:  lef metal Layer Id 2 mapped to tech Id 8 of Layer met1 
[11/15 00:00:12     41s] eee:  lef via Layer Id 2 mapped to tech Id 9 of Layer via 
[11/15 00:00:12     41s] eee:  lef metal Layer Id 3 mapped to tech Id 10 of Layer met2 
[11/15 00:00:12     41s] eee:  lef via Layer Id 3 mapped to tech Id 11 of Layer via2 
[11/15 00:00:12     41s] eee:  lef metal Layer Id 4 mapped to tech Id 12 of Layer met3 
[11/15 00:00:12     41s] eee:  lef via Layer Id 4 mapped to tech Id 13 of Layer via3 
[11/15 00:00:12     41s] eee:  lef metal Layer Id 5 mapped to tech Id 14 of Layer met4 
[11/15 00:00:12     41s] eee:  lef via Layer Id 5 mapped to tech Id 15 of Layer via4 
[11/15 00:00:12     41s] eee:  lef metal Layer Id 6 mapped to tech Id 16 of Layer met5 
[11/15 00:00:12     41s] eee: Metal Layer Id 1 mapped to 6 
[11/15 00:00:12     41s] eee: Via Layer Id 1 mapped to 7 
[11/15 00:00:12     41s] eee: Metal Layer Id 2 mapped to 8 
[11/15 00:00:12     41s] eee: Via Layer Id 2 mapped to 9 
[11/15 00:00:12     41s] eee: Metal Layer Id 3 mapped to 10 
[11/15 00:00:12     41s] eee: Via Layer Id 3 mapped to 11 
[11/15 00:00:12     41s] eee: Metal Layer Id 4 mapped to 12 
[11/15 00:00:12     41s] eee: Via Layer Id 4 mapped to 13 
[11/15 00:00:12     41s] eee: Metal Layer Id 5 mapped to 14 
[11/15 00:00:12     41s] eee: Via Layer Id 5 mapped to 15 
[11/15 00:00:12     41s] eee: Metal Layer Id 6 mapped to 16 
[11/15 00:00:12     41s] eee: TechFile: techlef/qrcTechFile
[11/15 00:00:12     41s] eee: HoWee: 0 0 0 0 0 
[11/15 00:00:12     41s] eee: Erosn: 0 0 0 0 0 
[11/15 00:00:13     41s] eee: pegPreRouteEnableSaveRestoreRCPatterns=1, retVal=1, doesAnyTechFileNeedExtraction=1
[11/15 00:00:13     41s] eee: Reading patterns meta data.
[11/15 00:00:13     41s] eee: PatternAvail=0, PreRoutePatternReadFailed=1
[11/15 00:00:13     41s] eee: Restore PreRoute Pattern Extraction data failed.
[11/15 00:00:13     41s] Importing multi-corner technology file(s) for preRoute extraction...
[11/15 00:00:13     41s] techlef/qrcTechFile
[11/15 00:00:13     41s] eee: Metal Layer Id 1 is met1 
[11/15 00:00:13     41s] eee: Metal Layer Id 2 is met2 
[11/15 00:00:13     41s] eee: Metal Layer Id 3 is met3 
[11/15 00:00:13     41s] eee: Metal Layer Id 4 is met4 
[11/15 00:00:13     41s] eee: Metal Layer Id 5 is met5 
[11/15 00:00:13     41s] eee: Via Layer Id 33 is mcon 
[11/15 00:00:13     41s] eee: Via Layer Id 34 is via 
[11/15 00:00:13     41s] eee: Via Layer Id 35 is via2 
[11/15 00:00:13     41s] eee: Via Layer Id 36 is via3 
[11/15 00:00:13     41s] eee: Via Layer Id 37 is via4 
[11/15 00:00:13     41s] eee: Trim Metal Layers: { }
[11/15 00:00:13     41s] Generating auto layer map file.
[11/15 00:00:13     41s] eee:  lef metal Layer Id 1 mapped to tech Id 6 of Layer li1 
[11/15 00:00:13     41s] eee:  lef via Layer Id 1 mapped to tech Id 7 of Layer mcon 
[11/15 00:00:13     41s] eee:  lef metal Layer Id 2 mapped to tech Id 8 of Layer met1 
[11/15 00:00:13     41s] eee:  lef via Layer Id 2 mapped to tech Id 9 of Layer via 
[11/15 00:00:13     41s] eee:  lef metal Layer Id 3 mapped to tech Id 10 of Layer met2 
[11/15 00:00:13     41s] eee:  lef via Layer Id 3 mapped to tech Id 11 of Layer via2 
[11/15 00:00:13     41s] eee:  lef metal Layer Id 4 mapped to tech Id 12 of Layer met3 
[11/15 00:00:13     41s] eee:  lef via Layer Id 4 mapped to tech Id 13 of Layer via3 
[11/15 00:00:13     41s] eee:  lef metal Layer Id 5 mapped to tech Id 14 of Layer met4 
[11/15 00:00:13     41s] eee:  lef via Layer Id 5 mapped to tech Id 15 of Layer via4 
[11/15 00:00:13     41s] eee:  lef metal Layer Id 6 mapped to tech Id 16 of Layer met5 
[11/15 00:00:13     41s] eee: Metal Layer Id 1 mapped to 6 
[11/15 00:00:13     41s] eee: Via Layer Id 1 mapped to 7 
[11/15 00:00:13     41s] eee: Metal Layer Id 2 mapped to 8 
[11/15 00:00:13     41s] eee: Via Layer Id 2 mapped to 9 
[11/15 00:00:13     41s] eee: Metal Layer Id 3 mapped to 10 
[11/15 00:00:13     41s] eee: Via Layer Id 3 mapped to 11 
[11/15 00:00:13     41s] eee: Metal Layer Id 4 mapped to 12 
[11/15 00:00:13     41s] eee: Via Layer Id 4 mapped to 13 
[11/15 00:00:13     41s] eee: Metal Layer Id 5 mapped to 14 
[11/15 00:00:13     41s] eee: Via Layer Id 5 mapped to 15 
[11/15 00:00:13     41s] eee: Metal Layer Id 6 mapped to 16 
[11/15 00:00:14     42s] Completed (cpu: 0:00:01.7 real: 0:00:02.0)
[11/15 00:00:14     42s] Set Shrink Factor to 1.00000
[11/15 00:00:14     42s] Summary of Active RC-Corners : 
[11/15 00:00:14     42s]  
[11/15 00:00:14     42s]  Analysis View: VIEW_SETUP
[11/15 00:00:14     42s]     RC-Corner Name        : RC_CORNER
[11/15 00:00:14     42s]     RC-Corner Index       : 0
[11/15 00:00:14     42s]     RC-Corner Temperature : 25 Celsius
[11/15 00:00:14     42s]     RC-Corner Cap Table   : ''
[11/15 00:00:14     42s]     RC-Corner PreRoute Res Factor         : 1
[11/15 00:00:14     42s]     RC-Corner PreRoute Cap Factor         : 1
[11/15 00:00:14     42s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/15 00:00:14     42s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/15 00:00:14     42s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/15 00:00:14     42s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/15 00:00:14     42s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/15 00:00:14     42s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/15 00:00:14     42s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/15 00:00:14     42s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/15 00:00:14     42s]     RC-Corner Technology file: 'techlef/qrcTechFile'
[11/15 00:00:14     42s]  
[11/15 00:00:14     42s]  Analysis View: VIEW_HOLD
[11/15 00:00:14     42s]     RC-Corner Name        : RC_CORNER
[11/15 00:00:14     42s]     RC-Corner Index       : 0
[11/15 00:00:14     42s]     RC-Corner Temperature : 25 Celsius
[11/15 00:00:14     42s]     RC-Corner Cap Table   : ''
[11/15 00:00:14     42s]     RC-Corner PreRoute Res Factor         : 1
[11/15 00:00:14     42s]     RC-Corner PreRoute Cap Factor         : 1
[11/15 00:00:14     42s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/15 00:00:14     42s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/15 00:00:14     42s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/15 00:00:14     42s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/15 00:00:14     42s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/15 00:00:14     42s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/15 00:00:14     42s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/15 00:00:14     42s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/15 00:00:14     42s]     RC-Corner Technology file: 'techlef/qrcTechFile'
[11/15 00:00:14     42s] eee: Trim Metal Layers: { }
[11/15 00:00:14     42s] eee: RC Grid Memory allocated=48360
[11/15 00:00:14     42s] eee: LayerId=1 widthSet size=1
[11/15 00:00:14     42s] eee: LayerId=2 widthSet size=1
[11/15 00:00:14     42s] eee: LayerId=3 widthSet size=1
[11/15 00:00:14     42s] eee: LayerId=4 widthSet size=1
[11/15 00:00:14     42s] eee: LayerId=5 widthSet size=1
[11/15 00:00:14     42s] eee: Total RC Grid memory=48360
[11/15 00:00:14     42s] Updating RC grid for preRoute extraction ...
[11/15 00:00:14     42s] eee: Metal Layers Info:
[11/15 00:00:14     42s] eee: L: met1 met2 met3 met4 met5
[11/15 00:00:14     42s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/15 00:00:14     42s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/15 00:00:14     42s] eee: pegSigSF=1.070000
[11/15 00:00:14     42s] Initializing multi-corner resistance tables ...
[11/15 00:00:14     42s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/15 00:00:14     42s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/15 00:00:14     42s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/15 00:00:14     42s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/15 00:00:14     42s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/15 00:00:14     42s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/15 00:00:14     42s] eee: LAM-FP: thresh=1 ; dimX=3608.695652 ; dimY=4217.391304 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[11/15 00:00:14     42s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.234100 aWlH=0.000000 lMod=0 pMax=0.863800 pMod=80 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[11/15 00:00:14     42s] eee: NetCapCache creation started. (Current Mem: 1816.375M) 
[11/15 00:00:14     42s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 1816.375M) 
[11/15 00:00:14     42s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[11/15 00:00:14     42s] *Info: initialize multi-corner CTS.
[11/15 00:00:14     42s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1762.3M, current mem=1524.9M)
[11/15 00:00:15     43s] Reading timing constraints file 'SDC/genus.default_emulate_constraint_mode.sdc' ...
[11/15 00:00:15     43s] Current (total cpu=0:00:43.2, real=0:02:38, peak res=1900.0M, current mem=1900.0M)
[11/15 00:00:15     43s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/genus.default_emulate_constraint_mode.sdc, Line 9).
[11/15 00:00:15     43s] 
[11/15 00:00:15     43s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/genus.default_emulate_constraint_mode.sdc, Line 10).
[11/15 00:00:15     43s] 
[11/15 00:00:15     43s] INFO (CTE): Reading of timing constraints file SDC/genus.default_emulate_constraint_mode.sdc completed, with 2 WARNING
[11/15 00:00:15     43s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1953.2M, current mem=1953.2M)
[11/15 00:00:15     43s] Current (total cpu=0:00:43.6, real=0:02:38, peak res=1953.2M, current mem=1953.2M)
[11/15 00:00:15     43s] Reading timing constraints file 'SDC/genus.dont_touch.sdc' ...
[11/15 00:00:15     43s] Current (total cpu=0:00:43.6, real=0:02:38, peak res=1953.2M, current mem=1953.2M)
[11/15 00:00:15     43s] INFO (CTE): Constraints read successfully.
[11/15 00:00:15     43s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1953.3M, current mem=1953.3M)
[11/15 00:00:15     43s] Current (total cpu=0:00:43.8, real=0:02:38, peak res=1953.3M, current mem=1953.3M)
[11/15 00:00:15     43s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/15 00:00:15     43s] 
[11/15 00:00:15     43s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[11/15 00:00:15     43s] Summary for sequential cells identification: 
[11/15 00:00:15     43s]   Identified SBFF number: 8
[11/15 00:00:15     43s]   Identified MBFF number: 0
[11/15 00:00:15     43s]   Identified SB Latch number: 0
[11/15 00:00:15     43s]   Identified MB Latch number: 0
[11/15 00:00:15     43s]   Not identified SBFF number: 0
[11/15 00:00:15     43s]   Not identified MBFF number: 0
[11/15 00:00:15     43s]   Not identified SB Latch number: 0
[11/15 00:00:15     43s]   Not identified MB Latch number: 0
[11/15 00:00:15     43s]   Number of sequential cells which are not FFs: 0
[11/15 00:00:15     43s] Total number of combinational cells: 43
[11/15 00:00:15     43s] Total number of sequential cells: 8
[11/15 00:00:15     43s] Total number of tristate cells: 4
[11/15 00:00:15     43s] Total number of level shifter cells: 0
[11/15 00:00:15     43s] Total number of power gating cells: 0
[11/15 00:00:15     43s] Total number of isolation cells: 0
[11/15 00:00:15     43s] Total number of power switch cells: 0
[11/15 00:00:15     43s] Total number of pulse generator cells: 0
[11/15 00:00:15     43s] Total number of always on buffers: 0
[11/15 00:00:15     43s] Total number of retention cells: 0
[11/15 00:00:15     43s] Total number of physical cells: 0
[11/15 00:00:15     43s] List of usable buffers: sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8
[11/15 00:00:15     43s] Total number of usable buffers: 5
[11/15 00:00:15     43s] List of unusable buffers:
[11/15 00:00:15     43s] Total number of unusable buffers: 0
[11/15 00:00:15     43s] List of usable inverters: sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_10 sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8
[11/15 00:00:15     43s] Total number of usable inverters: 8
[11/15 00:00:15     43s] List of unusable inverters:
[11/15 00:00:15     43s] Total number of unusable inverters: 0
[11/15 00:00:15     43s] List of identified usable delay cells:
[11/15 00:00:15     43s] Total number of identified usable delay cells: 0
[11/15 00:00:15     43s] List of identified unusable delay cells:
[11/15 00:00:15     43s] Total number of identified unusable delay cells: 0
[11/15 00:00:15     43s] 
[11/15 00:00:15     43s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[11/15 00:00:15     43s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[11/15 00:00:15     43s] 
[11/15 00:00:15     43s] TimeStamp Deleting Cell Server Begin ...
[11/15 00:00:15     43s] 
[11/15 00:00:15     43s] TimeStamp Deleting Cell Server End ...
[11/15 00:00:15     43s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1955.3M, current mem=1955.3M)
[11/15 00:00:15     43s] 
[11/15 00:00:15     43s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/15 00:00:15     43s] Summary for sequential cells identification: 
[11/15 00:00:15     43s]   Identified SBFF number: 8
[11/15 00:00:15     43s]   Identified MBFF number: 0
[11/15 00:00:15     43s]   Identified SB Latch number: 0
[11/15 00:00:15     43s]   Identified MB Latch number: 0
[11/15 00:00:15     43s]   Not identified SBFF number: 0
[11/15 00:00:15     43s]   Not identified MBFF number: 0
[11/15 00:00:15     43s]   Not identified SB Latch number: 0
[11/15 00:00:15     43s]   Not identified MB Latch number: 0
[11/15 00:00:15     43s]   Number of sequential cells which are not FFs: 0
[11/15 00:00:15     43s]  Visiting view : VIEW_SETUP
[11/15 00:00:15     43s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[11/15 00:00:15     43s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[11/15 00:00:15     43s]  Visiting view : VIEW_HOLD
[11/15 00:00:15     43s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[11/15 00:00:15     43s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[11/15 00:00:15     43s] TLC MultiMap info (StdDelay):
[11/15 00:00:15     43s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[11/15 00:00:15     43s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[11/15 00:00:15     43s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[11/15 00:00:15     43s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[11/15 00:00:15     43s]  Setting StdDelay to: 71.1ps
[11/15 00:00:15     43s] 
[11/15 00:00:15     43s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/15 00:00:15     43s] 
[11/15 00:00:15     43s] TimeStamp Deleting Cell Server Begin ...
[11/15 00:00:15     43s] 
[11/15 00:00:15     43s] TimeStamp Deleting Cell Server End ...
[11/15 00:00:15     43s] **WARN: (IMPSYC-2):	Timing information is not defined for cell sky130_fd_io__top_gpio_ovtv2; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/15 00:00:15     43s] Type 'man IMPSYC-2' for more detail.
[11/15 00:00:15     43s] **WARN: (IMPSYC-2):	Timing information is not defined for cell sky130_osu_sc_18T_ls__and2_8; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/15 00:00:15     43s] Type 'man IMPSYC-2' for more detail.
[11/15 00:00:15     43s] 
[11/15 00:00:15     43s] *** Summary of all messages that are not suppressed in this session:
[11/15 00:00:15     43s] Severity  ID               Count  Summary                                  
[11/15 00:00:15     43s] ERROR     IMPLF-40           132  Macro '%s' references a site '%s' that h...
[11/15 00:00:15     43s] WARNING   IMPLF-45           131  Macro '%s' has no SITE statement and it ...
[11/15 00:00:15     43s] WARNING   IMPLF-46             1  Class CORE macro '%s' has no SITE statem...
[11/15 00:00:15     43s] WARNING   IMPLF-63            35  The layer '%s' referenced %s is not foun...
[11/15 00:00:15     43s] WARNING   IMPLF-200          310  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/15 00:00:15     43s] WARNING   IMPLF-201          240  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/15 00:00:15     43s] WARNING   IMPTRN-1103          6  Cell (%d) %s's %s is less than %s.       
[11/15 00:00:15     43s] WARNING   IMPFP-3961           3  The techSite '%s' has no related standar...
[11/15 00:00:15     43s] WARNING   IMPSYC-2             2  Timing information is not defined for ce...
[11/15 00:00:15     43s] WARNING   IMPVL-159          110  Pin '%s' of cell '%s' is defined in LEF ...
[11/15 00:00:15     43s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[11/15 00:00:15     43s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[11/15 00:00:15     43s] WARNING   TECHLIB-1279        95  For cell '%s', in group '%s', voltage sw...
[11/15 00:00:15     43s] WARNING   TECHLIB-1398       300  The '%s' waveform specified in cell '%s'...
[11/15 00:00:15     43s] *** Message Summary: 1237 warning(s), 132 error(s)
[11/15 00:00:15     43s] 
[11/15 00:00:26     45s] <CMD> floorPlan -site 18T -noSnapToGrid -d 2118.665 2118.665 80 80 80 80
[11/15 00:00:26     45s] **ERROR: (IMPTCM-162):	"18T" does not match any object in design for specified type "site " object in command "floorPlan".

[11/15 00:00:26     45s] Usage: floorPlan [-help] [-adjustToSite] [-coreMarginsBy {io die}] [-dieSizeByIoHeight {min max}] [-flip {n s f}]
[11/15 00:00:26     45s]                  [-fplanOrigin {center llcorner}] [-noResize] [-noSnapToGrid] [-overlapSameSiteRow] {-b <die_box io_box core_box> | -s <W H Left Bottom Right Top> | -d <W H Left Bottom Right Top> | -r <aspectRatio [rowDensity [Left Bottom Right Top]]> | -su <aspectRatio [stdCellDensity [Left Bottom Right Top]]> | -keepShape <util>} [-site <site> | -siteOnly <site>]
[11/15 00:00:26     45s] 
[11/15 00:00:26     45s] **ERROR: (IMPTCM-4):	The value "18T" specified for the object type of argument "-site" is not a valid object. Review the command specification and remove the argument or specify a legal value.

[11/15 00:01:46     51s] <CMD> floorPlan -site CoreSite -noSnapToGrid -d 2118.665 2118.665 80 80 80 80
[11/15 00:01:46     51s] **WARN: (IMPTRN-1101):	Could not determine power-rail locations in cells. Use default value GNDOnBtm.
[11/15 00:01:46     51s] Setting TSite CoreSite as endCap site.
[11/15 00:01:46     51s] Set 1 site to be endCap-Exclusive site.
[11/15 00:01:46     51s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/15 00:01:46     51s] Type 'man IMPFP-3961' for more detail.
[11/15 00:01:46     51s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/15 00:01:46     51s] Type 'man IMPFP-3961' for more detail.
[11/15 00:01:46     51s] **WARN: (IMPFP-3961):	The techSite 'CoreSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/15 00:01:46     51s] Type 'man IMPFP-3961' for more detail.
[11/15 00:01:46     51s] **WARN: (IMPFP-3417):	Rows for site ENC_CORE_0 cannot be created since its height is non-integral multiple of default tech site CoreSite and it doesn't belongs to any power domains. Edit the library set to modify the default row type or remove the library.
[11/15 00:01:46     51s] Start create_tracks
[11/15 00:01:46     51s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[11/15 00:01:46     51s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[11/15 00:01:46     51s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[11/15 00:01:46     51s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/15 00:01:46     51s] <CMD> setDesignMode -process 130
[11/15 00:01:46     51s] ##  Process: 130           (User Set)               
[11/15 00:01:46     51s] ##     Node: (not set)                           
[11/15 00:01:46     51s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/15 00:01:46     51s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[11/15 00:01:46     51s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[11/15 00:01:46     51s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[11/15 00:01:46     51s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[11/15 00:01:46     51s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[11/15 00:01:46     51s] <CMD> loadIoFile IO_PAD.io
[11/15 00:01:46     51s] Reading IO assignment file "IO_PAD.io" ...
[11/15 00:01:46     51s] <CMD> globalNetConnect VDD -type pgpin -pin vdd -override -verbose -netlistOverride
[11/15 00:01:46     51s] 10080 new pwr-pin connections were made to global net 'VDD'.
[11/15 00:01:46     51s] <CMD> globalNetConnect VSS -type pgpin -pin gnd -override -verbose -netlistOverride
[11/15 00:01:46     51s] 10080 new gnd-pin connections were made to global net 'VSS'.
[11/15 00:01:46     51s] <CMD> globalNetConnect VDD -type pgpin -pin VDDIO -override -verbose -netlistOverride
[11/15 00:01:46     51s] 44 new pwr-pin connections were made to global net 'VDD'.
[11/15 00:01:46     51s] <CMD> globalNetConnect VSS -type pgpin -pin VSSIO -override -verbose -netlistOverride
[11/15 00:01:46     51s] 44 new gnd-pin connections were made to global net 'VSS'.
[11/15 00:01:46     51s] <CMD> globalNetConnect VSS -type pgpin -pin VSSD -override -verbose -netlistOverride
[11/15 00:01:46     51s] 44 new gnd-pin connections were made to global net 'VSS'.
[11/15 00:01:46     51s] <CMD> globalNetConnect VDD -type pgpin -pin VSWITCH -override -verbose -netlistOverride
[11/15 00:01:46     51s] 44 new pwr-pin connections were made to global net 'VDD'.
[11/15 00:01:46     51s] <CMD> globalNetConnect VDD -type pgpin -pin VDDA -override -verbose -netlistOverride
[11/15 00:01:46     51s] 44 new pwr-pin connections were made to global net 'VDD'.
[11/15 00:01:46     51s] <CMD> globalNetConnect VSS -type pgpin -pin VSSA -override -verbose -netlistOverride
[11/15 00:01:46     51s] 44 new gnd-pin connections were made to global net 'VSS'.
[11/15 00:01:46     51s] <CMD> globalNetConnect VDD -type pgpin -pin VDDIO_Q -override -verbose -netlistOverride
[11/15 00:01:46     51s] 44 new pwr-pin connections were made to global net 'VDD'.
[11/15 00:01:46     51s] <CMD> globalNetConnect VSS -type pgpin -pin VSSIO_Q -override -verbose -netlistOverride
[11/15 00:01:46     51s] 44 new gnd-pin connections were made to global net 'VSS'.
[11/15 00:01:46     51s] <CMD> globalNetConnect VDD -type pgpin -pin P_CORE -override -verbose -netlistOverride
[11/15 00:01:46     51s] 3 new pwr-pin connections were made to global net 'VDD'.
[11/15 00:01:46     51s] <CMD> globalNetConnect VSS -type pgpin -pin G_CORE -override -verbose -netlistOverride
[11/15 00:01:46     51s] 2 new gnd-pin connections were made to global net 'VSS'.
[11/15 00:01:46     51s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top met5 bottom met5 left met4 right met4} -width {top 5 bottom 5 left 5 right 5} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 20 bottom 20 left 20 right 20} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/15 00:01:46     51s] #% Begin addRing (date=11/15 00:01:46, mem=2014.6M)
[11/15 00:01:46     51s] 
[11/15 00:01:46     51s] 
[11/15 00:01:46     51s] viaInitial starts at Fri Nov 15 00:01:46 2024
viaInitial ends at Fri Nov 15 00:01:46 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2195.1M)
[11/15 00:01:46     51s] Ring generation is complete.
[11/15 00:01:46     51s] vias are now being generated.
[11/15 00:01:46     51s] addRing created 8 wires.
[11/15 00:01:46     51s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/15 00:01:46     51s] +--------+----------------+----------------+
[11/15 00:01:46     51s] |  Layer |     Created    |     Deleted    |
[11/15 00:01:46     51s] +--------+----------------+----------------+
[11/15 00:01:46     51s] |  met4  |        4       |       NA       |
[11/15 00:01:46     51s] |  via4  |        8       |        0       |
[11/15 00:01:46     51s] |  met5  |        4       |       NA       |
[11/15 00:01:46     51s] +--------+----------------+----------------+
[11/15 00:01:46     52s] #% End addRing (date=11/15 00:01:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=2018.2M, current mem=2018.2M)
[11/15 00:01:46     52s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { met1(1) met5(5) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { met1(1) met5(5) } -nets { VSS VDD } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { met1(1) met5(5) }
[11/15 00:01:46     52s] #% Begin sroute (date=11/15 00:01:46, mem=2018.2M)
[11/15 00:01:46     52s] *** Begin SPECIAL ROUTE on Fri Nov 15 00:01:46 2024 ***
[11/15 00:01:46     52s] SPECIAL ROUTE ran on directory: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu
[11/15 00:01:46     52s] SPECIAL ROUTE ran on machine: cae-europractice1.othr.de (Linux 5.15.0-210.163.7.el8uek.x86_64 x86_64 3.59Ghz)
[11/15 00:01:46     52s] 
[11/15 00:01:46     52s] Begin option processing ...
[11/15 00:01:46     52s] srouteConnectPowerBump set to false
[11/15 00:01:46     52s] routeSelectNet set to "VSS VDD"
[11/15 00:01:46     52s] routeSpecial set to true
[11/15 00:01:46     52s] srouteBlockPin set to "useLef"
[11/15 00:01:46     52s] srouteBottomLayerLimit set to 1
[11/15 00:01:46     52s] srouteBottomTargetLayerLimit set to 1
[11/15 00:01:46     52s] srouteConnectConverterPin set to false
[11/15 00:01:46     52s] srouteCrossoverViaBottomLayer set to 1
[11/15 00:01:46     52s] srouteCrossoverViaTopLayer set to 5
[11/15 00:01:46     52s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/15 00:01:46     52s] srouteFollowCorePinEnd set to 3
[11/15 00:01:46     52s] srouteJogControl set to "preferWithChanges differentLayer"
[11/15 00:01:46     52s] sroutePadPinAllPorts set to true
[11/15 00:01:46     52s] sroutePreserveExistingRoutes set to true
[11/15 00:01:46     52s] srouteRoutePowerBarPortOnBothDir set to true
[11/15 00:01:46     52s] srouteStopBlockPin set to "nearestTarget"
[11/15 00:01:46     52s] srouteTopLayerLimit set to 5
[11/15 00:01:46     52s] srouteTopTargetLayerLimit set to 5
[11/15 00:01:46     52s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3706.00 megs.
[11/15 00:01:46     52s] 
[11/15 00:01:46     52s] Reading DB technology information...
[11/15 00:01:46     52s] Finished reading DB technology information.
[11/15 00:01:46     52s] Reading floorplan and netlist information...
[11/15 00:01:46     52s] Finished reading floorplan and netlist information.
[11/15 00:01:46     52s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[11/15 00:01:46     52s] Read in 11 layers, 5 routing layers, 1 overlap layer
[11/15 00:01:46     52s] Read in 136 macros, 13 used
[11/15 00:01:46     52s] Read in 57 components
[11/15 00:01:46     52s]   9 core components: 9 unplaced, 0 placed, 0 fixed
[11/15 00:01:46     52s]   48 pad components: 0 unplaced, 0 placed, 48 fixed
[11/15 00:01:46     52s] Read in 39 logical pins
[11/15 00:01:46     52s] Read in 39 nets
[11/15 00:01:46     52s] Read in 2 special nets, 2 routed
[11/15 00:01:46     52s] Read in 375 terminals
[11/15 00:01:46     52s] 2 nets selected.
[11/15 00:01:46     52s] 
[11/15 00:01:46     52s] Begin power routing ...
[11/15 00:01:46     52s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1
[11/15 00:01:46     52s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/15 00:01:46     52s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/15 00:01:46     52s] Type 'man IMPSR-1256' for more detail.
[11/15 00:01:46     52s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/15 00:01:46     52s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/15 00:01:46     52s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/15 00:01:46     52s] Type 'man IMPSR-1256' for more detail.
[11/15 00:01:46     52s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/15 00:01:46     52s] **WARN: (IMPSR-2031):	For net VDD, no suitable cell can be taken as reference cell for followpin generation at (280.000 280.000) (1838.480 284.140). Specify option -corePinLayer to generate followpin on met3 or above layers. Similar warnings suppressed.
[11/15 00:01:46     52s] **WARN: (IMPSR-2031):	For net VSS, no suitable cell can be taken as reference cell for followpin generation at (280.000 280.000) (1838.480 284.140). Specify option -corePinLayer to generate followpin on met3 or above layers. Similar warnings suppressed.
[11/15 00:01:46     52s] CPU time for VDD FollowPin 0 seconds
[11/15 00:01:46     52s] CPU time for VSS FollowPin 0 seconds
[11/15 00:01:46     52s]   Number of IO ports routed: 0
[11/15 00:01:46     52s]   Number of Block ports routed: 0
[11/15 00:01:46     52s]   Number of Stripe ports routed: 0
[11/15 00:01:46     52s]   Number of Core ports routed: 0
[11/15 00:01:46     52s]   Number of Pad ports routed: 0
[11/15 00:01:46     52s]   Number of Power Bump ports routed: 0
[11/15 00:01:46     52s]   Number of Pad Ring connections: 978
[11/15 00:01:46     52s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3717.00 megs.
[11/15 00:01:46     52s] 
[11/15 00:01:46     52s] 
[11/15 00:01:46     52s] 
[11/15 00:01:46     52s]  Begin updating DB with routing results ...
[11/15 00:01:46     52s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[11/15 00:01:46     52s] Pin and blockage extraction finished
[11/15 00:01:46     52s] 
[11/15 00:01:46     52s] sroute created 978 wires.
[11/15 00:01:46     52s] ViaGen created 0 via, deleted 0 via to avoid violation.
[11/15 00:01:46     52s] +--------+----------------+----------------+
[11/15 00:01:46     52s] |  Layer |     Created    |     Deleted    |
[11/15 00:01:46     52s] +--------+----------------+----------------+
[11/15 00:01:46     52s] |  met4  |       536      |       NA       |
[11/15 00:01:46     52s] |  met5  |       442      |       NA       |
[11/15 00:01:46     52s] +--------+----------------+----------------+
[11/15 00:01:46     52s] #% End sroute (date=11/15 00:01:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=2036.8M, current mem=2032.8M)
[11/15 00:01:46     52s] <CMD> addStripe -nets {VDD VSS} -layer met4 -direction vertical -width 5 -spacing 5 -set_to_set_distance 120 -start_from left -start_offset 120 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit met5 -padcore_ring_bottom_layer_limit met1 -block_ring_top_layer_limit met5 -block_ring_bottom_layer_limit met1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/15 00:01:46     52s] #% Begin addStripe (date=11/15 00:01:46, mem=2032.8M)
[11/15 00:01:46     52s] 
[11/15 00:01:46     52s] Initialize fgc environment(mem: 2205.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2205.4M)
[11/15 00:01:46     52s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2205.4M)
[11/15 00:01:46     52s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2205.4M)
[11/15 00:01:46     52s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2205.4M)
[11/15 00:01:46     52s] Starting stripe generation ...
[11/15 00:01:46     52s] Non-Default Mode Option Settings :
[11/15 00:01:46     52s]   NONE
[11/15 00:01:46     52s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2205.4M)
[11/15 00:01:46     52s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2205.4M)
[11/15 00:01:46     52s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2205.4M)
[11/15 00:01:46     52s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2205.4M)
[11/15 00:01:46     52s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2205.4M)
[11/15 00:01:46     52s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2205.4M)
[11/15 00:01:46     52s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2205.4M)
[11/15 00:01:46     52s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2205.4M)
[11/15 00:01:46     52s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2205.4M)
[11/15 00:01:46     52s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2205.4M)
[11/15 00:01:46     52s] Stripe generation is complete.
[11/15 00:01:46     52s] vias are now being generated.
[11/15 00:01:46     52s] addStripe created 24 wires.
[11/15 00:01:46     52s] ViaGen created 48 vias, deleted 0 via to avoid violation.
[11/15 00:01:46     52s] +--------+----------------+----------------+
[11/15 00:01:46     52s] |  Layer |     Created    |     Deleted    |
[11/15 00:01:46     52s] +--------+----------------+----------------+
[11/15 00:01:46     52s] |  met4  |       24       |       NA       |
[11/15 00:01:46     52s] |  via4  |       48       |        0       |
[11/15 00:01:46     52s] +--------+----------------+----------------+
[11/15 00:01:46     52s] #% End addStripe (date=11/15 00:01:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=2033.8M, current mem=2033.8M)
[11/15 00:01:46     52s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 0 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxRouteLayer 5 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[11/15 00:01:46     52s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[11/15 00:01:47     52s] <CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[11/15 00:01:47     52s] Setting releaseMultiCpuLicenseMode to false.
[11/15 00:01:47     52s] <CMD> setPlaceMode -fp false
[11/15 00:01:47     52s] <CMD> place_design
[11/15 00:01:47     52s] **WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
[11/15 00:01:47     52s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/15 00:01:47     52s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:52.3/0:04:07.4 (0.2), mem = 2205.4M
[11/15 00:01:47     52s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 1478, percentage of missing scan cell = 0.00% (0 / 1478)
[11/15 00:01:47     52s] #Start colorize_geometry on Fri Nov 15 00:01:47 2024
[11/15 00:01:47     52s] #
[11/15 00:01:47     52s] ### Time Record (colorize_geometry) is installed.
[11/15 00:01:47     52s] ### Time Record (Pre Callback) is installed.
[11/15 00:01:47     52s] ### Time Record (Pre Callback) is uninstalled.
[11/15 00:01:47     52s] ### Time Record (DB Import) is installed.
[11/15 00:01:47     52s] ### info: trigger incremental cell import ( 164 new cells ).
[11/15 00:01:47     52s] ### info: trigger incremental reloading library data ( #cell = 164 ).
[11/15 00:01:47     52s] #import 0 vias (num_signal=0 num_non_signal=0 num_extra_signal=0)
[11/15 00:01:47     52s] #WARNING (NRDB-741) Found shorts between two different ports on pin vrefgen_en of cell_view sky130_fd_io__top_gpiovrefv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/15 00:01:47     52s] #WARNING (NRDB-741) Found shorts between two different ports on pin ref_sel<0> of cell_view sky130_fd_io__top_gpiovrefv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/15 00:01:47     52s] #WARNING (NRDB-741) Found shorts between two different ports on pin in1_vddd_hv of cell_view sky130_fd_io__top_pwrdetv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/15 00:01:47     52s] #WARNING (NRDB-741) Found shorts between two different ports on pin in1_vddio_hv of cell_view sky130_fd_io__top_pwrdetv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/15 00:01:47     52s] #WARNING (NRDB-741) Found shorts between two different ports on pin in2_vddio_hv of cell_view sky130_fd_io__top_pwrdetv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/15 00:01:47     52s] #WARNING (NRDB-741) Found shorts between two different ports on pin in3_vddd_hv of cell_view sky130_fd_io__top_pwrdetv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/15 00:01:47     52s] #WARNING (NRDB-741) Found shorts between two different ports on pin in3_vddio_hv of cell_view sky130_fd_io__top_pwrdetv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/15 00:01:47     52s] #WARNING (NRDB-741) Found shorts between two different ports on pin vddd_present_vddio_hv of cell_view sky130_fd_io__top_pwrdetv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/15 00:01:47     52s] #WARNING (NRDB-741) Found shorts between two different ports on pin vddio_present_vddd_hv of cell_view sky130_fd_io__top_pwrdetv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/15 00:01:47     52s] #WARNING (NRDB-741) Found shorts between two different ports on pin enable_h of cell_view sky130_fd_io__top_sio_macro,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/15 00:01:47     52s] #WARNING (NRDB-733) PIN GND in CELL_VIEW sky130_osu_sc_18T_hs__addf_1 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[11/15 00:01:47     52s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW sky130_osu_sc_18T_hs__addf_1 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[11/15 00:01:47     52s] #WARNING (NRDB-733) PIN GND in CELL_VIEW sky130_osu_sc_18T_hs__addf_l does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[11/15 00:01:47     52s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW sky130_osu_sc_18T_hs__addf_l does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[11/15 00:01:47     52s] #WARNING (NRDB-733) PIN GND in CELL_VIEW sky130_osu_sc_18T_hs__addh_1 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[11/15 00:01:47     52s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW sky130_osu_sc_18T_hs__addh_1 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[11/15 00:01:47     52s] #WARNING (NRDB-733) PIN GND in CELL_VIEW sky130_osu_sc_18T_hs__addh_l does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[11/15 00:01:47     52s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW sky130_osu_sc_18T_hs__addh_l does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[11/15 00:01:47     52s] #WARNING (NRDB-733) PIN GND in CELL_VIEW sky130_osu_sc_18T_hs__and2_1 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[11/15 00:01:47     52s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW sky130_osu_sc_18T_hs__and2_1 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[11/15 00:01:47     52s] #WARNING (NRDB-733) PIN GND in CELL_VIEW sky130_osu_sc_18T_hs__and2_2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[11/15 00:01:47     52s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW sky130_osu_sc_18T_hs__and2_2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[11/15 00:01:47     52s] #WARNING (NRDB-733) PIN GND in CELL_VIEW sky130_osu_sc_18T_hs__and2_4 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[11/15 00:01:47     52s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW sky130_osu_sc_18T_hs__and2_4 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[11/15 00:01:47     52s] #WARNING (NRDB-733) PIN GND in CELL_VIEW sky130_osu_sc_18T_hs__and2_6 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[11/15 00:01:47     52s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW sky130_osu_sc_18T_hs__and2_6 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[11/15 00:01:47     52s] #WARNING (NRDB-733) PIN GND in CELL_VIEW sky130_osu_sc_18T_hs__and2_8 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[11/15 00:01:47     52s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW sky130_osu_sc_18T_hs__and2_8 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[11/15 00:01:47     52s] #WARNING (NRDB-733) PIN GND in CELL_VIEW sky130_osu_sc_18T_hs__and2_l does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[11/15 00:01:47     52s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW sky130_osu_sc_18T_hs__and2_l does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[11/15 00:01:47     52s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[11/15 00:01:47     52s] #To increase the message display limit, refer to the product command reference manual.
[11/15 00:01:47     52s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=375712530 placement=949060511 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1
[11/15 00:01:47     52s] ### Time Record (DB Import) is uninstalled.
[11/15 00:01:47     52s] ### Time Record (DB Export) is installed.
[11/15 00:01:47     52s] Extracting standard cell pins and blockage ...... 
[11/15 00:01:47     52s] Pin and blockage extraction finished
[11/15 00:01:47     52s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=375712530 placement=949060511 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1
[11/15 00:01:47     52s] ### Time Record (DB Export) is uninstalled.
[11/15 00:01:47     52s] ### Time Record (Post Callback) is installed.
[11/15 00:01:47     52s] ### Time Record (Post Callback) is uninstalled.
[11/15 00:01:47     52s] #
[11/15 00:01:47     52s] #colorize_geometry statistics:
[11/15 00:01:47     52s] #Cpu time = 00:00:00
[11/15 00:01:47     52s] #Elapsed time = 00:00:00
[11/15 00:01:47     52s] #Increased memory = 14.67 (MB)
[11/15 00:01:47     52s] #Total memory = 2049.75 (MB)
[11/15 00:01:47     52s] #Peak memory = 2053.26 (MB)
[11/15 00:01:47     52s] #Number of warnings = 31
[11/15 00:01:47     52s] #Total number of warnings = 31
[11/15 00:01:47     52s] #Number of fails = 0
[11/15 00:01:47     52s] #Total number of fails = 0
[11/15 00:01:47     52s] #Complete colorize_geometry on Fri Nov 15 00:01:47 2024
[11/15 00:01:47     52s] #
[11/15 00:01:47     52s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1
[11/15 00:01:47     52s] ### Time Record (colorize_geometry) is uninstalled.
[11/15 00:01:47     52s] ### 
[11/15 00:01:47     52s] ###   Scalability Statistics
[11/15 00:01:47     52s] ### 
[11/15 00:01:47     52s] ### ------------------------+----------------+----------------+----------------+
[11/15 00:01:47     52s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/15 00:01:47     52s] ### ------------------------+----------------+----------------+----------------+
[11/15 00:01:47     52s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/15 00:01:47     52s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/15 00:01:47     52s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/15 00:01:47     52s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/15 00:01:47     52s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[11/15 00:01:47     52s] ### ------------------------+----------------+----------------+----------------+
[11/15 00:01:47     52s] ### 
[11/15 00:01:47     52s] *** Starting placeDesign default flow ***
[11/15 00:01:47     52s] ### Creating LA Mngr. totSessionCpu=0:00:52.8 mem=2239.0M
[11/15 00:01:47     52s] ### Creating LA Mngr, finished. totSessionCpu=0:00:52.8 mem=2239.0M
[11/15 00:01:47     52s] *** Start deleteBufferTree ***
[11/15 00:01:47     53s] Multithreaded Timing Analysis is initialized with 8 threads
[11/15 00:01:47     53s] 
[11/15 00:01:47     53s] Info: Detect buffers to remove automatically.
[11/15 00:01:47     53s] Analyzing netlist ...
[11/15 00:01:47     53s] Updating netlist
[11/15 00:01:47     53s] 
[11/15 00:01:47     53s] *summary: 0 instances (buffers/inverters) removed
[11/15 00:01:47     53s] *** Finish deleteBufferTree (0:00:00.5) ***
[11/15 00:01:48     53s] **INFO: Enable pre-place timing setting for timing analysis
[11/15 00:01:48     53s] Set Using Default Delay Limit as 101.
[11/15 00:01:48     53s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/15 00:01:48     53s] Set Default Net Delay as 0 ps.
[11/15 00:01:48     53s] Set Default Net Load as 0 pF. 
[11/15 00:01:48     53s] **INFO: Analyzing IO path groups for slack adjustment
[11/15 00:01:48     53s] Effort level <high> specified for reg2reg_tmp.274775 path_group
[11/15 00:01:48     53s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/15 00:01:48     54s] AAE DB initialization (MEM=2344.58 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/15 00:01:48     54s] #################################################################################
[11/15 00:01:48     54s] # Design Stage: PreRoute
[11/15 00:01:48     54s] # Design Name: fpga_top
[11/15 00:01:48     54s] # Design Mode: 130nm
[11/15 00:01:48     54s] # Analysis Mode: MMMC Non-OCV 
[11/15 00:01:48     54s] # Parasitics Mode: No SPEF/RCDB 
[11/15 00:01:48     54s] # Signoff Settings: SI Off 
[11/15 00:01:48     54s] #################################################################################
[11/15 00:01:48     54s] Topological Sorting (REAL = 0:00:00.0, MEM = 2352.6M, InitMEM = 2352.6M)
[11/15 00:01:48     54s] Calculate delays in BcWc mode...
[11/15 00:01:48     54s] Start delay calculation (fullDC) (8 T). (MEM=2358.85)
[11/15 00:01:48     54s] Start AAE Lib Loading. (MEM=2370.37)
[11/15 00:01:48     54s] End AAE Lib Loading. (MEM=2408.52 CPU=0:00:00.0 Real=0:00:00.0)
[11/15 00:01:48     54s] End AAE Lib Interpolated Model. (MEM=2408.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 00:01:49     55s] Total number of fetched objects 11986
[11/15 00:01:49     55s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/15 00:01:49     55s] End delay calculation. (MEM=2995.94 CPU=0:00:01.5 REAL=0:00:01.0)
[11/15 00:01:49     56s] End delay calculation (fullDC). (MEM=2995.94 CPU=0:00:01.9 REAL=0:00:01.0)
[11/15 00:01:49     56s] *** CDM Built up (cpu=0:00:01.9  real=0:00:01.0  mem= 2995.9M) ***
[11/15 00:01:49     56s] **INFO: Disable pre-place timing setting for timing analysis
[11/15 00:01:49     56s] Set Using Default Delay Limit as 1000.
[11/15 00:01:49     56s] Set Default Net Delay as 1000 ps.
[11/15 00:01:49     56s] Set Default Net Load as 0.5 pF. 
[11/15 00:01:49     56s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/15 00:01:49     56s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:2954.4M, EPOCH TIME: 1731625309.571793
[11/15 00:01:49     56s] Deleted 0 physical inst  (cell - / prefix -).
[11/15 00:01:49     56s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:2954.4M, EPOCH TIME: 1731625309.572042
[11/15 00:01:49     56s] INFO: #ExclusiveGroups=0
[11/15 00:01:49     56s] INFO: There are no Exclusive Groups.
[11/15 00:01:49     56s] *** Starting "NanoPlace(TM) placement v#7 (mem=2954.4M)" ...
[11/15 00:01:49     56s] Wait...
[11/15 00:01:49     56s] Estimated loop count for BSM: 1705
[11/15 00:01:49     56s] *** Build Buffered Sizing Timing Model
[11/15 00:01:49     56s] (cpu=0:00:00.0 mem=3018.4M) ***
[11/15 00:01:49     56s] *** Build Virtual Sizing Timing Model
[11/15 00:01:49     56s] (cpu=0:00:00.1 mem=3018.4M) ***
[11/15 00:01:49     56s] No user-set net weight.
[11/15 00:01:49     56s] Net fanout histogram:
[11/15 00:01:49     56s] 2		: 8434 (82.5%) nets
[11/15 00:01:49     56s] 3		: 1112 (10.9%) nets
[11/15 00:01:49     56s] 4     -	14	: 477 (4.7%) nets
[11/15 00:01:49     56s] 15    -	39	: 143 (1.4%) nets
[11/15 00:01:49     56s] 40    -	79	: 60 (0.6%) nets
[11/15 00:01:49     56s] 80    -	159	: 0 (0.0%) nets
[11/15 00:01:49     56s] 160   -	319	: 0 (0.0%) nets
[11/15 00:01:49     56s] 320   -	639	: 0 (0.0%) nets
[11/15 00:01:49     56s] 640   -	1279	: 0 (0.0%) nets
[11/15 00:01:49     56s] 1280  -	2559	: 2 (0.0%) nets
[11/15 00:01:49     56s] 2560  -	5119	: 0 (0.0%) nets
[11/15 00:01:49     56s] 5120+		: 0 (0.0%) nets
[11/15 00:01:49     56s] no activity file in design. spp won't run.
[11/15 00:01:49     56s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/15 00:01:49     56s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[11/15 00:01:49     56s] Define the scan chains before using this option.
[11/15 00:01:49     56s] Type 'man IMPSP-9042' for more detail.
[11/15 00:01:49     56s] Processing tracks to init pin-track alignment.
[11/15 00:01:49     56s] z: 2, totalTracks: 1
[11/15 00:01:49     56s] z: 4, totalTracks: 1
[11/15 00:01:49     56s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/15 00:01:49     56s] Cell fpga_top LLGs are deleted
[11/15 00:01:49     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:01:49     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:01:49     56s] # Building fpga_top llgBox search-tree.
[11/15 00:01:49     56s] #std cell=10080 (0 fixed + 10080 movable) #buf cell=3223 #inv cell=647 #block=0 (0 floating + 0 preplaced)
[11/15 00:01:49     56s] #ioInst=48 #net=10228 #term=33075 #term/net=3.23, #fixedIo=49, #floatIo=0, #fixedPin=39, #floatPin=0
[11/15 00:01:49     56s] stdCell: 0 single + 10080 double + 0 multi
[11/15 00:01:49     56s] Total standard cell length = 32.5257 (mm), area = 0.2166 (mm^2)
[11/15 00:01:49     56s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3018.4M, EPOCH TIME: 1731625309.643488
[11/15 00:01:49     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:01:49     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:01:49     56s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3018.4M, EPOCH TIME: 1731625309.643604
[11/15 00:01:49     56s] Max number of tech site patterns supported in site array is 256.
[11/15 00:01:49     56s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'ENC_CORE_0', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
[11/15 00:01:49     56s] **WARN: (IMPSP-15601):	Site 'CoreSite' will allow X-flip for cells with X-symmetry in lef because this site is endcap only.
[11/15 00:01:49     56s] Core basic site is CoreSite
[11/15 00:01:49     56s] **Info: (IMPSP-307): Design contains fractional 128 cells.
[11/15 00:01:49     56s] DP-Init: Signature of floorplan is 4d5e65b8e0541500. Signature of routing blockage is 2496507f6ed6d5be.
[11/15 00:01:49     56s] After signature check, allow fast init is false, keep pre-filter is false.
[11/15 00:01:49     56s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/15 00:01:49     56s] Use non-trimmed site array because memory saving is not enough.
[11/15 00:01:49     56s] SiteArray: non-trimmed site array dimensions = 376 x 3388
[11/15 00:01:49     56s] SiteArray: use 6,737,920 bytes
[11/15 00:01:49     56s] SiteArray: current memory after site array memory allocation 3056.8M
[11/15 00:01:49     56s] SiteArray: FP blocked sites are writable
[11/15 00:01:49     56s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): Create thread pool 0x7fc7db74bc68.
[11/15 00:01:49     56s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): 0 out of 1 thread pools are available.
[11/15 00:01:49     56s] Estimated cell power/ground rail width = 0.517 um
[11/15 00:01:49     56s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 00:01:49     56s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3184.8M, EPOCH TIME: 1731625309.661641
[11/15 00:01:49     56s] Process 24 wires and vias for routing blockage analysis
[11/15 00:01:49     56s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.005, REAL:0.004, MEM:3184.8M, EPOCH TIME: 1731625309.665477
[11/15 00:01:49     56s] SiteArray: number of non floorplan blocked sites for llg default is 1273888
[11/15 00:01:49     56s] Atter site array init, number of instance map data is 0.
[11/15 00:01:49     56s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.317, REAL:0.058, MEM:3184.8M, EPOCH TIME: 1731625309.702103
[11/15 00:01:49     56s] 
[11/15 00:01:49     56s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:01:49     56s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.321, REAL:0.062, MEM:3184.8M, EPOCH TIME: 1731625309.705908
[11/15 00:01:49     56s] 
[11/15 00:01:49     56s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:01:49     56s] Average module density = 0.089.
[11/15 00:01:49     56s] Density for the design = 0.089.
[11/15 00:01:49     56s]        = stdcell_area 113748 sites (216621 um^2) / alloc_area 1273888 sites (2425992 um^2).
[11/15 00:01:49     56s] Pin Density = 0.02596.
[11/15 00:01:49     56s]             = total # of pins 33075 / total area 1273888.
[11/15 00:01:49     56s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:3184.8M, EPOCH TIME: 1731625309.713470
[11/15 00:01:49     56s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.008, REAL:0.008, MEM:3184.8M, EPOCH TIME: 1731625309.721051
[11/15 00:01:49     56s] OPERPROF: Starting pre-place ADS at level 1, MEM:3184.8M, EPOCH TIME: 1731625309.721700
[11/15 00:01:49     56s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:3184.8M, EPOCH TIME: 1731625309.735553
[11/15 00:01:49     56s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:3184.8M, EPOCH TIME: 1731625309.735600
[11/15 00:01:49     56s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:3184.8M, EPOCH TIME: 1731625309.735689
[11/15 00:01:49     56s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:3184.8M, EPOCH TIME: 1731625309.735720
[11/15 00:01:49     56s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:3184.8M, EPOCH TIME: 1731625309.735746
[11/15 00:01:49     56s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:3184.8M, EPOCH TIME: 1731625309.736122
[11/15 00:01:49     56s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:3184.8M, EPOCH TIME: 1731625309.736154
[11/15 00:01:49     56s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:3184.8M, EPOCH TIME: 1731625309.736511
[11/15 00:01:49     56s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.001, REAL:0.001, MEM:3184.8M, EPOCH TIME: 1731625309.736547
[11/15 00:01:49     56s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:3184.8M, EPOCH TIME: 1731625309.736853
[11/15 00:01:49     56s] ADSU 0.089 -> 0.089. site 1273888.000 -> 1273888.000. GS 33.120
[11/15 00:01:49     56s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.031, REAL:0.028, MEM:3184.8M, EPOCH TIME: 1731625309.749406
[11/15 00:01:49     56s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:2745.8M, EPOCH TIME: 1731625309.752745
[11/15 00:01:49     56s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:2745.8M, EPOCH TIME: 1731625309.753015
[11/15 00:01:49     56s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:2745.8M, EPOCH TIME: 1731625309.753046
[11/15 00:01:49     56s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.000, MEM:2745.8M, EPOCH TIME: 1731625309.753073
[11/15 00:01:49     56s] Initial padding reaches pin density 0.296 for top
[11/15 00:01:49     56s] InitPadU 0.089 -> 0.129 for top
[11/15 00:01:49     56s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[11/15 00:01:49     56s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:2745.8M, EPOCH TIME: 1731625309.776042
[11/15 00:01:49     56s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:2745.8M, EPOCH TIME: 1731625309.776085
[11/15 00:01:49     56s] OPERPROF: Starting Section-Head-Init at level 1, MEM:2745.8M, EPOCH TIME: 1731625309.776455
[11/15 00:01:49     56s] OPERPROF: Finished Section-Head-Init at level 1, CPU:0.008, REAL:0.008, MEM:2745.8M, EPOCH TIME: 1731625309.784687
[11/15 00:01:49     56s] === lastAutoLevel = 10 
[11/15 00:01:49     56s] OPERPROF: Starting Placement-Init-Net-Weight at level 1, MEM:2745.8M, EPOCH TIME: 1731625309.791526
[11/15 00:01:49     56s] no activity file in design. spp won't run.
[11/15 00:01:49     56s] [spp] 0
[11/15 00:01:49     56s] [adp] 0:1:1:3
[11/15 00:01:50     59s] OPERPROF: Finished Placement-Init-Net-Weight at level 1, CPU:2.105, REAL:0.958, MEM:2853.9M, EPOCH TIME: 1731625310.749472
[11/15 00:01:50     59s] Clock gating cells determined by native netlist tracing.
[11/15 00:01:50     59s] no activity file in design. spp won't run.
[11/15 00:01:50     59s] no activity file in design. spp won't run.
[11/15 00:01:50     59s] Effort level <high> specified for reg2reg path_group
[11/15 00:01:51     60s] OPERPROF: Starting NP-MAIN at level 1, MEM:2910.4M, EPOCH TIME: 1731625311.088764
[11/15 00:01:52     60s] OPERPROF:   Starting NP-Place at level 2, MEM:3105.9M, EPOCH TIME: 1731625312.117258
[11/15 00:01:52     60s] Iteration  1: Total net bbox = 2.829e+05 (1.30e+05 1.53e+05)
[11/15 00:01:52     60s]               Est.  stn bbox = 3.031e+05 (1.36e+05 1.67e+05)
[11/15 00:01:52     60s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 3036.9M
[11/15 00:01:52     60s] Iteration  2: Total net bbox = 2.829e+05 (1.30e+05 1.53e+05)
[11/15 00:01:52     60s]               Est.  stn bbox = 3.031e+05 (1.36e+05 1.67e+05)
[11/15 00:01:52     60s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3036.9M
[11/15 00:01:52     60s] exp_mt_sequential is set from setPlaceMode option to 1
[11/15 00:01:52     60s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=8)
[11/15 00:01:52     60s] place_exp_mt_interval set to default 32
[11/15 00:01:52     60s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/15 00:01:52     61s] Iteration  3: Total net bbox = 2.304e+05 (1.08e+05 1.23e+05)
[11/15 00:01:52     61s]               Est.  stn bbox = 2.943e+05 (1.34e+05 1.61e+05)
[11/15 00:01:52     61s]               cpu = 0:00:01.1 real = 0:00:00.0 mem = 3282.1M
[11/15 00:01:52     61s] Total number of setup views is 1.
[11/15 00:01:52     61s] Total number of active setup views is 1.
[11/15 00:01:52     61s] Active setup views:
[11/15 00:01:52     61s]     VIEW_SETUP
[11/15 00:01:52     62s] Iteration  4: Total net bbox = 2.223e+05 (1.03e+05 1.19e+05)
[11/15 00:01:52     62s]               Est.  stn bbox = 2.848e+05 (1.27e+05 1.58e+05)
[11/15 00:01:52     62s]               cpu = 0:00:01.2 real = 0:00:00.0 mem = 3282.1M
[11/15 00:01:53     64s] Iteration  5: Total net bbox = 2.568e+05 (9.87e+04 1.58e+05)
[11/15 00:01:53     64s]               Est.  stn bbox = 3.433e+05 (1.22e+05 2.21e+05)
[11/15 00:01:53     64s]               cpu = 0:00:01.5 real = 0:00:01.0 mem = 3282.1M
[11/15 00:01:53     64s] OPERPROF:   Finished NP-Place at level 2, CPU:4.006, REAL:1.054, MEM:3186.1M, EPOCH TIME: 1731625313.170944
[11/15 00:01:53     64s] OPERPROF: Finished NP-MAIN at level 1, CPU:4.076, REAL:2.090, MEM:3186.1M, EPOCH TIME: 1731625313.178728
[11/15 00:01:53     64s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3186.1M, EPOCH TIME: 1731625313.194243
[11/15 00:01:53     64s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 00:01:53     64s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.003, REAL:0.003, MEM:3186.1M, EPOCH TIME: 1731625313.196845
[11/15 00:01:53     64s] OPERPROF: Starting NP-MAIN at level 1, MEM:3186.1M, EPOCH TIME: 1731625313.197388
[11/15 00:01:53     64s] OPERPROF:   Starting NP-Place at level 2, MEM:3282.1M, EPOCH TIME: 1731625313.230842
[11/15 00:01:53     66s] Iteration  6: Total net bbox = 2.606e+05 (1.27e+05 1.33e+05)
[11/15 00:01:53     66s]               Est.  stn bbox = 3.643e+05 (1.76e+05 1.89e+05)
[11/15 00:01:53     66s]               cpu = 0:00:02.4 real = 0:00:00.0 mem = 3411.8M
[11/15 00:01:53     66s] OPERPROF:   Finished NP-Place at level 2, CPU:2.446, REAL:0.621, MEM:3315.8M, EPOCH TIME: 1731625313.851368
[11/15 00:01:53     66s] OPERPROF: Finished NP-MAIN at level 1, CPU:2.523, REAL:0.664, MEM:3187.8M, EPOCH TIME: 1731625313.861202
[11/15 00:01:53     66s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3187.8M, EPOCH TIME: 1731625313.861726
[11/15 00:01:53     66s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 00:01:53     66s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3187.8M, EPOCH TIME: 1731625313.862700
[11/15 00:01:53     66s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3187.8M, EPOCH TIME: 1731625313.862819
[11/15 00:01:53     66s] Starting Early Global Route rough congestion estimation: mem = 3187.8M
[11/15 00:01:53     66s] (I)      Initializing eGR engine (rough)
[11/15 00:01:53     66s] Set min layer with default ( 2 )
[11/15 00:01:53     66s] Set max layer with parameter ( 5 )
[11/15 00:01:53     66s] (I)      Initializing eGR engine (rough)
[11/15 00:01:53     66s] Set min layer with default ( 2 )
[11/15 00:01:53     66s] Set max layer with parameter ( 5 )
[11/15 00:01:53     66s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.05 MB )
[11/15 00:01:53     66s] (I)      Running eGR Rough flow
[11/15 00:01:53     66s] (I)      # wire layers (front) : 6
[11/15 00:01:53     66s] (I)      # wire layers (back)  : 0
[11/15 00:01:53     66s] (I)      min wire layer : 1
[11/15 00:01:53     66s] (I)      max wire layer : 5
[11/15 00:01:53     66s] (I)      # cut layers (front) : 5
[11/15 00:01:53     66s] (I)      # cut layers (back)  : 0
[11/15 00:01:53     66s] (I)      min cut layer : 1
[11/15 00:01:53     66s] (I)      max cut layer : 4
[11/15 00:01:53     66s] (I)      ================================ Layers ================================
[11/15 00:01:53     66s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:01:53     66s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/15 00:01:53     66s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:01:53     66s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/15 00:01:53     66s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/15 00:01:53     66s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/15 00:01:53     66s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/15 00:01:53     66s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/15 00:01:53     66s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/15 00:01:53     66s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/15 00:01:53     66s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/15 00:01:53     66s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/15 00:01:53     66s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/15 00:01:53     66s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/15 00:01:53     66s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:01:53     66s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/15 00:01:53     66s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/15 00:01:53     66s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:01:53     66s] (I)      Started Import and model ( Curr Mem: 3.05 MB )
[11/15 00:01:53     66s] (I)      Default pattern map key = fpga_top_default.
[11/15 00:01:53     66s] (I)      == Non-default Options ==
[11/15 00:01:53     66s] (I)      Print mode                                         : 2
[11/15 00:01:53     66s] (I)      Stop if highly congested                           : false
[11/15 00:01:53     66s] (I)      Local connection modeling                          : true
[11/15 00:01:53     66s] (I)      Maximum routing layer                              : 5
[11/15 00:01:53     66s] (I)      Top routing layer                                  : 5
[11/15 00:01:53     66s] (I)      Assign partition pins                              : false
[11/15 00:01:53     66s] (I)      Support large GCell                                : true
[11/15 00:01:53     66s] (I)      Number of threads                                  : 8
[11/15 00:01:53     66s] (I)      Number of rows per GCell                           : 24
[11/15 00:01:53     66s] (I)      Max num rows per GCell                             : 32
[11/15 00:01:53     66s] (I)      Route tie net to shape                             : auto
[11/15 00:01:53     66s] (I)      Method to set GCell size                           : row
[11/15 00:01:53     66s] (I)      Tie hi/lo max distance                             : 41.400000
[11/15 00:01:53     66s] (I)      Counted 1066 PG shapes. eGR will not process PG shapes layer by layer.
[11/15 00:01:53     66s] (I)      ============== Pin Summary ==============
[11/15 00:01:53     66s] (I)      +-------+--------+---------+------------+
[11/15 00:01:53     66s] (I)      | Layer | # pins | % total |      Group |
[11/15 00:01:53     66s] (I)      +-------+--------+---------+------------+
[11/15 00:01:53     66s] (I)      |     1 |  32348 |   97.92 |        Pin |
[11/15 00:01:53     66s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/15 00:01:53     66s] (I)      |     3 |    656 |    1.99 | Pin access |
[11/15 00:01:53     66s] (I)      |     4 |      0 |    0.00 |      Other |
[11/15 00:01:53     66s] (I)      |     5 |     32 |    0.10 |      Other |
[11/15 00:01:53     66s] (I)      +-------+--------+---------+------------+
[11/15 00:01:53     66s] (I)      Use row-based GCell size
[11/15 00:01:53     66s] (I)      Use row-based GCell align
[11/15 00:01:53     66s] (I)      layer 0 area = 83000
[11/15 00:01:53     66s] (I)      layer 1 area = 67600
[11/15 00:01:53     66s] (I)      layer 2 area = 240000
[11/15 00:01:53     66s] (I)      layer 3 area = 240000
[11/15 00:01:53     66s] (I)      layer 4 area = 4000000
[11/15 00:01:53     66s] (I)      GCell unit size   : 4140
[11/15 00:01:53     66s] (I)      GCell multiplier  : 24
[11/15 00:01:53     66s] (I)      GCell row height  : 4140
[11/15 00:01:53     66s] (I)      Actual row height : 4140
[11/15 00:01:53     66s] (I)      GCell align ref   : 280000 280000
[11/15 00:01:53     66s] (I)      Track table information for default rule: 
[11/15 00:01:53     66s] (I)      met1 has single uniform track structure
[11/15 00:01:53     66s] (I)      met2 has single uniform track structure
[11/15 00:01:53     66s] (I)      met3 has single uniform track structure
[11/15 00:01:53     66s] (I)      met4 has single uniform track structure
[11/15 00:01:53     66s] (I)      met5 has single uniform track structure
[11/15 00:01:53     66s] (I)      =============== Default via ===============
[11/15 00:01:53     66s] (I)      +---+------------------+------------------+
[11/15 00:01:53     66s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/15 00:01:53     66s] (I)      +---+------------------+------------------+
[11/15 00:01:53     66s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/15 00:01:53     66s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/15 00:01:53     66s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/15 00:01:53     66s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/15 00:01:53     66s] (I)      +---+------------------+------------------+
[11/15 00:01:53     66s] (I)      Read 1122 PG shapes
[11/15 00:01:53     66s] (I)      Read 0 clock shapes
[11/15 00:01:53     66s] (I)      Read 0 other shapes
[11/15 00:01:53     66s] (I)      #Routing Blockages  : 0
[11/15 00:01:53     66s] (I)      #Instance Blockages : 9014
[11/15 00:01:53     66s] (I)      #PG Blockages       : 1122
[11/15 00:01:53     66s] (I)      #Halo Blockages     : 0
[11/15 00:01:53     66s] (I)      #Boundary Blockages : 0
[11/15 00:01:53     66s] (I)      #Clock Blockages    : 0
[11/15 00:01:53     66s] (I)      #Other Blockages    : 0
[11/15 00:01:53     66s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/15 00:01:53     66s] (I)      Custom ignore net properties:
[11/15 00:01:53     66s] (I)      1 : NotLegal
[11/15 00:01:53     66s] (I)      Default ignore net properties:
[11/15 00:01:53     66s] (I)      1 : Special
[11/15 00:01:53     66s] (I)      2 : Analog
[11/15 00:01:53     66s] (I)      3 : Fixed
[11/15 00:01:53     66s] (I)      4 : Skipped
[11/15 00:01:53     66s] (I)      5 : MixedSignal
[11/15 00:01:53     66s] (I)      Prerouted net properties:
[11/15 00:01:53     66s] (I)      1 : NotLegal
[11/15 00:01:53     66s] (I)      2 : Special
[11/15 00:01:53     66s] (I)      3 : Analog
[11/15 00:01:53     66s] (I)      4 : Fixed
[11/15 00:01:53     66s] (I)      5 : Skipped
[11/15 00:01:53     66s] (I)      6 : MixedSignal
[11/15 00:01:53     66s] (I)      Early global route reroute all routable nets
[11/15 00:01:53     66s] (I)      Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/15 00:01:53     66s] (I)      Read 10228 nets ( ignored 0 )
[11/15 00:01:53     66s] (I)        Front-side 10228 ( ignored 0 )
[11/15 00:01:53     66s] (I)        Back-side  0 ( ignored 0 )
[11/15 00:01:53     66s] (I)        Both-side  0 ( ignored 0 )
[11/15 00:01:53     66s] (I)      early_global_route_priority property id does not exist.
[11/15 00:01:53     66s] (I)      Read Num Blocks=10136  Num Prerouted Wires=0  Num CS=0
[11/15 00:01:53     66s] (I)      Layer 1 (V) : #blockages 225 : #preroutes 0
[11/15 00:01:53     66s] (I)      Layer 2 (H) : #blockages 3990 : #preroutes 0
[11/15 00:01:53     66s] (I)      Layer 3 (V) : #blockages 3591 : #preroutes 0
[11/15 00:01:53     66s] (I)      Layer 4 (H) : #blockages 2330 : #preroutes 0
[11/15 00:01:53     66s] (I)      Number of ignored nets                =      0
[11/15 00:01:53     66s] (I)      Number of connected nets              =      0
[11/15 00:01:53     66s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/15 00:01:53     66s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/15 00:01:53     66s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/15 00:01:53     66s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/15 00:01:53     66s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/15 00:01:53     66s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/15 00:01:53     66s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/15 00:01:53     66s] (I)      There are 2 clock nets ( 0 with NDR ).
[11/15 00:01:53     66s] (I)      Ndr track 0 does not exist
[11/15 00:01:53     66s] (I)      ---------------------Grid Graph Info--------------------
[11/15 00:01:53     66s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/15 00:01:53     66s] (I)      Core area           : (280000, 280000) - (1838665, 1838665)
[11/15 00:01:53     66s] (I)      Site width          :   460  (dbu)
[11/15 00:01:53     66s] (I)      Row height          :  4140  (dbu)
[11/15 00:01:53     66s] (I)      GCell row height    :  4140  (dbu)
[11/15 00:01:53     66s] (I)      GCell width         : 99360  (dbu)
[11/15 00:01:53     66s] (I)      GCell height        : 99360  (dbu)
[11/15 00:01:53     66s] (I)      Grid                :    22    22     5
[11/15 00:01:53     66s] (I)      Layer numbers       :     1     2     3     4     5
[11/15 00:01:53     66s] (I)      Vertical capacity   :     0 99360     0 99360     0
[11/15 00:01:53     66s] (I)      Horizontal capacity :     0     0 99360     0 99360
[11/15 00:01:53     66s] (I)      Default wire width  :   140   140   300   300  1600
[11/15 00:01:53     66s] (I)      Default wire space  :   140   140   300   300  1600
[11/15 00:01:53     66s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/15 00:01:53     66s] (I)      Default pitch size  :   280   460   610   615  3660
[11/15 00:01:53     66s] (I)      First track coord   :   320   320   620   790  1840
[11/15 00:01:53     66s] (I)      Num tracks per GCell: 354.86 216.00 162.89 161.56 27.15
[11/15 00:01:53     66s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/15 00:01:53     66s] (I)      Num of masks        :     1     1     1     1     1
[11/15 00:01:53     66s] (I)      Num of trim masks   :     0     0     0     0     0
[11/15 00:01:53     66s] (I)      --------------------------------------------------------
[11/15 00:01:53     66s] 
[11/15 00:01:53     66s] (I)      ============ Routing rule table ============
[11/15 00:01:53     66s] (I)      Rule id: 0  Nets: 10196
[11/15 00:01:53     66s] (I)      ========================================
[11/15 00:01:53     66s] (I)      
[11/15 00:01:53     66s] (I)      ======== NDR :  =========
[11/15 00:01:53     66s] (I)      +--------------+--------+
[11/15 00:01:53     66s] (I)      |           ID |      0 |
[11/15 00:01:53     66s] (I)      |         Name |        |
[11/15 00:01:53     66s] (I)      |      Default |    yes |
[11/15 00:01:53     66s] (I)      |  Clk Special |     no |
[11/15 00:01:53     66s] (I)      | Hard spacing |     no |
[11/15 00:01:53     66s] (I)      |    NDR track | (none) |
[11/15 00:01:53     66s] (I)      |      NDR via | (none) |
[11/15 00:01:53     66s] (I)      |  Extra space |      0 |
[11/15 00:01:53     66s] (I)      |      Shields |      0 |
[11/15 00:01:53     66s] (I)      |   Demand (H) |      1 |
[11/15 00:01:53     66s] (I)      |   Demand (V) |      1 |
[11/15 00:01:53     66s] (I)      |        #Nets |  10196 |
[11/15 00:01:53     66s] (I)      +--------------+--------+
[11/15 00:01:53     66s] (I)      +-------------------------------------------------------------------------------------+
[11/15 00:01:53     66s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/15 00:01:53     66s] (I)      +-------------------------------------------------------------------------------------+
[11/15 00:01:53     66s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/15 00:01:53     66s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/15 00:01:53     66s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/15 00:01:53     66s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/15 00:01:53     66s] (I)      +-------------------------------------------------------------------------------------+
[11/15 00:01:53     66s] (I)      =============== Blocked Tracks ===============
[11/15 00:01:53     66s] (I)      +-------+---------+----------+---------------+
[11/15 00:01:53     66s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/15 00:01:53     66s] (I)      +-------+---------+----------+---------------+
[11/15 00:01:53     66s] (I)      |     1 |       0 |        0 |         0.00% |
[11/15 00:01:53     66s] (I)      |     2 |  101310 |    34403 |        33.96% |
[11/15 00:01:53     66s] (I)      |     3 |   76384 |    26032 |        34.08% |
[11/15 00:01:53     66s] (I)      |     4 |   75768 |    32531 |        42.94% |
[11/15 00:01:53     66s] (I)      |     5 |   12738 |     5315 |        41.73% |
[11/15 00:01:53     66s] (I)      +-------+---------+----------+---------------+
[11/15 00:01:53     66s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 3.05 MB )
[11/15 00:01:53     66s] (I)      Reset routing kernel
[11/15 00:01:53     66s] (I)      numLocalWires=40305  numGlobalNetBranches=8692  numLocalNetBranches=11543
[11/15 00:01:53     66s] (I)      totalPins=33011  totalGlobalPin=3763 (11.40%)
[11/15 00:01:53     66s] (I)      total 2D Cap : 185275 = (63775 H, 121500 V)
[11/15 00:01:53     66s] (I)      total 2D Demand : 679 = (0 H, 679 V)
[11/15 00:01:53     66s] (I)      
[11/15 00:01:53     66s] (I)      ============  Phase 1a Route ============
[11/15 00:01:53     66s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 5
[11/15 00:01:53     66s] (I)      Usage: 3508 = (1682 H, 1826 V) = (2.64% H, 1.50% V) = (1.671e+05um H, 1.814e+05um V)
[11/15 00:01:53     66s] (I)      
[11/15 00:01:53     66s] (I)      ============  Phase 1b Route ============
[11/15 00:01:53     66s] (I)      Usage: 3508 = (1682 H, 1826 V) = (2.64% H, 1.50% V) = (1.671e+05um H, 1.814e+05um V)
[11/15 00:01:53     66s] (I)      eGR overflow: 0.44% H + 0.00% V
[11/15 00:01:53     66s] 
[11/15 00:01:53     66s] (I)      Updating congestion map
[11/15 00:01:53     66s] (I)      Overflow after Early Global Route 0.44% H + 0.00% V
[11/15 00:01:53     66s] (I)      Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.05 MB )
[11/15 00:01:53     66s] Finished Early Global Route rough congestion estimation: mem = 3152.1M
[11/15 00:01:53     66s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.074, REAL:0.066, MEM:3152.1M, EPOCH TIME: 1731625313.928334
[11/15 00:01:53     66s] earlyGlobalRoute rough estimation gcell size 24 row height
[11/15 00:01:53     66s] OPERPROF: Starting CDPad at level 1, MEM:3152.1M, EPOCH TIME: 1731625313.928575
[11/15 00:01:53     66s] CDPadU 0.129 -> 0.128. R=0.089, N=10080, GS=99.360
[11/15 00:01:53     66s] OPERPROF: Finished CDPad at level 1, CPU:0.105, REAL:0.036, MEM:3152.1M, EPOCH TIME: 1731625313.964424
[11/15 00:01:53     66s] OPERPROF: Starting NP-MAIN at level 1, MEM:3152.1M, EPOCH TIME: 1731625313.965068
[11/15 00:01:53     67s] OPERPROF:   Starting NP-Place at level 2, MEM:3253.0M, EPOCH TIME: 1731625313.999320
[11/15 00:01:54     67s] OPERPROF:   Finished NP-Place at level 2, CPU:0.164, REAL:0.041, MEM:3289.2M, EPOCH TIME: 1731625314.040023
[11/15 00:01:54     67s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.252, REAL:0.087, MEM:3193.2M, EPOCH TIME: 1731625314.052291
[11/15 00:01:54     67s] Global placement CDP skipped at cutLevel 7.
[11/15 00:01:54     67s] Iteration  7: Total net bbox = 2.761e+05 (1.38e+05 1.38e+05)
[11/15 00:01:54     67s]               Est.  stn bbox = 3.819e+05 (1.87e+05 1.95e+05)
[11/15 00:01:54     67s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 3193.2M
[11/15 00:01:55     69s] 
[11/15 00:01:55     69s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/15 00:01:55     69s] TLC MultiMap info (StdDelay):
[11/15 00:01:55     69s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[11/15 00:01:55     69s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 29.9ps
[11/15 00:01:55     69s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[11/15 00:01:55     69s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 64.7ps
[11/15 00:01:55     69s]  Setting StdDelay to: 64.7ps
[11/15 00:01:55     69s] 
[11/15 00:01:55     69s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/15 00:01:55     69s] nrCritNet: 0.00% ( 0 / 10228 ) cutoffSlk: 214748364.7ps stdDelay: 64.7ps
[11/15 00:01:56     71s] nrCritNet: 0.00% ( 0 / 10228 ) cutoffSlk: 214748364.7ps stdDelay: 64.7ps
[11/15 00:01:56     71s] Iteration  8: Total net bbox = 2.761e+05 (1.38e+05 1.38e+05)
[11/15 00:01:56     71s]               Est.  stn bbox = 3.819e+05 (1.87e+05 1.95e+05)
[11/15 00:01:56     71s]               cpu = 0:00:04.1 real = 0:00:02.0 mem = 3161.2M
[11/15 00:01:56     71s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3161.2M, EPOCH TIME: 1731625316.084870
[11/15 00:01:56     71s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 00:01:56     71s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3161.2M, EPOCH TIME: 1731625316.085465
[11/15 00:01:56     71s] OPERPROF: Starting NP-MAIN at level 1, MEM:3161.2M, EPOCH TIME: 1731625316.086040
[11/15 00:01:56     71s] OPERPROF:   Starting NP-Place at level 2, MEM:3289.2M, EPOCH TIME: 1731625316.121258
[11/15 00:01:56     73s] OPERPROF:   Finished NP-Place at level 2, CPU:2.495, REAL:0.645, MEM:3321.2M, EPOCH TIME: 1731625316.766161
[11/15 00:01:56     73s] OPERPROF: Finished NP-MAIN at level 1, CPU:2.575, REAL:0.690, MEM:3193.2M, EPOCH TIME: 1731625316.775619
[11/15 00:01:56     73s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3193.2M, EPOCH TIME: 1731625316.776138
[11/15 00:01:56     73s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 00:01:56     73s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3193.2M, EPOCH TIME: 1731625316.777192
[11/15 00:01:56     73s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3193.2M, EPOCH TIME: 1731625316.777317
[11/15 00:01:56     73s] Starting Early Global Route rough congestion estimation: mem = 3193.2M
[11/15 00:01:56     73s] (I)      Initializing eGR engine (rough)
[11/15 00:01:56     73s] Set min layer with default ( 2 )
[11/15 00:01:56     73s] Set max layer with parameter ( 5 )
[11/15 00:01:56     73s] (I)      Initializing eGR engine (rough)
[11/15 00:01:56     73s] Set min layer with default ( 2 )
[11/15 00:01:56     73s] Set max layer with parameter ( 5 )
[11/15 00:01:56     73s] (I)      Started Early Global Route kernel ( Curr Mem: 3.05 MB )
[11/15 00:01:56     73s] (I)      Running eGR Rough flow
[11/15 00:01:56     73s] (I)      # wire layers (front) : 6
[11/15 00:01:56     73s] (I)      # wire layers (back)  : 0
[11/15 00:01:56     73s] (I)      min wire layer : 1
[11/15 00:01:56     73s] (I)      max wire layer : 5
[11/15 00:01:56     73s] (I)      # cut layers (front) : 5
[11/15 00:01:56     73s] (I)      # cut layers (back)  : 0
[11/15 00:01:56     73s] (I)      min cut layer : 1
[11/15 00:01:56     73s] (I)      max cut layer : 4
[11/15 00:01:56     73s] (I)      ================================ Layers ================================
[11/15 00:01:56     73s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:01:56     73s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/15 00:01:56     73s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:01:56     73s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/15 00:01:56     73s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/15 00:01:56     73s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/15 00:01:56     73s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/15 00:01:56     73s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/15 00:01:56     73s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/15 00:01:56     73s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/15 00:01:56     73s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/15 00:01:56     73s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/15 00:01:56     73s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/15 00:01:56     73s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/15 00:01:56     73s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:01:56     73s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/15 00:01:56     73s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/15 00:01:56     73s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:01:56     73s] (I)      Started Import and model ( Curr Mem: 3.05 MB )
[11/15 00:01:56     73s] (I)      Default pattern map key = fpga_top_default.
[11/15 00:01:56     73s] (I)      == Non-default Options ==
[11/15 00:01:56     73s] (I)      Print mode                                         : 2
[11/15 00:01:56     73s] (I)      Stop if highly congested                           : false
[11/15 00:01:56     73s] (I)      Local connection modeling                          : true
[11/15 00:01:56     73s] (I)      Maximum routing layer                              : 5
[11/15 00:01:56     73s] (I)      Top routing layer                                  : 5
[11/15 00:01:56     73s] (I)      Assign partition pins                              : false
[11/15 00:01:56     73s] (I)      Support large GCell                                : true
[11/15 00:01:56     73s] (I)      Number of threads                                  : 8
[11/15 00:01:56     73s] (I)      Number of rows per GCell                           : 12
[11/15 00:01:56     73s] (I)      Max num rows per GCell                             : 32
[11/15 00:01:56     73s] (I)      Route tie net to shape                             : auto
[11/15 00:01:56     73s] (I)      Method to set GCell size                           : row
[11/15 00:01:56     73s] (I)      Tie hi/lo max distance                             : 41.400000
[11/15 00:01:56     73s] (I)      Counted 1066 PG shapes. eGR will not process PG shapes layer by layer.
[11/15 00:01:56     73s] (I)      ============== Pin Summary ==============
[11/15 00:01:56     73s] (I)      +-------+--------+---------+------------+
[11/15 00:01:56     73s] (I)      | Layer | # pins | % total |      Group |
[11/15 00:01:56     73s] (I)      +-------+--------+---------+------------+
[11/15 00:01:56     73s] (I)      |     1 |  32348 |   97.92 |        Pin |
[11/15 00:01:56     73s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/15 00:01:56     73s] (I)      |     3 |    656 |    1.99 | Pin access |
[11/15 00:01:56     73s] (I)      |     4 |      0 |    0.00 |      Other |
[11/15 00:01:56     73s] (I)      |     5 |     32 |    0.10 |      Other |
[11/15 00:01:56     73s] (I)      +-------+--------+---------+------------+
[11/15 00:01:56     73s] (I)      Use row-based GCell size
[11/15 00:01:56     73s] (I)      Use row-based GCell align
[11/15 00:01:56     73s] (I)      layer 0 area = 83000
[11/15 00:01:56     73s] (I)      layer 1 area = 67600
[11/15 00:01:56     73s] (I)      layer 2 area = 240000
[11/15 00:01:56     73s] (I)      layer 3 area = 240000
[11/15 00:01:56     73s] (I)      layer 4 area = 4000000
[11/15 00:01:56     73s] (I)      GCell unit size   : 4140
[11/15 00:01:56     73s] (I)      GCell multiplier  : 12
[11/15 00:01:56     73s] (I)      GCell row height  : 4140
[11/15 00:01:56     73s] (I)      Actual row height : 4140
[11/15 00:01:56     73s] (I)      GCell align ref   : 280000 280000
[11/15 00:01:56     73s] (I)      Track table information for default rule: 
[11/15 00:01:56     73s] (I)      met1 has single uniform track structure
[11/15 00:01:56     73s] (I)      met2 has single uniform track structure
[11/15 00:01:56     73s] (I)      met3 has single uniform track structure
[11/15 00:01:56     73s] (I)      met4 has single uniform track structure
[11/15 00:01:56     73s] (I)      met5 has single uniform track structure
[11/15 00:01:56     73s] (I)      =============== Default via ===============
[11/15 00:01:56     73s] (I)      +---+------------------+------------------+
[11/15 00:01:56     73s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/15 00:01:56     73s] (I)      +---+------------------+------------------+
[11/15 00:01:56     73s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/15 00:01:56     73s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/15 00:01:56     73s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/15 00:01:56     73s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/15 00:01:56     73s] (I)      +---+------------------+------------------+
[11/15 00:01:56     74s] (I)      Read 1122 PG shapes
[11/15 00:01:56     74s] (I)      Read 0 clock shapes
[11/15 00:01:56     74s] (I)      Read 0 other shapes
[11/15 00:01:56     74s] (I)      #Routing Blockages  : 0
[11/15 00:01:56     74s] (I)      #Instance Blockages : 9014
[11/15 00:01:56     74s] (I)      #PG Blockages       : 1122
[11/15 00:01:56     74s] (I)      #Halo Blockages     : 0
[11/15 00:01:56     74s] (I)      #Boundary Blockages : 0
[11/15 00:01:56     74s] (I)      #Clock Blockages    : 0
[11/15 00:01:56     74s] (I)      #Other Blockages    : 0
[11/15 00:01:56     74s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/15 00:01:56     74s] (I)      Custom ignore net properties:
[11/15 00:01:56     74s] (I)      1 : NotLegal
[11/15 00:01:56     74s] (I)      Default ignore net properties:
[11/15 00:01:56     74s] (I)      1 : Special
[11/15 00:01:56     74s] (I)      2 : Analog
[11/15 00:01:56     74s] (I)      3 : Fixed
[11/15 00:01:56     74s] (I)      4 : Skipped
[11/15 00:01:56     74s] (I)      5 : MixedSignal
[11/15 00:01:56     74s] (I)      Prerouted net properties:
[11/15 00:01:56     74s] (I)      1 : NotLegal
[11/15 00:01:56     74s] (I)      2 : Special
[11/15 00:01:56     74s] (I)      3 : Analog
[11/15 00:01:56     74s] (I)      4 : Fixed
[11/15 00:01:56     74s] (I)      5 : Skipped
[11/15 00:01:56     74s] (I)      6 : MixedSignal
[11/15 00:01:56     74s] (I)      Early global route reroute all routable nets
[11/15 00:01:56     74s] (I)      Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/15 00:01:56     74s] (I)      Read 10228 nets ( ignored 0 )
[11/15 00:01:56     74s] (I)        Front-side 10228 ( ignored 0 )
[11/15 00:01:56     74s] (I)        Back-side  0 ( ignored 0 )
[11/15 00:01:56     74s] (I)        Both-side  0 ( ignored 0 )
[11/15 00:01:56     74s] (I)      early_global_route_priority property id does not exist.
[11/15 00:01:56     74s] (I)      Read Num Blocks=10136  Num Prerouted Wires=0  Num CS=0
[11/15 00:01:56     74s] (I)      Layer 1 (V) : #blockages 225 : #preroutes 0
[11/15 00:01:56     74s] (I)      Layer 2 (H) : #blockages 3990 : #preroutes 0
[11/15 00:01:56     74s] (I)      Layer 3 (V) : #blockages 3591 : #preroutes 0
[11/15 00:01:56     74s] (I)      Layer 4 (H) : #blockages 2330 : #preroutes 0
[11/15 00:01:56     74s] (I)      Number of ignored nets                =      0
[11/15 00:01:56     74s] (I)      Number of connected nets              =      0
[11/15 00:01:56     74s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/15 00:01:56     74s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/15 00:01:56     74s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/15 00:01:56     74s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/15 00:01:56     74s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/15 00:01:56     74s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/15 00:01:56     74s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/15 00:01:56     74s] (I)      There are 2 clock nets ( 0 with NDR ).
[11/15 00:01:56     74s] (I)      Ndr track 0 does not exist
[11/15 00:01:56     74s] (I)      ---------------------Grid Graph Info--------------------
[11/15 00:01:56     74s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/15 00:01:56     74s] (I)      Core area           : (280000, 280000) - (1838665, 1838665)
[11/15 00:01:56     74s] (I)      Site width          :   460  (dbu)
[11/15 00:01:56     74s] (I)      Row height          :  4140  (dbu)
[11/15 00:01:56     74s] (I)      GCell row height    :  4140  (dbu)
[11/15 00:01:56     74s] (I)      GCell width         : 49680  (dbu)
[11/15 00:01:56     74s] (I)      GCell height        : 49680  (dbu)
[11/15 00:01:56     74s] (I)      Grid                :    43    43     5
[11/15 00:01:56     74s] (I)      Layer numbers       :     1     2     3     4     5
[11/15 00:01:56     74s] (I)      Vertical capacity   :     0 49680     0 49680     0
[11/15 00:01:56     74s] (I)      Horizontal capacity :     0     0 49680     0 49680
[11/15 00:01:56     74s] (I)      Default wire width  :   140   140   300   300  1600
[11/15 00:01:56     74s] (I)      Default wire space  :   140   140   300   300  1600
[11/15 00:01:56     74s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/15 00:01:56     74s] (I)      Default pitch size  :   280   460   610   615  3660
[11/15 00:01:56     74s] (I)      First track coord   :   320   320   620   790  1840
[11/15 00:01:56     74s] (I)      Num tracks per GCell: 177.43 108.00 81.44 80.78 13.57
[11/15 00:01:56     74s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/15 00:01:56     74s] (I)      Num of masks        :     1     1     1     1     1
[11/15 00:01:56     74s] (I)      Num of trim masks   :     0     0     0     0     0
[11/15 00:01:56     74s] (I)      --------------------------------------------------------
[11/15 00:01:56     74s] 
[11/15 00:01:56     74s] (I)      ============ Routing rule table ============
[11/15 00:01:56     74s] (I)      Rule id: 0  Nets: 10196
[11/15 00:01:56     74s] (I)      ========================================
[11/15 00:01:56     74s] (I)      
[11/15 00:01:56     74s] (I)      ======== NDR :  =========
[11/15 00:01:56     74s] (I)      +--------------+--------+
[11/15 00:01:56     74s] (I)      |           ID |      0 |
[11/15 00:01:56     74s] (I)      |         Name |        |
[11/15 00:01:56     74s] (I)      |      Default |    yes |
[11/15 00:01:56     74s] (I)      |  Clk Special |     no |
[11/15 00:01:56     74s] (I)      | Hard spacing |     no |
[11/15 00:01:56     74s] (I)      |    NDR track | (none) |
[11/15 00:01:56     74s] (I)      |      NDR via | (none) |
[11/15 00:01:56     74s] (I)      |  Extra space |      0 |
[11/15 00:01:56     74s] (I)      |      Shields |      0 |
[11/15 00:01:56     74s] (I)      |   Demand (H) |      1 |
[11/15 00:01:56     74s] (I)      |   Demand (V) |      1 |
[11/15 00:01:56     74s] (I)      |        #Nets |  10196 |
[11/15 00:01:56     74s] (I)      +--------------+--------+
[11/15 00:01:56     74s] (I)      +-------------------------------------------------------------------------------------+
[11/15 00:01:56     74s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/15 00:01:56     74s] (I)      +-------------------------------------------------------------------------------------+
[11/15 00:01:56     74s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/15 00:01:56     74s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/15 00:01:56     74s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/15 00:01:56     74s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/15 00:01:56     74s] (I)      +-------------------------------------------------------------------------------------+
[11/15 00:01:56     74s] (I)      =============== Blocked Tracks ===============
[11/15 00:01:56     74s] (I)      +-------+---------+----------+---------------+
[11/15 00:01:56     74s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/15 00:01:56     74s] (I)      +-------+---------+----------+---------------+
[11/15 00:01:56     74s] (I)      |     1 |       0 |        0 |         0.00% |
[11/15 00:01:56     74s] (I)      |     2 |  198015 |    61739 |        31.18% |
[11/15 00:01:56     74s] (I)      |     3 |  149296 |    46871 |        31.39% |
[11/15 00:01:56     74s] (I)      |     4 |  148092 |    60786 |        41.05% |
[11/15 00:01:56     74s] (I)      |     5 |   24897 |     9569 |        38.43% |
[11/15 00:01:56     74s] (I)      +-------+---------+----------+---------------+
[11/15 00:01:56     74s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.05 MB )
[11/15 00:01:56     74s] (I)      Reset routing kernel
[11/15 00:01:56     74s] (I)      numLocalWires=33990  numGlobalNetBranches=8280  numLocalNetBranches=8735
[11/15 00:01:56     74s] (I)      totalPins=33011  totalGlobalPin=8207 (24.86%)
[11/15 00:01:56     74s] (I)      total 2D Cap : 360505 = (124693 H, 235812 V)
[11/15 00:01:56     74s] (I)      total 2D Demand : 1186 = (0 H, 1186 V)
[11/15 00:01:56     74s] (I)      
[11/15 00:01:56     74s] (I)      ============  Phase 1a Route ============
[11/15 00:01:56     74s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 13
[11/15 00:01:56     74s] (I)      Usage: 8608 = (4275 H, 4333 V) = (3.43% H, 1.84% V) = (2.124e+05um H, 2.153e+05um V)
[11/15 00:01:56     74s] (I)      
[11/15 00:01:56     74s] (I)      ============  Phase 1b Route ============
[11/15 00:01:56     74s] (I)      Usage: 8608 = (4275 H, 4333 V) = (3.43% H, 1.84% V) = (2.124e+05um H, 2.153e+05um V)
[11/15 00:01:56     74s] (I)      eGR overflow: 0.85% H + 0.00% V
[11/15 00:01:56     74s] 
[11/15 00:01:56     74s] (I)      Updating congestion map
[11/15 00:01:56     74s] (I)      Overflow after Early Global Route 0.70% H + 0.00% V
[11/15 00:01:56     74s] (I)      Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 3.05 MB )
[11/15 00:01:56     74s] Finished Early Global Route rough congestion estimation: mem = 3152.3M
[11/15 00:01:56     74s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.081, REAL:0.069, MEM:3152.3M, EPOCH TIME: 1731625316.846067
[11/15 00:01:56     74s] earlyGlobalRoute rough estimation gcell size 12 row height
[11/15 00:01:56     74s] OPERPROF: Starting CDPad at level 1, MEM:3152.3M, EPOCH TIME: 1731625316.846280
[11/15 00:01:56     74s] CDPadU 0.128 -> 0.128. R=0.089, N=10080, GS=49.680
[11/15 00:01:56     74s] OPERPROF: Finished CDPad at level 1, CPU:0.114, REAL:0.031, MEM:3155.3M, EPOCH TIME: 1731625316.877451
[11/15 00:01:56     74s] OPERPROF: Starting NP-MAIN at level 1, MEM:3155.3M, EPOCH TIME: 1731625316.878096
[11/15 00:01:56     74s] OPERPROF:   Starting NP-Place at level 2, MEM:3255.8M, EPOCH TIME: 1731625316.909481
[11/15 00:01:56     74s] OPERPROF:   Finished NP-Place at level 2, CPU:0.150, REAL:0.037, MEM:3285.5M, EPOCH TIME: 1731625316.946512
[11/15 00:01:56     74s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.230, REAL:0.080, MEM:3189.5M, EPOCH TIME: 1731625316.957625
[11/15 00:01:56     74s] Global placement CDP skipped at cutLevel 9.
[11/15 00:01:56     74s] Iteration  9: Total net bbox = 3.061e+05 (1.54e+05 1.52e+05)
[11/15 00:01:56     74s]               Est.  stn bbox = 4.188e+05 (2.09e+05 2.10e+05)
[11/15 00:01:56     74s]               cpu = 0:00:03.0 real = 0:00:00.0 mem = 3189.5M
[11/15 00:01:57     76s] nrCritNet: 0.00% ( 0 / 10228 ) cutoffSlk: 214748364.7ps stdDelay: 64.7ps
[11/15 00:01:58     78s] nrCritNet: 0.00% ( 0 / 10228 ) cutoffSlk: 214748364.7ps stdDelay: 64.7ps
[11/15 00:01:58     78s] Iteration 10: Total net bbox = 3.061e+05 (1.54e+05 1.52e+05)
[11/15 00:01:58     78s]               Est.  stn bbox = 4.188e+05 (2.09e+05 2.10e+05)
[11/15 00:01:58     78s]               cpu = 0:00:04.1 real = 0:00:02.0 mem = 3157.5M
[11/15 00:01:59     78s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3157.5M, EPOCH TIME: 1731625319.002855
[11/15 00:01:59     78s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 00:01:59     78s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3157.5M, EPOCH TIME: 1731625319.003442
[11/15 00:01:59     78s] OPERPROF: Starting NP-MAIN at level 1, MEM:3157.5M, EPOCH TIME: 1731625319.004010
[11/15 00:01:59     78s] OPERPROF:   Starting NP-Place at level 2, MEM:3285.5M, EPOCH TIME: 1731625319.035700
[11/15 00:01:59     80s] OPERPROF:   Finished NP-Place at level 2, CPU:2.241, REAL:0.556, MEM:3321.2M, EPOCH TIME: 1731625319.591729
[11/15 00:01:59     80s] OPERPROF: Finished NP-MAIN at level 1, CPU:2.315, REAL:0.597, MEM:3193.2M, EPOCH TIME: 1731625319.600966
[11/15 00:01:59     80s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3193.2M, EPOCH TIME: 1731625319.601607
[11/15 00:01:59     80s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 00:01:59     80s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3193.2M, EPOCH TIME: 1731625319.602615
[11/15 00:01:59     80s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3193.2M, EPOCH TIME: 1731625319.602748
[11/15 00:01:59     80s] Starting Early Global Route rough congestion estimation: mem = 3193.2M
[11/15 00:01:59     80s] (I)      Initializing eGR engine (rough)
[11/15 00:01:59     80s] Set min layer with default ( 2 )
[11/15 00:01:59     80s] Set max layer with parameter ( 5 )
[11/15 00:01:59     80s] (I)      Initializing eGR engine (rough)
[11/15 00:01:59     80s] Set min layer with default ( 2 )
[11/15 00:01:59     80s] Set max layer with parameter ( 5 )
[11/15 00:01:59     80s] (I)      Started Early Global Route kernel ( Curr Mem: 3.06 MB )
[11/15 00:01:59     80s] (I)      Running eGR Rough flow
[11/15 00:01:59     80s] (I)      # wire layers (front) : 6
[11/15 00:01:59     80s] (I)      # wire layers (back)  : 0
[11/15 00:01:59     80s] (I)      min wire layer : 1
[11/15 00:01:59     80s] (I)      max wire layer : 5
[11/15 00:01:59     80s] (I)      # cut layers (front) : 5
[11/15 00:01:59     80s] (I)      # cut layers (back)  : 0
[11/15 00:01:59     80s] (I)      min cut layer : 1
[11/15 00:01:59     80s] (I)      max cut layer : 4
[11/15 00:01:59     80s] (I)      ================================ Layers ================================
[11/15 00:01:59     80s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:01:59     80s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/15 00:01:59     80s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:01:59     80s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/15 00:01:59     80s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/15 00:01:59     80s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/15 00:01:59     80s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/15 00:01:59     80s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/15 00:01:59     80s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/15 00:01:59     80s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/15 00:01:59     80s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/15 00:01:59     80s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/15 00:01:59     80s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/15 00:01:59     80s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/15 00:01:59     80s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:01:59     80s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/15 00:01:59     80s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/15 00:01:59     80s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:01:59     80s] (I)      Started Import and model ( Curr Mem: 3.06 MB )
[11/15 00:01:59     80s] (I)      Default pattern map key = fpga_top_default.
[11/15 00:01:59     80s] (I)      == Non-default Options ==
[11/15 00:01:59     80s] (I)      Print mode                                         : 2
[11/15 00:01:59     80s] (I)      Stop if highly congested                           : false
[11/15 00:01:59     80s] (I)      Local connection modeling                          : true
[11/15 00:01:59     80s] (I)      Maximum routing layer                              : 5
[11/15 00:01:59     80s] (I)      Top routing layer                                  : 5
[11/15 00:01:59     80s] (I)      Assign partition pins                              : false
[11/15 00:01:59     80s] (I)      Support large GCell                                : true
[11/15 00:01:59     80s] (I)      Number of threads                                  : 8
[11/15 00:01:59     80s] (I)      Number of rows per GCell                           : 6
[11/15 00:01:59     80s] (I)      Max num rows per GCell                             : 32
[11/15 00:01:59     80s] (I)      Route tie net to shape                             : auto
[11/15 00:01:59     80s] (I)      Method to set GCell size                           : row
[11/15 00:01:59     80s] (I)      Tie hi/lo max distance                             : 41.400000
[11/15 00:01:59     80s] (I)      Counted 1066 PG shapes. eGR will not process PG shapes layer by layer.
[11/15 00:01:59     80s] (I)      ============== Pin Summary ==============
[11/15 00:01:59     80s] (I)      +-------+--------+---------+------------+
[11/15 00:01:59     80s] (I)      | Layer | # pins | % total |      Group |
[11/15 00:01:59     80s] (I)      +-------+--------+---------+------------+
[11/15 00:01:59     80s] (I)      |     1 |  32348 |   97.92 |        Pin |
[11/15 00:01:59     80s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/15 00:01:59     80s] (I)      |     3 |    656 |    1.99 | Pin access |
[11/15 00:01:59     80s] (I)      |     4 |      0 |    0.00 |      Other |
[11/15 00:01:59     80s] (I)      |     5 |     32 |    0.10 |      Other |
[11/15 00:01:59     80s] (I)      +-------+--------+---------+------------+
[11/15 00:01:59     80s] (I)      Use row-based GCell size
[11/15 00:01:59     80s] (I)      Use row-based GCell align
[11/15 00:01:59     80s] (I)      layer 0 area = 83000
[11/15 00:01:59     80s] (I)      layer 1 area = 67600
[11/15 00:01:59     80s] (I)      layer 2 area = 240000
[11/15 00:01:59     80s] (I)      layer 3 area = 240000
[11/15 00:01:59     80s] (I)      layer 4 area = 4000000
[11/15 00:01:59     80s] (I)      GCell unit size   : 4140
[11/15 00:01:59     80s] (I)      GCell multiplier  : 6
[11/15 00:01:59     80s] (I)      GCell row height  : 4140
[11/15 00:01:59     80s] (I)      Actual row height : 4140
[11/15 00:01:59     80s] (I)      GCell align ref   : 280000 280000
[11/15 00:01:59     80s] (I)      Track table information for default rule: 
[11/15 00:01:59     80s] (I)      met1 has single uniform track structure
[11/15 00:01:59     80s] (I)      met2 has single uniform track structure
[11/15 00:01:59     80s] (I)      met3 has single uniform track structure
[11/15 00:01:59     80s] (I)      met4 has single uniform track structure
[11/15 00:01:59     80s] (I)      met5 has single uniform track structure
[11/15 00:01:59     80s] (I)      =============== Default via ===============
[11/15 00:01:59     80s] (I)      +---+------------------+------------------+
[11/15 00:01:59     80s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/15 00:01:59     80s] (I)      +---+------------------+------------------+
[11/15 00:01:59     80s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/15 00:01:59     80s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/15 00:01:59     80s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/15 00:01:59     80s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/15 00:01:59     80s] (I)      +---+------------------+------------------+
[11/15 00:01:59     80s] (I)      Read 1122 PG shapes
[11/15 00:01:59     80s] (I)      Read 0 clock shapes
[11/15 00:01:59     80s] (I)      Read 0 other shapes
[11/15 00:01:59     80s] (I)      #Routing Blockages  : 0
[11/15 00:01:59     80s] (I)      #Instance Blockages : 9014
[11/15 00:01:59     80s] (I)      #PG Blockages       : 1122
[11/15 00:01:59     80s] (I)      #Halo Blockages     : 0
[11/15 00:01:59     80s] (I)      #Boundary Blockages : 0
[11/15 00:01:59     80s] (I)      #Clock Blockages    : 0
[11/15 00:01:59     80s] (I)      #Other Blockages    : 0
[11/15 00:01:59     80s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/15 00:01:59     80s] (I)      Custom ignore net properties:
[11/15 00:01:59     80s] (I)      1 : NotLegal
[11/15 00:01:59     80s] (I)      Default ignore net properties:
[11/15 00:01:59     80s] (I)      1 : Special
[11/15 00:01:59     80s] (I)      2 : Analog
[11/15 00:01:59     80s] (I)      3 : Fixed
[11/15 00:01:59     80s] (I)      4 : Skipped
[11/15 00:01:59     80s] (I)      5 : MixedSignal
[11/15 00:01:59     80s] (I)      Prerouted net properties:
[11/15 00:01:59     80s] (I)      1 : NotLegal
[11/15 00:01:59     80s] (I)      2 : Special
[11/15 00:01:59     80s] (I)      3 : Analog
[11/15 00:01:59     80s] (I)      4 : Fixed
[11/15 00:01:59     80s] (I)      5 : Skipped
[11/15 00:01:59     80s] (I)      6 : MixedSignal
[11/15 00:01:59     80s] (I)      Early global route reroute all routable nets
[11/15 00:01:59     80s] (I)      Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/15 00:01:59     80s] (I)      Read 10228 nets ( ignored 0 )
[11/15 00:01:59     80s] (I)        Front-side 10228 ( ignored 0 )
[11/15 00:01:59     80s] (I)        Back-side  0 ( ignored 0 )
[11/15 00:01:59     80s] (I)        Both-side  0 ( ignored 0 )
[11/15 00:01:59     80s] (I)      early_global_route_priority property id does not exist.
[11/15 00:01:59     80s] (I)      Read Num Blocks=10136  Num Prerouted Wires=0  Num CS=0
[11/15 00:01:59     80s] (I)      Layer 1 (V) : #blockages 225 : #preroutes 0
[11/15 00:01:59     80s] (I)      Layer 2 (H) : #blockages 3990 : #preroutes 0
[11/15 00:01:59     80s] (I)      Layer 3 (V) : #blockages 3591 : #preroutes 0
[11/15 00:01:59     80s] (I)      Layer 4 (H) : #blockages 2330 : #preroutes 0
[11/15 00:01:59     80s] (I)      Number of ignored nets                =      0
[11/15 00:01:59     80s] (I)      Number of connected nets              =      0
[11/15 00:01:59     80s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/15 00:01:59     80s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/15 00:01:59     80s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/15 00:01:59     80s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/15 00:01:59     80s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/15 00:01:59     80s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/15 00:01:59     80s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/15 00:01:59     80s] (I)      There are 2 clock nets ( 0 with NDR ).
[11/15 00:01:59     80s] (I)      Ndr track 0 does not exist
[11/15 00:01:59     80s] (I)      ---------------------Grid Graph Info--------------------
[11/15 00:01:59     80s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/15 00:01:59     80s] (I)      Core area           : (280000, 280000) - (1838665, 1838665)
[11/15 00:01:59     80s] (I)      Site width          :   460  (dbu)
[11/15 00:01:59     80s] (I)      Row height          :  4140  (dbu)
[11/15 00:01:59     80s] (I)      GCell row height    :  4140  (dbu)
[11/15 00:01:59     80s] (I)      GCell width         : 24840  (dbu)
[11/15 00:01:59     80s] (I)      GCell height        : 24840  (dbu)
[11/15 00:01:59     80s] (I)      Grid                :    86    86     5
[11/15 00:01:59     80s] (I)      Layer numbers       :     1     2     3     4     5
[11/15 00:01:59     80s] (I)      Vertical capacity   :     0 24840     0 24840     0
[11/15 00:01:59     80s] (I)      Horizontal capacity :     0     0 24840     0 24840
[11/15 00:01:59     80s] (I)      Default wire width  :   140   140   300   300  1600
[11/15 00:01:59     80s] (I)      Default wire space  :   140   140   300   300  1600
[11/15 00:01:59     80s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/15 00:01:59     80s] (I)      Default pitch size  :   280   460   610   615  3660
[11/15 00:01:59     80s] (I)      First track coord   :   320   320   620   790  1840
[11/15 00:01:59     80s] (I)      Num tracks per GCell: 88.71 54.00 40.72 40.39  6.79
[11/15 00:01:59     80s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/15 00:01:59     80s] (I)      Num of masks        :     1     1     1     1     1
[11/15 00:01:59     80s] (I)      Num of trim masks   :     0     0     0     0     0
[11/15 00:01:59     80s] (I)      --------------------------------------------------------
[11/15 00:01:59     80s] 
[11/15 00:01:59     80s] (I)      ============ Routing rule table ============
[11/15 00:01:59     80s] (I)      Rule id: 0  Nets: 10196
[11/15 00:01:59     80s] (I)      ========================================
[11/15 00:01:59     80s] (I)      
[11/15 00:01:59     80s] (I)      ======== NDR :  =========
[11/15 00:01:59     80s] (I)      +--------------+--------+
[11/15 00:01:59     80s] (I)      |           ID |      0 |
[11/15 00:01:59     80s] (I)      |         Name |        |
[11/15 00:01:59     80s] (I)      |      Default |    yes |
[11/15 00:01:59     80s] (I)      |  Clk Special |     no |
[11/15 00:01:59     80s] (I)      | Hard spacing |     no |
[11/15 00:01:59     80s] (I)      |    NDR track | (none) |
[11/15 00:01:59     80s] (I)      |      NDR via | (none) |
[11/15 00:01:59     80s] (I)      |  Extra space |      0 |
[11/15 00:01:59     80s] (I)      |      Shields |      0 |
[11/15 00:01:59     80s] (I)      |   Demand (H) |      1 |
[11/15 00:01:59     80s] (I)      |   Demand (V) |      1 |
[11/15 00:01:59     80s] (I)      |        #Nets |  10196 |
[11/15 00:01:59     80s] (I)      +--------------+--------+
[11/15 00:01:59     80s] (I)      +-------------------------------------------------------------------------------------+
[11/15 00:01:59     80s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/15 00:01:59     80s] (I)      +-------------------------------------------------------------------------------------+
[11/15 00:01:59     80s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/15 00:01:59     80s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/15 00:01:59     80s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/15 00:01:59     80s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/15 00:01:59     80s] (I)      +-------------------------------------------------------------------------------------+
[11/15 00:01:59     80s] (I)      =============== Blocked Tracks ===============
[11/15 00:01:59     80s] (I)      +-------+---------+----------+---------------+
[11/15 00:01:59     80s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/15 00:01:59     80s] (I)      +-------+---------+----------+---------------+
[11/15 00:01:59     80s] (I)      |     1 |       0 |        0 |         0.00% |
[11/15 00:01:59     80s] (I)      |     2 |  396030 |   116411 |        29.39% |
[11/15 00:01:59     80s] (I)      |     3 |  298592 |    88138 |        29.52% |
[11/15 00:01:59     80s] (I)      |     4 |  296184 |   117840 |        39.79% |
[11/15 00:01:59     80s] (I)      |     5 |   49794 |    18220 |        36.59% |
[11/15 00:01:59     80s] (I)      +-------+---------+----------+---------------+
[11/15 00:01:59     80s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 3.06 MB )
[11/15 00:01:59     80s] (I)      Reset routing kernel
[11/15 00:01:59     80s] (I)      numLocalWires=27022  numGlobalNetBranches=6430  numLocalNetBranches=7100
[11/15 00:01:59     80s] (I)      totalPins=33011  totalGlobalPin=12898 (39.07%)
[11/15 00:01:59     80s] (I)      total 2D Cap : 727803 = (251656 H, 476147 V)
[11/15 00:01:59     80s] (I)      total 2D Demand : 2084 = (0 H, 2084 V)
[11/15 00:01:59     80s] (I)      
[11/15 00:01:59     80s] (I)      ============  Phase 1a Route ============
[11/15 00:01:59     80s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 23
[11/15 00:01:59     80s] (I)      Usage: 17370 = (8696 H, 8674 V) = (3.46% H, 1.82% V) = (2.160e+05um H, 2.155e+05um V)
[11/15 00:01:59     80s] (I)      
[11/15 00:01:59     80s] (I)      ============  Phase 1b Route ============
[11/15 00:01:59     80s] (I)      Usage: 17369 = (8696 H, 8673 V) = (3.46% H, 1.82% V) = (2.160e+05um H, 2.154e+05um V)
[11/15 00:01:59     80s] (I)      eGR overflow: 0.36% H + 0.00% V
[11/15 00:01:59     80s] 
[11/15 00:01:59     80s] (I)      Updating congestion map
[11/15 00:01:59     80s] (I)      Overflow after Early Global Route 0.32% H + 0.00% V
[11/15 00:01:59     80s] (I)      Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.07 sec, Curr Mem: 3.06 MB )
[11/15 00:01:59     80s] Finished Early Global Route rough congestion estimation: mem = 3161.7M
[11/15 00:01:59     80s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.102, REAL:0.083, MEM:3161.7M, EPOCH TIME: 1731625319.685826
[11/15 00:01:59     80s] earlyGlobalRoute rough estimation gcell size 6 row height
[11/15 00:01:59     80s] OPERPROF: Starting CDPad at level 1, MEM:3161.7M, EPOCH TIME: 1731625319.686057
[11/15 00:01:59     81s] CDPadU 0.128 -> 0.128. R=0.089, N=10080, GS=24.840
[11/15 00:01:59     81s] OPERPROF: Finished CDPad at level 1, CPU:0.116, REAL:0.031, MEM:3166.7M, EPOCH TIME: 1731625319.716924
[11/15 00:01:59     81s] OPERPROF: Starting NP-MAIN at level 1, MEM:3166.7M, EPOCH TIME: 1731625319.717599
[11/15 00:01:59     81s] OPERPROF:   Starting NP-Place at level 2, MEM:3264.7M, EPOCH TIME: 1731625319.754019
[11/15 00:01:59     81s] OPERPROF:   Finished NP-Place at level 2, CPU:0.125, REAL:0.033, MEM:3290.8M, EPOCH TIME: 1731625319.786922
[11/15 00:01:59     81s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.215, REAL:0.081, MEM:3194.8M, EPOCH TIME: 1731625319.798391
[11/15 00:01:59     81s] Global placement CDP skipped at cutLevel 11.
[11/15 00:01:59     81s] Iteration 11: Total net bbox = 3.187e+05 (1.58e+05 1.61e+05)
[11/15 00:01:59     81s]               Est.  stn bbox = 4.331e+05 (2.14e+05 2.19e+05)
[11/15 00:01:59     81s]               cpu = 0:00:02.8 real = 0:00:01.0 mem = 3194.8M
[11/15 00:02:00     83s] nrCritNet: 0.00% ( 0 / 10228 ) cutoffSlk: 214748364.7ps stdDelay: 64.7ps
[11/15 00:02:01     85s] nrCritNet: 0.00% ( 0 / 10228 ) cutoffSlk: 214748364.7ps stdDelay: 64.7ps
[11/15 00:02:01     85s] Iteration 12: Total net bbox = 3.187e+05 (1.58e+05 1.61e+05)
[11/15 00:02:01     85s]               Est.  stn bbox = 4.331e+05 (2.14e+05 2.19e+05)
[11/15 00:02:01     85s]               cpu = 0:00:04.0 real = 0:00:02.0 mem = 3162.8M
[11/15 00:02:01     85s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3162.8M, EPOCH TIME: 1731625321.891094
[11/15 00:02:01     85s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 00:02:01     85s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3162.8M, EPOCH TIME: 1731625321.891712
[11/15 00:02:01     85s] Legalizing MH Cells... 0 / 0 (level 10)
[11/15 00:02:01     85s] MH packer: No MH instances from GP
[11/15 00:02:01     85s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3162.8M, DRC: 0)
[11/15 00:02:01     85s] 0 (out of 0) MH cells were successfully legalized.
[11/15 00:02:01     85s] OPERPROF: Starting NP-MAIN at level 1, MEM:3162.8M, EPOCH TIME: 1731625321.892266
[11/15 00:02:01     85s] OPERPROF:   Starting NP-Place at level 2, MEM:3290.8M, EPOCH TIME: 1731625321.929460
[11/15 00:02:03     95s] inst grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3 cell sky130_osu_sc_18T_hs__inv_l techsite is not on row 0 or row 1
[11/15 00:02:03     95s] inst grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ cell sky130_osu_sc_18T_hs__dffr_1 techsite is not on row 0 or row 1
[11/15 00:02:03     95s] inst grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3 cell sky130_osu_sc_18T_hs__inv_l techsite is not on row 0 or row 1
[11/15 00:02:03     95s] inst grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ cell sky130_osu_sc_18T_hs__dffr_1 techsite is not on row 0 or row 1
[11/15 00:02:03     95s] inst grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3 cell sky130_osu_sc_18T_hs__inv_l techsite is not on row 0 or row 1
[11/15 00:02:03     95s] GP RA stats: MHOnly 0 nrInst 10080 nrDH 10080 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/15 00:02:04     97s] OPERPROF:     Starting NP-Blockage-Aware-Snap at level 3, MEM:3558.6M, EPOCH TIME: 1731625324.369529
[11/15 00:02:04     97s] OPERPROF:     Finished NP-Blockage-Aware-Snap at level 3, CPU:0.000, REAL:0.000, MEM:3570.6M, EPOCH TIME: 1731625324.369703
[11/15 00:02:04     97s] OPERPROF:   Finished NP-Place at level 2, CPU:11.865, REAL:2.442, MEM:3346.6M, EPOCH TIME: 1731625324.371328
[11/15 00:02:04     97s] OPERPROF: Finished NP-MAIN at level 1, CPU:11.957, REAL:2.489, MEM:3218.6M, EPOCH TIME: 1731625324.381658
[11/15 00:02:04     97s] Iteration 13: Total net bbox = 3.499e+05 (1.74e+05 1.76e+05)
[11/15 00:02:04     97s]               Est.  stn bbox = 4.617e+05 (2.29e+05 2.32e+05)
[11/15 00:02:04     97s]               cpu = 0:00:12.0 real = 0:00:03.0 mem = 3218.6M
[11/15 00:02:04     97s] Iteration 14: Total net bbox = 3.499e+05 (1.74e+05 1.76e+05)
[11/15 00:02:04     97s]               Est.  stn bbox = 4.617e+05 (2.29e+05 2.32e+05)
[11/15 00:02:04     97s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3218.6M
[11/15 00:02:04     97s] [adp] clock
[11/15 00:02:04     97s] [adp] weight, nr nets, wire length
[11/15 00:02:04     97s] [adp]      0        2  3000.678000
[11/15 00:02:04     97s] [adp] data
[11/15 00:02:04     97s] [adp] weight, nr nets, wire length
[11/15 00:02:04     97s] [adp]      0    10226  346880.241000
[11/15 00:02:04     97s] [adp] 0.000000|0.000000|0.000000
[11/15 00:02:04     97s] Iteration 15: Total net bbox = 3.499e+05 (1.74e+05 1.76e+05)
[11/15 00:02:04     97s]               Est.  stn bbox = 4.617e+05 (2.29e+05 2.32e+05)
[11/15 00:02:04     97s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3218.6M
[11/15 00:02:04     97s] *** cost = 3.499e+05 (1.74e+05 1.76e+05) (cpu for global=0:00:38.3) real=0:00:14.0***
[11/15 00:02:04     97s] Placement multithread real runtime: 0:00:14.0 with 8 threads.
[11/15 00:02:04     97s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[11/15 00:02:04     97s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3218.6M, EPOCH TIME: 1731625324.454514
[11/15 00:02:04     97s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3218.6M, EPOCH TIME: 1731625324.454633
[11/15 00:02:04     97s] Saved padding area to DB
[11/15 00:02:04     97s] Cell fpga_top LLGs are deleted
[11/15 00:02:04     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:04     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:04     97s] # Resetting pin-track-align track data.
[11/15 00:02:04     97s] Solver runtime cpu: 0:00:21.7 real: 0:00:04.9
[11/15 00:02:04     97s] Core Placement runtime cpu: 0:00:24.1 real: 0:00:06.0
[11/15 00:02:04     97s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3218.6M, EPOCH TIME: 1731625324.462913
[11/15 00:02:04     97s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3218.6M, EPOCH TIME: 1731625324.463006
[11/15 00:02:04     97s] Processing tracks to init pin-track alignment.
[11/15 00:02:04     97s] z: 2, totalTracks: 1
[11/15 00:02:04     97s] z: 4, totalTracks: 1
[11/15 00:02:04     97s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/15 00:02:04     97s] Cell fpga_top LLGs are deleted
[11/15 00:02:04     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:04     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:04     97s] # Building fpga_top llgBox search-tree.
[11/15 00:02:04     97s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3218.6M, EPOCH TIME: 1731625324.468477
[11/15 00:02:04     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:04     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:04     97s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:3218.6M, EPOCH TIME: 1731625324.468773
[11/15 00:02:04     97s] Max number of tech site patterns supported in site array is 256.
[11/15 00:02:04     97s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'ENC_CORE_0', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
[11/15 00:02:04     97s] **WARN: (IMPSP-15601):	Site 'CoreSite' will allow X-flip for cells with X-symmetry in lef because this site is endcap only.
[11/15 00:02:04     97s] Core basic site is CoreSite
[11/15 00:02:04     97s] **Info: (IMPSP-307): Design contains fractional 128 cells.
[11/15 00:02:04     97s] After signature check, allow fast init is true, keep pre-filter is true.
[11/15 00:02:04     97s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/15 00:02:04     97s] Fast DP-INIT is on for default
[11/15 00:02:04     97s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 00:02:04     97s] Atter site array init, number of instance map data is 0.
[11/15 00:02:04     97s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.021, REAL:0.009, MEM:3218.6M, EPOCH TIME: 1731625324.478158
[11/15 00:02:04     97s] 
[11/15 00:02:04     97s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:02:04     97s] OPERPROF:       Starting CMU at level 4, MEM:3218.6M, EPOCH TIME: 1731625324.482683
[11/15 00:02:04     97s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__inv_l'.
[11/15 00:02:04     97s] Type 'man IMPSP-270' for more detail.
[11/15 00:02:04     97s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__dffr_1'.
[11/15 00:02:04     97s] Type 'man IMPSP-270' for more detail.
[11/15 00:02:04     97s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__inv_1'.
[11/15 00:02:04     97s] Type 'man IMPSP-270' for more detail.
[11/15 00:02:04     97s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__mux2_1'.
[11/15 00:02:04     97s] Type 'man IMPSP-270' for more detail.
[11/15 00:02:04     97s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__or2_1'.
[11/15 00:02:04     97s] Type 'man IMPSP-270' for more detail.
[11/15 00:02:04     97s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_ls__and2_8'.
[11/15 00:02:04     97s] Type 'man IMPSP-270' for more detail.
[11/15 00:02:04     97s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__dffsr_1'.
[11/15 00:02:04     97s] Type 'man IMPSP-270' for more detail.
[11/15 00:02:04     97s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__nand2_1'.
[11/15 00:02:04     97s] Type 'man IMPSP-270' for more detail.
[11/15 00:02:04     97s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__buf_l'.
[11/15 00:02:04     97s] Type 'man IMPSP-270' for more detail.
[11/15 00:02:04     97s] OPERPROF:       Finished CMU at level 4, CPU:0.018, REAL:0.006, MEM:3218.6M, EPOCH TIME: 1731625324.488334
[11/15 00:02:04     97s] 
[11/15 00:02:04     97s] Bad Lib Cell Checking (CMU) is done! (9)
[11/15 00:02:04     97s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.045, REAL:0.021, MEM:3218.6M, EPOCH TIME: 1731625324.489776
[11/15 00:02:04     97s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3218.6M, EPOCH TIME: 1731625324.489825
[11/15 00:02:04     97s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3218.6M, EPOCH TIME: 1731625324.490016
[11/15 00:02:04     97s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3218.6MB).
[11/15 00:02:04     97s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.059, REAL:0.034, MEM:3218.6M, EPOCH TIME: 1731625324.497446
[11/15 00:02:04     97s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.059, REAL:0.035, MEM:3218.6M, EPOCH TIME: 1731625324.497493
[11/15 00:02:04     97s] TDRefine: refinePlace mode is spiral
[11/15 00:02:04     97s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.274775.1
[11/15 00:02:04     97s] OPERPROF: Starting Refine-Place at level 1, MEM:3218.6M, EPOCH TIME: 1731625324.497592
[11/15 00:02:04     97s] *** Starting refinePlace (0:01:37 mem=3218.6M) ***
[11/15 00:02:04     97s] Total net bbox length = 3.499e+05 (1.740e+05 1.759e+05) (ext = 6.201e+04)
[11/15 00:02:04     97s] 
[11/15 00:02:04     97s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:02:04     97s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/15 00:02:04     97s] (I)      Default pattern map key = fpga_top_default.
[11/15 00:02:04     97s] Set min layer with default ( 2 )
[11/15 00:02:04     97s] Set max layer with parameter ( 5 )
[11/15 00:02:04     97s] (I)      Default pattern map key = fpga_top_default.
[11/15 00:02:04     97s] Set min layer with default ( 2 )
[11/15 00:02:04     97s] Set max layer with parameter ( 5 )
[11/15 00:02:04     97s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3218.6M, EPOCH TIME: 1731625324.510213
[11/15 00:02:04     97s] Starting refinePlace ...
[11/15 00:02:04     97s] (I)      Default pattern map key = fpga_top_default.
[11/15 00:02:04     97s] Set min layer with default ( 2 )
[11/15 00:02:04     97s] Set max layer with parameter ( 5 )
[11/15 00:02:04     97s] (I)      Default pattern map key = fpga_top_default.
[11/15 00:02:04     97s] Set min layer with default ( 2 )
[11/15 00:02:04     97s] Set max layer with parameter ( 5 )
[11/15 00:02:04     97s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3346.6M, EPOCH TIME: 1731625324.533201
[11/15 00:02:04     97s] DDP initSite1 nrRow 376 nrJob 376
[11/15 00:02:04     97s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3346.6M, EPOCH TIME: 1731625324.533283
[11/15 00:02:04     97s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.002, REAL:0.000, MEM:3346.6M, EPOCH TIME: 1731625324.533585
[11/15 00:02:04     97s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3346.6M, EPOCH TIME: 1731625324.533629
[11/15 00:02:04     97s] DDP markSite nrRow 376 nrJob 376
[11/15 00:02:04     97s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.003, REAL:0.000, MEM:3346.6M, EPOCH TIME: 1731625324.534088
[11/15 00:02:04     97s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.005, REAL:0.001, MEM:3346.6M, EPOCH TIME: 1731625324.534128
[11/15 00:02:04     97s]   Spread Effort: high, standalone mode, useDDP on.
[11/15 00:02:04     97s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3218.6MB) @(0:01:37 - 0:01:37).
[11/15 00:02:04     97s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/15 00:02:04     97s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:3218.6M, EPOCH TIME: 1731625324.537318
[11/15 00:02:04     97s] Tweakage: fix icg 1, fix clk 0.
[11/15 00:02:04     97s] Tweakage: density cost 0, scale 0.4.
[11/15 00:02:04     97s] Tweakage: activity cost 0, scale 1.0.
[11/15 00:02:04     97s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:3314.6M, EPOCH TIME: 1731625324.547442
[11/15 00:02:04     97s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:3314.6M, EPOCH TIME: 1731625324.552671
[11/15 00:02:04     97s] Tweakage swap 0 pairs.
[11/15 00:02:04     97s] Tweakage perm 98 insts, flip 4925 insts.
[11/15 00:02:04     97s] Tweakage perm 12 insts, flip 231 insts.
[11/15 00:02:04     97s] Tweakage swap 0 pairs.
[11/15 00:02:04     97s] Tweakage perm 7 insts, flip 18 insts.
[11/15 00:02:04     97s] Tweakage perm 0 insts, flip 2 insts.
[11/15 00:02:04     98s] Tweakage swap 0 pairs.
[11/15 00:02:05     98s] Tweakage swap 0 pairs.
[11/15 00:02:05     98s] Tweakage perm 54 insts, flip 1262 insts.
[11/15 00:02:05     98s] Tweakage perm 8 insts, flip 77 insts.
[11/15 00:02:05     98s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:0.932, REAL:0.735, MEM:4313.6M, EPOCH TIME: 1731625325.287193
[11/15 00:02:05     98s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:0.942, REAL:0.744, MEM:4313.6M, EPOCH TIME: 1731625325.291771
[11/15 00:02:05     98s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:1.205, REAL:0.802, MEM:3192.6M, EPOCH TIME: 1731625325.339337
[11/15 00:02:05     98s] Move report: Congestion aware Tweak moves 5849 insts, mean move: 1.13 um, max move: 31.11 um 
[11/15 00:02:05     98s] 	Max move on inst (cbx_1__0_/mux_top_ipin_0/sky130_osu_sc_18T_hs__inv_4_0_): (1564.14, 1124.54) --> (1533.04, 1124.56)
[11/15 00:02:05     98s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.2, real=0:00:01.0, mem=3192.6mb) @(0:01:37 - 0:01:39).
[11/15 00:02:05     98s] 
[11/15 00:02:05     98s] Running Spiral MT with 8 threads  fetchWidth=324 
[11/15 00:02:05     98s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sb_0__0_/mem_top_track_0/sky130_osu_sc_18T_hs__dffr_1_0_' (Cell sky130_osu_sc_18T_hs__dffr_1).
[11/15 00:02:05     98s] Type 'man IMPSP-2020' for more detail.
[11/15 00:02:05     98s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_' (Cell sky130_osu_sc_18T_hs__dffr_1).
[11/15 00:02:05     98s] Type 'man IMPSP-2020' for more detail.
[11/15 00:02:05     98s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3' (Cell sky130_osu_sc_18T_hs__inv_l).
[11/15 00:02:05     98s] Type 'man IMPSP-2020' for more detail.
[11/15 00:02:05     98s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3' (Cell sky130_osu_sc_18T_hs__inv_l).
[11/15 00:02:05     98s] Type 'man IMPSP-2020' for more detail.
[11/15 00:02:05     98s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_io_bottom_1__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_' (Cell sky130_osu_sc_18T_hs__dffr_1).
[11/15 00:02:05     98s] Type 'man IMPSP-2020' for more detail.
[11/15 00:02:05     98s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_io_bottom_1__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3' (Cell sky130_osu_sc_18T_hs__inv_l).
[11/15 00:02:05     98s] Type 'man IMPSP-2020' for more detail.
[11/15 00:02:05     98s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3' (Cell sky130_osu_sc_18T_hs__inv_l).
[11/15 00:02:05     98s] Type 'man IMPSP-2020' for more detail.
[11/15 00:02:05     98s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_22_' (Cell sky130_osu_sc_18T_hs__dffr_1).
[11/15 00:02:05     98s] Type 'man IMPSP-2020' for more detail.
[11/15 00:02:05     98s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_49_' (Cell sky130_osu_sc_18T_hs__dffr_1).
[11/15 00:02:05     98s] Type 'man IMPSP-2020' for more detail.
[11/15 00:02:05     98s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_20_' (Cell sky130_osu_sc_18T_hs__dffr_1).
[11/15 00:02:05     98s] Type 'man IMPSP-2020' for more detail.
[11/15 00:02:05     98s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_25_' (Cell sky130_osu_sc_18T_hs__dffr_1).
[11/15 00:02:05     98s] Type 'man IMPSP-2020' for more detail.
[11/15 00:02:05     98s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_39_' (Cell sky130_osu_sc_18T_hs__dffr_1).
[11/15 00:02:05     98s] Type 'man IMPSP-2020' for more detail.
[11/15 00:02:05     98s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_35_' (Cell sky130_osu_sc_18T_hs__dffr_1).
[11/15 00:02:05     98s] Type 'man IMPSP-2020' for more detail.
[11/15 00:02:05     98s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'cbx_1__0_/mux_top_ipin_7/sky130_osu_sc_18T_hs__inv_4_0_' (Cell sky130_osu_sc_18T_hs__inv_1).
[11/15 00:02:05     98s] Type 'man IMPSP-2020' for more detail.
[11/15 00:02:05     98s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'cbx_1__0_/mux_top_ipin_6/sky130_osu_sc_18T_hs__inv_4_0_' (Cell sky130_osu_sc_18T_hs__inv_1).
[11/15 00:02:05     98s] Type 'man IMPSP-2020' for more detail.
[11/15 00:02:05     98s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_' (Cell sky130_osu_sc_18T_hs__dffr_1).
[11/15 00:02:05     98s] Type 'man IMPSP-2020' for more detail.
[11/15 00:02:05     98s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3' (Cell sky130_osu_sc_18T_hs__inv_l).
[11/15 00:02:05     98s] Type 'man IMPSP-2020' for more detail.
[11/15 00:02:05     98s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3' (Cell sky130_osu_sc_18T_hs__inv_l).
[11/15 00:02:05     98s] Type 'man IMPSP-2020' for more detail.
[11/15 00:02:05     98s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'cby_0__1_/mux_right_ipin_0/sky130_osu_sc_18T_hs__inv_4_0_' (Cell sky130_osu_sc_18T_hs__inv_1).
[11/15 00:02:05     98s] Type 'man IMPSP-2020' for more detail.
[11/15 00:02:05     98s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): Create thread pool 0x7fc7e1aabc68.
[11/15 00:02:05     98s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): 0 out of 2 thread pools are available.
[11/15 00:02:05     98s] Move report: legalization moves 9265 insts, mean move: 0.59 um, max move: 2.46 um spiral
[11/15 00:02:05     98s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_breaker1862): (732.18, 1134.98) --> (731.72, 1136.98)
[11/15 00:02:05     98s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/15 00:02:05     98s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.1, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/15 00:02:05     98s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3288.6MB) @(0:01:39 - 0:01:39).
[11/15 00:02:05     98s] **ERROR: (IMPSP-2021):	Could not legalize <10080> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
[11/15 00:02:05     98s] Move report: Detail placement moves 10079 insts, mean move: 1.16 um, max move: 31.11 um 
[11/15 00:02:05     98s] 	Max move on inst (cbx_1__0_/mux_top_ipin_0/sky130_osu_sc_18T_hs__inv_4_0_): (1564.14, 1124.54) --> (1533.04, 1124.56)
[11/15 00:02:05     98s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3288.6MB
[11/15 00:02:05     98s] Statistics of distance of Instance movement in refine placement:
[11/15 00:02:05     98s]   maximum (X+Y) =        31.11 um
[11/15 00:02:05     98s]   inst (cbx_1__0_/mux_top_ipin_0/sky130_osu_sc_18T_hs__inv_4_0_) with max move: (1564.14, 1124.54) -> (1533.04, 1124.56)
[11/15 00:02:05     98s]   mean    (X+Y) =         1.16 um
[11/15 00:02:05     98s] Summary Report:
[11/15 00:02:05     98s] Instances move: 10079 (out of 10080 movable)
[11/15 00:02:05     98s] Instances flipped: 0
[11/15 00:02:05     98s] Mean displacement: 1.16 um
[11/15 00:02:05     98s] Max displacement: 31.11 um (Instance: cbx_1__0_/mux_top_ipin_0/sky130_osu_sc_18T_hs__inv_4_0_) (1564.14, 1124.54) -> (1533.04, 1124.56)
[11/15 00:02:05     98s] 	Length: 3 sites, height: 2 rows, site name: ENC_CORE_0, cell type: sky130_osu_sc_18T_hs__inv_1
[11/15 00:02:05     98s] 	Violation at original loc: Pre-route DRC Violation
[11/15 00:02:05     98s] Total instances moved : 10079
[11/15 00:02:05     98s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:1.384, REAL:0.967, MEM:3288.6M, EPOCH TIME: 1731625325.477106
[11/15 00:02:05     98s] Total net bbox length = 3.440e+05 (1.676e+05 1.764e+05) (ext = 6.214e+04)
[11/15 00:02:05     98s] Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3288.6MB
[11/15 00:02:05     98s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:01.0, mem=3288.6MB) @(0:01:37 - 0:01:39).
[11/15 00:02:05     98s] *** Finished refinePlace (0:01:39 mem=3288.6M) ***
[11/15 00:02:05     98s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.274775.1
[11/15 00:02:05     98s] OPERPROF: Finished Refine-Place at level 1, CPU:1.404, REAL:0.986, MEM:3288.6M, EPOCH TIME: 1731625325.483863
[11/15 00:02:05     98s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3288.6M, EPOCH TIME: 1731625325.484022
[11/15 00:02:05     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20160).
[11/15 00:02:05     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:05     98s] Cell fpga_top LLGs are deleted
[11/15 00:02:05     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:05     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:05     98s] # Resetting pin-track-align track data.
[11/15 00:02:05     98s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.031, REAL:0.020, MEM:3307.6M, EPOCH TIME: 1731625325.504157
[11/15 00:02:05     98s] *** End of Placement (cpu=0:00:42.5, real=0:00:16.0, mem=3307.6M) ***
[11/15 00:02:05     98s] Processing tracks to init pin-track alignment.
[11/15 00:02:05     98s] z: 2, totalTracks: 1
[11/15 00:02:05     98s] z: 4, totalTracks: 1
[11/15 00:02:05     98s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/15 00:02:05     98s] Cell fpga_top LLGs are deleted
[11/15 00:02:05     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:05     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:05     98s] # Building fpga_top llgBox search-tree.
[11/15 00:02:05     98s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3307.6M, EPOCH TIME: 1731625325.510143
[11/15 00:02:05     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:05     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:05     98s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3307.6M, EPOCH TIME: 1731625325.510280
[11/15 00:02:05     98s] Max number of tech site patterns supported in site array is 256.
[11/15 00:02:05     98s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'ENC_CORE_0', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
[11/15 00:02:05     98s] **WARN: (IMPSP-15601):	Site 'CoreSite' will allow X-flip for cells with X-symmetry in lef because this site is endcap only.
[11/15 00:02:05     98s] Core basic site is CoreSite
[11/15 00:02:05     98s] **Info: (IMPSP-307): Design contains fractional 128 cells.
[11/15 00:02:05     98s] After signature check, allow fast init is true, keep pre-filter is true.
[11/15 00:02:05     98s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/15 00:02:05     98s] Fast DP-INIT is on for default
[11/15 00:02:05     98s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 00:02:05     98s] Atter site array init, number of instance map data is 0.
[11/15 00:02:05     98s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.024, REAL:0.017, MEM:3307.6M, EPOCH TIME: 1731625325.527296
[11/15 00:02:05     98s] 
[11/15 00:02:05     98s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:02:05     98s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.028, REAL:0.021, MEM:3307.6M, EPOCH TIME: 1731625325.531573
[11/15 00:02:05     98s] OPERPROF: Starting Report-Density-Map (include fixed instaces) at level 1, MEM:3307.6M, EPOCH TIME: 1731625325.536767
[11/15 00:02:05     98s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:3307.6M, EPOCH TIME: 1731625325.538368
[11/15 00:02:05     98s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.027, REAL:0.006, MEM:3307.6M, EPOCH TIME: 1731625325.544255
[11/15 00:02:05     98s] default core: bins with density > 0.750 =  5.33 % ( 77 / 1444 )
[11/15 00:02:05     98s] Density distribution unevenness ratio = 86.025%
[11/15 00:02:05     98s] Density distribution unevenness ratio (U70) = 7.161%
[11/15 00:02:05     98s] Density distribution unevenness ratio (U80) = 2.406%
[11/15 00:02:05     98s] Density distribution unevenness ratio (U90) = 0.495%
[11/15 00:02:05     98s] OPERPROF: Finished Report-Density-Map (include fixed instaces) at level 1, CPU:0.029, REAL:0.008, MEM:3307.6M, EPOCH TIME: 1731625325.544393
[11/15 00:02:05     98s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3307.6M, EPOCH TIME: 1731625325.544443
[11/15 00:02:05     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:05     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:05     98s] Cell fpga_top LLGs are deleted
[11/15 00:02:05     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:05     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:05     98s] # Resetting pin-track-align track data.
[11/15 00:02:05     98s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.014, REAL:0.005, MEM:3307.6M, EPOCH TIME: 1731625325.549562
[11/15 00:02:05     98s] *** Free Virtual Timing Model ...(mem=3307.6M)
[11/15 00:02:05     99s] **INFO: Enable pre-place timing setting for timing analysis
[11/15 00:02:05     99s] Set Using Default Delay Limit as 101.
[11/15 00:02:05     99s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/15 00:02:05     99s] Set Default Net Delay as 0 ps.
[11/15 00:02:05     99s] Set Default Net Load as 0 pF. 
[11/15 00:02:05     99s] **INFO: Analyzing IO path groups for slack adjustment
[11/15 00:02:05     99s] Effort level <high> specified for reg2reg_tmp.274775 path_group
[11/15 00:02:05     99s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/15 00:02:05     99s] #################################################################################
[11/15 00:02:05     99s] # Design Stage: PreRoute
[11/15 00:02:05     99s] # Design Name: fpga_top
[11/15 00:02:05     99s] # Design Mode: 130nm
[11/15 00:02:05     99s] # Analysis Mode: MMMC Non-OCV 
[11/15 00:02:05     99s] # Parasitics Mode: No SPEF/RCDB 
[11/15 00:02:05     99s] # Signoff Settings: SI Off 
[11/15 00:02:05     99s] #################################################################################
[11/15 00:02:06     99s] Topological Sorting (REAL = 0:00:01.0, MEM = 3296.1M, InitMEM = 3296.1M)
[11/15 00:02:06     99s] Calculate delays in BcWc mode...
[11/15 00:02:06     99s] Start delay calculation (fullDC) (8 T). (MEM=3296.06)
[11/15 00:02:06     99s] End AAE Lib Interpolated Model. (MEM=3307.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 00:02:06    101s] Total number of fetched objects 11986
[11/15 00:02:06    101s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/15 00:02:06    101s] End delay calculation. (MEM=3736.21 CPU=0:00:01.6 REAL=0:00:00.0)
[11/15 00:02:06    101s] End delay calculation (fullDC). (MEM=3736.21 CPU=0:00:01.8 REAL=0:00:00.0)
[11/15 00:02:06    101s] *** CDM Built up (cpu=0:00:01.9  real=0:00:01.0  mem= 3736.2M) ***
[11/15 00:02:06    101s] **INFO: Disable pre-place timing setting for timing analysis
[11/15 00:02:06    101s] Set Using Default Delay Limit as 1000.
[11/15 00:02:06    101s] Set Default Net Delay as 1000 ps.
[11/15 00:02:06    101s] Set Default Net Load as 0.5 pF. 
[11/15 00:02:06    101s] Info: Disable timing driven in postCTS congRepair.
[11/15 00:02:06    101s] 
[11/15 00:02:06    101s] Starting congRepair ...
[11/15 00:02:06    101s] User Input Parameters:
[11/15 00:02:06    101s] - Congestion Driven    : On
[11/15 00:02:06    101s] - Timing Driven        : Off
[11/15 00:02:06    101s] - Area-Violation Based : On
[11/15 00:02:06    101s] - Start Rollback Level : -5
[11/15 00:02:06    101s] - Legalized            : On
[11/15 00:02:06    101s] - Window Based         : Off
[11/15 00:02:06    101s] - eDen incr mode       : Off
[11/15 00:02:06    101s] - Small incr mode      : Off
[11/15 00:02:06    101s] 
[11/15 00:02:06    101s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3726.7M, EPOCH TIME: 1731625326.770008
[11/15 00:02:06    101s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3726.7M, EPOCH TIME: 1731625326.770076
[11/15 00:02:06    101s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3726.7M, EPOCH TIME: 1731625326.770500
[11/15 00:02:06    101s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.006, REAL:0.006, MEM:3726.7M, EPOCH TIME: 1731625326.776697
[11/15 00:02:06    101s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3726.7M, EPOCH TIME: 1731625326.776755
[11/15 00:02:06    101s] Starting Early Global Route congestion estimation: mem = 3726.7M
[11/15 00:02:06    101s] (I)      Initializing eGR engine (regular)
[11/15 00:02:06    101s] Set min layer with default ( 2 )
[11/15 00:02:06    101s] Set max layer with parameter ( 5 )
[11/15 00:02:06    101s] (I)      Initializing eGR engine (regular)
[11/15 00:02:06    101s] Set min layer with default ( 2 )
[11/15 00:02:06    101s] Set max layer with parameter ( 5 )
[11/15 00:02:06    101s] (I)      Started Early Global Route kernel ( Curr Mem: 3.07 MB )
[11/15 00:02:06    101s] (I)      Running eGR Regular flow
[11/15 00:02:06    101s] (I)      # wire layers (front) : 6
[11/15 00:02:06    101s] (I)      # wire layers (back)  : 0
[11/15 00:02:06    101s] (I)      min wire layer : 1
[11/15 00:02:06    101s] (I)      max wire layer : 5
[11/15 00:02:06    101s] (I)      # cut layers (front) : 5
[11/15 00:02:06    101s] (I)      # cut layers (back)  : 0
[11/15 00:02:06    101s] (I)      min cut layer : 1
[11/15 00:02:06    101s] (I)      max cut layer : 4
[11/15 00:02:06    101s] (I)      ================================ Layers ================================
[11/15 00:02:06    101s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:02:06    101s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/15 00:02:06    101s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:02:06    101s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/15 00:02:06    101s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/15 00:02:06    101s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/15 00:02:06    101s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/15 00:02:06    101s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/15 00:02:06    101s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/15 00:02:06    101s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/15 00:02:06    101s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/15 00:02:06    101s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/15 00:02:06    101s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/15 00:02:06    101s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/15 00:02:06    101s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:02:06    101s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/15 00:02:06    101s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/15 00:02:06    101s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:02:06    101s] (I)      Started Import and model ( Curr Mem: 3.07 MB )
[11/15 00:02:06    101s] (I)      Default pattern map key = fpga_top_default.
[11/15 00:02:06    101s] (I)      == Non-default Options ==
[11/15 00:02:06    101s] (I)      Maximum routing layer                              : 5
[11/15 00:02:06    101s] (I)      Top routing layer                                  : 5
[11/15 00:02:06    101s] (I)      Number of threads                                  : 8
[11/15 00:02:06    101s] (I)      Route tie net to shape                             : auto
[11/15 00:02:06    101s] (I)      Use non-blocking free Dbs wires                    : false
[11/15 00:02:06    101s] (I)      Method to set GCell size                           : row
[11/15 00:02:06    101s] (I)      Tie hi/lo max distance                             : 41.400000
[11/15 00:02:06    101s] (I)      Counted 1066 PG shapes. eGR will not process PG shapes layer by layer.
[11/15 00:02:06    101s] (I)      ============== Pin Summary ==============
[11/15 00:02:06    101s] (I)      +-------+--------+---------+------------+
[11/15 00:02:06    101s] (I)      | Layer | # pins | % total |      Group |
[11/15 00:02:06    101s] (I)      +-------+--------+---------+------------+
[11/15 00:02:06    101s] (I)      |     1 |  33826 |   97.99 |        Pin |
[11/15 00:02:06    101s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/15 00:02:06    101s] (I)      |     3 |    656 |    1.90 | Pin access |
[11/15 00:02:06    101s] (I)      |     4 |      0 |    0.00 |      Other |
[11/15 00:02:06    101s] (I)      |     5 |     39 |    0.11 |      Other |
[11/15 00:02:06    101s] (I)      +-------+--------+---------+------------+
[11/15 00:02:06    101s] (I)      Use row-based GCell size
[11/15 00:02:06    101s] (I)      Use row-based GCell align
[11/15 00:02:06    101s] (I)      layer 0 area = 83000
[11/15 00:02:06    101s] (I)      layer 1 area = 67600
[11/15 00:02:06    101s] (I)      layer 2 area = 240000
[11/15 00:02:06    101s] (I)      layer 3 area = 240000
[11/15 00:02:06    101s] (I)      layer 4 area = 4000000
[11/15 00:02:06    101s] (I)      GCell unit size   : 4140
[11/15 00:02:06    101s] (I)      GCell multiplier  : 1
[11/15 00:02:06    101s] (I)      GCell row height  : 4140
[11/15 00:02:06    101s] (I)      Actual row height : 4140
[11/15 00:02:06    101s] (I)      GCell align ref   : 280000 280000
[11/15 00:02:06    101s] [NR-eGR] Track table information for default rule: 
[11/15 00:02:06    101s] [NR-eGR] met1 has single uniform track structure
[11/15 00:02:06    101s] [NR-eGR] met2 has single uniform track structure
[11/15 00:02:06    101s] [NR-eGR] met3 has single uniform track structure
[11/15 00:02:06    101s] [NR-eGR] met4 has single uniform track structure
[11/15 00:02:06    101s] [NR-eGR] met5 has single uniform track structure
[11/15 00:02:06    101s] (I)      =============== Default via ===============
[11/15 00:02:06    101s] (I)      +---+------------------+------------------+
[11/15 00:02:06    101s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/15 00:02:06    101s] (I)      +---+------------------+------------------+
[11/15 00:02:06    101s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/15 00:02:06    101s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/15 00:02:06    101s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/15 00:02:06    101s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/15 00:02:06    101s] (I)      +---+------------------+------------------+
[11/15 00:02:06    101s] [NR-eGR] Read 1122 PG shapes
[11/15 00:02:06    101s] [NR-eGR] Read 0 clock shapes
[11/15 00:02:06    101s] [NR-eGR] Read 0 other shapes
[11/15 00:02:06    101s] [NR-eGR] #Routing Blockages  : 0
[11/15 00:02:06    101s] [NR-eGR] #Instance Blockages : 9014
[11/15 00:02:06    101s] [NR-eGR] #PG Blockages       : 1122
[11/15 00:02:06    101s] [NR-eGR] #Halo Blockages     : 0
[11/15 00:02:06    101s] [NR-eGR] #Boundary Blockages : 0
[11/15 00:02:06    101s] [NR-eGR] #Clock Blockages    : 0
[11/15 00:02:06    101s] [NR-eGR] #Other Blockages    : 0
[11/15 00:02:06    101s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/15 00:02:06    101s] (I)      Custom ignore net properties:
[11/15 00:02:06    101s] (I)      1 : NotLegal
[11/15 00:02:06    101s] (I)      Default ignore net properties:
[11/15 00:02:06    101s] (I)      1 : Special
[11/15 00:02:06    101s] (I)      2 : Analog
[11/15 00:02:06    101s] (I)      3 : Fixed
[11/15 00:02:06    101s] (I)      4 : Skipped
[11/15 00:02:06    101s] (I)      5 : MixedSignal
[11/15 00:02:06    101s] (I)      Prerouted net properties:
[11/15 00:02:06    101s] (I)      1 : NotLegal
[11/15 00:02:06    101s] (I)      2 : Special
[11/15 00:02:06    101s] (I)      3 : Analog
[11/15 00:02:06    101s] (I)      4 : Fixed
[11/15 00:02:06    101s] (I)      5 : Skipped
[11/15 00:02:06    101s] (I)      6 : MixedSignal
[11/15 00:02:06    101s] [NR-eGR] Early global route reroute all routable nets
[11/15 00:02:06    101s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/15 00:02:06    101s] [NR-eGR] Read 10228 nets ( ignored 0 )
[11/15 00:02:06    101s] (I)        Front-side 10228 ( ignored 0 )
[11/15 00:02:06    101s] (I)        Back-side  0 ( ignored 0 )
[11/15 00:02:06    101s] (I)        Both-side  0 ( ignored 0 )
[11/15 00:02:06    101s] (I)      early_global_route_priority property id does not exist.
[11/15 00:02:06    101s] (I)      Read Num Blocks=10136  Num Prerouted Wires=0  Num CS=0
[11/15 00:02:06    101s] (I)      Layer 1 (V) : #blockages 225 : #preroutes 0
[11/15 00:02:06    101s] (I)      Layer 2 (H) : #blockages 3990 : #preroutes 0
[11/15 00:02:06    101s] (I)      Layer 3 (V) : #blockages 3591 : #preroutes 0
[11/15 00:02:06    101s] (I)      Layer 4 (H) : #blockages 2330 : #preroutes 0
[11/15 00:02:06    101s] (I)      Number of ignored nets                =      0
[11/15 00:02:06    101s] (I)      Number of connected nets              =      0
[11/15 00:02:06    101s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/15 00:02:06    101s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/15 00:02:06    101s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/15 00:02:06    101s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/15 00:02:06    101s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/15 00:02:06    101s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/15 00:02:06    101s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/15 00:02:06    101s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/15 00:02:06    101s] (I)      Ndr track 0 does not exist
[11/15 00:02:06    101s] (I)      ---------------------Grid Graph Info--------------------
[11/15 00:02:06    101s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/15 00:02:06    101s] (I)      Core area           : (280000, 280000) - (1838665, 1838665)
[11/15 00:02:06    101s] (I)      Site width          :   460  (dbu)
[11/15 00:02:06    101s] (I)      Row height          :  4140  (dbu)
[11/15 00:02:06    101s] (I)      GCell row height    :  4140  (dbu)
[11/15 00:02:06    101s] (I)      GCell width         :  4140  (dbu)
[11/15 00:02:06    101s] (I)      GCell height        :  4140  (dbu)
[11/15 00:02:06    101s] (I)      Grid                :   512   512     5
[11/15 00:02:06    101s] (I)      Layer numbers       :     1     2     3     4     5
[11/15 00:02:06    101s] (I)      Vertical capacity   :     0  4140     0  4140     0
[11/15 00:02:06    101s] (I)      Horizontal capacity :     0     0  4140     0  4140
[11/15 00:02:06    101s] (I)      Default wire width  :   140   140   300   300  1600
[11/15 00:02:06    101s] (I)      Default wire space  :   140   140   300   300  1600
[11/15 00:02:06    101s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/15 00:02:06    101s] (I)      Default pitch size  :   280   460   610   615  3660
[11/15 00:02:06    101s] (I)      First track coord   :   320   320   620   790  1840
[11/15 00:02:06    101s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[11/15 00:02:06    101s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/15 00:02:06    101s] (I)      Num of masks        :     1     1     1     1     1
[11/15 00:02:06    101s] (I)      Num of trim masks   :     0     0     0     0     0
[11/15 00:02:06    101s] (I)      --------------------------------------------------------
[11/15 00:02:06    101s] 
[11/15 00:02:06    101s] [NR-eGR] ============ Routing rule table ============
[11/15 00:02:06    101s] [NR-eGR] Rule id: 0  Nets: 10196
[11/15 00:02:06    101s] [NR-eGR] ========================================
[11/15 00:02:06    101s] [NR-eGR] 
[11/15 00:02:06    101s] (I)      ======== NDR :  =========
[11/15 00:02:06    101s] (I)      +--------------+--------+
[11/15 00:02:06    101s] (I)      |           ID |      0 |
[11/15 00:02:06    101s] (I)      |         Name |        |
[11/15 00:02:06    101s] (I)      |      Default |    yes |
[11/15 00:02:06    101s] (I)      |  Clk Special |     no |
[11/15 00:02:06    101s] (I)      | Hard spacing |     no |
[11/15 00:02:06    101s] (I)      |    NDR track | (none) |
[11/15 00:02:06    101s] (I)      |      NDR via | (none) |
[11/15 00:02:06    101s] (I)      |  Extra space |      0 |
[11/15 00:02:06    101s] (I)      |      Shields |      0 |
[11/15 00:02:06    101s] (I)      |   Demand (H) |      1 |
[11/15 00:02:06    101s] (I)      |   Demand (V) |      1 |
[11/15 00:02:06    101s] (I)      |        #Nets |  10196 |
[11/15 00:02:06    101s] (I)      +--------------+--------+
[11/15 00:02:06    101s] (I)      +-------------------------------------------------------------------------------------+
[11/15 00:02:06    101s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/15 00:02:06    101s] (I)      +-------------------------------------------------------------------------------------+
[11/15 00:02:06    101s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/15 00:02:06    101s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/15 00:02:06    101s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/15 00:02:06    101s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/15 00:02:06    101s] (I)      +-------------------------------------------------------------------------------------+
[11/15 00:02:06    101s] (I)      =============== Blocked Tracks ===============
[11/15 00:02:06    101s] (I)      +-------+---------+----------+---------------+
[11/15 00:02:06    101s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/15 00:02:06    101s] (I)      +-------+---------+----------+---------------+
[11/15 00:02:06    101s] (I)      |     1 |       0 |        0 |         0.00% |
[11/15 00:02:06    101s] (I)      |     2 | 2357760 |   639346 |        27.12% |
[11/15 00:02:06    101s] (I)      |     3 | 1777664 |   483587 |        27.20% |
[11/15 00:02:06    101s] (I)      |     4 | 1763328 |   675958 |        38.33% |
[11/15 00:02:06    101s] (I)      |     5 |  296448 |   102287 |        34.50% |
[11/15 00:02:06    101s] (I)      +-------+---------+----------+---------------+
[11/15 00:02:06    101s] (I)      Finished Import and model ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 3.13 MB )
[11/15 00:02:06    101s] (I)      Reset routing kernel
[11/15 00:02:06    101s] (I)      Started Global Routing ( Curr Mem: 3.13 MB )
[11/15 00:02:06    101s] (I)      totalPins=33011  totalGlobalPin=32513 (98.49%)
[11/15 00:02:06    101s] (I)      ================= Net Group Info =================
[11/15 00:02:06    101s] (I)      +----+----------------+--------------+-----------+
[11/15 00:02:06    101s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/15 00:02:06    101s] (I)      +----+----------------+--------------+-----------+
[11/15 00:02:06    101s] (I)      |  1 |          10196 |      met2(2) |   met5(5) |
[11/15 00:02:06    101s] (I)      +----+----------------+--------------+-----------+
[11/15 00:02:06    101s] (I)      total 2D Cap : 4324915 = (1496438 H, 2828477 V)
[11/15 00:02:06    101s] (I)      total 2D Demand : 476 = (0 H, 476 V)
[11/15 00:02:06    101s] (I)      Adjusted 0 GCells for pin access
[11/15 00:02:06    101s] [NR-eGR] Layer group 1: route 10196 net(s) in layer range [2, 5]
[11/15 00:02:06    101s] (I)      
[11/15 00:02:06    101s] (I)      ============  Phase 1a Route ============
[11/15 00:02:06    101s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 182
[11/15 00:02:06    101s] (I)      Usage: 112746 = (56941 H, 55805 V) = (3.81% H, 1.97% V) = (2.357e+05um H, 2.310e+05um V)
[11/15 00:02:06    101s] (I)      
[11/15 00:02:06    101s] (I)      ============  Phase 1b Route ============
[11/15 00:02:07    102s] (I)      Usage: 112940 = (56975 H, 55965 V) = (3.81% H, 1.98% V) = (2.359e+05um H, 2.317e+05um V)
[11/15 00:02:07    102s] (I)      Overflow of layer group 1: 0.89% H + 0.00% V. EstWL: 4.675716e+05um
[11/15 00:02:07    102s] (I)      Congestion metric : 5.48%H 0.01%V, 5.50%HV
[11/15 00:02:07    102s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/15 00:02:07    102s] (I)      
[11/15 00:02:07    102s] (I)      ============  Phase 1c Route ============
[11/15 00:02:07    102s] (I)      Level2 Grid: 103 x 103
[11/15 00:02:07    102s] (I)      Usage: 112940 = (56975 H, 55965 V) = (3.81% H, 1.98% V) = (2.359e+05um H, 2.317e+05um V)
[11/15 00:02:07    102s] (I)      
[11/15 00:02:07    102s] (I)      ============  Phase 1d Route ============
[11/15 00:02:07    102s] (I)      Usage: 113664 = (57247 H, 56417 V) = (3.83% H, 1.99% V) = (2.370e+05um H, 2.336e+05um V)
[11/15 00:02:07    102s] (I)      
[11/15 00:02:07    102s] (I)      ============  Phase 1e Route ============
[11/15 00:02:07    102s] (I)      Usage: 113664 = (57247 H, 56417 V) = (3.83% H, 1.99% V) = (2.370e+05um H, 2.336e+05um V)
[11/15 00:02:07    102s] [NR-eGR] Early Global Route overflow of layer group 1: 0.81% H + 0.01% V. EstWL: 4.705690e+05um
[11/15 00:02:07    102s] (I)      
[11/15 00:02:07    102s] (I)      ============  Phase 1l Route ============
[11/15 00:02:07    102s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/15 00:02:07    102s] (I)      Layer  2:    1728793     56095         1      599139     1755549    (25.44%) 
[11/15 00:02:07    102s] (I)      Layer  3:    1300641    111182     11385      456377     1319289    (25.70%) 
[11/15 00:02:07    102s] (I)      Layer  4:    1095544     26690       381      574827     1186403    (32.64%) 
[11/15 00:02:07    102s] (I)      Layer  5:     195203      6061       122       98889      197055    (33.41%) 
[11/15 00:02:07    102s] (I)      Total:       4320181    200028     11889     1729232     4458294    (27.95%) 
[11/15 00:02:07    102s] (I)      
[11/15 00:02:07    102s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/15 00:02:07    102s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/15 00:02:07    102s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/15 00:02:07    102s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[11/15 00:02:07    102s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 00:02:07    102s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 00:02:07    102s] [NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 00:02:07    102s] [NR-eGR]    met3 ( 3)      4062( 2.09%)       536( 0.28%)        10( 0.01%)   ( 2.37%) 
[11/15 00:02:07    102s] [NR-eGR]    met4 ( 4)       223( 0.13%)         2( 0.00%)         0( 0.00%)   ( 0.13%) 
[11/15 00:02:07    102s] [NR-eGR]    met5 ( 5)       119( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[11/15 00:02:07    102s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 00:02:07    102s] [NR-eGR]        Total      4405( 0.60%)       538( 0.07%)        10( 0.00%)   ( 0.67%) 
[11/15 00:02:07    102s] [NR-eGR] 
[11/15 00:02:07    102s] (I)      Finished Global Routing ( CPU: 0.62 sec, Real: 0.31 sec, Curr Mem: 3.13 MB )
[11/15 00:02:07    102s] (I)      Updating congestion map
[11/15 00:02:07    102s] (I)      total 2D Cap : 4329205 = (1498498 H, 2830707 V)
[11/15 00:02:07    102s] [NR-eGR] Overflow after Early Global Route 1.77% H + 0.00% V
[11/15 00:02:07    102s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.76 sec, Real: 0.44 sec, Curr Mem: 3.13 MB )
[11/15 00:02:07    102s] Early Global Route congestion estimation runtime: 0.45 seconds, mem = 3240.1M
[11/15 00:02:07    102s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.768, REAL:0.449, MEM:3240.1M, EPOCH TIME: 1731625327.225721
[11/15 00:02:07    102s] OPERPROF: Starting HotSpotCal at level 1, MEM:3240.1M, EPOCH TIME: 1731625327.225772
[11/15 00:02:07    102s] [hotspot] +------------+---------------+---------------+
[11/15 00:02:07    102s] [hotspot] |            |   max hotspot | total hotspot |
[11/15 00:02:07    102s] [hotspot] +------------+---------------+---------------+
[11/15 00:02:07    102s] [hotspot] | normalized |         74.58 |        226.34 |
[11/15 00:02:07    102s] [hotspot] +------------+---------------+---------------+
[11/15 00:02:07    102s] Local HotSpot Analysis: normalized max congestion hotspot area = 74.58, normalized total congestion hotspot area = 226.34 (area is in unit of 4 std-cell row bins)
[11/15 00:02:07    102s] [hotspot] max/total 74.58/226.34, big hotspot (>10) total 194.25
[11/15 00:02:07    102s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/15 00:02:07    102s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:02:07    102s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/15 00:02:07    102s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:02:07    102s] [hotspot] |  1  |   863.74  1062.46   996.22  1194.94 |       30.44   |
[11/15 00:02:07    102s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:02:07    102s] [hotspot] |  2  |   996.22   863.74  1128.70   996.22 |       27.10   |
[11/15 00:02:07    102s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:02:07    102s] [hotspot] |  3  |   731.26   863.74   863.74   996.22 |       24.11   |
[11/15 00:02:07    102s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:02:07    102s] [hotspot] |  4  |   665.02  1128.70   797.50  1261.18 |       20.77   |
[11/15 00:02:07    102s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:02:07    102s] [hotspot] |  5  |   996.22  1062.46  1128.70  1194.94 |       19.34   |
[11/15 00:02:07    102s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:02:07    102s] Top 5 hotspots total area: 121.76
[11/15 00:02:07    102s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.016, REAL:0.007, MEM:3240.1M, EPOCH TIME: 1731625327.233145
[11/15 00:02:07    102s] 
[11/15 00:02:07    102s] === incrementalPlace Internal Loop 1 ===
[11/15 00:02:07    102s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[11/15 00:02:07    102s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:3240.1M, EPOCH TIME: 1731625327.233994
[11/15 00:02:07    102s] Processing tracks to init pin-track alignment.
[11/15 00:02:07    102s] z: 2, totalTracks: 1
[11/15 00:02:07    102s] z: 4, totalTracks: 1
[11/15 00:02:07    102s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/15 00:02:07    102s] Cell fpga_top LLGs are deleted
[11/15 00:02:07    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:07    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:07    102s] # Building fpga_top llgBox search-tree.
[11/15 00:02:07    102s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3240.1M, EPOCH TIME: 1731625327.237969
[11/15 00:02:07    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:07    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:07    102s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3240.1M, EPOCH TIME: 1731625327.238120
[11/15 00:02:07    102s] Max number of tech site patterns supported in site array is 256.
[11/15 00:02:07    102s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'ENC_CORE_0', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
[11/15 00:02:07    102s] **WARN: (IMPSP-15601):	Site 'CoreSite' will allow X-flip for cells with X-symmetry in lef because this site is endcap only.
[11/15 00:02:07    102s] Core basic site is CoreSite
[11/15 00:02:07    102s] **Info: (IMPSP-307): Design contains fractional 128 cells.
[11/15 00:02:07    102s] After signature check, allow fast init is true, keep pre-filter is true.
[11/15 00:02:07    102s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/15 00:02:07    102s] Fast DP-INIT is on for default
[11/15 00:02:07    102s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 00:02:07    102s] Atter site array init, number of instance map data is 0.
[11/15 00:02:07    102s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.023, REAL:0.009, MEM:3240.1M, EPOCH TIME: 1731625327.247171
[11/15 00:02:07    102s] 
[11/15 00:02:07    102s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:02:07    102s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.027, REAL:0.013, MEM:3240.1M, EPOCH TIME: 1731625327.250942
[11/15 00:02:07    102s] OPERPROF:   Starting post-place ADS at level 2, MEM:3240.1M, EPOCH TIME: 1731625327.250994
[11/15 00:02:07    102s] ADSU 0.089 -> 0.089. site 1273888.000 -> 1273888.000. GS 33.120
[11/15 00:02:07    102s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.045, REAL:0.040, MEM:3240.1M, EPOCH TIME: 1731625327.291177
[11/15 00:02:07    102s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:3240.1M, EPOCH TIME: 1731625327.291475
[11/15 00:02:07    102s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:3240.1M, EPOCH TIME: 1731625327.291827
[11/15 00:02:07    102s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:3240.1M, EPOCH TIME: 1731625327.291866
[11/15 00:02:07    102s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.018, REAL:0.013, MEM:3240.1M, EPOCH TIME: 1731625327.304349
[11/15 00:02:07    102s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:3240.1M, EPOCH TIME: 1731625327.316975
[11/15 00:02:07    102s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:3240.1M, EPOCH TIME: 1731625327.317366
[11/15 00:02:07    102s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3240.1M, EPOCH TIME: 1731625327.318127
[11/15 00:02:07    102s] no activity file in design. spp won't run.
[11/15 00:02:07    102s] [spp] 0
[11/15 00:02:07    102s] [adp] 0:1:1:3
[11/15 00:02:07    102s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.002, REAL:0.002, MEM:3240.1M, EPOCH TIME: 1731625327.320183
[11/15 00:02:07    102s] SP #FI/SF FL/PI 0/0 10080/0
[11/15 00:02:07    102s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.115, REAL:0.088, MEM:3240.1M, EPOCH TIME: 1731625327.321685
[11/15 00:02:07    102s] PP off. flexM 0
[11/15 00:02:07    102s] OPERPROF: Starting CDPad at level 1, MEM:3240.1M, EPOCH TIME: 1731625327.336452
[11/15 00:02:07    102s] 3DP is on.
[11/15 00:02:07    102s] 3DP OF M2 0.003, M4 0.002. Diff 0, Offset 0
[11/15 00:02:07    102s] 3DP (1, 3) DPT Adjust 0. 0.752, 0.765, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[11/15 00:02:07    103s] CDPadU 0.134 -> 0.135. R=0.089, N=10080, GS=4.140
[11/15 00:02:07    103s] OPERPROF: Finished CDPad at level 1, CPU:1.293, REAL:0.225, MEM:3276.6M, EPOCH TIME: 1731625327.561526
[11/15 00:02:07    103s] NP #FI/FS/SF FL/PI: 0/48/0 10080/0
[11/15 00:02:07    103s] no activity file in design. spp won't run.
[11/15 00:02:07    103s] 
[11/15 00:02:07    103s] AB Est...
[11/15 00:02:07    103s] OPERPROF: Starting NP-Place at level 1, MEM:3276.6M, EPOCH TIME: 1731625327.577064
[11/15 00:02:07    104s] OPERPROF: Finished NP-Place at level 1, CPU:0.112, REAL:0.040, MEM:3275.4M, EPOCH TIME: 1731625327.616965
[11/15 00:02:07    104s] Iteration  5: Skipped, with CDP Off
[11/15 00:02:07    104s] 
[11/15 00:02:07    104s] AB Est...
[11/15 00:02:07    104s] OPERPROF: Starting NP-Place at level 1, MEM:3307.4M, EPOCH TIME: 1731625327.623926
[11/15 00:02:07    104s] OPERPROF: Finished NP-Place at level 1, CPU:0.130, REAL:0.028, MEM:3275.4M, EPOCH TIME: 1731625327.651717
[11/15 00:02:07    104s] Iteration  6: Skipped, with CDP Off
[11/15 00:02:07    104s] 
[11/15 00:02:07    104s] AB Est...
[11/15 00:02:07    104s] OPERPROF: Starting NP-Place at level 1, MEM:3307.4M, EPOCH TIME: 1731625327.658324
[11/15 00:02:07    104s] OPERPROF: Finished NP-Place at level 1, CPU:0.130, REAL:0.028, MEM:3275.4M, EPOCH TIME: 1731625327.686486
[11/15 00:02:07    104s] Iteration  7: Skipped, with CDP Off
[11/15 00:02:07    104s] 
[11/15 00:02:07    104s] AB Est...
[11/15 00:02:07    104s] OPERPROF: Starting NP-Place at level 1, MEM:3307.4M, EPOCH TIME: 1731625327.693435
[11/15 00:02:07    104s] AB param 89.3% (9005/10080).
[11/15 00:02:07    104s] OPERPROF: Finished NP-Place at level 1, CPU:0.117, REAL:0.028, MEM:3275.4M, EPOCH TIME: 1731625327.721455
[11/15 00:02:07    104s] AB WA 0.90. HSB #SP 0
[11/15 00:02:07    104s] AB Full.
[11/15 00:02:07    104s] OPERPROF: Starting NP-Place at level 1, MEM:3403.4M, EPOCH TIME: 1731625327.755228
[11/15 00:02:08    106s] Iteration  8: Total net bbox = 3.053e+05 (1.49e+05 1.56e+05)
[11/15 00:02:08    106s]               Est.  stn bbox = 4.192e+05 (2.06e+05 2.13e+05)
[11/15 00:02:08    106s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 3627.4M
[11/15 00:02:08    106s] OPERPROF: Finished NP-Place at level 1, CPU:1.488, REAL:0.370, MEM:3531.4M, EPOCH TIME: 1731625328.125216
[11/15 00:02:08    106s] 
[11/15 00:02:08    106s] AB Est...
[11/15 00:02:08    106s] no activity file in design. spp won't run.
[11/15 00:02:08    106s] NP #FI/FS/SF FL/PI: 0/48/0 10080/0
[11/15 00:02:08    106s] no activity file in design. spp won't run.
[11/15 00:02:08    106s] OPERPROF: Starting NP-Place at level 1, MEM:3403.4M, EPOCH TIME: 1731625328.145939
[11/15 00:02:08    106s] AB param 85.8% (8653/10080).
[11/15 00:02:08    106s] OPERPROF: Finished NP-Place at level 1, CPU:0.090, REAL:0.025, MEM:3371.4M, EPOCH TIME: 1731625328.170914
[11/15 00:02:08    106s] AB WA 0.86. HSB #SP 0
[11/15 00:02:08    106s] AB Full.
[11/15 00:02:08    106s] OPERPROF: Starting NP-Place at level 1, MEM:3499.4M, EPOCH TIME: 1731625328.202411
[11/15 00:02:08    109s] Iteration  9: Total net bbox = 3.122e+05 (1.53e+05 1.59e+05)
[11/15 00:02:08    109s]               Est.  stn bbox = 4.280e+05 (2.11e+05 2.17e+05)
[11/15 00:02:08    109s]               cpu = 0:00:03.3 real = 0:00:00.0 mem = 3627.4M
[11/15 00:02:08    109s] OPERPROF: Finished NP-Place at level 1, CPU:3.433, REAL:0.714, MEM:3531.4M, EPOCH TIME: 1731625328.916203
[11/15 00:02:08    109s] Legalizing MH Cells... 0 / 0 (level 7)
[11/15 00:02:08    109s] MH packer: No MH instances from GP
[11/15 00:02:08    109s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3403.4M, DRC: 0)
[11/15 00:02:08    109s] 0 (out of 0) MH cells were successfully legalized.
[11/15 00:02:08    109s] Legalizing MH Cells... 0 / 0 (level 100)
[11/15 00:02:08    109s] MH packer: No MH instances from GP
[11/15 00:02:08    109s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3403.4M, DRC: 0)
[11/15 00:02:08    109s] 0 (out of 0) MH cells were successfully legalized.
[11/15 00:02:08    109s] no activity file in design. spp won't run.
[11/15 00:02:08    109s] NP #FI/FS/SF FL/PI: 0/48/0 10080/0
[11/15 00:02:08    109s] no activity file in design. spp won't run.
[11/15 00:02:08    109s] OPERPROF: Starting NP-Place at level 1, MEM:3499.4M, EPOCH TIME: 1731625328.960306
[11/15 00:02:09    109s] Starting Early Global Route supply map. mem = 3509.1M
[11/15 00:02:09    109s] (I)      Initializing eGR engine (regular)
[11/15 00:02:09    109s] Set min layer with default ( 2 )
[11/15 00:02:09    109s] Set max layer with parameter ( 5 )
[11/15 00:02:09    109s] (I)      Initializing eGR engine (regular)
[11/15 00:02:09    109s] Set min layer with default ( 2 )
[11/15 00:02:09    109s] Set max layer with parameter ( 5 )
[11/15 00:02:09    109s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.41 MB )
[11/15 00:02:09    109s] (I)      Running eGR Regular flow
[11/15 00:02:09    109s] (I)      # wire layers (front) : 6
[11/15 00:02:09    109s] (I)      # wire layers (back)  : 0
[11/15 00:02:09    109s] (I)      min wire layer : 1
[11/15 00:02:09    109s] (I)      max wire layer : 5
[11/15 00:02:09    109s] (I)      # cut layers (front) : 5
[11/15 00:02:09    109s] (I)      # cut layers (back)  : 0
[11/15 00:02:09    109s] (I)      min cut layer : 1
[11/15 00:02:09    109s] (I)      max cut layer : 4
[11/15 00:02:09    109s] (I)      ================================ Layers ================================
[11/15 00:02:09    109s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:02:09    109s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/15 00:02:09    109s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:02:09    109s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/15 00:02:09    109s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/15 00:02:09    109s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/15 00:02:09    109s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/15 00:02:09    109s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/15 00:02:09    109s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/15 00:02:09    109s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/15 00:02:09    109s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/15 00:02:09    109s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/15 00:02:09    109s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/15 00:02:09    109s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/15 00:02:09    109s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:02:09    109s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/15 00:02:09    109s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/15 00:02:09    109s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:02:09    110s] Finished Early Global Route supply map. mem = 3567.0M
[11/15 00:02:11    122s] Iteration 10: Total net bbox = 3.319e+05 (1.63e+05 1.69e+05)
[11/15 00:02:11    122s]               Est.  stn bbox = 4.473e+05 (2.20e+05 2.27e+05)
[11/15 00:02:11    122s]               cpu = 0:00:13.0 real = 0:00:03.0 mem = 3675.0M
[11/15 00:02:18    155s] Iteration 11: Total net bbox = 3.485e+05 (1.71e+05 1.77e+05)
[11/15 00:02:18    155s]               Est.  stn bbox = 4.629e+05 (2.28e+05 2.35e+05)
[11/15 00:02:18    155s]               cpu = 0:00:32.1 real = 0:00:07.0 mem = 3814.3M
[11/15 00:02:18    155s] GP RA stats: MHOnly 0 nrInst 10080 nrDH 10080 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/15 00:02:18    157s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:3910.3M, EPOCH TIME: 1731625338.493132
[11/15 00:02:18    157s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:3922.3M, EPOCH TIME: 1731625338.493348
[11/15 00:02:18    157s] Iteration 12: Total net bbox = 3.432e+05 (1.69e+05 1.74e+05)
[11/15 00:02:18    157s]               Est.  stn bbox = 4.572e+05 (2.26e+05 2.31e+05)
[11/15 00:02:18    157s]               cpu = 0:00:02.2 real = 0:00:00.0 mem = 3814.3M
[11/15 00:02:18    157s] OPERPROF: Finished NP-Place at level 1, CPU:47.419, REAL:9.537, MEM:3686.3M, EPOCH TIME: 1731625338.497183
[11/15 00:02:18    157s] Legalizing MH Cells... 0 / 0 (level 8)
[11/15 00:02:18    157s] MH packer: No MH instances from GP
[11/15 00:02:18    157s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3558.3M, DRC: 0)
[11/15 00:02:18    157s] 0 (out of 0) MH cells were successfully legalized.
[11/15 00:02:18    157s] Move report: Congestion Driven Placement moves 10080 insts, mean move: 23.70 um, max move: 193.13 um 
[11/15 00:02:18    157s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_1/sky130_osu_sc_18T_hs__inv_1_60_): (965.40, 917.56) --> (1013.33, 772.36)
[11/15 00:02:18    157s] no activity file in design. spp won't run.
[11/15 00:02:18    157s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:3558.3M, EPOCH TIME: 1731625338.508813
[11/15 00:02:18    157s] Saved padding area to DB
[11/15 00:02:18    157s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:3558.3M, EPOCH TIME: 1731625338.509349
[11/15 00:02:18    157s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.009, REAL:0.009, MEM:3558.3M, EPOCH TIME: 1731625338.518120
[11/15 00:02:18    157s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3558.3M, EPOCH TIME: 1731625338.524063
[11/15 00:02:18    157s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 00:02:18    157s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.002, REAL:0.002, MEM:3558.3M, EPOCH TIME: 1731625338.526546
[11/15 00:02:18    157s] Cell fpga_top LLGs are deleted
[11/15 00:02:18    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:18    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:18    157s] # Resetting pin-track-align track data.
[11/15 00:02:18    157s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.021, REAL:0.019, MEM:3558.3M, EPOCH TIME: 1731625338.527852
[11/15 00:02:18    157s] 
[11/15 00:02:18    157s] Finished Incremental Placement (cpu=0:00:54.8, real=0:00:11.0, mem=3558.3M)
[11/15 00:02:18    157s] CongRepair sets shifter mode to gplace
[11/15 00:02:18    157s] TDRefine: refinePlace mode is spiral
[11/15 00:02:18    157s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3558.3M, EPOCH TIME: 1731625338.528000
[11/15 00:02:18    157s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3558.3M, EPOCH TIME: 1731625338.528032
[11/15 00:02:18    157s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3558.3M, EPOCH TIME: 1731625338.528078
[11/15 00:02:18    157s] Processing tracks to init pin-track alignment.
[11/15 00:02:18    157s] z: 2, totalTracks: 1
[11/15 00:02:18    157s] z: 4, totalTracks: 1
[11/15 00:02:18    157s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/15 00:02:18    157s] Cell fpga_top LLGs are deleted
[11/15 00:02:18    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:18    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:18    157s] # Building fpga_top llgBox search-tree.
[11/15 00:02:18    157s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3558.3M, EPOCH TIME: 1731625338.531686
[11/15 00:02:18    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:18    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:18    157s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3558.3M, EPOCH TIME: 1731625338.531954
[11/15 00:02:18    157s] Max number of tech site patterns supported in site array is 256.
[11/15 00:02:18    157s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'ENC_CORE_0', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
[11/15 00:02:18    157s] **WARN: (IMPSP-15601):	Site 'CoreSite' will allow X-flip for cells with X-symmetry in lef because this site is endcap only.
[11/15 00:02:18    157s] Core basic site is CoreSite
[11/15 00:02:18    157s] **Info: (IMPSP-307): Design contains fractional 128 cells.
[11/15 00:02:18    157s] After signature check, allow fast init is true, keep pre-filter is true.
[11/15 00:02:18    157s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/15 00:02:18    157s] Fast DP-INIT is on for default
[11/15 00:02:18    157s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 00:02:18    157s] Atter site array init, number of instance map data is 0.
[11/15 00:02:18    157s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.020, REAL:0.008, MEM:3558.3M, EPOCH TIME: 1731625338.540104
[11/15 00:02:18    157s] 
[11/15 00:02:18    157s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:02:18    157s] OPERPROF:         Starting CMU at level 5, MEM:3558.3M, EPOCH TIME: 1731625338.542791
[11/15 00:02:18    157s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__inv_l'.
[11/15 00:02:18    157s] Type 'man IMPSP-270' for more detail.
[11/15 00:02:18    157s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__dffr_1'.
[11/15 00:02:18    157s] Type 'man IMPSP-270' for more detail.
[11/15 00:02:18    157s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__inv_1'.
[11/15 00:02:18    157s] Type 'man IMPSP-270' for more detail.
[11/15 00:02:18    157s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__mux2_1'.
[11/15 00:02:18    157s] Type 'man IMPSP-270' for more detail.
[11/15 00:02:18    157s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__or2_1'.
[11/15 00:02:18    157s] Type 'man IMPSP-270' for more detail.
[11/15 00:02:18    157s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_ls__and2_8'.
[11/15 00:02:18    157s] Type 'man IMPSP-270' for more detail.
[11/15 00:02:18    157s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__dffsr_1'.
[11/15 00:02:18    157s] Type 'man IMPSP-270' for more detail.
[11/15 00:02:18    157s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__nand2_1'.
[11/15 00:02:18    157s] Type 'man IMPSP-270' for more detail.
[11/15 00:02:18    157s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__buf_l'.
[11/15 00:02:18    157s] Type 'man IMPSP-270' for more detail.
[11/15 00:02:18    157s] OPERPROF:         Finished CMU at level 5, CPU:0.011, REAL:0.002, MEM:3558.3M, EPOCH TIME: 1731625338.545259
[11/15 00:02:18    157s] 
[11/15 00:02:18    157s] Bad Lib Cell Checking (CMU) is done! (9)
[11/15 00:02:18    157s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.036, REAL:0.015, MEM:3558.3M, EPOCH TIME: 1731625338.546623
[11/15 00:02:18    157s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3558.3M, EPOCH TIME: 1731625338.546668
[11/15 00:02:18    157s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3558.3M, EPOCH TIME: 1731625338.546835
[11/15 00:02:18    157s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3558.3MB).
[11/15 00:02:18    157s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.049, REAL:0.025, MEM:3558.3M, EPOCH TIME: 1731625338.553113
[11/15 00:02:18    157s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.049, REAL:0.025, MEM:3558.3M, EPOCH TIME: 1731625338.553140
[11/15 00:02:18    157s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.274775.2
[11/15 00:02:18    157s] OPERPROF:   Starting Refine-Place at level 2, MEM:3558.3M, EPOCH TIME: 1731625338.553232
[11/15 00:02:18    157s] *** Starting refinePlace (0:02:37 mem=3558.3M) ***
[11/15 00:02:18    157s] Total net bbox length = 3.579e+05 (1.775e+05 1.804e+05) (ext = 6.145e+04)
[11/15 00:02:18    157s] 
[11/15 00:02:18    157s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:02:18    157s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/15 00:02:18    157s] (I)      Default pattern map key = fpga_top_default.
[11/15 00:02:18    157s] Set min layer with default ( 2 )
[11/15 00:02:18    157s] Set max layer with parameter ( 5 )
[11/15 00:02:18    157s] (I)      Default pattern map key = fpga_top_default.
[11/15 00:02:18    157s] Set min layer with default ( 2 )
[11/15 00:02:18    157s] Set max layer with parameter ( 5 )
[11/15 00:02:18    157s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3558.3M, EPOCH TIME: 1731625338.566178
[11/15 00:02:18    157s] Starting refinePlace ...
[11/15 00:02:18    157s] (I)      Default pattern map key = fpga_top_default.
[11/15 00:02:18    157s] Set min layer with default ( 2 )
[11/15 00:02:18    157s] Set max layer with parameter ( 5 )
[11/15 00:02:18    157s] (I)      Default pattern map key = fpga_top_default.
[11/15 00:02:18    157s] Set min layer with default ( 2 )
[11/15 00:02:18    157s] Set max layer with parameter ( 5 )
[11/15 00:02:18    157s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3686.3M, EPOCH TIME: 1731625338.589672
[11/15 00:02:18    157s] DDP initSite1 nrRow 376 nrJob 376
[11/15 00:02:18    157s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3686.3M, EPOCH TIME: 1731625338.589771
[11/15 00:02:18    157s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.001, REAL:0.000, MEM:3686.3M, EPOCH TIME: 1731625338.590004
[11/15 00:02:18    157s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3686.3M, EPOCH TIME: 1731625338.590042
[11/15 00:02:18    157s] DDP markSite nrRow 376 nrJob 376
[11/15 00:02:18    157s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.003, REAL:0.000, MEM:3686.3M, EPOCH TIME: 1731625338.590507
[11/15 00:02:18    157s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.005, REAL:0.001, MEM:3686.3M, EPOCH TIME: 1731625338.590547
[11/15 00:02:18    157s]   Spread Effort: high, standalone mode, useDDP on.
[11/15 00:02:18    157s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3558.3MB) @(0:02:37 - 0:02:37).
[11/15 00:02:18    157s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/15 00:02:18    157s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3558.3M, EPOCH TIME: 1731625338.593797
[11/15 00:02:18    157s] Tweakage: fix icg 1, fix clk 0.
[11/15 00:02:18    157s] Tweakage: density cost 0, scale 0.4.
[11/15 00:02:18    157s] Tweakage: activity cost 0, scale 1.0.
[11/15 00:02:18    157s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3654.3M, EPOCH TIME: 1731625338.604022
[11/15 00:02:18    157s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:3654.3M, EPOCH TIME: 1731625338.609457
[11/15 00:02:18    157s] Tweakage perm 100 insts, flip 4776 insts.
[11/15 00:02:18    157s] Tweakage perm 18 insts, flip 270 insts.
[11/15 00:02:18    157s] Tweakage perm 4 insts, flip 14 insts.
[11/15 00:02:18    157s] Tweakage perm 0 insts, flip 4 insts.
[11/15 00:02:18    157s] Tweakage perm 46 insts, flip 1236 insts.
[11/15 00:02:18    157s] Tweakage perm 15 insts, flip 97 insts.
[11/15 00:02:18    157s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.285, REAL:0.225, MEM:4532.3M, EPOCH TIME: 1731625338.834889
[11/15 00:02:18    157s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.294, REAL:0.234, MEM:4532.3M, EPOCH TIME: 1731625338.837546
[11/15 00:02:18    157s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.348, REAL:0.286, MEM:3421.3M, EPOCH TIME: 1731625338.880155
[11/15 00:02:18    157s] Move report: Congestion aware Tweak moves 5746 insts, mean move: 1.14 um, max move: 45.82 um 
[11/15 00:02:18    157s] 	Max move on inst (cby_0__1_/mux_right_ipin_5/sky130_osu_sc_18T_hs__inv_4_0_): (583.33, 1219.76) --> (629.14, 1219.78)
[11/15 00:02:18    157s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.3, real=0:00:00.0, mem=3421.3mb) @(0:02:37 - 0:02:38).
[11/15 00:02:18    157s] 
[11/15 00:02:18    157s] Running Spiral MT with 8 threads  fetchWidth=324 
[11/15 00:02:18    157s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sb_0__0_/mem_top_track_0/sky130_osu_sc_18T_hs__dffr_1_0_' (Cell sky130_osu_sc_18T_hs__dffr_1).
[11/15 00:02:18    157s] Type 'man IMPSP-2020' for more detail.
[11/15 00:02:18    157s] **WARN: (EMS-27):	Message (IMPSP-2020) has exceeded the current message display limit of 20.
[11/15 00:02:18    157s] To increase the message display limit, refer to the product command reference manual.
[11/15 00:02:18    157s] Move report: legalization moves 9289 insts, mean move: 0.60 um, max move: 2.49 um spiral
[11/15 00:02:18    157s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/g5): (633.27, 828.59) --> (632.82, 830.62)
[11/15 00:02:18    157s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/15 00:02:18    157s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/15 00:02:18    157s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3389.3MB) @(0:02:38 - 0:02:38).
[11/15 00:02:18    157s] **ERROR: (IMPSP-2021):	Could not legalize <10080> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
[11/15 00:02:18    157s] Move report: Detail placement moves 10080 insts, mean move: 1.17 um, max move: 46.21 um 
[11/15 00:02:18    157s] 	Max move on inst (cby_0__1_/mux_right_ipin_5/sky130_osu_sc_18T_hs__inv_4_0_): (583.33, 1219.76) --> (629.53, 1219.78)
[11/15 00:02:18    157s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3389.3MB
[11/15 00:02:18    157s] Statistics of distance of Instance movement in refine placement:
[11/15 00:02:18    157s]   maximum (X+Y) =        46.21 um
[11/15 00:02:18    157s]   inst (cby_0__1_/mux_right_ipin_5/sky130_osu_sc_18T_hs__inv_4_0_) with max move: (583.334, 1219.76) -> (629.53, 1219.78)
[11/15 00:02:18    157s]   mean    (X+Y) =         1.17 um
[11/15 00:02:18    157s] Summary Report:
[11/15 00:02:18    157s] Instances move: 10080 (out of 10080 movable)
[11/15 00:02:18    157s] Instances flipped: 0
[11/15 00:02:18    157s] Mean displacement: 1.17 um
[11/15 00:02:18    157s] Max displacement: 46.21 um (Instance: cby_0__1_/mux_right_ipin_5/sky130_osu_sc_18T_hs__inv_4_0_) (583.334, 1219.76) -> (629.53, 1219.78)
[11/15 00:02:18    157s] 	Length: 3 sites, height: 2 rows, site name: ENC_CORE_0, cell type: sky130_osu_sc_18T_hs__inv_1
[11/15 00:02:18    157s] 	Violation at original loc: Pre-route DRC Violation
[11/15 00:02:18    157s] Total instances moved : 10080
[11/15 00:02:18    157s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.478, REAL:0.406, MEM:3389.3M, EPOCH TIME: 1731625338.971885
[11/15 00:02:18    157s] Total net bbox length = 3.522e+05 (1.711e+05 1.811e+05) (ext = 6.155e+04)
[11/15 00:02:18    157s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3389.3MB
[11/15 00:02:18    157s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=3389.3MB) @(0:02:37 - 0:02:38).
[11/15 00:02:18    157s] *** Finished refinePlace (0:02:38 mem=3389.3M) ***
[11/15 00:02:18    157s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.274775.2
[11/15 00:02:18    157s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.495, REAL:0.422, MEM:3389.3M, EPOCH TIME: 1731625338.975349
[11/15 00:02:18    157s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3389.3M, EPOCH TIME: 1731625338.975435
[11/15 00:02:18    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20160).
[11/15 00:02:18    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:18    157s] Cell fpga_top LLGs are deleted
[11/15 00:02:18    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:18    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:18    157s] # Resetting pin-track-align track data.
[11/15 00:02:18    157s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.016, REAL:0.009, MEM:3408.3M, EPOCH TIME: 1731625338.984251
[11/15 00:02:18    157s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.559, REAL:0.456, MEM:3408.3M, EPOCH TIME: 1731625338.984304
[11/15 00:02:18    157s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3408.3M, EPOCH TIME: 1731625338.984425
[11/15 00:02:18    157s] Starting Early Global Route congestion estimation: mem = 3408.3M
[11/15 00:02:18    157s] (I)      Initializing eGR engine (regular)
[11/15 00:02:18    157s] Set min layer with default ( 2 )
[11/15 00:02:18    157s] Set max layer with parameter ( 5 )
[11/15 00:02:18    157s] (I)      Initializing eGR engine (regular)
[11/15 00:02:18    157s] Set min layer with default ( 2 )
[11/15 00:02:18    157s] Set max layer with parameter ( 5 )
[11/15 00:02:18    157s] (I)      Started Early Global Route kernel ( Curr Mem: 3.26 MB )
[11/15 00:02:18    157s] (I)      Running eGR Regular flow
[11/15 00:02:18    157s] (I)      # wire layers (front) : 6
[11/15 00:02:18    157s] (I)      # wire layers (back)  : 0
[11/15 00:02:18    157s] (I)      min wire layer : 1
[11/15 00:02:18    157s] (I)      max wire layer : 5
[11/15 00:02:18    157s] (I)      # cut layers (front) : 5
[11/15 00:02:18    157s] (I)      # cut layers (back)  : 0
[11/15 00:02:18    157s] (I)      min cut layer : 1
[11/15 00:02:18    157s] (I)      max cut layer : 4
[11/15 00:02:18    157s] (I)      ================================ Layers ================================
[11/15 00:02:18    157s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:02:18    157s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/15 00:02:18    157s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:02:18    157s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/15 00:02:18    157s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/15 00:02:18    157s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/15 00:02:18    157s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/15 00:02:18    157s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/15 00:02:18    157s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/15 00:02:18    157s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/15 00:02:18    157s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/15 00:02:18    157s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/15 00:02:18    157s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/15 00:02:18    157s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/15 00:02:18    157s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:02:18    157s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/15 00:02:18    157s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/15 00:02:18    157s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:02:18    157s] (I)      Started Import and model ( Curr Mem: 3.26 MB )
[11/15 00:02:18    157s] (I)      Default pattern map key = fpga_top_default.
[11/15 00:02:19    157s] (I)      == Non-default Options ==
[11/15 00:02:19    157s] (I)      Maximum routing layer                              : 5
[11/15 00:02:19    157s] (I)      Top routing layer                                  : 5
[11/15 00:02:19    157s] (I)      Number of threads                                  : 8
[11/15 00:02:19    157s] (I)      Route tie net to shape                             : auto
[11/15 00:02:19    157s] (I)      Use non-blocking free Dbs wires                    : false
[11/15 00:02:19    157s] (I)      Method to set GCell size                           : row
[11/15 00:02:19    157s] (I)      Tie hi/lo max distance                             : 41.400000
[11/15 00:02:19    157s] (I)      Counted 1066 PG shapes. eGR will not process PG shapes layer by layer.
[11/15 00:02:19    157s] (I)      ============== Pin Summary ==============
[11/15 00:02:19    157s] (I)      +-------+--------+---------+------------+
[11/15 00:02:19    157s] (I)      | Layer | # pins | % total |      Group |
[11/15 00:02:19    157s] (I)      +-------+--------+---------+------------+
[11/15 00:02:19    157s] (I)      |     1 |  33826 |   97.99 |        Pin |
[11/15 00:02:19    157s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/15 00:02:19    157s] (I)      |     3 |    656 |    1.90 | Pin access |
[11/15 00:02:19    157s] (I)      |     4 |      0 |    0.00 |      Other |
[11/15 00:02:19    157s] (I)      |     5 |     39 |    0.11 |      Other |
[11/15 00:02:19    157s] (I)      +-------+--------+---------+------------+
[11/15 00:02:19    157s] (I)      Use row-based GCell size
[11/15 00:02:19    157s] (I)      Use row-based GCell align
[11/15 00:02:19    157s] (I)      layer 0 area = 83000
[11/15 00:02:19    157s] (I)      layer 1 area = 67600
[11/15 00:02:19    157s] (I)      layer 2 area = 240000
[11/15 00:02:19    157s] (I)      layer 3 area = 240000
[11/15 00:02:19    157s] (I)      layer 4 area = 4000000
[11/15 00:02:19    157s] (I)      GCell unit size   : 4140
[11/15 00:02:19    157s] (I)      GCell multiplier  : 1
[11/15 00:02:19    157s] (I)      GCell row height  : 4140
[11/15 00:02:19    157s] (I)      Actual row height : 4140
[11/15 00:02:19    157s] (I)      GCell align ref   : 280000 280000
[11/15 00:02:19    157s] [NR-eGR] Track table information for default rule: 
[11/15 00:02:19    157s] [NR-eGR] met1 has single uniform track structure
[11/15 00:02:19    157s] [NR-eGR] met2 has single uniform track structure
[11/15 00:02:19    157s] [NR-eGR] met3 has single uniform track structure
[11/15 00:02:19    157s] [NR-eGR] met4 has single uniform track structure
[11/15 00:02:19    157s] [NR-eGR] met5 has single uniform track structure
[11/15 00:02:19    157s] (I)      =============== Default via ===============
[11/15 00:02:19    157s] (I)      +---+------------------+------------------+
[11/15 00:02:19    157s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/15 00:02:19    157s] (I)      +---+------------------+------------------+
[11/15 00:02:19    157s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/15 00:02:19    157s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/15 00:02:19    157s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/15 00:02:19    157s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/15 00:02:19    157s] (I)      +---+------------------+------------------+
[11/15 00:02:19    157s] [NR-eGR] Read 1122 PG shapes
[11/15 00:02:19    157s] [NR-eGR] Read 0 clock shapes
[11/15 00:02:19    157s] [NR-eGR] Read 0 other shapes
[11/15 00:02:19    157s] [NR-eGR] #Routing Blockages  : 0
[11/15 00:02:19    157s] [NR-eGR] #Instance Blockages : 9014
[11/15 00:02:19    157s] [NR-eGR] #PG Blockages       : 1122
[11/15 00:02:19    157s] [NR-eGR] #Halo Blockages     : 0
[11/15 00:02:19    157s] [NR-eGR] #Boundary Blockages : 0
[11/15 00:02:19    157s] [NR-eGR] #Clock Blockages    : 0
[11/15 00:02:19    157s] [NR-eGR] #Other Blockages    : 0
[11/15 00:02:19    157s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/15 00:02:19    157s] (I)      Custom ignore net properties:
[11/15 00:02:19    157s] (I)      1 : NotLegal
[11/15 00:02:19    157s] (I)      Default ignore net properties:
[11/15 00:02:19    157s] (I)      1 : Special
[11/15 00:02:19    157s] (I)      2 : Analog
[11/15 00:02:19    157s] (I)      3 : Fixed
[11/15 00:02:19    157s] (I)      4 : Skipped
[11/15 00:02:19    157s] (I)      5 : MixedSignal
[11/15 00:02:19    157s] (I)      Prerouted net properties:
[11/15 00:02:19    157s] (I)      1 : NotLegal
[11/15 00:02:19    157s] (I)      2 : Special
[11/15 00:02:19    157s] (I)      3 : Analog
[11/15 00:02:19    157s] (I)      4 : Fixed
[11/15 00:02:19    157s] (I)      5 : Skipped
[11/15 00:02:19    157s] (I)      6 : MixedSignal
[11/15 00:02:19    157s] [NR-eGR] Early global route reroute all routable nets
[11/15 00:02:19    157s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/15 00:02:19    157s] [NR-eGR] Read 10228 nets ( ignored 0 )
[11/15 00:02:19    157s] (I)        Front-side 10228 ( ignored 0 )
[11/15 00:02:19    157s] (I)        Back-side  0 ( ignored 0 )
[11/15 00:02:19    157s] (I)        Both-side  0 ( ignored 0 )
[11/15 00:02:19    157s] (I)      early_global_route_priority property id does not exist.
[11/15 00:02:19    157s] (I)      Read Num Blocks=10136  Num Prerouted Wires=0  Num CS=0
[11/15 00:02:19    157s] (I)      Layer 1 (V) : #blockages 225 : #preroutes 0
[11/15 00:02:19    157s] (I)      Layer 2 (H) : #blockages 3990 : #preroutes 0
[11/15 00:02:19    157s] (I)      Layer 3 (V) : #blockages 3591 : #preroutes 0
[11/15 00:02:19    157s] (I)      Layer 4 (H) : #blockages 2330 : #preroutes 0
[11/15 00:02:19    157s] (I)      Number of ignored nets                =      0
[11/15 00:02:19    157s] (I)      Number of connected nets              =      0
[11/15 00:02:19    157s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/15 00:02:19    157s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/15 00:02:19    157s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/15 00:02:19    157s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/15 00:02:19    157s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/15 00:02:19    157s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/15 00:02:19    157s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/15 00:02:19    157s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/15 00:02:19    157s] (I)      Ndr track 0 does not exist
[11/15 00:02:19    157s] (I)      ---------------------Grid Graph Info--------------------
[11/15 00:02:19    157s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/15 00:02:19    157s] (I)      Core area           : (280000, 280000) - (1838665, 1838665)
[11/15 00:02:19    157s] (I)      Site width          :   460  (dbu)
[11/15 00:02:19    157s] (I)      Row height          :  4140  (dbu)
[11/15 00:02:19    157s] (I)      GCell row height    :  4140  (dbu)
[11/15 00:02:19    157s] (I)      GCell width         :  4140  (dbu)
[11/15 00:02:19    157s] (I)      GCell height        :  4140  (dbu)
[11/15 00:02:19    157s] (I)      Grid                :   512   512     5
[11/15 00:02:19    157s] (I)      Layer numbers       :     1     2     3     4     5
[11/15 00:02:19    157s] (I)      Vertical capacity   :     0  4140     0  4140     0
[11/15 00:02:19    157s] (I)      Horizontal capacity :     0     0  4140     0  4140
[11/15 00:02:19    157s] (I)      Default wire width  :   140   140   300   300  1600
[11/15 00:02:19    157s] (I)      Default wire space  :   140   140   300   300  1600
[11/15 00:02:19    157s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/15 00:02:19    157s] (I)      Default pitch size  :   280   460   610   615  3660
[11/15 00:02:19    157s] (I)      First track coord   :   320   320   620   790  1840
[11/15 00:02:19    157s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[11/15 00:02:19    157s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/15 00:02:19    157s] (I)      Num of masks        :     1     1     1     1     1
[11/15 00:02:19    157s] (I)      Num of trim masks   :     0     0     0     0     0
[11/15 00:02:19    157s] (I)      --------------------------------------------------------
[11/15 00:02:19    157s] 
[11/15 00:02:19    157s] [NR-eGR] ============ Routing rule table ============
[11/15 00:02:19    157s] [NR-eGR] Rule id: 0  Nets: 10196
[11/15 00:02:19    157s] [NR-eGR] ========================================
[11/15 00:02:19    157s] [NR-eGR] 
[11/15 00:02:19    157s] (I)      ======== NDR :  =========
[11/15 00:02:19    157s] (I)      +--------------+--------+
[11/15 00:02:19    157s] (I)      |           ID |      0 |
[11/15 00:02:19    157s] (I)      |         Name |        |
[11/15 00:02:19    157s] (I)      |      Default |    yes |
[11/15 00:02:19    157s] (I)      |  Clk Special |     no |
[11/15 00:02:19    157s] (I)      | Hard spacing |     no |
[11/15 00:02:19    157s] (I)      |    NDR track | (none) |
[11/15 00:02:19    157s] (I)      |      NDR via | (none) |
[11/15 00:02:19    157s] (I)      |  Extra space |      0 |
[11/15 00:02:19    157s] (I)      |      Shields |      0 |
[11/15 00:02:19    157s] (I)      |   Demand (H) |      1 |
[11/15 00:02:19    157s] (I)      |   Demand (V) |      1 |
[11/15 00:02:19    157s] (I)      |        #Nets |  10196 |
[11/15 00:02:19    157s] (I)      +--------------+--------+
[11/15 00:02:19    157s] (I)      +-------------------------------------------------------------------------------------+
[11/15 00:02:19    157s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/15 00:02:19    157s] (I)      +-------------------------------------------------------------------------------------+
[11/15 00:02:19    157s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/15 00:02:19    157s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/15 00:02:19    157s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/15 00:02:19    157s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/15 00:02:19    157s] (I)      +-------------------------------------------------------------------------------------+
[11/15 00:02:19    157s] (I)      =============== Blocked Tracks ===============
[11/15 00:02:19    157s] (I)      +-------+---------+----------+---------------+
[11/15 00:02:19    157s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/15 00:02:19    157s] (I)      +-------+---------+----------+---------------+
[11/15 00:02:19    157s] (I)      |     1 |       0 |        0 |         0.00% |
[11/15 00:02:19    157s] (I)      |     2 | 2357760 |   639346 |        27.12% |
[11/15 00:02:19    157s] (I)      |     3 | 1777664 |   483587 |        27.20% |
[11/15 00:02:19    157s] (I)      |     4 | 1763328 |   675958 |        38.33% |
[11/15 00:02:19    157s] (I)      |     5 |  296448 |   102287 |        34.50% |
[11/15 00:02:19    157s] (I)      +-------+---------+----------+---------------+
[11/15 00:02:19    157s] (I)      Finished Import and model ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 3.29 MB )
[11/15 00:02:19    157s] (I)      Reset routing kernel
[11/15 00:02:19    157s] (I)      Started Global Routing ( Curr Mem: 3.29 MB )
[11/15 00:02:19    157s] (I)      totalPins=33011  totalGlobalPin=32512 (98.49%)
[11/15 00:02:19    157s] (I)      ================= Net Group Info =================
[11/15 00:02:19    157s] (I)      +----+----------------+--------------+-----------+
[11/15 00:02:19    157s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/15 00:02:19    157s] (I)      +----+----------------+--------------+-----------+
[11/15 00:02:19    157s] (I)      |  1 |          10196 |      met2(2) |   met5(5) |
[11/15 00:02:19    157s] (I)      +----+----------------+--------------+-----------+
[11/15 00:02:19    157s] (I)      total 2D Cap : 4324915 = (1496438 H, 2828477 V)
[11/15 00:02:19    157s] (I)      total 2D Demand : 477 = (0 H, 477 V)
[11/15 00:02:19    157s] (I)      Adjusted 0 GCells for pin access
[11/15 00:02:19    157s] [NR-eGR] Layer group 1: route 10196 net(s) in layer range [2, 5]
[11/15 00:02:19    157s] (I)      
[11/15 00:02:19    157s] (I)      ============  Phase 1a Route ============
[11/15 00:02:19    158s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 182
[11/15 00:02:19    158s] (I)      Usage: 116303 = (58878 H, 57425 V) = (3.93% H, 2.03% V) = (2.438e+05um H, 2.377e+05um V)
[11/15 00:02:19    158s] (I)      
[11/15 00:02:19    158s] (I)      ============  Phase 1b Route ============
[11/15 00:02:19    158s] (I)      Usage: 116530 = (58907 H, 57623 V) = (3.94% H, 2.04% V) = (2.439e+05um H, 2.386e+05um V)
[11/15 00:02:19    158s] (I)      Overflow of layer group 1: 0.62% H + 0.00% V. EstWL: 4.824342e+05um
[11/15 00:02:19    158s] (I)      Congestion metric : 3.63%H 0.01%V, 3.65%HV
[11/15 00:02:19    158s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/15 00:02:19    158s] (I)      
[11/15 00:02:19    158s] (I)      ============  Phase 1c Route ============
[11/15 00:02:19    158s] (I)      Level2 Grid: 103 x 103
[11/15 00:02:19    158s] (I)      Usage: 116531 = (58908 H, 57623 V) = (3.94% H, 2.04% V) = (2.439e+05um H, 2.386e+05um V)
[11/15 00:02:19    158s] (I)      
[11/15 00:02:19    158s] (I)      ============  Phase 1d Route ============
[11/15 00:02:19    158s] (I)      Usage: 117162 = (59158 H, 58004 V) = (3.95% H, 2.05% V) = (2.449e+05um H, 2.401e+05um V)
[11/15 00:02:19    158s] (I)      
[11/15 00:02:19    158s] (I)      ============  Phase 1e Route ============
[11/15 00:02:19    158s] (I)      Usage: 117162 = (59158 H, 58004 V) = (3.95% H, 2.05% V) = (2.449e+05um H, 2.401e+05um V)
[11/15 00:02:19    158s] [NR-eGR] Early Global Route overflow of layer group 1: 0.58% H + 0.01% V. EstWL: 4.850507e+05um
[11/15 00:02:19    158s] (I)      
[11/15 00:02:19    158s] (I)      ============  Phase 1l Route ============
[11/15 00:02:19    158s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/15 00:02:19    158s] (I)      Layer  2:    1728793     58400         1      599139     1755549    (25.44%) 
[11/15 00:02:19    158s] (I)      Layer  3:    1300641    113117     10421      456377     1319289    (25.70%) 
[11/15 00:02:19    158s] (I)      Layer  4:    1095544     26469       402      574827     1186403    (32.64%) 
[11/15 00:02:19    158s] (I)      Layer  5:     195203      6610       100       98889      197055    (33.41%) 
[11/15 00:02:19    158s] (I)      Total:       4320181    204596     10924     1729232     4458294    (27.95%) 
[11/15 00:02:19    158s] (I)      
[11/15 00:02:19    158s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/15 00:02:19    158s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/15 00:02:19    158s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/15 00:02:19    158s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[11/15 00:02:19    158s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 00:02:19    158s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 00:02:19    158s] [NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 00:02:19    158s] [NR-eGR]    met3 ( 3)      3953( 2.03%)       419( 0.22%)         9( 0.00%)   ( 2.25%) 
[11/15 00:02:19    158s] [NR-eGR]    met4 ( 4)       235( 0.13%)         5( 0.00%)         0( 0.00%)   ( 0.14%) 
[11/15 00:02:19    158s] [NR-eGR]    met5 ( 5)       100( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[11/15 00:02:19    158s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 00:02:19    158s] [NR-eGR]        Total      4289( 0.58%)       424( 0.06%)         9( 0.00%)   ( 0.64%) 
[11/15 00:02:19    158s] [NR-eGR] 
[11/15 00:02:19    158s] (I)      Finished Global Routing ( CPU: 0.52 sec, Real: 0.27 sec, Curr Mem: 3.28 MB )
[11/15 00:02:19    158s] (I)      Updating congestion map
[11/15 00:02:19    158s] (I)      total 2D Cap : 4329205 = (1498498 H, 2830707 V)
[11/15 00:02:19    158s] [NR-eGR] Overflow after Early Global Route 1.64% H + 0.00% V
[11/15 00:02:19    158s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.65 sec, Real: 0.39 sec, Curr Mem: 3.27 MB )
[11/15 00:02:19    158s] Early Global Route congestion estimation runtime: 0.40 seconds, mem = 3404.1M
[11/15 00:02:19    158s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.658, REAL:0.398, MEM:3404.1M, EPOCH TIME: 1731625339.381961
[11/15 00:02:19    158s] OPERPROF: Starting HotSpotCal at level 1, MEM:3404.1M, EPOCH TIME: 1731625339.381999
[11/15 00:02:19    158s] [hotspot] +------------+---------------+---------------+
[11/15 00:02:19    158s] [hotspot] |            |   max hotspot | total hotspot |
[11/15 00:02:19    158s] [hotspot] +------------+---------------+---------------+
[11/15 00:02:19    158s] [hotspot] | normalized |         10.06 |         73.19 |
[11/15 00:02:19    158s] [hotspot] +------------+---------------+---------------+
[11/15 00:02:19    158s] Local HotSpot Analysis: normalized max congestion hotspot area = 10.06, normalized total congestion hotspot area = 73.19 (area is in unit of 4 std-cell row bins)
[11/15 00:02:19    158s] [hotspot] max/total 10.06/73.19, big hotspot (>10) total 19.30
[11/15 00:02:19    158s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/15 00:02:19    158s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:02:19    158s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/15 00:02:19    158s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:02:19    158s] [hotspot] |  1  |   929.98   797.50  1062.46   929.98 |       11.97   |
[11/15 00:02:19    158s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:02:19    158s] [hotspot] |  2  |   665.02  1128.70   797.50  1261.18 |        8.80   |
[11/15 00:02:19    158s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:02:19    158s] [hotspot] |  3  |   797.50   731.26   929.98   863.74 |        7.76   |
[11/15 00:02:19    158s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:02:19    158s] [hotspot] |  4  |   598.78   996.22   731.26  1128.70 |        5.90   |
[11/15 00:02:19    158s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:02:19    158s] [hotspot] |  5  |   797.50  1128.70   929.98  1261.18 |        4.94   |
[11/15 00:02:19    158s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:02:19    158s] Top 5 hotspots total area: 39.37
[11/15 00:02:19    158s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.015, REAL:0.007, MEM:3404.1M, EPOCH TIME: 1731625339.388960
[11/15 00:02:19    158s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3404.1M, EPOCH TIME: 1731625339.389011
[11/15 00:02:19    158s] Starting Early Global Route wiring: mem = 3404.1M
[11/15 00:02:19    158s] (I)      Running track assignment and export wires
[11/15 00:02:19    158s] (I)      Delete wires for 10196 nets 
[11/15 00:02:19    158s] (I)      ============= Track Assignment ============
[11/15 00:02:19    158s] (I)      Started Track Assignment (8T) ( Curr Mem: 3.27 MB )
[11/15 00:02:19    158s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[11/15 00:02:19    158s] (I)      Run Multi-thread track assignment
[11/15 00:02:19    158s] (I)      Finished Track Assignment (8T) ( CPU: 0.34 sec, Real: 0.07 sec, Curr Mem: 3.33 MB )
[11/15 00:02:19    158s] (I)      Started Export ( Curr Mem: 3.33 MB )
[11/15 00:02:19    158s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/15 00:02:19    158s] [NR-eGR] Total eGR-routed clock nets wire length: 17621um, number of vias: 4399
[11/15 00:02:19    158s] [NR-eGR] --------------------------------------------------------------------------
[11/15 00:02:19    158s] [NR-eGR]               Length (um)   Vias 
[11/15 00:02:19    158s] [NR-eGR] ---------------------------------
[11/15 00:02:19    158s] [NR-eGR]  met1  (1H)             0  32348 
[11/15 00:02:19    158s] [NR-eGR]  met2  (2V)        213142  44749 
[11/15 00:02:19    158s] [NR-eGR]  met3  (3H)        225215   8106 
[11/15 00:02:19    158s] [NR-eGR]  met4  (4V)         43772   6368 
[11/15 00:02:19    158s] [NR-eGR]  met5  (5H)         25305      0 
[11/15 00:02:19    158s] [NR-eGR] ---------------------------------
[11/15 00:02:19    158s] [NR-eGR]        Total       507434  91571 
[11/15 00:02:19    158s] [NR-eGR] --------------------------------------------------------------------------
[11/15 00:02:19    158s] [NR-eGR] Total half perimeter of net bounding box: 352209um
[11/15 00:02:19    158s] [NR-eGR] Total length: 507434um, number of vias: 91571
[11/15 00:02:19    158s] [NR-eGR] --------------------------------------------------------------------------
[11/15 00:02:19    158s] (I)      == Layer wire length by net rule ==
[11/15 00:02:19    158s] (I)                     Default 
[11/15 00:02:19    158s] (I)      -----------------------
[11/15 00:02:19    158s] (I)       met1  (1H)        0um 
[11/15 00:02:19    158s] (I)       met2  (2V)   213142um 
[11/15 00:02:19    158s] (I)       met3  (3H)   225215um 
[11/15 00:02:19    158s] (I)       met4  (4V)    43772um 
[11/15 00:02:19    158s] (I)       met5  (5H)    25305um 
[11/15 00:02:19    158s] (I)      -----------------------
[11/15 00:02:19    158s] (I)             Total  507434um 
[11/15 00:02:19    158s] (I)      == Layer via count by net rule ==
[11/15 00:02:19    158s] (I)                    Default 
[11/15 00:02:19    158s] (I)      ----------------------
[11/15 00:02:19    158s] (I)       met1  (1H)     32348 
[11/15 00:02:19    158s] (I)       met2  (2V)     44749 
[11/15 00:02:19    158s] (I)       met3  (3H)      8106 
[11/15 00:02:19    158s] (I)       met4  (4V)      6368 
[11/15 00:02:19    158s] (I)       met5  (5H)         0 
[11/15 00:02:19    158s] (I)      ----------------------
[11/15 00:02:19    158s] (I)             Total    91571 
[11/15 00:02:19    158s] (I)      Finished Export ( CPU: 0.10 sec, Real: 0.04 sec, Curr Mem: 3.34 MB )
[11/15 00:02:19    158s] eee: RC Grid Memory freed=48360
[11/15 00:02:19    158s] (I)      Global routing data unavailable, rerun eGR
[11/15 00:02:19    158s] (I)      Initializing eGR engine (regular)
[11/15 00:02:19    158s] Set min layer with default ( 2 )
[11/15 00:02:19    158s] Set max layer with parameter ( 5 )
[11/15 00:02:19    158s] Early Global Route wiring runtime: 0.12 seconds, mem = 3455.0M
[11/15 00:02:19    158s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.455, REAL:0.122, MEM:3455.0M, EPOCH TIME: 1731625339.511046
[11/15 00:02:19    158s] Tdgp not enabled or already been cleared! skip clearing
[11/15 00:02:19    158s] End of congRepair (cpu=0:00:57.2, real=0:00:13.0)
[11/15 00:02:19    158s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3455.0M, EPOCH TIME: 1731625339.511972
[11/15 00:02:19    158s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3455.0M, EPOCH TIME: 1731625339.512014
[11/15 00:02:19    158s] *** Finishing placeDesign default flow ***
[11/15 00:02:19    158s] **placeDesign ... cpu = 0: 1:47, real = 0: 0:32, mem = 3398.0M **
[11/15 00:02:19    158s] Tdgp not enabled or already been cleared! skip clearing
[11/15 00:02:19    158s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/15 00:02:19    158s] **WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.
[11/15 00:02:19    158s] 
[11/15 00:02:19    158s] *** Summary of all messages that are not suppressed in this session:
[11/15 00:02:19    158s] Severity  ID               Count  Summary                                  
[11/15 00:02:19    158s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/15 00:02:19    158s] WARNING   IMPSP-15601          5  Site '%s' will allow X-flip for cells wi...
[11/15 00:02:19    158s] WARNING   IMPSP-270           18  Cannot find a legal location for MASTER ...
[11/15 00:02:19    158s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[11/15 00:02:19    158s] WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[11/15 00:02:19    158s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[11/15 00:02:19    158s] ERROR     IMPSP-365            5  Design has inst(s) with SITE '%s', but t...
[11/15 00:02:19    158s] ERROR     IMPSP-2021           2  Could not legalize <%d> instances in the...
[11/15 00:02:19    158s] WARNING   IMPSP-2020          38  Cannot find a legal location for instanc...
[11/15 00:02:19    158s] WARNING   NRDB-733           110  %s %s in %s %s does not have a physical ...
[11/15 00:02:19    158s] WARNING   NRDB-741            10  Found shorts between two different ports...
[11/15 00:02:19    158s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[11/15 00:02:19    158s] *** Message Summary: 188 warning(s), 7 error(s)
[11/15 00:02:19    158s] 
[11/15 00:02:19    158s] *** placeDesign #1 [finish] : cpu/real = 0:01:46.7/0:00:32.5 (3.3), totSession cpu/real = 0:02:39.0/0:04:39.9 (0.6), mem = 3398.0M
[11/15 00:02:19    158s] 
[11/15 00:02:19    158s] =============================================================================================
[11/15 00:02:19    158s]  Final TAT Report : placeDesign #1                                              22.33-s094_1
[11/15 00:02:19    158s] =============================================================================================
[11/15 00:02:19    158s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 00:02:19    158s] ---------------------------------------------------------------------------------------------
[11/15 00:02:19    158s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:19    158s] [ RefinePlace            ]      2   0:00:01.4  (   4.3 % )     0:00:01.4 /  0:00:01.9    1.3
[11/15 00:02:19    158s] [ DetailPlaceInit        ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.7
[11/15 00:02:19    158s] [ FullDelayCalc          ]      9   0:00:05.7  (  17.5 % )     0:00:05.7 /  0:00:13.0    2.3
[11/15 00:02:19    158s] [ TimingUpdate           ]     12   0:00:01.4  (   4.4 % )     0:00:01.4 /  0:00:05.0    3.5
[11/15 00:02:19    158s] [ MISC                   ]          0:00:23.9  (  73.5 % )     0:00:23.9 /  0:01:26.7    3.6
[11/15 00:02:19    158s] ---------------------------------------------------------------------------------------------
[11/15 00:02:19    158s]  placeDesign #1 TOTAL               0:00:32.5  ( 100.0 % )     0:00:32.5 /  0:01:46.7    3.3
[11/15 00:02:19    158s] ---------------------------------------------------------------------------------------------
[11/15 00:02:19    158s] 
[11/15 00:02:19    158s] <CMD> optDesign -preCTS
[11/15 00:02:19    158s] Executing: place_opt_design -opt
[11/15 00:02:19    158s] **INFO: User settings:
[11/15 00:02:19    158s] setDesignMode -process                              130
[11/15 00:02:19    158s] setExtractRCMode -coupling_c_th                     0.4
[11/15 00:02:19    158s] setExtractRCMode -engine                            preRoute
[11/15 00:02:19    158s] setExtractRCMode -relative_c_th                     1
[11/15 00:02:19    158s] setExtractRCMode -total_c_th                        0
[11/15 00:02:19    158s] setDelayCalMode -engine                             aae
[11/15 00:02:19    158s] setDelayCalMode -ignoreNetLoad                      false
[11/15 00:02:19    158s] setPlaceMode -maxRouteLayer                         5
[11/15 00:02:19    158s] setPlaceMode -place_design_floorplan_mode           false
[11/15 00:02:19    158s] setPlaceMode -place_detail_check_route              false
[11/15 00:02:19    158s] setPlaceMode -place_detail_preserve_routing         true
[11/15 00:02:19    158s] setPlaceMode -place_detail_remove_affected_routing  false
[11/15 00:02:19    158s] setPlaceMode -place_detail_swap_eeq_cells           false
[11/15 00:02:19    158s] setPlaceMode -place_global_clock_gate_aware         true
[11/15 00:02:19    158s] setPlaceMode -place_global_cong_effort              auto
[11/15 00:02:19    158s] setPlaceMode -place_global_ignore_scan              true
[11/15 00:02:19    158s] setPlaceMode -place_global_ignore_spare             false
[11/15 00:02:19    158s] setPlaceMode -place_global_module_aware_spare       false
[11/15 00:02:19    158s] setPlaceMode -place_global_place_io_pins            false
[11/15 00:02:19    158s] setPlaceMode -place_global_reorder_scan             false
[11/15 00:02:19    158s] setPlaceMode -powerDriven                           false
[11/15 00:02:19    158s] setPlaceMode -timingDriven                          true
[11/15 00:02:19    158s] setAnalysisMode -clkSrcPath                         true
[11/15 00:02:19    158s] setAnalysisMode -clockPropagation                   sdcControl
[11/15 00:02:19    158s] setAnalysisMode -virtualIPO                         false
[11/15 00:02:19    158s] 
[11/15 00:02:19    158s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:02:39.0/0:04:39.9 (0.6), mem = 3398.0M
[11/15 00:02:19    158s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[11/15 00:02:19    158s] *** Starting GigaPlace ***
[11/15 00:02:19    158s] #optDebug: fT-E <X 2 3 1 0>
[11/15 00:02:19    158s] OPERPROF: Starting DPlace-Init at level 1, MEM:3398.0M, EPOCH TIME: 1731625339.576889
[11/15 00:02:19    158s] Processing tracks to init pin-track alignment.
[11/15 00:02:19    158s] z: 2, totalTracks: 1
[11/15 00:02:19    158s] z: 4, totalTracks: 1
[11/15 00:02:19    158s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/15 00:02:19    158s] Cell fpga_top LLGs are deleted
[11/15 00:02:19    158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:19    158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:19    158s] # Building fpga_top llgBox search-tree.
[11/15 00:02:19    158s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3391.6M, EPOCH TIME: 1731625339.582291
[11/15 00:02:19    158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:19    158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:19    158s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3391.6M, EPOCH TIME: 1731625339.582861
[11/15 00:02:19    158s] Max number of tech site patterns supported in site array is 256.
[11/15 00:02:19    158s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'ENC_CORE_0', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
[11/15 00:02:19    158s] **WARN: (IMPSP-15601):	Site 'CoreSite' will allow X-flip for cells with X-symmetry in lef because this site is endcap only.
[11/15 00:02:19    158s] Core basic site is CoreSite
[11/15 00:02:19    158s] **Info: (IMPSP-307): Design contains fractional 128 cells.
[11/15 00:02:19    159s] After signature check, allow fast init is true, keep pre-filter is true.
[11/15 00:02:19    159s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/15 00:02:19    159s] SiteArray: non-trimmed site array dimensions = 376 x 3388
[11/15 00:02:19    159s] SiteArray: use 6,737,920 bytes
[11/15 00:02:19    159s] SiteArray: current memory after site array memory allocation 3398.0M
[11/15 00:02:19    159s] SiteArray: FP blocked sites are writable
[11/15 00:02:19    159s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 00:02:19    159s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3398.0M, EPOCH TIME: 1731625339.593654
[11/15 00:02:19    159s] Process 24 wires and vias for routing blockage analysis
[11/15 00:02:19    159s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.004, REAL:0.004, MEM:3398.0M, EPOCH TIME: 1731625339.597679
[11/15 00:02:19    159s] SiteArray: number of non floorplan blocked sites for llg default is 1273888
[11/15 00:02:19    159s] Atter site array init, number of instance map data is 0.
[11/15 00:02:19    159s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.252, REAL:0.044, MEM:3398.0M, EPOCH TIME: 1731625339.626891
[11/15 00:02:19    159s] 
[11/15 00:02:19    159s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:02:19    159s] OPERPROF:     Starting CMU at level 3, MEM:3398.0M, EPOCH TIME: 1731625339.629644
[11/15 00:02:19    159s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__inv_l'.
[11/15 00:02:19    159s] Type 'man IMPSP-270' for more detail.
[11/15 00:02:19    159s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__dffr_1'.
[11/15 00:02:19    159s] Type 'man IMPSP-270' for more detail.
[11/15 00:02:19    159s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__inv_1'.
[11/15 00:02:19    159s] Type 'man IMPSP-270' for more detail.
[11/15 00:02:19    159s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__mux2_1'.
[11/15 00:02:19    159s] Type 'man IMPSP-270' for more detail.
[11/15 00:02:19    159s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__or2_1'.
[11/15 00:02:19    159s] Type 'man IMPSP-270' for more detail.
[11/15 00:02:19    159s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_ls__and2_8'.
[11/15 00:02:19    159s] Type 'man IMPSP-270' for more detail.
[11/15 00:02:19    159s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__dffsr_1'.
[11/15 00:02:19    159s] Type 'man IMPSP-270' for more detail.
[11/15 00:02:19    159s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__nand2_1'.
[11/15 00:02:19    159s] Type 'man IMPSP-270' for more detail.
[11/15 00:02:19    159s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__buf_l'.
[11/15 00:02:19    159s] Type 'man IMPSP-270' for more detail.
[11/15 00:02:19    159s] OPERPROF:     Finished CMU at level 3, CPU:0.033, REAL:0.006, MEM:3424.4M, EPOCH TIME: 1731625339.636049
[11/15 00:02:19    159s] 
[11/15 00:02:19    159s] Bad Lib Cell Checking (CMU) is done! (9)
[11/15 00:02:19    159s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.290, REAL:0.055, MEM:3424.4M, EPOCH TIME: 1731625339.637652
[11/15 00:02:19    159s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3424.4M, EPOCH TIME: 1731625339.637697
[11/15 00:02:19    159s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3424.4M, EPOCH TIME: 1731625339.637857
[11/15 00:02:19    159s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3424.4MB).
[11/15 00:02:19    159s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.304, REAL:0.067, MEM:3424.4M, EPOCH TIME: 1731625339.644057
[11/15 00:02:19    159s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3424.4M, EPOCH TIME: 1731625339.644084
[11/15 00:02:19    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:19    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:19    159s] Cell fpga_top LLGs are deleted
[11/15 00:02:19    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:19    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:19    159s] # Resetting pin-track-align track data.
[11/15 00:02:19    159s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.031, REAL:0.013, MEM:3397.4M, EPOCH TIME: 1731625339.657037
[11/15 00:02:19    159s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:39.3/0:04:40.0 (0.6), mem = 3397.4M
[11/15 00:02:19    159s] VSMManager cleared!
[11/15 00:02:19    159s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:39.3/0:04:40.0 (0.6), mem = 3397.4M
[11/15 00:02:19    159s] 
[11/15 00:02:19    159s] =============================================================================================
[11/15 00:02:19    159s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         22.33-s094_1
[11/15 00:02:19    159s] =============================================================================================
[11/15 00:02:19    159s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 00:02:19    159s] ---------------------------------------------------------------------------------------------
[11/15 00:02:19    159s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:19    159s] ---------------------------------------------------------------------------------------------
[11/15 00:02:19    159s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:19    159s] ---------------------------------------------------------------------------------------------
[11/15 00:02:19    159s] 
[11/15 00:02:19    159s] Enable CTE adjustment.
[11/15 00:02:19    159s] Enable Layer aware incrSKP.
[11/15 00:02:19    159s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2370.3M, totSessionCpu=0:02:39 **
[11/15 00:02:19    159s] 
[11/15 00:02:19    159s] Active Setup views: VIEW_SETUP 
[11/15 00:02:19    159s] Info: 8 threads available for lower-level modules during optimization.
[11/15 00:02:19    159s] GigaOpt running with 8 threads.
[11/15 00:02:19    159s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:39.3/0:04:40.0 (0.6), mem = 3397.4M
[11/15 00:02:19    159s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/15 00:02:19    159s] OPERPROF: Starting DPlace-Init at level 1, MEM:3397.4M, EPOCH TIME: 1731625339.679849
[11/15 00:02:19    159s] Processing tracks to init pin-track alignment.
[11/15 00:02:19    159s] z: 2, totalTracks: 1
[11/15 00:02:19    159s] z: 4, totalTracks: 1
[11/15 00:02:19    159s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/15 00:02:19    159s] Cell fpga_top LLGs are deleted
[11/15 00:02:19    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:19    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:19    159s] # Building fpga_top llgBox search-tree.
[11/15 00:02:19    159s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3397.4M, EPOCH TIME: 1731625339.688798
[11/15 00:02:19    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:19    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:19    159s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3397.4M, EPOCH TIME: 1731625339.689508
[11/15 00:02:19    159s] Max number of tech site patterns supported in site array is 256.
[11/15 00:02:19    159s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'ENC_CORE_0', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
[11/15 00:02:19    159s] **WARN: (IMPSP-15601):	Site 'CoreSite' will allow X-flip for cells with X-symmetry in lef because this site is endcap only.
[11/15 00:02:19    159s] Core basic site is CoreSite
[11/15 00:02:19    159s] **Info: (IMPSP-307): Design contains fractional 128 cells.
[11/15 00:02:19    159s] After signature check, allow fast init is true, keep pre-filter is true.
[11/15 00:02:19    159s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/15 00:02:19    159s] Fast DP-INIT is on for default
[11/15 00:02:19    159s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 00:02:19    159s] Atter site array init, number of instance map data is 0.
[11/15 00:02:19    159s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.029, REAL:0.015, MEM:3397.4M, EPOCH TIME: 1731625339.704960
[11/15 00:02:19    159s] 
[11/15 00:02:19    159s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:02:19    159s] OPERPROF:     Starting CMU at level 3, MEM:3397.4M, EPOCH TIME: 1731625339.711220
[11/15 00:02:19    159s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3397.4M, EPOCH TIME: 1731625339.712300
[11/15 00:02:19    159s] 
[11/15 00:02:19    159s] Bad Lib Cell Checking (CMU) is done! (0)
[11/15 00:02:19    159s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.040, REAL:0.026, MEM:3397.4M, EPOCH TIME: 1731625339.715246
[11/15 00:02:19    159s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3397.4M, EPOCH TIME: 1731625339.715319
[11/15 00:02:19    159s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:3397.4M, EPOCH TIME: 1731625339.716398
[11/15 00:02:19    159s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3397.4MB).
[11/15 00:02:19    159s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.062, REAL:0.047, MEM:3397.4M, EPOCH TIME: 1731625339.726387
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__xor2_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__xnor2_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__tnbufi_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__tnbufi_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__tielo' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__tiehi' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__tbufi_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__tbufi_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__or2_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__or2_8' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__or2_4' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__or2_2' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__or2_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__oai22_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__oai21_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__nor2_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__nor2_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__nand2_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__nand2_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__mux2_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__inv_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__inv_8' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__inv_6' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__inv_4' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__inv_3' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__inv_2' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__inv_10' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__inv_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__dlat_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__dlat_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__dffsr_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__dffsr_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__dffs_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__dffs_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__dffr_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__dffr_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__dff_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__dff_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__buf_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__buf_8' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__buf_6' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__buf_4' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__buf_2' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__buf_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__aoi22_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__aoi21_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__antfill' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__ant' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__and2_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__and2_8' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__and2_6' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__and2_4' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__and2_2' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__and2_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__addh_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__addh_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__addf_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_ls__addf_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__xor2_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__xnor2_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__tnbufi_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__tnbufi_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__tielo' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__tiehi' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__tbufi_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__tbufi_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__or2_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__or2_8' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__or2_4' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__or2_2' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__or2_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__oai22_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__oai21_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__nor2_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__nor2_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__nand2_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__nand2_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__mux2_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__inv_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__inv_8' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__inv_6' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__inv_4' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__inv_3' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__inv_2' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__inv_10' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__inv_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__dlat_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__dlat_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__dffsr_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__dffsr_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__dffs_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__dffs_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__dffr_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__dffr_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__dff_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__dff_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__buf_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__buf_8' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__buf_6' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__buf_4' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__buf_2' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__buf_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__aoi22_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__aoi21_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__antfill' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__ant' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__and2_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__and2_8' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__and2_6' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__and2_4' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__and2_2' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__and2_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__addh_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__addh_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__addf_l' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] Cell 'sky130_osu_sc_18T_hs__addf_1' is marked internal dont-use due to tech site checking failure.
[11/15 00:02:19    159s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[11/15 00:02:19    159s] 	Cell sky130_osu_sc_18T_hs__addf_1, site ENC_CORE_0.
[11/15 00:02:19    159s] 	Cell sky130_osu_sc_18T_hs__addf_l, site ENC_CORE_0.
[11/15 00:02:19    159s] 	Cell sky130_osu_sc_18T_hs__addh_1, site ENC_CORE_0.
[11/15 00:02:19    159s] 	Cell sky130_osu_sc_18T_hs__addh_l, site ENC_CORE_0.
[11/15 00:02:19    159s] 	Cell sky130_osu_sc_18T_hs__and2_1, site ENC_CORE_0.
[11/15 00:02:19    159s] 	Cell sky130_osu_sc_18T_hs__and2_2, site ENC_CORE_0.
[11/15 00:02:19    159s] 	Cell sky130_osu_sc_18T_hs__and2_4, site ENC_CORE_0.
[11/15 00:02:19    159s] 	Cell sky130_osu_sc_18T_hs__and2_6, site ENC_CORE_0.
[11/15 00:02:19    159s] 	Cell sky130_osu_sc_18T_hs__and2_8, site ENC_CORE_0.
[11/15 00:02:19    159s] 	Cell sky130_osu_sc_18T_hs__and2_l, site ENC_CORE_0.
[11/15 00:02:19    159s] 	Cell sky130_osu_sc_18T_hs__ant, site ENC_CORE_0.
[11/15 00:02:19    159s] 	Cell sky130_osu_sc_18T_hs__antfill, site ENC_CORE_0.
[11/15 00:02:19    159s] 	Cell sky130_osu_sc_18T_hs__aoi21_l, site ENC_CORE_0.
[11/15 00:02:19    159s] 	Cell sky130_osu_sc_18T_hs__aoi22_l, site ENC_CORE_0.
[11/15 00:02:19    159s] 	Cell sky130_osu_sc_18T_hs__buf_1, site ENC_CORE_0.
[11/15 00:02:19    159s] 	Cell sky130_osu_sc_18T_hs__buf_2, site ENC_CORE_0.
[11/15 00:02:19    159s] 	Cell sky130_osu_sc_18T_hs__buf_4, site ENC_CORE_0.
[11/15 00:02:19    159s] 	Cell sky130_osu_sc_18T_hs__buf_6, site ENC_CORE_0.
[11/15 00:02:19    159s] 	Cell sky130_osu_sc_18T_hs__buf_8, site ENC_CORE_0.
[11/15 00:02:19    159s] 	Cell sky130_osu_sc_18T_hs__buf_l, site ENC_CORE_0.
[11/15 00:02:19    159s] 	...
[11/15 00:02:19    159s] 	Reporting only the 20 first cells found...
[11/15 00:02:19    159s] .
[11/15 00:02:19    159s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3397.4M, EPOCH TIME: 1731625339.727459
[11/15 00:02:19    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:19    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:19    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:19    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:19    159s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.029, REAL:0.010, MEM:3397.4M, EPOCH TIME: 1731625339.737055
[11/15 00:02:19    159s] **WARN: No usable buffer/inverter becasue of dont-use/dont-touch setting.
[11/15 00:02:19    159s] eee: Trim Metal Layers: { }
[11/15 00:02:19    159s] eee: RC Grid Memory allocated=168540
[11/15 00:02:19    159s] eee: LayerId=1 widthSet size=1
[11/15 00:02:19    159s] eee: LayerId=2 widthSet size=1
[11/15 00:02:19    159s] eee: LayerId=3 widthSet size=1
[11/15 00:02:19    159s] eee: LayerId=4 widthSet size=1
[11/15 00:02:19    159s] eee: LayerId=5 widthSet size=1
[11/15 00:02:19    159s] eee: Total RC Grid memory=168540
[11/15 00:02:19    159s] Updating RC grid for preRoute extraction ...
[11/15 00:02:19    159s] eee: Metal Layers Info:
[11/15 00:02:19    159s] eee: L: met1 met2 met3 met4 met5
[11/15 00:02:19    159s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/15 00:02:19    159s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/15 00:02:19    159s] eee: pegSigSF=1.070000
[11/15 00:02:19    159s] Initializing multi-corner resistance tables ...
[11/15 00:02:19    159s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/15 00:02:19    159s] eee: l=2 avDens=0.064123 usedTrk=5148.367144 availTrk=80288.642228 sigTrk=5148.367144
[11/15 00:02:19    159s] eee: l=3 avDens=0.069346 usedTrk=5439.967631 availTrk=78446.427804 sigTrk=5439.967631
[11/15 00:02:19    159s] eee: l=4 avDens=0.032076 usedTrk=2812.032120 availTrk=87668.499915 sigTrk=2812.032120
[11/15 00:02:19    159s] eee: l=5 avDens=0.145911 usedTrk=1067.258625 availTrk=7314.473554 sigTrk=1067.258625
[11/15 00:02:19    159s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/15 00:02:19    159s] eee: LAM-FP: thresh=1 ; dimX=4605.793478 ; dimY=4605.793478 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[11/15 00:02:19    159s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.292661 uaWl=1.000000 uaWlH=0.136100 aWlH=0.000000 lMod=0 pMax=0.840700 pMod=81 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[11/15 00:02:19    159s] eee: NetCapCache creation started. (Current Mem: 3397.441M) 
[11/15 00:02:19    159s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 3397.441M) 
[11/15 00:02:19    159s] 
[11/15 00:02:19    159s] Creating Lib Analyzer ...
[11/15 00:02:19    159s] Total number of usable buffers from Lib Analyzer: 0 ()
[11/15 00:02:19    159s] Total number of usable inverters from Lib Analyzer: 0 ()
[11/15 00:02:19    159s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/15 00:02:19    159s] 
[11/15 00:02:19    159s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/15 00:02:19    159s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:40 mem=3403.5M
[11/15 00:02:19    159s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:40 mem=3403.5M
[11/15 00:02:19    159s] Creating Lib Analyzer, finished. 
[11/15 00:02:19    159s] AAE DB initialization (MEM=3335.68 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/15 00:02:19    159s] #optDebug: fT-S <1 2 3 1 0>
[11/15 00:02:19    159s] Info: IPO magic value 0x809FBEEF.
[11/15 00:02:19    159s] Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
[11/15 00:02:19    159s]       (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
[11/15 00:02:19    159s]       Genus workers will not check out additional licenses.
[11/15 00:02:19    159s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__xor2_l'
[11/15 00:02:19    159s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__xnor2_l'
[11/15 00:02:19    159s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__tnbufi_l'
[11/15 00:02:19    159s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__tnbufi_1'
[11/15 00:02:19    159s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__tielo'
[11/15 00:02:19    159s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__tiehi'
[11/15 00:02:19    159s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__tbufi_l'
[11/15 00:02:19    159s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__tbufi_1'
[11/15 00:02:19    159s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__or2_l'
[11/15 00:02:19    159s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__or2_8'
[11/15 00:02:19    159s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__or2_4'
[11/15 00:02:19    159s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__or2_2'
[11/15 00:02:19    159s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__or2_1'
[11/15 00:02:19    159s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__oai22_l'
[11/15 00:02:19    159s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__oai21_l'
[11/15 00:02:19    159s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__nor2_l'
[11/15 00:02:19    159s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__nor2_1'
[11/15 00:02:19    159s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__nand2_l'
[11/15 00:02:19    159s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__nand2_1'
[11/15 00:02:19    159s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__mux2_1'
[11/15 00:02:19    159s] Message <TCLCMD-513> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[11/15 00:02:19    159s] -lefTechFileMap {}                         # string, default=""
[11/15 00:02:19    159s] Warning: cannot find min major genus version for innovus version; min major for 22.1 will be used instead.
[11/15 00:02:44    159s] **optDesign ... cpu = 0:00:00, real = 0:00:25, mem = 2370.1M, totSessionCpu=0:02:40 **
[11/15 00:02:44    159s] #optDebug: { P: 130 W: 0195 FE: standard PE: none LDR: 1}
[11/15 00:02:44    159s] *** optDesign -preCTS ***
[11/15 00:02:44    159s] DRC Margin: user margin 0.0; extra margin 0.2
[11/15 00:02:44    159s] Setup Target Slack: user slack 0; extra slack 0.0
[11/15 00:02:44    159s] Hold Target Slack: user slack 0
[11/15 00:02:44    159s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[11/15 00:02:44    159s] Type 'man IMPOPT-3195' for more detail.
[11/15 00:02:44    159s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3314.7M, EPOCH TIME: 1731625364.123614
[11/15 00:02:44    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:44    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:44    159s] 
[11/15 00:02:44    159s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:02:44    159s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.019, REAL:0.010, MEM:3314.7M, EPOCH TIME: 1731625364.133795
[11/15 00:02:44    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:44    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:44    159s] Multi-VT timing optimization disabled based on library information.
[11/15 00:02:44    159s] 
[11/15 00:02:44    159s] TimeStamp Deleting Cell Server Begin ...
[11/15 00:02:44    159s] Deleting Lib Analyzer.
[11/15 00:02:44    159s] 
[11/15 00:02:44    159s] TimeStamp Deleting Cell Server End ...
[11/15 00:02:44    159s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/15 00:02:44    159s] 
[11/15 00:02:44    159s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/15 00:02:44    159s] Summary for sequential cells identification: 
[11/15 00:02:44    159s]   Identified SBFF number: 8
[11/15 00:02:44    159s]   Identified MBFF number: 0
[11/15 00:02:44    159s]   Identified SB Latch number: 0
[11/15 00:02:44    159s]   Identified MB Latch number: 0
[11/15 00:02:44    159s]   Not identified SBFF number: 0
[11/15 00:02:44    159s]   Not identified MBFF number: 0
[11/15 00:02:44    159s]   Not identified SB Latch number: 0
[11/15 00:02:44    159s]   Not identified MB Latch number: 0
[11/15 00:02:44    159s]   Number of sequential cells which are not FFs: 0
[11/15 00:02:44    159s]  Visiting view : VIEW_SETUP
[11/15 00:02:44    159s]    : PowerDomain = none : Weighted F : unweighted  = -922337203685477632.00 (1.000) with rcCorner = 0
[11/15 00:02:44    159s]    : PowerDomain = none : no stdDelay from this view
[11/15 00:02:44    159s]    : PowerDomain = none : Weighted F : unweighted  = -922337203685477632.00 (1.000) with rcCorner = -1
[11/15 00:02:44    159s]  Visiting view : VIEW_HOLD
[11/15 00:02:44    159s]    : PowerDomain = none : Weighted F : unweighted  = -922337203685477632.00 (1.000) with rcCorner = 0
[11/15 00:02:44    159s]    : PowerDomain = none : no stdDelay from this view
[11/15 00:02:44    159s]    : PowerDomain = none : Weighted F : unweighted  = -922337203685477632.00 (1.000) with rcCorner = -1
[11/15 00:02:44    159s] *INFO : stdDelay is calculated as zero; using legacy method.
[11/15 00:02:44    159s] *INFO : stdSlew is calculated as zero; using legacy method.
[11/15 00:02:44    159s] TLC MultiMap info (StdDelay):
[11/15 00:02:44    159s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := -9.22337e+17ps
[11/15 00:02:44    159s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := -9.22337e+17ps
[11/15 00:02:44    159s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := -9.22337e+17ps
[11/15 00:02:44    159s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := -9.22337e+17ps
[11/15 00:02:44    159s]  Setting StdDelay to: 10ps
[11/15 00:02:44    159s] 
[11/15 00:02:44    159s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/15 00:02:44    159s] 
[11/15 00:02:44    159s] TimeStamp Deleting Cell Server Begin ...
[11/15 00:02:44    159s] 
[11/15 00:02:44    159s] TimeStamp Deleting Cell Server End ...
[11/15 00:02:44    159s] **ERROR: (IMPOPT-600):	No usable buffer and inverter has been found. At least one of them have to.
Type 'man IMPOPT-600' for more detail.
[11/15 00:02:44    159s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3314.7M, EPOCH TIME: 1731625364.147710
[11/15 00:02:44    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:44    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:44    159s] Cell fpga_top LLGs are deleted
[11/15 00:02:44    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:44    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:44    159s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3308.7M, EPOCH TIME: 1731625364.148427
[11/15 00:02:44    159s] 
[11/15 00:02:44    159s] Creating Lib Analyzer ...
[11/15 00:02:44    159s] 
[11/15 00:02:44    159s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/15 00:02:44    159s] Summary for sequential cells identification: 
[11/15 00:02:44    159s]   Identified SBFF number: 8
[11/15 00:02:44    159s]   Identified MBFF number: 0
[11/15 00:02:44    159s]   Identified SB Latch number: 0
[11/15 00:02:44    159s]   Identified MB Latch number: 0
[11/15 00:02:44    159s]   Not identified SBFF number: 0
[11/15 00:02:44    159s]   Not identified MBFF number: 0
[11/15 00:02:44    159s]   Not identified SB Latch number: 0
[11/15 00:02:44    159s]   Not identified MB Latch number: 0
[11/15 00:02:44    159s]   Number of sequential cells which are not FFs: 0
[11/15 00:02:44    159s]  Visiting view : VIEW_SETUP
[11/15 00:02:44    159s]    : PowerDomain = none : Weighted F : unweighted  = -922337203685477632.00 (1.000) with rcCorner = 0
[11/15 00:02:44    159s]    : PowerDomain = none : no stdDelay from this view
[11/15 00:02:44    159s]    : PowerDomain = none : Weighted F : unweighted  = -922337203685477632.00 (1.000) with rcCorner = -1
[11/15 00:02:44    159s]  Visiting view : VIEW_HOLD
[11/15 00:02:44    159s]    : PowerDomain = none : Weighted F : unweighted  = -922337203685477632.00 (1.000) with rcCorner = 0
[11/15 00:02:44    159s]    : PowerDomain = none : no stdDelay from this view
[11/15 00:02:44    159s]    : PowerDomain = none : Weighted F : unweighted  = -922337203685477632.00 (1.000) with rcCorner = -1
[11/15 00:02:44    159s] *INFO : stdDelay is calculated as zero; using legacy method.
[11/15 00:02:44    159s] *INFO : stdSlew is calculated as zero; using legacy method.
[11/15 00:02:44    159s] TLC MultiMap info (StdDelay):
[11/15 00:02:44    159s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := -9.22337e+17ps
[11/15 00:02:44    159s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := -9.22337e+17ps
[11/15 00:02:44    159s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := -9.22337e+17ps
[11/15 00:02:44    159s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := -9.22337e+17ps
[11/15 00:02:44    159s]  Setting StdDelay to: 10ps
[11/15 00:02:44    159s] 
[11/15 00:02:44    159s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/15 00:02:44    159s] Total number of usable buffers from Lib Analyzer: 0 ()
[11/15 00:02:44    159s] Total number of usable inverters from Lib Analyzer: 0 ()
[11/15 00:02:44    159s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/15 00:02:44    159s] 
[11/15 00:02:44    159s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/15 00:02:44    159s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:40 mem=3314.7M
[11/15 00:02:44    159s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:40 mem=3314.7M
[11/15 00:02:44    159s] Creating Lib Analyzer, finished. 
[11/15 00:02:44    159s] ### Creating TopoMgr, started
[11/15 00:02:44    159s] ### Creating TopoMgr, finished
[11/15 00:02:44    159s] #optDebug: Start CG creation (mem=3314.7M)
[11/15 00:02:44    159s]  ...initializing CG ToF 2147483.6470um
[11/15 00:02:44    159s] (cpu=0:00:00.1, mem=3408.4M)
[11/15 00:02:44    159s]  ...processing cgPrt (cpu=0:00:00.1, mem=3408.4M)
[11/15 00:02:44    159s]  ...processing cgEgp (cpu=0:00:00.1, mem=3408.4M)
[11/15 00:02:44    159s]  ...processing cgPbk (cpu=0:00:00.1, mem=3408.4M)
[11/15 00:02:44    159s]  ...processing cgNrb(cpu=0:00:00.1, mem=3408.4M)
[11/15 00:02:44    159s]  ...processing cgObs (cpu=0:00:00.1, mem=3408.4M)
[11/15 00:02:44    159s]  ...processing cgCon (cpu=0:00:00.1, mem=3408.4M)
[11/15 00:02:44    159s]  ...processing cgPdm (cpu=0:00:00.1, mem=3408.4M)
[11/15 00:02:44    159s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3408.4M)
[11/15 00:02:44    159s] {MMLU 0 0 11713}
[11/15 00:02:44    159s] ### Creating LA Mngr. totSessionCpu=0:02:40 mem=3408.4M
[11/15 00:02:44    159s] ### Creating LA Mngr, finished. totSessionCpu=0:02:40 mem=3408.4M
[11/15 00:02:44    159s] Running pre-eGR process
[11/15 00:02:44    159s] (I)      Initializing eGR engine (regular)
[11/15 00:02:44    159s] Set min layer with default ( 2 )
[11/15 00:02:44    159s] Set max layer with default ( 127 )
[11/15 00:02:44    159s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/15 00:02:44    159s] Min route layer (adjusted) = 2
[11/15 00:02:44    159s] Max route layer (adjusted) = 5
[11/15 00:02:44    159s] (I)      Initializing eGR engine (regular)
[11/15 00:02:44    159s] Set min layer with default ( 2 )
[11/15 00:02:44    159s] Set max layer with default ( 127 )
[11/15 00:02:44    159s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/15 00:02:44    159s] Min route layer (adjusted) = 2
[11/15 00:02:44    159s] Max route layer (adjusted) = 5
[11/15 00:02:44    159s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.24 MB )
[11/15 00:02:44    159s] (I)      Running eGR Regular flow
[11/15 00:02:44    159s] (I)      # wire layers (front) : 6
[11/15 00:02:44    159s] (I)      # wire layers (back)  : 0
[11/15 00:02:44    159s] (I)      min wire layer : 1
[11/15 00:02:44    159s] (I)      max wire layer : 5
[11/15 00:02:44    159s] (I)      # cut layers (front) : 5
[11/15 00:02:44    159s] (I)      # cut layers (back)  : 0
[11/15 00:02:44    159s] (I)      min cut layer : 1
[11/15 00:02:44    159s] (I)      max cut layer : 4
[11/15 00:02:44    159s] (I)      ================================ Layers ================================
[11/15 00:02:44    159s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:02:44    159s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/15 00:02:44    159s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:02:44    159s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/15 00:02:44    159s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/15 00:02:44    159s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/15 00:02:44    159s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/15 00:02:44    159s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/15 00:02:44    159s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/15 00:02:44    159s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/15 00:02:44    159s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/15 00:02:44    159s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/15 00:02:44    159s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/15 00:02:44    159s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/15 00:02:44    159s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:02:44    159s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/15 00:02:44    159s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/15 00:02:44    159s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:02:44    159s] (I)      Started Import and model ( Curr Mem: 3.24 MB )
[11/15 00:02:44    159s] (I)      Default pattern map key = fpga_top_default.
[11/15 00:02:44    159s] (I)      Number of ignored instance 0
[11/15 00:02:44    159s] (I)      Number of inbound cells 48
[11/15 00:02:44    159s] (I)      Number of opened ILM blockages 0
[11/15 00:02:44    159s] (I)      Number of instances temporarily fixed by detailed placement 48
[11/15 00:02:44    159s] (I)      numMoveCells=0, numMacros=48  numPads=39  numMultiRowHeightInsts=10080
[11/15 00:02:44    160s] (I)      Number of nets = 10228 ( 1485 ignored )
[11/15 00:02:44    160s] (I)      Read rows... (mem=3324.9M)
[11/15 00:02:44    160s] (I)      rowRegion is not equal to core box, resetting core box
[11/15 00:02:44    160s] (I)      rowRegion : (280000, 280000) - (1838480, 1836640)
[11/15 00:02:44    160s] (I)      coreBox   : (280000, 280000) - (1838665, 1838665)
[11/15 00:02:44    160s] (I)      Done Read rows (cpu=0.000s, mem=3324.9M)
[11/15 00:02:44    160s] (I)      Identified Clock instances: Flop 1478, Clock buffer/inverter 0, Gate 0, Logic 2
[11/15 00:02:44    160s] (I)      Read module constraints... (mem=3324.9M)
[11/15 00:02:44    160s] (I)      Done Read module constraints (cpu=0.000s, mem=3324.9M)
[11/15 00:02:44    160s] (I)      == Non-default Options ==
[11/15 00:02:44    160s] (I)      Maximum routing layer                              : 5
[11/15 00:02:44    160s] (I)      Top routing layer                                  : 5
[11/15 00:02:44    160s] (I)      Buffering-aware routing                            : true
[11/15 00:02:44    160s] (I)      Spread congestion away from blockages              : true
[11/15 00:02:44    160s] (I)      Number of threads                                  : 8
[11/15 00:02:44    160s] (I)      Overflow penalty cost                              : 10
[11/15 00:02:44    160s] (I)      Source-to-sink ratio                               : 0.300000
[11/15 00:02:44    160s] (I)      Route tie net to shape                             : auto
[11/15 00:02:44    160s] (I)      Method to set GCell size                           : row
[11/15 00:02:44    160s] (I)      Tie hi/lo max distance                             : 41.400000
[11/15 00:02:44    160s] (I)      Counted 1066 PG shapes. eGR will not process PG shapes layer by layer.
[11/15 00:02:44    160s] (I)      ============== Pin Summary ==============
[11/15 00:02:44    160s] (I)      +-------+--------+---------+------------+
[11/15 00:02:44    160s] (I)      | Layer | # pins | % total |      Group |
[11/15 00:02:44    160s] (I)      +-------+--------+---------+------------+
[11/15 00:02:44    160s] (I)      |     1 |  33826 |   97.99 |        Pin |
[11/15 00:02:44    160s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/15 00:02:44    160s] (I)      |     3 |    656 |    1.90 | Pin access |
[11/15 00:02:44    160s] (I)      |     4 |      0 |    0.00 |      Other |
[11/15 00:02:44    160s] (I)      |     5 |     39 |    0.11 |      Other |
[11/15 00:02:44    160s] (I)      +-------+--------+---------+------------+
[11/15 00:02:44    160s] (I)      Use row-based GCell size
[11/15 00:02:44    160s] (I)      Use row-based GCell align
[11/15 00:02:44    160s] (I)      layer 0 area = 83000
[11/15 00:02:44    160s] (I)      layer 1 area = 67600
[11/15 00:02:44    160s] (I)      layer 2 area = 240000
[11/15 00:02:44    160s] (I)      layer 3 area = 240000
[11/15 00:02:44    160s] (I)      layer 4 area = 4000000
[11/15 00:02:44    160s] (I)      GCell unit size   : 4140
[11/15 00:02:44    160s] (I)      GCell multiplier  : 1
[11/15 00:02:44    160s] (I)      GCell row height  : 4140
[11/15 00:02:44    160s] (I)      Actual row height : 4140
[11/15 00:02:44    160s] (I)      GCell align ref   : 280000 280000
[11/15 00:02:44    160s] [NR-eGR] Track table information for default rule: 
[11/15 00:02:44    160s] [NR-eGR] met1 has single uniform track structure
[11/15 00:02:44    160s] [NR-eGR] met2 has single uniform track structure
[11/15 00:02:44    160s] [NR-eGR] met3 has single uniform track structure
[11/15 00:02:44    160s] [NR-eGR] met4 has single uniform track structure
[11/15 00:02:44    160s] [NR-eGR] met5 has single uniform track structure
[11/15 00:02:44    160s] (I)      =============== Default via ===============
[11/15 00:02:44    160s] (I)      +---+------------------+------------------+
[11/15 00:02:44    160s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/15 00:02:44    160s] (I)      +---+------------------+------------------+
[11/15 00:02:44    160s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/15 00:02:44    160s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/15 00:02:44    160s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/15 00:02:44    160s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/15 00:02:44    160s] (I)      +---+------------------+------------------+
[11/15 00:02:44    160s] [NR-eGR] Read 1122 PG shapes
[11/15 00:02:44    160s] [NR-eGR] Read 0 clock shapes
[11/15 00:02:44    160s] [NR-eGR] Read 0 other shapes
[11/15 00:02:44    160s] [NR-eGR] #Routing Blockages  : 0
[11/15 00:02:44    160s] [NR-eGR] #Instance Blockages : 9014
[11/15 00:02:44    160s] [NR-eGR] #PG Blockages       : 1122
[11/15 00:02:44    160s] [NR-eGR] #Halo Blockages     : 0
[11/15 00:02:44    160s] [NR-eGR] #Boundary Blockages : 0
[11/15 00:02:44    160s] [NR-eGR] #Clock Blockages    : 0
[11/15 00:02:44    160s] [NR-eGR] #Other Blockages    : 0
[11/15 00:02:44    160s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/15 00:02:44    160s] (I)      Custom ignore net properties:
[11/15 00:02:44    160s] (I)      1 : NotLegal
[11/15 00:02:44    160s] (I)      Default ignore net properties:
[11/15 00:02:44    160s] (I)      1 : Special
[11/15 00:02:44    160s] (I)      2 : Analog
[11/15 00:02:44    160s] (I)      3 : Fixed
[11/15 00:02:44    160s] (I)      4 : Skipped
[11/15 00:02:44    160s] (I)      5 : MixedSignal
[11/15 00:02:44    160s] (I)      Prerouted net properties:
[11/15 00:02:44    160s] (I)      1 : NotLegal
[11/15 00:02:44    160s] (I)      2 : Special
[11/15 00:02:44    160s] (I)      3 : Analog
[11/15 00:02:44    160s] (I)      4 : Fixed
[11/15 00:02:44    160s] (I)      5 : Skipped
[11/15 00:02:44    160s] (I)      6 : MixedSignal
[11/15 00:02:44    160s] [NR-eGR] Early global route reroute all routable nets
[11/15 00:02:44    160s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/15 00:02:44    160s] [NR-eGR] Read 10228 nets ( ignored 0 )
[11/15 00:02:44    160s] (I)        Front-side 10228 ( ignored 0 )
[11/15 00:02:44    160s] (I)        Back-side  0 ( ignored 0 )
[11/15 00:02:44    160s] (I)        Both-side  0 ( ignored 0 )
[11/15 00:02:44    160s] (I)      early_global_route_priority property id does not exist.
[11/15 00:02:44    160s] (I)      Read Num Blocks=10136  Num Prerouted Wires=0  Num CS=0
[11/15 00:02:44    160s] (I)      Layer 1 (V) : #blockages 225 : #preroutes 0
[11/15 00:02:44    160s] (I)      Layer 2 (H) : #blockages 3990 : #preroutes 0
[11/15 00:02:44    160s] (I)      Layer 3 (V) : #blockages 3591 : #preroutes 0
[11/15 00:02:44    160s] (I)      Layer 4 (H) : #blockages 2330 : #preroutes 0
[11/15 00:02:44    160s] (I)      Number of ignored nets                =      0
[11/15 00:02:44    160s] (I)      Number of connected nets              =      0
[11/15 00:02:44    160s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/15 00:02:44    160s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/15 00:02:44    160s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/15 00:02:44    160s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/15 00:02:44    160s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/15 00:02:44    160s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/15 00:02:44    160s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/15 00:02:44    160s] (I)      Constructing bin map
[11/15 00:02:44    160s] (I)      Initialize bin information with width=8280 height=8280
[11/15 00:02:44    160s] (I)      Done constructing bin map
[11/15 00:02:44    160s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/15 00:02:44    160s] (I)      Ndr track 0 does not exist
[11/15 00:02:44    160s] (I)      ---------------------Grid Graph Info--------------------
[11/15 00:02:44    160s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/15 00:02:44    160s] (I)      Core area           : (280000, 280000) - (1838480, 1836640)
[11/15 00:02:44    160s] (I)      Site width          :   460  (dbu)
[11/15 00:02:44    160s] (I)      Row height          :  4140  (dbu)
[11/15 00:02:44    160s] (I)      GCell row height    :  4140  (dbu)
[11/15 00:02:44    160s] (I)      GCell width         :  4140  (dbu)
[11/15 00:02:44    160s] (I)      GCell height        :  4140  (dbu)
[11/15 00:02:44    160s] (I)      Grid                :   512   512     5
[11/15 00:02:44    160s] (I)      Layer numbers       :     1     2     3     4     5
[11/15 00:02:44    160s] (I)      Vertical capacity   :     0  4140     0  4140     0
[11/15 00:02:44    160s] (I)      Horizontal capacity :     0     0  4140     0  4140
[11/15 00:02:44    160s] (I)      Default wire width  :   140   140   300   300  1600
[11/15 00:02:44    160s] (I)      Default wire space  :   140   140   300   300  1600
[11/15 00:02:44    160s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/15 00:02:44    160s] (I)      Default pitch size  :   280   460   610   615  3660
[11/15 00:02:44    160s] (I)      First track coord   :   320   320   620   790  1840
[11/15 00:02:44    160s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[11/15 00:02:44    160s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/15 00:02:44    160s] (I)      Num of masks        :     1     1     1     1     1
[11/15 00:02:44    160s] (I)      Num of trim masks   :     0     0     0     0     0
[11/15 00:02:44    160s] (I)      --------------------------------------------------------
[11/15 00:02:44    160s] 
[11/15 00:02:44    160s] [NR-eGR] ============ Routing rule table ============
[11/15 00:02:44    160s] [NR-eGR] Rule id: 0  Nets: 10196
[11/15 00:02:44    160s] [NR-eGR] ========================================
[11/15 00:02:44    160s] [NR-eGR] 
[11/15 00:02:44    160s] (I)      ======== NDR :  =========
[11/15 00:02:44    160s] (I)      +--------------+--------+
[11/15 00:02:44    160s] (I)      |           ID |      0 |
[11/15 00:02:44    160s] (I)      |         Name |        |
[11/15 00:02:44    160s] (I)      |      Default |    yes |
[11/15 00:02:44    160s] (I)      |  Clk Special |     no |
[11/15 00:02:44    160s] (I)      | Hard spacing |     no |
[11/15 00:02:44    160s] (I)      |    NDR track | (none) |
[11/15 00:02:44    160s] (I)      |      NDR via | (none) |
[11/15 00:02:44    160s] (I)      |  Extra space |      0 |
[11/15 00:02:44    160s] (I)      |      Shields |      0 |
[11/15 00:02:44    160s] (I)      |   Demand (H) |      1 |
[11/15 00:02:44    160s] (I)      |   Demand (V) |      1 |
[11/15 00:02:44    160s] (I)      |        #Nets |  10196 |
[11/15 00:02:44    160s] (I)      +--------------+--------+
[11/15 00:02:44    160s] (I)      +-------------------------------------------------------------------------------------+
[11/15 00:02:44    160s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/15 00:02:44    160s] (I)      +-------------------------------------------------------------------------------------+
[11/15 00:02:44    160s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/15 00:02:44    160s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/15 00:02:44    160s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/15 00:02:44    160s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/15 00:02:44    160s] (I)      +-------------------------------------------------------------------------------------+
[11/15 00:02:44    160s] (I)      =============== Blocked Tracks ===============
[11/15 00:02:44    160s] (I)      +-------+---------+----------+---------------+
[11/15 00:02:44    160s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/15 00:02:44    160s] (I)      +-------+---------+----------+---------------+
[11/15 00:02:44    160s] (I)      |     1 |       0 |        0 |         0.00% |
[11/15 00:02:44    160s] (I)      |     2 | 2357760 |   639346 |        27.12% |
[11/15 00:02:44    160s] (I)      |     3 | 1777664 |   483587 |        27.20% |
[11/15 00:02:44    160s] (I)      |     4 | 1763328 |   675958 |        38.33% |
[11/15 00:02:44    160s] (I)      |     5 |  296448 |   102287 |        34.50% |
[11/15 00:02:44    160s] (I)      +-------+---------+----------+---------------+
[11/15 00:02:44    160s] (I)      Finished Import and model ( CPU: 0.13 sec, Real: 0.12 sec, Curr Mem: 3.27 MB )
[11/15 00:02:44    160s] (I)      Delete wires for 10196 nets (async)
[11/15 00:02:44    160s] (I)      Reset routing kernel
[11/15 00:02:44    160s] (I)      Started Global Routing ( Curr Mem: 3.27 MB )
[11/15 00:02:44    160s] (I)      totalPins=33011  totalGlobalPin=32512 (98.49%)
[11/15 00:02:44    160s] (I)      ================= Net Group Info =================
[11/15 00:02:44    160s] (I)      +----+----------------+--------------+-----------+
[11/15 00:02:44    160s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/15 00:02:44    160s] (I)      +----+----------------+--------------+-----------+
[11/15 00:02:44    160s] (I)      |  1 |          10196 |      met2(2) |   met5(5) |
[11/15 00:02:44    160s] (I)      +----+----------------+--------------+-----------+
[11/15 00:02:44    160s] (I)      total 2D Cap : 4324915 = (1496438 H, 2828477 V)
[11/15 00:02:44    160s] (I)      total 2D Demand : 477 = (0 H, 477 V)
[11/15 00:02:44    160s] (I)      Adjusted 0 GCells for pin access
[11/15 00:02:44    160s] (I)      #blocked areas for congestion spreading : 108
[11/15 00:02:44    160s] [NR-eGR] Layer group 1: route 10196 net(s) in layer range [2, 5]
[11/15 00:02:44    160s] (I)      
[11/15 00:02:44    160s] (I)      ============  Phase 1a Route ============
[11/15 00:02:44    160s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 181
[11/15 00:02:44    160s] (I)      Usage: 117997 = (58534 H, 59463 V) = (3.91% H, 2.10% V) = (2.423e+05um H, 2.462e+05um V)
[11/15 00:02:44    160s] (I)      
[11/15 00:02:44    160s] (I)      ============  Phase 1b Route ============
[11/15 00:02:44    160s] (I)      Usage: 118256 = (58576 H, 59680 V) = (3.91% H, 2.11% V) = (2.425e+05um H, 2.471e+05um V)
[11/15 00:02:44    160s] (I)      Overflow of layer group 1: 0.62% H + 0.00% V. EstWL: 4.895798e+05um
[11/15 00:02:44    160s] (I)      Congestion metric : 3.64%H 0.00%V, 3.64%HV
[11/15 00:02:44    160s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/15 00:02:44    160s] (I)      
[11/15 00:02:44    160s] (I)      ============  Phase 1c Route ============
[11/15 00:02:44    160s] (I)      Level2 Grid: 103 x 103
[11/15 00:02:44    160s] (I)      Usage: 118257 = (58577 H, 59680 V) = (3.91% H, 2.11% V) = (2.425e+05um H, 2.471e+05um V)
[11/15 00:02:44    160s] (I)      
[11/15 00:02:44    160s] (I)      ============  Phase 1d Route ============
[11/15 00:02:44    160s] (I)      Usage: 118257 = (58577 H, 59680 V) = (3.91% H, 2.11% V) = (2.425e+05um H, 2.471e+05um V)
[11/15 00:02:44    160s] (I)      
[11/15 00:02:44    160s] (I)      ============  Phase 1e Route ============
[11/15 00:02:44    160s] (I)      Usage: 118524 = (58701 H, 59823 V) = (3.92% H, 2.12% V) = (2.430e+05um H, 2.477e+05um V)
[11/15 00:02:44    160s] [NR-eGR] Early Global Route overflow of layer group 1: 0.61% H + 0.00% V. EstWL: 4.906894e+05um
[11/15 00:02:44    160s] (I)      
[11/15 00:02:44    160s] (I)      ============  Phase 1l Route ============
[11/15 00:02:44    160s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/15 00:02:44    160s] (I)      Layer  2:    1728793     60100         0      599139     1755549    (25.44%) 
[11/15 00:02:44    160s] (I)      Layer  3:    1300641    112294     10231      456377     1319289    (25.70%) 
[11/15 00:02:44    160s] (I)      Layer  4:    1095544     26259       355      574827     1186403    (32.64%) 
[11/15 00:02:44    160s] (I)      Layer  5:     195203      6379        74       98889      197055    (33.41%) 
[11/15 00:02:44    160s] (I)      Total:       4320181    205032     10660     1729232     4458294    (27.95%) 
[11/15 00:02:44    160s] (I)      
[11/15 00:02:44    160s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/15 00:02:44    160s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/15 00:02:44    160s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/15 00:02:44    160s] [NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[11/15 00:02:44    160s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 00:02:44    160s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 00:02:44    160s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 00:02:44    160s] [NR-eGR]    met3 ( 3)      3832( 1.97%)       418( 0.22%)         3( 0.00%)   ( 2.19%) 
[11/15 00:02:44    160s] [NR-eGR]    met4 ( 4)       211( 0.12%)         3( 0.00%)         0( 0.00%)   ( 0.12%) 
[11/15 00:02:44    160s] [NR-eGR]    met5 ( 5)        74( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[11/15 00:02:44    160s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 00:02:44    160s] [NR-eGR]        Total      4117( 0.56%)       421( 0.06%)         3( 0.00%)   ( 0.61%) 
[11/15 00:02:44    160s] [NR-eGR] 
[11/15 00:02:44    160s] (I)      Finished Global Routing ( CPU: 0.45 sec, Real: 0.22 sec, Curr Mem: 3.28 MB )
[11/15 00:02:44    160s] (I)      Updating congestion map
[11/15 00:02:44    160s] (I)      total 2D Cap : 4329205 = (1498498 H, 2830707 V)
[11/15 00:02:44    160s] [NR-eGR] Overflow after Early Global Route 1.61% H + 0.00% V
[11/15 00:02:44    160s] (I)      Running track assignment and export wires
[11/15 00:02:44    160s] (I)      ============= Track Assignment ============
[11/15 00:02:44    160s] (I)      Started Track Assignment (8T) ( Curr Mem: 3.27 MB )
[11/15 00:02:44    160s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[11/15 00:02:44    160s] (I)      Run Multi-thread track assignment
[11/15 00:02:44    160s] (I)      Finished Track Assignment (8T) ( CPU: 0.27 sec, Real: 0.06 sec, Curr Mem: 3.32 MB )
[11/15 00:02:44    160s] (I)      Started Export ( Curr Mem: 3.32 MB )
[11/15 00:02:44    160s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/15 00:02:44    160s] [NR-eGR] Total eGR-routed clock nets wire length: 18497um, number of vias: 4429
[11/15 00:02:44    160s] [NR-eGR] --------------------------------------------------------------------------
[11/15 00:02:44    160s] [NR-eGR]               Length (um)   Vias 
[11/15 00:02:44    160s] [NR-eGR] ---------------------------------
[11/15 00:02:44    160s] [NR-eGR]  met1  (1H)             0  32348 
[11/15 00:02:44    160s] [NR-eGR]  met2  (2V)        221405  45021 
[11/15 00:02:44    160s] [NR-eGR]  met3  (3H)        224216   7988 
[11/15 00:02:44    160s] [NR-eGR]  met4  (4V)         43802   6296 
[11/15 00:02:44    160s] [NR-eGR]  met5  (5H)         24590      0 
[11/15 00:02:44    160s] [NR-eGR] ---------------------------------
[11/15 00:02:44    160s] [NR-eGR]        Total       514013  91653 
[11/15 00:02:44    160s] [NR-eGR] --------------------------------------------------------------------------
[11/15 00:02:44    160s] [NR-eGR] Total half perimeter of net bounding box: 352209um
[11/15 00:02:44    160s] [NR-eGR] Total length: 514013um, number of vias: 91653
[11/15 00:02:44    160s] [NR-eGR] --------------------------------------------------------------------------
[11/15 00:02:44    160s] (I)      == Layer wire length by net rule ==
[11/15 00:02:44    160s] (I)                     Default 
[11/15 00:02:44    160s] (I)      -----------------------
[11/15 00:02:44    160s] (I)       met1  (1H)        0um 
[11/15 00:02:44    160s] (I)       met2  (2V)   221405um 
[11/15 00:02:44    160s] (I)       met3  (3H)   224216um 
[11/15 00:02:44    160s] (I)       met4  (4V)    43802um 
[11/15 00:02:44    160s] (I)       met5  (5H)    24590um 
[11/15 00:02:44    160s] (I)      -----------------------
[11/15 00:02:44    160s] (I)             Total  514013um 
[11/15 00:02:44    160s] (I)      == Layer via count by net rule ==
[11/15 00:02:44    160s] (I)                    Default 
[11/15 00:02:44    160s] (I)      ----------------------
[11/15 00:02:44    160s] (I)       met1  (1H)     32348 
[11/15 00:02:44    160s] (I)       met2  (2V)     45021 
[11/15 00:02:44    160s] (I)       met3  (3H)      7988 
[11/15 00:02:44    160s] (I)       met4  (4V)      6296 
[11/15 00:02:44    160s] (I)       met5  (5H)         0 
[11/15 00:02:44    160s] (I)      ----------------------
[11/15 00:02:44    160s] (I)             Total    91653 
[11/15 00:02:44    160s] (I)      Finished Export ( CPU: 0.11 sec, Real: 0.04 sec, Curr Mem: 3.31 MB )
[11/15 00:02:44    160s] eee: RC Grid Memory freed=168540
[11/15 00:02:44    160s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.00 sec, Real: 0.47 sec, Curr Mem: 3.31 MB )
[11/15 00:02:44    160s] (I)      ========================================== Runtime Summary ===========================================
[11/15 00:02:44    160s] (I)       Step                                                     %      Start     Finish      Real       CPU 
[11/15 00:02:44    160s] (I)      ------------------------------------------------------------------------------------------------------
[11/15 00:02:44    160s] (I)       Early Global Route kernel                          100.00%  50.41 sec  50.88 sec  0.47 sec  1.00 sec 
[11/15 00:02:44    160s] (I)       +-Import and model                                  25.37%  50.41 sec  50.53 sec  0.12 sec  0.13 sec 
[11/15 00:02:44    160s] (I)       | +-Create place DB                                  5.98%  50.41 sec  50.44 sec  0.03 sec  0.03 sec 
[11/15 00:02:44    160s] (I)       | | +-Import place data                              5.96%  50.41 sec  50.44 sec  0.03 sec  0.03 sec 
[11/15 00:02:44    160s] (I)       | | | +-Read instances and placement                 1.83%  50.41 sec  50.42 sec  0.01 sec  0.01 sec 
[11/15 00:02:44    160s] (I)       | | | +-Read nets                                    3.56%  50.42 sec  50.44 sec  0.02 sec  0.02 sec 
[11/15 00:02:44    160s] (I)       | +-Create route DB                                 14.15%  50.44 sec  50.51 sec  0.07 sec  0.07 sec 
[11/15 00:02:44    160s] (I)       | | +-Import route data (8T)                        14.09%  50.44 sec  50.51 sec  0.07 sec  0.07 sec 
[11/15 00:02:44    160s] (I)       | | | +-Read blockages ( Layer 2-5 )                 1.25%  50.44 sec  50.45 sec  0.01 sec  0.01 sec 
[11/15 00:02:44    160s] (I)       | | | | +-Read routing blockages                     0.00%  50.44 sec  50.44 sec  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)       | | | | +-Read instance blockages                    0.52%  50.44 sec  50.44 sec  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)       | | | | +-Read PG blockages                          0.54%  50.44 sec  50.45 sec  0.00 sec  0.01 sec 
[11/15 00:02:44    160s] (I)       | | | | | +-Allocate memory for PG via list          0.01%  50.44 sec  50.44 sec  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)       | | | | +-Read clock blockages                       0.00%  50.45 sec  50.45 sec  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)       | | | | +-Read other blockages                       0.00%  50.45 sec  50.45 sec  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)       | | | | +-Read halo blockages                        0.01%  50.45 sec  50.45 sec  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)       | | | | +-Read boundary cut boxes                    0.00%  50.45 sec  50.45 sec  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)       | | | +-Read blackboxes                              0.00%  50.45 sec  50.45 sec  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)       | | | +-Read prerouted                               0.41%  50.45 sec  50.45 sec  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)       | | | +-Read nets                                    0.56%  50.45 sec  50.45 sec  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)       | | | +-Set up via pillars                           0.01%  50.45 sec  50.45 sec  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)       | | | +-Initialize 3D grid graph                     0.68%  50.45 sec  50.46 sec  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)       | | | +-Model blockage capacity                     10.26%  50.46 sec  50.51 sec  0.05 sec  0.05 sec 
[11/15 00:02:44    160s] (I)       | | | | +-Initialize 3D capacity                     9.65%  50.46 sec  50.50 sec  0.05 sec  0.05 sec 
[11/15 00:02:44    160s] (I)       | +-Read aux data                                    1.55%  50.51 sec  50.51 sec  0.01 sec  0.01 sec 
[11/15 00:02:44    160s] (I)       | +-Others data preparation                          0.01%  50.51 sec  50.51 sec  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)       | +-Create route kernel                              3.22%  50.51 sec  50.53 sec  0.02 sec  0.02 sec 
[11/15 00:02:44    160s] (I)       +-Global Routing                                    47.29%  50.53 sec  50.75 sec  0.22 sec  0.45 sec 
[11/15 00:02:44    160s] (I)       | +-Initialization                                   1.47%  50.53 sec  50.54 sec  0.01 sec  0.01 sec 
[11/15 00:02:44    160s] (I)       | +-Net group 1                                     42.48%  50.54 sec  50.74 sec  0.20 sec  0.43 sec 
[11/15 00:02:44    160s] (I)       | | +-Generate topology (8T)                         4.08%  50.54 sec  50.56 sec  0.02 sec  0.02 sec 
[11/15 00:02:44    160s] (I)       | | +-Phase 1a                                       8.19%  50.58 sec  50.62 sec  0.04 sec  0.09 sec 
[11/15 00:02:44    160s] (I)       | | | +-Pattern routing (8T)                         5.43%  50.58 sec  50.60 sec  0.03 sec  0.07 sec 
[11/15 00:02:44    160s] (I)       | | | +-Pattern Routing Avoiding Blockages           1.50%  50.61 sec  50.61 sec  0.01 sec  0.01 sec 
[11/15 00:02:44    160s] (I)       | | | +-Add via demand to 2D                         1.05%  50.61 sec  50.62 sec  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)       | | +-Phase 1b                                       5.94%  50.62 sec  50.65 sec  0.03 sec  0.06 sec 
[11/15 00:02:44    160s] (I)       | | | +-Monotonic routing (8T)                       3.83%  50.62 sec  50.64 sec  0.02 sec  0.05 sec 
[11/15 00:02:44    160s] (I)       | | +-Phase 1c                                       2.44%  50.65 sec  50.66 sec  0.01 sec  0.01 sec 
[11/15 00:02:44    160s] (I)       | | | +-Two level Routing                            2.42%  50.65 sec  50.66 sec  0.01 sec  0.01 sec 
[11/15 00:02:44    160s] (I)       | | | | +-Two Level Routing (Regular)                1.21%  50.65 sec  50.65 sec  0.01 sec  0.01 sec 
[11/15 00:02:44    160s] (I)       | | | | +-Two Level Routing (Strong)                 0.58%  50.65 sec  50.66 sec  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)       | | | | +-Two Level Routing ( Reach Aware Clean )    0.25%  50.66 sec  50.66 sec  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)       | | +-Phase 1d                                       1.52%  50.66 sec  50.66 sec  0.01 sec  0.01 sec 
[11/15 00:02:44    160s] (I)       | | | +-Detoured routing (8T)                        1.49%  50.66 sec  50.66 sec  0.01 sec  0.01 sec 
[11/15 00:02:44    160s] (I)       | | +-Phase 1e                                       1.28%  50.67 sec  50.67 sec  0.01 sec  0.01 sec 
[11/15 00:02:44    160s] (I)       | | | +-Route legalization                           1.07%  50.67 sec  50.67 sec  0.01 sec  0.01 sec 
[11/15 00:02:44    160s] (I)       | | | | +-Legalize Blockage Violations               0.59%  50.67 sec  50.67 sec  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)       | | | | +-Legalize Reach Aware Violations            0.43%  50.67 sec  50.67 sec  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)       | | +-Phase 1l                                      14.23%  50.67 sec  50.74 sec  0.07 sec  0.21 sec 
[11/15 00:02:44    160s] (I)       | | | +-Layer assignment (8T)                       12.37%  50.68 sec  50.74 sec  0.06 sec  0.20 sec 
[11/15 00:02:44    160s] (I)       +-Export cong map                                    4.52%  50.75 sec  50.78 sec  0.02 sec  0.02 sec 
[11/15 00:02:44    160s] (I)       | +-Export 2D cong map                               0.68%  50.77 sec  50.78 sec  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)       +-Extract Global 3D Wires                            0.78%  50.78 sec  50.78 sec  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)       +-Track Assignment (8T)                             11.68%  50.78 sec  50.84 sec  0.06 sec  0.27 sec 
[11/15 00:02:44    160s] (I)       | +-Initialization                                   0.22%  50.78 sec  50.78 sec  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)       | +-Track Assignment Kernel                         11.09%  50.78 sec  50.83 sec  0.05 sec  0.27 sec 
[11/15 00:02:44    160s] (I)       | +-Free Memory                                      0.00%  50.84 sec  50.84 sec  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)       +-Export                                             9.12%  50.84 sec  50.88 sec  0.04 sec  0.11 sec 
[11/15 00:02:44    160s] (I)       | +-Export DB wires                                  4.29%  50.84 sec  50.86 sec  0.02 sec  0.07 sec 
[11/15 00:02:44    160s] (I)       | | +-Export all nets (8T)                           3.32%  50.84 sec  50.85 sec  0.02 sec  0.06 sec 
[11/15 00:02:44    160s] (I)       | | +-Set wire vias (8T)                             0.58%  50.85 sec  50.86 sec  0.00 sec  0.01 sec 
[11/15 00:02:44    160s] (I)       | +-Report wirelength                                3.24%  50.86 sec  50.87 sec  0.02 sec  0.02 sec 
[11/15 00:02:44    160s] (I)       | +-Update net boxes                                 1.43%  50.87 sec  50.88 sec  0.01 sec  0.02 sec 
[11/15 00:02:44    160s] (I)       | +-Update timing                                    0.00%  50.88 sec  50.88 sec  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)       +-Postprocess design                                 0.10%  50.88 sec  50.88 sec  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)      ========================== Summary by functions ==========================
[11/15 00:02:44    160s] (I)       Lv  Step                                           %      Real       CPU 
[11/15 00:02:44    160s] (I)      --------------------------------------------------------------------------
[11/15 00:02:44    160s] (I)        0  Early Global Route kernel                100.00%  0.47 sec  1.00 sec 
[11/15 00:02:44    160s] (I)        1  Global Routing                            47.29%  0.22 sec  0.45 sec 
[11/15 00:02:44    160s] (I)        1  Import and model                          25.37%  0.12 sec  0.13 sec 
[11/15 00:02:44    160s] (I)        1  Track Assignment (8T)                     11.68%  0.06 sec  0.27 sec 
[11/15 00:02:44    160s] (I)        1  Export                                     9.12%  0.04 sec  0.11 sec 
[11/15 00:02:44    160s] (I)        1  Export cong map                            4.52%  0.02 sec  0.02 sec 
[11/15 00:02:44    160s] (I)        1  Extract Global 3D Wires                    0.78%  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)        1  Postprocess design                         0.10%  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)        2  Net group 1                               42.48%  0.20 sec  0.43 sec 
[11/15 00:02:44    160s] (I)        2  Create route DB                           14.15%  0.07 sec  0.07 sec 
[11/15 00:02:44    160s] (I)        2  Track Assignment Kernel                   11.09%  0.05 sec  0.27 sec 
[11/15 00:02:44    160s] (I)        2  Create place DB                            5.98%  0.03 sec  0.03 sec 
[11/15 00:02:44    160s] (I)        2  Export DB wires                            4.29%  0.02 sec  0.07 sec 
[11/15 00:02:44    160s] (I)        2  Report wirelength                          3.24%  0.02 sec  0.02 sec 
[11/15 00:02:44    160s] (I)        2  Create route kernel                        3.22%  0.02 sec  0.02 sec 
[11/15 00:02:44    160s] (I)        2  Initialization                             1.69%  0.01 sec  0.01 sec 
[11/15 00:02:44    160s] (I)        2  Read aux data                              1.55%  0.01 sec  0.01 sec 
[11/15 00:02:44    160s] (I)        2  Update net boxes                           1.43%  0.01 sec  0.02 sec 
[11/15 00:02:44    160s] (I)        2  Export 2D cong map                         0.68%  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)        2  Others data preparation                    0.01%  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)        2  Free Memory                                0.00%  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)        2  Update timing                              0.00%  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)        3  Phase 1l                                  14.23%  0.07 sec  0.21 sec 
[11/15 00:02:44    160s] (I)        3  Import route data (8T)                    14.09%  0.07 sec  0.07 sec 
[11/15 00:02:44    160s] (I)        3  Phase 1a                                   8.19%  0.04 sec  0.09 sec 
[11/15 00:02:44    160s] (I)        3  Import place data                          5.96%  0.03 sec  0.03 sec 
[11/15 00:02:44    160s] (I)        3  Phase 1b                                   5.94%  0.03 sec  0.06 sec 
[11/15 00:02:44    160s] (I)        3  Generate topology (8T)                     4.08%  0.02 sec  0.02 sec 
[11/15 00:02:44    160s] (I)        3  Export all nets (8T)                       3.32%  0.02 sec  0.06 sec 
[11/15 00:02:44    160s] (I)        3  Phase 1c                                   2.44%  0.01 sec  0.01 sec 
[11/15 00:02:44    160s] (I)        3  Phase 1d                                   1.52%  0.01 sec  0.01 sec 
[11/15 00:02:44    160s] (I)        3  Phase 1e                                   1.28%  0.01 sec  0.01 sec 
[11/15 00:02:44    160s] (I)        3  Set wire vias (8T)                         0.58%  0.00 sec  0.01 sec 
[11/15 00:02:44    160s] (I)        4  Layer assignment (8T)                     12.37%  0.06 sec  0.20 sec 
[11/15 00:02:44    160s] (I)        4  Model blockage capacity                   10.26%  0.05 sec  0.05 sec 
[11/15 00:02:44    160s] (I)        4  Pattern routing (8T)                       5.43%  0.03 sec  0.07 sec 
[11/15 00:02:44    160s] (I)        4  Read nets                                  4.12%  0.02 sec  0.02 sec 
[11/15 00:02:44    160s] (I)        4  Monotonic routing (8T)                     3.83%  0.02 sec  0.05 sec 
[11/15 00:02:44    160s] (I)        4  Two level Routing                          2.42%  0.01 sec  0.01 sec 
[11/15 00:02:44    160s] (I)        4  Read instances and placement               1.83%  0.01 sec  0.01 sec 
[11/15 00:02:44    160s] (I)        4  Pattern Routing Avoiding Blockages         1.50%  0.01 sec  0.01 sec 
[11/15 00:02:44    160s] (I)        4  Detoured routing (8T)                      1.49%  0.01 sec  0.01 sec 
[11/15 00:02:44    160s] (I)        4  Read blockages ( Layer 2-5 )               1.25%  0.01 sec  0.01 sec 
[11/15 00:02:44    160s] (I)        4  Route legalization                         1.07%  0.01 sec  0.01 sec 
[11/15 00:02:44    160s] (I)        4  Add via demand to 2D                       1.05%  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)        4  Initialize 3D grid graph                   0.68%  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)        4  Read prerouted                             0.41%  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)        4  Set up via pillars                         0.01%  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)        4  Read blackboxes                            0.00%  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)        5  Initialize 3D capacity                     9.65%  0.05 sec  0.05 sec 
[11/15 00:02:44    160s] (I)        5  Two Level Routing (Regular)                1.21%  0.01 sec  0.01 sec 
[11/15 00:02:44    160s] (I)        5  Legalize Blockage Violations               0.59%  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)        5  Two Level Routing (Strong)                 0.58%  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)        5  Read PG blockages                          0.54%  0.00 sec  0.01 sec 
[11/15 00:02:44    160s] (I)        5  Read instance blockages                    0.52%  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)        5  Legalize Reach Aware Violations            0.43%  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)        5  Two Level Routing ( Reach Aware Clean )    0.25%  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)        5  Read halo blockages                        0.01%  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)        5  Read clock blockages                       0.00%  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)        5  Read other blockages                       0.00%  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)        5  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)        5  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] (I)        6  Allocate memory for PG via list            0.01%  0.00 sec  0.00 sec 
[11/15 00:02:44    160s] Running post-eGR process
[11/15 00:02:44    160s] Extraction called for design 'fpga_top' of instances=10128 and nets=12492 using extraction engine 'preRoute' .
[11/15 00:02:44    160s] PreRoute RC Extraction called for design fpga_top.
[11/15 00:02:44    160s] RC Extraction called in multi-corner(1) mode.
[11/15 00:02:44    160s] RCMode: PreRoute
[11/15 00:02:44    160s]       RC Corner Indexes            0   
[11/15 00:02:44    160s] Capacitance Scaling Factor   : 1.00000 
[11/15 00:02:44    160s] Resistance Scaling Factor    : 1.00000 
[11/15 00:02:44    160s] Clock Cap. Scaling Factor    : 1.00000 
[11/15 00:02:44    160s] Clock Res. Scaling Factor    : 1.00000 
[11/15 00:02:44    160s] Shrink Factor                : 1.00000
[11/15 00:02:44    160s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/15 00:02:44    160s] Using Quantus QRC technology file ...
[11/15 00:02:44    160s] eee: Trim Metal Layers: { }
[11/15 00:02:44    160s] eee: RC Grid Memory allocated=168540
[11/15 00:02:44    161s] eee: LayerId=1 widthSet size=1
[11/15 00:02:44    161s] eee: LayerId=2 widthSet size=1
[11/15 00:02:44    161s] eee: LayerId=3 widthSet size=1
[11/15 00:02:44    161s] eee: LayerId=4 widthSet size=1
[11/15 00:02:44    161s] eee: LayerId=5 widthSet size=1
[11/15 00:02:44    161s] eee: Total RC Grid memory=168540
[11/15 00:02:44    161s] Updating RC grid for preRoute extraction ...
[11/15 00:02:44    161s] eee: Metal Layers Info:
[11/15 00:02:44    161s] eee: L: met1 met2 met3 met4 met5
[11/15 00:02:44    161s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/15 00:02:44    161s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/15 00:02:44    161s] eee: pegSigSF=1.070000
[11/15 00:02:44    161s] Initializing multi-corner resistance tables ...
[11/15 00:02:44    161s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/15 00:02:44    161s] eee: l=2 avDens=0.063887 usedTrk=5347.953145 availTrk=83710.104745 sigTrk=5347.953145
[11/15 00:02:44    161s] eee: l=3 avDens=0.069429 usedTrk=5415.846145 availTrk=78006.000031 sigTrk=5415.846145
[11/15 00:02:44    161s] eee: l=4 avDens=0.032618 usedTrk=2812.773428 availTrk=86233.800941 sigTrk=2812.773428
[11/15 00:02:44    161s] eee: l=5 avDens=0.144491 usedTrk=1049.978309 availTrk=7266.731751 sigTrk=1049.978309
[11/15 00:02:44    161s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/15 00:02:44    161s] eee: LAM-FP: thresh=1 ; dimX=4605.793478 ; dimY=4605.793478 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[11/15 00:02:44    161s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.297677 uaWl=1.000000 uaWlH=0.133100 aWlH=0.000000 lMod=0 pMax=0.840100 pMod=81 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[11/15 00:02:44    161s] eee: NetCapCache creation started. (Current Mem: 3368.926M) 
[11/15 00:02:44    161s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 3368.926M) 
[11/15 00:02:44    161s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3368.926M)
[11/15 00:02:44    161s] Cell fpga_top LLGs are deleted
[11/15 00:02:44    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:44    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:44    161s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3368.9M, EPOCH TIME: 1731625364.877151
[11/15 00:02:44    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:44    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:44    161s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3368.9M, EPOCH TIME: 1731625364.877461
[11/15 00:02:44    161s] Max number of tech site patterns supported in site array is 256.
[11/15 00:02:44    161s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'ENC_CORE_0', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
**WARN: (IMPSP-15601):	Site 'CoreSite' will allow X-flip for cells with X-symmetry in lef because this site is endcap only.
[11/15 00:02:44    161s] Core basic site is CoreSite
[11/15 00:02:44    161s] After signature check, allow fast init is true, keep pre-filter is true.
[11/15 00:02:44    161s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/15 00:02:44    161s] Fast DP-INIT is on for default
[11/15 00:02:44    161s] Atter site array init, number of instance map data is 0.
[11/15 00:02:44    161s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.018, REAL:0.008, MEM:3368.9M, EPOCH TIME: 1731625364.885363
[11/15 00:02:44    161s] 
[11/15 00:02:44    161s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:02:44    161s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.023, REAL:0.012, MEM:3368.9M, EPOCH TIME: 1731625364.889548
[11/15 00:02:44    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:44    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:44    161s] Starting delay calculation for Setup views
[11/15 00:02:44    161s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/15 00:02:44    161s] #################################################################################
[11/15 00:02:44    161s] # Design Stage: PreRoute
[11/15 00:02:44    161s] # Design Name: fpga_top
[11/15 00:02:44    161s] # Design Mode: 130nm
[11/15 00:02:44    161s] # Analysis Mode: MMMC Non-OCV 
[11/15 00:02:44    161s] # Parasitics Mode: No SPEF/RCDB 
[11/15 00:02:44    161s] # Signoff Settings: SI Off 
[11/15 00:02:44    161s] #################################################################################
[11/15 00:02:45    161s] Topological Sorting (REAL = 0:00:00.0, MEM = 3459.6M, InitMEM = 3455.6M)
[11/15 00:02:45    161s] Calculate delays in BcWc mode...
[11/15 00:02:45    161s] Start delay calculation (fullDC) (8 T). (MEM=3468.14)
[11/15 00:02:45    162s] Start AAE Lib Loading. (MEM=3479.66)
[11/15 00:02:45    162s] End AAE Lib Loading. (MEM=3517.82 CPU=0:00:00.0 Real=0:00:00.0)
[11/15 00:02:45    162s] End AAE Lib Interpolated Model. (MEM=3517.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 00:02:45    165s] Total number of fetched objects 11986
[11/15 00:02:45    165s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/15 00:02:45    165s] End delay calculation. (MEM=3997 CPU=0:00:03.3 REAL=0:00:00.0)
[11/15 00:02:45    165s] End delay calculation (fullDC). (MEM=3997 CPU=0:00:03.8 REAL=0:00:00.0)
[11/15 00:02:45    165s] *** CDM Built up (cpu=0:00:04.6  real=0:00:01.0  mem= 3997.0M) ***
[11/15 00:02:46    166s] *** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:02.0 totSessionCpu=0:02:46 mem=3965.0M)
[11/15 00:02:46    166s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.014  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1501   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     26 (26)      |   -0.103   |     26 (26)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.929%
------------------------------------------------------------------

[11/15 00:02:46    166s] **optDesign ... cpu = 0:00:07, real = 0:00:27, mem = 2567.4M, totSessionCpu=0:02:47 **
[11/15 00:02:46    166s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.3/0:00:26.5 (0.3), totSession cpu/real = 0:02:46.6/0:05:06.5 (0.5), mem = 3594.0M
[11/15 00:02:46    166s] 
[11/15 00:02:46    166s] =============================================================================================
[11/15 00:02:46    166s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             22.33-s094_1
[11/15 00:02:46    166s] =============================================================================================
[11/15 00:02:46    166s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 00:02:46    166s] ---------------------------------------------------------------------------------------------
[11/15 00:02:46    166s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:46    166s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.1 % )     0:00:01.3 /  0:00:05.5    4.3
[11/15 00:02:46    166s] [ DrvReport              ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.2    2.5
[11/15 00:02:46    166s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:46    166s] [ LibAnalyzerInit        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:46    166s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:46    166s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:46    166s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.5
[11/15 00:02:46    166s] [ EarlyGlobalRoute       ]      1   0:00:00.5  (   1.8 % )     0:00:00.5 /  0:00:01.0    2.1
[11/15 00:02:46    166s] [ ExtractRC              ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.3
[11/15 00:02:46    166s] [ FullDelayCalc          ]      1   0:00:00.9  (   3.4 % )     0:00:00.9 /  0:00:04.6    5.1
[11/15 00:02:46    166s] [ TimingUpdate           ]      1   0:00:00.3  (   0.9 % )     0:00:01.1 /  0:00:05.2    4.6
[11/15 00:02:46    166s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.0
[11/15 00:02:46    166s] [ MISC                   ]          0:00:24.6  (  92.8 % )     0:00:24.6 /  0:00:00.6    0.0
[11/15 00:02:46    166s] ---------------------------------------------------------------------------------------------
[11/15 00:02:46    166s]  InitOpt #1 TOTAL                   0:00:26.5  ( 100.0 % )     0:00:26.5 /  0:00:07.3    0.3
[11/15 00:02:46    166s] ---------------------------------------------------------------------------------------------
[11/15 00:02:46    166s] 
[11/15 00:02:46    166s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/15 00:02:46    166s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/15 00:02:46    166s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:47 mem=3594.0M
[11/15 00:02:46    166s] OPERPROF: Starting DPlace-Init at level 1, MEM:3594.0M, EPOCH TIME: 1731625366.135986
[11/15 00:02:46    166s] Processing tracks to init pin-track alignment.
[11/15 00:02:46    166s] z: 2, totalTracks: 1
[11/15 00:02:46    166s] z: 4, totalTracks: 1
[11/15 00:02:46    166s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/15 00:02:46    166s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3594.0M, EPOCH TIME: 1731625366.139951
[11/15 00:02:46    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:46    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:46    166s] **Info: (IMPSP-307): Design contains fractional 128 cells.
[11/15 00:02:46    166s] 
[11/15 00:02:46    166s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:02:46    166s] OPERPROF:     Starting CMU at level 3, MEM:3594.0M, EPOCH TIME: 1731625366.145731
[11/15 00:02:46    166s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3594.0M, EPOCH TIME: 1731625366.146182
[11/15 00:02:46    166s] 
[11/15 00:02:46    166s] Bad Lib Cell Checking (CMU) is done! (0)
[11/15 00:02:46    166s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.008, MEM:3594.0M, EPOCH TIME: 1731625366.147521
[11/15 00:02:46    166s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3594.0M, EPOCH TIME: 1731625366.147565
[11/15 00:02:46    166s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3594.0M, EPOCH TIME: 1731625366.147728
[11/15 00:02:46    166s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3594.0MB).
[11/15 00:02:46    166s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.013, MEM:3594.0M, EPOCH TIME: 1731625366.148706
[11/15 00:02:46    166s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:47 mem=3594.0M
[11/15 00:02:46    166s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3594.0M, EPOCH TIME: 1731625366.163020
[11/15 00:02:46    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:46    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:46    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:46    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:46    166s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.032, REAL:0.014, MEM:3594.0M, EPOCH TIME: 1731625366.176535
[11/15 00:02:46    166s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/15 00:02:46    166s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:47 mem=3594.0M
[11/15 00:02:46    166s] OPERPROF: Starting DPlace-Init at level 1, MEM:3594.0M, EPOCH TIME: 1731625366.176913
[11/15 00:02:46    166s] Processing tracks to init pin-track alignment.
[11/15 00:02:46    166s] z: 2, totalTracks: 1
[11/15 00:02:46    166s] z: 4, totalTracks: 1
[11/15 00:02:46    166s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/15 00:02:46    166s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3594.0M, EPOCH TIME: 1731625366.180516
[11/15 00:02:46    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:46    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:46    166s] **Info: (IMPSP-307): Design contains fractional 128 cells.
[11/15 00:02:46    166s] 
[11/15 00:02:46    166s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:02:46    166s] OPERPROF:     Starting CMU at level 3, MEM:3594.0M, EPOCH TIME: 1731625366.186036
[11/15 00:02:46    166s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3594.0M, EPOCH TIME: 1731625366.186495
[11/15 00:02:46    166s] 
[11/15 00:02:46    166s] Bad Lib Cell Checking (CMU) is done! (0)
[11/15 00:02:46    166s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.007, MEM:3594.0M, EPOCH TIME: 1731625366.187806
[11/15 00:02:46    166s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3594.0M, EPOCH TIME: 1731625366.187849
[11/15 00:02:46    166s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3594.0M, EPOCH TIME: 1731625366.187988
[11/15 00:02:46    166s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3594.0MB).
[11/15 00:02:46    166s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.012, MEM:3594.0M, EPOCH TIME: 1731625366.188951
[11/15 00:02:46    166s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:47 mem=3594.0M
[11/15 00:02:46    166s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3594.0M, EPOCH TIME: 1731625366.202783
[11/15 00:02:46    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:46    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:46    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:46    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:46    166s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.034, REAL:0.012, MEM:3594.0M, EPOCH TIME: 1731625366.214548
[11/15 00:02:46    166s] *** Starting optimizing excluded clock nets MEM= 3594.0M) ***
[11/15 00:02:46    166s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3594.0M) ***
[11/15 00:02:46    166s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[11/15 00:02:46    166s] Begin: GigaOpt Route Type Constraints Refinement
[11/15 00:02:46    166s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:46.7/0:05:06.6 (0.5), mem = 3594.0M
[11/15 00:02:46    166s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.274775.1
[11/15 00:02:46    166s] ### Creating RouteCongInterface, started
[11/15 00:02:46    166s] 
[11/15 00:02:46    166s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[11/15 00:02:46    166s] 
[11/15 00:02:46    166s] #optDebug: {0, 1.000}
[11/15 00:02:46    166s] ### Creating RouteCongInterface, finished
[11/15 00:02:46    166s] Updated routing constraints on 0 nets.
[11/15 00:02:46    166s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.274775.1
[11/15 00:02:46    166s] Bottom Preferred Layer:
[11/15 00:02:46    166s]     None
[11/15 00:02:46    166s] Via Pillar Rule:
[11/15 00:02:46    166s]     None
[11/15 00:02:46    166s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.6), totSession cpu/real = 0:02:46.8/0:05:06.6 (0.5), mem = 3594.0M
[11/15 00:02:46    166s] 
[11/15 00:02:46    166s] =============================================================================================
[11/15 00:02:46    166s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 22.33-s094_1
[11/15 00:02:46    166s] =============================================================================================
[11/15 00:02:46    166s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 00:02:46    166s] ---------------------------------------------------------------------------------------------
[11/15 00:02:46    166s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  47.4 % )     0:00:00.0 /  0:00:00.1    2.2
[11/15 00:02:46    166s] [ MISC                   ]          0:00:00.0  (  52.6 % )     0:00:00.0 /  0:00:00.0    1.1
[11/15 00:02:46    166s] ---------------------------------------------------------------------------------------------
[11/15 00:02:46    166s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.6
[11/15 00:02:46    166s] ---------------------------------------------------------------------------------------------
[11/15 00:02:46    166s] 
[11/15 00:02:46    166s] End: GigaOpt Route Type Constraints Refinement
[11/15 00:02:46    166s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[11/15 00:02:46    167s] The useful skew maximum allowed delay is: 0.3
[11/15 00:02:46    167s] Deleting Lib Analyzer.
[11/15 00:02:46    167s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:47.8/0:05:07.0 (0.5), mem = 3565.0M
[11/15 00:02:46    167s] Info: 39 io nets excluded
[11/15 00:02:46    167s] Info: 2 clock nets excluded from IPO operation.
[11/15 00:02:46    167s] ### Creating LA Mngr. totSessionCpu=0:02:48 mem=3565.0M
[11/15 00:02:46    167s] ### Creating LA Mngr, finished. totSessionCpu=0:02:48 mem=3565.0M
[11/15 00:02:46    167s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/15 00:02:46    167s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.274775.2
[11/15 00:02:46    167s] 
[11/15 00:02:46    167s] Creating Lib Analyzer ...
[11/15 00:02:46    167s] Total number of usable buffers from Lib Analyzer: 0 ()
[11/15 00:02:46    167s] Total number of usable inverters from Lib Analyzer: 0 ()
[11/15 00:02:46    167s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/15 00:02:46    167s] 
[11/15 00:02:46    167s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/15 00:02:46    167s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:48 mem=3565.0M
[11/15 00:02:46    167s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:48 mem=3565.0M
[11/15 00:02:46    167s] Creating Lib Analyzer, finished. 
[11/15 00:02:46    167s] 
[11/15 00:02:46    167s] Active Setup views: VIEW_SETUP 
[11/15 00:02:46    167s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3565.0M, EPOCH TIME: 1731625366.675935
[11/15 00:02:46    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:46    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:46    167s] 
[11/15 00:02:46    167s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:02:46    167s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.007, MEM:3565.0M, EPOCH TIME: 1731625366.683319
[11/15 00:02:46    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:46    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:46    167s] [oiPhyDebug] optDemand 1546553028800.00, spDemand 216621028800.00.
[11/15 00:02:46    167s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10128
[11/15 00:02:46    167s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/15 00:02:46    167s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:48 mem=3565.0M
[11/15 00:02:46    167s] OPERPROF: Starting DPlace-Init at level 1, MEM:3565.0M, EPOCH TIME: 1731625366.689771
[11/15 00:02:46    167s] Processing tracks to init pin-track alignment.
[11/15 00:02:46    167s] z: 2, totalTracks: 1
[11/15 00:02:46    167s] z: 4, totalTracks: 1
[11/15 00:02:46    167s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/15 00:02:46    167s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3565.0M, EPOCH TIME: 1731625366.693362
[11/15 00:02:46    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:46    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:46    167s] **Info: (IMPSP-307): Design contains fractional 128 cells.
[11/15 00:02:46    167s] 
[11/15 00:02:46    167s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:02:46    167s] OPERPROF:     Starting CMU at level 3, MEM:3565.0M, EPOCH TIME: 1731625366.698780
[11/15 00:02:46    167s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3565.0M, EPOCH TIME: 1731625366.699214
[11/15 00:02:46    167s] 
[11/15 00:02:46    167s] Bad Lib Cell Checking (CMU) is done! (0)
[11/15 00:02:46    167s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.007, MEM:3565.0M, EPOCH TIME: 1731625366.700551
[11/15 00:02:46    167s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3565.0M, EPOCH TIME: 1731625366.700595
[11/15 00:02:46    167s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3565.0M, EPOCH TIME: 1731625366.700749
[11/15 00:02:46    167s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3565.0MB).
[11/15 00:02:46    167s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.012, MEM:3565.0M, EPOCH TIME: 1731625366.701713
[11/15 00:02:46    167s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/15 00:02:46    167s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10128
[11/15 00:02:46    167s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:48 mem=3597.0M
[11/15 00:02:46    168s] 
[11/15 00:02:46    168s] Footprint cell information for calculating maxBufDist
[11/15 00:02:46    168s] *info: There are 0 candidate Buffer cell
[11/15 00:02:46    168s] *info: There are 0 candidate Inverter cell
[11/15 00:02:46    168s] #optDebug: Start CG creation (mem=3597.0M)
[11/15 00:02:46    168s]  ...initializing CG ToF 2147483.6470um
[11/15 00:02:46    168s] (cpu=0:00:00.1, mem=3643.9M)
[11/15 00:02:46    168s]  ...processing cgPrt (cpu=0:00:00.1, mem=3643.9M)
[11/15 00:02:46    168s]  ...processing cgEgp (cpu=0:00:00.1, mem=3643.9M)
[11/15 00:02:46    168s]  ...processing cgPbk (cpu=0:00:00.1, mem=3643.9M)
[11/15 00:02:46    168s]  ...processing cgNrb(cpu=0:00:00.1, mem=3643.9M)
[11/15 00:02:46    168s]  ...processing cgObs (cpu=0:00:00.1, mem=3643.9M)
[11/15 00:02:46    168s]  ...processing cgCon (cpu=0:00:00.1, mem=3643.9M)
[11/15 00:02:46    168s]  ...processing cgPdm (cpu=0:00:00.1, mem=3643.9M)
[11/15 00:02:46    168s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3643.9M)
[11/15 00:02:46    168s] ### Creating RouteCongInterface, started
[11/15 00:02:46    168s] 
[11/15 00:02:46    168s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[11/15 00:02:46    168s] 
[11/15 00:02:46    168s] #optDebug: {0, 1.000}
[11/15 00:02:46    168s] ### Creating RouteCongInterface, finished
[11/15 00:02:46    168s] {MG  {4 0 4.8 0.483889} }
[11/15 00:02:46    168s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4004.5M, EPOCH TIME: 1731625366.864383
[11/15 00:02:46    168s] Found 0 hard placement blockage before merging.
[11/15 00:02:46    168s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4004.5M, EPOCH TIME: 1731625366.864522
[11/15 00:02:46    168s] 
[11/15 00:02:46    168s] Netlist preparation processing... 
[11/15 00:02:46    168s] Removed 0 instance
[11/15 00:02:46    168s] *info: Marking 0 isolation instances dont touch
[11/15 00:02:46    168s] *info: Marking 0 level shifter instances dont touch
[11/15 00:02:46    168s] Deleting 0 temporary hard placement blockage(s).
[11/15 00:02:46    168s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10128
[11/15 00:02:46    168s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4261.7M, EPOCH TIME: 1731625366.939305
[11/15 00:02:46    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20160).
[11/15 00:02:46    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:46    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:46    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:46    168s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.036, REAL:0.017, MEM:3614.7M, EPOCH TIME: 1731625366.956633
[11/15 00:02:46    168s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.274775.2
[11/15 00:02:46    168s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.3 (2.0), totSession cpu/real = 0:02:48.4/0:05:07.3 (0.5), mem = 3614.7M
[11/15 00:02:46    168s] 
[11/15 00:02:46    168s] =============================================================================================
[11/15 00:02:46    168s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     22.33-s094_1
[11/15 00:02:46    168s] =============================================================================================
[11/15 00:02:46    168s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 00:02:46    168s] ---------------------------------------------------------------------------------------------
[11/15 00:02:46    168s] [ LibAnalyzerInit        ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:46    168s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:46    168s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  13.1 % )     0:00:00.1 /  0:00:00.2    2.9
[11/15 00:02:46    168s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   8.4 % )     0:00:00.0 /  0:00:00.0    0.8
[11/15 00:02:46    168s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  11.1 % )     0:00:00.0 /  0:00:00.1    2.0
[11/15 00:02:46    168s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  26.4 % )     0:00:00.1 /  0:00:00.1    1.0
[11/15 00:02:46    168s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.2    5.9
[11/15 00:02:46    168s] [ IncrDelayCalc          ]      1   0:00:00.0  (   8.5 % )     0:00:00.0 /  0:00:00.2    7.3
[11/15 00:02:46    168s] [ DetailPlaceInit        ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    1.7
[11/15 00:02:46    168s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:46    168s] [ MISC                   ]          0:00:00.1  (  24.9 % )     0:00:00.1 /  0:00:00.1    1.4
[11/15 00:02:46    168s] ---------------------------------------------------------------------------------------------
[11/15 00:02:46    168s]  SimplifyNetlist #1 TOTAL           0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.6    2.0
[11/15 00:02:46    168s] ---------------------------------------------------------------------------------------------
[11/15 00:02:46    168s] 
[11/15 00:02:46    168s] Running new flow changes for HFN
[11/15 00:02:46    168s] Begin: GigaOpt high fanout net optimization
[11/15 00:02:46    168s] GigaOpt HFN: use maxLocalDensity 1.2
[11/15 00:02:46    168s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/15 00:02:46    168s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:48.4/0:05:07.3 (0.5), mem = 3614.7M
[11/15 00:02:46    168s] Info: 39 io nets excluded
[11/15 00:02:46    168s] Info: 2 clock nets excluded from IPO operation.
[11/15 00:02:46    168s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.274775.3
[11/15 00:02:46    168s] 
[11/15 00:02:46    168s] Active Setup views: VIEW_SETUP 
[11/15 00:02:46    168s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/15 00:02:46    168s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3614.7M, EPOCH TIME: 1731625366.985373
[11/15 00:02:46    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:46    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:46    168s] 
[11/15 00:02:46    168s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:02:46    168s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.009, MEM:3614.7M, EPOCH TIME: 1731625366.994601
[11/15 00:02:47    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    168s] [oiPhyDebug] optDemand 1546553028800.00, spDemand 216621028800.00.
[11/15 00:02:47    168s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10128
[11/15 00:02:47    168s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/15 00:02:47    168s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:48 mem=3614.7M
[11/15 00:02:47    168s] OPERPROF: Starting DPlace-Init at level 1, MEM:3614.7M, EPOCH TIME: 1731625367.001050
[11/15 00:02:47    168s] Processing tracks to init pin-track alignment.
[11/15 00:02:47    168s] z: 2, totalTracks: 1
[11/15 00:02:47    168s] z: 4, totalTracks: 1
[11/15 00:02:47    168s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/15 00:02:47    168s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3614.7M, EPOCH TIME: 1731625367.004683
[11/15 00:02:47    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    168s] **Info: (IMPSP-307): Design contains fractional 128 cells.
[11/15 00:02:47    168s] 
[11/15 00:02:47    168s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:02:47    168s] OPERPROF:     Starting CMU at level 3, MEM:3614.7M, EPOCH TIME: 1731625367.010090
[11/15 00:02:47    168s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3614.7M, EPOCH TIME: 1731625367.010558
[11/15 00:02:47    168s] 
[11/15 00:02:47    168s] Bad Lib Cell Checking (CMU) is done! (0)
[11/15 00:02:47    168s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.007, MEM:3614.7M, EPOCH TIME: 1731625367.011879
[11/15 00:02:47    168s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3614.7M, EPOCH TIME: 1731625367.011923
[11/15 00:02:47    168s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3614.7M, EPOCH TIME: 1731625367.012062
[11/15 00:02:47    168s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=3614.7MB).
[11/15 00:02:47    168s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.012, MEM:3614.7M, EPOCH TIME: 1731625367.013030
[11/15 00:02:47    168s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/15 00:02:47    168s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10128
[11/15 00:02:47    168s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:49 mem=3614.7M
[11/15 00:02:47    168s] ### Creating RouteCongInterface, started
[11/15 00:02:47    168s] 
[11/15 00:02:47    168s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[11/15 00:02:47    168s] 
[11/15 00:02:47    168s] #optDebug: {0, 1.000}
[11/15 00:02:47    168s] ### Creating RouteCongInterface, finished
[11/15 00:02:47    168s] {MG  {4 0 4.8 0.483889} }
[11/15 00:02:47    168s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[11/15 00:02:47    168s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[11/15 00:02:47    168s] AoF 2147483.6470um
[11/15 00:02:47    168s] AoF 2147483.6470um
[11/15 00:02:47    168s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 00:02:47    168s] [GPS-DRV] Optimizer inputs ============================= 
[11/15 00:02:47    168s] [GPS-DRV] drvFixingStage: Large Scale
[11/15 00:02:47    168s] [GPS-DRV] costLowerBound: 0.1
[11/15 00:02:47    168s] [GPS-DRV] setupTNSCost  : 0
[11/15 00:02:47    168s] [GPS-DRV] maxIter       : 1
[11/15 00:02:47    168s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[11/15 00:02:47    168s] [GPS-DRV] Optimizer parameters ============================= 
[11/15 00:02:47    168s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[11/15 00:02:47    168s] [GPS-DRV] maxDensity (design): 0.95
[11/15 00:02:47    168s] [GPS-DRV] maxLocalDensity: 1.2
[11/15 00:02:47    168s] [GPS-DRV] MaxBufDistForPlaceBlk: 0um
[11/15 00:02:47    168s] [GPS-DRV] Dflt RT Characteristic Length -2.14748e+06um AoF 2.14748e+06um x 1
[11/15 00:02:47    168s] [GPS-DRV] All active and enabled setup views
[11/15 00:02:47    168s] [GPS-DRV]     VIEW_SETUP
[11/15 00:02:47    168s] [GPS-DRV] maxTran off
[11/15 00:02:47    168s] [GPS-DRV] maxCap off
[11/15 00:02:47    168s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/15 00:02:47    168s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[11/15 00:02:47    168s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[11/15 00:02:47    168s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4004.4M, EPOCH TIME: 1731625367.102702
[11/15 00:02:47    168s] Found 0 hard placement blockage before merging.
[11/15 00:02:47    168s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4004.4M, EPOCH TIME: 1731625367.102820
[11/15 00:02:47    168s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[11/15 00:02:47    168s] [GPS-DRV] ROI - unit(Area: 1; LeakageP: 2.14748e+09; DynamicP: 2.14748e+09)DBU
[11/15 00:02:47    168s] +---------+---------+--------+--------+------------+--------+
[11/15 00:02:47    168s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/15 00:02:47    168s] +---------+---------+--------+--------+------------+--------+
[11/15 00:02:47    168s] |    8.93%|        -|   0.000|   0.000|   0:00:00.0| 4004.4M|
[11/15 00:02:47    168s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 00:02:47    168s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 00:02:47    168s] |    8.93%|        -|   0.000|   0.000|   0:00:00.0| 4006.4M|
[11/15 00:02:47    168s] +---------+---------+--------+--------+------------+--------+
[11/15 00:02:47    168s] 
[11/15 00:02:47    168s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4006.4M) ***
[11/15 00:02:47    168s] 
[11/15 00:02:47    168s] ###############################################################################
[11/15 00:02:47    168s] #
[11/15 00:02:47    168s] #  Large fanout net report:  
[11/15 00:02:47    168s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[11/15 00:02:47    168s] #     - current density: 8.93
[11/15 00:02:47    168s] #
[11/15 00:02:47    168s] #  List of high fanout nets:
[11/15 00:02:47    168s] #        Net(1):  pReset[0]: (fanouts = 1458)
[11/15 00:02:47    168s] #                   - multi-driver net with 2 drivers
[11/15 00:02:47    168s] #                   - Ignored for optimization
[11/15 00:02:47    168s] #
[11/15 00:02:47    168s] ###############################################################################
[11/15 00:02:47    168s] Bottom Preferred Layer:
[11/15 00:02:47    168s]     None
[11/15 00:02:47    168s] Via Pillar Rule:
[11/15 00:02:47    168s]     None
[11/15 00:02:47    168s] 
[11/15 00:02:47    168s] 
[11/15 00:02:47    168s] =======================================================================
[11/15 00:02:47    168s]                 Reasons for remaining drv violations
[11/15 00:02:47    168s] =======================================================================
[11/15 00:02:47    168s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[11/15 00:02:47    168s] 
[11/15 00:02:47    168s] Deleting 0 temporary hard placement blockage(s).
[11/15 00:02:47    168s] Total-nets :: 10228, Stn-nets :: 32, ratio :: 0.312867 %, Total-len 514013, Stn-len 0
[11/15 00:02:47    168s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10128
[11/15 00:02:47    168s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3878.4M, EPOCH TIME: 1731625367.219412
[11/15 00:02:47    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20160).
[11/15 00:02:47    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    168s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.041, REAL:0.018, MEM:3615.4M, EPOCH TIME: 1731625367.237615
[11/15 00:02:47    168s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.274775.3
[11/15 00:02:47    168s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.3 (1.8), totSession cpu/real = 0:02:48.9/0:05:07.6 (0.5), mem = 3615.4M
[11/15 00:02:47    168s] 
[11/15 00:02:47    168s] =============================================================================================
[11/15 00:02:47    168s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              22.33-s094_1
[11/15 00:02:47    168s] =============================================================================================
[11/15 00:02:47    168s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 00:02:47    168s] ---------------------------------------------------------------------------------------------
[11/15 00:02:47    168s] [ SlackTraversorInit     ]      1   0:00:00.1  (  24.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/15 00:02:47    168s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:47    168s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  14.7 % )     0:00:00.1 /  0:00:00.2    3.0
[11/15 00:02:47    168s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   9.5 % )     0:00:00.0 /  0:00:00.0    1.1
[11/15 00:02:47    168s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  11.8 % )     0:00:00.0 /  0:00:00.1    2.1
[11/15 00:02:47    168s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:47    168s] [ OptimizationStep       ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    2.3
[11/15 00:02:47    168s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:47    168s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:47    168s] [ OptEval                ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:47    168s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:47    168s] [ DrvFindVioNets         ]      3   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    3.0
[11/15 00:02:47    168s] [ DetailPlaceInit        ]      1   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    1.7
[11/15 00:02:47    168s] [ MISC                   ]          0:00:00.1  (  29.8 % )     0:00:00.1 /  0:00:00.1    1.4
[11/15 00:02:47    168s] ---------------------------------------------------------------------------------------------
[11/15 00:02:47    168s]  DrvOpt #1 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.5    1.8
[11/15 00:02:47    168s] ---------------------------------------------------------------------------------------------
[11/15 00:02:47    168s] 
[11/15 00:02:47    168s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/15 00:02:47    168s] End: GigaOpt high fanout net optimization
[11/15 00:02:47    169s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/15 00:02:47    169s] Deleting Lib Analyzer.
[11/15 00:02:47    169s] Begin: GigaOpt DRV Optimization
[11/15 00:02:47    169s] Begin: Processing multi-driver nets
[11/15 00:02:47    169s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:49.0/0:05:07.7 (0.5), mem = 3615.4M
[11/15 00:02:47    169s] Info: 39 io nets excluded
[11/15 00:02:47    169s] Info: 2 clock nets excluded from IPO operation.
[11/15 00:02:47    169s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.274775.4
[11/15 00:02:47    169s] 
[11/15 00:02:47    169s] Active Setup views: VIEW_SETUP 
[11/15 00:02:47    169s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/15 00:02:47    169s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3615.4M, EPOCH TIME: 1731625367.340645
[11/15 00:02:47    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    169s] 
[11/15 00:02:47    169s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:02:47    169s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.007, MEM:3615.4M, EPOCH TIME: 1731625367.347834
[11/15 00:02:47    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    169s] [oiPhyDebug] optDemand 1546553028800.00, spDemand 216621028800.00.
[11/15 00:02:47    169s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10128
[11/15 00:02:47    169s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/15 00:02:47    169s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:49 mem=3615.4M
[11/15 00:02:47    169s] OPERPROF: Starting DPlace-Init at level 1, MEM:3615.4M, EPOCH TIME: 1731625367.354670
[11/15 00:02:47    169s] Processing tracks to init pin-track alignment.
[11/15 00:02:47    169s] z: 2, totalTracks: 1
[11/15 00:02:47    169s] z: 4, totalTracks: 1
[11/15 00:02:47    169s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/15 00:02:47    169s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3615.4M, EPOCH TIME: 1731625367.358288
[11/15 00:02:47    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    169s] **Info: (IMPSP-307): Design contains fractional 128 cells.
[11/15 00:02:47    169s] 
[11/15 00:02:47    169s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:02:47    169s] OPERPROF:     Starting CMU at level 3, MEM:3615.4M, EPOCH TIME: 1731625367.363845
[11/15 00:02:47    169s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3615.4M, EPOCH TIME: 1731625367.364283
[11/15 00:02:47    169s] 
[11/15 00:02:47    169s] Bad Lib Cell Checking (CMU) is done! (0)
[11/15 00:02:47    169s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.007, MEM:3615.4M, EPOCH TIME: 1731625367.365612
[11/15 00:02:47    169s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3615.4M, EPOCH TIME: 1731625367.365657
[11/15 00:02:47    169s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3615.4M, EPOCH TIME: 1731625367.365793
[11/15 00:02:47    169s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3615.4MB).
[11/15 00:02:47    169s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.012, MEM:3615.4M, EPOCH TIME: 1731625367.366762
[11/15 00:02:47    169s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/15 00:02:47    169s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10128
[11/15 00:02:47    169s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:49 mem=3615.4M
[11/15 00:02:47    169s] ### Creating RouteCongInterface, started
[11/15 00:02:47    169s] 
[11/15 00:02:47    169s] Creating Lib Analyzer ...
[11/15 00:02:47    169s] Total number of usable buffers from Lib Analyzer: 0 ()
[11/15 00:02:47    169s] Total number of usable inverters from Lib Analyzer: 0 ()
[11/15 00:02:47    169s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/15 00:02:47    169s] 
[11/15 00:02:47    169s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/15 00:02:47    169s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:49 mem=3615.4M
[11/15 00:02:47    169s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:49 mem=3615.4M
[11/15 00:02:47    169s] Creating Lib Analyzer, finished. 
[11/15 00:02:47    169s] 
[11/15 00:02:47    169s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[11/15 00:02:47    169s] 
[11/15 00:02:47    169s] #optDebug: {0, 1.000}
[11/15 00:02:47    169s] ### Creating RouteCongInterface, finished
[11/15 00:02:47    169s] {MG  {4 0 4.8 0.483889} }
[11/15 00:02:47    169s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[11/15 00:02:47    169s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[11/15 00:02:47    169s] AoF 2147483.6470um
[11/15 00:02:47    169s] AoF 2147483.6470um
[11/15 00:02:47    169s] Total-nets :: 10228, Stn-nets :: 32, ratio :: 0.312867 %, Total-len 514013, Stn-len 0
[11/15 00:02:47    169s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10128
[11/15 00:02:47    169s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3877.2M, EPOCH TIME: 1731625367.463378
[11/15 00:02:47    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    169s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.041, REAL:0.014, MEM:3616.2M, EPOCH TIME: 1731625367.477111
[11/15 00:02:47    169s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.274775.4
[11/15 00:02:47    169s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.2 (2.1), totSession cpu/real = 0:02:49.4/0:05:07.8 (0.6), mem = 3616.2M
[11/15 00:02:47    169s] 
[11/15 00:02:47    169s] =============================================================================================
[11/15 00:02:47    169s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              22.33-s094_1
[11/15 00:02:47    169s] =============================================================================================
[11/15 00:02:47    169s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 00:02:47    169s] ---------------------------------------------------------------------------------------------
[11/15 00:02:47    169s] [ LibAnalyzerInit        ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:47    169s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:47    169s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  25.6 % )     0:00:00.1 /  0:00:00.2    2.8
[11/15 00:02:47    169s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  21.0 % )     0:00:00.0 /  0:00:00.1    1.9
[11/15 00:02:47    169s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:47    169s] [ DetailPlaceInit        ]      1   0:00:00.0  (   7.6 % )     0:00:00.0 /  0:00:00.0    0.8
[11/15 00:02:47    169s] [ MISC                   ]          0:00:00.1  (  43.8 % )     0:00:00.1 /  0:00:00.1    1.6
[11/15 00:02:47    169s] ---------------------------------------------------------------------------------------------
[11/15 00:02:47    169s]  DrvOpt #2 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.3    2.1
[11/15 00:02:47    169s] ---------------------------------------------------------------------------------------------
[11/15 00:02:47    169s] 
[11/15 00:02:47    169s] End: Processing multi-driver nets
[11/15 00:02:47    169s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 8 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/15 00:02:47    169s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:49.4/0:05:07.8 (0.6), mem = 3616.2M
[11/15 00:02:47    169s] Info: 39 io nets excluded
[11/15 00:02:47    169s] Info: 2 clock nets excluded from IPO operation.
[11/15 00:02:47    169s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.274775.5
[11/15 00:02:47    169s] 
[11/15 00:02:47    169s] Active Setup views: VIEW_SETUP 
[11/15 00:02:47    169s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3616.2M, EPOCH TIME: 1731625367.499951
[11/15 00:02:47    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    169s] 
[11/15 00:02:47    169s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:02:47    169s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.008, MEM:3616.2M, EPOCH TIME: 1731625367.508272
[11/15 00:02:47    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    169s] [oiPhyDebug] optDemand 1546553028800.00, spDemand 216621028800.00.
[11/15 00:02:47    169s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10128
[11/15 00:02:47    169s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/15 00:02:47    169s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:49 mem=3616.2M
[11/15 00:02:47    169s] OPERPROF: Starting DPlace-Init at level 1, MEM:3616.2M, EPOCH TIME: 1731625367.514701
[11/15 00:02:47    169s] Processing tracks to init pin-track alignment.
[11/15 00:02:47    169s] z: 2, totalTracks: 1
[11/15 00:02:47    169s] z: 4, totalTracks: 1
[11/15 00:02:47    169s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/15 00:02:47    169s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3616.2M, EPOCH TIME: 1731625367.518382
[11/15 00:02:47    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    169s] **Info: (IMPSP-307): Design contains fractional 128 cells.
[11/15 00:02:47    169s] 
[11/15 00:02:47    169s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:02:47    169s] OPERPROF:     Starting CMU at level 3, MEM:3616.2M, EPOCH TIME: 1731625367.523826
[11/15 00:02:47    169s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3616.2M, EPOCH TIME: 1731625367.524265
[11/15 00:02:47    169s] 
[11/15 00:02:47    169s] Bad Lib Cell Checking (CMU) is done! (0)
[11/15 00:02:47    169s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.007, MEM:3616.2M, EPOCH TIME: 1731625367.525593
[11/15 00:02:47    169s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3616.2M, EPOCH TIME: 1731625367.525638
[11/15 00:02:47    169s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3616.2M, EPOCH TIME: 1731625367.525776
[11/15 00:02:47    169s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3616.2MB).
[11/15 00:02:47    169s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.012, MEM:3616.2M, EPOCH TIME: 1731625367.526744
[11/15 00:02:47    169s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/15 00:02:47    169s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10128
[11/15 00:02:47    169s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:50 mem=3616.2M
[11/15 00:02:47    169s] ### Creating RouteCongInterface, started
[11/15 00:02:47    169s] 
[11/15 00:02:47    169s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[11/15 00:02:47    169s] 
[11/15 00:02:47    169s] #optDebug: {0, 1.000}
[11/15 00:02:47    169s] ### Creating RouteCongInterface, finished
[11/15 00:02:47    169s] {MG  {4 0 4.8 0.483889} }
[11/15 00:02:47    169s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[11/15 00:02:47    169s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[11/15 00:02:47    169s] AoF 2147483.6470um
[11/15 00:02:47    169s] AoF 2147483.6470um
[11/15 00:02:47    169s] [GPS-DRV] Optimizer inputs ============================= 
[11/15 00:02:47    169s] [GPS-DRV] drvFixingStage: Large Scale
[11/15 00:02:47    169s] [GPS-DRV] costLowerBound: 0.1
[11/15 00:02:47    169s] [GPS-DRV] setupTNSCost  : 0
[11/15 00:02:47    169s] [GPS-DRV] maxIter       : 2
[11/15 00:02:47    169s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[11/15 00:02:47    169s] [GPS-DRV] Optimizer parameters ============================= 
[11/15 00:02:47    169s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[11/15 00:02:47    169s] [GPS-DRV] maxDensity (design): 0.95
[11/15 00:02:47    169s] [GPS-DRV] maxLocalDensity: 1.2
[11/15 00:02:47    169s] [GPS-DRV] MaxBufDistForPlaceBlk: 0um
[11/15 00:02:47    169s] [GPS-DRV] Dflt RT Characteristic Length -2.14748e+06um AoF 2.14748e+06um x 1
[11/15 00:02:47    169s] [GPS-DRV] All active and enabled setup views
[11/15 00:02:47    169s] [GPS-DRV]     VIEW_SETUP
[11/15 00:02:47    169s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/15 00:02:47    169s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/15 00:02:47    169s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/15 00:02:47    169s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[11/15 00:02:47    169s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[11/15 00:02:47    169s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4005.9M, EPOCH TIME: 1731625367.612871
[11/15 00:02:47    169s] Found 0 hard placement blockage before merging.
[11/15 00:02:47    169s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4005.9M, EPOCH TIME: 1731625367.612986
[11/15 00:02:47    169s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[11/15 00:02:47    169s] [GPS-DRV] ROI - unit(Area: 1; LeakageP: 2.14748e+09; DynamicP: 2.14748e+09)DBU
[11/15 00:02:47    169s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 00:02:47    169s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/15 00:02:47    169s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 00:02:47    169s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/15 00:02:47    169s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 00:02:47    169s] Info: violation cost 851.963745 (cap = 851.963745, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 00:02:47    169s] |     0|     0|     0.00|  3942|  3942|    -0.21|     0|     0|     0|     0|     1.45|     0.00|       0|       0|       0|  8.93%|          |         |
[11/15 00:02:47    169s] Info: violation cost 851.963745 (cap = 851.963745, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 00:02:47    169s] |     0|     0|     0.00|  3942|  3942|    -0.21|     0|     0|     0|     0|     1.45|     0.00|       0|       0|       0|  8.93%| 0:00:00.0|  4009.9M|
[11/15 00:02:47    169s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 00:02:47    169s] 
[11/15 00:02:47    169s] ###############################################################################
[11/15 00:02:47    169s] #
[11/15 00:02:47    169s] #  Large fanout net report:  
[11/15 00:02:47    169s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[11/15 00:02:47    169s] #     - current density: 8.93
[11/15 00:02:47    169s] #
[11/15 00:02:47    169s] #  List of high fanout nets:
[11/15 00:02:47    169s] #        Net(1):  pReset[0]: (fanouts = 1458)
[11/15 00:02:47    169s] #                   - multi-driver net with 2 drivers
[11/15 00:02:47    169s] #                   - Ignored for optimization
[11/15 00:02:47    169s] #
[11/15 00:02:47    169s] ###############################################################################
[11/15 00:02:47    169s] Bottom Preferred Layer:
[11/15 00:02:47    169s]     None
[11/15 00:02:47    169s] Via Pillar Rule:
[11/15 00:02:47    169s]     None
[11/15 00:02:47    169s] 
[11/15 00:02:47    169s] 
[11/15 00:02:47    169s] =======================================================================
[11/15 00:02:47    169s]                 Reasons for remaining drv violations
[11/15 00:02:47    169s] =======================================================================
[11/15 00:02:47    169s] *info: Total 3943 net(s) have violations which can't be fixed by DRV optimization.
[11/15 00:02:47    169s] 
[11/15 00:02:47    169s] 
[11/15 00:02:47    169s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=4009.9M) ***
[11/15 00:02:47    169s] 
[11/15 00:02:47    169s] Deleting 0 temporary hard placement blockage(s).
[11/15 00:02:47    169s] Total-nets :: 10228, Stn-nets :: 32, ratio :: 0.312867 %, Total-len 514013, Stn-len 0
[11/15 00:02:47    169s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10128
[11/15 00:02:47    169s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3881.9M, EPOCH TIME: 1731625367.768474
[11/15 00:02:47    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20160).
[11/15 00:02:47    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    169s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.040, REAL:0.017, MEM:3616.9M, EPOCH TIME: 1731625367.785188
[11/15 00:02:47    169s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.274775.5
[11/15 00:02:47    169s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.3 (2.0), totSession cpu/real = 0:02:50.0/0:05:08.1 (0.6), mem = 3616.9M
[11/15 00:02:47    169s] 
[11/15 00:02:47    169s] =============================================================================================
[11/15 00:02:47    169s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              22.33-s094_1
[11/15 00:02:47    169s] =============================================================================================
[11/15 00:02:47    169s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 00:02:47    169s] ---------------------------------------------------------------------------------------------
[11/15 00:02:47    169s] [ SlackTraversorInit     ]      1   0:00:00.0  (  15.5 % )     0:00:00.0 /  0:00:00.1    1.0
[11/15 00:02:47    169s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:47    169s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  13.3 % )     0:00:00.1 /  0:00:00.1    2.7
[11/15 00:02:47    169s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   8.3 % )     0:00:00.0 /  0:00:00.0    0.8
[11/15 00:02:47    169s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  10.6 % )     0:00:00.0 /  0:00:00.1    2.1
[11/15 00:02:47    169s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:47    169s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.2    4.7
[11/15 00:02:47    169s] [ OptSingleIteration     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.1    4.9
[11/15 00:02:47    169s] [ OptGetWeight           ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:47    169s] [ OptEval                ]      5   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.1    0.0
[11/15 00:02:47    169s] [ OptCommit              ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:47    169s] [ DrvFindVioNets         ]      2   0:00:00.0  (   6.9 % )     0:00:00.0 /  0:00:00.1    5.6
[11/15 00:02:47    169s] [ DrvComputeSummary      ]      2   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    2.0
[11/15 00:02:47    169s] [ DetailPlaceInit        ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    0.8
[11/15 00:02:47    169s] [ MISC                   ]          0:00:00.1  (  33.7 % )     0:00:00.1 /  0:00:00.1    1.3
[11/15 00:02:47    169s] ---------------------------------------------------------------------------------------------
[11/15 00:02:47    169s]  DrvOpt #3 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.6    2.0
[11/15 00:02:47    169s] ---------------------------------------------------------------------------------------------
[11/15 00:02:47    169s] 
[11/15 00:02:47    169s] End: GigaOpt DRV Optimization
[11/15 00:02:47    169s] GigaOpt DRV: restore maxLocalDensity to 0.98
[11/15 00:02:47    169s] **optDesign ... cpu = 0:00:11, real = 0:00:28, mem = 2582.2M, totSessionCpu=0:02:50 **
[11/15 00:02:47    170s] 
[11/15 00:02:47    170s] Active setup views:
[11/15 00:02:47    170s]  VIEW_SETUP
[11/15 00:02:47    170s]   Dominating endpoints: 0
[11/15 00:02:47    170s]   Dominating TNS: -0.000
[11/15 00:02:47    170s] 
[11/15 00:02:47    170s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/15 00:02:47    170s] Deleting Lib Analyzer.
[11/15 00:02:47    170s] Begin: GigaOpt Global Optimization
[11/15 00:02:47    170s] *info: use new DP (enabled)
[11/15 00:02:47    170s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/15 00:02:47    170s] Info: 39 io nets excluded
[11/15 00:02:47    170s] Info: 2 clock nets excluded from IPO operation.
[11/15 00:02:47    170s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:50.1/0:05:08.2 (0.6), mem = 3878.6M
[11/15 00:02:47    170s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.274775.6
[11/15 00:02:47    170s] 
[11/15 00:02:47    170s] Active Setup views: VIEW_SETUP 
[11/15 00:02:47    170s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/15 00:02:47    170s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3878.6M, EPOCH TIME: 1731625367.903276
[11/15 00:02:47    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    170s] 
[11/15 00:02:47    170s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:02:47    170s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.007, MEM:3878.6M, EPOCH TIME: 1731625367.910460
[11/15 00:02:47    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    170s] [oiPhyDebug] optDemand 1546553028800.00, spDemand 216621028800.00.
[11/15 00:02:47    170s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10128
[11/15 00:02:47    170s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/15 00:02:47    170s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:50 mem=3878.6M
[11/15 00:02:47    170s] OPERPROF: Starting DPlace-Init at level 1, MEM:3878.6M, EPOCH TIME: 1731625367.916888
[11/15 00:02:47    170s] Processing tracks to init pin-track alignment.
[11/15 00:02:47    170s] z: 2, totalTracks: 1
[11/15 00:02:47    170s] z: 4, totalTracks: 1
[11/15 00:02:47    170s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/15 00:02:47    170s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3878.6M, EPOCH TIME: 1731625367.920564
[11/15 00:02:47    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:47    170s] **Info: (IMPSP-307): Design contains fractional 128 cells.
[11/15 00:02:47    170s] 
[11/15 00:02:47    170s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:02:47    170s] OPERPROF:     Starting CMU at level 3, MEM:3878.6M, EPOCH TIME: 1731625367.926158
[11/15 00:02:47    170s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3878.6M, EPOCH TIME: 1731625367.926614
[11/15 00:02:47    170s] 
[11/15 00:02:47    170s] Bad Lib Cell Checking (CMU) is done! (0)
[11/15 00:02:47    170s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.007, MEM:3878.6M, EPOCH TIME: 1731625367.927937
[11/15 00:02:47    170s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3878.6M, EPOCH TIME: 1731625367.927981
[11/15 00:02:47    170s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3878.6M, EPOCH TIME: 1731625367.928129
[11/15 00:02:47    170s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3878.6MB).
[11/15 00:02:47    170s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.012, MEM:3878.6M, EPOCH TIME: 1731625367.929099
[11/15 00:02:47    170s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/15 00:02:47    170s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10128
[11/15 00:02:47    170s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:50 mem=3878.6M
[11/15 00:02:47    170s] ### Creating RouteCongInterface, started
[11/15 00:02:47    170s] 
[11/15 00:02:47    170s] Creating Lib Analyzer ...
[11/15 00:02:47    170s] Total number of usable buffers from Lib Analyzer: 0 ()
[11/15 00:02:47    170s] Total number of usable inverters from Lib Analyzer: 0 ()
[11/15 00:02:47    170s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/15 00:02:47    170s] 
[11/15 00:02:47    170s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/15 00:02:47    170s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:50 mem=3878.6M
[11/15 00:02:47    170s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:50 mem=3878.6M
[11/15 00:02:47    170s] Creating Lib Analyzer, finished. 
[11/15 00:02:47    170s] 
[11/15 00:02:47    170s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[11/15 00:02:47    170s] 
[11/15 00:02:47    170s] #optDebug: {0, 1.000}
[11/15 00:02:47    170s] ### Creating RouteCongInterface, finished
[11/15 00:02:47    170s] {MG  {4 0 4.8 0.483889} }
[11/15 00:02:48    170s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[11/15 00:02:48    170s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[11/15 00:02:48    170s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[11/15 00:02:48    170s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[11/15 00:02:48    170s] *info: 39 io nets excluded
[11/15 00:02:48    170s] *info: 2 clock nets excluded
[11/15 00:02:48    170s] *info: 38 multi-driver nets excluded.
[11/15 00:02:48    170s] *info: 777 no-driver nets excluded.
[11/15 00:02:48    170s] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[11/15 00:02:48    170s] Type 'man IMPOPT-3025' for more detail.
[11/15 00:02:48    170s] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[11/15 00:02:48    170s] Type 'man IMPOPT-3025' for more detail.
[11/15 00:02:48    170s] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[11/15 00:02:48    170s] Type 'man IMPOPT-3025' for more detail.
[11/15 00:02:48    170s] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[11/15 00:02:48    170s] Type 'man IMPOPT-3025' for more detail.
[11/15 00:02:48    170s] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[11/15 00:02:48    170s] Type 'man IMPOPT-3025' for more detail.
[11/15 00:02:48    170s] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[11/15 00:02:48    170s] Type 'man IMPOPT-3025' for more detail.
[11/15 00:02:48    170s] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[11/15 00:02:48    170s] Type 'man IMPOPT-3025' for more detail.
[11/15 00:02:48    170s] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[11/15 00:02:48    170s] Type 'man IMPOPT-3025' for more detail.
[11/15 00:02:48    170s] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[11/15 00:02:48    170s] Type 'man IMPOPT-3025' for more detail.
[11/15 00:02:48    170s] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[11/15 00:02:48    170s] Type 'man IMPOPT-3025' for more detail.
[11/15 00:02:48    170s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[11/15 00:02:48    170s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[11/15 00:02:48    170s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[11/15 00:02:48    170s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[11/15 00:02:48    170s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[11/15 00:02:48    170s] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[11/15 00:02:48    170s] Type 'man IMPOPT-3025' for more detail.
[11/15 00:02:48    170s] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[11/15 00:02:48    170s] Type 'man IMPOPT-3025' for more detail.
[11/15 00:02:48    170s] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[11/15 00:02:48    170s] Type 'man IMPOPT-3025' for more detail.
[11/15 00:02:48    170s] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[11/15 00:02:48    170s] Type 'man IMPOPT-3025' for more detail.
[11/15 00:02:48    170s] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[11/15 00:02:48    170s] Type 'man IMPOPT-3025' for more detail.
[11/15 00:02:48    170s] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[11/15 00:02:48    170s] Type 'man IMPOPT-3025' for more detail.
[11/15 00:02:48    170s] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[11/15 00:02:48    170s] Type 'man IMPOPT-3025' for more detail.
[11/15 00:02:48    170s] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[11/15 00:02:48    170s] Type 'man IMPOPT-3025' for more detail.
[11/15 00:02:48    170s] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[11/15 00:02:48    170s] Type 'man IMPOPT-3025' for more detail.
[11/15 00:02:48    170s] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[11/15 00:02:48    170s] Type 'man IMPOPT-3025' for more detail.
[11/15 00:02:48    170s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4064.7M, EPOCH TIME: 1731625368.135754
[11/15 00:02:48    170s] Found 0 hard placement blockage before merging.
[11/15 00:02:48    170s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4064.7M, EPOCH TIME: 1731625368.136010
[11/15 00:02:48    170s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/15 00:02:48    170s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/15 00:02:48    170s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/15 00:02:48    170s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/15 00:02:48    170s] |   0.000|   0.000|    8.93%|   0:00:00.0| 4064.7M|VIEW_SETUP|       NA| NA                                                 |
[11/15 00:02:48    170s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/15 00:02:48    170s] 
[11/15 00:02:48    170s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4064.7M) ***
[11/15 00:02:48    170s] 
[11/15 00:02:48    170s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4064.7M) ***
[11/15 00:02:48    170s] Deleting 0 temporary hard placement blockage(s).
[11/15 00:02:48    170s] Bottom Preferred Layer:
[11/15 00:02:48    170s]     None
[11/15 00:02:48    170s] Via Pillar Rule:
[11/15 00:02:48    170s]     None
[11/15 00:02:48    170s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/15 00:02:48    170s] Total-nets :: 10228, Stn-nets :: 32, ratio :: 0.312867 %, Total-len 514013, Stn-len 0
[11/15 00:02:48    170s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10128
[11/15 00:02:48    170s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3936.7M, EPOCH TIME: 1731625368.256491
[11/15 00:02:48    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20160).
[11/15 00:02:48    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:48    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:48    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:48    170s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.032, REAL:0.015, MEM:3643.7M, EPOCH TIME: 1731625368.271639
[11/15 00:02:48    170s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.274775.6
[11/15 00:02:48    170s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.2), totSession cpu/real = 0:02:50.5/0:05:08.6 (0.6), mem = 3643.7M
[11/15 00:02:48    170s] 
[11/15 00:02:48    170s] =============================================================================================
[11/15 00:02:48    170s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           22.33-s094_1
[11/15 00:02:48    170s] =============================================================================================
[11/15 00:02:48    170s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 00:02:48    170s] ---------------------------------------------------------------------------------------------
[11/15 00:02:48    170s] [ SlackTraversorInit     ]      1   0:00:00.0  (  12.4 % )     0:00:00.0 /  0:00:00.1    1.1
[11/15 00:02:48    170s] [ LibAnalyzerInit        ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:48    170s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:48    170s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   9.1 % )     0:00:00.0 /  0:00:00.1    2.4
[11/15 00:02:48    170s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   7.1 % )     0:00:00.0 /  0:00:00.0    0.7
[11/15 00:02:48    170s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   8.4 % )     0:00:00.0 /  0:00:00.1    2.0
[11/15 00:02:48    170s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:48    170s] [ TransformInit          ]      1   0:00:00.1  (  26.9 % )     0:00:00.1 /  0:00:00.1    0.6
[11/15 00:02:48    170s] [ DetailPlaceInit        ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    0.8
[11/15 00:02:48    170s] [ MISC                   ]          0:00:00.1  (  32.0 % )     0:00:00.1 /  0:00:00.1    1.1
[11/15 00:02:48    170s] ---------------------------------------------------------------------------------------------
[11/15 00:02:48    170s]  GlobalOpt #1 TOTAL                 0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.2
[11/15 00:02:48    170s] ---------------------------------------------------------------------------------------------
[11/15 00:02:48    170s] 
[11/15 00:02:48    170s] End: GigaOpt Global Optimization
[11/15 00:02:48    170s] *** Timing Is met
[11/15 00:02:48    170s] *** Check timing (0:00:00.0)
[11/15 00:02:48    170s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/15 00:02:48    170s] Deleting Lib Analyzer.
[11/15 00:02:48    170s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[11/15 00:02:48    170s] Info: 39 io nets excluded
[11/15 00:02:48    170s] Info: 2 clock nets excluded from IPO operation.
[11/15 00:02:48    170s] ### Creating LA Mngr. totSessionCpu=0:02:51 mem=3643.7M
[11/15 00:02:48    170s] ### Creating LA Mngr, finished. totSessionCpu=0:02:51 mem=3643.7M
[11/15 00:02:48    170s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/15 00:02:48    170s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4017.4M, EPOCH TIME: 1731625368.307164
[11/15 00:02:48    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:48    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:48    170s] 
[11/15 00:02:48    170s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:02:48    170s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.007, MEM:4017.4M, EPOCH TIME: 1731625368.314531
[11/15 00:02:48    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:48    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:48    170s] [oiPhyDebug] optDemand 1546553028800.00, spDemand 216621028800.00.
[11/15 00:02:48    170s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10128
[11/15 00:02:48    170s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/15 00:02:48    170s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:51 mem=4017.4M
[11/15 00:02:48    170s] OPERPROF: Starting DPlace-Init at level 1, MEM:4017.4M, EPOCH TIME: 1731625368.321112
[11/15 00:02:48    170s] Processing tracks to init pin-track alignment.
[11/15 00:02:48    170s] z: 2, totalTracks: 1
[11/15 00:02:48    170s] z: 4, totalTracks: 1
[11/15 00:02:48    170s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/15 00:02:48    170s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4017.4M, EPOCH TIME: 1731625368.324753
[11/15 00:02:48    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:48    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:48    170s] **Info: (IMPSP-307): Design contains fractional 128 cells.
[11/15 00:02:48    170s] 
[11/15 00:02:48    170s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:02:48    170s] OPERPROF:     Starting CMU at level 3, MEM:4017.4M, EPOCH TIME: 1731625368.330281
[11/15 00:02:48    170s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4017.4M, EPOCH TIME: 1731625368.330738
[11/15 00:02:48    170s] 
[11/15 00:02:48    170s] Bad Lib Cell Checking (CMU) is done! (0)
[11/15 00:02:48    170s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.007, MEM:4017.4M, EPOCH TIME: 1731625368.332069
[11/15 00:02:48    170s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4017.4M, EPOCH TIME: 1731625368.332114
[11/15 00:02:48    170s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4017.4M, EPOCH TIME: 1731625368.332259
[11/15 00:02:48    170s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4017.4MB).
[11/15 00:02:48    170s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.012, MEM:4017.4M, EPOCH TIME: 1731625368.333220
[11/15 00:02:48    170s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/15 00:02:48    170s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10128
[11/15 00:02:48    170s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:51 mem=4033.4M
[11/15 00:02:48    170s] Begin: Area Reclaim Optimization
[11/15 00:02:48    170s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:50.7/0:05:08.7 (0.6), mem = 4033.4M
[11/15 00:02:48    170s] 
[11/15 00:02:48    170s] Creating Lib Analyzer ...
[11/15 00:02:48    170s] Total number of usable buffers from Lib Analyzer: 0 ()
[11/15 00:02:48    170s] Total number of usable inverters from Lib Analyzer: 0 ()
[11/15 00:02:48    170s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/15 00:02:48    170s] 
[11/15 00:02:48    170s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/15 00:02:48    170s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:51 mem=4035.4M
[11/15 00:02:48    170s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:51 mem=4035.4M
[11/15 00:02:48    170s] Creating Lib Analyzer, finished. 
[11/15 00:02:48    170s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.274775.7
[11/15 00:02:48    170s] 
[11/15 00:02:48    170s] Active Setup views: VIEW_SETUP 
[11/15 00:02:48    170s] [LDM::Info] TotalInstCnt at InitDesignMc2: 10128
[11/15 00:02:48    170s] ### Creating RouteCongInterface, started
[11/15 00:02:48    170s] 
[11/15 00:02:48    170s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[11/15 00:02:48    170s] 
[11/15 00:02:48    170s] #optDebug: {0, 1.000}
[11/15 00:02:48    170s] ### Creating RouteCongInterface, finished
[11/15 00:02:48    170s] {MG  {4 0 4.8 0.483889} }
[11/15 00:02:48    170s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4035.4M, EPOCH TIME: 1731625368.411934
[11/15 00:02:48    170s] Found 0 hard placement blockage before merging.
[11/15 00:02:48    170s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4035.4M, EPOCH TIME: 1731625368.412077
[11/15 00:02:48    170s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 8.93
[11/15 00:02:48    170s] +---------+---------+--------+--------+------------+--------+
[11/15 00:02:48    170s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/15 00:02:48    170s] +---------+---------+--------+--------+------------+--------+
[11/15 00:02:48    170s] |    8.93%|        -|   0.000|   0.000|   0:00:00.0| 4035.4M|
[11/15 00:02:48    171s] |    8.93%|        0|   0.000|   0.000|   0:00:00.0| 4039.4M|
[11/15 00:02:48    171s] #optDebug: <stH: 4.1400 MiSeL: 121.8220>
[11/15 00:02:48    171s] |    8.93%|        0|   0.000|   0.000|   0:00:00.0| 4039.4M|
[11/15 00:02:48    171s] |    8.93%|        0|   0.000|   0.000|   0:00:00.0| 4039.4M|
[11/15 00:02:48    171s] |    8.93%|        0|   0.000|   0.000|   0:00:00.0| 4039.4M|
[11/15 00:02:48    171s] #optDebug: <stH: 4.1400 MiSeL: 121.8220>
[11/15 00:02:48    171s] |    8.93%|        0|   0.000|   0.000|   0:00:00.0| 4039.4M|
[11/15 00:02:48    171s] +---------+---------+--------+--------+------------+--------+
[11/15 00:02:48    171s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 8.93
[11/15 00:02:48    171s] 
[11/15 00:02:48    171s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/15 00:02:48    171s] --------------------------------------------------------------
[11/15 00:02:48    171s] |                                   | Total     | Sequential |
[11/15 00:02:48    171s] --------------------------------------------------------------
[11/15 00:02:48    171s] | Num insts resized                 |       0  |       0    |
[11/15 00:02:48    171s] | Num insts undone                  |       0  |       0    |
[11/15 00:02:48    171s] | Num insts Downsized               |       0  |       0    |
[11/15 00:02:48    171s] | Num insts Samesized               |       0  |       0    |
[11/15 00:02:48    171s] | Num insts Upsized                 |       0  |       0    |
[11/15 00:02:48    171s] | Num multiple commits+uncommits    |       0  |       -    |
[11/15 00:02:48    171s] --------------------------------------------------------------
[11/15 00:02:48    171s] Bottom Preferred Layer:
[11/15 00:02:48    171s]     None
[11/15 00:02:48    171s] Via Pillar Rule:
[11/15 00:02:48    171s]     None
[11/15 00:02:48    171s] 
[11/15 00:02:48    171s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/15 00:02:48    171s] End: Core Area Reclaim Optimization (cpu = 0:00:00.7) (real = 0:00:00.0) **
[11/15 00:02:48    171s] Deleting 0 temporary hard placement blockage(s).
[11/15 00:02:48    171s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 10128
[11/15 00:02:48    171s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.274775.7
[11/15 00:02:48    171s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.3 (2.3), totSession cpu/real = 0:02:51.4/0:05:09.0 (0.6), mem = 4039.4M
[11/15 00:02:48    171s] 
[11/15 00:02:48    171s] =============================================================================================
[11/15 00:02:48    171s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             22.33-s094_1
[11/15 00:02:48    171s] =============================================================================================
[11/15 00:02:48    171s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 00:02:48    171s] ---------------------------------------------------------------------------------------------
[11/15 00:02:48    171s] [ SlackTraversorInit     ]      1   0:00:00.0  (  15.7 % )     0:00:00.0 /  0:00:00.0    1.1
[11/15 00:02:48    171s] [ LibAnalyzerInit        ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:48    171s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:48    171s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   8.5 % )     0:00:00.0 /  0:00:00.0    0.8
[11/15 00:02:48    171s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  10.7 % )     0:00:00.0 /  0:00:00.1    1.8
[11/15 00:02:48    171s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:48    171s] [ OptimizationStep       ]      1   0:00:00.1  (  34.8 % )     0:00:00.2 /  0:00:00.6    3.0
[11/15 00:02:48    171s] [ OptSingleIteration     ]      5   0:00:00.0  (   5.8 % )     0:00:00.1 /  0:00:00.4    5.5
[11/15 00:02:48    171s] [ OptGetWeight           ]     42   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:48    171s] [ OptEval                ]     42   0:00:00.1  (  18.6 % )     0:00:00.1 /  0:00:00.4    7.4
[11/15 00:02:48    171s] [ OptCommit              ]     42   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:48    171s] [ PostCommitDelayUpdate  ]     42   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:02:48    171s] [ MISC                   ]          0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    2.0
[11/15 00:02:48    171s] ---------------------------------------------------------------------------------------------
[11/15 00:02:48    171s]  AreaOpt #1 TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.7    2.3
[11/15 00:02:48    171s] ---------------------------------------------------------------------------------------------
[11/15 00:02:48    171s] 
[11/15 00:02:48    171s] Executing incremental physical updates
[11/15 00:02:48    171s] Executing incremental physical updates
[11/15 00:02:48    171s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10128
[11/15 00:02:48    171s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3911.4M, EPOCH TIME: 1731625368.674811
[11/15 00:02:48    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20160).
[11/15 00:02:48    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:48    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:48    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:48    171s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.032, REAL:0.014, MEM:3646.4M, EPOCH TIME: 1731625368.688916
[11/15 00:02:48    171s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=3646.43M, totSessionCpu=0:02:51).
[11/15 00:02:48    171s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3646.4M, EPOCH TIME: 1731625368.770955
[11/15 00:02:48    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:48    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:48    171s] 
[11/15 00:02:48    171s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:02:48    171s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.007, MEM:3646.4M, EPOCH TIME: 1731625368.778133
[11/15 00:02:48    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:48    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:48    171s] **INFO: Flow update: Design is easy to close.
[11/15 00:02:48    171s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:51.6/0:05:09.1 (0.6), mem = 3646.4M
[11/15 00:02:48    171s] 
[11/15 00:02:48    171s] *** Start incrementalPlace ***
[11/15 00:02:48    171s] User Input Parameters:
[11/15 00:02:48    171s] - Congestion Driven    : On
[11/15 00:02:48    171s] - Timing Driven        : On
[11/15 00:02:48    171s] - Area-Violation Based : On
[11/15 00:02:48    171s] - Start Rollback Level : -5
[11/15 00:02:48    171s] - Legalized            : On
[11/15 00:02:48    171s] - Window Based         : Off
[11/15 00:02:48    171s] - eDen incr mode       : Off
[11/15 00:02:48    171s] - Small incr mode      : Off
[11/15 00:02:48    171s] 
[11/15 00:02:48    171s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3646.4M, EPOCH TIME: 1731625368.794203
[11/15 00:02:48    171s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3646.4M, EPOCH TIME: 1731625368.794246
[11/15 00:02:48    171s] no activity file in design. spp won't run.
[11/15 00:02:48    171s] Effort level <high> specified for reg2reg path_group
[11/15 00:02:48    171s] No Views given, use default active views for adaptive view pruning
[11/15 00:02:48    171s] SKP will enable view:
[11/15 00:02:48    171s]   VIEW_SETUP
[11/15 00:02:48    171s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3648.4M, EPOCH TIME: 1731625368.976744
[11/15 00:02:48    171s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:3648.4M, EPOCH TIME: 1731625368.981230
[11/15 00:02:48    171s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3648.4M, EPOCH TIME: 1731625368.981291
[11/15 00:02:48    171s] Starting Early Global Route congestion estimation: mem = 3648.4M
[11/15 00:02:48    171s] (I)      Initializing eGR engine (regular)
[11/15 00:02:48    171s] Set min layer with default ( 2 )
[11/15 00:02:48    171s] Set max layer with default ( 127 )
[11/15 00:02:48    171s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/15 00:02:48    171s] Min route layer (adjusted) = 2
[11/15 00:02:48    171s] Max route layer (adjusted) = 5
[11/15 00:02:48    171s] (I)      Initializing eGR engine (regular)
[11/15 00:02:48    171s] Set min layer with default ( 2 )
[11/15 00:02:48    171s] Set max layer with default ( 127 )
[11/15 00:02:48    171s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/15 00:02:48    171s] Min route layer (adjusted) = 2
[11/15 00:02:48    171s] Max route layer (adjusted) = 5
[11/15 00:02:48    171s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.52 MB )
[11/15 00:02:48    171s] (I)      Running eGR Regular flow
[11/15 00:02:48    171s] (I)      # wire layers (front) : 6
[11/15 00:02:48    171s] (I)      # wire layers (back)  : 0
[11/15 00:02:48    171s] (I)      min wire layer : 1
[11/15 00:02:48    171s] (I)      max wire layer : 5
[11/15 00:02:48    171s] (I)      # cut layers (front) : 5
[11/15 00:02:48    171s] (I)      # cut layers (back)  : 0
[11/15 00:02:48    171s] (I)      min cut layer : 1
[11/15 00:02:48    171s] (I)      max cut layer : 4
[11/15 00:02:48    171s] (I)      ================================ Layers ================================
[11/15 00:02:48    171s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:02:48    171s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/15 00:02:48    171s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:02:48    171s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/15 00:02:48    171s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/15 00:02:48    171s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/15 00:02:48    171s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/15 00:02:48    171s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/15 00:02:48    171s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/15 00:02:48    171s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/15 00:02:48    171s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/15 00:02:48    171s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/15 00:02:48    171s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/15 00:02:48    171s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/15 00:02:48    171s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:02:48    171s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/15 00:02:48    171s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/15 00:02:48    171s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:02:48    171s] (I)      Started Import and model ( Curr Mem: 3.52 MB )
[11/15 00:02:48    171s] (I)      Default pattern map key = fpga_top_default.
[11/15 00:02:49    171s] (I)      == Non-default Options ==
[11/15 00:02:49    171s] (I)      Maximum routing layer                              : 5
[11/15 00:02:49    171s] (I)      Top routing layer                                  : 5
[11/15 00:02:49    171s] (I)      Number of threads                                  : 8
[11/15 00:02:49    171s] (I)      Route tie net to shape                             : auto
[11/15 00:02:49    171s] (I)      Use non-blocking free Dbs wires                    : false
[11/15 00:02:49    171s] (I)      Method to set GCell size                           : row
[11/15 00:02:49    171s] (I)      Tie hi/lo max distance                             : 41.400000
[11/15 00:02:49    171s] (I)      Counted 1066 PG shapes. eGR will not process PG shapes layer by layer.
[11/15 00:02:49    171s] (I)      ============== Pin Summary ==============
[11/15 00:02:49    171s] (I)      +-------+--------+---------+------------+
[11/15 00:02:49    171s] (I)      | Layer | # pins | % total |      Group |
[11/15 00:02:49    171s] (I)      +-------+--------+---------+------------+
[11/15 00:02:49    171s] (I)      |     1 |  33826 |   97.99 |        Pin |
[11/15 00:02:49    171s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/15 00:02:49    171s] (I)      |     3 |    656 |    1.90 | Pin access |
[11/15 00:02:49    171s] (I)      |     4 |      0 |    0.00 |      Other |
[11/15 00:02:49    171s] (I)      |     5 |     39 |    0.11 |      Other |
[11/15 00:02:49    171s] (I)      +-------+--------+---------+------------+
[11/15 00:02:49    171s] (I)      Use row-based GCell size
[11/15 00:02:49    171s] (I)      Use row-based GCell align
[11/15 00:02:49    171s] (I)      layer 0 area = 83000
[11/15 00:02:49    171s] (I)      layer 1 area = 67600
[11/15 00:02:49    171s] (I)      layer 2 area = 240000
[11/15 00:02:49    171s] (I)      layer 3 area = 240000
[11/15 00:02:49    171s] (I)      layer 4 area = 4000000
[11/15 00:02:49    171s] (I)      GCell unit size   : 4140
[11/15 00:02:49    171s] (I)      GCell multiplier  : 1
[11/15 00:02:49    171s] (I)      GCell row height  : 4140
[11/15 00:02:49    171s] (I)      Actual row height : 4140
[11/15 00:02:49    171s] (I)      GCell align ref   : 280000 280000
[11/15 00:02:49    171s] [NR-eGR] Track table information for default rule: 
[11/15 00:02:49    171s] [NR-eGR] met1 has single uniform track structure
[11/15 00:02:49    171s] [NR-eGR] met2 has single uniform track structure
[11/15 00:02:49    171s] [NR-eGR] met3 has single uniform track structure
[11/15 00:02:49    171s] [NR-eGR] met4 has single uniform track structure
[11/15 00:02:49    171s] [NR-eGR] met5 has single uniform track structure
[11/15 00:02:49    171s] (I)      =============== Default via ===============
[11/15 00:02:49    171s] (I)      +---+------------------+------------------+
[11/15 00:02:49    171s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/15 00:02:49    171s] (I)      +---+------------------+------------------+
[11/15 00:02:49    171s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/15 00:02:49    171s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/15 00:02:49    171s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/15 00:02:49    171s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/15 00:02:49    171s] (I)      +---+------------------+------------------+
[11/15 00:02:49    171s] [NR-eGR] Read 1122 PG shapes
[11/15 00:02:49    171s] [NR-eGR] Read 0 clock shapes
[11/15 00:02:49    171s] [NR-eGR] Read 0 other shapes
[11/15 00:02:49    171s] [NR-eGR] #Routing Blockages  : 0
[11/15 00:02:49    171s] [NR-eGR] #Instance Blockages : 9014
[11/15 00:02:49    171s] [NR-eGR] #PG Blockages       : 1122
[11/15 00:02:49    171s] [NR-eGR] #Halo Blockages     : 0
[11/15 00:02:49    171s] [NR-eGR] #Boundary Blockages : 0
[11/15 00:02:49    171s] [NR-eGR] #Clock Blockages    : 0
[11/15 00:02:49    171s] [NR-eGR] #Other Blockages    : 0
[11/15 00:02:49    171s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/15 00:02:49    171s] (I)      Custom ignore net properties:
[11/15 00:02:49    171s] (I)      1 : NotLegal
[11/15 00:02:49    171s] (I)      Default ignore net properties:
[11/15 00:02:49    171s] (I)      1 : Special
[11/15 00:02:49    171s] (I)      2 : Analog
[11/15 00:02:49    171s] (I)      3 : Fixed
[11/15 00:02:49    171s] (I)      4 : Skipped
[11/15 00:02:49    171s] (I)      5 : MixedSignal
[11/15 00:02:49    171s] (I)      Prerouted net properties:
[11/15 00:02:49    171s] (I)      1 : NotLegal
[11/15 00:02:49    171s] (I)      2 : Special
[11/15 00:02:49    171s] (I)      3 : Analog
[11/15 00:02:49    171s] (I)      4 : Fixed
[11/15 00:02:49    171s] (I)      5 : Skipped
[11/15 00:02:49    171s] (I)      6 : MixedSignal
[11/15 00:02:49    171s] [NR-eGR] Early global route reroute all routable nets
[11/15 00:02:49    171s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/15 00:02:49    171s] [NR-eGR] Read 10228 nets ( ignored 0 )
[11/15 00:02:49    171s] (I)        Front-side 10228 ( ignored 0 )
[11/15 00:02:49    171s] (I)        Back-side  0 ( ignored 0 )
[11/15 00:02:49    171s] (I)        Both-side  0 ( ignored 0 )
[11/15 00:02:49    171s] (I)      early_global_route_priority property id does not exist.
[11/15 00:02:49    171s] (I)      Read Num Blocks=10136  Num Prerouted Wires=0  Num CS=0
[11/15 00:02:49    171s] (I)      Layer 1 (V) : #blockages 225 : #preroutes 0
[11/15 00:02:49    172s] (I)      Layer 2 (H) : #blockages 3990 : #preroutes 0
[11/15 00:02:49    172s] (I)      Layer 3 (V) : #blockages 3591 : #preroutes 0
[11/15 00:02:49    172s] (I)      Layer 4 (H) : #blockages 2330 : #preroutes 0
[11/15 00:02:49    172s] (I)      Number of ignored nets                =      0
[11/15 00:02:49    172s] (I)      Number of connected nets              =      0
[11/15 00:02:49    172s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/15 00:02:49    172s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/15 00:02:49    172s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/15 00:02:49    172s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/15 00:02:49    172s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/15 00:02:49    172s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/15 00:02:49    172s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/15 00:02:49    172s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/15 00:02:49    172s] (I)      Ndr track 0 does not exist
[11/15 00:02:49    172s] (I)      ---------------------Grid Graph Info--------------------
[11/15 00:02:49    172s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/15 00:02:49    172s] (I)      Core area           : (280000, 280000) - (1838665, 1838665)
[11/15 00:02:49    172s] (I)      Site width          :   460  (dbu)
[11/15 00:02:49    172s] (I)      Row height          :  4140  (dbu)
[11/15 00:02:49    172s] (I)      GCell row height    :  4140  (dbu)
[11/15 00:02:49    172s] (I)      GCell width         :  4140  (dbu)
[11/15 00:02:49    172s] (I)      GCell height        :  4140  (dbu)
[11/15 00:02:49    172s] (I)      Grid                :   512   512     5
[11/15 00:02:49    172s] (I)      Layer numbers       :     1     2     3     4     5
[11/15 00:02:49    172s] (I)      Vertical capacity   :     0  4140     0  4140     0
[11/15 00:02:49    172s] (I)      Horizontal capacity :     0     0  4140     0  4140
[11/15 00:02:49    172s] (I)      Default wire width  :   140   140   300   300  1600
[11/15 00:02:49    172s] (I)      Default wire space  :   140   140   300   300  1600
[11/15 00:02:49    172s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/15 00:02:49    172s] (I)      Default pitch size  :   280   460   610   615  3660
[11/15 00:02:49    172s] (I)      First track coord   :   320   320   620   790  1840
[11/15 00:02:49    172s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[11/15 00:02:49    172s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/15 00:02:49    172s] (I)      Num of masks        :     1     1     1     1     1
[11/15 00:02:49    172s] (I)      Num of trim masks   :     0     0     0     0     0
[11/15 00:02:49    172s] (I)      --------------------------------------------------------
[11/15 00:02:49    172s] 
[11/15 00:02:49    172s] [NR-eGR] ============ Routing rule table ============
[11/15 00:02:49    172s] [NR-eGR] Rule id: 0  Nets: 10196
[11/15 00:02:49    172s] [NR-eGR] ========================================
[11/15 00:02:49    172s] [NR-eGR] 
[11/15 00:02:49    172s] (I)      ======== NDR :  =========
[11/15 00:02:49    172s] (I)      +--------------+--------+
[11/15 00:02:49    172s] (I)      |           ID |      0 |
[11/15 00:02:49    172s] (I)      |         Name |        |
[11/15 00:02:49    172s] (I)      |      Default |    yes |
[11/15 00:02:49    172s] (I)      |  Clk Special |     no |
[11/15 00:02:49    172s] (I)      | Hard spacing |     no |
[11/15 00:02:49    172s] (I)      |    NDR track | (none) |
[11/15 00:02:49    172s] (I)      |      NDR via | (none) |
[11/15 00:02:49    172s] (I)      |  Extra space |      0 |
[11/15 00:02:49    172s] (I)      |      Shields |      0 |
[11/15 00:02:49    172s] (I)      |   Demand (H) |      1 |
[11/15 00:02:49    172s] (I)      |   Demand (V) |      1 |
[11/15 00:02:49    172s] (I)      |        #Nets |  10196 |
[11/15 00:02:49    172s] (I)      +--------------+--------+
[11/15 00:02:49    172s] (I)      +-------------------------------------------------------------------------------------+
[11/15 00:02:49    172s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/15 00:02:49    172s] (I)      +-------------------------------------------------------------------------------------+
[11/15 00:02:49    172s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/15 00:02:49    172s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/15 00:02:49    172s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/15 00:02:49    172s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/15 00:02:49    172s] (I)      +-------------------------------------------------------------------------------------+
[11/15 00:02:49    172s] (I)      =============== Blocked Tracks ===============
[11/15 00:02:49    172s] (I)      +-------+---------+----------+---------------+
[11/15 00:02:49    172s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/15 00:02:49    172s] (I)      +-------+---------+----------+---------------+
[11/15 00:02:49    172s] (I)      |     1 |       0 |        0 |         0.00% |
[11/15 00:02:49    172s] (I)      |     2 | 2357760 |   639346 |        27.12% |
[11/15 00:02:49    172s] (I)      |     3 | 1777664 |   483587 |        27.20% |
[11/15 00:02:49    172s] (I)      |     4 | 1763328 |   675958 |        38.33% |
[11/15 00:02:49    172s] (I)      |     5 |  296448 |   102287 |        34.50% |
[11/15 00:02:49    172s] (I)      +-------+---------+----------+---------------+
[11/15 00:02:49    172s] (I)      Finished Import and model ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 3.54 MB )
[11/15 00:02:49    172s] (I)      Reset routing kernel
[11/15 00:02:49    172s] (I)      Started Global Routing ( Curr Mem: 3.54 MB )
[11/15 00:02:49    172s] (I)      totalPins=33011  totalGlobalPin=32512 (98.49%)
[11/15 00:02:49    172s] (I)      ================= Net Group Info =================
[11/15 00:02:49    172s] (I)      +----+----------------+--------------+-----------+
[11/15 00:02:49    172s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/15 00:02:49    172s] (I)      +----+----------------+--------------+-----------+
[11/15 00:02:49    172s] (I)      |  1 |          10196 |      met2(2) |   met5(5) |
[11/15 00:02:49    172s] (I)      +----+----------------+--------------+-----------+
[11/15 00:02:49    172s] (I)      total 2D Cap : 4324915 = (1496438 H, 2828477 V)
[11/15 00:02:49    172s] (I)      total 2D Demand : 477 = (0 H, 477 V)
[11/15 00:02:49    172s] (I)      Adjusted 0 GCells for pin access
[11/15 00:02:49    172s] [NR-eGR] Layer group 1: route 10196 net(s) in layer range [2, 5]
[11/15 00:02:49    172s] (I)      
[11/15 00:02:49    172s] (I)      ============  Phase 1a Route ============
[11/15 00:02:49    172s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 182
[11/15 00:02:49    172s] (I)      Usage: 116303 = (58878 H, 57425 V) = (3.93% H, 2.03% V) = (2.438e+05um H, 2.377e+05um V)
[11/15 00:02:49    172s] (I)      
[11/15 00:02:49    172s] (I)      ============  Phase 1b Route ============
[11/15 00:02:49    172s] (I)      Usage: 116530 = (58907 H, 57623 V) = (3.94% H, 2.04% V) = (2.439e+05um H, 2.386e+05um V)
[11/15 00:02:49    172s] (I)      Overflow of layer group 1: 0.62% H + 0.00% V. EstWL: 4.824342e+05um
[11/15 00:02:49    172s] (I)      Congestion metric : 3.63%H 0.01%V, 3.65%HV
[11/15 00:02:49    172s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/15 00:02:49    172s] (I)      
[11/15 00:02:49    172s] (I)      ============  Phase 1c Route ============
[11/15 00:02:49    172s] (I)      Level2 Grid: 103 x 103
[11/15 00:02:49    172s] (I)      Usage: 116531 = (58908 H, 57623 V) = (3.94% H, 2.04% V) = (2.439e+05um H, 2.386e+05um V)
[11/15 00:02:49    172s] (I)      
[11/15 00:02:49    172s] (I)      ============  Phase 1d Route ============
[11/15 00:02:49    172s] (I)      Usage: 117162 = (59158 H, 58004 V) = (3.95% H, 2.05% V) = (2.449e+05um H, 2.401e+05um V)
[11/15 00:02:49    172s] (I)      
[11/15 00:02:49    172s] (I)      ============  Phase 1e Route ============
[11/15 00:02:49    172s] (I)      Usage: 117162 = (59158 H, 58004 V) = (3.95% H, 2.05% V) = (2.449e+05um H, 2.401e+05um V)
[11/15 00:02:49    172s] [NR-eGR] Early Global Route overflow of layer group 1: 0.58% H + 0.01% V. EstWL: 4.850507e+05um
[11/15 00:02:49    172s] (I)      
[11/15 00:02:49    172s] (I)      ============  Phase 1l Route ============
[11/15 00:02:49    172s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/15 00:02:49    172s] (I)      Layer  2:    1728793     58400         1      599139     1755549    (25.44%) 
[11/15 00:02:49    172s] (I)      Layer  3:    1300641    113117     10421      456377     1319289    (25.70%) 
[11/15 00:02:49    172s] (I)      Layer  4:    1095544     26469       402      574827     1186403    (32.64%) 
[11/15 00:02:49    172s] (I)      Layer  5:     195203      6610       100       98889      197055    (33.41%) 
[11/15 00:02:49    172s] (I)      Total:       4320181    204596     10924     1729232     4458294    (27.95%) 
[11/15 00:02:49    172s] (I)      
[11/15 00:02:49    172s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/15 00:02:49    172s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/15 00:02:49    172s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/15 00:02:49    172s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[11/15 00:02:49    172s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 00:02:49    172s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 00:02:49    172s] [NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 00:02:49    172s] [NR-eGR]    met3 ( 3)      3953( 2.03%)       419( 0.22%)         9( 0.00%)   ( 2.25%) 
[11/15 00:02:49    172s] [NR-eGR]    met4 ( 4)       235( 0.13%)         5( 0.00%)         0( 0.00%)   ( 0.14%) 
[11/15 00:02:49    172s] [NR-eGR]    met5 ( 5)       100( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[11/15 00:02:49    172s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 00:02:49    172s] [NR-eGR]        Total      4289( 0.58%)       424( 0.06%)         9( 0.00%)   ( 0.64%) 
[11/15 00:02:49    172s] [NR-eGR] 
[11/15 00:02:49    172s] (I)      Finished Global Routing ( CPU: 0.52 sec, Real: 0.27 sec, Curr Mem: 3.54 MB )
[11/15 00:02:49    172s] (I)      Updating congestion map
[11/15 00:02:49    172s] (I)      total 2D Cap : 4329205 = (1498498 H, 2830707 V)
[11/15 00:02:49    172s] [NR-eGR] Overflow after Early Global Route 1.64% H + 0.00% V
[11/15 00:02:49    172s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.66 sec, Real: 0.40 sec, Curr Mem: 3.53 MB )
[11/15 00:02:49    172s] Early Global Route congestion estimation runtime: 0.40 seconds, mem = 3657.8M
[11/15 00:02:49    172s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.663, REAL:0.404, MEM:3657.8M, EPOCH TIME: 1731625369.385141
[11/15 00:02:49    172s] OPERPROF: Starting HotSpotCal at level 1, MEM:3657.8M, EPOCH TIME: 1731625369.385179
[11/15 00:02:49    172s] [hotspot] +------------+---------------+---------------+
[11/15 00:02:49    172s] [hotspot] |            |   max hotspot | total hotspot |
[11/15 00:02:49    172s] [hotspot] +------------+---------------+---------------+
[11/15 00:02:49    172s] [hotspot] | normalized |         10.06 |         73.19 |
[11/15 00:02:49    172s] [hotspot] +------------+---------------+---------------+
[11/15 00:02:49    172s] Local HotSpot Analysis: normalized max congestion hotspot area = 10.06, normalized total congestion hotspot area = 73.19 (area is in unit of 4 std-cell row bins)
[11/15 00:02:49    172s] [hotspot] max/total 10.06/73.19, big hotspot (>10) total 19.30
[11/15 00:02:49    172s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/15 00:02:49    172s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:02:49    172s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/15 00:02:49    172s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:02:49    172s] [hotspot] |  1  |   929.98   797.50  1062.46   929.98 |       11.97   |
[11/15 00:02:49    172s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:02:49    172s] [hotspot] |  2  |   665.02  1128.70   797.50  1261.18 |        8.80   |
[11/15 00:02:49    172s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:02:49    172s] [hotspot] |  3  |   797.50   731.26   929.98   863.74 |        7.76   |
[11/15 00:02:49    172s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:02:49    172s] [hotspot] |  4  |   598.78   996.22   731.26  1128.70 |        5.90   |
[11/15 00:02:49    172s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:02:49    172s] [hotspot] |  5  |   797.50  1128.70   929.98  1261.18 |        4.94   |
[11/15 00:02:49    172s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:02:49    172s] Top 5 hotspots total area: 39.37
[11/15 00:02:49    172s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.013, REAL:0.007, MEM:3657.8M, EPOCH TIME: 1731625369.392080
[11/15 00:02:49    172s] 
[11/15 00:02:49    172s] === incrementalPlace Internal Loop 1 ===
[11/15 00:02:49    172s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[11/15 00:02:49    172s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:3657.8M, EPOCH TIME: 1731625369.392252
[11/15 00:02:49    172s] Processing tracks to init pin-track alignment.
[11/15 00:02:49    172s] z: 2, totalTracks: 1
[11/15 00:02:49    172s] z: 4, totalTracks: 1
[11/15 00:02:49    172s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/15 00:02:49    172s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3657.8M, EPOCH TIME: 1731625369.396310
[11/15 00:02:49    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:49    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:02:49    172s] **Info: (IMPSP-307): Design contains fractional 128 cells.
[11/15 00:02:49    172s] 
[11/15 00:02:49    172s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:02:49    172s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.007, MEM:3657.8M, EPOCH TIME: 1731625369.402999
[11/15 00:02:49    172s] OPERPROF:   Starting post-place ADS at level 2, MEM:3657.8M, EPOCH TIME: 1731625369.403053
[11/15 00:02:49    172s] ADSU 0.089 -> 0.089. site 1273888.000 -> 1273888.000. GS 33.120
[11/15 00:02:49    172s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.043, REAL:0.040, MEM:3657.8M, EPOCH TIME: 1731625369.442877
[11/15 00:02:49    172s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:3657.8M, EPOCH TIME: 1731625369.443139
[11/15 00:02:49    172s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:3657.8M, EPOCH TIME: 1731625369.443439
[11/15 00:02:49    172s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:3657.8M, EPOCH TIME: 1731625369.443477
[11/15 00:02:49    172s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.009, REAL:0.007, MEM:3657.8M, EPOCH TIME: 1731625369.449687
[11/15 00:02:49    172s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:3657.8M, EPOCH TIME: 1731625369.455893
[11/15 00:02:49    172s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:3657.8M, EPOCH TIME: 1731625369.456132
[11/15 00:02:49    172s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3657.8M, EPOCH TIME: 1731625369.456619
[11/15 00:02:49    172s] no activity file in design. spp won't run.
[11/15 00:02:49    172s] [spp] 0
[11/15 00:02:49    172s] [adp] 0:1:1:3
[11/15 00:02:49    172s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.001, REAL:0.001, MEM:3657.8M, EPOCH TIME: 1731625369.457988
[11/15 00:02:49    172s] SP #FI/SF FL/PI 0/0 10080/0
[11/15 00:02:49    172s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.077, REAL:0.067, MEM:3657.8M, EPOCH TIME: 1731625369.458914
[11/15 00:02:49    172s] PP off. flexM 0
[11/15 00:02:49    172s] OPERPROF: Starting CDPad at level 1, MEM:3657.8M, EPOCH TIME: 1731625369.467478
[11/15 00:02:49    172s] 3DP is on.
[11/15 00:02:49    172s] 3DP OF M2 0.003, M4 0.002. Diff 0, Offset 0
[11/15 00:02:49    172s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[11/15 00:02:49    173s] CDPadU 0.144 -> 0.144. R=0.089, N=10080, GS=4.140
[11/15 00:02:49    173s] OPERPROF: Finished CDPad at level 1, CPU:1.187, REAL:0.191, MEM:3695.4M, EPOCH TIME: 1731625369.658726
[11/15 00:02:49    173s] OPERPROF: Starting InitSKP at level 1, MEM:3695.4M, EPOCH TIME: 1731625369.658834
[11/15 00:02:49    173s] no activity file in design. spp won't run.
[11/15 00:02:49    173s] **WARN: (IMPSP-1760):	Buffer footprint does not have non-inverting buffers.  Using inverter footprint for Virtual IPO. Verify you have buffers defined in the libraries you have read in and confirm they are usable by running reportDontUseCells. Run 'setDontUse bufferName false' to enable buffers which are currently unusable.  
[11/15 00:02:49    173s] Type 'man IMPSP-1760' for more detail.
[11/15 00:02:49    173s] **WARN: (IMPSP-1763):	Buffer footprint does not have both buffers and inverters
[11/15 00:02:49    174s] no activity file in design. spp won't run.
[11/15 00:02:50    174s] *** Finished SKP initialization (cpu=0:00:01.1, real=0:00:01.0)***
[11/15 00:02:50    174s] OPERPROF: Finished InitSKP at level 1, CPU:1.111, REAL:0.422, MEM:3807.4M, EPOCH TIME: 1731625370.080464
[11/15 00:02:50    174s] NP #FI/FS/SF FL/PI: 0/48/0 10080/0
[11/15 00:02:50    175s] no activity file in design. spp won't run.
[11/15 00:02:50    175s] 
[11/15 00:02:50    175s] AB Est...
[11/15 00:02:50    175s] OPERPROF: Starting NP-Place at level 1, MEM:3807.4M, EPOCH TIME: 1731625370.093935
[11/15 00:02:50    175s] OPERPROF: Finished NP-Place at level 1, CPU:0.169, REAL:0.044, MEM:3838.2M, EPOCH TIME: 1731625370.137790
[11/15 00:02:50    175s] Iteration  5: Skipped, with CDP Off
[11/15 00:02:50    175s] 
[11/15 00:02:50    175s] AB Est...
[11/15 00:02:50    175s] OPERPROF: Starting NP-Place at level 1, MEM:3870.2M, EPOCH TIME: 1731625370.151170
[11/15 00:02:50    175s] OPERPROF: Finished NP-Place at level 1, CPU:0.145, REAL:0.030, MEM:3838.2M, EPOCH TIME: 1731625370.181022
[11/15 00:02:50    175s] Iteration  6: Skipped, with CDP Off
[11/15 00:02:50    175s] 
[11/15 00:02:50    175s] AB Est...
[11/15 00:02:50    175s] OPERPROF: Starting NP-Place at level 1, MEM:3870.2M, EPOCH TIME: 1731625370.196914
[11/15 00:02:50    175s] OPERPROF: Finished NP-Place at level 1, CPU:0.137, REAL:0.029, MEM:3838.2M, EPOCH TIME: 1731625370.225501
[11/15 00:02:50    175s] Iteration  7: Skipped, with CDP Off
[11/15 00:02:50    175s] OPERPROF: Starting NP-Place at level 1, MEM:3966.2M, EPOCH TIME: 1731625370.271600
[11/15 00:02:51    178s] Iteration  8: Total net bbox = 3.014e+05 (1.47e+05 1.55e+05)
[11/15 00:02:51    178s]               Est.  stn bbox = 4.183e+05 (2.05e+05 2.13e+05)
[11/15 00:02:51    178s]               cpu = 0:00:02.2 real = 0:00:01.0 mem = 4111.7M
[11/15 00:02:51    178s] OPERPROF: Finished NP-Place at level 1, CPU:2.344, REAL:0.928, MEM:4015.7M, EPOCH TIME: 1731625371.199481
[11/15 00:02:51    178s] no activity file in design. spp won't run.
[11/15 00:02:51    178s] NP #FI/FS/SF FL/PI: 0/48/0 10080/0
[11/15 00:02:51    178s] no activity file in design. spp won't run.
[11/15 00:02:51    178s] OPERPROF: Starting NP-Place at level 1, MEM:3983.7M, EPOCH TIME: 1731625371.271861
[11/15 00:02:52    182s] Iteration  9: Total net bbox = 3.142e+05 (1.54e+05 1.60e+05)
[11/15 00:02:52    182s]               Est.  stn bbox = 4.329e+05 (2.14e+05 2.19e+05)
[11/15 00:02:52    182s]               cpu = 0:00:03.7 real = 0:00:01.0 mem = 4111.7M
[11/15 00:02:52    182s] OPERPROF: Finished NP-Place at level 1, CPU:3.877, REAL:0.838, MEM:4015.7M, EPOCH TIME: 1731625372.110066
[11/15 00:02:52    182s] Legalizing MH Cells... 0 / 0 (level 7)
[11/15 00:02:52    182s] MH packer: No MH instances from GP
[11/15 00:02:52    182s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3887.7M, DRC: 0)
[11/15 00:02:52    182s] 0 (out of 0) MH cells were successfully legalized.
[11/15 00:02:52    182s] no activity file in design. spp won't run.
[11/15 00:02:52    182s] NP #FI/FS/SF FL/PI: 0/48/0 10080/0
[11/15 00:02:52    182s] no activity file in design. spp won't run.
[11/15 00:02:52    182s] OPERPROF: Starting NP-Place at level 1, MEM:3983.7M, EPOCH TIME: 1731625372.163317
[11/15 00:02:52    182s] Starting Early Global Route supply map. mem = 3983.7M
[11/15 00:02:52    182s] (I)      Initializing eGR engine (regular)
[11/15 00:02:52    182s] Set min layer with default ( 2 )
[11/15 00:02:52    182s] Set max layer with default ( 127 )
[11/15 00:02:52    182s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/15 00:02:52    182s] Min route layer (adjusted) = 2
[11/15 00:02:52    182s] Max route layer (adjusted) = 5
[11/15 00:02:52    182s] (I)      Initializing eGR engine (regular)
[11/15 00:02:52    182s] Set min layer with default ( 2 )
[11/15 00:02:52    182s] Set max layer with default ( 127 )
[11/15 00:02:52    182s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/15 00:02:52    182s] Min route layer (adjusted) = 2
[11/15 00:02:52    182s] Max route layer (adjusted) = 5
[11/15 00:02:52    182s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.85 MB )
[11/15 00:02:52    182s] (I)      Running eGR Regular flow
[11/15 00:02:52    182s] (I)      # wire layers (front) : 6
[11/15 00:02:52    182s] (I)      # wire layers (back)  : 0
[11/15 00:02:52    182s] (I)      min wire layer : 1
[11/15 00:02:52    182s] (I)      max wire layer : 5
[11/15 00:02:52    182s] (I)      # cut layers (front) : 5
[11/15 00:02:52    182s] (I)      # cut layers (back)  : 0
[11/15 00:02:52    182s] (I)      min cut layer : 1
[11/15 00:02:52    182s] (I)      max cut layer : 4
[11/15 00:02:52    182s] (I)      ================================ Layers ================================
[11/15 00:02:52    182s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:02:52    182s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/15 00:02:52    182s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:02:52    182s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/15 00:02:52    182s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/15 00:02:52    182s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/15 00:02:52    182s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/15 00:02:52    182s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/15 00:02:52    182s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/15 00:02:52    182s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/15 00:02:52    182s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/15 00:02:52    182s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/15 00:02:52    182s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/15 00:02:52    182s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/15 00:02:52    182s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:02:52    182s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/15 00:02:52    182s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/15 00:02:52    182s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:02:52    182s] Finished Early Global Route supply map. mem = 4030.7M
[11/15 00:02:55    197s] Iteration 10: Total net bbox = 3.352e+05 (1.65e+05 1.70e+05)
[11/15 00:02:55    197s]               Est.  stn bbox = 4.536e+05 (2.24e+05 2.29e+05)
[11/15 00:02:55    197s]               cpu = 0:00:15.7 real = 0:00:03.0 mem = 4120.7M
[11/15 00:02:55    197s] OPERPROF: Finished NP-Place at level 1, CPU:15.795, REAL:3.134, MEM:4024.7M, EPOCH TIME: 1731625375.297600
[11/15 00:02:55    197s] Legalizing MH Cells... 0 / 0 (level 8)
[11/15 00:02:55    197s] MH packer: No MH instances from GP
[11/15 00:02:55    197s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3896.7M, DRC: 0)
[11/15 00:02:55    197s] 0 (out of 0) MH cells were successfully legalized.
[11/15 00:02:55    197s] no activity file in design. spp won't run.
[11/15 00:02:55    197s] NP #FI/FS/SF FL/PI: 0/48/0 10080/0
[11/15 00:02:55    197s] no activity file in design. spp won't run.
[11/15 00:02:55    198s] OPERPROF: Starting NP-Place at level 1, MEM:3992.7M, EPOCH TIME: 1731625375.347833
[11/15 00:03:03    239s] Iteration 11: Total net bbox = 3.554e+05 (1.75e+05 1.80e+05)
[11/15 00:03:03    239s]               Est.  stn bbox = 4.721e+05 (2.33e+05 2.39e+05)
[11/15 00:03:03    239s]               cpu = 0:00:41.1 real = 0:00:08.0 mem = 4235.0M
[11/15 00:03:03    239s] OPERPROF: Finished NP-Place at level 1, CPU:41.181, REAL:7.916, MEM:4139.0M, EPOCH TIME: 1731625383.263414
[11/15 00:03:03    239s] Legalizing MH Cells... 0 / 0 (level 9)
[11/15 00:03:03    239s] MH packer: No MH instances from GP
[11/15 00:03:03    239s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4011.0M, DRC: 0)
[11/15 00:03:03    239s] 0 (out of 0) MH cells were successfully legalized.
[11/15 00:03:03    239s] no activity file in design. spp won't run.
[11/15 00:03:03    239s] NP #FI/FS/SF FL/PI: 0/48/0 10080/0
[11/15 00:03:03    239s] no activity file in design. spp won't run.
[11/15 00:03:03    239s] OPERPROF: Starting NP-Place at level 1, MEM:4107.0M, EPOCH TIME: 1731625383.314421
[11/15 00:03:03    239s] GP RA stats: MHOnly 0 nrInst 10080 nrDH 10080 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/15 00:03:03    241s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:4241.0M, EPOCH TIME: 1731625383.797827
[11/15 00:03:03    241s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:4253.0M, EPOCH TIME: 1731625383.797992
[11/15 00:03:03    241s] Iteration 12: Total net bbox = 3.505e+05 (1.73e+05 1.78e+05)
[11/15 00:03:03    241s]               Est.  stn bbox = 4.668e+05 (2.31e+05 2.36e+05)
[11/15 00:03:03    241s]               cpu = 0:00:02.2 real = 0:00:00.0 mem = 4145.0M
[11/15 00:03:03    241s] OPERPROF: Finished NP-Place at level 1, CPU:2.289, REAL:0.486, MEM:4017.0M, EPOCH TIME: 1731625383.800554
[11/15 00:03:03    241s] Legalizing MH Cells... 0 / 0 (level 10)
[11/15 00:03:03    241s] MH packer: No MH instances from GP
[11/15 00:03:03    241s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3889.0M, DRC: 0)
[11/15 00:03:03    241s] 0 (out of 0) MH cells were successfully legalized.
[11/15 00:03:03    241s] Move report: Timing Driven Placement moves 10080 insts, mean move: 16.23 um, max move: 130.51 um 
[11/15 00:03:03    241s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_1/sky130_osu_sc_18T_hs__inv_1_60_): (913.88, 925.84) --> (909.91, 799.30)
[11/15 00:03:03    241s] no activity file in design. spp won't run.
[11/15 00:03:03    241s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:3889.0M, EPOCH TIME: 1731625383.815672
[11/15 00:03:03    241s] Saved padding area to DB
[11/15 00:03:03    241s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:3889.0M, EPOCH TIME: 1731625383.816281
[11/15 00:03:03    241s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.009, REAL:0.009, MEM:3889.0M, EPOCH TIME: 1731625383.824791
[11/15 00:03:03    241s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3889.0M, EPOCH TIME: 1731625383.831252
[11/15 00:03:03    241s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/15 00:03:03    241s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.002, REAL:0.002, MEM:3889.0M, EPOCH TIME: 1731625383.833667
[11/15 00:03:03    241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:03    241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:03    241s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.021, REAL:0.020, MEM:3889.0M, EPOCH TIME: 1731625383.835338
[11/15 00:03:03    241s] 
[11/15 00:03:03    241s] Finished Incremental Placement (cpu=0:01:09, real=0:00:14.0, mem=3889.0M)
[11/15 00:03:03    241s] CongRepair sets shifter mode to gplace
[11/15 00:03:03    241s] TDRefine: refinePlace mode is spiral
[11/15 00:03:03    241s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3889.0M, EPOCH TIME: 1731625383.836139
[11/15 00:03:03    241s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3889.0M, EPOCH TIME: 1731625383.836178
[11/15 00:03:03    241s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3889.0M, EPOCH TIME: 1731625383.836225
[11/15 00:03:03    241s] Processing tracks to init pin-track alignment.
[11/15 00:03:03    241s] z: 2, totalTracks: 1
[11/15 00:03:03    241s] z: 4, totalTracks: 1
[11/15 00:03:03    241s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/15 00:03:03    241s] Cell fpga_top LLGs are deleted
[11/15 00:03:03    241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:03    241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:03    241s] # Building fpga_top llgBox search-tree.
[11/15 00:03:03    241s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3889.0M, EPOCH TIME: 1731625383.839975
[11/15 00:03:03    241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:03    241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:03    241s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3889.0M, EPOCH TIME: 1731625383.840252
[11/15 00:03:03    241s] Max number of tech site patterns supported in site array is 256.
[11/15 00:03:03    241s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'ENC_CORE_0', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
[11/15 00:03:03    241s] **WARN: (IMPSP-15601):	Site 'CoreSite' will allow X-flip for cells with X-symmetry in lef because this site is endcap only.
[11/15 00:03:03    241s] Core basic site is CoreSite
[11/15 00:03:03    241s] **Info: (IMPSP-307): Design contains fractional 128 cells.
[11/15 00:03:03    241s] After signature check, allow fast init is true, keep pre-filter is true.
[11/15 00:03:03    241s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/15 00:03:03    241s] Fast DP-INIT is on for default
[11/15 00:03:03    241s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 00:03:03    241s] Atter site array init, number of instance map data is 0.
[11/15 00:03:03    241s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.018, REAL:0.008, MEM:3889.0M, EPOCH TIME: 1731625383.848166
[11/15 00:03:03    241s] 
[11/15 00:03:03    241s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:03:03    241s] OPERPROF:         Starting CMU at level 5, MEM:3889.0M, EPOCH TIME: 1731625383.850836
[11/15 00:03:03    241s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:3889.0M, EPOCH TIME: 1731625383.851274
[11/15 00:03:03    241s] 
[11/15 00:03:03    241s] Bad Lib Cell Checking (CMU) is done! (0)
[11/15 00:03:03    241s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.023, REAL:0.013, MEM:3889.0M, EPOCH TIME: 1731625383.852597
[11/15 00:03:03    241s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3889.0M, EPOCH TIME: 1731625383.852645
[11/15 00:03:03    241s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3889.0M, EPOCH TIME: 1731625383.852756
[11/15 00:03:03    241s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3889.0MB).
[11/15 00:03:03    241s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.028, REAL:0.018, MEM:3889.0M, EPOCH TIME: 1731625383.853747
[11/15 00:03:03    241s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.028, REAL:0.018, MEM:3889.0M, EPOCH TIME: 1731625383.853774
[11/15 00:03:03    241s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.274775.3
[11/15 00:03:03    241s] OPERPROF:   Starting Refine-Place at level 2, MEM:3889.0M, EPOCH TIME: 1731625383.853848
[11/15 00:03:03    241s] *** Starting refinePlace (0:04:02 mem=3889.0M) ***
[11/15 00:03:03    241s] Total net bbox length = 3.652e+05 (1.811e+05 1.842e+05) (ext = 6.079e+04)
[11/15 00:03:03    241s] 
[11/15 00:03:03    241s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:03:03    241s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/15 00:03:03    241s] (I)      Default pattern map key = fpga_top_default.
[11/15 00:03:03    241s] Set min layer with default ( 2 )
[11/15 00:03:03    241s] Set max layer with default ( 127 )
[11/15 00:03:03    241s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/15 00:03:03    241s] Min route layer (adjusted) = 2
[11/15 00:03:03    241s] Max route layer (adjusted) = 5
[11/15 00:03:03    241s] (I)      Default pattern map key = fpga_top_default.
[11/15 00:03:03    241s] Set min layer with default ( 2 )
[11/15 00:03:03    241s] Set max layer with default ( 127 )
[11/15 00:03:03    241s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/15 00:03:03    241s] Min route layer (adjusted) = 2
[11/15 00:03:03    241s] Max route layer (adjusted) = 5
[11/15 00:03:03    241s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3889.0M, EPOCH TIME: 1731625383.866913
[11/15 00:03:03    241s] Starting refinePlace ...
[11/15 00:03:03    241s] (I)      Default pattern map key = fpga_top_default.
[11/15 00:03:03    241s] Set min layer with default ( 2 )
[11/15 00:03:03    241s] Set max layer with default ( 127 )
[11/15 00:03:03    241s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/15 00:03:03    241s] Min route layer (adjusted) = 2
[11/15 00:03:03    241s] Max route layer (adjusted) = 5
[11/15 00:03:03    241s] (I)      Default pattern map key = fpga_top_default.
[11/15 00:03:03    241s] Set min layer with default ( 2 )
[11/15 00:03:03    241s] Set max layer with default ( 127 )
[11/15 00:03:03    241s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/15 00:03:03    241s] Min route layer (adjusted) = 2
[11/15 00:03:03    241s] Max route layer (adjusted) = 5
[11/15 00:03:03    241s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4017.0M, EPOCH TIME: 1731625383.889934
[11/15 00:03:03    241s] DDP initSite1 nrRow 376 nrJob 376
[11/15 00:03:03    241s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4017.0M, EPOCH TIME: 1731625383.890014
[11/15 00:03:03    241s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.002, REAL:0.000, MEM:4017.0M, EPOCH TIME: 1731625383.890278
[11/15 00:03:03    241s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4017.0M, EPOCH TIME: 1731625383.890315
[11/15 00:03:03    241s] DDP markSite nrRow 376 nrJob 376
[11/15 00:03:03    241s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.003, REAL:0.000, MEM:4017.0M, EPOCH TIME: 1731625383.890787
[11/15 00:03:03    241s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.005, REAL:0.001, MEM:4017.0M, EPOCH TIME: 1731625383.890831
[11/15 00:03:03    241s]   Spread Effort: high, pre-route mode, useDDP on.
[11/15 00:03:03    241s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3889.0MB) @(0:04:02 - 0:04:02).
[11/15 00:03:03    241s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/15 00:03:03    241s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3889.0M, EPOCH TIME: 1731625383.895289
[11/15 00:03:03    241s] Tweakage: fix icg 0, fix clk 0.
[11/15 00:03:03    241s] Tweakage: density cost 0, scale 0.4.
[11/15 00:03:03    241s] Tweakage: activity cost 0, scale 1.0.
[11/15 00:03:03    241s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3985.0M, EPOCH TIME: 1731625383.906786
[11/15 00:03:03    241s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:3985.0M, EPOCH TIME: 1731625383.912758
[11/15 00:03:03    241s] Tweakage perm 103 insts, flip 4802 insts.
[11/15 00:03:03    241s] Tweakage perm 14 insts, flip 269 insts.
[11/15 00:03:03    241s] Tweakage perm 4 insts, flip 12 insts.
[11/15 00:03:03    241s] Tweakage perm 0 insts, flip 4 insts.
[11/15 00:03:04    242s] Tweakage perm 44 insts, flip 1233 insts.
[11/15 00:03:04    242s] Tweakage perm 14 insts, flip 81 insts.
[11/15 00:03:04    242s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.298, REAL:0.238, MEM:4982.0M, EPOCH TIME: 1731625384.151152
[11/15 00:03:04    242s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.306, REAL:0.247, MEM:4982.0M, EPOCH TIME: 1731625384.153670
[11/15 00:03:04    242s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.395, REAL:0.281, MEM:3889.0M, EPOCH TIME: 1731625384.176190
[11/15 00:03:04    242s] Move report: Congestion aware Tweak moves 5729 insts, mean move: 1.15 um, max move: 17.18 um 
[11/15 00:03:04    242s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_50_): (901.76, 685.73) --> (918.94, 685.72)
[11/15 00:03:04    242s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.4, real=0:00:01.0, mem=3889.0mb) @(0:04:02 - 0:04:02).
[11/15 00:03:04    242s] 
[11/15 00:03:04    242s] Running Spiral MT with 8 threads  fetchWidth=324 
[11/15 00:03:04    242s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sb_0__0_/mem_top_track_0/sky130_osu_sc_18T_hs__dffr_1_0_' (Cell sky130_osu_sc_18T_hs__dffr_1).
[11/15 00:03:04    242s] Type 'man IMPSP-2020' for more detail.
[11/15 00:03:04    242s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_' (Cell sky130_osu_sc_18T_hs__dffr_1).
[11/15 00:03:04    242s] Type 'man IMPSP-2020' for more detail.
[11/15 00:03:04    242s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3' (Cell sky130_osu_sc_18T_hs__inv_l).
[11/15 00:03:04    242s] Type 'man IMPSP-2020' for more detail.
[11/15 00:03:04    242s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3' (Cell sky130_osu_sc_18T_hs__inv_l).
[11/15 00:03:04    242s] Type 'man IMPSP-2020' for more detail.
[11/15 00:03:04    242s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_io_bottom_1__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_' (Cell sky130_osu_sc_18T_hs__dffr_1).
[11/15 00:03:04    242s] Type 'man IMPSP-2020' for more detail.
[11/15 00:03:04    242s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_io_bottom_1__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3' (Cell sky130_osu_sc_18T_hs__inv_l).
[11/15 00:03:04    242s] Type 'man IMPSP-2020' for more detail.
[11/15 00:03:04    242s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3' (Cell sky130_osu_sc_18T_hs__inv_l).
[11/15 00:03:04    242s] Type 'man IMPSP-2020' for more detail.
[11/15 00:03:04    242s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_29_' (Cell sky130_osu_sc_18T_hs__dffr_1).
[11/15 00:03:04    242s] Type 'man IMPSP-2020' for more detail.
[11/15 00:03:04    242s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_24_' (Cell sky130_osu_sc_18T_hs__dffr_1).
[11/15 00:03:04    242s] Type 'man IMPSP-2020' for more detail.
[11/15 00:03:04    242s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_27_' (Cell sky130_osu_sc_18T_hs__dffr_1).
[11/15 00:03:04    242s] Type 'man IMPSP-2020' for more detail.
[11/15 00:03:04    242s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_io_bottom_1__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_' (Cell sky130_osu_sc_18T_hs__dffr_1).
[11/15 00:03:04    242s] Type 'man IMPSP-2020' for more detail.
[11/15 00:03:04    242s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_41_' (Cell sky130_osu_sc_18T_hs__dffr_1).
[11/15 00:03:04    242s] Type 'man IMPSP-2020' for more detail.
[11/15 00:03:04    242s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_27_' (Cell sky130_osu_sc_18T_hs__dffr_1).
[11/15 00:03:04    242s] Type 'man IMPSP-2020' for more detail.
[11/15 00:03:04    242s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_34_' (Cell sky130_osu_sc_18T_hs__dffr_1).
[11/15 00:03:04    242s] Type 'man IMPSP-2020' for more detail.
[11/15 00:03:04    242s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_43_' (Cell sky130_osu_sc_18T_hs__dffr_1).
[11/15 00:03:04    242s] Type 'man IMPSP-2020' for more detail.
[11/15 00:03:04    242s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_15_' (Cell sky130_osu_sc_18T_hs__dffr_1).
[11/15 00:03:04    242s] Type 'man IMPSP-2020' for more detail.
[11/15 00:03:04    242s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_37_' (Cell sky130_osu_sc_18T_hs__dffr_1).
[11/15 00:03:04    242s] Type 'man IMPSP-2020' for more detail.
[11/15 00:03:04    242s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_34_' (Cell sky130_osu_sc_18T_hs__dffr_1).
[11/15 00:03:04    242s] Type 'man IMPSP-2020' for more detail.
[11/15 00:03:04    242s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'cbx_1__0_/mux_top_ipin_6/sky130_osu_sc_18T_hs__inv_4_0_' (Cell sky130_osu_sc_18T_hs__inv_1).
[11/15 00:03:04    242s] Type 'man IMPSP-2020' for more detail.
[11/15 00:03:04    242s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): Create thread pool 0x7fc7e36a0790.
[11/15 00:03:04    242s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): 0 out of 3 thread pools are available.
[11/15 00:03:04    242s] Move report: legalization moves 9272 insts, mean move: 0.61 um, max move: 2.42 um spiral
[11/15 00:03:04    242s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_breaker572): (691.68, 836.74) --> (691.24, 834.76)
[11/15 00:03:04    242s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/15 00:03:04    242s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/15 00:03:04    242s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3985.0MB) @(0:04:02 - 0:04:02).
[11/15 00:03:04    242s] **ERROR: (IMPSP-2021):	Could not legalize <10080> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
[11/15 00:03:04    242s] Move report: Detail placement moves 10080 insts, mean move: 1.19 um, max move: 17.18 um 
[11/15 00:03:04    242s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_50_): (901.76, 685.73) --> (918.94, 685.72)
[11/15 00:03:04    242s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 3985.0MB
[11/15 00:03:04    242s] Statistics of distance of Instance movement in refine placement:
[11/15 00:03:04    242s]   maximum (X+Y) =        17.18 um
[11/15 00:03:04    242s]   inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_50_) with max move: (901.765, 685.727) -> (918.94, 685.72)
[11/15 00:03:04    242s]   mean    (X+Y) =         1.19 um
[11/15 00:03:04    242s] Summary Report:
[11/15 00:03:04    242s] Instances move: 10080 (out of 10080 movable)
[11/15 00:03:04    242s] Instances flipped: 0
[11/15 00:03:04    242s] Mean displacement: 1.19 um
[11/15 00:03:04    242s] Max displacement: 17.18 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_50_) (901.765, 685.727) -> (918.94, 685.72)
[11/15 00:03:04    242s] 	Length: 21 sites, height: 2 rows, site name: ENC_CORE_0, cell type: sky130_osu_sc_18T_hs__dffr_1
[11/15 00:03:04    242s] 	Violation at original loc: Pre-route DRC Violation
[11/15 00:03:04    242s] Total instances moved : 10080
[11/15 00:03:04    242s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.512, REAL:0.388, MEM:3985.0M, EPOCH TIME: 1731625384.254808
[11/15 00:03:04    242s] Total net bbox length = 3.596e+05 (1.749e+05 1.847e+05) (ext = 6.084e+04)
[11/15 00:03:04    242s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 3985.0MB
[11/15 00:03:04    242s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=3985.0MB) @(0:04:02 - 0:04:02).
[11/15 00:03:04    242s] *** Finished refinePlace (0:04:02 mem=3985.0M) ***
[11/15 00:03:04    242s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.274775.3
[11/15 00:03:04    242s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.528, REAL:0.404, MEM:3985.0M, EPOCH TIME: 1731625384.258247
[11/15 00:03:04    242s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3985.0M, EPOCH TIME: 1731625384.258307
[11/15 00:03:04    242s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20160).
[11/15 00:03:04    242s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:04    242s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:04    242s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:04    242s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.035, REAL:0.014, MEM:4006.0M, EPOCH TIME: 1731625384.272063
[11/15 00:03:04    242s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.592, REAL:0.436, MEM:4006.0M, EPOCH TIME: 1731625384.272151
[11/15 00:03:04    242s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4006.0M, EPOCH TIME: 1731625384.272267
[11/15 00:03:04    242s] Starting Early Global Route congestion estimation: mem = 4006.0M
[11/15 00:03:04    242s] (I)      Initializing eGR engine (regular)
[11/15 00:03:04    242s] Set min layer with default ( 2 )
[11/15 00:03:04    242s] Set max layer with default ( 127 )
[11/15 00:03:04    242s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/15 00:03:04    242s] Min route layer (adjusted) = 2
[11/15 00:03:04    242s] Max route layer (adjusted) = 5
[11/15 00:03:04    242s] (I)      Initializing eGR engine (regular)
[11/15 00:03:04    242s] Set min layer with default ( 2 )
[11/15 00:03:04    242s] Set max layer with default ( 127 )
[11/15 00:03:04    242s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/15 00:03:04    242s] Min route layer (adjusted) = 2
[11/15 00:03:04    242s] Max route layer (adjusted) = 5
[11/15 00:03:04    242s] (I)      Started Early Global Route kernel ( Curr Mem: 3.82 MB )
[11/15 00:03:04    242s] (I)      Running eGR Regular flow
[11/15 00:03:04    242s] (I)      # wire layers (front) : 6
[11/15 00:03:04    242s] (I)      # wire layers (back)  : 0
[11/15 00:03:04    242s] (I)      min wire layer : 1
[11/15 00:03:04    242s] (I)      max wire layer : 5
[11/15 00:03:04    242s] (I)      # cut layers (front) : 5
[11/15 00:03:04    242s] (I)      # cut layers (back)  : 0
[11/15 00:03:04    242s] (I)      min cut layer : 1
[11/15 00:03:04    242s] (I)      max cut layer : 4
[11/15 00:03:04    242s] (I)      ================================ Layers ================================
[11/15 00:03:04    242s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:03:04    242s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/15 00:03:04    242s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:03:04    242s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/15 00:03:04    242s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/15 00:03:04    242s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/15 00:03:04    242s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/15 00:03:04    242s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/15 00:03:04    242s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/15 00:03:04    242s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/15 00:03:04    242s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/15 00:03:04    242s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/15 00:03:04    242s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/15 00:03:04    242s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/15 00:03:04    242s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:03:04    242s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/15 00:03:04    242s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/15 00:03:04    242s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:03:04    242s] (I)      Started Import and model ( Curr Mem: 3.82 MB )
[11/15 00:03:04    242s] (I)      Default pattern map key = fpga_top_default.
[11/15 00:03:04    242s] (I)      == Non-default Options ==
[11/15 00:03:04    242s] (I)      Maximum routing layer                              : 5
[11/15 00:03:04    242s] (I)      Top routing layer                                  : 5
[11/15 00:03:04    242s] (I)      Number of threads                                  : 8
[11/15 00:03:04    242s] (I)      Route tie net to shape                             : auto
[11/15 00:03:04    242s] (I)      Use non-blocking free Dbs wires                    : false
[11/15 00:03:04    242s] (I)      Method to set GCell size                           : row
[11/15 00:03:04    242s] (I)      Tie hi/lo max distance                             : 41.400000
[11/15 00:03:04    242s] (I)      Counted 1066 PG shapes. eGR will not process PG shapes layer by layer.
[11/15 00:03:04    242s] (I)      ============== Pin Summary ==============
[11/15 00:03:04    242s] (I)      +-------+--------+---------+------------+
[11/15 00:03:04    242s] (I)      | Layer | # pins | % total |      Group |
[11/15 00:03:04    242s] (I)      +-------+--------+---------+------------+
[11/15 00:03:04    242s] (I)      |     1 |  33826 |   97.99 |        Pin |
[11/15 00:03:04    242s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/15 00:03:04    242s] (I)      |     3 |    656 |    1.90 | Pin access |
[11/15 00:03:04    242s] (I)      |     4 |      0 |    0.00 |      Other |
[11/15 00:03:04    242s] (I)      |     5 |     39 |    0.11 |      Other |
[11/15 00:03:04    242s] (I)      +-------+--------+---------+------------+
[11/15 00:03:04    242s] (I)      Use row-based GCell size
[11/15 00:03:04    242s] (I)      Use row-based GCell align
[11/15 00:03:04    242s] (I)      layer 0 area = 83000
[11/15 00:03:04    242s] (I)      layer 1 area = 67600
[11/15 00:03:04    242s] (I)      layer 2 area = 240000
[11/15 00:03:04    242s] (I)      layer 3 area = 240000
[11/15 00:03:04    242s] (I)      layer 4 area = 4000000
[11/15 00:03:04    242s] (I)      GCell unit size   : 4140
[11/15 00:03:04    242s] (I)      GCell multiplier  : 1
[11/15 00:03:04    242s] (I)      GCell row height  : 4140
[11/15 00:03:04    242s] (I)      Actual row height : 4140
[11/15 00:03:04    242s] (I)      GCell align ref   : 280000 280000
[11/15 00:03:04    242s] [NR-eGR] Track table information for default rule: 
[11/15 00:03:04    242s] [NR-eGR] met1 has single uniform track structure
[11/15 00:03:04    242s] [NR-eGR] met2 has single uniform track structure
[11/15 00:03:04    242s] [NR-eGR] met3 has single uniform track structure
[11/15 00:03:04    242s] [NR-eGR] met4 has single uniform track structure
[11/15 00:03:04    242s] [NR-eGR] met5 has single uniform track structure
[11/15 00:03:04    242s] (I)      =============== Default via ===============
[11/15 00:03:04    242s] (I)      +---+------------------+------------------+
[11/15 00:03:04    242s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/15 00:03:04    242s] (I)      +---+------------------+------------------+
[11/15 00:03:04    242s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/15 00:03:04    242s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/15 00:03:04    242s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/15 00:03:04    242s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/15 00:03:04    242s] (I)      +---+------------------+------------------+
[11/15 00:03:04    242s] [NR-eGR] Read 1122 PG shapes
[11/15 00:03:04    242s] [NR-eGR] Read 0 clock shapes
[11/15 00:03:04    242s] [NR-eGR] Read 0 other shapes
[11/15 00:03:04    242s] [NR-eGR] #Routing Blockages  : 0
[11/15 00:03:04    242s] [NR-eGR] #Instance Blockages : 9014
[11/15 00:03:04    242s] [NR-eGR] #PG Blockages       : 1122
[11/15 00:03:04    242s] [NR-eGR] #Halo Blockages     : 0
[11/15 00:03:04    242s] [NR-eGR] #Boundary Blockages : 0
[11/15 00:03:04    242s] [NR-eGR] #Clock Blockages    : 0
[11/15 00:03:04    242s] [NR-eGR] #Other Blockages    : 0
[11/15 00:03:04    242s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/15 00:03:04    242s] (I)      Custom ignore net properties:
[11/15 00:03:04    242s] (I)      1 : NotLegal
[11/15 00:03:04    242s] (I)      Default ignore net properties:
[11/15 00:03:04    242s] (I)      1 : Special
[11/15 00:03:04    242s] (I)      2 : Analog
[11/15 00:03:04    242s] (I)      3 : Fixed
[11/15 00:03:04    242s] (I)      4 : Skipped
[11/15 00:03:04    242s] (I)      5 : MixedSignal
[11/15 00:03:04    242s] (I)      Prerouted net properties:
[11/15 00:03:04    242s] (I)      1 : NotLegal
[11/15 00:03:04    242s] (I)      2 : Special
[11/15 00:03:04    242s] (I)      3 : Analog
[11/15 00:03:04    242s] (I)      4 : Fixed
[11/15 00:03:04    242s] (I)      5 : Skipped
[11/15 00:03:04    242s] (I)      6 : MixedSignal
[11/15 00:03:04    242s] [NR-eGR] Early global route reroute all routable nets
[11/15 00:03:04    242s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/15 00:03:04    242s] [NR-eGR] Read 10228 nets ( ignored 0 )
[11/15 00:03:04    242s] (I)        Front-side 10228 ( ignored 0 )
[11/15 00:03:04    242s] (I)        Back-side  0 ( ignored 0 )
[11/15 00:03:04    242s] (I)        Both-side  0 ( ignored 0 )
[11/15 00:03:04    242s] (I)      early_global_route_priority property id does not exist.
[11/15 00:03:04    242s] (I)      Read Num Blocks=10136  Num Prerouted Wires=0  Num CS=0
[11/15 00:03:04    242s] (I)      Layer 1 (V) : #blockages 225 : #preroutes 0
[11/15 00:03:04    242s] (I)      Layer 2 (H) : #blockages 3990 : #preroutes 0
[11/15 00:03:04    242s] (I)      Layer 3 (V) : #blockages 3591 : #preroutes 0
[11/15 00:03:04    242s] (I)      Layer 4 (H) : #blockages 2330 : #preroutes 0
[11/15 00:03:04    242s] (I)      Number of ignored nets                =      0
[11/15 00:03:04    242s] (I)      Number of connected nets              =      0
[11/15 00:03:04    242s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/15 00:03:04    242s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/15 00:03:04    242s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/15 00:03:04    242s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/15 00:03:04    242s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/15 00:03:04    242s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/15 00:03:04    242s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/15 00:03:04    242s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/15 00:03:04    242s] (I)      Ndr track 0 does not exist
[11/15 00:03:04    242s] (I)      ---------------------Grid Graph Info--------------------
[11/15 00:03:04    242s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/15 00:03:04    242s] (I)      Core area           : (280000, 280000) - (1838665, 1838665)
[11/15 00:03:04    242s] (I)      Site width          :   460  (dbu)
[11/15 00:03:04    242s] (I)      Row height          :  4140  (dbu)
[11/15 00:03:04    242s] (I)      GCell row height    :  4140  (dbu)
[11/15 00:03:04    242s] (I)      GCell width         :  4140  (dbu)
[11/15 00:03:04    242s] (I)      GCell height        :  4140  (dbu)
[11/15 00:03:04    242s] (I)      Grid                :   512   512     5
[11/15 00:03:04    242s] (I)      Layer numbers       :     1     2     3     4     5
[11/15 00:03:04    242s] (I)      Vertical capacity   :     0  4140     0  4140     0
[11/15 00:03:04    242s] (I)      Horizontal capacity :     0     0  4140     0  4140
[11/15 00:03:04    242s] (I)      Default wire width  :   140   140   300   300  1600
[11/15 00:03:04    242s] (I)      Default wire space  :   140   140   300   300  1600
[11/15 00:03:04    242s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/15 00:03:04    242s] (I)      Default pitch size  :   280   460   610   615  3660
[11/15 00:03:04    242s] (I)      First track coord   :   320   320   620   790  1840
[11/15 00:03:04    242s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[11/15 00:03:04    242s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/15 00:03:04    242s] (I)      Num of masks        :     1     1     1     1     1
[11/15 00:03:04    242s] (I)      Num of trim masks   :     0     0     0     0     0
[11/15 00:03:04    242s] (I)      --------------------------------------------------------
[11/15 00:03:04    242s] 
[11/15 00:03:04    242s] [NR-eGR] ============ Routing rule table ============
[11/15 00:03:04    242s] [NR-eGR] Rule id: 0  Nets: 10196
[11/15 00:03:04    242s] [NR-eGR] ========================================
[11/15 00:03:04    242s] [NR-eGR] 
[11/15 00:03:04    242s] (I)      ======== NDR :  =========
[11/15 00:03:04    242s] (I)      +--------------+--------+
[11/15 00:03:04    242s] (I)      |           ID |      0 |
[11/15 00:03:04    242s] (I)      |         Name |        |
[11/15 00:03:04    242s] (I)      |      Default |    yes |
[11/15 00:03:04    242s] (I)      |  Clk Special |     no |
[11/15 00:03:04    242s] (I)      | Hard spacing |     no |
[11/15 00:03:04    242s] (I)      |    NDR track | (none) |
[11/15 00:03:04    242s] (I)      |      NDR via | (none) |
[11/15 00:03:04    242s] (I)      |  Extra space |      0 |
[11/15 00:03:04    242s] (I)      |      Shields |      0 |
[11/15 00:03:04    242s] (I)      |   Demand (H) |      1 |
[11/15 00:03:04    242s] (I)      |   Demand (V) |      1 |
[11/15 00:03:04    242s] (I)      |        #Nets |  10196 |
[11/15 00:03:04    242s] (I)      +--------------+--------+
[11/15 00:03:04    242s] (I)      +-------------------------------------------------------------------------------------+
[11/15 00:03:04    242s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/15 00:03:04    242s] (I)      +-------------------------------------------------------------------------------------+
[11/15 00:03:04    242s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/15 00:03:04    242s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/15 00:03:04    242s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/15 00:03:04    242s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/15 00:03:04    242s] (I)      +-------------------------------------------------------------------------------------+
[11/15 00:03:04    242s] (I)      =============== Blocked Tracks ===============
[11/15 00:03:04    242s] (I)      +-------+---------+----------+---------------+
[11/15 00:03:04    242s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/15 00:03:04    242s] (I)      +-------+---------+----------+---------------+
[11/15 00:03:04    242s] (I)      |     1 |       0 |        0 |         0.00% |
[11/15 00:03:04    242s] (I)      |     2 | 2357760 |   639346 |        27.12% |
[11/15 00:03:04    242s] (I)      |     3 | 1777664 |   483587 |        27.20% |
[11/15 00:03:04    242s] (I)      |     4 | 1763328 |   675958 |        38.33% |
[11/15 00:03:04    242s] (I)      |     5 |  296448 |   102287 |        34.50% |
[11/15 00:03:04    242s] (I)      +-------+---------+----------+---------------+
[11/15 00:03:04    242s] (I)      Finished Import and model ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 3.85 MB )
[11/15 00:03:04    242s] (I)      Reset routing kernel
[11/15 00:03:04    242s] (I)      Started Global Routing ( Curr Mem: 3.85 MB )
[11/15 00:03:04    242s] (I)      totalPins=33011  totalGlobalPin=32656 (98.92%)
[11/15 00:03:04    242s] (I)      ================= Net Group Info =================
[11/15 00:03:04    242s] (I)      +----+----------------+--------------+-----------+
[11/15 00:03:04    242s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/15 00:03:04    242s] (I)      +----+----------------+--------------+-----------+
[11/15 00:03:04    242s] (I)      |  1 |          10196 |      met2(2) |   met5(5) |
[11/15 00:03:04    242s] (I)      +----+----------------+--------------+-----------+
[11/15 00:03:04    242s] (I)      total 2D Cap : 4324915 = (1496438 H, 2828477 V)
[11/15 00:03:04    242s] (I)      total 2D Demand : 333 = (0 H, 333 V)
[11/15 00:03:04    242s] (I)      Adjusted 0 GCells for pin access
[11/15 00:03:04    242s] [NR-eGR] Layer group 1: route 10196 net(s) in layer range [2, 5]
[11/15 00:03:04    242s] (I)      
[11/15 00:03:04    242s] (I)      ============  Phase 1a Route ============
[11/15 00:03:04    242s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 182
[11/15 00:03:04    242s] (I)      Usage: 118641 = (60048 H, 58593 V) = (4.01% H, 2.07% V) = (2.486e+05um H, 2.426e+05um V)
[11/15 00:03:04    242s] (I)      
[11/15 00:03:04    242s] (I)      ============  Phase 1b Route ============
[11/15 00:03:04    242s] (I)      Usage: 118792 = (60064 H, 58728 V) = (4.01% H, 2.08% V) = (2.487e+05um H, 2.431e+05um V)
[11/15 00:03:04    242s] (I)      Overflow of layer group 1: 0.55% H + 0.00% V. EstWL: 4.917989e+05um
[11/15 00:03:04    242s] (I)      Congestion metric : 3.17%H 0.01%V, 3.18%HV
[11/15 00:03:04    242s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/15 00:03:04    242s] (I)      
[11/15 00:03:04    242s] (I)      ============  Phase 1c Route ============
[11/15 00:03:04    242s] (I)      Level2 Grid: 103 x 103
[11/15 00:03:04    242s] (I)      Usage: 118789 = (60064 H, 58725 V) = (4.01% H, 2.08% V) = (2.487e+05um H, 2.431e+05um V)
[11/15 00:03:04    242s] (I)      
[11/15 00:03:04    242s] (I)      ============  Phase 1d Route ============
[11/15 00:03:04    242s] (I)      Usage: 119426 = (60346 H, 59080 V) = (4.03% H, 2.09% V) = (2.498e+05um H, 2.446e+05um V)
[11/15 00:03:04    242s] (I)      
[11/15 00:03:04    242s] (I)      ============  Phase 1e Route ============
[11/15 00:03:04    242s] (I)      Usage: 119426 = (60346 H, 59080 V) = (4.03% H, 2.09% V) = (2.498e+05um H, 2.446e+05um V)
[11/15 00:03:04    242s] [NR-eGR] Early Global Route overflow of layer group 1: 0.50% H + 0.01% V. EstWL: 4.944236e+05um
[11/15 00:03:04    242s] (I)      
[11/15 00:03:04    242s] (I)      ============  Phase 1l Route ============
[11/15 00:03:04    242s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/15 00:03:04    242s] (I)      Layer  2:    1728793     58203         1      599139     1755549    (25.44%) 
[11/15 00:03:04    242s] (I)      Layer  3:    1300641    114392      9466      456377     1319289    (25.70%) 
[11/15 00:03:04    242s] (I)      Layer  4:    1095544     27638       383      574827     1186403    (32.64%) 
[11/15 00:03:04    242s] (I)      Layer  5:     195203      6477        62       98889      197055    (33.41%) 
[11/15 00:03:04    242s] (I)      Total:       4320181    206710      9912     1729232     4458294    (27.95%) 
[11/15 00:03:04    242s] (I)      
[11/15 00:03:04    242s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/15 00:03:04    242s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/15 00:03:04    242s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/15 00:03:04    242s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[11/15 00:03:04    242s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 00:03:04    242s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 00:03:04    242s] [NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 00:03:04    242s] [NR-eGR]    met3 ( 3)      3778( 1.94%)       340( 0.17%)         4( 0.00%)   ( 2.12%) 
[11/15 00:03:04    242s] [NR-eGR]    met4 ( 4)       236( 0.13%)         0( 0.00%)         0( 0.00%)   ( 0.13%) 
[11/15 00:03:04    242s] [NR-eGR]    met5 ( 5)        62( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[11/15 00:03:04    242s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 00:03:04    242s] [NR-eGR]        Total      4077( 0.55%)       340( 0.05%)         4( 0.00%)   ( 0.60%) 
[11/15 00:03:04    242s] [NR-eGR] 
[11/15 00:03:04    242s] (I)      Finished Global Routing ( CPU: 0.51 sec, Real: 0.26 sec, Curr Mem: 3.85 MB )
[11/15 00:03:04    242s] (I)      Updating congestion map
[11/15 00:03:04    242s] (I)      total 2D Cap : 4329205 = (1498498 H, 2830707 V)
[11/15 00:03:04    242s] [NR-eGR] Overflow after Early Global Route 1.51% H + 0.00% V
[11/15 00:03:04    242s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.65 sec, Real: 0.40 sec, Curr Mem: 3.84 MB )
[11/15 00:03:04    242s] Early Global Route congestion estimation runtime: 0.41 seconds, mem = 4003.8M
[11/15 00:03:04    242s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.657, REAL:0.405, MEM:4003.8M, EPOCH TIME: 1731625384.677341
[11/15 00:03:04    242s] OPERPROF: Starting HotSpotCal at level 1, MEM:4003.8M, EPOCH TIME: 1731625384.677388
[11/15 00:03:04    242s] [hotspot] +------------+---------------+---------------+
[11/15 00:03:04    242s] [hotspot] |            |   max hotspot | total hotspot |
[11/15 00:03:04    242s] [hotspot] +------------+---------------+---------------+
[11/15 00:03:04    242s] [hotspot] | normalized |          4.25 |         43.10 |
[11/15 00:03:04    242s] [hotspot] +------------+---------------+---------------+
[11/15 00:03:04    242s] Local HotSpot Analysis: normalized max congestion hotspot area = 4.25, normalized total congestion hotspot area = 43.10 (area is in unit of 4 std-cell row bins)
[11/15 00:03:04    242s] [hotspot] max/total 4.25/43.10, big hotspot (>10) total 3.04
[11/15 00:03:04    242s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/15 00:03:04    242s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:03:04    242s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/15 00:03:04    242s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:03:04    242s] [hotspot] |  1  |   863.74  1062.46   996.22  1194.94 |        6.16   |
[11/15 00:03:04    242s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:03:04    242s] [hotspot] |  2  |   598.78  1062.46   731.26  1194.94 |        4.51   |
[11/15 00:03:04    242s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:03:04    242s] [hotspot] |  3  |   598.78   929.98   731.26  1062.46 |        3.90   |
[11/15 00:03:04    242s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:03:04    242s] [hotspot] |  4  |   731.26   996.22   863.74  1128.70 |        3.82   |
[11/15 00:03:04    242s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:03:04    242s] [hotspot] |  5  |   731.26   797.50   863.74   929.98 |        3.73   |
[11/15 00:03:04    242s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:03:04    242s] Top 5 hotspots total area: 22.11
[11/15 00:03:04    242s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.014, REAL:0.007, MEM:4003.8M, EPOCH TIME: 1731625384.684190
[11/15 00:03:04    242s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4003.8M, EPOCH TIME: 1731625384.684918
[11/15 00:03:04    242s] Starting Early Global Route wiring: mem = 4003.8M
[11/15 00:03:04    242s] (I)      Running track assignment and export wires
[11/15 00:03:04    242s] (I)      Delete wires for 10196 nets 
[11/15 00:03:04    242s] (I)      ============= Track Assignment ============
[11/15 00:03:04    242s] (I)      Started Track Assignment (8T) ( Curr Mem: 3.84 MB )
[11/15 00:03:04    242s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[11/15 00:03:04    242s] (I)      Run Multi-thread track assignment
[11/15 00:03:04    243s] (I)      Finished Track Assignment (8T) ( CPU: 0.32 sec, Real: 0.07 sec, Curr Mem: 3.89 MB )
[11/15 00:03:04    243s] (I)      Started Export ( Curr Mem: 3.89 MB )
[11/15 00:03:04    243s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/15 00:03:04    243s] [NR-eGR] Total eGR-routed clock nets wire length: 17640um, number of vias: 4427
[11/15 00:03:04    243s] [NR-eGR] --------------------------------------------------------------------------
[11/15 00:03:04    243s] [NR-eGR]               Length (um)   Vias 
[11/15 00:03:04    243s] [NR-eGR] ---------------------------------
[11/15 00:03:04    243s] [NR-eGR]  met1  (1H)             0  32348 
[11/15 00:03:04    243s] [NR-eGR]  met2  (2V)        212695  44344 
[11/15 00:03:04    243s] [NR-eGR]  met3  (3H)        230505   8052 
[11/15 00:03:04    243s] [NR-eGR]  met4  (4V)         48824   6383 
[11/15 00:03:04    243s] [NR-eGR]  met5  (5H)         25166      0 
[11/15 00:03:04    243s] [NR-eGR] ---------------------------------
[11/15 00:03:04    243s] [NR-eGR]        Total       517191  91127 
[11/15 00:03:04    243s] [NR-eGR] --------------------------------------------------------------------------
[11/15 00:03:04    243s] [NR-eGR] Total half perimeter of net bounding box: 359605um
[11/15 00:03:04    243s] [NR-eGR] Total length: 517191um, number of vias: 91127
[11/15 00:03:04    243s] [NR-eGR] --------------------------------------------------------------------------
[11/15 00:03:04    243s] (I)      == Layer wire length by net rule ==
[11/15 00:03:04    243s] (I)                     Default 
[11/15 00:03:04    243s] (I)      -----------------------
[11/15 00:03:04    243s] (I)       met1  (1H)        0um 
[11/15 00:03:04    243s] (I)       met2  (2V)   212695um 
[11/15 00:03:04    243s] (I)       met3  (3H)   230505um 
[11/15 00:03:04    243s] (I)       met4  (4V)    48824um 
[11/15 00:03:04    243s] (I)       met5  (5H)    25166um 
[11/15 00:03:04    243s] (I)      -----------------------
[11/15 00:03:04    243s] (I)             Total  517191um 
[11/15 00:03:04    243s] (I)      == Layer via count by net rule ==
[11/15 00:03:04    243s] (I)                    Default 
[11/15 00:03:04    243s] (I)      ----------------------
[11/15 00:03:04    243s] (I)       met1  (1H)     32348 
[11/15 00:03:04    243s] (I)       met2  (2V)     44344 
[11/15 00:03:04    243s] (I)       met3  (3H)      8052 
[11/15 00:03:04    243s] (I)       met4  (4V)      6383 
[11/15 00:03:04    243s] (I)       met5  (5H)         0 
[11/15 00:03:04    243s] (I)      ----------------------
[11/15 00:03:04    243s] (I)             Total    91127 
[11/15 00:03:04    243s] (I)      Finished Export ( CPU: 0.11 sec, Real: 0.05 sec, Curr Mem: 3.89 MB )
[11/15 00:03:04    243s] eee: RC Grid Memory freed=168540
[11/15 00:03:04    243s] (I)      Global routing data unavailable, rerun eGR
[11/15 00:03:04    243s] (I)      Initializing eGR engine (regular)
[11/15 00:03:04    243s] Set min layer with default ( 2 )
[11/15 00:03:04    243s] Set max layer with default ( 127 )
[11/15 00:03:04    243s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/15 00:03:04    243s] Min route layer (adjusted) = 2
[11/15 00:03:04    243s] Max route layer (adjusted) = 5
[11/15 00:03:04    243s] Early Global Route wiring runtime: 0.14 seconds, mem = 4052.3M
[11/15 00:03:04    243s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.453, REAL:0.140, MEM:4052.3M, EPOCH TIME: 1731625384.825302
[11/15 00:03:04    243s] 0 delay mode for cte disabled.
[11/15 00:03:04    243s] SKP cleared!
[11/15 00:03:04    243s] 
[11/15 00:03:04    243s] *** Finished incrementalPlace (cpu=0:01:12, real=0:00:16.0)***
[11/15 00:03:04    243s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3844.3M, EPOCH TIME: 1731625384.839282
[11/15 00:03:04    243s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3844.3M, EPOCH TIME: 1731625384.839344
[11/15 00:03:04    243s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3844.3M, EPOCH TIME: 1731625384.841676
[11/15 00:03:04    243s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:04    243s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:04    243s] Cell fpga_top LLGs are deleted
[11/15 00:03:04    243s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:04    243s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:04    243s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.006, REAL:0.006, MEM:3783.3M, EPOCH TIME: 1731625384.848002
[11/15 00:03:04    243s] Start to check current routing status for nets...
[11/15 00:03:04    243s] All nets are already routed correctly.
[11/15 00:03:04    243s] End to check current routing status for nets (mem=3783.3M)
[11/15 00:03:04    243s] Extraction called for design 'fpga_top' of instances=10128 and nets=12492 using extraction engine 'preRoute' .
[11/15 00:03:04    243s] PreRoute RC Extraction called for design fpga_top.
[11/15 00:03:04    243s] RC Extraction called in multi-corner(1) mode.
[11/15 00:03:04    243s] RCMode: PreRoute
[11/15 00:03:04    243s]       RC Corner Indexes            0   
[11/15 00:03:04    243s] Capacitance Scaling Factor   : 1.00000 
[11/15 00:03:04    243s] Resistance Scaling Factor    : 1.00000 
[11/15 00:03:04    243s] Clock Cap. Scaling Factor    : 1.00000 
[11/15 00:03:04    243s] Clock Res. Scaling Factor    : 1.00000 
[11/15 00:03:04    243s] Shrink Factor                : 1.00000
[11/15 00:03:04    243s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/15 00:03:04    243s] Using Quantus QRC technology file ...
[11/15 00:03:04    243s] eee: Trim Metal Layers: { }
[11/15 00:03:04    243s] eee: RC Grid Memory allocated=168540
[11/15 00:03:04    243s] eee: LayerId=1 widthSet size=1
[11/15 00:03:04    243s] eee: LayerId=2 widthSet size=1
[11/15 00:03:04    243s] eee: LayerId=3 widthSet size=1
[11/15 00:03:04    243s] eee: LayerId=4 widthSet size=1
[11/15 00:03:04    243s] eee: LayerId=5 widthSet size=1
[11/15 00:03:04    243s] eee: Total RC Grid memory=168540
[11/15 00:03:04    243s] Updating RC grid for preRoute extraction ...
[11/15 00:03:04    243s] eee: Metal Layers Info:
[11/15 00:03:04    243s] eee: L: met1 met2 met3 met4 met5
[11/15 00:03:04    243s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/15 00:03:04    243s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/15 00:03:04    243s] eee: pegSigSF=1.070000
[11/15 00:03:04    243s] Initializing multi-corner resistance tables ...
[11/15 00:03:04    243s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/15 00:03:04    243s] eee: l=2 avDens=0.062645 usedTrk=5137.562301 availTrk=82010.826709 sigTrk=5137.562301
[11/15 00:03:04    243s] eee: l=3 avDens=0.071470 usedTrk=5567.764013 availTrk=77903.476985 sigTrk=5567.764013
[11/15 00:03:04    243s] eee: l=4 avDens=0.032616 usedTrk=2934.075120 availTrk=89957.280403 sigTrk=2934.075120
[11/15 00:03:04    243s] eee: l=5 avDens=0.141819 usedTrk=1063.897513 availTrk=7501.776834 sigTrk=1063.897513
[11/15 00:03:04    243s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/15 00:03:04    243s] eee: LAM-FP: thresh=1 ; dimX=4605.793478 ; dimY=4605.793478 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[11/15 00:03:04    243s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.284868 uaWl=1.000000 uaWlH=0.143100 aWlH=0.000000 lMod=0 pMax=0.842200 pMod=81 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[11/15 00:03:04    243s] eee: NetCapCache creation started. (Current Mem: 3783.348M) 
[11/15 00:03:04    243s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 3783.348M) 
[11/15 00:03:04    243s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3783.348M)
[11/15 00:03:05    243s] Compute RC Scale Done ...
[11/15 00:03:05    243s] **optDesign ... cpu = 0:01:25, real = 0:00:46, mem = 2510.1M, totSessionCpu=0:04:04 **
[11/15 00:03:05    244s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/15 00:03:05    244s] #################################################################################
[11/15 00:03:05    244s] # Design Stage: PreRoute
[11/15 00:03:05    244s] # Design Name: fpga_top
[11/15 00:03:05    244s] # Design Mode: 130nm
[11/15 00:03:05    244s] # Analysis Mode: MMMC Non-OCV 
[11/15 00:03:05    244s] # Parasitics Mode: No SPEF/RCDB 
[11/15 00:03:05    244s] # Signoff Settings: SI Off 
[11/15 00:03:05    244s] #################################################################################
[11/15 00:03:05    244s] Topological Sorting (REAL = 0:00:00.0, MEM = 3840.2M, InitMEM = 3839.2M)
[11/15 00:03:05    244s] Calculate delays in BcWc mode...
[11/15 00:03:05    244s] Start delay calculation (fullDC) (8 T). (MEM=3847.48)
[11/15 00:03:05    244s] End AAE Lib Interpolated Model. (MEM=3859 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 00:03:06    248s] Total number of fetched objects 11986
[11/15 00:03:06    248s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 00:03:06    248s] End delay calculation. (MEM=4287.64 CPU=0:00:03.2 REAL=0:00:01.0)
[11/15 00:03:06    248s] End delay calculation (fullDC). (MEM=4287.64 CPU=0:00:03.7 REAL=0:00:01.0)
[11/15 00:03:06    248s] *** CDM Built up (cpu=0:00:04.5  real=0:00:01.0  mem= 4287.6M) ***
[11/15 00:03:06    249s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:17.5/0:00:17.6 (4.4), totSession cpu/real = 0:04:09.1/0:05:26.7 (0.8), mem = 4287.6M
[11/15 00:03:06    249s] 
[11/15 00:03:06    249s] =============================================================================================
[11/15 00:03:06    249s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         22.33-s094_1
[11/15 00:03:06    249s] =============================================================================================
[11/15 00:03:06    249s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 00:03:06    249s] ---------------------------------------------------------------------------------------------
[11/15 00:03:06    249s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:03:06    249s] [ RefinePlace            ]      1   0:00:00.4  (   2.3 % )     0:00:00.4 /  0:00:00.5    1.3
[11/15 00:03:06    249s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[11/15 00:03:06    249s] [ ExtractRC              ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.2    1.4
[11/15 00:03:06    249s] [ FullDelayCalc          ]      1   0:00:00.8  (   4.7 % )     0:00:00.8 /  0:00:04.5    5.4
[11/15 00:03:06    249s] [ TimingUpdate           ]      4   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:01.0    4.2
[11/15 00:03:06    249s] [ MISC                   ]          0:00:16.0  (  90.9 % )     0:00:16.0 /  0:01:11.3    4.5
[11/15 00:03:06    249s] ---------------------------------------------------------------------------------------------
[11/15 00:03:06    249s]  IncrReplace #1 TOTAL               0:00:17.6  ( 100.0 % )     0:00:17.6 /  0:01:17.5    4.4
[11/15 00:03:06    249s] ---------------------------------------------------------------------------------------------
[11/15 00:03:06    249s] 
[11/15 00:03:06    249s] Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
[11/15 00:03:06    249s] Deleting Lib Analyzer.
[11/15 00:03:06    249s] Begin: GigaOpt DRV Optimization
[11/15 00:03:06    249s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 8 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[11/15 00:03:06    249s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:09.2/0:05:26.9 (0.8), mem = 4319.6M
[11/15 00:03:06    249s] Info: 39 io nets excluded
[11/15 00:03:06    249s] Info: 2 clock nets excluded from IPO operation.
[11/15 00:03:06    249s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.274775.8
[11/15 00:03:06    249s] 
[11/15 00:03:06    249s] Creating Lib Analyzer ...
[11/15 00:03:06    249s] Total number of usable buffers from Lib Analyzer: 0 ()
[11/15 00:03:06    249s] Total number of usable inverters from Lib Analyzer: 0 ()
[11/15 00:03:06    249s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/15 00:03:06    249s] 
[11/15 00:03:06    249s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/15 00:03:06    249s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:09 mem=4319.6M
[11/15 00:03:06    249s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:09 mem=4319.6M
[11/15 00:03:06    249s] Creating Lib Analyzer, finished. 
[11/15 00:03:06    249s] 
[11/15 00:03:06    249s] Active Setup views: VIEW_SETUP 
[11/15 00:03:06    249s] Cell fpga_top LLGs are deleted
[11/15 00:03:06    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:06    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:06    249s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4319.6M, EPOCH TIME: 1731625386.546052
[11/15 00:03:06    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:06    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:06    249s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4319.6M, EPOCH TIME: 1731625386.546360
[11/15 00:03:06    249s] Max number of tech site patterns supported in site array is 256.
[11/15 00:03:06    249s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'ENC_CORE_0', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
**WARN: (IMPSP-15601):	Site 'CoreSite' will allow X-flip for cells with X-symmetry in lef because this site is endcap only.
[11/15 00:03:06    249s] Core basic site is CoreSite
[11/15 00:03:06    249s] After signature check, allow fast init is true, keep pre-filter is true.
[11/15 00:03:06    249s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/15 00:03:06    249s] Fast DP-INIT is on for default
[11/15 00:03:06    249s] Atter site array init, number of instance map data is 0.
[11/15 00:03:06    249s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.021, REAL:0.008, MEM:4319.6M, EPOCH TIME: 1731625386.554695
[11/15 00:03:06    249s] 
[11/15 00:03:06    249s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:03:06    249s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.025, REAL:0.013, MEM:4319.6M, EPOCH TIME: 1731625386.558710
[11/15 00:03:06    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:06    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:06    249s] [oiPhyDebug] optDemand 1546553028800.00, spDemand 216621028800.00.
[11/15 00:03:06    249s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10128
[11/15 00:03:06    249s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/15 00:03:06    249s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:09 mem=4319.6M
[11/15 00:03:06    249s] OPERPROF: Starting DPlace-Init at level 1, MEM:4319.6M, EPOCH TIME: 1731625386.565431
[11/15 00:03:06    249s] Processing tracks to init pin-track alignment.
[11/15 00:03:06    249s] z: 2, totalTracks: 1
[11/15 00:03:06    249s] z: 4, totalTracks: 1
[11/15 00:03:06    249s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/15 00:03:06    249s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4319.6M, EPOCH TIME: 1731625386.569026
[11/15 00:03:06    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:06    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:06    249s] **Info: (IMPSP-307): Design contains fractional 128 cells.
[11/15 00:03:06    249s] 
[11/15 00:03:06    249s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:03:06    249s] OPERPROF:     Starting CMU at level 3, MEM:4319.6M, EPOCH TIME: 1731625386.574947
[11/15 00:03:06    249s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4319.6M, EPOCH TIME: 1731625386.575431
[11/15 00:03:06    249s] 
[11/15 00:03:06    249s] Bad Lib Cell Checking (CMU) is done! (0)
[11/15 00:03:06    249s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.008, MEM:4319.6M, EPOCH TIME: 1731625386.576784
[11/15 00:03:06    249s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4319.6M, EPOCH TIME: 1731625386.576829
[11/15 00:03:06    249s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4319.6M, EPOCH TIME: 1731625386.576996
[11/15 00:03:06    249s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4319.6MB).
[11/15 00:03:06    249s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.013, MEM:4319.6M, EPOCH TIME: 1731625386.577973
[11/15 00:03:06    249s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/15 00:03:06    249s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10128
[11/15 00:03:06    249s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:09 mem=4319.6M
[11/15 00:03:06    249s] ### Creating RouteCongInterface, started
[11/15 00:03:06    249s] 
[11/15 00:03:06    249s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[11/15 00:03:06    249s] 
[11/15 00:03:06    249s] #optDebug: {0, 1.000}
[11/15 00:03:06    249s] ### Creating RouteCongInterface, finished
[11/15 00:03:06    249s] {MG  {4 0 4.8 0.483889} }
[11/15 00:03:06    249s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[11/15 00:03:06    249s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[11/15 00:03:06    249s] AoF 2147483.6470um
[11/15 00:03:06    249s] AoF 2147483.6470um
[11/15 00:03:06    249s] [GPS-DRV] Optimizer inputs ============================= 
[11/15 00:03:06    249s] [GPS-DRV] drvFixingStage: Small Scale
[11/15 00:03:06    249s] [GPS-DRV] costLowerBound: 0.1
[11/15 00:03:06    249s] [GPS-DRV] setupTNSCost  : 3
[11/15 00:03:06    249s] [GPS-DRV] maxIter       : 3
[11/15 00:03:06    249s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[11/15 00:03:06    249s] [GPS-DRV] Optimizer parameters ============================= 
[11/15 00:03:06    249s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[11/15 00:03:06    249s] [GPS-DRV] maxDensity (design): 0.95
[11/15 00:03:06    249s] [GPS-DRV] maxLocalDensity: 1.2
[11/15 00:03:06    249s] [GPS-DRV] MaxBufDistForPlaceBlk: 0um
[11/15 00:03:06    249s] [GPS-DRV] Dflt RT Characteristic Length -2.14748e+06um AoF 2.14748e+06um x 1
[11/15 00:03:06    249s] [GPS-DRV] All active and enabled setup views
[11/15 00:03:06    249s] [GPS-DRV]     VIEW_SETUP
[11/15 00:03:06    249s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/15 00:03:06    249s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/15 00:03:06    249s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/15 00:03:06    249s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[11/15 00:03:06    249s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[11/15 00:03:06    249s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4447.6M, EPOCH TIME: 1731625386.658310
[11/15 00:03:06    249s] Found 0 hard placement blockage before merging.
[11/15 00:03:06    249s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4447.6M, EPOCH TIME: 1731625386.658454
[11/15 00:03:06    249s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:3)
[11/15 00:03:06    249s] [GPS-DRV] ROI - unit(Area: 1; LeakageP: 2.14748e+09; DynamicP: 2.14748e+09)DBU
[11/15 00:03:06    249s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 00:03:06    249s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/15 00:03:06    249s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 00:03:06    249s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/15 00:03:06    249s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 00:03:06    249s] Info: violation cost 852.488708 (cap = 852.488708, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 00:03:06    249s] |     0|     0|     0.00|  3942|  3942|    -0.20|     0|     0|     0|     0|     1.46|     0.00|       0|       0|       0|  8.93%|          |         |
[11/15 00:03:06    250s] Info: violation cost 852.488708 (cap = 852.488708, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 00:03:06    250s] |     0|     0|     0.00|  3942|  3942|    -0.20|     0|     0|     0|     0|     1.46|     0.00|       0|       0|       0|  8.93%| 0:00:00.0|  4447.6M|
[11/15 00:03:06    250s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 00:03:06    250s] 
[11/15 00:03:06    250s] ###############################################################################
[11/15 00:03:06    250s] #
[11/15 00:03:06    250s] #  Large fanout net report:  
[11/15 00:03:06    250s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[11/15 00:03:06    250s] #     - current density: 8.93
[11/15 00:03:06    250s] #
[11/15 00:03:06    250s] #  List of high fanout nets:
[11/15 00:03:06    250s] #        Net(1):  pReset[0]: (fanouts = 1458)
[11/15 00:03:06    250s] #                   - multi-driver net with 2 drivers
[11/15 00:03:06    250s] #                   - Ignored for optimization
[11/15 00:03:06    250s] #
[11/15 00:03:06    250s] ###############################################################################
[11/15 00:03:06    250s] Bottom Preferred Layer:
[11/15 00:03:06    250s]     None
[11/15 00:03:06    250s] Via Pillar Rule:
[11/15 00:03:06    250s]     None
[11/15 00:03:07    250s] 
[11/15 00:03:07    250s] 
[11/15 00:03:07    250s] =======================================================================
[11/15 00:03:07    250s]                 Reasons for remaining drv violations
[11/15 00:03:07    250s] =======================================================================
[11/15 00:03:07    250s] *info: Total 3943 net(s) have violations which can't be fixed by DRV optimization.
[11/15 00:03:07    250s] 
[11/15 00:03:07    250s] 
[11/15 00:03:07    250s] *** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=4447.6M) ***
[11/15 00:03:07    250s] 
[11/15 00:03:07    250s] Deleting 0 temporary hard placement blockage(s).
[11/15 00:03:07    250s] Total-nets :: 10228, Stn-nets :: 32, ratio :: 0.312867 %, Total-len 517191, Stn-len 0
[11/15 00:03:07    250s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10128
[11/15 00:03:07    250s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4319.6M, EPOCH TIME: 1731625387.025060
[11/15 00:03:07    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20160).
[11/15 00:03:07    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    250s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.032, REAL:0.016, MEM:3865.6M, EPOCH TIME: 1731625387.040567
[11/15 00:03:07    250s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.274775.8
[11/15 00:03:07    250s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:01.7/0:00:00.5 (3.1), totSession cpu/real = 0:04:10.8/0:05:27.4 (0.8), mem = 3865.6M
[11/15 00:03:07    250s] 
[11/15 00:03:07    250s] =============================================================================================
[11/15 00:03:07    250s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              22.33-s094_1
[11/15 00:03:07    250s] =============================================================================================
[11/15 00:03:07    250s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 00:03:07    250s] ---------------------------------------------------------------------------------------------
[11/15 00:03:07    250s] [ SlackTraversorInit     ]      1   0:00:00.1  (   9.5 % )     0:00:00.1 /  0:00:00.1    1.2
[11/15 00:03:07    250s] [ LibAnalyzerInit        ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:03:07    250s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:03:07    250s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.8 % )     0:00:00.0 /  0:00:00.1    2.5
[11/15 00:03:07    250s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   4.9 % )     0:00:00.0 /  0:00:00.0    0.8
[11/15 00:03:07    250s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.0 % )     0:00:00.0 /  0:00:00.1    1.9
[11/15 00:03:07    250s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:03:07    250s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:01.2    5.4
[11/15 00:03:07    250s] [ OptSingleIteration     ]      1   0:00:00.0  (   1.0 % )     0:00:00.2 /  0:00:01.1    5.7
[11/15 00:03:07    250s] [ OptGetWeight           ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:03:07    250s] [ OptEval                ]      5   0:00:00.2  (  35.6 % )     0:00:00.2 /  0:00:01.1    5.8
[11/15 00:03:07    250s] [ OptCommit              ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:03:07    250s] [ DrvFindVioNets         ]      2   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.1    4.5
[11/15 00:03:07    250s] [ DrvComputeSummary      ]      2   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    2.3
[11/15 00:03:07    250s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.6
[11/15 00:03:07    250s] [ MISC                   ]          0:00:00.1  (  27.0 % )     0:00:00.1 /  0:00:00.2    1.3
[11/15 00:03:07    250s] ---------------------------------------------------------------------------------------------
[11/15 00:03:07    250s]  DrvOpt #4 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:01.7    3.1
[11/15 00:03:07    250s] ---------------------------------------------------------------------------------------------
[11/15 00:03:07    250s] 
[11/15 00:03:07    250s] End: GigaOpt DRV Optimization
[11/15 00:03:07    250s] GigaOpt DRV: restore maxLocalDensity to 0.98
[11/15 00:03:07    250s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3865.6M, EPOCH TIME: 1731625387.046216
[11/15 00:03:07    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    250s] 
[11/15 00:03:07    250s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:03:07    250s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.007, MEM:3865.6M, EPOCH TIME: 1731625387.053451
[11/15 00:03:07    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    251s] 
------------------------------------------------------------------
     Summary (cpu=0.03min real=0.02min mem=3865.6M)
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     28 (28)      |   -0.093   |     28 (28)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.929%
Routing Overflow: 1.51% H and 0.00% V
------------------------------------------------------------------

[11/15 00:03:07    251s] **optDesign ... cpu = 0:01:32, real = 0:00:48, mem = 2640.6M, totSessionCpu=0:04:11 **
[11/15 00:03:07    251s] *** Timing Is met
[11/15 00:03:07    251s] *** Check timing (0:00:00.0)
[11/15 00:03:07    251s] *** Timing Is met
[11/15 00:03:07    251s] *** Check timing (0:00:00.0)
[11/15 00:03:07    251s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/15 00:03:07    251s] Info: 39 io nets excluded
[11/15 00:03:07    251s] Info: 2 clock nets excluded from IPO operation.
[11/15 00:03:07    251s] ### Creating LA Mngr. totSessionCpu=0:04:11 mem=3867.6M
[11/15 00:03:07    251s] ### Creating LA Mngr, finished. totSessionCpu=0:04:11 mem=3867.6M
[11/15 00:03:07    251s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/15 00:03:07    251s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4225.3M, EPOCH TIME: 1731625387.251509
[11/15 00:03:07    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    251s] 
[11/15 00:03:07    251s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:03:07    251s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.008, MEM:4225.3M, EPOCH TIME: 1731625387.259589
[11/15 00:03:07    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    251s] [oiPhyDebug] optDemand 1546553028800.00, spDemand 216621028800.00.
[11/15 00:03:07    251s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10128
[11/15 00:03:07    251s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/15 00:03:07    251s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:11 mem=4225.3M
[11/15 00:03:07    251s] OPERPROF: Starting DPlace-Init at level 1, MEM:4225.3M, EPOCH TIME: 1731625387.266410
[11/15 00:03:07    251s] Processing tracks to init pin-track alignment.
[11/15 00:03:07    251s] z: 2, totalTracks: 1
[11/15 00:03:07    251s] z: 4, totalTracks: 1
[11/15 00:03:07    251s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/15 00:03:07    251s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4225.3M, EPOCH TIME: 1731625387.270038
[11/15 00:03:07    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    251s] **Info: (IMPSP-307): Design contains fractional 128 cells.
[11/15 00:03:07    251s] 
[11/15 00:03:07    251s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:03:07    251s] OPERPROF:     Starting CMU at level 3, MEM:4225.3M, EPOCH TIME: 1731625387.275801
[11/15 00:03:07    251s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4225.3M, EPOCH TIME: 1731625387.276238
[11/15 00:03:07    251s] 
[11/15 00:03:07    251s] Bad Lib Cell Checking (CMU) is done! (0)
[11/15 00:03:07    251s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.008, MEM:4225.3M, EPOCH TIME: 1731625387.277559
[11/15 00:03:07    251s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4225.3M, EPOCH TIME: 1731625387.277603
[11/15 00:03:07    251s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4225.3M, EPOCH TIME: 1731625387.277756
[11/15 00:03:07    251s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4225.3MB).
[11/15 00:03:07    251s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.012, MEM:4225.3M, EPOCH TIME: 1731625387.278731
[11/15 00:03:07    251s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/15 00:03:07    251s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10128
[11/15 00:03:07    251s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:11 mem=4257.3M
[11/15 00:03:07    251s] Begin: Area Reclaim Optimization
[11/15 00:03:07    251s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:11.3/0:05:27.7 (0.8), mem = 4257.3M
[11/15 00:03:07    251s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.274775.9
[11/15 00:03:07    251s] 
[11/15 00:03:07    251s] Active Setup views: VIEW_SETUP 
[11/15 00:03:07    251s] [LDM::Info] TotalInstCnt at InitDesignMc2: 10128
[11/15 00:03:07    251s] ### Creating RouteCongInterface, started
[11/15 00:03:07    251s] 
[11/15 00:03:07    251s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[11/15 00:03:07    251s] 
[11/15 00:03:07    251s] #optDebug: {0, 1.000}
[11/15 00:03:07    251s] ### Creating RouteCongInterface, finished
[11/15 00:03:07    251s] {MG  {4 0 4.8 0.483889} }
[11/15 00:03:07    251s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4257.3M, EPOCH TIME: 1731625387.356434
[11/15 00:03:07    251s] Found 0 hard placement blockage before merging.
[11/15 00:03:07    251s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4257.3M, EPOCH TIME: 1731625387.356606
[11/15 00:03:07    251s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 8.93
[11/15 00:03:07    251s] +---------+---------+--------+--------+------------+--------+
[11/15 00:03:07    251s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/15 00:03:07    251s] +---------+---------+--------+--------+------------+--------+
[11/15 00:03:07    251s] |    8.93%|        -|   0.000|   0.000|   0:00:00.0| 4257.3M|
[11/15 00:03:07    251s] #optDebug: <stH: 4.1400 MiSeL: 121.8220>
[11/15 00:03:07    251s] |    8.93%|        0|   0.000|   0.000|   0:00:00.0| 4263.3M|
[11/15 00:03:07    251s] |    8.93%|        0|   0.000|   0.000|   0:00:00.0| 4263.3M|
[11/15 00:03:07    251s] |    8.93%|        0|   0.000|   0.000|   0:00:00.0| 4263.3M|
[11/15 00:03:07    251s] #optDebug: <stH: 4.1400 MiSeL: 121.8220>
[11/15 00:03:07    251s] #optDebug: RTR_SNLTF <10.0000 4.1400> <41.4000> 
[11/15 00:03:07    251s] |    8.93%|        0|   0.000|   0.000|   0:00:00.0| 4263.3M|
[11/15 00:03:07    251s] +---------+---------+--------+--------+------------+--------+
[11/15 00:03:07    251s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 8.93
[11/15 00:03:07    251s] 
[11/15 00:03:07    251s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/15 00:03:07    251s] --------------------------------------------------------------
[11/15 00:03:07    251s] |                                   | Total     | Sequential |
[11/15 00:03:07    251s] --------------------------------------------------------------
[11/15 00:03:07    251s] | Num insts resized                 |       0  |       0    |
[11/15 00:03:07    251s] | Num insts undone                  |       0  |       0    |
[11/15 00:03:07    251s] | Num insts Downsized               |       0  |       0    |
[11/15 00:03:07    251s] | Num insts Samesized               |       0  |       0    |
[11/15 00:03:07    251s] | Num insts Upsized                 |       0  |       0    |
[11/15 00:03:07    251s] | Num multiple commits+uncommits    |       0  |       -    |
[11/15 00:03:07    251s] --------------------------------------------------------------
[11/15 00:03:07    251s] Bottom Preferred Layer:
[11/15 00:03:07    251s]     None
[11/15 00:03:07    251s] Via Pillar Rule:
[11/15 00:03:07    251s]     None
[11/15 00:03:07    251s] 
[11/15 00:03:07    251s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/15 00:03:07    251s] End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:00.0) **
[11/15 00:03:07    251s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4263.3M, EPOCH TIME: 1731625387.577196
[11/15 00:03:07    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20160).
[11/15 00:03:07    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    251s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.036, REAL:0.016, MEM:4263.3M, EPOCH TIME: 1731625387.593345
[11/15 00:03:07    251s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4263.3M, EPOCH TIME: 1731625387.597330
[11/15 00:03:07    251s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4263.3M, EPOCH TIME: 1731625387.597433
[11/15 00:03:07    251s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4263.3M, EPOCH TIME: 1731625387.601412
[11/15 00:03:07    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    251s] 
[11/15 00:03:07    251s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:03:07    251s] OPERPROF:       Starting CMU at level 4, MEM:4263.3M, EPOCH TIME: 1731625387.607385
[11/15 00:03:07    251s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:4263.3M, EPOCH TIME: 1731625387.607836
[11/15 00:03:07    251s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.011, REAL:0.008, MEM:4263.3M, EPOCH TIME: 1731625387.609159
[11/15 00:03:07    251s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4263.3M, EPOCH TIME: 1731625387.609203
[11/15 00:03:07    251s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4263.3M, EPOCH TIME: 1731625387.609355
[11/15 00:03:07    251s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:4263.3M, EPOCH TIME: 1731625387.610262
[11/15 00:03:07    251s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:4263.3M, EPOCH TIME: 1731625387.610379
[11/15 00:03:07    251s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.016, REAL:0.013, MEM:4263.3M, EPOCH TIME: 1731625387.610474
[11/15 00:03:07    251s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.016, REAL:0.013, MEM:4263.3M, EPOCH TIME: 1731625387.610500
[11/15 00:03:07    251s] TDRefine: refinePlace mode is spiral
[11/15 00:03:07    251s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.274775.4
[11/15 00:03:07    251s] OPERPROF: Starting Refine-Place at level 1, MEM:4263.3M, EPOCH TIME: 1731625387.610563
[11/15 00:03:07    251s] *** Starting refinePlace (0:04:12 mem=4263.3M) ***
[11/15 00:03:07    251s] Total net bbox length = 3.596e+05 (1.749e+05 1.847e+05) (ext = 6.084e+04)
[11/15 00:03:07    251s] 
[11/15 00:03:07    251s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:03:07    251s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/15 00:03:07    251s] (I)      Default pattern map key = fpga_top_default.
[11/15 00:03:07    251s] Set min layer with default ( 2 )
[11/15 00:03:07    251s] Set max layer with default ( 127 )
[11/15 00:03:07    251s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/15 00:03:07    251s] Min route layer (adjusted) = 2
[11/15 00:03:07    251s] Max route layer (adjusted) = 5
[11/15 00:03:07    251s] (I)      Default pattern map key = fpga_top_default.
[11/15 00:03:07    251s] Set min layer with default ( 2 )
[11/15 00:03:07    251s] Set max layer with default ( 127 )
[11/15 00:03:07    251s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/15 00:03:07    251s] Min route layer (adjusted) = 2
[11/15 00:03:07    251s] Max route layer (adjusted) = 5
[11/15 00:03:07    251s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4263.3M, EPOCH TIME: 1731625387.622397
[11/15 00:03:07    251s] Starting refinePlace ...
[11/15 00:03:07    251s] (I)      Default pattern map key = fpga_top_default.
[11/15 00:03:07    251s] Set min layer with default ( 2 )
[11/15 00:03:07    251s] Set max layer with default ( 127 )
[11/15 00:03:07    251s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/15 00:03:07    251s] Min route layer (adjusted) = 2
[11/15 00:03:07    251s] Max route layer (adjusted) = 5
[11/15 00:03:07    251s] One DDP V2 for no tweak run.
[11/15 00:03:07    251s] 
[11/15 00:03:07    251s] Running Spiral MT with 8 threads  fetchWidth=324 
[11/15 00:03:07    251s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sb_0__0_/mem_top_track_0/sky130_osu_sc_18T_hs__dffr_1_0_' (Cell sky130_osu_sc_18T_hs__dffr_1).
[11/15 00:03:07    251s] Type 'man IMPSP-2020' for more detail.
[11/15 00:03:07    251s] **WARN: (EMS-27):	Message (IMPSP-2020) has exceeded the current message display limit of 20.
[11/15 00:03:07    251s] To increase the message display limit, refer to the product command reference manual.
[11/15 00:03:07    251s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/15 00:03:07    251s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/15 00:03:07    251s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/15 00:03:07    251s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=4231.3MB) @(0:04:12 - 0:04:12).
[11/15 00:03:07    251s] **ERROR: (IMPSP-2021):	Could not legalize <10080> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
[11/15 00:03:07    251s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/15 00:03:07    251s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4231.3MB
[11/15 00:03:07    251s] Statistics of distance of Instance movement in refine placement:
[11/15 00:03:07    251s]   maximum (X+Y) =         0.00 um
[11/15 00:03:07    251s]   mean    (X+Y) =         0.00 um
[11/15 00:03:07    251s] Summary Report:
[11/15 00:03:07    251s] Instances move: 0 (out of 10080 movable)
[11/15 00:03:07    251s] Instances flipped: 0
[11/15 00:03:07    251s] Mean displacement: 0.00 um
[11/15 00:03:07    251s] Max displacement: 0.00 um 
[11/15 00:03:07    251s] Total instances moved : 0
[11/15 00:03:07    251s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.068, REAL:0.060, MEM:4231.3M, EPOCH TIME: 1731625387.682602
[11/15 00:03:07    251s] Total net bbox length = 3.596e+05 (1.749e+05 1.847e+05) (ext = 6.084e+04)
[11/15 00:03:07    251s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4231.3MB
[11/15 00:03:07    251s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=4231.3MB) @(0:04:12 - 0:04:12).
[11/15 00:03:07    251s] *** Finished refinePlace (0:04:12 mem=4231.3M) ***
[11/15 00:03:07    251s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.274775.4
[11/15 00:03:07    251s] OPERPROF: Finished Refine-Place at level 1, CPU:0.083, REAL:0.076, MEM:4231.3M, EPOCH TIME: 1731625387.686091
[11/15 00:03:07    251s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4231.3M, EPOCH TIME: 1731625387.728445
[11/15 00:03:07    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20160).
[11/15 00:03:07    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    251s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.033, REAL:0.014, MEM:4263.3M, EPOCH TIME: 1731625387.742228
[11/15 00:03:07    251s] *** maximum move = 0.00 um ***
[11/15 00:03:07    251s] *** Finished re-routing un-routed nets (4263.3M) ***
[11/15 00:03:07    251s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[29].
[11/15 00:03:07    251s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[27].
[11/15 00:03:07    251s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[30].
[11/15 00:03:07    251s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[31].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[23].
[11/15 00:03:07    251s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[26].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[22].
[11/15 00:03:07    251s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[28].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[18].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[17].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[16].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[15].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[14].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[13].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[12].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[20].
[11/15 00:03:07    251s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[25].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[8].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[19].
**ERROR: (IMPESI-2221):	No driver grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[6].
[11/15 00:03:07    252s] OPERPROF: Starting DPlace-Init at level 1, MEM:4422.9M, EPOCH TIME: 1731625387.761223
[11/15 00:03:07    252s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4422.9M, EPOCH TIME: 1731625387.765150
[11/15 00:03:07    252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    252s] 
[11/15 00:03:07    252s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:03:07    252s] OPERPROF:     Starting CMU at level 3, MEM:4422.9M, EPOCH TIME: 1731625387.777068
[11/15 00:03:07    252s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4422.9M, EPOCH TIME: 1731625387.777559
[11/15 00:03:07    252s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.013, REAL:0.014, MEM:4422.9M, EPOCH TIME: 1731625387.778906
[11/15 00:03:07    252s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4422.9M, EPOCH TIME: 1731625387.778951
[11/15 00:03:07    252s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4422.9M, EPOCH TIME: 1731625387.779273
[11/15 00:03:07    252s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:4422.9M, EPOCH TIME: 1731625387.780218
[11/15 00:03:07    252s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:4422.9M, EPOCH TIME: 1731625387.780335
[11/15 00:03:07    252s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.019, MEM:4422.9M, EPOCH TIME: 1731625387.780435
[11/15 00:03:07    252s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/15 00:03:07    252s] 
[11/15 00:03:07    252s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=4422.9M) ***
[11/15 00:03:07    252s] Deleting 0 temporary hard placement blockage(s).
[11/15 00:03:07    252s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 10128
[11/15 00:03:07    252s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.274775.9
[11/15 00:03:07    252s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.5 (1.6), totSession cpu/real = 0:04:12.1/0:05:28.2 (0.8), mem = 4422.9M
[11/15 00:03:07    252s] 
[11/15 00:03:07    252s] =============================================================================================
[11/15 00:03:07    252s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             22.33-s094_1
[11/15 00:03:07    252s] =============================================================================================
[11/15 00:03:07    252s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 00:03:07    252s] ---------------------------------------------------------------------------------------------
[11/15 00:03:07    252s] [ SlackTraversorInit     ]      1   0:00:00.0  (   9.6 % )     0:00:00.0 /  0:00:00.1    1.0
[11/15 00:03:07    252s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:03:07    252s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   5.0 % )     0:00:00.0 /  0:00:00.0    1.2
[11/15 00:03:07    252s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.8 % )     0:00:00.0 /  0:00:00.0    1.4
[11/15 00:03:07    252s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:03:07    252s] [ OptimizationStep       ]      1   0:00:00.1  (  19.7 % )     0:00:00.1 /  0:00:00.3    1.9
[11/15 00:03:07    252s] [ OptSingleIteration     ]      4   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.2    4.5
[11/15 00:03:07    252s] [ OptGetWeight           ]     28   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:03:07    252s] [ OptEval                ]     28   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.1    6.4
[11/15 00:03:07    252s] [ OptCommit              ]     28   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:03:07    252s] [ PostCommitDelayUpdate  ]     28   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:03:07    252s] [ RefinePlace            ]      1   0:00:00.2  (  48.8 % )     0:00:00.3 /  0:00:00.4    1.5
[11/15 00:03:07    252s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:03:07    252s] [ MISC                   ]          0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    2.9
[11/15 00:03:07    252s] ---------------------------------------------------------------------------------------------
[11/15 00:03:07    252s]  AreaOpt #2 TOTAL                   0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.8    1.6
[11/15 00:03:07    252s] ---------------------------------------------------------------------------------------------
[11/15 00:03:07    252s] 
[11/15 00:03:07    252s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10128
[11/15 00:03:07    252s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4294.9M, EPOCH TIME: 1731625387.829967
[11/15 00:03:07    252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    252s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.043, REAL:0.018, MEM:3877.9M, EPOCH TIME: 1731625387.847653
[11/15 00:03:07    252s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=3877.94M, totSessionCpu=0:04:12).
[11/15 00:03:07    252s] **INFO: Flow update: Design timing is met.
[11/15 00:03:07    252s] Begin: GigaOpt postEco DRV Optimization
[11/15 00:03:07    252s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[11/15 00:03:07    252s] *** DrvOpt #5 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:12.2/0:05:28.3 (0.8), mem = 3877.9M
[11/15 00:03:07    252s] Info: 39 io nets excluded
[11/15 00:03:07    252s] Info: 2 clock nets excluded from IPO operation.
[11/15 00:03:07    252s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.274775.10
[11/15 00:03:07    252s] 
[11/15 00:03:07    252s] Active Setup views: VIEW_SETUP 
[11/15 00:03:07    252s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3877.9M, EPOCH TIME: 1731625387.942973
[11/15 00:03:07    252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    252s] 
[11/15 00:03:07    252s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:03:07    252s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.009, MEM:3877.9M, EPOCH TIME: 1731625387.952200
[11/15 00:03:07    252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    252s] [oiPhyDebug] optDemand 1546553028800.00, spDemand 216621028800.00.
[11/15 00:03:07    252s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10128
[11/15 00:03:07    252s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/15 00:03:07    252s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:12 mem=3877.9M
[11/15 00:03:07    252s] OPERPROF: Starting DPlace-Init at level 1, MEM:3877.9M, EPOCH TIME: 1731625387.958985
[11/15 00:03:07    252s] Processing tracks to init pin-track alignment.
[11/15 00:03:07    252s] z: 2, totalTracks: 1
[11/15 00:03:07    252s] z: 4, totalTracks: 1
[11/15 00:03:07    252s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/15 00:03:07    252s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3877.9M, EPOCH TIME: 1731625387.962701
[11/15 00:03:07    252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:07    252s] **Info: (IMPSP-307): Design contains fractional 128 cells.
[11/15 00:03:07    252s] 
[11/15 00:03:07    252s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:03:07    252s] OPERPROF:     Starting CMU at level 3, MEM:3877.9M, EPOCH TIME: 1731625387.968508
[11/15 00:03:07    252s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3877.9M, EPOCH TIME: 1731625387.968953
[11/15 00:03:07    252s] 
[11/15 00:03:07    252s] Bad Lib Cell Checking (CMU) is done! (0)
[11/15 00:03:07    252s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.008, MEM:3877.9M, EPOCH TIME: 1731625387.970284
[11/15 00:03:07    252s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3877.9M, EPOCH TIME: 1731625387.970328
[11/15 00:03:07    252s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3877.9M, EPOCH TIME: 1731625387.970488
[11/15 00:03:07    252s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3877.9MB).
[11/15 00:03:07    252s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.012, MEM:3877.9M, EPOCH TIME: 1731625387.971465
[11/15 00:03:07    252s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/15 00:03:08    252s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10128
[11/15 00:03:08    252s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:12 mem=3877.9M
[11/15 00:03:08    252s] ### Creating RouteCongInterface, started
[11/15 00:03:08    252s] 
[11/15 00:03:08    252s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[11/15 00:03:08    252s] 
[11/15 00:03:08    252s] #optDebug: {0, 1.000}
[11/15 00:03:08    252s] ### Creating RouteCongInterface, finished
[11/15 00:03:08    252s] {MG  {4 0 4.8 0.483889} }
[11/15 00:03:08    252s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[11/15 00:03:08    252s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[11/15 00:03:08    252s] AoF 2147483.6470um
[11/15 00:03:08    252s] AoF 2147483.6470um
[11/15 00:03:08    252s] [GPS-DRV] Optimizer inputs ============================= 
[11/15 00:03:08    252s] [GPS-DRV] drvFixingStage: Small Scale
[11/15 00:03:08    252s] [GPS-DRV] costLowerBound: 0.1
[11/15 00:03:08    252s] [GPS-DRV] setupTNSCost  : 1
[11/15 00:03:08    252s] [GPS-DRV] maxIter       : 3
[11/15 00:03:08    252s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[11/15 00:03:08    252s] [GPS-DRV] Optimizer parameters ============================= 
[11/15 00:03:08    252s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[11/15 00:03:08    252s] [GPS-DRV] maxDensity (design): 0.95
[11/15 00:03:08    252s] [GPS-DRV] maxLocalDensity: 0.98
[11/15 00:03:08    252s] [GPS-DRV] MaxBufDistForPlaceBlk: 0um
[11/15 00:03:08    252s] [GPS-DRV] Dflt RT Characteristic Length -2.14748e+06um AoF 2.14748e+06um x 1
[11/15 00:03:08    252s] [GPS-DRV] All active and enabled setup views
[11/15 00:03:08    252s] [GPS-DRV]     VIEW_SETUP
[11/15 00:03:08    252s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/15 00:03:08    252s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/15 00:03:08    252s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/15 00:03:08    252s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[11/15 00:03:08    252s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[11/15 00:03:08    252s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4267.6M, EPOCH TIME: 1731625388.055040
[11/15 00:03:08    252s] Found 0 hard placement blockage before merging.
[11/15 00:03:08    252s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4267.6M, EPOCH TIME: 1731625388.055157
[11/15 00:03:08    252s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[11/15 00:03:08    252s] [GPS-DRV] ROI - unit(Area: 1; LeakageP: 2.14748e+09; DynamicP: 2.14748e+09)DBU
[11/15 00:03:08    252s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 00:03:08    252s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/15 00:03:08    252s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 00:03:08    252s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/15 00:03:08    252s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 00:03:08    252s] Info: violation cost 852.488708 (cap = 852.488708, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 00:03:08    252s] |     0|     0|     0.00|  3942|  3942|    -0.20|     0|     0|     0|     0|     1.46|     0.00|       0|       0|       0|  8.93%|          |         |
[11/15 00:03:08    253s] Info: violation cost 852.488708 (cap = 852.488708, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/15 00:03:08    253s] |     0|     0|     0.00|  3942|  3942|    -0.20|     0|     0|     0|     0|     1.46|     0.00|       0|       0|       0|  8.93%| 0:00:00.0|  4278.8M|
[11/15 00:03:08    253s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/15 00:03:08    253s] 
[11/15 00:03:08    253s] ###############################################################################
[11/15 00:03:08    253s] #
[11/15 00:03:08    253s] #  Large fanout net report:  
[11/15 00:03:08    253s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[11/15 00:03:08    253s] #     - current density: 8.93
[11/15 00:03:08    253s] #
[11/15 00:03:08    253s] #  List of high fanout nets:
[11/15 00:03:08    253s] #        Net(1):  pReset[0]: (fanouts = 1458)
[11/15 00:03:08    253s] #                   - multi-driver net with 2 drivers
[11/15 00:03:08    253s] #                   - Ignored for optimization
[11/15 00:03:08    253s] #
[11/15 00:03:08    253s] ###############################################################################
[11/15 00:03:08    253s] Bottom Preferred Layer:
[11/15 00:03:08    253s]     None
[11/15 00:03:08    253s] Via Pillar Rule:
[11/15 00:03:08    253s]     None
[11/15 00:03:08    253s] 
[11/15 00:03:08    253s] 
[11/15 00:03:08    253s] =======================================================================
[11/15 00:03:08    253s]                 Reasons for remaining drv violations
[11/15 00:03:08    253s] =======================================================================
[11/15 00:03:08    253s] *info: Total 3943 net(s) have violations which can't be fixed by DRV optimization.
[11/15 00:03:08    253s] 
[11/15 00:03:08    253s] 
[11/15 00:03:08    253s] *** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:00.0 mem=4278.8M) ***
[11/15 00:03:08    253s] 
[11/15 00:03:08    253s] Deleting 0 temporary hard placement blockage(s).
[11/15 00:03:08    253s] Total-nets :: 10228, Stn-nets :: 32, ratio :: 0.312867 %, Total-len 520564, Stn-len 3373.85
[11/15 00:03:08    253s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10128
[11/15 00:03:08    253s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4150.8M, EPOCH TIME: 1731625388.396028
[11/15 00:03:08    253s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20160).
[11/15 00:03:08    253s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:08    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:08    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:08    254s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.029, REAL:0.013, MEM:3884.8M, EPOCH TIME: 1731625388.408790
[11/15 00:03:08    254s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.274775.10
[11/15 00:03:08    254s] *** DrvOpt #5 [finish] (place_opt_design #1) : cpu/real = 0:00:01.8/0:00:00.5 (3.6), totSession cpu/real = 0:04:14.0/0:05:28.8 (0.8), mem = 3884.8M
[11/15 00:03:08    254s] 
[11/15 00:03:08    254s] =============================================================================================
[11/15 00:03:08    254s]  Step TAT Report : DrvOpt #5 / place_opt_design #1                              22.33-s094_1
[11/15 00:03:08    254s] =============================================================================================
[11/15 00:03:08    254s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 00:03:08    254s] ---------------------------------------------------------------------------------------------
[11/15 00:03:08    254s] [ SlackTraversorInit     ]      1   0:00:00.1  (  12.7 % )     0:00:00.1 /  0:00:00.1    1.8
[11/15 00:03:08    254s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:03:08    254s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   7.6 % )     0:00:00.0 /  0:00:00.1    2.6
[11/15 00:03:08    254s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   5.2 % )     0:00:00.0 /  0:00:00.0    1.2
[11/15 00:03:08    254s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.8 % )     0:00:00.0 /  0:00:00.1    1.8
[11/15 00:03:08    254s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:03:08    254s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:01.3    7.0
[11/15 00:03:08    254s] [ OptSingleIteration     ]      1   0:00:00.0  (   1.1 % )     0:00:00.1 /  0:00:01.1    7.7
[11/15 00:03:08    254s] [ OptGetWeight           ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:03:08    254s] [ OptEval                ]      5   0:00:00.1  (  28.9 % )     0:00:00.1 /  0:00:01.1    7.8
[11/15 00:03:08    254s] [ OptCommit              ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:03:08    254s] [ DrvFindVioNets         ]      2   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.1    5.8
[11/15 00:03:08    254s] [ DrvComputeSummary      ]      2   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.6
[11/15 00:03:08    254s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.8
[11/15 00:03:08    254s] [ MISC                   ]          0:00:00.1  (  27.7 % )     0:00:00.1 /  0:00:00.2    1.2
[11/15 00:03:08    254s] ---------------------------------------------------------------------------------------------
[11/15 00:03:08    254s]  DrvOpt #5 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:01.8    3.6
[11/15 00:03:08    254s] ---------------------------------------------------------------------------------------------
[11/15 00:03:08    254s] 
[11/15 00:03:08    254s] End: GigaOpt postEco DRV Optimization
[11/15 00:03:08    254s] **INFO: Flow update: Design timing is met.
[11/15 00:03:08    254s] **INFO: Skipping refine place as no non-legal commits were detected
[11/15 00:03:08    254s] **INFO: Flow update: Design timing is met.
[11/15 00:03:08    254s] **INFO: Flow update: Design timing is met.
[11/15 00:03:08    254s] **INFO: Flow update: Design timing is met.
[11/15 00:03:08    254s] Register exp ratio and priority group on 0 nets on 11713 nets : 
[11/15 00:03:08    254s] 
[11/15 00:03:08    254s] Active setup views:
[11/15 00:03:08    254s]  VIEW_SETUP
[11/15 00:03:08    254s]   Dominating endpoints: 0
[11/15 00:03:08    254s]   Dominating TNS: -0.000
[11/15 00:03:08    254s] 
[11/15 00:03:08    254s] Extraction called for design 'fpga_top' of instances=10128 and nets=12492 using extraction engine 'preRoute' .
[11/15 00:03:08    254s] PreRoute RC Extraction called for design fpga_top.
[11/15 00:03:08    254s] RC Extraction called in multi-corner(1) mode.
[11/15 00:03:08    254s] RCMode: PreRoute
[11/15 00:03:08    254s]       RC Corner Indexes            0   
[11/15 00:03:08    254s] Capacitance Scaling Factor   : 1.00000 
[11/15 00:03:08    254s] Resistance Scaling Factor    : 1.00000 
[11/15 00:03:08    254s] Clock Cap. Scaling Factor    : 1.00000 
[11/15 00:03:08    254s] Clock Res. Scaling Factor    : 1.00000 
[11/15 00:03:08    254s] Shrink Factor                : 1.00000
[11/15 00:03:08    254s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/15 00:03:08    254s] Using Quantus QRC technology file ...
[11/15 00:03:08    254s] eee: Design is marked Stenier-routed. RC Grid update will be skipped.
[11/15 00:03:08    254s] eee: Trim Metal Layers: { }
[11/15 00:03:08    254s] eee: LayerId=1 widthSet size=1
[11/15 00:03:08    254s] eee: LayerId=2 widthSet size=1
[11/15 00:03:08    254s] eee: LayerId=3 widthSet size=1
[11/15 00:03:08    254s] eee: LayerId=4 widthSet size=1
[11/15 00:03:08    254s] eee: LayerId=5 widthSet size=1
[11/15 00:03:08    254s] eee: Total RC Grid memory=168540
[11/15 00:03:08    254s] Skipped RC grid update for preRoute extraction.
[11/15 00:03:08    254s] eee: Metal Layers Info:
[11/15 00:03:08    254s] eee: L: met1 met2 met3 met4 met5
[11/15 00:03:08    254s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/15 00:03:08    254s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/15 00:03:08    254s] eee: pegSigSF=1.070000
[11/15 00:03:08    254s] Initializing multi-corner resistance tables ...
[11/15 00:03:08    254s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/15 00:03:08    254s] eee: l=2 avDens=0.062645 usedTrk=5137.562301 availTrk=82010.826709 sigTrk=5137.562301
[11/15 00:03:08    254s] eee: l=3 avDens=0.071470 usedTrk=5567.764013 availTrk=77903.476985 sigTrk=5567.764013
[11/15 00:03:08    254s] eee: l=4 avDens=0.032616 usedTrk=2934.075120 availTrk=89957.280403 sigTrk=2934.075120
[11/15 00:03:08    254s] eee: l=5 avDens=0.141819 usedTrk=1063.897513 availTrk=7501.776834 sigTrk=1063.897513
[11/15 00:03:08    254s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/15 00:03:08    254s] eee: LAM-FP: thresh=1 ; dimX=4605.793478 ; dimY=4605.793478 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[11/15 00:03:08    254s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.284868 uaWl=0.000000 uaWlH=0.143100 aWlH=0.000000 lMod=0 pMax=0.842200 pMod=81 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[11/15 00:03:08    254s] eee: NetCapCache creation started. (Current Mem: 3793.957M) 
[11/15 00:03:08    254s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 3801.957M) 
[11/15 00:03:08    254s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3801.957M)
[11/15 00:03:08    254s] Skewing Data Summary (End_of_FINAL)
[11/15 00:03:08    254s] 
[11/15 00:03:08    254s] Skew summary for view VIEW_SETUP:
[11/15 00:03:08    254s] * Accumulated skew : count = 0
[11/15 00:03:08    254s] *     Internal use : count = 0
[11/15 00:03:08    254s] 
[11/15 00:03:08    254s] Starting delay calculation for Setup views
[11/15 00:03:08    254s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/15 00:03:08    254s] #################################################################################
[11/15 00:03:08    254s] # Design Stage: PreRoute
[11/15 00:03:08    254s] # Design Name: fpga_top
[11/15 00:03:08    254s] # Design Mode: 130nm
[11/15 00:03:08    254s] # Analysis Mode: MMMC Non-OCV 
[11/15 00:03:08    254s] # Parasitics Mode: No SPEF/RCDB 
[11/15 00:03:08    254s] # Signoff Settings: SI Off 
[11/15 00:03:08    254s] #################################################################################
[11/15 00:03:08    254s] Topological Sorting (REAL = 0:00:00.0, MEM = 3868.8M, InitMEM = 3867.8M)
[11/15 00:03:09    255s] Calculate delays in BcWc mode...
[11/15 00:03:09    255s] Start delay calculation (fullDC) (8 T). (MEM=3876.06)
[11/15 00:03:09    255s] End AAE Lib Interpolated Model. (MEM=3887.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 00:03:09    258s] Total number of fetched objects 11986
[11/15 00:03:09    258s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/15 00:03:09    258s] End delay calculation. (MEM=4297.14 CPU=0:00:03.2 REAL=0:00:00.0)
[11/15 00:03:09    258s] End delay calculation (fullDC). (MEM=4297.14 CPU=0:00:03.6 REAL=0:00:00.0)
[11/15 00:03:09    258s] *** CDM Built up (cpu=0:00:04.5  real=0:00:01.0  mem= 4297.1M) ***
[11/15 00:03:09    259s] *** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:01.0 totSessionCpu=0:04:20 mem=4297.1M)
[11/15 00:03:09    259s] OPTC: user 20.0
[11/15 00:03:09    259s] Running pre-eGR process
[11/15 00:03:09    259s] (I)      Initializing eGR engine (regular)
[11/15 00:03:09    259s] Set min layer with default ( 2 )
[11/15 00:03:09    259s] Set max layer with default ( 127 )
[11/15 00:03:09    259s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/15 00:03:09    259s] Min route layer (adjusted) = 2
[11/15 00:03:09    259s] Max route layer (adjusted) = 5
[11/15 00:03:09    259s] (I)      Initializing eGR engine (regular)
[11/15 00:03:09    259s] Set min layer with default ( 2 )
[11/15 00:03:09    259s] Set max layer with default ( 127 )
[11/15 00:03:09    259s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/15 00:03:09    259s] Min route layer (adjusted) = 2
[11/15 00:03:09    259s] Max route layer (adjusted) = 5
[11/15 00:03:09    259s] (I)      Started Early Global Route kernel ( Curr Mem: 3.72 MB )
[11/15 00:03:09    259s] (I)      Running eGR Regular flow
[11/15 00:03:09    259s] (I)      # wire layers (front) : 6
[11/15 00:03:09    259s] (I)      # wire layers (back)  : 0
[11/15 00:03:09    259s] (I)      min wire layer : 1
[11/15 00:03:09    259s] (I)      max wire layer : 5
[11/15 00:03:09    259s] (I)      # cut layers (front) : 5
[11/15 00:03:09    259s] (I)      # cut layers (back)  : 0
[11/15 00:03:09    259s] (I)      min cut layer : 1
[11/15 00:03:09    259s] (I)      max cut layer : 4
[11/15 00:03:09    259s] (I)      ================================ Layers ================================
[11/15 00:03:09    259s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:03:09    259s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/15 00:03:09    259s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:03:09    259s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/15 00:03:09    259s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/15 00:03:09    259s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/15 00:03:09    259s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/15 00:03:09    259s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/15 00:03:09    259s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/15 00:03:09    259s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/15 00:03:09    259s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/15 00:03:09    259s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/15 00:03:09    259s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/15 00:03:09    259s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/15 00:03:09    259s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:03:09    259s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/15 00:03:09    259s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/15 00:03:09    259s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:03:09    259s] (I)      Started Import and model ( Curr Mem: 3.72 MB )
[11/15 00:03:09    259s] (I)      Default pattern map key = fpga_top_default.
[11/15 00:03:09    259s] (I)      == Non-default Options ==
[11/15 00:03:09    259s] (I)      Build term to term wires                           : false
[11/15 00:03:09    259s] (I)      Maximum routing layer                              : 5
[11/15 00:03:09    259s] (I)      Top routing layer                                  : 5
[11/15 00:03:09    259s] (I)      Number of threads                                  : 8
[11/15 00:03:09    259s] (I)      Route tie net to shape                             : auto
[11/15 00:03:09    259s] (I)      Method to set GCell size                           : row
[11/15 00:03:09    259s] (I)      Tie hi/lo max distance                             : 41.400000
[11/15 00:03:09    259s] (I)      Counted 1066 PG shapes. eGR will not process PG shapes layer by layer.
[11/15 00:03:09    259s] (I)      ============== Pin Summary ==============
[11/15 00:03:09    259s] (I)      +-------+--------+---------+------------+
[11/15 00:03:09    259s] (I)      | Layer | # pins | % total |      Group |
[11/15 00:03:09    259s] (I)      +-------+--------+---------+------------+
[11/15 00:03:09    259s] (I)      |     1 |  33826 |   97.99 |        Pin |
[11/15 00:03:09    259s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/15 00:03:09    259s] (I)      |     3 |    656 |    1.90 | Pin access |
[11/15 00:03:09    259s] (I)      |     4 |      0 |    0.00 |      Other |
[11/15 00:03:09    259s] (I)      |     5 |     39 |    0.11 |      Other |
[11/15 00:03:09    259s] (I)      +-------+--------+---------+------------+
[11/15 00:03:09    259s] (I)      Use row-based GCell size
[11/15 00:03:09    259s] (I)      Use row-based GCell align
[11/15 00:03:09    259s] (I)      layer 0 area = 83000
[11/15 00:03:09    259s] (I)      layer 1 area = 67600
[11/15 00:03:09    259s] (I)      layer 2 area = 240000
[11/15 00:03:09    259s] (I)      layer 3 area = 240000
[11/15 00:03:09    259s] (I)      layer 4 area = 4000000
[11/15 00:03:09    259s] (I)      GCell unit size   : 4140
[11/15 00:03:09    259s] (I)      GCell multiplier  : 1
[11/15 00:03:09    259s] (I)      GCell row height  : 4140
[11/15 00:03:09    259s] (I)      Actual row height : 4140
[11/15 00:03:09    259s] (I)      GCell align ref   : 280000 280000
[11/15 00:03:09    259s] [NR-eGR] Track table information for default rule: 
[11/15 00:03:09    259s] [NR-eGR] met1 has single uniform track structure
[11/15 00:03:09    259s] [NR-eGR] met2 has single uniform track structure
[11/15 00:03:09    259s] [NR-eGR] met3 has single uniform track structure
[11/15 00:03:09    259s] [NR-eGR] met4 has single uniform track structure
[11/15 00:03:09    259s] [NR-eGR] met5 has single uniform track structure
[11/15 00:03:09    259s] (I)      =============== Default via ===============
[11/15 00:03:09    259s] (I)      +---+------------------+------------------+
[11/15 00:03:09    259s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/15 00:03:09    259s] (I)      +---+------------------+------------------+
[11/15 00:03:09    259s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/15 00:03:09    259s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/15 00:03:09    259s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/15 00:03:09    259s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/15 00:03:09    259s] (I)      +---+------------------+------------------+
[11/15 00:03:09    259s] [NR-eGR] Read 1122 PG shapes
[11/15 00:03:09    259s] [NR-eGR] Read 0 clock shapes
[11/15 00:03:09    259s] [NR-eGR] Read 0 other shapes
[11/15 00:03:09    259s] [NR-eGR] #Routing Blockages  : 0
[11/15 00:03:09    259s] [NR-eGR] #Instance Blockages : 9014
[11/15 00:03:09    259s] [NR-eGR] #PG Blockages       : 1122
[11/15 00:03:09    259s] [NR-eGR] #Halo Blockages     : 0
[11/15 00:03:09    259s] [NR-eGR] #Boundary Blockages : 0
[11/15 00:03:09    259s] [NR-eGR] #Clock Blockages    : 0
[11/15 00:03:09    259s] [NR-eGR] #Other Blockages    : 0
[11/15 00:03:09    259s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/15 00:03:09    259s] (I)      Custom ignore net properties:
[11/15 00:03:09    259s] (I)      1 : NotLegal
[11/15 00:03:09    259s] (I)      Default ignore net properties:
[11/15 00:03:09    259s] (I)      1 : Special
[11/15 00:03:09    259s] (I)      2 : Analog
[11/15 00:03:09    259s] (I)      3 : Fixed
[11/15 00:03:09    259s] (I)      4 : Skipped
[11/15 00:03:09    259s] (I)      5 : MixedSignal
[11/15 00:03:09    259s] (I)      Prerouted net properties:
[11/15 00:03:09    259s] (I)      1 : NotLegal
[11/15 00:03:09    259s] (I)      2 : Special
[11/15 00:03:09    259s] (I)      3 : Analog
[11/15 00:03:09    259s] (I)      4 : Fixed
[11/15 00:03:09    259s] (I)      5 : Skipped
[11/15 00:03:09    259s] (I)      6 : MixedSignal
[11/15 00:03:09    259s] [NR-eGR] Early global route reroute all routable nets
[11/15 00:03:09    259s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/15 00:03:09    259s] [NR-eGR] Read 10228 nets ( ignored 0 )
[11/15 00:03:09    259s] (I)        Front-side 10228 ( ignored 0 )
[11/15 00:03:09    259s] (I)        Back-side  0 ( ignored 0 )
[11/15 00:03:09    259s] (I)        Both-side  0 ( ignored 0 )
[11/15 00:03:09    259s] (I)      early_global_route_priority property id does not exist.
[11/15 00:03:09    259s] (I)      Read Num Blocks=10136  Num Prerouted Wires=0  Num CS=0
[11/15 00:03:09    259s] (I)      Layer 1 (V) : #blockages 225 : #preroutes 0
[11/15 00:03:09    259s] (I)      Layer 2 (H) : #blockages 3990 : #preroutes 0
[11/15 00:03:09    259s] (I)      Layer 3 (V) : #blockages 3591 : #preroutes 0
[11/15 00:03:09    259s] (I)      Layer 4 (H) : #blockages 2330 : #preroutes 0
[11/15 00:03:09    259s] (I)      Number of ignored nets                =      0
[11/15 00:03:09    259s] (I)      Number of connected nets              =      0
[11/15 00:03:09    259s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/15 00:03:09    259s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/15 00:03:09    259s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/15 00:03:09    259s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/15 00:03:09    259s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/15 00:03:09    259s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/15 00:03:09    259s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/15 00:03:09    259s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/15 00:03:09    259s] (I)      Ndr track 0 does not exist
[11/15 00:03:09    259s] (I)      ---------------------Grid Graph Info--------------------
[11/15 00:03:09    259s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/15 00:03:09    259s] (I)      Core area           : (280000, 280000) - (1838665, 1838665)
[11/15 00:03:09    259s] (I)      Site width          :   460  (dbu)
[11/15 00:03:09    259s] (I)      Row height          :  4140  (dbu)
[11/15 00:03:09    259s] (I)      GCell row height    :  4140  (dbu)
[11/15 00:03:09    259s] (I)      GCell width         :  4140  (dbu)
[11/15 00:03:09    259s] (I)      GCell height        :  4140  (dbu)
[11/15 00:03:09    259s] (I)      Grid                :   512   512     5
[11/15 00:03:09    259s] (I)      Layer numbers       :     1     2     3     4     5
[11/15 00:03:09    259s] (I)      Vertical capacity   :     0  4140     0  4140     0
[11/15 00:03:09    259s] (I)      Horizontal capacity :     0     0  4140     0  4140
[11/15 00:03:09    259s] (I)      Default wire width  :   140   140   300   300  1600
[11/15 00:03:09    259s] (I)      Default wire space  :   140   140   300   300  1600
[11/15 00:03:09    259s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/15 00:03:09    259s] (I)      Default pitch size  :   280   460   610   615  3660
[11/15 00:03:09    259s] (I)      First track coord   :   320   320   620   790  1840
[11/15 00:03:09    259s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[11/15 00:03:09    259s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/15 00:03:09    259s] (I)      Num of masks        :     1     1     1     1     1
[11/15 00:03:09    259s] (I)      Num of trim masks   :     0     0     0     0     0
[11/15 00:03:09    259s] (I)      --------------------------------------------------------
[11/15 00:03:09    259s] 
[11/15 00:03:09    259s] [NR-eGR] ============ Routing rule table ============
[11/15 00:03:09    259s] [NR-eGR] Rule id: 0  Nets: 10196
[11/15 00:03:09    259s] [NR-eGR] ========================================
[11/15 00:03:09    259s] [NR-eGR] 
[11/15 00:03:09    259s] (I)      ======== NDR :  =========
[11/15 00:03:09    259s] (I)      +--------------+--------+
[11/15 00:03:09    259s] (I)      |           ID |      0 |
[11/15 00:03:09    259s] (I)      |         Name |        |
[11/15 00:03:09    259s] (I)      |      Default |    yes |
[11/15 00:03:09    259s] (I)      |  Clk Special |     no |
[11/15 00:03:09    259s] (I)      | Hard spacing |     no |
[11/15 00:03:09    259s] (I)      |    NDR track | (none) |
[11/15 00:03:09    259s] (I)      |      NDR via | (none) |
[11/15 00:03:09    259s] (I)      |  Extra space |      0 |
[11/15 00:03:09    259s] (I)      |      Shields |      0 |
[11/15 00:03:09    259s] (I)      |   Demand (H) |      1 |
[11/15 00:03:09    259s] (I)      |   Demand (V) |      1 |
[11/15 00:03:09    259s] (I)      |        #Nets |  10196 |
[11/15 00:03:09    259s] (I)      +--------------+--------+
[11/15 00:03:09    259s] (I)      +-------------------------------------------------------------------------------------+
[11/15 00:03:09    259s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/15 00:03:09    259s] (I)      +-------------------------------------------------------------------------------------+
[11/15 00:03:09    259s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/15 00:03:09    259s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/15 00:03:09    259s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/15 00:03:09    259s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/15 00:03:09    259s] (I)      +-------------------------------------------------------------------------------------+
[11/15 00:03:09    259s] (I)      =============== Blocked Tracks ===============
[11/15 00:03:09    259s] (I)      +-------+---------+----------+---------------+
[11/15 00:03:09    259s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/15 00:03:09    259s] (I)      +-------+---------+----------+---------------+
[11/15 00:03:09    259s] (I)      |     1 |       0 |        0 |         0.00% |
[11/15 00:03:09    259s] (I)      |     2 | 2357760 |   639346 |        27.12% |
[11/15 00:03:09    259s] (I)      |     3 | 1777664 |   483587 |        27.20% |
[11/15 00:03:09    259s] (I)      |     4 | 1763328 |   675958 |        38.33% |
[11/15 00:03:09    259s] (I)      |     5 |  296448 |   102287 |        34.50% |
[11/15 00:03:09    259s] (I)      +-------+---------+----------+---------------+
[11/15 00:03:09    259s] (I)      Finished Import and model ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 3.78 MB )
[11/15 00:03:09    259s] (I)      Reset routing kernel
[11/15 00:03:09    259s] (I)      Started Global Routing ( Curr Mem: 3.78 MB )
[11/15 00:03:09    259s] (I)      totalPins=33011  totalGlobalPin=32656 (98.92%)
[11/15 00:03:09    259s] (I)      ================= Net Group Info =================
[11/15 00:03:09    259s] (I)      +----+----------------+--------------+-----------+
[11/15 00:03:09    259s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/15 00:03:09    259s] (I)      +----+----------------+--------------+-----------+
[11/15 00:03:09    259s] (I)      |  1 |          10196 |      met2(2) |   met5(5) |
[11/15 00:03:09    259s] (I)      +----+----------------+--------------+-----------+
[11/15 00:03:09    259s] (I)      total 2D Cap : 4324915 = (1496438 H, 2828477 V)
[11/15 00:03:09    259s] (I)      total 2D Demand : 333 = (0 H, 333 V)
[11/15 00:03:09    259s] (I)      Adjusted 0 GCells for pin access
[11/15 00:03:10    259s] [NR-eGR] Layer group 1: route 10196 net(s) in layer range [2, 5]
[11/15 00:03:10    259s] (I)      
[11/15 00:03:10    259s] (I)      ============  Phase 1a Route ============
[11/15 00:03:10    259s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 182
[11/15 00:03:10    259s] (I)      Usage: 118641 = (60048 H, 58593 V) = (4.01% H, 2.07% V) = (2.486e+05um H, 2.426e+05um V)
[11/15 00:03:10    259s] (I)      
[11/15 00:03:10    259s] (I)      ============  Phase 1b Route ============
[11/15 00:03:10    259s] (I)      Usage: 118792 = (60064 H, 58728 V) = (4.01% H, 2.08% V) = (2.487e+05um H, 2.431e+05um V)
[11/15 00:03:10    259s] (I)      Overflow of layer group 1: 0.55% H + 0.00% V. EstWL: 4.917989e+05um
[11/15 00:03:10    259s] (I)      Congestion metric : 3.17%H 0.01%V, 3.18%HV
[11/15 00:03:10    259s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/15 00:03:10    259s] (I)      
[11/15 00:03:10    259s] (I)      ============  Phase 1c Route ============
[11/15 00:03:10    259s] (I)      Level2 Grid: 103 x 103
[11/15 00:03:10    259s] (I)      Usage: 118789 = (60064 H, 58725 V) = (4.01% H, 2.08% V) = (2.487e+05um H, 2.431e+05um V)
[11/15 00:03:10    259s] (I)      
[11/15 00:03:10    259s] (I)      ============  Phase 1d Route ============
[11/15 00:03:10    260s] (I)      Usage: 119426 = (60346 H, 59080 V) = (4.03% H, 2.09% V) = (2.498e+05um H, 2.446e+05um V)
[11/15 00:03:10    260s] (I)      
[11/15 00:03:10    260s] (I)      ============  Phase 1e Route ============
[11/15 00:03:10    260s] (I)      Usage: 119426 = (60346 H, 59080 V) = (4.03% H, 2.09% V) = (2.498e+05um H, 2.446e+05um V)
[11/15 00:03:10    260s] [NR-eGR] Early Global Route overflow of layer group 1: 0.50% H + 0.01% V. EstWL: 4.944236e+05um
[11/15 00:03:10    260s] (I)      
[11/15 00:03:10    260s] (I)      ============  Phase 1l Route ============
[11/15 00:03:10    260s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/15 00:03:10    260s] (I)      Layer  2:    1728793     58203         1      599139     1755549    (25.44%) 
[11/15 00:03:10    260s] (I)      Layer  3:    1300641    114392      9466      456377     1319289    (25.70%) 
[11/15 00:03:10    260s] (I)      Layer  4:    1095544     27638       383      574827     1186403    (32.64%) 
[11/15 00:03:10    260s] (I)      Layer  5:     195203      6477        62       98889      197055    (33.41%) 
[11/15 00:03:10    260s] (I)      Total:       4320181    206710      9912     1729232     4458294    (27.95%) 
[11/15 00:03:10    260s] (I)      
[11/15 00:03:10    260s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/15 00:03:10    260s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/15 00:03:10    260s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/15 00:03:10    260s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[11/15 00:03:10    260s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 00:03:10    260s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 00:03:10    260s] [NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 00:03:10    260s] [NR-eGR]    met3 ( 3)      3778( 1.94%)       340( 0.17%)         4( 0.00%)   ( 2.12%) 
[11/15 00:03:10    260s] [NR-eGR]    met4 ( 4)       236( 0.13%)         0( 0.00%)         0( 0.00%)   ( 0.13%) 
[11/15 00:03:10    260s] [NR-eGR]    met5 ( 5)        62( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[11/15 00:03:10    260s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 00:03:10    260s] [NR-eGR]        Total      4077( 0.55%)       340( 0.05%)         4( 0.00%)   ( 0.60%) 
[11/15 00:03:10    260s] [NR-eGR] 
[11/15 00:03:10    260s] (I)      Finished Global Routing ( CPU: 0.60 sec, Real: 0.31 sec, Curr Mem: 3.78 MB )
[11/15 00:03:10    260s] (I)      Updating congestion map
[11/15 00:03:10    260s] (I)      total 2D Cap : 4329205 = (1498498 H, 2830707 V)
[11/15 00:03:10    260s] [NR-eGR] Overflow after Early Global Route 1.51% H + 0.00% V
[11/15 00:03:10    260s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.75 sec, Real: 0.45 sec, Curr Mem: 3.77 MB )
[11/15 00:03:10    260s] (I)      ======================================= Runtime Summary ========================================
[11/15 00:03:10    260s] (I)       Step                                               %      Start     Finish      Real       CPU 
[11/15 00:03:10    260s] (I)      ------------------------------------------------------------------------------------------------
[11/15 00:03:10    260s] (I)       Early Global Route kernel                    100.00%  75.98 sec  76.42 sec  0.45 sec  0.75 sec 
[11/15 00:03:10    260s] (I)       +-Import and model                            25.77%  75.98 sec  76.10 sec  0.11 sec  0.12 sec 
[11/15 00:03:10    260s] (I)       | +-Create place DB                            5.80%  75.98 sec  76.01 sec  0.03 sec  0.03 sec 
[11/15 00:03:10    260s] (I)       | | +-Import place data                        5.78%  75.98 sec  76.01 sec  0.03 sec  0.03 sec 
[11/15 00:03:10    260s] (I)       | | | +-Read instances and placement           1.71%  75.98 sec  75.99 sec  0.01 sec  0.01 sec 
[11/15 00:03:10    260s] (I)       | | | +-Read nets                              3.96%  75.99 sec  76.01 sec  0.02 sec  0.02 sec 
[11/15 00:03:10    260s] (I)       | +-Create route DB                           16.06%  76.01 sec  76.08 sec  0.07 sec  0.08 sec 
[11/15 00:03:10    260s] (I)       | | +-Import route data (8T)                  15.98%  76.01 sec  76.08 sec  0.07 sec  0.08 sec 
[11/15 00:03:10    260s] (I)       | | | +-Read blockages ( Layer 2-5 )           1.38%  76.01 sec  76.02 sec  0.01 sec  0.01 sec 
[11/15 00:03:10    260s] (I)       | | | | +-Read routing blockages               0.00%  76.01 sec  76.01 sec  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)       | | | | +-Read instance blockages              0.55%  76.01 sec  76.01 sec  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)       | | | | +-Read PG blockages                    0.64%  76.01 sec  76.02 sec  0.00 sec  0.01 sec 
[11/15 00:03:10    260s] (I)       | | | | | +-Allocate memory for PG via list    0.01%  76.01 sec  76.01 sec  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)       | | | | +-Read clock blockages                 0.01%  76.02 sec  76.02 sec  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)       | | | | +-Read other blockages                 0.00%  76.02 sec  76.02 sec  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)       | | | | +-Read halo blockages                  0.01%  76.02 sec  76.02 sec  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)       | | | | +-Read boundary cut boxes              0.00%  76.02 sec  76.02 sec  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)       | | | +-Read blackboxes                        0.00%  76.02 sec  76.02 sec  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)       | | | +-Read prerouted                         1.74%  76.02 sec  76.02 sec  0.01 sec  0.01 sec 
[11/15 00:03:10    260s] (I)       | | | +-Read nets                              0.58%  76.02 sec  76.03 sec  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)       | | | +-Set up via pillars                     0.01%  76.03 sec  76.03 sec  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)       | | | +-Initialize 3D grid graph               0.71%  76.03 sec  76.03 sec  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)       | | | +-Model blockage capacity               10.54%  76.03 sec  76.08 sec  0.05 sec  0.05 sec 
[11/15 00:03:10    260s] (I)       | | | | +-Initialize 3D capacity               9.86%  76.03 sec  76.07 sec  0.04 sec  0.04 sec 
[11/15 00:03:10    260s] (I)       | +-Read aux data                              0.00%  76.08 sec  76.08 sec  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)       | +-Others data preparation                    0.01%  76.08 sec  76.08 sec  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)       | +-Create route kernel                        3.44%  76.08 sec  76.09 sec  0.02 sec  0.02 sec 
[11/15 00:03:10    260s] (I)       +-Global Routing                              69.54%  76.10 sec  76.41 sec  0.31 sec  0.60 sec 
[11/15 00:03:10    260s] (I)       | +-Initialization                             0.99%  76.10 sec  76.10 sec  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)       | +-Net group 1                               64.85%  76.10 sec  76.39 sec  0.29 sec  0.58 sec 
[11/15 00:03:10    260s] (I)       | | +-Generate topology (8T)                   2.58%  76.10 sec  76.11 sec  0.01 sec  0.01 sec 
[11/15 00:03:10    260s] (I)       | | +-Phase 1a                                12.33%  76.13 sec  76.19 sec  0.05 sec  0.12 sec 
[11/15 00:03:10    260s] (I)       | | | +-Pattern routing (8T)                   7.73%  76.13 sec  76.17 sec  0.03 sec  0.09 sec 
[11/15 00:03:10    260s] (I)       | | | +-Pattern Routing Avoiding Blockages     2.59%  76.17 sec  76.18 sec  0.01 sec  0.01 sec 
[11/15 00:03:10    260s] (I)       | | | +-Add via demand to 2D                   1.65%  76.18 sec  76.19 sec  0.01 sec  0.01 sec 
[11/15 00:03:10    260s] (I)       | | +-Phase 1b                                 8.41%  76.19 sec  76.22 sec  0.04 sec  0.07 sec 
[11/15 00:03:10    260s] (I)       | | | +-Monotonic routing (8T)                 5.22%  76.19 sec  76.21 sec  0.02 sec  0.05 sec 
[11/15 00:03:10    260s] (I)       | | +-Phase 1c                                 2.69%  76.22 sec  76.24 sec  0.01 sec  0.01 sec 
[11/15 00:03:10    260s] (I)       | | | +-Two level Routing                      2.64%  76.22 sec  76.24 sec  0.01 sec  0.01 sec 
[11/15 00:03:10    260s] (I)       | | | | +-Two Level Routing (Regular)          1.74%  76.23 sec  76.23 sec  0.01 sec  0.01 sec 
[11/15 00:03:10    260s] (I)       | | | | +-Two Level Routing (Strong)           0.31%  76.23 sec  76.24 sec  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)       | | +-Phase 1d                                15.29%  76.24 sec  76.30 sec  0.07 sec  0.10 sec 
[11/15 00:03:10    260s] (I)       | | | +-Detoured routing (8T)                 15.20%  76.24 sec  76.30 sec  0.07 sec  0.10 sec 
[11/15 00:03:10    260s] (I)       | | +-Phase 1e                                 1.47%  76.30 sec  76.31 sec  0.01 sec  0.01 sec 
[11/15 00:03:10    260s] (I)       | | | +-Route legalization                     1.13%  76.30 sec  76.31 sec  0.01 sec  0.01 sec 
[11/15 00:03:10    260s] (I)       | | | | +-Legalize Blockage Violations         1.09%  76.31 sec  76.31 sec  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)       | | +-Phase 1l                                17.48%  76.31 sec  76.39 sec  0.08 sec  0.24 sec 
[11/15 00:03:10    260s] (I)       | | | +-Layer assignment (8T)                 14.49%  76.33 sec  76.39 sec  0.06 sec  0.23 sec 
[11/15 00:03:10    260s] (I)       +-Export cong map                              3.97%  76.41 sec  76.42 sec  0.02 sec  0.02 sec 
[11/15 00:03:10    260s] (I)       | +-Export 2D cong map                         0.68%  76.42 sec  76.42 sec  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)      ======================= Summary by functions ========================
[11/15 00:03:10    260s] (I)       Lv  Step                                      %      Real       CPU 
[11/15 00:03:10    260s] (I)      ---------------------------------------------------------------------
[11/15 00:03:10    260s] (I)        0  Early Global Route kernel           100.00%  0.45 sec  0.75 sec 
[11/15 00:03:10    260s] (I)        1  Global Routing                       69.54%  0.31 sec  0.60 sec 
[11/15 00:03:10    260s] (I)        1  Import and model                     25.77%  0.11 sec  0.12 sec 
[11/15 00:03:10    260s] (I)        1  Export cong map                       3.97%  0.02 sec  0.02 sec 
[11/15 00:03:10    260s] (I)        2  Net group 1                          64.85%  0.29 sec  0.58 sec 
[11/15 00:03:10    260s] (I)        2  Create route DB                      16.06%  0.07 sec  0.08 sec 
[11/15 00:03:10    260s] (I)        2  Create place DB                       5.80%  0.03 sec  0.03 sec 
[11/15 00:03:10    260s] (I)        2  Create route kernel                   3.44%  0.02 sec  0.02 sec 
[11/15 00:03:10    260s] (I)        2  Initialization                        0.99%  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)        2  Export 2D cong map                    0.68%  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)        2  Others data preparation               0.01%  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)        3  Phase 1l                             17.48%  0.08 sec  0.24 sec 
[11/15 00:03:10    260s] (I)        3  Import route data (8T)               15.98%  0.07 sec  0.08 sec 
[11/15 00:03:10    260s] (I)        3  Phase 1d                             15.29%  0.07 sec  0.10 sec 
[11/15 00:03:10    260s] (I)        3  Phase 1a                             12.33%  0.05 sec  0.12 sec 
[11/15 00:03:10    260s] (I)        3  Phase 1b                              8.41%  0.04 sec  0.07 sec 
[11/15 00:03:10    260s] (I)        3  Import place data                     5.78%  0.03 sec  0.03 sec 
[11/15 00:03:10    260s] (I)        3  Phase 1c                              2.69%  0.01 sec  0.01 sec 
[11/15 00:03:10    260s] (I)        3  Generate topology (8T)                2.58%  0.01 sec  0.01 sec 
[11/15 00:03:10    260s] (I)        3  Phase 1e                              1.47%  0.01 sec  0.01 sec 
[11/15 00:03:10    260s] (I)        4  Detoured routing (8T)                15.20%  0.07 sec  0.10 sec 
[11/15 00:03:10    260s] (I)        4  Layer assignment (8T)                14.49%  0.06 sec  0.23 sec 
[11/15 00:03:10    260s] (I)        4  Model blockage capacity              10.54%  0.05 sec  0.05 sec 
[11/15 00:03:10    260s] (I)        4  Pattern routing (8T)                  7.73%  0.03 sec  0.09 sec 
[11/15 00:03:10    260s] (I)        4  Monotonic routing (8T)                5.22%  0.02 sec  0.05 sec 
[11/15 00:03:10    260s] (I)        4  Read nets                             4.54%  0.02 sec  0.02 sec 
[11/15 00:03:10    260s] (I)        4  Two level Routing                     2.64%  0.01 sec  0.01 sec 
[11/15 00:03:10    260s] (I)        4  Pattern Routing Avoiding Blockages    2.59%  0.01 sec  0.01 sec 
[11/15 00:03:10    260s] (I)        4  Read prerouted                        1.74%  0.01 sec  0.01 sec 
[11/15 00:03:10    260s] (I)        4  Read instances and placement          1.71%  0.01 sec  0.01 sec 
[11/15 00:03:10    260s] (I)        4  Add via demand to 2D                  1.65%  0.01 sec  0.01 sec 
[11/15 00:03:10    260s] (I)        4  Read blockages ( Layer 2-5 )          1.38%  0.01 sec  0.01 sec 
[11/15 00:03:10    260s] (I)        4  Route legalization                    1.13%  0.01 sec  0.01 sec 
[11/15 00:03:10    260s] (I)        4  Initialize 3D grid graph              0.71%  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)        5  Initialize 3D capacity                9.86%  0.04 sec  0.04 sec 
[11/15 00:03:10    260s] (I)        5  Two Level Routing (Regular)           1.74%  0.01 sec  0.01 sec 
[11/15 00:03:10    260s] (I)        5  Legalize Blockage Violations          1.09%  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)        5  Read PG blockages                     0.64%  0.00 sec  0.01 sec 
[11/15 00:03:10    260s] (I)        5  Read instance blockages               0.55%  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)        5  Two Level Routing (Strong)            0.31%  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] (I)        6  Allocate memory for PG via list       0.01%  0.00 sec  0.00 sec 
[11/15 00:03:10    260s] Running post-eGR process
[11/15 00:03:10    260s] OPERPROF: Starting HotSpotCal at level 1, MEM:3908.9M, EPOCH TIME: 1731625390.304230
[11/15 00:03:10    260s] [hotspot] +------------+---------------+---------------+
[11/15 00:03:10    260s] [hotspot] |            |   max hotspot | total hotspot |
[11/15 00:03:10    260s] [hotspot] +------------+---------------+---------------+
[11/15 00:03:10    260s] [hotspot] | normalized |          4.25 |         43.10 |
[11/15 00:03:10    260s] [hotspot] +------------+---------------+---------------+
[11/15 00:03:10    260s] Local HotSpot Analysis: normalized max congestion hotspot area = 4.25, normalized total congestion hotspot area = 43.10 (area is in unit of 4 std-cell row bins)
[11/15 00:03:10    260s] [hotspot] max/total 4.25/43.10, big hotspot (>10) total 3.04
[11/15 00:03:10    260s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/15 00:03:10    260s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:03:10    260s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/15 00:03:10    260s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:03:10    260s] [hotspot] |  1  |   863.74  1062.46   996.22  1194.94 |        6.16   |
[11/15 00:03:10    260s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:03:10    260s] [hotspot] |  2  |   598.78  1062.46   731.26  1194.94 |        4.51   |
[11/15 00:03:10    260s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:03:10    260s] [hotspot] |  3  |   598.78   929.98   731.26  1062.46 |        3.90   |
[11/15 00:03:10    260s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:03:10    260s] [hotspot] |  4  |   731.26   996.22   863.74  1128.70 |        3.82   |
[11/15 00:03:10    260s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:03:10    260s] [hotspot] |  5  |   731.26   797.50   863.74   929.98 |        3.73   |
[11/15 00:03:10    260s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:03:10    260s] Top 5 hotspots total area: 22.11
[11/15 00:03:10    260s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.016, REAL:0.008, MEM:3908.9M, EPOCH TIME: 1731625390.311765
[11/15 00:03:10    260s] [hotspot] Hotspot report including placement blocked areas
[11/15 00:03:10    260s] OPERPROF: Starting HotSpotCal at level 1, MEM:3908.9M, EPOCH TIME: 1731625390.311942
[11/15 00:03:10    260s] [hotspot] +------------+---------------+---------------+
[11/15 00:03:10    260s] [hotspot] |            |   max hotspot | total hotspot |
[11/15 00:03:10    260s] [hotspot] +------------+---------------+---------------+
[11/15 00:03:10    260s] [hotspot] | normalized |          4.25 |         43.10 |
[11/15 00:03:10    260s] [hotspot] +------------+---------------+---------------+
[11/15 00:03:10    260s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 4.25, normalized total congestion hotspot area = 43.10 (area is in unit of 4 std-cell row bins)
[11/15 00:03:10    260s] [hotspot] max/total 4.25/43.10, big hotspot (>10) total 3.04
[11/15 00:03:10    260s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/15 00:03:10    260s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:03:10    260s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/15 00:03:10    260s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:03:10    260s] [hotspot] |  1  |   863.74  1062.46   996.22  1194.94 |        6.16   |
[11/15 00:03:10    260s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:03:10    260s] [hotspot] |  2  |   598.78  1062.46   731.26  1194.94 |        4.51   |
[11/15 00:03:10    260s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:03:10    260s] [hotspot] |  3  |   598.78   929.98   731.26  1062.46 |        3.90   |
[11/15 00:03:10    260s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:03:10    260s] [hotspot] |  4  |   731.26   996.22   863.74  1128.70 |        3.82   |
[11/15 00:03:10    260s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:03:10    260s] [hotspot] |  5  |   731.26   797.50   863.74   929.98 |        3.73   |
[11/15 00:03:10    260s] [hotspot] +-----+-------------------------------------+---------------+
[11/15 00:03:10    260s] Top 5 hotspots total area: 22.11
[11/15 00:03:10    260s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.015, REAL:0.006, MEM:3908.9M, EPOCH TIME: 1731625390.317928
[11/15 00:03:10    260s] Reported timing to dir ./timingReports
[11/15 00:03:10    260s] **optDesign ... cpu = 0:01:41, real = 0:00:51, mem = 2656.3M, totSessionCpu=0:04:20 **
[11/15 00:03:10    260s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3900.9M, EPOCH TIME: 1731625390.325346
[11/15 00:03:10    260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:10    260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:10    260s] 
[11/15 00:03:10    260s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:03:10    260s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.008, MEM:3900.9M, EPOCH TIME: 1731625390.333179
[11/15 00:03:10    260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:10    260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:13    261s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     28 (28)      |   -0.093   |     28 (28)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.929%
Routing Overflow: 1.51% H and 0.00% V
------------------------------------------------------------------

[11/15 00:03:13    261s] **optDesign ... cpu = 0:01:42, real = 0:00:54, mem = 2666.3M, totSessionCpu=0:04:22 **
[11/15 00:03:13    261s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[11/15 00:03:13    261s] Type 'man IMPOPT-3195' for more detail.
[11/15 00:03:13    261s] *** Finished optDesign ***
[11/15 00:03:16    262s] Info: final physical memory for 9 CRR processes is 465.40MB.
[11/15 00:03:17    262s] Info: Summary of CRR changes:
[11/15 00:03:17    262s]       - Timing transform commits:       0
[11/15 00:03:17    262s] 
[11/15 00:03:17    262s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:51 real=  0:01:25)
[11/15 00:03:17    262s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.6 real=0:00:00.3)
[11/15 00:03:17    262s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.5 real=0:00:00.4)
[11/15 00:03:17    262s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.9 real=0:00:01.0)
[11/15 00:03:17    262s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:01:12 real=0:00:16.5)
[11/15 00:03:17    262s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.8 real=0:00:00.5)
[11/15 00:03:17    262s] Deleting Lib Analyzer.
[11/15 00:03:17    262s] clean pInstBBox. size 0
[11/15 00:03:17    262s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[11/15 00:03:17    262s] Cell fpga_top LLGs are deleted
[11/15 00:03:17    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:17    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:17    262s] Info: pop threads available for lower-level modules during optimization.
[11/15 00:03:17    262s] 
[11/15 00:03:17    262s] TimeStamp Deleting Cell Server Begin ...
[11/15 00:03:17    262s] 
[11/15 00:03:17    262s] TimeStamp Deleting Cell Server End ...
[11/15 00:03:17    262s] Disable CTE adjustment.
[11/15 00:03:17    262s] Disable Layer aware incrSKP.
[11/15 00:03:17    262s] #optDebug: fT-D <X 1 0 0 0>
[11/15 00:03:17    262s] VSMManager cleared!
[11/15 00:03:17    262s] **place_opt_design ... cpu = 0:01:43, real = 0:00:58, mem = 3854.1M **
[11/15 00:03:17    262s] *** Finished GigaPlace ***
[11/15 00:03:17    262s] 
[11/15 00:03:17    262s] *** Summary of all messages that are not suppressed in this session:
[11/15 00:03:17    262s] Severity  ID               Count  Summary                                  
[11/15 00:03:17    262s] ERROR     IMPESI-2221         32  No driver %s is found in the delay stage...
[11/15 00:03:17    262s] WARNING   IMPSP-1760           1  Buffer footprint does not have non-inver...
[11/15 00:03:17    262s] WARNING   IMPSP-1763           1  Buffer footprint does not have both buff...
[11/15 00:03:17    262s] WARNING   IMPSP-15601          5  Site '%s' will allow X-flip for cells wi...
[11/15 00:03:17    262s] WARNING   IMPSP-270            9  Cannot find a legal location for MASTER ...
[11/15 00:03:17    262s] ERROR     IMPSP-365            5  Design has inst(s) with SITE '%s', but t...
[11/15 00:03:17    262s] ERROR     IMPSP-2021           2  Could not legalize <%d> instances in the...
[11/15 00:03:17    262s] WARNING   IMPSP-2020          38  Cannot find a legal location for instanc...
[11/15 00:03:17    262s] ERROR     IMPOPT-600           1  No usable buffer and inverter has been f...
[11/15 00:03:17    262s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[11/15 00:03:17    262s] WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
[11/15 00:03:17    262s] WARNING   IMPOPT-3025         20  Optimization Restructuring is disabled b...
[11/15 00:03:17    262s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[11/15 00:03:17    262s] WARNING   TCLCMD-513          77  The software could not find a matching o...
[11/15 00:03:17    262s] *** Message Summary: 155 warning(s), 40 error(s)
[11/15 00:03:17    262s] 
[11/15 00:03:17    262s] *** place_opt_design #1 [finish] : cpu/real = 0:01:43.1/0:00:58.1 (1.8), totSession cpu/real = 0:04:22.1/0:05:38.0 (0.8), mem = 3854.1M
[11/15 00:03:17    262s] 
[11/15 00:03:17    262s] =============================================================================================
[11/15 00:03:17    262s]  Final TAT Report : place_opt_design #1                                         22.33-s094_1
[11/15 00:03:17    262s] =============================================================================================
[11/15 00:03:17    262s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 00:03:17    262s] ---------------------------------------------------------------------------------------------
[11/15 00:03:17    262s] [ InitOpt                ]      1   0:00:24.6  (  42.4 % )     0:00:26.5 /  0:00:07.3    0.3
[11/15 00:03:17    262s] [ GlobalOpt              ]      1   0:00:00.4  (   0.6 % )     0:00:00.4 /  0:00:00.4    1.2
[11/15 00:03:17    262s] [ DrvOpt                 ]      5   0:00:01.8  (   3.0 % )     0:00:01.8 /  0:00:04.9    2.8
[11/15 00:03:17    262s] [ SimplifyNetlist        ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.6    2.0
[11/15 00:03:17    262s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:03:17    262s] [ AreaOpt                ]      2   0:00:00.6  (   1.0 % )     0:00:00.8 /  0:00:01.5    1.8
[11/15 00:03:17    262s] [ ViewPruning            ]      8   0:00:00.1  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.1
[11/15 00:03:17    262s] [ OptSummaryReport       ]      3   0:00:00.1  (   0.1 % )     0:00:04.8 /  0:00:07.1    1.5
[11/15 00:03:17    262s] [ DrvReport              ]      3   0:00:03.2  (   5.4 % )     0:00:03.2 /  0:00:00.6    0.2
[11/15 00:03:17    262s] [ CongRefineRouteType    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.6
[11/15 00:03:17    262s] [ SlackTraversorInit     ]      5   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[11/15 00:03:17    262s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:03:17    262s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.3    2.6
[11/15 00:03:17    262s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.9
[11/15 00:03:17    262s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:03:17    262s] [ IncrReplace            ]      1   0:00:16.0  (  27.6 % )     0:00:17.6 /  0:01:17.5    4.4
[11/15 00:03:17    262s] [ RefinePlace            ]      2   0:00:00.7  (   1.1 % )     0:00:00.7 /  0:00:00.9    1.4
[11/15 00:03:17    262s] [ DetailPlaceInit        ]      5   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.4    3.3
[11/15 00:03:17    262s] [ EarlyGlobalRoute       ]      2   0:00:00.9  (   1.6 % )     0:00:00.9 /  0:00:01.8    1.9
[11/15 00:03:17    262s] [ ExtractRC              ]      3   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.4    1.4
[11/15 00:03:17    262s] [ FullDelayCalc          ]      3   0:00:02.6  (   4.4 % )     0:00:02.6 /  0:00:13.5    5.3
[11/15 00:03:17    262s] [ TimingUpdate           ]     29   0:00:01.2  (   2.0 % )     0:00:02.9 /  0:00:13.0    4.5
[11/15 00:03:17    262s] [ TimingReport           ]      3   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.2    2.1
[11/15 00:03:17    262s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[11/15 00:03:17    262s] [ MISC                   ]          0:00:04.7  (   8.1 % )     0:00:04.7 /  0:00:01.2    0.3
[11/15 00:03:17    262s] ---------------------------------------------------------------------------------------------
[11/15 00:03:17    262s]  place_opt_design #1 TOTAL          0:00:58.1  ( 100.0 % )     0:00:58.1 /  0:01:43.1    1.8
[11/15 00:03:17    262s] ---------------------------------------------------------------------------------------------
[11/15 00:03:17    262s] 
[11/15 00:03:17    262s] <CMD> create_ccopt_clock_tree_spec
[11/15 00:03:17    262s] Creating clock tree spec for modes (timing configs): CONSTRAINTS
[11/15 00:03:17    262s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/15 00:03:17    262s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/15 00:03:17    262s] 
[11/15 00:03:17    262s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/15 00:03:17    262s] Summary for sequential cells identification: 
[11/15 00:03:17    262s]   Identified SBFF number: 8
[11/15 00:03:17    262s]   Identified MBFF number: 0
[11/15 00:03:17    262s]   Identified SB Latch number: 0
[11/15 00:03:17    262s]   Identified MB Latch number: 0
[11/15 00:03:17    262s]   Not identified SBFF number: 0
[11/15 00:03:17    262s]   Not identified MBFF number: 0
[11/15 00:03:17    262s]   Not identified SB Latch number: 0
[11/15 00:03:17    262s]   Not identified MB Latch number: 0
[11/15 00:03:17    262s]   Number of sequential cells which are not FFs: 0
[11/15 00:03:17    262s]  Visiting view : VIEW_SETUP
[11/15 00:03:17    262s]    : PowerDomain = none : Weighted F : unweighted  = 64.70 (1.000) with rcCorner = 0
[11/15 00:03:17    262s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[11/15 00:03:17    262s]  Visiting view : VIEW_HOLD
[11/15 00:03:17    262s]    : PowerDomain = none : Weighted F : unweighted  = 29.90 (1.000) with rcCorner = 0
[11/15 00:03:17    262s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[11/15 00:03:17    262s] TLC MultiMap info (StdDelay):
[11/15 00:03:17    262s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[11/15 00:03:17    262s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 29.9ps
[11/15 00:03:17    262s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[11/15 00:03:17    262s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 64.7ps
[11/15 00:03:17    262s]  Setting StdDelay to: 64.7ps
[11/15 00:03:17    262s] 
[11/15 00:03:17    262s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/15 00:03:17    262s] Reset timing graph...
[11/15 00:03:17    262s] Ignoring AAE DB Resetting ...
[11/15 00:03:17    262s] Reset timing graph done.
[11/15 00:03:17    262s] Ignoring AAE DB Resetting ...
[11/15 00:03:18    262s] Analyzing clock structure...
[11/15 00:03:18    262s] Analyzing clock structure done.
[11/15 00:03:18    262s] Reset timing graph...
[11/15 00:03:18    262s] Ignoring AAE DB Resetting ...
[11/15 00:03:18    262s] Reset timing graph done.
[11/15 00:03:18    262s] Extracting original clock gating for prog_clk[0]...
[11/15 00:03:18    262s]   clock_tree prog_clk[0] contains 1458 sinks and 0 clock gates.
[11/15 00:03:18    262s] Extracting original clock gating for prog_clk[0] done.
[11/15 00:03:18    262s] Extracting original clock gating for clk[0]...
[11/15 00:03:18    262s]   clock_tree clk[0] contains 20 sinks and 0 clock gates.
[11/15 00:03:18    262s] Extracting original clock gating for clk[0] done.
[11/15 00:03:18    262s] The skew group clk[0]/CONSTRAINTS was created. It contains 20 sinks and 1 sources.
[11/15 00:03:18    262s] The skew group prog_clk[0]/CONSTRAINTS was created. It contains 1458 sinks and 1 sources.
[11/15 00:03:18    262s] Checking clock tree convergence...
[11/15 00:03:18    262s] Checking clock tree convergence done.
[11/15 00:03:18    262s] <CMD> ccopt_design
[11/15 00:03:18    262s] #% Begin ccopt_design (date=11/15 00:03:18, mem=2496.9M)
[11/15 00:03:18    262s] Turning off fast DC mode.
[11/15 00:03:18    262s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:04:22.8/0:05:38.7 (0.8), mem = 3778.6M
[11/15 00:03:18    262s] Runtime...
[11/15 00:03:18    262s] **INFO: User's settings:
[11/15 00:03:18    262s] setNanoRouteMode -route_extract_third_party_compatible         false
[11/15 00:03:18    262s] setNanoRouteMode -route_global_exp_timing_driven_std_delay     10
[11/15 00:03:18    262s] setDesignMode -process                                         130
[11/15 00:03:18    262s] setExtractRCMode -coupling_c_th                                0.4
[11/15 00:03:18    262s] setExtractRCMode -engine                                       preRoute
[11/15 00:03:18    262s] setExtractRCMode -relative_c_th                                1
[11/15 00:03:18    262s] setExtractRCMode -total_c_th                                   0
[11/15 00:03:18    262s] setDelayCalMode -enable_high_fanout                            true
[11/15 00:03:18    262s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[11/15 00:03:18    262s] setDelayCalMode -engine                                        aae
[11/15 00:03:18    262s] setDelayCalMode -ignoreNetLoad                                 false
[11/15 00:03:18    262s] setDelayCalMode -socv_accuracy_mode                            low
[11/15 00:03:18    262s] setOptMode -opt_view_pruning_hold_views_active_list            { VIEW_HOLD }
[11/15 00:03:18    262s] setOptMode -opt_view_pruning_setup_views_active_list           { VIEW_SETUP }
[11/15 00:03:18    262s] setOptMode -opt_view_pruning_setup_views_persistent_list       { VIEW_SETUP}
[11/15 00:03:18    262s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { VIEW_SETUP}
[11/15 00:03:18    262s] setOptMode -opt_drv_margin                                     0
[11/15 00:03:18    262s] setOptMode -opt_drv                                            true
[11/15 00:03:18    262s] setOptMode -opt_resize_flip_flops                              true
[11/15 00:03:18    262s] setOptMode -opt_preserve_all_sequential                        true
[11/15 00:03:18    262s] setOptMode -opt_setup_target_slack                             0
[11/15 00:03:18    262s] setPlaceMode -maxRouteLayer                                    5
[11/15 00:03:18    262s] setPlaceMode -place_design_floorplan_mode                      false
[11/15 00:03:18    262s] setPlaceMode -place_detail_check_route                         false
[11/15 00:03:18    262s] setPlaceMode -place_detail_preserve_routing                    true
[11/15 00:03:18    262s] setPlaceMode -place_detail_remove_affected_routing             false
[11/15 00:03:18    262s] setPlaceMode -place_detail_swap_eeq_cells                      false
[11/15 00:03:18    262s] setPlaceMode -place_global_clock_gate_aware                    true
[11/15 00:03:18    262s] setPlaceMode -place_global_cong_effort                         auto
[11/15 00:03:18    262s] setPlaceMode -place_global_ignore_scan                         true
[11/15 00:03:18    262s] setPlaceMode -place_global_ignore_spare                        false
[11/15 00:03:18    262s] setPlaceMode -place_global_module_aware_spare                  false
[11/15 00:03:18    262s] setPlaceMode -place_global_place_io_pins                       false
[11/15 00:03:18    262s] setPlaceMode -place_global_reorder_scan                        false
[11/15 00:03:18    262s] setPlaceMode -powerDriven                                      false
[11/15 00:03:18    262s] setPlaceMode -timingDriven                                     true
[11/15 00:03:18    262s] 
[11/15 00:03:18    262s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/15 00:03:18    262s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[11/15 00:03:18    262s] Set place::cacheFPlanSiteMark to 1
[11/15 00:03:18    262s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[11/15 00:03:18    262s] Using CCOpt effort standard.
[11/15 00:03:18    262s] Updating ideal nets and annotations...
[11/15 00:03:18    262s] Reset timing graph...
[11/15 00:03:18    262s] Ignoring AAE DB Resetting ...
[11/15 00:03:18    262s] Reset timing graph done.
[11/15 00:03:18    262s] Ignoring AAE DB Resetting ...
[11/15 00:03:18    263s] Reset timing graph...
[11/15 00:03:18    263s] Ignoring AAE DB Resetting ...
[11/15 00:03:18    263s] Reset timing graph done.
[11/15 00:03:18    263s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[11/15 00:03:18    263s] Updating ideal nets and annotations done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/15 00:03:18    263s] CCOpt::Phase::Initialization...
[11/15 00:03:18    263s] Check Prerequisites...
[11/15 00:03:18    263s] Leaving CCOpt scope - CheckPlace...
[11/15 00:03:18    263s] OPERPROF: Starting checkPlace at level 1, MEM:3791.6M, EPOCH TIME: 1731625398.820593
[11/15 00:03:18    263s] Processing tracks to init pin-track alignment.
[11/15 00:03:18    263s] z: 2, totalTracks: 1
[11/15 00:03:18    263s] z: 4, totalTracks: 1
[11/15 00:03:18    263s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/15 00:03:18    263s] Cell fpga_top LLGs are deleted
[11/15 00:03:18    263s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:18    263s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:18    263s] # Building fpga_top llgBox search-tree.
[11/15 00:03:18    263s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3791.6M, EPOCH TIME: 1731625398.823774
[11/15 00:03:18    263s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:18    263s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:18    263s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3791.6M, EPOCH TIME: 1731625398.824074
[11/15 00:03:18    263s] Max number of tech site patterns supported in site array is 256.
[11/15 00:03:18    263s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'ENC_CORE_0', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
[11/15 00:03:18    263s] **WARN: (IMPSP-15601):	Site 'CoreSite' will allow X-flip for cells with X-symmetry in lef because this site is endcap only.
[11/15 00:03:18    263s] Core basic site is CoreSite
[11/15 00:03:18    263s] After signature check, allow fast init is false, keep pre-filter is true.
[11/15 00:03:18    263s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/15 00:03:18    263s] SiteArray: non-trimmed site array dimensions = 376 x 3388
[11/15 00:03:18    263s] SiteArray: use 6,737,920 bytes
[11/15 00:03:18    263s] SiteArray: current memory after site array memory allocation 3791.6M
[11/15 00:03:18    263s] SiteArray: FP blocked sites are writable
[11/15 00:03:18    263s] SiteArray: number of non floorplan blocked sites for llg default is 1273888
[11/15 00:03:18    263s] Atter site array init, number of instance map data is 0.
[11/15 00:03:18    263s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.249, REAL:0.039, MEM:3791.6M, EPOCH TIME: 1731625398.863544
[11/15 00:03:18    263s] 
[11/15 00:03:18    263s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:03:18    263s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.252, REAL:0.042, MEM:3791.6M, EPOCH TIME: 1731625398.866201
[11/15 00:03:18    263s] Begin checking placement ... (start mem=3791.6M, init mem=3791.6M)
[11/15 00:03:18    263s] Begin checking exclusive groups violation ...
[11/15 00:03:18    263s] There are 0 groups to check, max #box is 0, total #box is 0
[11/15 00:03:18    263s] Finished checking exclusive groups violations. Found 0 Vio.
[11/15 00:03:18    263s] 
[11/15 00:03:18    263s] Running CheckPlace using 8 threads!...
[11/15 00:03:18    263s] 
[11/15 00:03:18    263s] ...checkPlace MT is done!
[11/15 00:03:18    263s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3759.6M, EPOCH TIME: 1731625398.907945
[11/15 00:03:18    263s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.003, REAL:0.003, MEM:3759.6M, EPOCH TIME: 1731625398.910732
[11/15 00:03:18    263s] TechSite Violation:	10080
[11/15 00:03:18    263s] Overlapping with other instance:	5396
[11/15 00:03:18    263s] *info: Placed = 10080         
[11/15 00:03:18    263s] *info: Unplaced = 0           
[11/15 00:03:18    263s] Placement Density:8.92%(216621/2425992)
[11/15 00:03:18    263s] Placement Density (including fixed std cells):8.92%(216621/2425992)
[11/15 00:03:18    263s] Cell fpga_top LLGs are deleted
[11/15 00:03:18    263s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20160).
[11/15 00:03:18    263s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:18    263s] # Resetting pin-track-align track data.
[11/15 00:03:18    263s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:18    263s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:18    263s] Finished checkPlace (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=3759.6M)
[11/15 00:03:18    263s] OPERPROF: Finished checkPlace at level 1, CPU:0.415, REAL:0.133, MEM:3759.6M, EPOCH TIME: 1731625398.953432
[11/15 00:03:18    263s] **WARN: (IMPCCOPT-2030):	Found placement violations. Run checkPlace for more details.
[11/15 00:03:18    263s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.4 real=0:00:00.1)
[11/15 00:03:18    263s] Innovus will update I/O latencies
[11/15 00:03:18    263s] **WARN: (IMPCCOPT-2423):	Detected different ideal net constraints between SDC and CCOpt properties. Use update_clock_tree_spec_annotations to refresh CCOpt properties.
[11/15 00:03:18    263s] **WARN: (IMPCCOPT-2423):	Detected different ideal net constraints between SDC and CCOpt properties. Use update_clock_tree_spec_annotations to refresh CCOpt properties.
[11/15 00:03:18    263s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[11/15 00:03:18    263s] 
[11/15 00:03:18    263s] 
[11/15 00:03:18    263s] 
[11/15 00:03:18    263s] Check Prerequisites done. (took cpu=0:00:00.4 real=0:00:00.1)
[11/15 00:03:18    263s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.4 real=0:00:00.1)
[11/15 00:03:18    263s] Info: 8 threads available for lower-level modules during optimization.
[11/15 00:03:18    263s] Executing ccopt post-processing.
[11/15 00:03:18    263s] Synthesizing clock trees with CCOpt...
[11/15 00:03:18    263s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:23.7/0:05:39.3 (0.8), mem = 3759.6M
[11/15 00:03:18    263s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/15 00:03:18    263s] CCOpt::Phase::PreparingToBalance...
[11/15 00:03:18    263s] Leaving CCOpt scope - Initializing power interface...
[11/15 00:03:18    263s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 00:03:18    263s] 
[11/15 00:03:18    263s] Positive (advancing) pin insertion delays
[11/15 00:03:18    263s] =========================================
[11/15 00:03:18    263s] 
[11/15 00:03:18    263s] Found 0 advancing pin insertion delay (0.000% of 1478 clock tree sinks)
[11/15 00:03:18    263s] 
[11/15 00:03:18    263s] Negative (delaying) pin insertion delays
[11/15 00:03:18    263s] ========================================
[11/15 00:03:18    263s] 
[11/15 00:03:18    263s] Found 0 delaying pin insertion delay (0.000% of 1478 clock tree sinks)
[11/15 00:03:18    263s] Notify start of optimization...
[11/15 00:03:18    263s] Notify start of optimization done.
[11/15 00:03:18    263s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[11/15 00:03:18    263s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3759.6M, EPOCH TIME: 1731625398.965148
[11/15 00:03:18    263s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:18    263s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:18    263s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.003, REAL:0.003, MEM:3747.6M, EPOCH TIME: 1731625398.968392
[11/15 00:03:18    263s] ### Creating LA Mngr. totSessionCpu=0:04:24 mem=3747.6M
[11/15 00:03:18    263s] ### Creating LA Mngr, finished. totSessionCpu=0:04:24 mem=3747.6M
[11/15 00:03:18    263s] Running pre-eGR process
[11/15 00:03:18    263s] (I)      Initializing eGR engine (regular)
[11/15 00:03:18    263s] Set min layer with default ( 2 )
[11/15 00:03:18    263s] Set max layer with default ( 127 )
[11/15 00:03:18    263s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/15 00:03:18    263s] Min route layer (adjusted) = 2
[11/15 00:03:18    263s] Max route layer (adjusted) = 5
[11/15 00:03:18    263s] (I)      Initializing eGR engine (regular)
[11/15 00:03:18    263s] Set min layer with default ( 2 )
[11/15 00:03:18    263s] Set max layer with default ( 127 )
[11/15 00:03:18    263s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/15 00:03:18    263s] Min route layer (adjusted) = 2
[11/15 00:03:18    263s] Max route layer (adjusted) = 5
[11/15 00:03:18    263s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.57 MB )
[11/15 00:03:18    263s] (I)      Running eGR Regular flow
[11/15 00:03:18    263s] (I)      # wire layers (front) : 6
[11/15 00:03:18    263s] (I)      # wire layers (back)  : 0
[11/15 00:03:18    263s] (I)      min wire layer : 1
[11/15 00:03:18    263s] (I)      max wire layer : 5
[11/15 00:03:18    263s] (I)      # cut layers (front) : 5
[11/15 00:03:18    263s] (I)      # cut layers (back)  : 0
[11/15 00:03:18    263s] (I)      min cut layer : 1
[11/15 00:03:18    263s] (I)      max cut layer : 4
[11/15 00:03:18    263s] (I)      ================================ Layers ================================
[11/15 00:03:18    263s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:03:18    263s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/15 00:03:18    263s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:03:18    263s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/15 00:03:18    263s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/15 00:03:18    263s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/15 00:03:18    263s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/15 00:03:18    263s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/15 00:03:18    263s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/15 00:03:18    263s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/15 00:03:18    263s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/15 00:03:18    263s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/15 00:03:18    263s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/15 00:03:18    263s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/15 00:03:18    263s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:03:18    263s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/15 00:03:18    263s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/15 00:03:18    263s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/15 00:03:18    263s] (I)      Started Import and model ( Curr Mem: 3.57 MB )
[11/15 00:03:18    263s] (I)      Default pattern map key = fpga_top_default.
[11/15 00:03:19    263s] (I)      == Non-default Options ==
[11/15 00:03:19    263s] (I)      Maximum routing layer                              : 5
[11/15 00:03:19    263s] (I)      Top routing layer                                  : 5
[11/15 00:03:19    263s] (I)      Number of threads                                  : 8
[11/15 00:03:19    263s] (I)      Route tie net to shape                             : auto
[11/15 00:03:19    263s] (I)      Method to set GCell size                           : row
[11/15 00:03:19    263s] (I)      Tie hi/lo max distance                             : 41.400000
[11/15 00:03:19    263s] (I)      Counted 1066 PG shapes. eGR will not process PG shapes layer by layer.
[11/15 00:03:19    263s] (I)      ============== Pin Summary ==============
[11/15 00:03:19    263s] (I)      +-------+--------+---------+------------+
[11/15 00:03:19    263s] (I)      | Layer | # pins | % total |      Group |
[11/15 00:03:19    263s] (I)      +-------+--------+---------+------------+
[11/15 00:03:19    263s] (I)      |     1 |  33826 |   97.99 |        Pin |
[11/15 00:03:19    263s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/15 00:03:19    263s] (I)      |     3 |    656 |    1.90 | Pin access |
[11/15 00:03:19    263s] (I)      |     4 |      0 |    0.00 |      Other |
[11/15 00:03:19    263s] (I)      |     5 |     39 |    0.11 |      Other |
[11/15 00:03:19    263s] (I)      +-------+--------+---------+------------+
[11/15 00:03:19    263s] (I)      Use row-based GCell size
[11/15 00:03:19    263s] (I)      Use row-based GCell align
[11/15 00:03:19    263s] (I)      layer 0 area = 83000
[11/15 00:03:19    263s] (I)      layer 1 area = 67600
[11/15 00:03:19    263s] (I)      layer 2 area = 240000
[11/15 00:03:19    263s] (I)      layer 3 area = 240000
[11/15 00:03:19    263s] (I)      layer 4 area = 4000000
[11/15 00:03:19    263s] (I)      GCell unit size   : 4140
[11/15 00:03:19    263s] (I)      GCell multiplier  : 1
[11/15 00:03:19    263s] (I)      GCell row height  : 4140
[11/15 00:03:19    263s] (I)      Actual row height : 4140
[11/15 00:03:19    263s] (I)      GCell align ref   : 280000 280000
[11/15 00:03:19    263s] [NR-eGR] Track table information for default rule: 
[11/15 00:03:19    263s] [NR-eGR] met1 has single uniform track structure
[11/15 00:03:19    263s] [NR-eGR] met2 has single uniform track structure
[11/15 00:03:19    263s] [NR-eGR] met3 has single uniform track structure
[11/15 00:03:19    263s] [NR-eGR] met4 has single uniform track structure
[11/15 00:03:19    263s] [NR-eGR] met5 has single uniform track structure
[11/15 00:03:19    263s] (I)      =============== Default via ===============
[11/15 00:03:19    263s] (I)      +---+------------------+------------------+
[11/15 00:03:19    263s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/15 00:03:19    263s] (I)      +---+------------------+------------------+
[11/15 00:03:19    263s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/15 00:03:19    263s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/15 00:03:19    263s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/15 00:03:19    263s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/15 00:03:19    263s] (I)      +---+------------------+------------------+
[11/15 00:03:19    263s] [NR-eGR] Read 1122 PG shapes
[11/15 00:03:19    263s] [NR-eGR] Read 0 clock shapes
[11/15 00:03:19    263s] [NR-eGR] Read 0 other shapes
[11/15 00:03:19    263s] [NR-eGR] #Routing Blockages  : 0
[11/15 00:03:19    263s] [NR-eGR] #Instance Blockages : 9014
[11/15 00:03:19    263s] [NR-eGR] #PG Blockages       : 1122
[11/15 00:03:19    263s] [NR-eGR] #Halo Blockages     : 0
[11/15 00:03:19    263s] [NR-eGR] #Boundary Blockages : 0
[11/15 00:03:19    263s] [NR-eGR] #Clock Blockages    : 0
[11/15 00:03:19    263s] [NR-eGR] #Other Blockages    : 0
[11/15 00:03:19    263s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/15 00:03:19    263s] (I)      Custom ignore net properties:
[11/15 00:03:19    263s] (I)      1 : NotLegal
[11/15 00:03:19    263s] (I)      Default ignore net properties:
[11/15 00:03:19    263s] (I)      1 : Special
[11/15 00:03:19    263s] (I)      2 : Analog
[11/15 00:03:19    263s] (I)      3 : Fixed
[11/15 00:03:19    263s] (I)      4 : Skipped
[11/15 00:03:19    263s] (I)      5 : MixedSignal
[11/15 00:03:19    263s] (I)      Prerouted net properties:
[11/15 00:03:19    263s] (I)      1 : NotLegal
[11/15 00:03:19    263s] (I)      2 : Special
[11/15 00:03:19    263s] (I)      3 : Analog
[11/15 00:03:19    263s] (I)      4 : Fixed
[11/15 00:03:19    263s] (I)      5 : Skipped
[11/15 00:03:19    263s] (I)      6 : MixedSignal
[11/15 00:03:19    263s] [NR-eGR] Early global route reroute all routable nets
[11/15 00:03:19    263s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/15 00:03:19    263s] [NR-eGR] Read 10228 nets ( ignored 0 )
[11/15 00:03:19    263s] (I)        Front-side 10228 ( ignored 0 )
[11/15 00:03:19    263s] (I)        Back-side  0 ( ignored 0 )
[11/15 00:03:19    263s] (I)        Both-side  0 ( ignored 0 )
[11/15 00:03:19    263s] (I)      early_global_route_priority property id does not exist.
[11/15 00:03:19    263s] (I)      Read Num Blocks=10136  Num Prerouted Wires=0  Num CS=0
[11/15 00:03:19    263s] (I)      Layer 1 (V) : #blockages 225 : #preroutes 0
[11/15 00:03:19    263s] (I)      Layer 2 (H) : #blockages 3990 : #preroutes 0
[11/15 00:03:19    263s] (I)      Layer 3 (V) : #blockages 3591 : #preroutes 0
[11/15 00:03:19    263s] (I)      Layer 4 (H) : #blockages 2330 : #preroutes 0
[11/15 00:03:19    263s] (I)      Number of ignored nets                =      0
[11/15 00:03:19    263s] (I)      Number of connected nets              =      0
[11/15 00:03:19    263s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/15 00:03:19    263s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/15 00:03:19    263s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/15 00:03:19    263s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/15 00:03:19    263s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/15 00:03:19    263s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/15 00:03:19    263s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/15 00:03:19    263s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/15 00:03:19    263s] (I)      Ndr track 0 does not exist
[11/15 00:03:19    263s] (I)      ---------------------Grid Graph Info--------------------
[11/15 00:03:19    263s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/15 00:03:19    263s] (I)      Core area           : (280000, 280000) - (1838665, 1838665)
[11/15 00:03:19    263s] (I)      Site width          :   460  (dbu)
[11/15 00:03:19    263s] (I)      Row height          :  4140  (dbu)
[11/15 00:03:19    263s] (I)      GCell row height    :  4140  (dbu)
[11/15 00:03:19    263s] (I)      GCell width         :  4140  (dbu)
[11/15 00:03:19    263s] (I)      GCell height        :  4140  (dbu)
[11/15 00:03:19    263s] (I)      Grid                :   512   512     5
[11/15 00:03:19    263s] (I)      Layer numbers       :     1     2     3     4     5
[11/15 00:03:19    263s] (I)      Vertical capacity   :     0  4140     0  4140     0
[11/15 00:03:19    263s] (I)      Horizontal capacity :     0     0  4140     0  4140
[11/15 00:03:19    263s] (I)      Default wire width  :   140   140   300   300  1600
[11/15 00:03:19    263s] (I)      Default wire space  :   140   140   300   300  1600
[11/15 00:03:19    263s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/15 00:03:19    263s] (I)      Default pitch size  :   280   460   610   615  3660
[11/15 00:03:19    263s] (I)      First track coord   :   320   320   620   790  1840
[11/15 00:03:19    263s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[11/15 00:03:19    263s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/15 00:03:19    263s] (I)      Num of masks        :     1     1     1     1     1
[11/15 00:03:19    263s] (I)      Num of trim masks   :     0     0     0     0     0
[11/15 00:03:19    263s] (I)      --------------------------------------------------------
[11/15 00:03:19    263s] 
[11/15 00:03:19    263s] [NR-eGR] ============ Routing rule table ============
[11/15 00:03:19    263s] [NR-eGR] Rule id: 0  Nets: 10196
[11/15 00:03:19    263s] [NR-eGR] ========================================
[11/15 00:03:19    263s] [NR-eGR] 
[11/15 00:03:19    263s] (I)      ======== NDR :  =========
[11/15 00:03:19    263s] (I)      +--------------+--------+
[11/15 00:03:19    263s] (I)      |           ID |      0 |
[11/15 00:03:19    263s] (I)      |         Name |        |
[11/15 00:03:19    263s] (I)      |      Default |    yes |
[11/15 00:03:19    263s] (I)      |  Clk Special |     no |
[11/15 00:03:19    263s] (I)      | Hard spacing |     no |
[11/15 00:03:19    263s] (I)      |    NDR track | (none) |
[11/15 00:03:19    263s] (I)      |      NDR via | (none) |
[11/15 00:03:19    263s] (I)      |  Extra space |      0 |
[11/15 00:03:19    263s] (I)      |      Shields |      0 |
[11/15 00:03:19    263s] (I)      |   Demand (H) |      1 |
[11/15 00:03:19    263s] (I)      |   Demand (V) |      1 |
[11/15 00:03:19    263s] (I)      |        #Nets |  10196 |
[11/15 00:03:19    263s] (I)      +--------------+--------+
[11/15 00:03:19    263s] (I)      +-------------------------------------------------------------------------------------+
[11/15 00:03:19    263s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/15 00:03:19    263s] (I)      +-------------------------------------------------------------------------------------+
[11/15 00:03:19    263s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/15 00:03:19    263s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/15 00:03:19    263s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/15 00:03:19    263s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/15 00:03:19    263s] (I)      +-------------------------------------------------------------------------------------+
[11/15 00:03:19    263s] (I)      =============== Blocked Tracks ===============
[11/15 00:03:19    263s] (I)      +-------+---------+----------+---------------+
[11/15 00:03:19    263s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/15 00:03:19    263s] (I)      +-------+---------+----------+---------------+
[11/15 00:03:19    263s] (I)      |     1 |       0 |        0 |         0.00% |
[11/15 00:03:19    263s] (I)      |     2 | 2357760 |   639346 |        27.12% |
[11/15 00:03:19    263s] (I)      |     3 | 1777664 |   483587 |        27.20% |
[11/15 00:03:19    263s] (I)      |     4 | 1763328 |   675958 |        38.33% |
[11/15 00:03:19    263s] (I)      |     5 |  296448 |   102287 |        34.50% |
[11/15 00:03:19    263s] (I)      +-------+---------+----------+---------------+
[11/15 00:03:19    263s] (I)      Finished Import and model ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 3.63 MB )
[11/15 00:03:19    263s] (I)      Delete wires for 10196 nets (async)
[11/15 00:03:19    263s] (I)      Reset routing kernel
[11/15 00:03:19    263s] (I)      Started Global Routing ( Curr Mem: 3.63 MB )
[11/15 00:03:19    263s] (I)      totalPins=33011  totalGlobalPin=32656 (98.92%)
[11/15 00:03:19    263s] (I)      ================= Net Group Info =================
[11/15 00:03:19    263s] (I)      +----+----------------+--------------+-----------+
[11/15 00:03:19    263s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/15 00:03:19    263s] (I)      +----+----------------+--------------+-----------+
[11/15 00:03:19    263s] (I)      |  1 |          10196 |      met2(2) |   met5(5) |
[11/15 00:03:19    263s] (I)      +----+----------------+--------------+-----------+
[11/15 00:03:19    263s] (I)      total 2D Cap : 4324915 = (1496438 H, 2828477 V)
[11/15 00:03:19    263s] (I)      total 2D Demand : 333 = (0 H, 333 V)
[11/15 00:03:19    263s] (I)      Adjusted 0 GCells for pin access
[11/15 00:03:19    263s] [NR-eGR] Layer group 1: route 10196 net(s) in layer range [2, 5]
[11/15 00:03:19    263s] (I)      
[11/15 00:03:19    263s] (I)      ============  Phase 1a Route ============
[11/15 00:03:19    264s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 182
[11/15 00:03:19    264s] (I)      Usage: 118641 = (60048 H, 58593 V) = (4.01% H, 2.07% V) = (2.486e+05um H, 2.426e+05um V)
[11/15 00:03:19    264s] (I)      
[11/15 00:03:19    264s] (I)      ============  Phase 1b Route ============
[11/15 00:03:19    264s] (I)      Usage: 118792 = (60064 H, 58728 V) = (4.01% H, 2.08% V) = (2.487e+05um H, 2.431e+05um V)
[11/15 00:03:19    264s] (I)      Overflow of layer group 1: 0.55% H + 0.00% V. EstWL: 4.917989e+05um
[11/15 00:03:19    264s] (I)      Congestion metric : 3.17%H 0.01%V, 3.18%HV
[11/15 00:03:19    264s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/15 00:03:19    264s] (I)      
[11/15 00:03:19    264s] (I)      ============  Phase 1c Route ============
[11/15 00:03:19    264s] (I)      Level2 Grid: 103 x 103
[11/15 00:03:19    264s] (I)      Usage: 118789 = (60064 H, 58725 V) = (4.01% H, 2.08% V) = (2.487e+05um H, 2.431e+05um V)
[11/15 00:03:19    264s] (I)      
[11/15 00:03:19    264s] (I)      ============  Phase 1d Route ============
[11/15 00:03:19    264s] (I)      Usage: 119426 = (60346 H, 59080 V) = (4.03% H, 2.09% V) = (2.498e+05um H, 2.446e+05um V)
[11/15 00:03:19    264s] (I)      
[11/15 00:03:19    264s] (I)      ============  Phase 1e Route ============
[11/15 00:03:19    264s] (I)      Usage: 119426 = (60346 H, 59080 V) = (4.03% H, 2.09% V) = (2.498e+05um H, 2.446e+05um V)
[11/15 00:03:19    264s] [NR-eGR] Early Global Route overflow of layer group 1: 0.50% H + 0.01% V. EstWL: 4.944236e+05um
[11/15 00:03:19    264s] (I)      
[11/15 00:03:19    264s] (I)      ============  Phase 1l Route ============
[11/15 00:03:19    264s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/15 00:03:19    264s] (I)      Layer  2:    1728793     58203         1      599139     1755549    (25.44%) 
[11/15 00:03:19    264s] (I)      Layer  3:    1300641    114392      9466      456377     1319289    (25.70%) 
[11/15 00:03:19    264s] (I)      Layer  4:    1095544     27638       383      574827     1186403    (32.64%) 
[11/15 00:03:19    264s] (I)      Layer  5:     195203      6477        62       98889      197055    (33.41%) 
[11/15 00:03:19    264s] (I)      Total:       4320181    206710      9912     1729232     4458294    (27.95%) 
[11/15 00:03:19    264s] (I)      
[11/15 00:03:19    264s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/15 00:03:19    264s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/15 00:03:19    264s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/15 00:03:19    264s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[11/15 00:03:19    264s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 00:03:19    264s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 00:03:19    264s] [NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/15 00:03:19    264s] [NR-eGR]    met3 ( 3)      3778( 1.94%)       340( 0.17%)         4( 0.00%)   ( 2.12%) 
[11/15 00:03:19    264s] [NR-eGR]    met4 ( 4)       236( 0.13%)         0( 0.00%)         0( 0.00%)   ( 0.13%) 
[11/15 00:03:19    264s] [NR-eGR]    met5 ( 5)        62( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[11/15 00:03:19    264s] [NR-eGR] --------------------------------------------------------------------------------
[11/15 00:03:19    264s] [NR-eGR]        Total      4077( 0.55%)       340( 0.05%)         4( 0.00%)   ( 0.60%) 
[11/15 00:03:19    264s] [NR-eGR] 
[11/15 00:03:19    264s] (I)      Finished Global Routing ( CPU: 0.52 sec, Real: 0.25 sec, Curr Mem: 3.63 MB )
[11/15 00:03:19    264s] (I)      Updating congestion map
[11/15 00:03:19    264s] (I)      total 2D Cap : 4329205 = (1498498 H, 2830707 V)
[11/15 00:03:19    264s] [NR-eGR] Overflow after Early Global Route 1.51% H + 0.00% V
[11/15 00:03:19    264s] (I)      Running track assignment and export wires
[11/15 00:03:19    264s] (I)      ============= Track Assignment ============
[11/15 00:03:19    264s] (I)      Started Track Assignment (8T) ( Curr Mem: 3.62 MB )
[11/15 00:03:19    264s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[11/15 00:03:19    264s] (I)      Run Multi-thread track assignment
[11/15 00:03:19    264s] (I)      Finished Track Assignment (8T) ( CPU: 0.32 sec, Real: 0.07 sec, Curr Mem: 3.68 MB )
[11/15 00:03:19    264s] (I)      Started Export ( Curr Mem: 3.68 MB )
[11/15 00:03:19    264s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/15 00:03:19    264s] [NR-eGR] Total eGR-routed clock nets wire length: 17640um, number of vias: 4427
[11/15 00:03:19    264s] [NR-eGR] --------------------------------------------------------------------------
[11/15 00:03:19    264s] [NR-eGR]               Length (um)   Vias 
[11/15 00:03:19    264s] [NR-eGR] ---------------------------------
[11/15 00:03:19    264s] [NR-eGR]  met1  (1H)             0  32348 
[11/15 00:03:19    264s] [NR-eGR]  met2  (2V)        212695  44344 
[11/15 00:03:19    264s] [NR-eGR]  met3  (3H)        230505   8052 
[11/15 00:03:19    264s] [NR-eGR]  met4  (4V)         48824   6383 
[11/15 00:03:19    264s] [NR-eGR]  met5  (5H)         25166      0 
[11/15 00:03:19    264s] [NR-eGR] ---------------------------------
[11/15 00:03:19    264s] [NR-eGR]        Total       517191  91127 
[11/15 00:03:19    264s] [NR-eGR] --------------------------------------------------------------------------
[11/15 00:03:19    264s] [NR-eGR] Total half perimeter of net bounding box: 359605um
[11/15 00:03:19    264s] [NR-eGR] Total length: 517191um, number of vias: 91127
[11/15 00:03:19    264s] [NR-eGR] --------------------------------------------------------------------------
[11/15 00:03:19    264s] (I)      == Layer wire length by net rule ==
[11/15 00:03:19    264s] (I)                     Default 
[11/15 00:03:19    264s] (I)      -----------------------
[11/15 00:03:19    264s] (I)       met1  (1H)        0um 
[11/15 00:03:19    264s] (I)       met2  (2V)   212695um 
[11/15 00:03:19    264s] (I)       met3  (3H)   230505um 
[11/15 00:03:19    264s] (I)       met4  (4V)    48824um 
[11/15 00:03:19    264s] (I)       met5  (5H)    25166um 
[11/15 00:03:19    264s] (I)      -----------------------
[11/15 00:03:19    264s] (I)             Total  517191um 
[11/15 00:03:19    264s] (I)      == Layer via count by net rule ==
[11/15 00:03:19    264s] (I)                    Default 
[11/15 00:03:19    264s] (I)      ----------------------
[11/15 00:03:19    264s] (I)       met1  (1H)     32348 
[11/15 00:03:19    264s] (I)       met2  (2V)     44344 
[11/15 00:03:19    264s] (I)       met3  (3H)      8052 
[11/15 00:03:19    264s] (I)       met4  (4V)      6383 
[11/15 00:03:19    264s] (I)       met5  (5H)         0 
[11/15 00:03:19    264s] (I)      ----------------------
[11/15 00:03:19    264s] (I)             Total    91127 
[11/15 00:03:19    264s] (I)      Finished Export ( CPU: 0.13 sec, Real: 0.05 sec, Curr Mem: 3.67 MB )
[11/15 00:03:19    264s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[11/15 00:03:19    264s] eee: RC Grid Memory freed=168540
[11/15 00:03:19    264s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.12 sec, Real: 0.51 sec, Curr Mem: 3.67 MB )
[11/15 00:03:19    264s] (I)      ======================================= Runtime Summary ========================================
[11/15 00:03:19    264s] (I)       Step                                               %      Start     Finish      Real       CPU 
[11/15 00:03:19    264s] (I)      ------------------------------------------------------------------------------------------------
[11/15 00:03:19    264s] (I)       Early Global Route kernel                    100.00%  85.12 sec  85.64 sec  0.51 sec  1.12 sec 
[11/15 00:03:19    264s] (I)       +-Import and model                            21.85%  85.13 sec  85.24 sec  0.11 sec  0.12 sec 
[11/15 00:03:19    264s] (I)       | +-Create place DB                            5.04%  85.13 sec  85.15 sec  0.03 sec  0.03 sec 
[11/15 00:03:19    264s] (I)       | | +-Import place data                        5.01%  85.13 sec  85.15 sec  0.03 sec  0.03 sec 
[11/15 00:03:19    264s] (I)       | | | +-Read instances and placement           1.56%  85.13 sec  85.13 sec  0.01 sec  0.01 sec 
[11/15 00:03:19    264s] (I)       | | | +-Read nets                              3.31%  85.13 sec  85.15 sec  0.02 sec  0.02 sec 
[11/15 00:03:19    264s] (I)       | +-Create route DB                           13.20%  85.15 sec  85.22 sec  0.07 sec  0.08 sec 
[11/15 00:03:19    264s] (I)       | | +-Import route data (8T)                  13.13%  85.15 sec  85.22 sec  0.07 sec  0.08 sec 
[11/15 00:03:19    264s] (I)       | | | +-Read blockages ( Layer 2-5 )           1.28%  85.16 sec  85.16 sec  0.01 sec  0.02 sec 
[11/15 00:03:19    264s] (I)       | | | | +-Read routing blockages               0.00%  85.16 sec  85.16 sec  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)       | | | | +-Read instance blockages              0.47%  85.16 sec  85.16 sec  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)       | | | | +-Read PG blockages                    0.63%  85.16 sec  85.16 sec  0.00 sec  0.01 sec 
[11/15 00:03:19    264s] (I)       | | | | | +-Allocate memory for PG via list    0.01%  85.16 sec  85.16 sec  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)       | | | | +-Read clock blockages                 0.01%  85.16 sec  85.16 sec  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)       | | | | +-Read other blockages                 0.00%  85.16 sec  85.16 sec  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)       | | | | +-Read halo blockages                  0.01%  85.16 sec  85.16 sec  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)       | | | | +-Read boundary cut boxes              0.00%  85.16 sec  85.16 sec  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)       | | | +-Read blackboxes                        0.00%  85.16 sec  85.16 sec  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)       | | | +-Read prerouted                         0.40%  85.16 sec  85.16 sec  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)       | | | +-Read nets                              0.54%  85.16 sec  85.17 sec  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)       | | | +-Set up via pillars                     0.01%  85.17 sec  85.17 sec  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)       | | | +-Initialize 3D grid graph               0.72%  85.17 sec  85.17 sec  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)       | | | +-Model blockage capacity                9.16%  85.17 sec  85.22 sec  0.05 sec  0.05 sec 
[11/15 00:03:19    264s] (I)       | | | | +-Initialize 3D capacity               8.58%  85.17 sec  85.22 sec  0.04 sec  0.04 sec 
[11/15 00:03:19    264s] (I)       | +-Read aux data                              0.00%  85.22 sec  85.22 sec  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)       | +-Others data preparation                    0.01%  85.22 sec  85.22 sec  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)       | +-Create route kernel                        3.17%  85.22 sec  85.24 sec  0.02 sec  0.02 sec 
[11/15 00:03:19    264s] (I)       +-Global Routing                              48.60%  85.24 sec  85.49 sec  0.25 sec  0.52 sec 
[11/15 00:03:19    264s] (I)       | +-Initialization                             0.82%  85.24 sec  85.24 sec  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)       | +-Net group 1                               44.73%  85.24 sec  85.47 sec  0.23 sec  0.50 sec 
[11/15 00:03:19    264s] (I)       | | +-Generate topology (8T)                   1.55%  85.24 sec  85.25 sec  0.01 sec  0.01 sec 
[11/15 00:03:19    264s] (I)       | | +-Phase 1a                                 7.75%  85.27 sec  85.31 sec  0.04 sec  0.09 sec 
[11/15 00:03:19    264s] (I)       | | | +-Pattern routing (8T)                   5.16%  85.27 sec  85.30 sec  0.03 sec  0.08 sec 
[11/15 00:03:19    264s] (I)       | | | +-Pattern Routing Avoiding Blockages     1.39%  85.30 sec  85.30 sec  0.01 sec  0.01 sec 
[11/15 00:03:19    264s] (I)       | | | +-Add via demand to 2D                   0.97%  85.30 sec  85.31 sec  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)       | | +-Phase 1b                                 4.94%  85.31 sec  85.34 sec  0.03 sec  0.04 sec 
[11/15 00:03:19    264s] (I)       | | | +-Monotonic routing (8T)                 3.11%  85.31 sec  85.33 sec  0.02 sec  0.03 sec 
[11/15 00:03:19    264s] (I)       | | +-Phase 1c                                 1.58%  85.34 sec  85.34 sec  0.01 sec  0.01 sec 
[11/15 00:03:19    264s] (I)       | | | +-Two level Routing                      1.56%  85.34 sec  85.34 sec  0.01 sec  0.01 sec 
[11/15 00:03:19    264s] (I)       | | | | +-Two Level Routing (Regular)          1.02%  85.34 sec  85.34 sec  0.01 sec  0.01 sec 
[11/15 00:03:19    264s] (I)       | | | | +-Two Level Routing (Strong)           0.21%  85.34 sec  85.34 sec  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)       | | +-Phase 1d                                10.06%  85.34 sec  85.40 sec  0.05 sec  0.09 sec 
[11/15 00:03:19    264s] (I)       | | | +-Detoured routing (8T)                 10.01%  85.34 sec  85.40 sec  0.05 sec  0.09 sec 
[11/15 00:03:19    264s] (I)       | | +-Phase 1e                                 0.77%  85.40 sec  85.40 sec  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)       | | | +-Route legalization                     0.58%  85.40 sec  85.40 sec  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)       | | | | +-Legalize Blockage Violations         0.56%  85.40 sec  85.40 sec  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)       | | +-Phase 1l                                14.04%  85.40 sec  85.47 sec  0.07 sec  0.23 sec 
[11/15 00:03:19    264s] (I)       | | | +-Layer assignment (8T)                 12.35%  85.41 sec  85.47 sec  0.06 sec  0.22 sec 
[11/15 00:03:19    264s] (I)       +-Export cong map                              3.61%  85.49 sec  85.51 sec  0.02 sec  0.02 sec 
[11/15 00:03:19    264s] (I)       | +-Export 2D cong map                         0.57%  85.50 sec  85.51 sec  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)       +-Extract Global 3D Wires                      0.72%  85.51 sec  85.51 sec  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)       +-Track Assignment (8T)                       13.58%  85.51 sec  85.58 sec  0.07 sec  0.32 sec 
[11/15 00:03:19    264s] (I)       | +-Initialization                             0.21%  85.51 sec  85.51 sec  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)       | +-Track Assignment Kernel                   13.00%  85.51 sec  85.58 sec  0.07 sec  0.31 sec 
[11/15 00:03:19    264s] (I)       | +-Free Memory                                0.00%  85.58 sec  85.58 sec  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)       +-Export                                      10.54%  85.58 sec  85.64 sec  0.05 sec  0.13 sec 
[11/15 00:03:19    264s] (I)       | +-Export DB wires                            4.65%  85.58 sec  85.61 sec  0.02 sec  0.08 sec 
[11/15 00:03:19    264s] (I)       | | +-Export all nets (8T)                     3.77%  85.58 sec  85.60 sec  0.02 sec  0.07 sec 
[11/15 00:03:19    264s] (I)       | | +-Set wire vias (8T)                       0.54%  85.60 sec  85.61 sec  0.00 sec  0.01 sec 
[11/15 00:03:19    264s] (I)       | +-Report wirelength                          3.32%  85.61 sec  85.62 sec  0.02 sec  0.02 sec 
[11/15 00:03:19    264s] (I)       | +-Update net boxes                           2.40%  85.62 sec  85.64 sec  0.01 sec  0.03 sec 
[11/15 00:03:19    264s] (I)       | +-Update timing                              0.00%  85.64 sec  85.64 sec  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)       +-Postprocess design                           0.06%  85.64 sec  85.64 sec  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)      ======================= Summary by functions ========================
[11/15 00:03:19    264s] (I)       Lv  Step                                      %      Real       CPU 
[11/15 00:03:19    264s] (I)      ---------------------------------------------------------------------
[11/15 00:03:19    264s] (I)        0  Early Global Route kernel           100.00%  0.51 sec  1.12 sec 
[11/15 00:03:19    264s] (I)        1  Global Routing                       48.60%  0.25 sec  0.52 sec 
[11/15 00:03:19    264s] (I)        1  Import and model                     21.85%  0.11 sec  0.12 sec 
[11/15 00:03:19    264s] (I)        1  Track Assignment (8T)                13.58%  0.07 sec  0.32 sec 
[11/15 00:03:19    264s] (I)        1  Export                               10.54%  0.05 sec  0.13 sec 
[11/15 00:03:19    264s] (I)        1  Export cong map                       3.61%  0.02 sec  0.02 sec 
[11/15 00:03:19    264s] (I)        1  Extract Global 3D Wires               0.72%  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)        1  Postprocess design                    0.06%  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)        2  Net group 1                          44.73%  0.23 sec  0.50 sec 
[11/15 00:03:19    264s] (I)        2  Create route DB                      13.20%  0.07 sec  0.08 sec 
[11/15 00:03:19    264s] (I)        2  Track Assignment Kernel              13.00%  0.07 sec  0.31 sec 
[11/15 00:03:19    264s] (I)        2  Create place DB                       5.04%  0.03 sec  0.03 sec 
[11/15 00:03:19    264s] (I)        2  Export DB wires                       4.65%  0.02 sec  0.08 sec 
[11/15 00:03:19    264s] (I)        2  Report wirelength                     3.32%  0.02 sec  0.02 sec 
[11/15 00:03:19    264s] (I)        2  Create route kernel                   3.17%  0.02 sec  0.02 sec 
[11/15 00:03:19    264s] (I)        2  Update net boxes                      2.40%  0.01 sec  0.03 sec 
[11/15 00:03:19    264s] (I)        2  Initialization                        1.03%  0.01 sec  0.01 sec 
[11/15 00:03:19    264s] (I)        2  Export 2D cong map                    0.57%  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)        2  Others data preparation               0.01%  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)        3  Phase 1l                             14.04%  0.07 sec  0.23 sec 
[11/15 00:03:19    264s] (I)        3  Import route data (8T)               13.13%  0.07 sec  0.08 sec 
[11/15 00:03:19    264s] (I)        3  Phase 1d                             10.06%  0.05 sec  0.09 sec 
[11/15 00:03:19    264s] (I)        3  Phase 1a                              7.75%  0.04 sec  0.09 sec 
[11/15 00:03:19    264s] (I)        3  Import place data                     5.01%  0.03 sec  0.03 sec 
[11/15 00:03:19    264s] (I)        3  Phase 1b                              4.94%  0.03 sec  0.04 sec 
[11/15 00:03:19    264s] (I)        3  Export all nets (8T)                  3.77%  0.02 sec  0.07 sec 
[11/15 00:03:19    264s] (I)        3  Phase 1c                              1.58%  0.01 sec  0.01 sec 
[11/15 00:03:19    264s] (I)        3  Generate topology (8T)                1.55%  0.01 sec  0.01 sec 
[11/15 00:03:19    264s] (I)        3  Phase 1e                              0.77%  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)        3  Set wire vias (8T)                    0.54%  0.00 sec  0.01 sec 
[11/15 00:03:19    264s] (I)        4  Layer assignment (8T)                12.35%  0.06 sec  0.22 sec 
[11/15 00:03:19    264s] (I)        4  Detoured routing (8T)                10.01%  0.05 sec  0.09 sec 
[11/15 00:03:19    264s] (I)        4  Model blockage capacity               9.16%  0.05 sec  0.05 sec 
[11/15 00:03:19    264s] (I)        4  Pattern routing (8T)                  5.16%  0.03 sec  0.08 sec 
[11/15 00:03:19    264s] (I)        4  Read nets                             3.85%  0.02 sec  0.02 sec 
[11/15 00:03:19    264s] (I)        4  Monotonic routing (8T)                3.11%  0.02 sec  0.03 sec 
[11/15 00:03:19    264s] (I)        4  Two level Routing                     1.56%  0.01 sec  0.01 sec 
[11/15 00:03:19    264s] (I)        4  Read instances and placement          1.56%  0.01 sec  0.01 sec 
[11/15 00:03:19    264s] (I)        4  Pattern Routing Avoiding Blockages    1.39%  0.01 sec  0.01 sec 
[11/15 00:03:19    264s] (I)        4  Read blockages ( Layer 2-5 )          1.28%  0.01 sec  0.02 sec 
[11/15 00:03:19    264s] (I)        4  Add via demand to 2D                  0.97%  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)        4  Initialize 3D grid graph              0.72%  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)        4  Route legalization                    0.58%  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)        4  Read prerouted                        0.40%  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)        5  Initialize 3D capacity                8.58%  0.04 sec  0.04 sec 
[11/15 00:03:19    264s] (I)        5  Two Level Routing (Regular)           1.02%  0.01 sec  0.01 sec 
[11/15 00:03:19    264s] (I)        5  Read PG blockages                     0.63%  0.00 sec  0.01 sec 
[11/15 00:03:19    264s] (I)        5  Legalize Blockage Violations          0.56%  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)        5  Read instance blockages               0.47%  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)        5  Two Level Routing (Strong)            0.21%  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] (I)        6  Allocate memory for PG via list       0.01%  0.00 sec  0.00 sec 
[11/15 00:03:19    264s] Running post-eGR process
[11/15 00:03:19    264s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.2 real=0:00:00.6)
[11/15 00:03:19    264s] Legalization setup...
[11/15 00:03:19    264s] Using cell based legalization.
[11/15 00:03:19    264s] Initializing placement interface...
[11/15 00:03:19    264s]   Use check_library -place or consult logv if problems occur.
[11/15 00:03:19    264s]   Leaving CCOpt scope - Initializing placement interface...
[11/15 00:03:19    264s] OPERPROF: Starting DPlace-Init at level 1, MEM:3780.9M, EPOCH TIME: 1731625399.529542
[11/15 00:03:19    264s] Processing tracks to init pin-track alignment.
[11/15 00:03:19    264s] z: 2, totalTracks: 1
[11/15 00:03:19    264s] z: 4, totalTracks: 1
[11/15 00:03:19    264s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/15 00:03:19    264s] Cell fpga_top LLGs are deleted
[11/15 00:03:19    264s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:19    264s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:19    264s] # Building fpga_top llgBox search-tree.
[11/15 00:03:19    264s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3780.9M, EPOCH TIME: 1731625399.534262
[11/15 00:03:19    264s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:19    264s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:19    264s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3780.9M, EPOCH TIME: 1731625399.534588
[11/15 00:03:19    264s] Max number of tech site patterns supported in site array is 256.
[11/15 00:03:19    264s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'ENC_CORE_0', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
[11/15 00:03:19    264s] **WARN: (IMPSP-15601):	Site 'CoreSite' will allow X-flip for cells with X-symmetry in lef because this site is endcap only.
[11/15 00:03:19    264s] Core basic site is CoreSite
[11/15 00:03:19    264s] **Info: (IMPSP-307): Design contains fractional 128 cells.
[11/15 00:03:19    264s] After signature check, allow fast init is false, keep pre-filter is true.
[11/15 00:03:19    264s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/15 00:03:19    264s] SiteArray: non-trimmed site array dimensions = 376 x 3388
[11/15 00:03:19    264s] SiteArray: use 6,737,920 bytes
[11/15 00:03:19    264s] SiteArray: current memory after site array memory allocation 3780.9M
[11/15 00:03:19    264s] SiteArray: FP blocked sites are writable
[11/15 00:03:19    264s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/15 00:03:19    264s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3780.9M, EPOCH TIME: 1731625399.546420
[11/15 00:03:19    264s] Process 24 wires and vias for routing blockage analysis
[11/15 00:03:19    264s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.004, REAL:0.004, MEM:3780.9M, EPOCH TIME: 1731625399.550648
[11/15 00:03:19    265s] SiteArray: number of non floorplan blocked sites for llg default is 1273888
[11/15 00:03:19    265s] Atter site array init, number of instance map data is 0.
[11/15 00:03:19    265s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.267, REAL:0.047, MEM:3780.9M, EPOCH TIME: 1731625399.581278
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:03:19    265s] OPERPROF:     Starting CMU at level 3, MEM:3780.9M, EPOCH TIME: 1731625399.584329
[11/15 00:03:19    265s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__inv_l'.
[11/15 00:03:19    265s] Type 'man IMPSP-270' for more detail.
[11/15 00:03:19    265s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__dffr_1'.
[11/15 00:03:19    265s] Type 'man IMPSP-270' for more detail.
[11/15 00:03:19    265s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__inv_1'.
[11/15 00:03:19    265s] Type 'man IMPSP-270' for more detail.
[11/15 00:03:19    265s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__mux2_1'.
[11/15 00:03:19    265s] Type 'man IMPSP-270' for more detail.
[11/15 00:03:19    265s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__or2_1'.
[11/15 00:03:19    265s] Type 'man IMPSP-270' for more detail.
[11/15 00:03:19    265s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_ls__and2_8'.
[11/15 00:03:19    265s] Type 'man IMPSP-270' for more detail.
[11/15 00:03:19    265s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__dffsr_1'.
[11/15 00:03:19    265s] Type 'man IMPSP-270' for more detail.
[11/15 00:03:19    265s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__nand2_1'.
[11/15 00:03:19    265s] Type 'man IMPSP-270' for more detail.
[11/15 00:03:19    265s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__buf_l'.
[11/15 00:03:19    265s] Type 'man IMPSP-270' for more detail.
[11/15 00:03:19    265s] OPERPROF:     Finished CMU at level 3, CPU:0.031, REAL:0.006, MEM:3805.3M, EPOCH TIME: 1731625399.590823
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] Bad Lib Cell Checking (CMU) is done! (9)
[11/15 00:03:19    265s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.303, REAL:0.058, MEM:3805.3M, EPOCH TIME: 1731625399.592245
[11/15 00:03:19    265s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3805.3M, EPOCH TIME: 1731625399.592291
[11/15 00:03:19    265s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3805.3M, EPOCH TIME: 1731625399.592483
[11/15 00:03:19    265s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3805.3MB).
[11/15 00:03:19    265s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.317, REAL:0.069, MEM:3805.3M, EPOCH TIME: 1731625399.598974
[11/15 00:03:19    265s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
[11/15 00:03:19    265s] Initializing placement interface done.
[11/15 00:03:19    265s] Leaving CCOpt scope - Cleaning up placement interface...
[11/15 00:03:19    265s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3805.3M, EPOCH TIME: 1731625399.599141
[11/15 00:03:19    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:19    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:19    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:19    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:19    265s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.036, REAL:0.017, MEM:3781.3M, EPOCH TIME: 1731625399.616023
[11/15 00:03:19    265s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 00:03:19    265s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[11/15 00:03:19    265s] Leaving CCOpt scope - Initializing placement interface...
[11/15 00:03:19    265s] OPERPROF: Starting DPlace-Init at level 1, MEM:3781.3M, EPOCH TIME: 1731625399.626701
[11/15 00:03:19    265s] Processing tracks to init pin-track alignment.
[11/15 00:03:19    265s] z: 2, totalTracks: 1
[11/15 00:03:19    265s] z: 4, totalTracks: 1
[11/15 00:03:19    265s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/15 00:03:19    265s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3781.3M, EPOCH TIME: 1731625399.630502
[11/15 00:03:19    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:19    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:19    265s] **Info: (IMPSP-307): Design contains fractional 128 cells.
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[11/15 00:03:19    265s] OPERPROF:     Starting CMU at level 3, MEM:3781.3M, EPOCH TIME: 1731625399.636714
[11/15 00:03:19    265s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__inv_l'.
[11/15 00:03:19    265s] Type 'man IMPSP-270' for more detail.
[11/15 00:03:19    265s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__dffr_1'.
[11/15 00:03:19    265s] Type 'man IMPSP-270' for more detail.
[11/15 00:03:19    265s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__inv_1'.
[11/15 00:03:19    265s] Type 'man IMPSP-270' for more detail.
[11/15 00:03:19    265s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__mux2_1'.
[11/15 00:03:19    265s] Type 'man IMPSP-270' for more detail.
[11/15 00:03:19    265s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__or2_1'.
[11/15 00:03:19    265s] Type 'man IMPSP-270' for more detail.
[11/15 00:03:19    265s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_ls__and2_8'.
[11/15 00:03:19    265s] Type 'man IMPSP-270' for more detail.
[11/15 00:03:19    265s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__dffsr_1'.
[11/15 00:03:19    265s] Type 'man IMPSP-270' for more detail.
[11/15 00:03:19    265s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__nand2_1'.
[11/15 00:03:19    265s] Type 'man IMPSP-270' for more detail.
[11/15 00:03:19    265s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'sky130_osu_sc_18T_hs__buf_l'.
[11/15 00:03:19    265s] Type 'man IMPSP-270' for more detail.
[11/15 00:03:19    265s] OPERPROF:     Finished CMU at level 3, CPU:0.036, REAL:0.008, MEM:3805.8M, EPOCH TIME: 1731625399.644353
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] Bad Lib Cell Checking (CMU) is done! (9)
[11/15 00:03:19    265s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.048, REAL:0.015, MEM:3805.8M, EPOCH TIME: 1731625399.645900
[11/15 00:03:19    265s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3805.8M, EPOCH TIME: 1731625399.645944
[11/15 00:03:19    265s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3805.8M, EPOCH TIME: 1731625399.646095
[11/15 00:03:19    265s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3805.8MB).
[11/15 00:03:19    265s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.053, REAL:0.021, MEM:3805.8M, EPOCH TIME: 1731625399.647215
[11/15 00:03:19    265s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[11/15 00:03:19    265s] (I)      Default pattern map key = fpga_top_default.
[11/15 00:03:19    265s] Set min layer with default ( 2 )
[11/15 00:03:19    265s] Set max layer with default ( 127 )
[11/15 00:03:19    265s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/15 00:03:19    265s] Min route layer (adjusted) = 2
[11/15 00:03:19    265s] Max route layer (adjusted) = 5
[11/15 00:03:19    265s] (I)      Load db... (mem=3695.6M)
[11/15 00:03:19    265s] (I)      Read data from FE... (mem=3695.6M)
[11/15 00:03:19    265s] (I)      Number of ignored instance 0
[11/15 00:03:19    265s] (I)      Number of inbound cells 0
[11/15 00:03:19    265s] (I)      Number of opened ILM blockages 0
[11/15 00:03:19    265s] (I)      Number of instances temporarily fixed by detailed placement 48
[11/15 00:03:19    265s] (I)      numMoveCells=0, numMacros=48  numPads=39  numMultiRowHeightInsts=10080
[11/15 00:03:19    265s] (I)      Read rows... (mem=3698.6M)
[11/15 00:03:19    265s] (I)      rowRegion is not equal to core box, resetting core box
[11/15 00:03:19    265s] (I)      rowRegion : (280000, 280000) - (1838480, 1836640)
[11/15 00:03:19    265s] (I)      coreBox   : (280000, 280000) - (1838665, 1838665)
[11/15 00:03:19    265s] (I)      Done Read rows (cpu=0.000s, mem=3698.6M)
[11/15 00:03:19    265s] (I)      Done Read data from FE (cpu=0.009s, mem=3698.6M)
[11/15 00:03:19    265s] (I)      Done Load db (cpu=0.013s, mem=3698.6M)
[11/15 00:03:19    265s] (I)      Constructing placeable region... (mem=3698.6M)
[11/15 00:03:19    265s] (I)      Constructing bin map
[11/15 00:03:19    265s] (I)      Initialize bin information with width=41400 height=41400
[11/15 00:03:19    265s] (I)      Done constructing bin map
[11/15 00:03:19    265s] (I)      Compute region effective width... (mem=3699.5M)
[11/15 00:03:19    265s] (I)      Done Compute region effective width (cpu=0.000s, mem=3699.5M)
[11/15 00:03:19    265s] (I)      Done Constructing placeable region (cpu=0.002s, mem=3699.5M)
[11/15 00:03:19    265s] Legalization setup done. (took cpu=0:00:00.4 real=0:00:00.1)
[11/15 00:03:19    265s] Validating CTS configuration...
[11/15 00:03:19    265s] Checking module port directions...
[11/15 00:03:19    265s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 00:03:19    265s] Non-default CCOpt properties:
[11/15 00:03:19    265s]   Public non-default CCOpt properties:
[11/15 00:03:19    265s]     cts_merge_clock_gates is set for at least one object
[11/15 00:03:19    265s]     cts_merge_clock_logic is set for at least one object
[11/15 00:03:19    265s]     route_type is set for at least one object
[11/15 00:03:19    265s]   No private non-default CCOpt properties
[11/15 00:03:19    265s] Route type trimming info:
[11/15 00:03:19    265s]   No route type modifications were made.
[11/15 00:03:19    265s] eee: Trim Metal Layers: { }
[11/15 00:03:19    265s] eee: RC Grid Memory allocated=168540
[11/15 00:03:19    265s] eee: LayerId=1 widthSet size=1
[11/15 00:03:19    265s] eee: LayerId=2 widthSet size=1
[11/15 00:03:19    265s] eee: LayerId=3 widthSet size=1
[11/15 00:03:19    265s] eee: LayerId=4 widthSet size=1
[11/15 00:03:19    265s] eee: LayerId=5 widthSet size=1
[11/15 00:03:19    265s] eee: Total RC Grid memory=168540
[11/15 00:03:19    265s] Updating RC grid for preRoute extraction ...
[11/15 00:03:19    265s] eee: Metal Layers Info:
[11/15 00:03:19    265s] eee: L: met1 met2 met3 met4 met5
[11/15 00:03:19    265s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/15 00:03:19    265s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/15 00:03:19    265s] eee: pegSigSF=1.070000
[11/15 00:03:19    265s] Initializing multi-corner resistance tables ...
[11/15 00:03:19    265s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/15 00:03:19    265s] eee: l=2 avDens=0.062645 usedTrk=5137.562301 availTrk=82010.826709 sigTrk=5137.562301
[11/15 00:03:19    265s] eee: l=3 avDens=0.071470 usedTrk=5567.764013 availTrk=77903.476985 sigTrk=5567.764013
[11/15 00:03:19    265s] eee: l=4 avDens=0.032616 usedTrk=2934.075120 availTrk=89957.280403 sigTrk=2934.075120
[11/15 00:03:19    265s] eee: l=5 avDens=0.141819 usedTrk=1063.897513 availTrk=7501.776834 sigTrk=1063.897513
[11/15 00:03:19    265s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/15 00:03:19    265s] eee: LAM-FP: thresh=1 ; dimX=4605.793478 ; dimY=4605.793478 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[11/15 00:03:19    265s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.284868 uaWl=1.000000 uaWlH=0.143100 aWlH=0.000000 lMod=0 pMax=0.842200 pMod=81 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[11/15 00:03:19    265s] eee: NetCapCache creation started. (Current Mem: 3784.285M) 
[11/15 00:03:19    265s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 3784.285M) 
[11/15 00:03:19    265s] End AAE Lib Interpolated Model. (MEM=3784.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/15 00:03:19    265s] (I)      Return empty region as tech site is not initialized
[11/15 00:03:19    265s] Accumulated time to calculate placeable region: 2.1e-05
[11/15 00:03:19    265s] (I)      Return empty region as tech site is not initialized
[11/15 00:03:19    265s] Accumulated time to calculate placeable region: 3.5e-05
[11/15 00:03:19    265s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[11/15 00:03:19    265s] **ERROR: (IMPCCOPT-1135):	CTS found neither inverters nor buffers while balancing clock_tree clk[0]. CTS cannot continue.
Type 'man IMPCCOPT-1135' for more detail.
[11/15 00:03:19    265s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree prog_clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[11/15 00:03:19    265s] **ERROR: (IMPCCOPT-1135):	CTS found neither inverters nor buffers while balancing clock_tree prog_clk[0]. CTS cannot continue.
Type 'man IMPCCOPT-1135' for more detail.
[11/15 00:03:19    265s] Clock tree balancer configuration for clock_trees clk[0] prog_clk[0]:
[11/15 00:03:19    265s] Non-default CCOpt properties:
[11/15 00:03:19    265s]   Public non-default CCOpt properties:
[11/15 00:03:19    265s]     cts_merge_clock_gates: true (default: false)
[11/15 00:03:19    265s]     cts_merge_clock_logic: true (default: false)
[11/15 00:03:19    265s]     route_type (leaf): default_route_type_leaf (default: default)
[11/15 00:03:19    265s]     route_type (top): default_route_type_nonleaf (default: default)
[11/15 00:03:19    265s]     route_type (trunk): default_route_type_nonleaf (default: default)
[11/15 00:03:19    265s]   No private non-default CCOpt properties
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] Logic Sizing Table:
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] ----------------------------------------------------------
[11/15 00:03:19    265s] Cell    Instance count    Source    Eligible library cells
[11/15 00:03:19    265s] ----------------------------------------------------------
[11/15 00:03:19    265s]   (empty table)
[11/15 00:03:19    265s] ----------------------------------------------------------
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
[11/15 00:03:19    265s]  Created from constraint modes: {[]}
[11/15 00:03:19    265s]   Sources:                     pin clk[0]
[11/15 00:03:19    265s]   Total number of sinks:       20
[11/15 00:03:19    265s]   Delay constrained sinks:     20
[11/15 00:03:19    265s]   Constrains:                  default
[11/15 00:03:19    265s]   Non-leaf sinks:              0
[11/15 00:03:19    265s]   Ignore pins:                 0
[11/15 00:03:19    265s]  Timing corner MAX_DELAY:setup.late:
[11/15 00:03:19    265s]   Skew target:                 0.000ns
[11/15 00:03:19    265s] Clock tree balancer configuration for skew_group prog_clk[0]/CONSTRAINTS:
[11/15 00:03:19    265s]  Created from constraint modes: {[]}
[11/15 00:03:19    265s]   Sources:                     pin prog_clk[0]
[11/15 00:03:19    265s]   Total number of sinks:       1458
[11/15 00:03:19    265s]   Delay constrained sinks:     1458
[11/15 00:03:19    265s]   Constrains:                  default
[11/15 00:03:19    265s]   Non-leaf sinks:              0
[11/15 00:03:19    265s]   Ignore pins:                 0
[11/15 00:03:19    265s]  Timing corner MAX_DELAY:setup.late:
[11/15 00:03:19    265s]   Skew target:                 0.000ns
[11/15 00:03:19    265s] Primary reporting skew groups are:
[11/15 00:03:19    265s] skew_group prog_clk[0]/CONSTRAINTS with 1458 clock sinks
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] Constraint summary
[11/15 00:03:19    265s] ==================
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] Transition constraints are active in the following delay corners:
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] MAX_DELAY:setup.late
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] Cap constraints are active in the following delay corners:
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] MAX_DELAY:setup.late
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] Transition constraint summary:
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] ----------------------------------------------------------------------------------------------
[11/15 00:03:19    265s] Delay corner                      Target (ns)    Num pins    Target source       Clock tree(s)
[11/15 00:03:19    265s] ----------------------------------------------------------------------------------------------
[11/15 00:03:19    265s] MAX_DELAY:setup.late (primary)         -            -               -                  -
[11/15 00:03:19    265s]               -                     10.000         1478      liberty explicit    all
[11/15 00:03:19    265s] ----------------------------------------------------------------------------------------------
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] Capacitance constraint summary:
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] ------------------------------------------------------------------------------------------------------
[11/15 00:03:19    265s] Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
[11/15 00:03:19    265s] ------------------------------------------------------------------------------------------------------
[11/15 00:03:19    265s] MAX_DELAY:setup.late (primary)        -            -                    -                      -
[11/15 00:03:19    265s]               -                     1.424          2        library_or_sdc_constraint    all
[11/15 00:03:19    265s] ------------------------------------------------------------------------------------------------------
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] Clock DAG hash initial state: 14175171403413485599 9137649001460305674
[11/15 00:03:19    265s] CTS services accumulated run-time stats initial state:
[11/15 00:03:19    265s]   delay calculator: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[11/15 00:03:19    265s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[11/15 00:03:19    265s]   steiner router: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[11/15 00:03:19    265s] Clock DAG stats initial state:
[11/15 00:03:19    265s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/15 00:03:19    265s]   sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[11/15 00:03:19    265s]   misc counts      : r=2, pp=0, mci=0
[11/15 00:03:19    265s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/15 00:03:19    265s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/15 00:03:19    265s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[11/15 00:03:19    265s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] Layer information for route type default_route_type_leaf:
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] --------------------------------------------------------------------
[11/15 00:03:19    265s] Layer    Preferred    Route    Res.          Cap.          RC
[11/15 00:03:19    265s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/15 00:03:19    265s] --------------------------------------------------------------------
[11/15 00:03:19    265s] met1     N            H          81.281        0.140        11.343
[11/15 00:03:19    265s] met2     N            V           1.218        0.196         0.238
[11/15 00:03:19    265s] met3     Y            H           0.471        0.222         0.104
[11/15 00:03:19    265s] met4     Y            V           0.168        0.273         0.046
[11/15 00:03:19    265s] met5     N            H           0.029        0.264         0.008
[11/15 00:03:19    265s] --------------------------------------------------------------------
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[11/15 00:03:19    265s] Unshielded; Mask Constraint: 0; Source: route_type.
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] Layer information for route type default_route_type_nonleaf:
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] --------------------------------------------------------------------
[11/15 00:03:19    265s] Layer    Preferred    Route    Res.          Cap.          RC
[11/15 00:03:19    265s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/15 00:03:19    265s] --------------------------------------------------------------------
[11/15 00:03:19    265s] met1     N            H          81.281        0.182        14.772
[11/15 00:03:19    265s] met2     N            V           1.218        0.255         0.310
[11/15 00:03:19    265s] met3     Y            H           0.471        0.241         0.113
[11/15 00:03:19    265s] met4     Y            V           0.168        0.336         0.056
[11/15 00:03:19    265s] met5     N            H           0.029        0.276         0.008
[11/15 00:03:19    265s] --------------------------------------------------------------------
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[11/15 00:03:19    265s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] Layer information for route type default_route_type_nonleaf:
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] --------------------------------------------------------------------
[11/15 00:03:19    265s] Layer    Preferred    Route    Res.          Cap.          RC
[11/15 00:03:19    265s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/15 00:03:19    265s] --------------------------------------------------------------------
[11/15 00:03:19    265s] met1     N            H          81.281        0.140        11.343
[11/15 00:03:19    265s] met2     N            V           1.218        0.196         0.238
[11/15 00:03:19    265s] met3     Y            H           0.471        0.222         0.104
[11/15 00:03:19    265s] met4     Y            V           0.168        0.273         0.046
[11/15 00:03:19    265s] met5     N            H           0.029        0.264         0.008
[11/15 00:03:19    265s] --------------------------------------------------------------------
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] Via selection for estimated routes (rule default):
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] ------------------------------------------------------------------
[11/15 00:03:19    265s] Layer        Via Cell      Res.     Cap.     RC       Top of Stack
[11/15 00:03:19    265s] Range                      (Ohm)    (fF)     (fs)     Only
[11/15 00:03:19    265s] ------------------------------------------------------------------
[11/15 00:03:19    265s] met1-met2    M1M2_PR_MR    9.249    0.050    0.459    false
[11/15 00:03:19    265s] met2-met3    M2M3_PR_MR    4.476    0.057    0.253    false
[11/15 00:03:19    265s] met3-met4    M3M4_PR_MR    3.369    0.046    0.154    false
[11/15 00:03:19    265s] met4-met5    M4M5_PR_MR    3.369    0.228    0.769    false
[11/15 00:03:19    265s] ------------------------------------------------------------------
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[11/15 00:03:19    265s] **WARN: (IMPCCOPT-2314):	CCOpt found 2 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[11/15 00:03:19    265s] Type 'man IMPCCOPT-2314' for more detail.
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] Ideal and dont_touch net fanout counts:
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] -----------------------------------------------------------
[11/15 00:03:19    265s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[11/15 00:03:19    265s] -----------------------------------------------------------
[11/15 00:03:19    265s]       1            10                      0
[11/15 00:03:19    265s]      11           100                      1
[11/15 00:03:19    265s]     101          1000                      0
[11/15 00:03:19    265s]    1001         10000                      1
[11/15 00:03:19    265s]   10001           +                        0
[11/15 00:03:19    265s] -----------------------------------------------------------
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] Top ideal and dont_touch nets by fanout:
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] ------------------------
[11/15 00:03:19    265s] Net name       Fanout ()
[11/15 00:03:19    265s] ------------------------
[11/15 00:03:19    265s] prog_clk[0]      1458
[11/15 00:03:19    265s] clk[0]             20
[11/15 00:03:19    265s] ------------------------
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] No dont_touch hnets found in the clock tree
[11/15 00:03:19    265s] No dont_touch hpins found in the clock network.
[11/15 00:03:19    265s] Checking for illegal sizes of clock logic instances...
[11/15 00:03:19    265s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] Filtering reasons for cell type: buffer
[11/15 00:03:19    265s] =======================================
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 00:03:19    265s] Clock trees    Power domain    Reason                         Library cells
[11/15 00:03:19    265s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 00:03:19    265s] all            auto-default    Unbalanced rise/fall delays    { sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4
[11/15 00:03:19    265s]                                                                 sky130_osu_sc_18T_hs__buf_8 }
[11/15 00:03:19    265s] all            auto-default    Cannot be legalized            { sky130_osu_sc_18T_hs__buf_l }
[11/15 00:03:19    265s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] Filtering reasons for cell type: inverter
[11/15 00:03:19    265s] =========================================
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] ----------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 00:03:19    265s] Clock trees    Power domain    Reason                         Library cells
[11/15 00:03:19    265s] ----------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 00:03:19    265s] all            auto-default    Unbalanced rise/fall delays    { sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_10 sky130_osu_sc_18T_hs__inv_2
[11/15 00:03:19    265s]                                                                 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6
[11/15 00:03:19    265s]                                                                 sky130_osu_sc_18T_hs__inv_8 }
[11/15 00:03:19    265s] all            auto-default    Cannot be legalized            { sky130_osu_sc_18T_hs__inv_l }
[11/15 00:03:19    265s] ----------------------------------------------------------------------------------------------------------------------------------------------------
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] Validating CTS configuration done. (took cpu=0:00:00.1 real=0:00:00.3)
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] CCOpt configuration status: cannot run ccopt_design.
[11/15 00:03:19    265s] Check the log for details of problem(s) found:
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] ---------------------------------------------------
[11/15 00:03:19    265s] Design configuration problems
[11/15 00:03:19    265s] ---------------------------------------------------
[11/15 00:03:19    265s] One or more clock trees have configuration problems
[11/15 00:03:19    265s] ---------------------------------------------------
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] Clock tree configuration problems:
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] -------------------------------------------------
[11/15 00:03:19    265s] Clock tree     Problem
[11/15 00:03:19    265s] -------------------------------------------------
[11/15 00:03:19    265s] clk[0]         Could not determine drivers to use
[11/15 00:03:19    265s] -------------------------------------------------
[11/15 00:03:19    265s] prog_clk[0]    Could not determine drivers to use
[11/15 00:03:19    265s] -------------------------------------------------
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.8 real=0:00:01.0)
[11/15 00:03:19    265s] Runtime done. (took cpu=0:00:02.7 real=0:00:01.6)
[11/15 00:03:19    265s] Runtime Report Coverage % = 98.9
[11/15 00:03:19    265s] Runtime Summary
[11/15 00:03:19    265s] ===============
[11/15 00:03:19    265s] Clock Runtime:  (55%) Core CTS           0.88 (Init 0.88, Construction 0.00, Implementation 0.00, eGRPC 0.00, PostConditioning 0.00, Other 0.00)
[11/15 00:03:19    265s] Clock Runtime:   (0%) CTS services       0.00 (RefinePlace 0.00, EarlyGlobalClock 0.00, NanoRoute 0.00, ExtractRC 0.00, TimingAnalysis 0.00)
[11/15 00:03:19    265s] Clock Runtime:  (44%) Other CTS          0.70 (Init 0.70, CongRepair/EGR-DP 0.00, TimingUpdate 0.00, Other 0.00)
[11/15 00:03:19    265s] Clock Runtime: (100%) Total              1.58
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] Runtime Summary:
[11/15 00:03:19    265s] ================
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] ------------------------------------------------------------------------------------------
[11/15 00:03:19    265s] wall  % time  children  called  name
[11/15 00:03:19    265s] ------------------------------------------------------------------------------------------
[11/15 00:03:19    265s] 1.60  100.00    1.60      0       
[11/15 00:03:19    265s] 1.60  100.00    1.58      1     Runtime
[11/15 00:03:19    265s] 0.48   30.30    0.00      1     Updating ideal nets and annotations
[11/15 00:03:19    265s] 0.14    8.52    0.14      1     CCOpt::Phase::Initialization
[11/15 00:03:19    265s] 0.14    8.51    0.14      1       Check Prerequisites
[11/15 00:03:19    265s] 0.14    8.47    0.00      1         Leaving CCOpt scope - CheckPlace
[11/15 00:03:19    265s] 0.96   60.09    0.95      1     CCOpt::Phase::PreparingToBalance
[11/15 00:03:19    265s] 0.00    0.01    0.00      1       Leaving CCOpt scope - Initializing power interface
[11/15 00:03:19    265s] 0.56   35.31    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[11/15 00:03:19    265s] 0.14    8.52    0.11      1       Legalization setup
[11/15 00:03:19    265s] 0.09    5.65    0.00      2         Leaving CCOpt scope - Initializing placement interface
[11/15 00:03:19    265s] 0.02    1.06    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[11/15 00:03:19    265s] 0.25   15.93    0.00      1       Validating CTS configuration
[11/15 00:03:19    265s] 0.00    0.00    0.00      1         Checking module port directions
[11/15 00:03:19    265s] 0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[11/15 00:03:19    265s] ------------------------------------------------------------------------------------------
[11/15 00:03:19    265s] 
[11/15 00:03:19    265s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/15 00:03:19    265s] Leaving CCOpt scope - Cleaning up placement interface...
[11/15 00:03:19    265s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3788.3M, EPOCH TIME: 1731625399.938469
[11/15 00:03:19    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:19    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:19    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:19    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:19    265s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.042, REAL:0.016, MEM:3788.3M, EPOCH TIME: 1731625399.954905
[11/15 00:03:19    265s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/15 00:03:19    265s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[11/15 00:03:19    265s] **ERROR: 3
[11/15 00:03:20    265s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.8/0:00:01.1 (1.7), totSession cpu/real = 0:04:25.6/0:05:40.4 (0.8), mem = 3788.3M
[11/15 00:03:20    265s] 
[11/15 00:03:20    265s] =============================================================================================
[11/15 00:03:20    265s]  Step TAT Report : CTS #1 / ccopt_design #1                                     22.33-s094_1
[11/15 00:03:20    265s] =============================================================================================
[11/15 00:03:20    265s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 00:03:20    265s] ---------------------------------------------------------------------------------------------
[11/15 00:03:20    265s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:03:20    265s] [ DetailPlaceInit        ]      2   0:00:00.1  (   8.2 % )     0:00:00.1 /  0:00:00.4    4.0
[11/15 00:03:20    265s] [ EarlyGlobalRoute       ]      1   0:00:00.5  (  48.2 % )     0:00:00.5 /  0:00:01.1    2.1
[11/15 00:03:20    265s] [ MISC                   ]          0:00:00.5  (  43.6 % )     0:00:00.5 /  0:00:00.3    0.7
[11/15 00:03:20    265s] ---------------------------------------------------------------------------------------------
[11/15 00:03:20    265s]  CTS #1 TOTAL                       0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.8    1.7
[11/15 00:03:20    265s] ---------------------------------------------------------------------------------------------
[11/15 00:03:20    265s] 
[11/15 00:03:20    265s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[11/15 00:03:20    265s] Set place::cacheFPlanSiteMark to 0
[11/15 00:03:20    265s] Cell fpga_top LLGs are deleted
[11/15 00:03:20    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:20    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/15 00:03:20    265s] Info: pop threads available for lower-level modules during optimization.
[11/15 00:03:20    265s] 
[11/15 00:03:20    265s] *** Summary of all messages that are not suppressed in this session:
[11/15 00:03:20    265s] Severity  ID               Count  Summary                                  
[11/15 00:03:20    265s] WARNING   IMPSP-105            4  'setPlaceMode -maxRouteLayer' will becom...
[11/15 00:03:20    265s] WARNING   IMPSP-15601          2  Site '%s' will allow X-flip for cells wi...
[11/15 00:03:20    265s] WARNING   IMPSP-270           18  Cannot find a legal location for MASTER ...
[11/15 00:03:20    265s] ERROR     IMPSP-365            2  Design has inst(s) with SITE '%s', but t...
[11/15 00:03:20    265s] ERROR     IMPCCOPT-1135        2  CTS found neither inverters nor buffers ...
[11/15 00:03:20    265s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[11/15 00:03:20    265s] WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
[11/15 00:03:20    265s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[11/15 00:03:20    265s] WARNING   IMPCCOPT-2423        2  Detected different ideal net constraints...
[11/15 00:03:20    265s] WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
[11/15 00:03:20    265s] *** Message Summary: 30 warning(s), 5 error(s)
[11/15 00:03:20    265s] 
[11/15 00:03:20    265s] *** ccopt_design #1 [finish] : cpu/real = 0:00:02.8/0:00:01.8 (1.5), totSession cpu/real = 0:04:25.6/0:05:40.5 (0.8), mem = 3788.3M
[11/15 00:03:20    265s] 
[11/15 00:03:20    265s] =============================================================================================
[11/15 00:03:20    265s]  Final TAT Report : ccopt_design #1                                             22.33-s094_1
[11/15 00:03:20    265s] =============================================================================================
[11/15 00:03:20    265s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/15 00:03:20    265s] ---------------------------------------------------------------------------------------------
[11/15 00:03:20    265s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/15 00:03:20    265s] [ CTS                    ]      1   0:00:00.6  (  31.3 % )     0:00:01.1 /  0:00:01.8    1.7
[11/15 00:03:20    265s] [ EarlyGlobalRoute       ]      1   0:00:00.5  (  29.1 % )     0:00:00.5 /  0:00:01.1    2.1
[11/15 00:03:20    265s] [ MISC                   ]          0:00:00.7  (  39.6 % )     0:00:00.7 /  0:00:01.0    1.4
[11/15 00:03:20    265s] ---------------------------------------------------------------------------------------------
[11/15 00:03:20    265s]  ccopt_design #1 TOTAL              0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:02.8    1.5
[11/15 00:03:20    265s] ---------------------------------------------------------------------------------------------
[11/15 00:03:20    265s] 
[11/15 00:03:20    265s] #% End ccopt_design (date=11/15 00:03:20, total cpu=0:00:02.9, real=0:00:02.0, peak res=2516.5M, current mem=2516.5M)
[11/15 00:03:20    265s] 
[11/15 00:03:20    265s] <CMD> selectInst grid_io_right_2__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio
[11/15 00:03:24    266s] <CMD> zoomBox -596.99100 -283.11800 2207.46700 2227.47100
[11/15 00:03:25    266s] <CMD> zoomBox -873.57600 -502.08000 2425.78800 2451.55500
[11/15 00:03:26    266s] <CMD> zoomBox -440.77500 -290.80100 2363.68500 2219.78900
[11/15 00:03:27    266s] <CMD> deselectAll
[11/15 00:03:27    266s] <CMD> selectMarker 1103.4000 1000.3600 1104.8300 1007.0200 -1 12 88
[11/15 00:03:29    267s] <CMD> zoomBox 578.69900 1301.90000 749.21600 1026.17000
[11/15 00:03:30    267s] <CMD> zoomBox 623.11600 1226.59200 651.40600 1150.08900
[11/15 00:03:32    267s] <CMD> zoomBox 622.50200 1208.35100 634.44200 1184.91300
[11/15 00:03:34    268s] <CMD> zoomBox 624.52600 1206.89500 630.04700 1197.81700
[11/15 00:03:37    268s] <CMD> deselectAll
[11/15 00:03:37    268s] <CMD> selectVia 626.1500 1201.6100 627.5700 1203.0300 5 grid_clb_1__1_/logical_tile_clb_mode_clb__0/n_1387
[11/15 00:03:40    268s] <CMD> zoomBox 621.48000 1197.01100 633.41000 1207.69100
[11/15 00:03:40    268s] <CMD> zoomBox 620.61300 1196.06300 634.64900 1208.62800
[11/15 00:03:40    268s] <CMD> zoomBox 619.59400 1194.94700 636.10700 1209.73000
[11/15 00:03:40    268s] <CMD> zoomBox 615.32400 1190.27600 642.21400 1214.34800
[11/15 00:03:41    269s] <CMD> zoomBox 613.37200 1188.14000 645.00700 1216.46000
[11/15 00:03:41    269s] <CMD> zoomBox 611.07500 1185.62600 648.29300 1218.94400
[11/15 00:03:41    269s] <CMD> zoomBox 608.37300 1182.66900 652.15900 1221.86700
[11/15 00:03:41    269s] <CMD> zoomBox 605.19300 1179.19000 656.70700 1225.30600
[11/15 00:03:42    269s] <CMD> zoomBox 601.45200 1175.09700 662.05800 1229.35200
[11/15 00:03:42    269s] <CMD> zoomBox 591.87500 1164.61700 675.76000 1239.71200
[11/15 00:03:42    269s] <CMD> zoomBox 585.78500 1157.95300 684.47300 1246.30000
[11/15 00:03:42    269s] <CMD> zoomBox 578.62000 1150.11200 694.72400 1254.05000
[11/15 00:03:43    269s] <CMD> zoomBox 570.19100 1140.88800 706.78400 1263.16800
[11/15 00:03:43    269s] <CMD> zoomBox 560.27400 1130.03600 720.97200 1273.89500
[11/15 00:03:43    269s] <CMD> zoomBox 548.60700 1117.26900 737.66400 1286.51500
[11/15 00:03:44    269s] <CMD> zoomBox 534.88200 1102.24900 757.30200 1301.36200
[11/15 00:03:44    269s] <CMD> zoomBox 518.73500 1084.57800 780.40600 1318.82900
[11/15 00:03:44    270s] <CMD> zoomBox 477.38900 1039.33100 839.56400 1363.55500
[11/15 00:03:45    270s] <CMD> zoomBox 340.95700 890.02900 1034.77100 1511.14100
[11/15 00:03:45    270s] <CMD> zoomBox 290.58800 834.90800 1106.84000 1565.62800
[11/15 00:03:48    271s] <CMD> zoomBox 549.29700 1374.50000 564.08000 1315.36700
[11/15 00:03:50    271s] <CMD> zoomBox 545.28000 1359.03300 558.61100 1325.87800
[11/15 00:03:52    271s] <CMD> deselectAll
[11/15 00:03:52    271s] <CMD> selectMarker 547.3500 1343.9800 556.9200 1350.6400 -1 12 87
[11/15 00:03:57    272s] <CMD> deselectAll
[11/15 00:03:57    272s] <CMD> selectMarker 547.3500 1343.9800 556.9200 1350.6400 -1 12 87
[11/15 00:04:08    273s] <CMD> deselectAll
[11/15 00:04:08    273s] <CMD> selectMarker 547.8100 1335.7000 557.3800 1342.3600 -1 12 87
[11/15 00:04:09    273s] <CMD> fit
[11/15 00:18:18    355s] 
[11/15 00:18:18    355s] *** Memory Usage v#1 (Current mem = 3789.434M, initial mem = 635.109M) ***
[11/15 00:18:18    355s] 
[11/15 00:18:18    355s] *** Summary of all messages that are not suppressed in this session:
[11/15 00:18:18    355s] Severity  ID               Count  Summary                                  
[11/15 00:18:18    355s] ERROR     IMPLF-40           132  Macro '%s' references a site '%s' that h...
[11/15 00:18:18    355s] WARNING   IMPLF-45           131  Macro '%s' has no SITE statement and it ...
[11/15 00:18:18    355s] WARNING   IMPLF-46             1  Class CORE macro '%s' has no SITE statem...
[11/15 00:18:18    355s] WARNING   IMPLF-63            35  The layer '%s' referenced %s is not foun...
[11/15 00:18:18    355s] WARNING   IMPLF-200          310  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/15 00:18:18    355s] WARNING   IMPLF-201          240  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/15 00:18:18    355s] WARNING   IMPTRN-1101          1  Could not determine power-rail locations...
[11/15 00:18:18    355s] WARNING   IMPTRN-1103          6  Cell (%d) %s's %s is less than %s.       
[11/15 00:18:18    355s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[11/15 00:18:18    355s] WARNING   IMPFP-3417           1  Rows for site %s cannot be created since...
[11/15 00:18:18    355s] WARNING   IMPFP-3961           6  The techSite '%s' has no related standar...
[11/15 00:18:18    355s] WARNING   IMPSYC-2             2  Timing information is not defined for ce...
[11/15 00:18:18    355s] WARNING   IMPVL-159          110  Pin '%s' of cell '%s' is defined in LEF ...
[11/15 00:18:18    355s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/15 00:18:18    355s] ERROR     IMPESI-2221         32  No driver %s is found in the delay stage...
[11/15 00:18:18    355s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[11/15 00:18:18    355s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[11/15 00:18:18    355s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[11/15 00:18:18    355s] WARNING   IMPSR-2031           2  For net %s, no suitable cell can be take...
[11/15 00:18:18    355s] WARNING   IMPSP-105            5  'setPlaceMode -maxRouteLayer' will becom...
[11/15 00:18:18    355s] WARNING   IMPSP-1760           1  Buffer footprint does not have non-inver...
[11/15 00:18:18    355s] WARNING   IMPSP-1763           1  Buffer footprint does not have both buff...
[11/15 00:18:18    355s] WARNING   IMPSP-15601         12  Site '%s' will allow X-flip for cells wi...
[11/15 00:18:18    355s] WARNING   IMPSP-270           45  Cannot find a legal location for MASTER ...
[11/15 00:18:18    355s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[11/15 00:18:18    355s] WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[11/15 00:18:18    355s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[11/15 00:18:18    355s] ERROR     IMPSP-365           12  Design has inst(s) with SITE '%s', but t...
[11/15 00:18:18    355s] ERROR     IMPSP-2021           4  Could not legalize <%d> instances in the...
[11/15 00:18:18    355s] WARNING   IMPSP-2020          76  Cannot find a legal location for instanc...
[11/15 00:18:18    355s] ERROR     IMPOPT-600           1  No usable buffer and inverter has been f...
[11/15 00:18:18    355s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[11/15 00:18:18    355s] WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
[11/15 00:18:18    355s] WARNING   IMPOPT-3025         20  Optimization Restructuring is disabled b...
[11/15 00:18:18    355s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[11/15 00:18:18    355s] ERROR     IMPCCOPT-1135        2  CTS found neither inverters nor buffers ...
[11/15 00:18:18    355s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[11/15 00:18:18    355s] WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
[11/15 00:18:18    355s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[11/15 00:18:18    355s] WARNING   IMPCCOPT-2423        2  Detected different ideal net constraints...
[11/15 00:18:18    355s] WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
[11/15 00:18:18    355s] WARNING   NRDB-733           110  %s %s in %s %s does not have a physical ...
[11/15 00:18:18    355s] WARNING   NRDB-741            10  Found shorts between two different ports...
[11/15 00:18:18    355s] ERROR     IMPTCM-4             1  The value "%s" specified for the %s type...
[11/15 00:18:18    355s] ERROR     IMPTCM-162           1  "%s" does not match any object in design...
[11/15 00:18:18    355s] WARNING   IMPUDM-33            1  Global variable "%s" is obsolete and wil...
[11/15 00:18:18    355s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[11/15 00:18:18    355s] WARNING   TCLCMD-513          77  The software could not find a matching o...
[11/15 00:18:18    355s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[11/15 00:18:18    355s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[11/15 00:18:18    355s] WARNING   TECHLIB-1279        95  For cell '%s', in group '%s', voltage sw...
[11/15 00:18:18    355s] WARNING   TECHLIB-1398       300  The '%s' waveform specified in cell '%s'...
[11/15 00:18:18    355s] *** Message Summary: 1625 warning(s), 186 error(s)
[11/15 00:18:18    355s] 
[11/15 00:18:18    355s] --- Ending "Innovus" (totcpu=0:05:55, real=0:20:41, mem=3789.4M) ---
