/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [14:0] _01_;
  reg [21:0] _02_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [20:0] celloutsig_0_17z;
  wire [10:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_13z;
  wire [11:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~(celloutsig_1_8z | celloutsig_1_5z[3]);
  assign celloutsig_1_18z = ~(celloutsig_1_14z[0] | celloutsig_1_15z);
  assign celloutsig_0_7z = ~(celloutsig_0_6z | in_data[25]);
  assign celloutsig_0_13z = ~(in_data[91] | celloutsig_0_4z);
  assign celloutsig_0_24z = ~(_00_ | in_data[81]);
  assign celloutsig_0_28z = ~(celloutsig_0_16z | celloutsig_0_18z[0]);
  reg [14:0] _09_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _09_ <= 15'h0000;
    else _09_ <= in_data[86:72];
  assign { _01_[14:7], _00_, _01_[5:0] } = _09_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 22'h000000;
    else _02_ <= { in_data[115:97], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_13z = { in_data[189:184], celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_8z } * { in_data[133:127], celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_1_14z = { celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_5z } * { celloutsig_1_13z[7], celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_0_19z = { celloutsig_0_17z[16], celloutsig_0_12z, celloutsig_0_14z } * { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_1_5z = in_data[142:138] * celloutsig_1_1z[4:0];
  assign celloutsig_0_17z = { celloutsig_0_1z[1], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_8z } | { _01_[11:7], _00_, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_0_18z = in_data[77:67] | { _01_[14:7], _00_, _01_[5], celloutsig_0_16z };
  assign celloutsig_0_1z = in_data[87:82] | in_data[40:35];
  assign celloutsig_1_1z = in_data[181:176] | in_data[116:111];
  assign celloutsig_1_15z = & { celloutsig_1_3z, in_data[173:170] };
  assign celloutsig_0_5z = & { _00_, _01_[13:7], _01_[5:1] };
  assign celloutsig_0_6z = & { _00_, celloutsig_0_1z, _01_[13:7], _01_[5:1] };
  assign celloutsig_0_14z = & celloutsig_0_9z[6:0];
  assign celloutsig_0_26z = & { celloutsig_0_19z[3:0], celloutsig_0_18z };
  assign celloutsig_0_2z = & _01_[13:8];
  assign celloutsig_1_8z = & { celloutsig_1_1z[3:2], celloutsig_1_0z };
  assign celloutsig_1_10z = | _02_[9:7];
  assign celloutsig_1_11z = | { in_data[169], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_8z };
  assign celloutsig_0_3z = | in_data[83:80];
  assign celloutsig_0_4z = | in_data[24:17];
  assign celloutsig_0_10z = | { _01_[2], celloutsig_0_9z };
  assign celloutsig_0_15z = | { celloutsig_0_1z[4:3], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_1_2z = | { celloutsig_1_1z[5:3], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_19z = ~^ celloutsig_1_5z[4:1];
  assign celloutsig_0_8z = ~^ { _01_[14:7], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_11z = ~^ { _01_[14:8], celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_16z = ~^ { celloutsig_0_1z[1], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_21z = ~^ _01_[14:7];
  assign celloutsig_1_0z = ~^ in_data[119:114];
  assign celloutsig_1_3z = ~^ { in_data[187:180], celloutsig_1_2z };
  assign celloutsig_0_9z = { _01_[7], _00_, _01_[5:0], celloutsig_0_6z } << { _01_[13:7], _00_, celloutsig_0_5z };
  assign celloutsig_0_27z = { celloutsig_0_15z, celloutsig_0_26z, celloutsig_0_14z, celloutsig_0_21z } << { celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_24z, celloutsig_0_6z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_12z = 6'h00;
    else if (!clkin_data[96]) celloutsig_0_12z = { _01_[11:8], celloutsig_0_3z, celloutsig_0_7z };
  assign _01_[6] = _00_;
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
