

================================================================
== Vivado HLS Report for 'Loop_memset_SobOvlyI'
================================================================
* Date:           Sat Jun  4 16:23:39 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Sobel_SkLines
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     0.677|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memset_SobOvlyIma_Strt  |    1|    1|         1|          -|          -|     2|    no    |
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|       4|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      33|    -|
|Register         |        -|      -|       4|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|       4|      37|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |ap_block_state1       |    or    |      0|  0|   2|           1|           1|
    |indvarinc_i_fu_46_p2  |    xor   |      0|  0|   2|           1|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|   4|           2|           3|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  15|          3|    1|          3|
    |ap_done          |   9|          2|    1|          2|
    |invdar_i_reg_30  |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  33|          7|    3|          7|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+---+----+-----+-----------+
    |       Name      | FF| LUT| Bits| Const Bits|
    +-----------------+---+----+-----+-----------+
    |ap_CS_fsm        |  2|   0|    2|          0|
    |ap_done_reg      |  1|   0|    1|          0|
    |invdar_i_reg_30  |  1|   0|    1|          0|
    +-----------------+---+----+-----+-----------+
    |Total            |  4|   0|    4|          0|
    +-----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | Loop_memset_SobOvlyI | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | Loop_memset_SobOvlyI | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | Loop_memset_SobOvlyI | return value |
|ap_done                   | out |    1| ap_ctrl_hs | Loop_memset_SobOvlyI | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | Loop_memset_SobOvlyI | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | Loop_memset_SobOvlyI | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | Loop_memset_SobOvlyI | return value |
|SobOvlyIma_Strt_address0  | out |    1|  ap_memory |    SobOvlyIma_Strt   |     array    |
|SobOvlyIma_Strt_ce0       | out |    1|  ap_memory |    SobOvlyIma_Strt   |     array    |
|SobOvlyIma_Strt_we0       | out |    1|  ap_memory |    SobOvlyIma_Strt   |     array    |
|SobOvlyIma_Strt_d0        | out |    1|  ap_memory |    SobOvlyIma_Strt   |     array    |
+--------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!invdar_i)

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 3 [1/1] (0.65ns)   --->   "br label %meminst.i"   --->   Operation 3 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 0.67>
ST_2 : Operation 4 [1/1] (0.00ns)   --->   "%invdar_i = phi i1 [ false, %newFuncRoot ], [ %indvarinc_i, %meminst.i ]" [Sobel_SkLines/src/TOP_fuct.cpp:33]   --->   Operation 4 'phi' 'invdar_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_i = zext i1 %invdar_i to i64" [Sobel_SkLines/src/TOP_fuct.cpp:33]   --->   Operation 5 'zext' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.28ns)   --->   "%indvarinc_i = xor i1 %invdar_i, true" [Sobel_SkLines/src/TOP_fuct.cpp:33]   --->   Operation 6 'xor' 'indvarinc_i' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%SobOvlyIma_Strt_addr = getelementptr [2 x i1]* %SobOvlyIma_Strt, i64 0, i64 %tmp_i" [Sobel_SkLines/src/TOP_fuct.cpp:33]   --->   Operation 7 'getelementptr' 'SobOvlyIma_Strt_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.67ns)   --->   "store i1 false, i1* %SobOvlyIma_Strt_addr, align 1" [Sobel_SkLines/src/TOP_fuct.cpp:33]   --->   Operation 8 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @memset_SobOvlyIma_St)"   --->   Operation 9 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 10 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %invdar_i, label %TOP_fuct_meminst.exit.exitStub, label %meminst.i" [Sobel_SkLines/src/TOP_fuct.cpp:33]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 12 'ret' <Predicate = (invdar_i)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ SobOvlyIma_Strt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3           (br               ) [ 011]
invdar_i             (phi              ) [ 001]
tmp_i                (zext             ) [ 000]
indvarinc_i          (xor              ) [ 011]
SobOvlyIma_Strt_addr (getelementptr    ) [ 000]
StgValue_8           (store            ) [ 000]
StgValue_9           (specloopname     ) [ 000]
StgValue_10          (speclooptripcount) [ 000]
StgValue_11          (br               ) [ 011]
StgValue_12          (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="SobOvlyIma_Strt">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SobOvlyIma_Strt"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_SobOvlyIma_St"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="SobOvlyIma_Strt_addr_gep_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="1" slack="0"/>
<pin id="18" dir="0" index="1" bw="1" slack="0"/>
<pin id="19" dir="0" index="2" bw="1" slack="0"/>
<pin id="20" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SobOvlyIma_Strt_addr/2 "/>
</bind>
</comp>

<comp id="23" class="1004" name="StgValue_8_access_fu_23">
<pin_list>
<pin id="24" dir="0" index="0" bw="1" slack="0"/>
<pin id="25" dir="0" index="1" bw="1" slack="0"/>
<pin id="26" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="27" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_8/2 "/>
</bind>
</comp>

<comp id="30" class="1005" name="invdar_i_reg_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="1"/>
<pin id="32" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="invdar_i (phireg) "/>
</bind>
</comp>

<comp id="34" class="1004" name="invdar_i_phi_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="1"/>
<pin id="36" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="37" dir="0" index="2" bw="1" slack="0"/>
<pin id="38" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="39" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar_i/2 "/>
</bind>
</comp>

<comp id="41" class="1004" name="tmp_i_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="1" slack="0"/>
<pin id="43" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="46" class="1004" name="indvarinc_i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="indvarinc_i/2 "/>
</bind>
</comp>

<comp id="52" class="1005" name="indvarinc_i_reg_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="21"><net_src comp="0" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="22"><net_src comp="6" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="28"><net_src comp="2" pin="0"/><net_sink comp="23" pin=1"/></net>

<net id="29"><net_src comp="16" pin="3"/><net_sink comp="23" pin=0"/></net>

<net id="33"><net_src comp="2" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="40"><net_src comp="30" pin="1"/><net_sink comp="34" pin=0"/></net>

<net id="44"><net_src comp="34" pin="4"/><net_sink comp="41" pin=0"/></net>

<net id="45"><net_src comp="41" pin="1"/><net_sink comp="16" pin=2"/></net>

<net id="50"><net_src comp="34" pin="4"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="55"><net_src comp="46" pin="2"/><net_sink comp="52" pin=0"/></net>

<net id="56"><net_src comp="52" pin="1"/><net_sink comp="34" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: SobOvlyIma_Strt | {2 }
 - Input state : 
  - Chain level:
	State 1
	State 2
		tmp_i : 1
		indvarinc_i : 1
		SobOvlyIma_Strt_addr : 2
		StgValue_8 : 3
		StgValue_11 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    xor   | indvarinc_i_fu_46 |    0    |    2    |
|----------|-------------------|---------|---------|
|   zext   |    tmp_i_fu_41    |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    2    |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|indvarinc_i_reg_52|    1   |
|  invdar_i_reg_30 |    1   |
+------------------+--------+
|       Total      |    2   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |    2   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    2   |    -   |
+-----------+--------+--------+
|   Total   |    2   |    2   |
+-----------+--------+--------+
