;redcode
;assert 1
	SPL 0, <-54
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD <22, 9
	ADD <22, 9
	ADD <22, 9
	SUB @0, @2
	SUB #12, @0
	JMZ <130, 1
	ADD 270, 60
	SUB #12, @0
	SUB #12, @0
	MOV -7, <-20
	SUB #12, @200
	SUB #12, @200
	SUB #12, @200
	JMN @12, #200
	CMP @-2, <0
	MOV #661, <-50
	SUB #261, 50
	CMP #261, 50
	SUB #0, @2
	ADD 270, 10
	ADD 270, 10
	ADD 270, 10
	ADD 270, 10
	SUB #0, @2
	SUB 1, 720
	MOV -7, <-20
	DJN 121, 0
	SUB @-1, 0
	SPL <181, @17
	CMP 22, 720
	SUB #12, @0
	ADD @-1, 0
	ADD @-1, 0
	CMP #261, 50
	SUB #12, @0
	CMP #261, 50
	SLT 300, 90
	SLT 300, 90
	MOV -1, <-20
	CMP @-1, 0
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <-54
	SPL 0, <-54
