# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir sim_build --top-module toplevel --timescale 1ns/1ps --vpi --public-flat-rw --prefix Vtop -o Vtop -LDFLAGS -Wl,-rpath,/home/blackbox/Documents/work/riscv/.venv/lib/python3.13/site-packages/cocotb/libs -L/home/blackbox/Documents/work/riscv/.venv/lib/python3.13/site-packages/cocotb/libs -lcocotbvpi_verilator --trace --trace-structs -I/home/blackbox/Documents/work/riscv/rtl /home/blackbox/Documents/work/riscv/rtl/adder.sv /home/blackbox/Documents/work/riscv/rtl/alu_decoder.sv /home/blackbox/Documents/work/riscv/rtl/alu.sv /home/blackbox/Documents/work/riscv/rtl/control_unit.sv /home/blackbox/Documents/work/riscv/rtl/data_mem.sv /home/blackbox/Documents/work/riscv/rtl/datapath.sv /home/blackbox/Documents/work/riscv/rtl/dflopr.sv /home/blackbox/Documents/work/riscv/rtl/instruction_mem.sv /home/blackbox/Documents/work/riscv/rtl/ls2.sv /home/blackbox/Documents/work/riscv/rtl/main_decoder.sv /home/blackbox/Documents/work/riscv/rtl/mips_core.sv /home/blackbox/Documents/work/riscv/rtl/mux2_1.sv /home/blackbox/Documents/work/riscv/rtl/regfile.sv /home/blackbox/Documents/work/riscv/rtl/signext.sv /home/blackbox/Documents/work/riscv/rtl/toplevel.sv /home/blackbox/Documents/work/riscv/.venv/lib/python3.13/site-packages/cocotb/share/lib/verilator/verilator.cpp"
S       143   188544  1768834281   921463404  1768834281   921463404 "/home/blackbox/Documents/work/riscv/rtl/adder.sv"
S       776   186402  1768825453   596608139  1768825453   596608139 "/home/blackbox/Documents/work/riscv/rtl/alu.sv"
S       717   202777  1768997774   795588813  1768997774   795588813 "/home/blackbox/Documents/work/riscv/rtl/alu_decoder.sv"
S       724   205279  1769021332   597730089  1769021332   597730089 "/home/blackbox/Documents/work/riscv/rtl/control_unit.sv"
S       442   196144  1769120247   466678885  1769120247   466678885 "/home/blackbox/Documents/work/riscv/rtl/data_mem.sv"
S      3165   211586  1769249390   261871395  1769249390   261871395 "/home/blackbox/Documents/work/riscv/rtl/datapath.sv"
S       298   194756  1769112467   962626756  1769112467   962626756 "/home/blackbox/Documents/work/riscv/rtl/dflopr.sv"
S       198   195675  1769117659   986355021  1769117659   986355021 "/home/blackbox/Documents/work/riscv/rtl/instruction_mem.sv"
S       221   189505  1768841471   533639700  1768841471   533639700 "/home/blackbox/Documents/work/riscv/rtl/ls2.sv"
S       795   203272  1769018514   465412984  1769018514   465412984 "/home/blackbox/Documents/work/riscv/rtl/main_decoder.sv"
S      1210   213145  1769249422   324488275  1769249422   324488275 "/home/blackbox/Documents/work/riscv/rtl/mips_core.sv"
S       197   162707  1768504676   582255274  1768504676   582255274 "/home/blackbox/Documents/work/riscv/rtl/mux2_1.sv"
S       848   194209  1768899487   453654993  1768899487   453654993 "/home/blackbox/Documents/work/riscv/rtl/regfile.sv"
S       268   189792  1768842590   716004975  1768842590   716004975 "/home/blackbox/Documents/work/riscv/rtl/signext.sv"
S       806   213793  1769118490   178061056  1769118490   178061056 "/home/blackbox/Documents/work/riscv/rtl/toplevel.sv"
S  10495144   697396  1768412700   430295343  1753401600           0 "/usr/bin/verilator_bin"
S      6525   697468  1768412700   448407504  1745773137           0 "/usr/share/verilator/include/verilated_std.sv"
S      2787   697469  1768412700   448407504  1745773137           0 "/usr/share/verilator/include/verilated_std_waiver.vlt"
T      5120   166202  1769249428   828873758  1769249428   828873758 "sim_build/Vtop.cpp"
T      3644   166201  1769249428   828807733  1769249428   828807733 "sim_build/Vtop.h"
T      2313   166214  1769249428   831361936  1769249428   831361936 "sim_build/Vtop.mk"
T      2801   203136  1769249428   828774246  1769249428   828774246 "sim_build/Vtop__ConstPool_0.cpp"
T       669   166200  1769249428   828715842  1769249428   828715842 "sim_build/Vtop__Dpi.cpp"
T       520   166199  1769249428   828703743  1769249428   828703743 "sim_build/Vtop__Dpi.h"
T     43058   166197  1769249428   828411589  1769249428   828411589 "sim_build/Vtop__Syms.cpp"
T      2682   166198  1769249428   828688929  1769249428   828688929 "sim_build/Vtop__Syms.h"
T       290   166211  1769249428   830919845  1769249428   830919845 "sim_build/Vtop__TraceDecls__0__Slow.cpp"
T     19470   166212  1769249428   831264873  1769249428   831264873 "sim_build/Vtop__Trace__0.cpp"
T     48770   166210  1769249428   830919845  1769249428   830919845 "sim_build/Vtop__Trace__0__Slow.cpp"
T     15822   166204  1769249428   829235337  1769249428   829235337 "sim_build/Vtop___024root.h"
T      3851   166208  1769249428   830049488  1769249428   830049488 "sim_build/Vtop___024root__DepSet_h84412442__0.cpp"
T       845   166206  1769249428   829431054  1769249428   829431054 "sim_build/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     68620   166209  1769249428   830469240  1769249428   830469240 "sim_build/Vtop___024root__DepSet_heccd7ead__0.cpp"
T     51295   166207  1769249428   829770160  1769249428   829770160 "sim_build/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T      2785   166205  1769249428   829375961  1769249428   829375961 "sim_build/Vtop___024root__Slow.cpp"
T       773   166203  1769249428   829097461  1769249428   829097461 "sim_build/Vtop__pch.h"
T      1558   166215  1769249428   831361936  1769249428   831361936 "sim_build/Vtop__ver.d"
T         0        0  1769249428   831361936  1769249428   831361936 "sim_build/Vtop__verFiles.dat"
T      1881   166213  1769249428   831325515  1769249428   831325515 "sim_build/Vtop_classes.mk"
