Version 3.2 HI-TECH Software Intermediate Code
"15397 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f8722.h
[v _TRISH4 `Vb ~T0 @X0 0 e@31948 ]
"10257
[v _ADCON0 `Vuc ~T0 @X0 0 e@4034 ]
"10172
[v _ADCON1 `Vuc ~T0 @X0 0 e@4033 ]
"10101
[v _ADCON2 `Vuc ~T0 @X0 0 e@4032 ]
"13547
[v _ADIE `Vb ~T0 @X0 0 e@31982 ]
"13549
[v _ADIF `Vb ~T0 @X0 0 e@31990 ]
"13116
[s S489 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S489 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE_GIEL GIE_GIEH ]
"13126
[s S490 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S490 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
"13136
[s S491 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S491 . . GIEL GIEH ]
"13115
[u S488 `S489 1 `S490 1 `S491 1 ]
[n S488 . . . . ]
"13142
[v _INTCONbits `VS488 ~T0 @X0 0 e@4082 ]
"12555
[v _T0CON `Vuc ~T0 @X0 0 e@4053 ]
"12631
[v _TMR0 `Vus ~T0 @X0 0 e@4054 ]
"15247
[v _TMR1IE `Vb ~T0 @X0 0 e@31976 ]
"11906
[v _T1CON `Vuc ~T0 @X0 0 e@4045 ]
"12018
[v _TMR1 `Vus ~T0 @X0 0 e@4046 ]
"15311
[v _TRISB6 `Vb ~T0 @X0 0 e@31902 ]
"15313
[v _TRISB7 `Vb ~T0 @X0 0 e@31903 ]
"15309
[v _TRISB5 `Vb ~T0 @X0 0 e@31901 ]
"15307
[v _TRISB4 `Vb ~T0 @X0 0 e@31900 ]
"15305
[v _TRISB3 `Vb ~T0 @X0 0 e@31899 ]
"15303
[v _TRISB2 `Vb ~T0 @X0 0 e@31898 ]
"15301
[v _TRISB1 `Vb ~T0 @X0 0 e@31897 ]
"15299
[v _TRISB0 `Vb ~T0 @X0 0 e@31896 ]
"2787
[v _PORTB `Vuc ~T0 @X0 0 e@3969 ]
"4589
[v _LATB `Vuc ~T0 @X0 0 e@3978 ]
"13023
[s S485 :7 `uc 1 :1 `uc 1 ]
[n S485 . . NOT_RBPU ]
"13027
[s S486 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S486 . RBIP INT3IP TMR0IP INTEDG3 INTEDG2 INTEDG1 INTEDG0 nRBPU ]
"13037
[s S487 :1 `uc 1 :1 `uc 1 :1 `uc 1 :4 `uc 1 :1 `uc 1 ]
[n S487 . . INT3P T0IP . RBPU ]
"13022
[u S484 `S485 1 `S486 1 `S487 1 ]
[n S484 . . . . ]
"13045
[v _INTCON2bits `VS484 ~T0 @X0 0 e@4081 ]
"15349
[v _TRISE1 `Vb ~T0 @X0 0 e@31921 ]
"7159
[v _TRISJ `Vuc ~T0 @X0 0 e@3994 ]
"5343
[v _LATJ `Vuc ~T0 @X0 0 e@3985 ]
"5231
[v _LATH `Vuc ~T0 @X0 0 e@3984 ]
"6937
[v _TRISH `Vuc ~T0 @X0 0 e@3993 ]
"26 LCD.h
[v _WriteCommandToLCD `(v ~T0 @X0 0 ef1`uc ]
"29
[v _WriteStringToLCD `(v ~T0 @X0 0 ef1`*Cuc ]
"14249 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f8722.h
[v _LATH3 `Vb ~T0 @X0 0 e@31875 ]
[v F5472 `(v ~T0 @X0 1 tf1`ul ]
"164 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18.h
[v __delay `JF5472 ~T0 @X0 0 e ]
[p i __delay ]
"14247 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f8722.h
[v _LATH2 `Vb ~T0 @X0 0 e@31874 ]
"14245
[v _LATH1 `Vb ~T0 @X0 0 e@31873 ]
"14243
[v _LATH0 `Vb ~T0 @X0 0 e@31872 ]
"27 LCD.h
[v _WriteDataToLCD `(v ~T0 @X0 0 ef1`uc ]
"14763 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f8722.h
[v _RBIE `Vb ~T0 @X0 0 e@32659 ]
"3418
[s S140 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S140 . RE0 RE1 RE2 RE3 RE4 RE5 RE6 RE7 ]
"3428
[s S141 :1 `uc 1 :1 `uc 1 :1 `uc 1 :4 `uc 1 :1 `uc 1 ]
[n S141 . RD WR CS . ECCP2 ]
"3435
[s S142 :1 `uc 1 ]
[n S142 . NOT_RD ]
"3438
[s S143 :1 `uc 1 :1 `uc 1 ]
[n S143 . . NOT_WR ]
"3442
[s S144 :2 `uc 1 :1 `uc 1 ]
[n S144 . . NOT_CS ]
"3446
[s S145 :1 `uc 1 :1 `uc 1 :1 `uc 1 :4 `uc 1 :1 `uc 1 ]
[n S145 . nRD nWR nCS . CCP2 ]
"3453
[s S146 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S146 . AD8 AD9 AD10 AD11 AD12 AD13 AD14 AD15 ]
"3463
[s S147 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S147 . P2D P2C P2B P3C P3B P1C P1B P2A ]
"3473
[s S148 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S148 . PD2 PC2 CCP10 CCP9E CCP8E CCP7E CCP6E CCP2E ]
"3483
[s S149 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S149 . RDE WRE PB2 PC3E PB3E PC1E PB1E PA2E ]
"3417
[u S139 `S140 1 `S141 1 `S142 1 `S143 1 `S144 1 `S145 1 `S146 1 `S147 1 `S148 1 `S149 1 ]
[n S139 . . . . . . . . . . . ]
"3494
[v _PORTEbits `VS139 ~T0 @X0 0 e@3972 ]
"30 LCD.h
[v _ClearLCDScreen `(v ~T0 @X0 0 ef ]
"14765 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f8722.h
[v _RBIF `Vb ~T0 @X0 0 e@32656 ]
"2793
[s S119 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S119 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"2803
[s S120 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S120 . INT0 INT1 INT2 INT3 KBI0 KBI1 KBI2 KBI3 ]
"2813
[s S121 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S121 . FLT0 . ECCP2 ]
"2818
[s S122 :3 `uc 1 :1 `uc 1 ]
[n S122 . . CCP2 ]
"2822
[s S123 :3 `uc 1 :1 `uc 1 ]
[n S123 . . P2A ]
"2826
[s S124 :3 `uc 1 :1 `uc 1 ]
[n S124 . . CCP2_PA2 ]
"2792
[u S118 `S119 1 `S120 1 `S121 1 `S122 1 `S123 1 `S124 1 ]
[n S118 . . . . . . . ]
"2831
[v _PORTBbits `VS118 ~T0 @X0 0 e@3969 ]
"15237
[v _TMR0IE `Vb ~T0 @X0 0 e@32661 ]
"15239
[v _TMR0IF `Vb ~T0 @X0 0 e@32658 ]
"10263
[s S378 :1 `uc 1 :1 `uc 1 ]
[n S378 . . GO_NOT_DONE ]
"10267
[s S379 :1 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S379 . ADON GO_nDONE CHS ]
"10272
[s S380 :1 `uc 1 :1 `uc 1 ]
[n S380 . . DONE ]
"10276
[s S381 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S381 . . GO_DONE CHS0 CHS1 CHS2 CHS3 ]
"10284
[s S382 :1 `uc 1 :1 `uc 1 ]
[n S382 . . GO ]
"10288
[s S383 :1 `uc 1 :1 `uc 1 ]
[n S383 . . NOT_DONE ]
"10292
[s S384 :1 `uc 1 :1 `uc 1 ]
[n S384 . . nDONE ]
"10296
[s S385 :1 `uc 1 :1 `uc 1 ]
[n S385 . . GODONE ]
"10262
[u S377 `S378 1 `S379 1 `S380 1 `S381 1 `S382 1 `S383 1 `S384 1 `S385 1 ]
[n S377 . . . . . . . . . ]
"10301
[v _ADCON0bits `VS377 ~T0 @X0 0 e@4034 ]
"15249
[v _TMR1IF `Vb ~T0 @X0 0 e@31984 ]
"10376
[v _ADRES `Vus ~T0 @X0 0 e@4035 ]
[p mainexit ]
"28 LCD.h
[v _InitLCD `(v ~T0 @X0 0 ef ]
"13583 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f8722.h
[v _ADON `Vb ~T0 @X0 0 e@32272 ]
"15243
[v _TMR0ON `Vb ~T0 @X0 0 e@32431 ]
"15253
[v _TMR1ON `Vb ~T0 @X0 0 e@32360 ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f8722.h: 50: extern volatile unsigned char SSP2CON2 @ 0xF62;
"52 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f8722.h
[; ;pic18f8722.h: 52: asm("SSP2CON2 equ 0F62h");
[; <" SSP2CON2 equ 0F62h ;# ">
[; ;pic18f8722.h: 55: typedef union {
[; ;pic18f8722.h: 56: struct {
[; ;pic18f8722.h: 57: unsigned SEN :1;
[; ;pic18f8722.h: 58: unsigned RSEN :1;
[; ;pic18f8722.h: 59: unsigned PEN :1;
[; ;pic18f8722.h: 60: unsigned RCEN :1;
[; ;pic18f8722.h: 61: unsigned ACKEN :1;
[; ;pic18f8722.h: 62: unsigned ACKDT :1;
[; ;pic18f8722.h: 63: unsigned ACKSTAT :1;
[; ;pic18f8722.h: 64: unsigned GCEN :1;
[; ;pic18f8722.h: 65: };
[; ;pic18f8722.h: 66: struct {
[; ;pic18f8722.h: 67: unsigned SEN2 :1;
[; ;pic18f8722.h: 68: unsigned RSEN2 :1;
[; ;pic18f8722.h: 69: unsigned PEN2 :1;
[; ;pic18f8722.h: 70: unsigned RCEN2 :1;
[; ;pic18f8722.h: 71: unsigned ACKEN2 :1;
[; ;pic18f8722.h: 72: unsigned ACKDT2 :1;
[; ;pic18f8722.h: 73: unsigned ACKSTAT2 :1;
[; ;pic18f8722.h: 74: unsigned GCEN2 :1;
[; ;pic18f8722.h: 75: };
[; ;pic18f8722.h: 76: struct {
[; ;pic18f8722.h: 77: unsigned :1;
[; ;pic18f8722.h: 78: unsigned ADMSK12 :1;
[; ;pic18f8722.h: 79: unsigned ADMSK22 :1;
[; ;pic18f8722.h: 80: unsigned ADMSK32 :1;
[; ;pic18f8722.h: 81: unsigned ADMSK42 :1;
[; ;pic18f8722.h: 82: unsigned ADMSK52 :1;
[; ;pic18f8722.h: 83: };
[; ;pic18f8722.h: 84: } SSP2CON2bits_t;
[; ;pic18f8722.h: 85: extern volatile SSP2CON2bits_t SSP2CON2bits @ 0xF62;
[; ;pic18f8722.h: 195: extern volatile unsigned char SSP2CON1 @ 0xF63;
"197
[; ;pic18f8722.h: 197: asm("SSP2CON1 equ 0F63h");
[; <" SSP2CON1 equ 0F63h ;# ">
[; ;pic18f8722.h: 200: typedef union {
[; ;pic18f8722.h: 201: struct {
[; ;pic18f8722.h: 202: unsigned SSPM :4;
[; ;pic18f8722.h: 203: unsigned CKP :1;
[; ;pic18f8722.h: 204: unsigned SSPEN :1;
[; ;pic18f8722.h: 205: unsigned SSPOV :1;
[; ;pic18f8722.h: 206: unsigned WCOL :1;
[; ;pic18f8722.h: 207: };
[; ;pic18f8722.h: 208: struct {
[; ;pic18f8722.h: 209: unsigned SSPM0 :1;
[; ;pic18f8722.h: 210: unsigned SSPM1 :1;
[; ;pic18f8722.h: 211: unsigned SSPM2 :1;
[; ;pic18f8722.h: 212: unsigned SSPM3 :1;
[; ;pic18f8722.h: 213: };
[; ;pic18f8722.h: 214: struct {
[; ;pic18f8722.h: 215: unsigned SSPM02 :1;
[; ;pic18f8722.h: 216: unsigned SSPM12 :1;
[; ;pic18f8722.h: 217: unsigned SSPM22 :1;
[; ;pic18f8722.h: 218: unsigned SSPM32 :1;
[; ;pic18f8722.h: 219: unsigned CKP2 :1;
[; ;pic18f8722.h: 220: unsigned SSPEN2 :1;
[; ;pic18f8722.h: 221: unsigned SSPOV2 :1;
[; ;pic18f8722.h: 222: unsigned WCOL2 :1;
[; ;pic18f8722.h: 223: };
[; ;pic18f8722.h: 224: } SSP2CON1bits_t;
[; ;pic18f8722.h: 225: extern volatile SSP2CON1bits_t SSP2CON1bits @ 0xF63;
[; ;pic18f8722.h: 315: extern volatile unsigned char SSP2STAT @ 0xF64;
"317
[; ;pic18f8722.h: 317: asm("SSP2STAT equ 0F64h");
[; <" SSP2STAT equ 0F64h ;# ">
[; ;pic18f8722.h: 320: typedef union {
[; ;pic18f8722.h: 321: struct {
[; ;pic18f8722.h: 322: unsigned :2;
[; ;pic18f8722.h: 323: unsigned R_NOT_W :1;
[; ;pic18f8722.h: 324: };
[; ;pic18f8722.h: 325: struct {
[; ;pic18f8722.h: 326: unsigned :5;
[; ;pic18f8722.h: 327: unsigned D_NOT_A :1;
[; ;pic18f8722.h: 328: };
[; ;pic18f8722.h: 329: struct {
[; ;pic18f8722.h: 330: unsigned BF :1;
[; ;pic18f8722.h: 331: unsigned UA :1;
[; ;pic18f8722.h: 332: unsigned R_nW :1;
[; ;pic18f8722.h: 333: unsigned S :1;
[; ;pic18f8722.h: 334: unsigned P :1;
[; ;pic18f8722.h: 335: unsigned D_nA :1;
[; ;pic18f8722.h: 336: unsigned CKE :1;
[; ;pic18f8722.h: 337: unsigned SMP :1;
[; ;pic18f8722.h: 338: };
[; ;pic18f8722.h: 339: struct {
[; ;pic18f8722.h: 340: unsigned :2;
[; ;pic18f8722.h: 341: unsigned R_W :1;
[; ;pic18f8722.h: 342: unsigned :2;
[; ;pic18f8722.h: 343: unsigned D_A :1;
[; ;pic18f8722.h: 344: };
[; ;pic18f8722.h: 345: struct {
[; ;pic18f8722.h: 346: unsigned :2;
[; ;pic18f8722.h: 347: unsigned I2C_READ :1;
[; ;pic18f8722.h: 348: unsigned I2C_START :1;
[; ;pic18f8722.h: 349: unsigned I2C_STOP :1;
[; ;pic18f8722.h: 350: unsigned I2C_DAT :1;
[; ;pic18f8722.h: 351: };
[; ;pic18f8722.h: 352: struct {
[; ;pic18f8722.h: 353: unsigned :2;
[; ;pic18f8722.h: 354: unsigned nW :1;
[; ;pic18f8722.h: 355: unsigned :2;
[; ;pic18f8722.h: 356: unsigned nA :1;
[; ;pic18f8722.h: 357: };
[; ;pic18f8722.h: 358: struct {
[; ;pic18f8722.h: 359: unsigned :2;
[; ;pic18f8722.h: 360: unsigned NOT_WRITE :1;
[; ;pic18f8722.h: 361: };
[; ;pic18f8722.h: 362: struct {
[; ;pic18f8722.h: 363: unsigned :5;
[; ;pic18f8722.h: 364: unsigned NOT_ADDRESS :1;
[; ;pic18f8722.h: 365: };
[; ;pic18f8722.h: 366: struct {
[; ;pic18f8722.h: 367: unsigned :2;
[; ;pic18f8722.h: 368: unsigned nWRITE :1;
[; ;pic18f8722.h: 369: unsigned :2;
[; ;pic18f8722.h: 370: unsigned nADDRESS :1;
[; ;pic18f8722.h: 371: };
[; ;pic18f8722.h: 372: struct {
[; ;pic18f8722.h: 373: unsigned :2;
[; ;pic18f8722.h: 374: unsigned READ_WRITE :1;
[; ;pic18f8722.h: 375: unsigned :2;
[; ;pic18f8722.h: 376: unsigned DATA_ADDRESS :1;
[; ;pic18f8722.h: 377: };
[; ;pic18f8722.h: 378: struct {
[; ;pic18f8722.h: 379: unsigned :2;
[; ;pic18f8722.h: 380: unsigned R :1;
[; ;pic18f8722.h: 381: unsigned :2;
[; ;pic18f8722.h: 382: unsigned D :1;
[; ;pic18f8722.h: 383: };
[; ;pic18f8722.h: 384: struct {
[; ;pic18f8722.h: 385: unsigned BF2 :1;
[; ;pic18f8722.h: 386: unsigned UA2 :1;
[; ;pic18f8722.h: 387: unsigned RW2 :1;
[; ;pic18f8722.h: 388: unsigned START2 :1;
[; ;pic18f8722.h: 389: unsigned STOP2 :1;
[; ;pic18f8722.h: 390: unsigned DA2 :1;
[; ;pic18f8722.h: 391: unsigned CKE2 :1;
[; ;pic18f8722.h: 392: unsigned SMP2 :1;
[; ;pic18f8722.h: 393: };
[; ;pic18f8722.h: 394: struct {
[; ;pic18f8722.h: 395: unsigned :2;
[; ;pic18f8722.h: 396: unsigned I2C_READ2 :1;
[; ;pic18f8722.h: 397: unsigned I2C_START2 :1;
[; ;pic18f8722.h: 398: unsigned I2C_STOP2 :1;
[; ;pic18f8722.h: 399: unsigned DATA_ADDRESS2 :1;
[; ;pic18f8722.h: 400: };
[; ;pic18f8722.h: 401: struct {
[; ;pic18f8722.h: 402: unsigned :2;
[; ;pic18f8722.h: 403: unsigned READ_WRITE2 :1;
[; ;pic18f8722.h: 404: unsigned S2 :1;
[; ;pic18f8722.h: 405: unsigned P2 :1;
[; ;pic18f8722.h: 406: unsigned D_A2 :1;
[; ;pic18f8722.h: 407: };
[; ;pic18f8722.h: 408: struct {
[; ;pic18f8722.h: 409: unsigned :5;
[; ;pic18f8722.h: 410: unsigned D_NOT_A2 :1;
[; ;pic18f8722.h: 411: };
[; ;pic18f8722.h: 412: struct {
[; ;pic18f8722.h: 413: unsigned :2;
[; ;pic18f8722.h: 414: unsigned R_W2 :1;
[; ;pic18f8722.h: 415: unsigned :2;
[; ;pic18f8722.h: 416: unsigned D_nA2 :1;
[; ;pic18f8722.h: 417: };
[; ;pic18f8722.h: 418: struct {
[; ;pic18f8722.h: 419: unsigned :2;
[; ;pic18f8722.h: 420: unsigned R_NOT_W2 :1;
[; ;pic18f8722.h: 421: };
[; ;pic18f8722.h: 422: struct {
[; ;pic18f8722.h: 423: unsigned :2;
[; ;pic18f8722.h: 424: unsigned R_nW2 :1;
[; ;pic18f8722.h: 425: unsigned :2;
[; ;pic18f8722.h: 426: unsigned I2C_DAT2 :1;
[; ;pic18f8722.h: 427: };
[; ;pic18f8722.h: 428: struct {
[; ;pic18f8722.h: 429: unsigned :2;
[; ;pic18f8722.h: 430: unsigned NOT_W2 :1;
[; ;pic18f8722.h: 431: };
[; ;pic18f8722.h: 432: struct {
[; ;pic18f8722.h: 433: unsigned :5;
[; ;pic18f8722.h: 434: unsigned NOT_A2 :1;
[; ;pic18f8722.h: 435: };
[; ;pic18f8722.h: 436: struct {
[; ;pic18f8722.h: 437: unsigned :2;
[; ;pic18f8722.h: 438: unsigned nW2 :1;
[; ;pic18f8722.h: 439: unsigned :2;
[; ;pic18f8722.h: 440: unsigned nA2 :1;
[; ;pic18f8722.h: 441: };
[; ;pic18f8722.h: 442: struct {
[; ;pic18f8722.h: 443: unsigned :2;
[; ;pic18f8722.h: 444: unsigned NOT_WRITE2 :1;
[; ;pic18f8722.h: 445: };
[; ;pic18f8722.h: 446: struct {
[; ;pic18f8722.h: 447: unsigned :5;
[; ;pic18f8722.h: 448: unsigned NOT_ADDRESS2 :1;
[; ;pic18f8722.h: 449: };
[; ;pic18f8722.h: 450: struct {
[; ;pic18f8722.h: 451: unsigned :2;
[; ;pic18f8722.h: 452: unsigned nWRITE2 :1;
[; ;pic18f8722.h: 453: unsigned :2;
[; ;pic18f8722.h: 454: unsigned nADDRESS2 :1;
[; ;pic18f8722.h: 455: };
[; ;pic18f8722.h: 456: } SSP2STATbits_t;
[; ;pic18f8722.h: 457: extern volatile SSP2STATbits_t SSP2STATbits @ 0xF64;
[; ;pic18f8722.h: 742: extern volatile unsigned char SSP2ADD @ 0xF65;
"744
[; ;pic18f8722.h: 744: asm("SSP2ADD equ 0F65h");
[; <" SSP2ADD equ 0F65h ;# ">
[; ;pic18f8722.h: 747: typedef union {
[; ;pic18f8722.h: 748: struct {
[; ;pic18f8722.h: 749: unsigned MSK02 :1;
[; ;pic18f8722.h: 750: unsigned MSK12 :1;
[; ;pic18f8722.h: 751: unsigned MSK22 :1;
[; ;pic18f8722.h: 752: unsigned MSK32 :1;
[; ;pic18f8722.h: 753: unsigned MSK42 :1;
[; ;pic18f8722.h: 754: unsigned MSK52 :1;
[; ;pic18f8722.h: 755: unsigned MSK62 :1;
[; ;pic18f8722.h: 756: unsigned MSK72 :1;
[; ;pic18f8722.h: 757: };
[; ;pic18f8722.h: 758: } SSP2ADDbits_t;
[; ;pic18f8722.h: 759: extern volatile SSP2ADDbits_t SSP2ADDbits @ 0xF65;
[; ;pic18f8722.h: 804: extern volatile unsigned char SSP2BUF @ 0xF66;
"806
[; ;pic18f8722.h: 806: asm("SSP2BUF equ 0F66h");
[; <" SSP2BUF equ 0F66h ;# ">
[; ;pic18f8722.h: 811: extern volatile unsigned char ECCP2DEL @ 0xF67;
"813
[; ;pic18f8722.h: 813: asm("ECCP2DEL equ 0F67h");
[; <" ECCP2DEL equ 0F67h ;# ">
[; ;pic18f8722.h: 816: typedef union {
[; ;pic18f8722.h: 817: struct {
[; ;pic18f8722.h: 818: unsigned P2DC :7;
[; ;pic18f8722.h: 819: unsigned P2RSEN :1;
[; ;pic18f8722.h: 820: };
[; ;pic18f8722.h: 821: struct {
[; ;pic18f8722.h: 822: unsigned P2DC0 :1;
[; ;pic18f8722.h: 823: unsigned P2DC1 :1;
[; ;pic18f8722.h: 824: unsigned P2DC2 :1;
[; ;pic18f8722.h: 825: unsigned P2DC3 :1;
[; ;pic18f8722.h: 826: unsigned P2DC4 :1;
[; ;pic18f8722.h: 827: unsigned P2DC5 :1;
[; ;pic18f8722.h: 828: unsigned P2DC6 :1;
[; ;pic18f8722.h: 829: };
[; ;pic18f8722.h: 830: struct {
[; ;pic18f8722.h: 831: unsigned PDC0 :1;
[; ;pic18f8722.h: 832: unsigned PDC1 :1;
[; ;pic18f8722.h: 833: unsigned PDC2 :1;
[; ;pic18f8722.h: 834: unsigned PDC3 :1;
[; ;pic18f8722.h: 835: unsigned PDC4 :1;
[; ;pic18f8722.h: 836: unsigned PDC5 :1;
[; ;pic18f8722.h: 837: unsigned PDC6 :1;
[; ;pic18f8722.h: 838: unsigned PRSEN :1;
[; ;pic18f8722.h: 839: };
[; ;pic18f8722.h: 840: } ECCP2DELbits_t;
[; ;pic18f8722.h: 841: extern volatile ECCP2DELbits_t ECCP2DELbits @ 0xF67;
[; ;pic18f8722.h: 931: extern volatile unsigned char ECCP2AS @ 0xF68;
"933
[; ;pic18f8722.h: 933: asm("ECCP2AS equ 0F68h");
[; <" ECCP2AS equ 0F68h ;# ">
[; ;pic18f8722.h: 936: typedef union {
[; ;pic18f8722.h: 937: struct {
[; ;pic18f8722.h: 938: unsigned PSS2BD :2;
[; ;pic18f8722.h: 939: unsigned PSS2AC :2;
[; ;pic18f8722.h: 940: unsigned ECCP2AS :3;
[; ;pic18f8722.h: 941: unsigned ECCP2ASE :1;
[; ;pic18f8722.h: 942: };
[; ;pic18f8722.h: 943: struct {
[; ;pic18f8722.h: 944: unsigned PSS2BD0 :1;
[; ;pic18f8722.h: 945: unsigned PSS2BD1 :1;
[; ;pic18f8722.h: 946: unsigned PSS2AC0 :1;
[; ;pic18f8722.h: 947: unsigned PSS2AC1 :1;
[; ;pic18f8722.h: 948: unsigned ECCP2AS0 :1;
[; ;pic18f8722.h: 949: unsigned ECCP2AS1 :1;
[; ;pic18f8722.h: 950: unsigned ECCP2AS2 :1;
[; ;pic18f8722.h: 951: };
[; ;pic18f8722.h: 952: struct {
[; ;pic18f8722.h: 953: unsigned PSSBD0 :1;
[; ;pic18f8722.h: 954: unsigned PSSBD1 :1;
[; ;pic18f8722.h: 955: unsigned PSSAC0 :1;
[; ;pic18f8722.h: 956: unsigned PSSAC1 :1;
[; ;pic18f8722.h: 957: unsigned ECCPAS0 :1;
[; ;pic18f8722.h: 958: unsigned ECCPAS1 :1;
[; ;pic18f8722.h: 959: unsigned ECCPAS2 :1;
[; ;pic18f8722.h: 960: unsigned ECCPASE :1;
[; ;pic18f8722.h: 961: };
[; ;pic18f8722.h: 962: } ECCP2ASbits_t;
[; ;pic18f8722.h: 963: extern volatile ECCP2ASbits_t ECCP2ASbits @ 0xF68;
[; ;pic18f8722.h: 1063: extern volatile unsigned char ECCP3DEL @ 0xF69;
"1065
[; ;pic18f8722.h: 1065: asm("ECCP3DEL equ 0F69h");
[; <" ECCP3DEL equ 0F69h ;# ">
[; ;pic18f8722.h: 1068: typedef union {
[; ;pic18f8722.h: 1069: struct {
[; ;pic18f8722.h: 1070: unsigned P3DC :7;
[; ;pic18f8722.h: 1071: unsigned P3RSEN :1;
[; ;pic18f8722.h: 1072: };
[; ;pic18f8722.h: 1073: struct {
[; ;pic18f8722.h: 1074: unsigned P3DC0 :1;
[; ;pic18f8722.h: 1075: unsigned P3DC1 :1;
[; ;pic18f8722.h: 1076: unsigned P3DC2 :1;
[; ;pic18f8722.h: 1077: unsigned P3DC3 :1;
[; ;pic18f8722.h: 1078: unsigned P3DC4 :1;
[; ;pic18f8722.h: 1079: unsigned P3DC5 :1;
[; ;pic18f8722.h: 1080: unsigned P3DC6 :1;
[; ;pic18f8722.h: 1081: };
[; ;pic18f8722.h: 1082: struct {
[; ;pic18f8722.h: 1083: unsigned PDC0 :1;
[; ;pic18f8722.h: 1084: unsigned PDC1 :1;
[; ;pic18f8722.h: 1085: unsigned PDC2 :1;
[; ;pic18f8722.h: 1086: unsigned PDC3 :1;
[; ;pic18f8722.h: 1087: unsigned PDC4 :1;
[; ;pic18f8722.h: 1088: unsigned PDC5 :1;
[; ;pic18f8722.h: 1089: unsigned PDC6 :1;
[; ;pic18f8722.h: 1090: unsigned PRSEN :1;
[; ;pic18f8722.h: 1091: };
[; ;pic18f8722.h: 1092: } ECCP3DELbits_t;
[; ;pic18f8722.h: 1093: extern volatile ECCP3DELbits_t ECCP3DELbits @ 0xF69;
[; ;pic18f8722.h: 1183: extern volatile unsigned char ECCP3AS @ 0xF6A;
"1185
[; ;pic18f8722.h: 1185: asm("ECCP3AS equ 0F6Ah");
[; <" ECCP3AS equ 0F6Ah ;# ">
[; ;pic18f8722.h: 1188: typedef union {
[; ;pic18f8722.h: 1189: struct {
[; ;pic18f8722.h: 1190: unsigned PSS3BD :2;
[; ;pic18f8722.h: 1191: unsigned PSS3AC :2;
[; ;pic18f8722.h: 1192: unsigned ECCP3AS :3;
[; ;pic18f8722.h: 1193: unsigned ECCP3ASE :1;
[; ;pic18f8722.h: 1194: };
[; ;pic18f8722.h: 1195: struct {
[; ;pic18f8722.h: 1196: unsigned PSS3BD0 :1;
[; ;pic18f8722.h: 1197: unsigned PSS3BD1 :1;
[; ;pic18f8722.h: 1198: unsigned PSS3AC0 :1;
[; ;pic18f8722.h: 1199: unsigned PSS3AC1 :1;
[; ;pic18f8722.h: 1200: unsigned ECCP3AS0 :1;
[; ;pic18f8722.h: 1201: unsigned ECCP3AS1 :1;
[; ;pic18f8722.h: 1202: unsigned ECCP3AS2 :1;
[; ;pic18f8722.h: 1203: };
[; ;pic18f8722.h: 1204: struct {
[; ;pic18f8722.h: 1205: unsigned PSSBD0 :1;
[; ;pic18f8722.h: 1206: unsigned PSSBD1 :1;
[; ;pic18f8722.h: 1207: unsigned PSSAC0 :1;
[; ;pic18f8722.h: 1208: unsigned PSSAC1 :1;
[; ;pic18f8722.h: 1209: unsigned ECCPAS0 :1;
[; ;pic18f8722.h: 1210: unsigned ECCPAS1 :1;
[; ;pic18f8722.h: 1211: unsigned ECCPAS2 :1;
[; ;pic18f8722.h: 1212: unsigned ECCPASE :1;
[; ;pic18f8722.h: 1213: };
[; ;pic18f8722.h: 1214: } ECCP3ASbits_t;
[; ;pic18f8722.h: 1215: extern volatile ECCP3ASbits_t ECCP3ASbits @ 0xF6A;
[; ;pic18f8722.h: 1315: extern volatile unsigned char RCSTA2 @ 0xF6B;
"1317
[; ;pic18f8722.h: 1317: asm("RCSTA2 equ 0F6Bh");
[; <" RCSTA2 equ 0F6Bh ;# ">
[; ;pic18f8722.h: 1320: typedef union {
[; ;pic18f8722.h: 1321: struct {
[; ;pic18f8722.h: 1322: unsigned RX9D :1;
[; ;pic18f8722.h: 1323: unsigned OERR :1;
[; ;pic18f8722.h: 1324: unsigned FERR :1;
[; ;pic18f8722.h: 1325: unsigned ADDEN :1;
[; ;pic18f8722.h: 1326: unsigned CREN :1;
[; ;pic18f8722.h: 1327: unsigned SREN :1;
[; ;pic18f8722.h: 1328: unsigned RX9 :1;
[; ;pic18f8722.h: 1329: unsigned SPEN :1;
[; ;pic18f8722.h: 1330: };
[; ;pic18f8722.h: 1331: struct {
[; ;pic18f8722.h: 1332: unsigned RCD8 :1;
[; ;pic18f8722.h: 1333: unsigned :5;
[; ;pic18f8722.h: 1334: unsigned RC9 :1;
[; ;pic18f8722.h: 1335: };
[; ;pic18f8722.h: 1336: struct {
[; ;pic18f8722.h: 1337: unsigned :6;
[; ;pic18f8722.h: 1338: unsigned NOT_RC8 :1;
[; ;pic18f8722.h: 1339: };
[; ;pic18f8722.h: 1340: struct {
[; ;pic18f8722.h: 1341: unsigned :6;
[; ;pic18f8722.h: 1342: unsigned nRC8 :1;
[; ;pic18f8722.h: 1343: };
[; ;pic18f8722.h: 1344: struct {
[; ;pic18f8722.h: 1345: unsigned :6;
[; ;pic18f8722.h: 1346: unsigned RC8_9 :1;
[; ;pic18f8722.h: 1347: };
[; ;pic18f8722.h: 1348: struct {
[; ;pic18f8722.h: 1349: unsigned RX9D2 :1;
[; ;pic18f8722.h: 1350: unsigned OERR2 :1;
[; ;pic18f8722.h: 1351: unsigned FERR2 :1;
[; ;pic18f8722.h: 1352: unsigned ADDEN2 :1;
[; ;pic18f8722.h: 1353: unsigned CREN2 :1;
[; ;pic18f8722.h: 1354: unsigned SREN2 :1;
[; ;pic18f8722.h: 1355: unsigned RX92 :1;
[; ;pic18f8722.h: 1356: unsigned SPEN2 :1;
[; ;pic18f8722.h: 1357: };
[; ;pic18f8722.h: 1358: struct {
[; ;pic18f8722.h: 1359: unsigned RCD82 :1;
[; ;pic18f8722.h: 1360: unsigned :5;
[; ;pic18f8722.h: 1361: unsigned RC8_92 :1;
[; ;pic18f8722.h: 1362: };
[; ;pic18f8722.h: 1363: struct {
[; ;pic18f8722.h: 1364: unsigned :6;
[; ;pic18f8722.h: 1365: unsigned RC92 :1;
[; ;pic18f8722.h: 1366: };
[; ;pic18f8722.h: 1367: } RCSTA2bits_t;
[; ;pic18f8722.h: 1368: extern volatile RCSTA2bits_t RCSTA2bits @ 0xF6B;
[; ;pic18f8722.h: 1493: extern volatile unsigned char TXSTA2 @ 0xF6C;
"1495
[; ;pic18f8722.h: 1495: asm("TXSTA2 equ 0F6Ch");
[; <" TXSTA2 equ 0F6Ch ;# ">
[; ;pic18f8722.h: 1498: typedef union {
[; ;pic18f8722.h: 1499: struct {
[; ;pic18f8722.h: 1500: unsigned TX9D :1;
[; ;pic18f8722.h: 1501: unsigned TRMT :1;
[; ;pic18f8722.h: 1502: unsigned BRGH :1;
[; ;pic18f8722.h: 1503: unsigned SENDB :1;
[; ;pic18f8722.h: 1504: unsigned SYNC :1;
[; ;pic18f8722.h: 1505: unsigned TXEN :1;
[; ;pic18f8722.h: 1506: unsigned TX9 :1;
[; ;pic18f8722.h: 1507: unsigned CSRC :1;
[; ;pic18f8722.h: 1508: };
[; ;pic18f8722.h: 1509: struct {
[; ;pic18f8722.h: 1510: unsigned TXD8 :1;
[; ;pic18f8722.h: 1511: unsigned :5;
[; ;pic18f8722.h: 1512: unsigned TX8_9 :1;
[; ;pic18f8722.h: 1513: };
[; ;pic18f8722.h: 1514: struct {
[; ;pic18f8722.h: 1515: unsigned :6;
[; ;pic18f8722.h: 1516: unsigned NOT_TX8 :1;
[; ;pic18f8722.h: 1517: };
[; ;pic18f8722.h: 1518: struct {
[; ;pic18f8722.h: 1519: unsigned :6;
[; ;pic18f8722.h: 1520: unsigned nTX8 :1;
[; ;pic18f8722.h: 1521: };
[; ;pic18f8722.h: 1522: struct {
[; ;pic18f8722.h: 1523: unsigned TX9D2 :1;
[; ;pic18f8722.h: 1524: unsigned TRMT2 :1;
[; ;pic18f8722.h: 1525: unsigned BRGH2 :1;
[; ;pic18f8722.h: 1526: unsigned SENDB2 :1;
[; ;pic18f8722.h: 1527: unsigned SYNC2 :1;
[; ;pic18f8722.h: 1528: unsigned TXEN2 :1;
[; ;pic18f8722.h: 1529: unsigned TX92 :1;
[; ;pic18f8722.h: 1530: unsigned CSRC2 :1;
[; ;pic18f8722.h: 1531: };
[; ;pic18f8722.h: 1532: struct {
[; ;pic18f8722.h: 1533: unsigned TXD82 :1;
[; ;pic18f8722.h: 1534: unsigned :5;
[; ;pic18f8722.h: 1535: unsigned TX8_92 :1;
[; ;pic18f8722.h: 1536: };
[; ;pic18f8722.h: 1537: } TXSTA2bits_t;
[; ;pic18f8722.h: 1538: extern volatile TXSTA2bits_t TXSTA2bits @ 0xF6C;
[; ;pic18f8722.h: 1653: extern volatile unsigned char TXREG2 @ 0xF6D;
"1655
[; ;pic18f8722.h: 1655: asm("TXREG2 equ 0F6Dh");
[; <" TXREG2 equ 0F6Dh ;# ">
[; ;pic18f8722.h: 1660: extern volatile unsigned char RCREG2 @ 0xF6E;
"1662
[; ;pic18f8722.h: 1662: asm("RCREG2 equ 0F6Eh");
[; <" RCREG2 equ 0F6Eh ;# ">
[; ;pic18f8722.h: 1667: extern volatile unsigned char SPBRG2 @ 0xF6F;
"1669
[; ;pic18f8722.h: 1669: asm("SPBRG2 equ 0F6Fh");
[; <" SPBRG2 equ 0F6Fh ;# ">
[; ;pic18f8722.h: 1674: extern volatile unsigned char CCP5CON @ 0xF70;
"1676
[; ;pic18f8722.h: 1676: asm("CCP5CON equ 0F70h");
[; <" CCP5CON equ 0F70h ;# ">
[; ;pic18f8722.h: 1679: typedef union {
[; ;pic18f8722.h: 1680: struct {
[; ;pic18f8722.h: 1681: unsigned CCP5M :4;
[; ;pic18f8722.h: 1682: unsigned DC5B :2;
[; ;pic18f8722.h: 1683: };
[; ;pic18f8722.h: 1684: struct {
[; ;pic18f8722.h: 1685: unsigned CCP5M0 :1;
[; ;pic18f8722.h: 1686: unsigned CCP5M1 :1;
[; ;pic18f8722.h: 1687: unsigned CCP5M2 :1;
[; ;pic18f8722.h: 1688: unsigned CCP5M3 :1;
[; ;pic18f8722.h: 1689: unsigned DCCP5Y :1;
[; ;pic18f8722.h: 1690: unsigned DCCP5X :1;
[; ;pic18f8722.h: 1691: };
[; ;pic18f8722.h: 1692: struct {
[; ;pic18f8722.h: 1693: unsigned :4;
[; ;pic18f8722.h: 1694: unsigned DC5B0 :1;
[; ;pic18f8722.h: 1695: unsigned DC5B1 :1;
[; ;pic18f8722.h: 1696: };
[; ;pic18f8722.h: 1697: } CCP5CONbits_t;
[; ;pic18f8722.h: 1698: extern volatile CCP5CONbits_t CCP5CONbits @ 0xF70;
[; ;pic18f8722.h: 1753: extern volatile unsigned short CCPR5 @ 0xF71;
"1755
[; ;pic18f8722.h: 1755: asm("CCPR5 equ 0F71h");
[; <" CCPR5 equ 0F71h ;# ">
[; ;pic18f8722.h: 1760: extern volatile unsigned char CCPR5L @ 0xF71;
"1762
[; ;pic18f8722.h: 1762: asm("CCPR5L equ 0F71h");
[; <" CCPR5L equ 0F71h ;# ">
[; ;pic18f8722.h: 1767: extern volatile unsigned char CCPR5H @ 0xF72;
"1769
[; ;pic18f8722.h: 1769: asm("CCPR5H equ 0F72h");
[; <" CCPR5H equ 0F72h ;# ">
[; ;pic18f8722.h: 1774: extern volatile unsigned char CCP4CON @ 0xF73;
"1776
[; ;pic18f8722.h: 1776: asm("CCP4CON equ 0F73h");
[; <" CCP4CON equ 0F73h ;# ">
[; ;pic18f8722.h: 1779: typedef union {
[; ;pic18f8722.h: 1780: struct {
[; ;pic18f8722.h: 1781: unsigned CCP4M :4;
[; ;pic18f8722.h: 1782: unsigned DC4B :2;
[; ;pic18f8722.h: 1783: };
[; ;pic18f8722.h: 1784: struct {
[; ;pic18f8722.h: 1785: unsigned CCP4M0 :1;
[; ;pic18f8722.h: 1786: unsigned CCP4M1 :1;
[; ;pic18f8722.h: 1787: unsigned CCP4M2 :1;
[; ;pic18f8722.h: 1788: unsigned CCP4M3 :1;
[; ;pic18f8722.h: 1789: unsigned DCCP4Y :1;
[; ;pic18f8722.h: 1790: unsigned DCCP4X :1;
[; ;pic18f8722.h: 1791: };
[; ;pic18f8722.h: 1792: struct {
[; ;pic18f8722.h: 1793: unsigned :4;
[; ;pic18f8722.h: 1794: unsigned DC4B0 :1;
[; ;pic18f8722.h: 1795: unsigned DC4B1 :1;
[; ;pic18f8722.h: 1796: };
[; ;pic18f8722.h: 1797: } CCP4CONbits_t;
[; ;pic18f8722.h: 1798: extern volatile CCP4CONbits_t CCP4CONbits @ 0xF73;
[; ;pic18f8722.h: 1853: extern volatile unsigned short CCPR4 @ 0xF74;
"1855
[; ;pic18f8722.h: 1855: asm("CCPR4 equ 0F74h");
[; <" CCPR4 equ 0F74h ;# ">
[; ;pic18f8722.h: 1860: extern volatile unsigned char CCPR4L @ 0xF74;
"1862
[; ;pic18f8722.h: 1862: asm("CCPR4L equ 0F74h");
[; <" CCPR4L equ 0F74h ;# ">
[; ;pic18f8722.h: 1867: extern volatile unsigned char CCPR4H @ 0xF75;
"1869
[; ;pic18f8722.h: 1869: asm("CCPR4H equ 0F75h");
[; <" CCPR4H equ 0F75h ;# ">
[; ;pic18f8722.h: 1874: extern volatile unsigned char T4CON @ 0xF76;
"1876
[; ;pic18f8722.h: 1876: asm("T4CON equ 0F76h");
[; <" T4CON equ 0F76h ;# ">
[; ;pic18f8722.h: 1879: typedef union {
[; ;pic18f8722.h: 1880: struct {
[; ;pic18f8722.h: 1881: unsigned T4CKPS :2;
[; ;pic18f8722.h: 1882: unsigned TMR4ON :1;
[; ;pic18f8722.h: 1883: unsigned TOUTPS :4;
[; ;pic18f8722.h: 1884: };
[; ;pic18f8722.h: 1885: struct {
[; ;pic18f8722.h: 1886: unsigned T4CKPS0 :1;
[; ;pic18f8722.h: 1887: unsigned T4CKPS1 :1;
[; ;pic18f8722.h: 1888: unsigned :1;
[; ;pic18f8722.h: 1889: unsigned T4OUTPS0 :1;
[; ;pic18f8722.h: 1890: unsigned T4OUTPS1 :1;
[; ;pic18f8722.h: 1891: unsigned T4OUTPS2 :1;
[; ;pic18f8722.h: 1892: unsigned T4OUTPS3 :1;
[; ;pic18f8722.h: 1893: };
[; ;pic18f8722.h: 1894: } T4CONbits_t;
[; ;pic18f8722.h: 1895: extern volatile T4CONbits_t T4CONbits @ 0xF76;
[; ;pic18f8722.h: 1945: extern volatile unsigned char PR4 @ 0xF77;
"1947
[; ;pic18f8722.h: 1947: asm("PR4 equ 0F77h");
[; <" PR4 equ 0F77h ;# ">
[; ;pic18f8722.h: 1952: extern volatile unsigned char TMR4 @ 0xF78;
"1954
[; ;pic18f8722.h: 1954: asm("TMR4 equ 0F78h");
[; <" TMR4 equ 0F78h ;# ">
[; ;pic18f8722.h: 1959: extern volatile unsigned char ECCP1DEL @ 0xF79;
"1961
[; ;pic18f8722.h: 1961: asm("ECCP1DEL equ 0F79h");
[; <" ECCP1DEL equ 0F79h ;# ">
[; ;pic18f8722.h: 1964: typedef union {
[; ;pic18f8722.h: 1965: struct {
[; ;pic18f8722.h: 1966: unsigned P1DC :7;
[; ;pic18f8722.h: 1967: unsigned P1RSEN :1;
[; ;pic18f8722.h: 1968: };
[; ;pic18f8722.h: 1969: struct {
[; ;pic18f8722.h: 1970: unsigned P1DC0 :1;
[; ;pic18f8722.h: 1971: unsigned P1DC1 :1;
[; ;pic18f8722.h: 1972: unsigned P1DC2 :1;
[; ;pic18f8722.h: 1973: unsigned P1DC3 :1;
[; ;pic18f8722.h: 1974: unsigned P1DC4 :1;
[; ;pic18f8722.h: 1975: unsigned P1DC5 :1;
[; ;pic18f8722.h: 1976: unsigned P1DC6 :1;
[; ;pic18f8722.h: 1977: };
[; ;pic18f8722.h: 1978: struct {
[; ;pic18f8722.h: 1979: unsigned PDC0 :1;
[; ;pic18f8722.h: 1980: unsigned PDC1 :1;
[; ;pic18f8722.h: 1981: unsigned PDC2 :1;
[; ;pic18f8722.h: 1982: unsigned PDC3 :1;
[; ;pic18f8722.h: 1983: unsigned PDC4 :1;
[; ;pic18f8722.h: 1984: unsigned PDC5 :1;
[; ;pic18f8722.h: 1985: unsigned PDC6 :1;
[; ;pic18f8722.h: 1986: unsigned PRSEN :1;
[; ;pic18f8722.h: 1987: };
[; ;pic18f8722.h: 1988: } ECCP1DELbits_t;
[; ;pic18f8722.h: 1989: extern volatile ECCP1DELbits_t ECCP1DELbits @ 0xF79;
[; ;pic18f8722.h: 2079: extern volatile unsigned char BAUDCON2 @ 0xF7C;
"2081
[; ;pic18f8722.h: 2081: asm("BAUDCON2 equ 0F7Ch");
[; <" BAUDCON2 equ 0F7Ch ;# ">
[; ;pic18f8722.h: 2084: typedef union {
[; ;pic18f8722.h: 2085: struct {
[; ;pic18f8722.h: 2086: unsigned ABDEN :1;
[; ;pic18f8722.h: 2087: unsigned WUE :1;
[; ;pic18f8722.h: 2088: unsigned :1;
[; ;pic18f8722.h: 2089: unsigned BRG16 :1;
[; ;pic18f8722.h: 2090: unsigned SCKP :1;
[; ;pic18f8722.h: 2091: unsigned :1;
[; ;pic18f8722.h: 2092: unsigned RCIDL :1;
[; ;pic18f8722.h: 2093: unsigned ABDOVF :1;
[; ;pic18f8722.h: 2094: };
[; ;pic18f8722.h: 2095: struct {
[; ;pic18f8722.h: 2096: unsigned :6;
[; ;pic18f8722.h: 2097: unsigned RCMT :1;
[; ;pic18f8722.h: 2098: };
[; ;pic18f8722.h: 2099: struct {
[; ;pic18f8722.h: 2100: unsigned ABDEN2 :1;
[; ;pic18f8722.h: 2101: unsigned WUE2 :1;
[; ;pic18f8722.h: 2102: unsigned :1;
[; ;pic18f8722.h: 2103: unsigned BRG162 :1;
[; ;pic18f8722.h: 2104: unsigned SCKP2 :1;
[; ;pic18f8722.h: 2105: unsigned :1;
[; ;pic18f8722.h: 2106: unsigned RCIDL2 :1;
[; ;pic18f8722.h: 2107: unsigned ABDOVF2 :1;
[; ;pic18f8722.h: 2108: };
[; ;pic18f8722.h: 2109: struct {
[; ;pic18f8722.h: 2110: unsigned :4;
[; ;pic18f8722.h: 2111: unsigned TXCKP2 :1;
[; ;pic18f8722.h: 2112: unsigned :1;
[; ;pic18f8722.h: 2113: unsigned RCMT2 :1;
[; ;pic18f8722.h: 2114: };
[; ;pic18f8722.h: 2115: } BAUDCON2bits_t;
[; ;pic18f8722.h: 2116: extern volatile BAUDCON2bits_t BAUDCON2bits @ 0xF7C;
[; ;pic18f8722.h: 2196: extern volatile unsigned char SPBRGH2 @ 0xF7D;
"2198
[; ;pic18f8722.h: 2198: asm("SPBRGH2 equ 0F7Dh");
[; <" SPBRGH2 equ 0F7Dh ;# ">
[; ;pic18f8722.h: 2203: extern volatile unsigned char BAUDCON1 @ 0xF7E;
"2205
[; ;pic18f8722.h: 2205: asm("BAUDCON1 equ 0F7Eh");
[; <" BAUDCON1 equ 0F7Eh ;# ">
[; ;pic18f8722.h: 2208: extern volatile unsigned char BAUDCON @ 0xF7E;
"2210
[; ;pic18f8722.h: 2210: asm("BAUDCON equ 0F7Eh");
[; <" BAUDCON equ 0F7Eh ;# ">
[; ;pic18f8722.h: 2212: extern volatile unsigned char BAUDCTL @ 0xF7E;
"2214
[; ;pic18f8722.h: 2214: asm("BAUDCTL equ 0F7Eh");
[; <" BAUDCTL equ 0F7Eh ;# ">
[; ;pic18f8722.h: 2217: typedef union {
[; ;pic18f8722.h: 2218: struct {
[; ;pic18f8722.h: 2219: unsigned ABDEN :1;
[; ;pic18f8722.h: 2220: unsigned WUE :1;
[; ;pic18f8722.h: 2221: unsigned :1;
[; ;pic18f8722.h: 2222: unsigned BRG16 :1;
[; ;pic18f8722.h: 2223: unsigned SCKP :1;
[; ;pic18f8722.h: 2224: unsigned :1;
[; ;pic18f8722.h: 2225: unsigned RCIDL :1;
[; ;pic18f8722.h: 2226: unsigned ABDOVF :1;
[; ;pic18f8722.h: 2227: };
[; ;pic18f8722.h: 2228: struct {
[; ;pic18f8722.h: 2229: unsigned :6;
[; ;pic18f8722.h: 2230: unsigned RCMT :1;
[; ;pic18f8722.h: 2231: };
[; ;pic18f8722.h: 2232: struct {
[; ;pic18f8722.h: 2233: unsigned ABDEN1 :1;
[; ;pic18f8722.h: 2234: unsigned WUE1 :1;
[; ;pic18f8722.h: 2235: unsigned :1;
[; ;pic18f8722.h: 2236: unsigned BRG161 :1;
[; ;pic18f8722.h: 2237: unsigned SCKP1 :1;
[; ;pic18f8722.h: 2238: unsigned :1;
[; ;pic18f8722.h: 2239: unsigned RCIDL1 :1;
[; ;pic18f8722.h: 2240: unsigned ABDOVF1 :1;
[; ;pic18f8722.h: 2241: };
[; ;pic18f8722.h: 2242: struct {
[; ;pic18f8722.h: 2243: unsigned :4;
[; ;pic18f8722.h: 2244: unsigned CKTXP :1;
[; ;pic18f8722.h: 2245: unsigned :1;
[; ;pic18f8722.h: 2246: unsigned RCMT1 :1;
[; ;pic18f8722.h: 2247: };
[; ;pic18f8722.h: 2248: struct {
[; ;pic18f8722.h: 2249: unsigned :4;
[; ;pic18f8722.h: 2250: unsigned TXCKP :1;
[; ;pic18f8722.h: 2251: };
[; ;pic18f8722.h: 2252: struct {
[; ;pic18f8722.h: 2253: unsigned :4;
[; ;pic18f8722.h: 2254: unsigned TXCKP1 :1;
[; ;pic18f8722.h: 2255: };
[; ;pic18f8722.h: 2256: struct {
[; ;pic18f8722.h: 2257: unsigned :1;
[; ;pic18f8722.h: 2258: unsigned W4E :1;
[; ;pic18f8722.h: 2259: };
[; ;pic18f8722.h: 2260: } BAUDCON1bits_t;
[; ;pic18f8722.h: 2261: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0xF7E;
[; ;pic18f8722.h: 2354: typedef union {
[; ;pic18f8722.h: 2355: struct {
[; ;pic18f8722.h: 2356: unsigned ABDEN :1;
[; ;pic18f8722.h: 2357: unsigned WUE :1;
[; ;pic18f8722.h: 2358: unsigned :1;
[; ;pic18f8722.h: 2359: unsigned BRG16 :1;
[; ;pic18f8722.h: 2360: unsigned SCKP :1;
[; ;pic18f8722.h: 2361: unsigned :1;
[; ;pic18f8722.h: 2362: unsigned RCIDL :1;
[; ;pic18f8722.h: 2363: unsigned ABDOVF :1;
[; ;pic18f8722.h: 2364: };
[; ;pic18f8722.h: 2365: struct {
[; ;pic18f8722.h: 2366: unsigned :6;
[; ;pic18f8722.h: 2367: unsigned RCMT :1;
[; ;pic18f8722.h: 2368: };
[; ;pic18f8722.h: 2369: struct {
[; ;pic18f8722.h: 2370: unsigned ABDEN1 :1;
[; ;pic18f8722.h: 2371: unsigned WUE1 :1;
[; ;pic18f8722.h: 2372: unsigned :1;
[; ;pic18f8722.h: 2373: unsigned BRG161 :1;
[; ;pic18f8722.h: 2374: unsigned SCKP1 :1;
[; ;pic18f8722.h: 2375: unsigned :1;
[; ;pic18f8722.h: 2376: unsigned RCIDL1 :1;
[; ;pic18f8722.h: 2377: unsigned ABDOVF1 :1;
[; ;pic18f8722.h: 2378: };
[; ;pic18f8722.h: 2379: struct {
[; ;pic18f8722.h: 2380: unsigned :4;
[; ;pic18f8722.h: 2381: unsigned CKTXP :1;
[; ;pic18f8722.h: 2382: unsigned :1;
[; ;pic18f8722.h: 2383: unsigned RCMT1 :1;
[; ;pic18f8722.h: 2384: };
[; ;pic18f8722.h: 2385: struct {
[; ;pic18f8722.h: 2386: unsigned :4;
[; ;pic18f8722.h: 2387: unsigned TXCKP :1;
[; ;pic18f8722.h: 2388: };
[; ;pic18f8722.h: 2389: struct {
[; ;pic18f8722.h: 2390: unsigned :4;
[; ;pic18f8722.h: 2391: unsigned TXCKP1 :1;
[; ;pic18f8722.h: 2392: };
[; ;pic18f8722.h: 2393: struct {
[; ;pic18f8722.h: 2394: unsigned :1;
[; ;pic18f8722.h: 2395: unsigned W4E :1;
[; ;pic18f8722.h: 2396: };
[; ;pic18f8722.h: 2397: } BAUDCONbits_t;
[; ;pic18f8722.h: 2398: extern volatile BAUDCONbits_t BAUDCONbits @ 0xF7E;
[; ;pic18f8722.h: 2490: typedef union {
[; ;pic18f8722.h: 2491: struct {
[; ;pic18f8722.h: 2492: unsigned ABDEN :1;
[; ;pic18f8722.h: 2493: unsigned WUE :1;
[; ;pic18f8722.h: 2494: unsigned :1;
[; ;pic18f8722.h: 2495: unsigned BRG16 :1;
[; ;pic18f8722.h: 2496: unsigned SCKP :1;
[; ;pic18f8722.h: 2497: unsigned :1;
[; ;pic18f8722.h: 2498: unsigned RCIDL :1;
[; ;pic18f8722.h: 2499: unsigned ABDOVF :1;
[; ;pic18f8722.h: 2500: };
[; ;pic18f8722.h: 2501: struct {
[; ;pic18f8722.h: 2502: unsigned :6;
[; ;pic18f8722.h: 2503: unsigned RCMT :1;
[; ;pic18f8722.h: 2504: };
[; ;pic18f8722.h: 2505: struct {
[; ;pic18f8722.h: 2506: unsigned ABDEN1 :1;
[; ;pic18f8722.h: 2507: unsigned WUE1 :1;
[; ;pic18f8722.h: 2508: unsigned :1;
[; ;pic18f8722.h: 2509: unsigned BRG161 :1;
[; ;pic18f8722.h: 2510: unsigned SCKP1 :1;
[; ;pic18f8722.h: 2511: unsigned :1;
[; ;pic18f8722.h: 2512: unsigned RCIDL1 :1;
[; ;pic18f8722.h: 2513: unsigned ABDOVF1 :1;
[; ;pic18f8722.h: 2514: };
[; ;pic18f8722.h: 2515: struct {
[; ;pic18f8722.h: 2516: unsigned :4;
[; ;pic18f8722.h: 2517: unsigned CKTXP :1;
[; ;pic18f8722.h: 2518: unsigned :1;
[; ;pic18f8722.h: 2519: unsigned RCMT1 :1;
[; ;pic18f8722.h: 2520: };
[; ;pic18f8722.h: 2521: struct {
[; ;pic18f8722.h: 2522: unsigned :4;
[; ;pic18f8722.h: 2523: unsigned TXCKP :1;
[; ;pic18f8722.h: 2524: };
[; ;pic18f8722.h: 2525: struct {
[; ;pic18f8722.h: 2526: unsigned :4;
[; ;pic18f8722.h: 2527: unsigned TXCKP1 :1;
[; ;pic18f8722.h: 2528: };
[; ;pic18f8722.h: 2529: struct {
[; ;pic18f8722.h: 2530: unsigned :1;
[; ;pic18f8722.h: 2531: unsigned W4E :1;
[; ;pic18f8722.h: 2532: };
[; ;pic18f8722.h: 2533: } BAUDCTLbits_t;
[; ;pic18f8722.h: 2534: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xF7E;
[; ;pic18f8722.h: 2629: extern volatile unsigned char SPBRGH1 @ 0xF7F;
"2631
[; ;pic18f8722.h: 2631: asm("SPBRGH1 equ 0F7Fh");
[; <" SPBRGH1 equ 0F7Fh ;# ">
[; ;pic18f8722.h: 2634: extern volatile unsigned char SPBRGH @ 0xF7F;
"2636
[; ;pic18f8722.h: 2636: asm("SPBRGH equ 0F7Fh");
[; <" SPBRGH equ 0F7Fh ;# ">
[; ;pic18f8722.h: 2641: extern volatile unsigned char PORTA @ 0xF80;
"2643
[; ;pic18f8722.h: 2643: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f8722.h: 2646: typedef union {
[; ;pic18f8722.h: 2647: struct {
[; ;pic18f8722.h: 2648: unsigned RA0 :1;
[; ;pic18f8722.h: 2649: unsigned RA1 :1;
[; ;pic18f8722.h: 2650: unsigned RA2 :1;
[; ;pic18f8722.h: 2651: unsigned RA3 :1;
[; ;pic18f8722.h: 2652: unsigned RA4 :1;
[; ;pic18f8722.h: 2653: unsigned RA5 :1;
[; ;pic18f8722.h: 2654: unsigned RA6 :1;
[; ;pic18f8722.h: 2655: unsigned RA7 :1;
[; ;pic18f8722.h: 2656: };
[; ;pic18f8722.h: 2657: struct {
[; ;pic18f8722.h: 2658: unsigned :2;
[; ;pic18f8722.h: 2659: unsigned VREFM :1;
[; ;pic18f8722.h: 2660: unsigned VREFP :1;
[; ;pic18f8722.h: 2661: unsigned T0CKI :1;
[; ;pic18f8722.h: 2662: unsigned LVDIN :1;
[; ;pic18f8722.h: 2663: };
[; ;pic18f8722.h: 2664: struct {
[; ;pic18f8722.h: 2665: unsigned AN0 :1;
[; ;pic18f8722.h: 2666: unsigned AN1 :1;
[; ;pic18f8722.h: 2667: unsigned AN2 :1;
[; ;pic18f8722.h: 2668: unsigned AN3 :1;
[; ;pic18f8722.h: 2669: unsigned :1;
[; ;pic18f8722.h: 2670: unsigned AN4 :1;
[; ;pic18f8722.h: 2671: };
[; ;pic18f8722.h: 2672: struct {
[; ;pic18f8722.h: 2673: unsigned :5;
[; ;pic18f8722.h: 2674: unsigned HLVDIN :1;
[; ;pic18f8722.h: 2675: };
[; ;pic18f8722.h: 2676: struct {
[; ;pic18f8722.h: 2677: unsigned ULPWUIN :1;
[; ;pic18f8722.h: 2678: unsigned :6;
[; ;pic18f8722.h: 2679: unsigned RJPU :1;
[; ;pic18f8722.h: 2680: };
[; ;pic18f8722.h: 2681: } PORTAbits_t;
[; ;pic18f8722.h: 2682: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f8722.h: 2787: extern volatile unsigned char PORTB @ 0xF81;
"2789
[; ;pic18f8722.h: 2789: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f8722.h: 2792: typedef union {
[; ;pic18f8722.h: 2793: struct {
[; ;pic18f8722.h: 2794: unsigned RB0 :1;
[; ;pic18f8722.h: 2795: unsigned RB1 :1;
[; ;pic18f8722.h: 2796: unsigned RB2 :1;
[; ;pic18f8722.h: 2797: unsigned RB3 :1;
[; ;pic18f8722.h: 2798: unsigned RB4 :1;
[; ;pic18f8722.h: 2799: unsigned RB5 :1;
[; ;pic18f8722.h: 2800: unsigned RB6 :1;
[; ;pic18f8722.h: 2801: unsigned RB7 :1;
[; ;pic18f8722.h: 2802: };
[; ;pic18f8722.h: 2803: struct {
[; ;pic18f8722.h: 2804: unsigned INT0 :1;
[; ;pic18f8722.h: 2805: unsigned INT1 :1;
[; ;pic18f8722.h: 2806: unsigned INT2 :1;
[; ;pic18f8722.h: 2807: unsigned INT3 :1;
[; ;pic18f8722.h: 2808: unsigned KBI0 :1;
[; ;pic18f8722.h: 2809: unsigned KBI1 :1;
[; ;pic18f8722.h: 2810: unsigned KBI2 :1;
[; ;pic18f8722.h: 2811: unsigned KBI3 :1;
[; ;pic18f8722.h: 2812: };
[; ;pic18f8722.h: 2813: struct {
[; ;pic18f8722.h: 2814: unsigned FLT0 :1;
[; ;pic18f8722.h: 2815: unsigned :2;
[; ;pic18f8722.h: 2816: unsigned ECCP2 :1;
[; ;pic18f8722.h: 2817: };
[; ;pic18f8722.h: 2818: struct {
[; ;pic18f8722.h: 2819: unsigned :3;
[; ;pic18f8722.h: 2820: unsigned CCP2 :1;
[; ;pic18f8722.h: 2821: };
[; ;pic18f8722.h: 2822: struct {
[; ;pic18f8722.h: 2823: unsigned :3;
[; ;pic18f8722.h: 2824: unsigned P2A :1;
[; ;pic18f8722.h: 2825: };
[; ;pic18f8722.h: 2826: struct {
[; ;pic18f8722.h: 2827: unsigned :3;
[; ;pic18f8722.h: 2828: unsigned CCP2_PA2 :1;
[; ;pic18f8722.h: 2829: };
[; ;pic18f8722.h: 2830: } PORTBbits_t;
[; ;pic18f8722.h: 2831: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f8722.h: 2941: extern volatile unsigned char PORTC @ 0xF82;
"2943
[; ;pic18f8722.h: 2943: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f8722.h: 2946: typedef union {
[; ;pic18f8722.h: 2947: struct {
[; ;pic18f8722.h: 2948: unsigned RC0 :1;
[; ;pic18f8722.h: 2949: unsigned RC1 :1;
[; ;pic18f8722.h: 2950: unsigned RC2 :1;
[; ;pic18f8722.h: 2951: unsigned RC3 :1;
[; ;pic18f8722.h: 2952: unsigned RC4 :1;
[; ;pic18f8722.h: 2953: unsigned RC5 :1;
[; ;pic18f8722.h: 2954: unsigned RC6 :1;
[; ;pic18f8722.h: 2955: unsigned RC7 :1;
[; ;pic18f8722.h: 2956: };
[; ;pic18f8722.h: 2957: struct {
[; ;pic18f8722.h: 2958: unsigned T1OSO :1;
[; ;pic18f8722.h: 2959: unsigned T1OSI :1;
[; ;pic18f8722.h: 2960: unsigned ECCP1 :1;
[; ;pic18f8722.h: 2961: unsigned SCK :1;
[; ;pic18f8722.h: 2962: unsigned SDI :1;
[; ;pic18f8722.h: 2963: unsigned SDO :1;
[; ;pic18f8722.h: 2964: unsigned TX :1;
[; ;pic18f8722.h: 2965: unsigned RX :1;
[; ;pic18f8722.h: 2966: };
[; ;pic18f8722.h: 2967: struct {
[; ;pic18f8722.h: 2968: unsigned T13CKI :1;
[; ;pic18f8722.h: 2969: unsigned ECCP2 :1;
[; ;pic18f8722.h: 2970: unsigned :1;
[; ;pic18f8722.h: 2971: unsigned SCL :1;
[; ;pic18f8722.h: 2972: unsigned SDA :1;
[; ;pic18f8722.h: 2973: unsigned :1;
[; ;pic18f8722.h: 2974: unsigned CK :1;
[; ;pic18f8722.h: 2975: unsigned DT :1;
[; ;pic18f8722.h: 2976: };
[; ;pic18f8722.h: 2977: struct {
[; ;pic18f8722.h: 2978: unsigned :1;
[; ;pic18f8722.h: 2979: unsigned CCP2 :1;
[; ;pic18f8722.h: 2980: unsigned CCP1 :1;
[; ;pic18f8722.h: 2981: unsigned SCL1 :1;
[; ;pic18f8722.h: 2982: unsigned SDA1 :1;
[; ;pic18f8722.h: 2983: unsigned :1;
[; ;pic18f8722.h: 2984: unsigned CK1 :1;
[; ;pic18f8722.h: 2985: unsigned DT1 :1;
[; ;pic18f8722.h: 2986: };
[; ;pic18f8722.h: 2987: struct {
[; ;pic18f8722.h: 2988: unsigned :1;
[; ;pic18f8722.h: 2989: unsigned P2A :1;
[; ;pic18f8722.h: 2990: unsigned P1A :1;
[; ;pic18f8722.h: 2991: unsigned SCK1 :1;
[; ;pic18f8722.h: 2992: unsigned SDI1 :1;
[; ;pic18f8722.h: 2993: unsigned SDO1 :1;
[; ;pic18f8722.h: 2994: unsigned TX1 :1;
[; ;pic18f8722.h: 2995: unsigned RX1 :1;
[; ;pic18f8722.h: 2996: };
[; ;pic18f8722.h: 2997: struct {
[; ;pic18f8722.h: 2998: unsigned :1;
[; ;pic18f8722.h: 2999: unsigned PA2 :1;
[; ;pic18f8722.h: 3000: unsigned PA1 :1;
[; ;pic18f8722.h: 3001: };
[; ;pic18f8722.h: 3002: } PORTCbits_t;
[; ;pic18f8722.h: 3003: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f8722.h: 3193: extern volatile unsigned char PORTD @ 0xF83;
"3195
[; ;pic18f8722.h: 3195: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f8722.h: 3198: typedef union {
[; ;pic18f8722.h: 3199: struct {
[; ;pic18f8722.h: 3200: unsigned RD0 :1;
[; ;pic18f8722.h: 3201: unsigned RD1 :1;
[; ;pic18f8722.h: 3202: unsigned RD2 :1;
[; ;pic18f8722.h: 3203: unsigned RD3 :1;
[; ;pic18f8722.h: 3204: unsigned RD4 :1;
[; ;pic18f8722.h: 3205: unsigned RD5 :1;
[; ;pic18f8722.h: 3206: unsigned RD6 :1;
[; ;pic18f8722.h: 3207: unsigned RD7 :1;
[; ;pic18f8722.h: 3208: };
[; ;pic18f8722.h: 3209: struct {
[; ;pic18f8722.h: 3210: unsigned PSP0 :1;
[; ;pic18f8722.h: 3211: unsigned PSP1 :1;
[; ;pic18f8722.h: 3212: unsigned PSP2 :1;
[; ;pic18f8722.h: 3213: unsigned PSP3 :1;
[; ;pic18f8722.h: 3214: unsigned PSP4 :1;
[; ;pic18f8722.h: 3215: unsigned PSP5 :1;
[; ;pic18f8722.h: 3216: unsigned PSP6 :1;
[; ;pic18f8722.h: 3217: unsigned PSP7 :1;
[; ;pic18f8722.h: 3218: };
[; ;pic18f8722.h: 3219: struct {
[; ;pic18f8722.h: 3220: unsigned AD0 :1;
[; ;pic18f8722.h: 3221: unsigned AD1 :1;
[; ;pic18f8722.h: 3222: unsigned AD2 :1;
[; ;pic18f8722.h: 3223: unsigned AD3 :1;
[; ;pic18f8722.h: 3224: unsigned AD4 :1;
[; ;pic18f8722.h: 3225: unsigned AD5 :1;
[; ;pic18f8722.h: 3226: unsigned AD6 :1;
[; ;pic18f8722.h: 3227: unsigned AD7 :1;
[; ;pic18f8722.h: 3228: };
[; ;pic18f8722.h: 3229: struct {
[; ;pic18f8722.h: 3230: unsigned :5;
[; ;pic18f8722.h: 3231: unsigned SDA2 :1;
[; ;pic18f8722.h: 3232: unsigned SCL2 :1;
[; ;pic18f8722.h: 3233: unsigned SS2 :1;
[; ;pic18f8722.h: 3234: };
[; ;pic18f8722.h: 3235: struct {
[; ;pic18f8722.h: 3236: unsigned :7;
[; ;pic18f8722.h: 3237: unsigned NOT_SS2 :1;
[; ;pic18f8722.h: 3238: };
[; ;pic18f8722.h: 3239: struct {
[; ;pic18f8722.h: 3240: unsigned :4;
[; ;pic18f8722.h: 3241: unsigned SDO2 :1;
[; ;pic18f8722.h: 3242: unsigned SDI2 :1;
[; ;pic18f8722.h: 3243: unsigned SCK2 :1;
[; ;pic18f8722.h: 3244: unsigned nSS2 :1;
[; ;pic18f8722.h: 3245: };
[; ;pic18f8722.h: 3246: } PORTDbits_t;
[; ;pic18f8722.h: 3247: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f8722.h: 3412: extern volatile unsigned char PORTE @ 0xF84;
"3414
[; ;pic18f8722.h: 3414: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f8722.h: 3417: typedef union {
[; ;pic18f8722.h: 3418: struct {
[; ;pic18f8722.h: 3419: unsigned RE0 :1;
[; ;pic18f8722.h: 3420: unsigned RE1 :1;
[; ;pic18f8722.h: 3421: unsigned RE2 :1;
[; ;pic18f8722.h: 3422: unsigned RE3 :1;
[; ;pic18f8722.h: 3423: unsigned RE4 :1;
[; ;pic18f8722.h: 3424: unsigned RE5 :1;
[; ;pic18f8722.h: 3425: unsigned RE6 :1;
[; ;pic18f8722.h: 3426: unsigned RE7 :1;
[; ;pic18f8722.h: 3427: };
[; ;pic18f8722.h: 3428: struct {
[; ;pic18f8722.h: 3429: unsigned RD :1;
[; ;pic18f8722.h: 3430: unsigned WR :1;
[; ;pic18f8722.h: 3431: unsigned CS :1;
[; ;pic18f8722.h: 3432: unsigned :4;
[; ;pic18f8722.h: 3433: unsigned ECCP2 :1;
[; ;pic18f8722.h: 3434: };
[; ;pic18f8722.h: 3435: struct {
[; ;pic18f8722.h: 3436: unsigned NOT_RD :1;
[; ;pic18f8722.h: 3437: };
[; ;pic18f8722.h: 3438: struct {
[; ;pic18f8722.h: 3439: unsigned :1;
[; ;pic18f8722.h: 3440: unsigned NOT_WR :1;
[; ;pic18f8722.h: 3441: };
[; ;pic18f8722.h: 3442: struct {
[; ;pic18f8722.h: 3443: unsigned :2;
[; ;pic18f8722.h: 3444: unsigned NOT_CS :1;
[; ;pic18f8722.h: 3445: };
[; ;pic18f8722.h: 3446: struct {
[; ;pic18f8722.h: 3447: unsigned nRD :1;
[; ;pic18f8722.h: 3448: unsigned nWR :1;
[; ;pic18f8722.h: 3449: unsigned nCS :1;
[; ;pic18f8722.h: 3450: unsigned :4;
[; ;pic18f8722.h: 3451: unsigned CCP2 :1;
[; ;pic18f8722.h: 3452: };
[; ;pic18f8722.h: 3453: struct {
[; ;pic18f8722.h: 3454: unsigned AD8 :1;
[; ;pic18f8722.h: 3455: unsigned AD9 :1;
[; ;pic18f8722.h: 3456: unsigned AD10 :1;
[; ;pic18f8722.h: 3457: unsigned AD11 :1;
[; ;pic18f8722.h: 3458: unsigned AD12 :1;
[; ;pic18f8722.h: 3459: unsigned AD13 :1;
[; ;pic18f8722.h: 3460: unsigned AD14 :1;
[; ;pic18f8722.h: 3461: unsigned AD15 :1;
[; ;pic18f8722.h: 3462: };
[; ;pic18f8722.h: 3463: struct {
[; ;pic18f8722.h: 3464: unsigned P2D :1;
[; ;pic18f8722.h: 3465: unsigned P2C :1;
[; ;pic18f8722.h: 3466: unsigned P2B :1;
[; ;pic18f8722.h: 3467: unsigned P3C :1;
[; ;pic18f8722.h: 3468: unsigned P3B :1;
[; ;pic18f8722.h: 3469: unsigned P1C :1;
[; ;pic18f8722.h: 3470: unsigned P1B :1;
[; ;pic18f8722.h: 3471: unsigned P2A :1;
[; ;pic18f8722.h: 3472: };
[; ;pic18f8722.h: 3473: struct {
[; ;pic18f8722.h: 3474: unsigned PD2 :1;
[; ;pic18f8722.h: 3475: unsigned PC2 :1;
[; ;pic18f8722.h: 3476: unsigned CCP10 :1;
[; ;pic18f8722.h: 3477: unsigned CCP9E :1;
[; ;pic18f8722.h: 3478: unsigned CCP8E :1;
[; ;pic18f8722.h: 3479: unsigned CCP7E :1;
[; ;pic18f8722.h: 3480: unsigned CCP6E :1;
[; ;pic18f8722.h: 3481: unsigned CCP2E :1;
[; ;pic18f8722.h: 3482: };
[; ;pic18f8722.h: 3483: struct {
[; ;pic18f8722.h: 3484: unsigned RDE :1;
[; ;pic18f8722.h: 3485: unsigned WRE :1;
[; ;pic18f8722.h: 3486: unsigned PB2 :1;
[; ;pic18f8722.h: 3487: unsigned PC3E :1;
[; ;pic18f8722.h: 3488: unsigned PB3E :1;
[; ;pic18f8722.h: 3489: unsigned PC1E :1;
[; ;pic18f8722.h: 3490: unsigned PB1E :1;
[; ;pic18f8722.h: 3491: unsigned PA2E :1;
[; ;pic18f8722.h: 3492: };
[; ;pic18f8722.h: 3493: } PORTEbits_t;
[; ;pic18f8722.h: 3494: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f8722.h: 3754: extern volatile unsigned char PORTF @ 0xF85;
"3756
[; ;pic18f8722.h: 3756: asm("PORTF equ 0F85h");
[; <" PORTF equ 0F85h ;# ">
[; ;pic18f8722.h: 3759: typedef union {
[; ;pic18f8722.h: 3760: struct {
[; ;pic18f8722.h: 3761: unsigned RF0 :1;
[; ;pic18f8722.h: 3762: unsigned RF1 :1;
[; ;pic18f8722.h: 3763: unsigned RF2 :1;
[; ;pic18f8722.h: 3764: unsigned RF3 :1;
[; ;pic18f8722.h: 3765: unsigned RF4 :1;
[; ;pic18f8722.h: 3766: unsigned RF5 :1;
[; ;pic18f8722.h: 3767: unsigned RF6 :1;
[; ;pic18f8722.h: 3768: unsigned RF7 :1;
[; ;pic18f8722.h: 3769: };
[; ;pic18f8722.h: 3770: struct {
[; ;pic18f8722.h: 3771: unsigned AN5 :1;
[; ;pic18f8722.h: 3772: unsigned AN6 :1;
[; ;pic18f8722.h: 3773: unsigned AN7 :1;
[; ;pic18f8722.h: 3774: unsigned AN8 :1;
[; ;pic18f8722.h: 3775: unsigned AN9 :1;
[; ;pic18f8722.h: 3776: unsigned AN10 :1;
[; ;pic18f8722.h: 3777: unsigned AN11 :1;
[; ;pic18f8722.h: 3778: unsigned SS1 :1;
[; ;pic18f8722.h: 3779: };
[; ;pic18f8722.h: 3780: struct {
[; ;pic18f8722.h: 3781: unsigned :7;
[; ;pic18f8722.h: 3782: unsigned NOT_SS1 :1;
[; ;pic18f8722.h: 3783: };
[; ;pic18f8722.h: 3784: struct {
[; ;pic18f8722.h: 3785: unsigned :1;
[; ;pic18f8722.h: 3786: unsigned C2OUT :1;
[; ;pic18f8722.h: 3787: unsigned C1OUT :1;
[; ;pic18f8722.h: 3788: unsigned :2;
[; ;pic18f8722.h: 3789: unsigned CVREF :1;
[; ;pic18f8722.h: 3790: unsigned :1;
[; ;pic18f8722.h: 3791: unsigned nSS1 :1;
[; ;pic18f8722.h: 3792: };
[; ;pic18f8722.h: 3793: struct {
[; ;pic18f8722.h: 3794: unsigned :1;
[; ;pic18f8722.h: 3795: unsigned C2OUTF :1;
[; ;pic18f8722.h: 3796: unsigned C1OUTF :1;
[; ;pic18f8722.h: 3797: };
[; ;pic18f8722.h: 3798: } PORTFbits_t;
[; ;pic18f8722.h: 3799: extern volatile PORTFbits_t PORTFbits @ 0xF85;
[; ;pic18f8722.h: 3919: extern volatile unsigned char PORTG @ 0xF86;
"3921
[; ;pic18f8722.h: 3921: asm("PORTG equ 0F86h");
[; <" PORTG equ 0F86h ;# ">
[; ;pic18f8722.h: 3924: typedef union {
[; ;pic18f8722.h: 3925: struct {
[; ;pic18f8722.h: 3926: unsigned RG0 :1;
[; ;pic18f8722.h: 3927: unsigned RG1 :1;
[; ;pic18f8722.h: 3928: unsigned RG2 :1;
[; ;pic18f8722.h: 3929: unsigned RG3 :1;
[; ;pic18f8722.h: 3930: unsigned RG4 :1;
[; ;pic18f8722.h: 3931: unsigned RG5 :1;
[; ;pic18f8722.h: 3932: };
[; ;pic18f8722.h: 3933: struct {
[; ;pic18f8722.h: 3934: unsigned ECCP3 :1;
[; ;pic18f8722.h: 3935: unsigned TX2 :1;
[; ;pic18f8722.h: 3936: unsigned RX2 :1;
[; ;pic18f8722.h: 3937: unsigned CCP4 :1;
[; ;pic18f8722.h: 3938: unsigned CCP5 :1;
[; ;pic18f8722.h: 3939: unsigned MCLR :1;
[; ;pic18f8722.h: 3940: };
[; ;pic18f8722.h: 3941: struct {
[; ;pic18f8722.h: 3942: unsigned :5;
[; ;pic18f8722.h: 3943: unsigned NOT_MCLR :1;
[; ;pic18f8722.h: 3944: };
[; ;pic18f8722.h: 3945: struct {
[; ;pic18f8722.h: 3946: unsigned P3A :1;
[; ;pic18f8722.h: 3947: unsigned CK2 :1;
[; ;pic18f8722.h: 3948: unsigned DT2 :1;
[; ;pic18f8722.h: 3949: unsigned P3D :1;
[; ;pic18f8722.h: 3950: unsigned P1D :1;
[; ;pic18f8722.h: 3951: unsigned nMCLR :1;
[; ;pic18f8722.h: 3952: };
[; ;pic18f8722.h: 3953: struct {
[; ;pic18f8722.h: 3954: unsigned CCP3 :1;
[; ;pic18f8722.h: 3955: };
[; ;pic18f8722.h: 3956: struct {
[; ;pic18f8722.h: 3957: unsigned :1;
[; ;pic18f8722.h: 3958: unsigned C3OUTG :1;
[; ;pic18f8722.h: 3959: unsigned :3;
[; ;pic18f8722.h: 3960: unsigned RJPU :1;
[; ;pic18f8722.h: 3961: };
[; ;pic18f8722.h: 3962: } PORTGbits_t;
[; ;pic18f8722.h: 3963: extern volatile PORTGbits_t PORTGbits @ 0xF86;
[; ;pic18f8722.h: 4078: extern volatile unsigned char PORTH @ 0xF87;
"4080
[; ;pic18f8722.h: 4080: asm("PORTH equ 0F87h");
[; <" PORTH equ 0F87h ;# ">
[; ;pic18f8722.h: 4083: typedef union {
[; ;pic18f8722.h: 4084: struct {
[; ;pic18f8722.h: 4085: unsigned RH0 :1;
[; ;pic18f8722.h: 4086: unsigned RH1 :1;
[; ;pic18f8722.h: 4087: unsigned RH2 :1;
[; ;pic18f8722.h: 4088: unsigned RH3 :1;
[; ;pic18f8722.h: 4089: unsigned RH4 :1;
[; ;pic18f8722.h: 4090: unsigned RH5 :1;
[; ;pic18f8722.h: 4091: unsigned RH6 :1;
[; ;pic18f8722.h: 4092: unsigned RH7 :1;
[; ;pic18f8722.h: 4093: };
[; ;pic18f8722.h: 4094: struct {
[; ;pic18f8722.h: 4095: unsigned A16 :1;
[; ;pic18f8722.h: 4096: unsigned A17 :1;
[; ;pic18f8722.h: 4097: unsigned A18 :1;
[; ;pic18f8722.h: 4098: unsigned A19 :1;
[; ;pic18f8722.h: 4099: unsigned AN12 :1;
[; ;pic18f8722.h: 4100: unsigned AN13 :1;
[; ;pic18f8722.h: 4101: unsigned AN14 :1;
[; ;pic18f8722.h: 4102: unsigned AN15 :1;
[; ;pic18f8722.h: 4103: };
[; ;pic18f8722.h: 4104: struct {
[; ;pic18f8722.h: 4105: unsigned :4;
[; ;pic18f8722.h: 4106: unsigned P3C :1;
[; ;pic18f8722.h: 4107: unsigned P3B :1;
[; ;pic18f8722.h: 4108: unsigned P1C :1;
[; ;pic18f8722.h: 4109: unsigned P1B :1;
[; ;pic18f8722.h: 4110: };
[; ;pic18f8722.h: 4111: struct {
[; ;pic18f8722.h: 4112: unsigned :4;
[; ;pic18f8722.h: 4113: unsigned CCP9 :1;
[; ;pic18f8722.h: 4114: unsigned CCP8 :1;
[; ;pic18f8722.h: 4115: unsigned CCP7 :1;
[; ;pic18f8722.h: 4116: unsigned CCP6 :1;
[; ;pic18f8722.h: 4117: };
[; ;pic18f8722.h: 4118: struct {
[; ;pic18f8722.h: 4119: unsigned :4;
[; ;pic18f8722.h: 4120: unsigned PC3 :1;
[; ;pic18f8722.h: 4121: unsigned PB3 :1;
[; ;pic18f8722.h: 4122: unsigned PC1 :1;
[; ;pic18f8722.h: 4123: unsigned PB1 :1;
[; ;pic18f8722.h: 4124: };
[; ;pic18f8722.h: 4125: } PORTHbits_t;
[; ;pic18f8722.h: 4126: extern volatile PORTHbits_t PORTHbits @ 0xF87;
[; ;pic18f8722.h: 4271: extern volatile unsigned char PORTJ @ 0xF88;
"4273
[; ;pic18f8722.h: 4273: asm("PORTJ equ 0F88h");
[; <" PORTJ equ 0F88h ;# ">
[; ;pic18f8722.h: 4276: typedef union {
[; ;pic18f8722.h: 4277: struct {
[; ;pic18f8722.h: 4278: unsigned RJ0 :1;
[; ;pic18f8722.h: 4279: unsigned RJ1 :1;
[; ;pic18f8722.h: 4280: unsigned RJ2 :1;
[; ;pic18f8722.h: 4281: unsigned RJ3 :1;
[; ;pic18f8722.h: 4282: unsigned RJ4 :1;
[; ;pic18f8722.h: 4283: unsigned RJ5 :1;
[; ;pic18f8722.h: 4284: unsigned RJ6 :1;
[; ;pic18f8722.h: 4285: unsigned RJ7 :1;
[; ;pic18f8722.h: 4286: };
[; ;pic18f8722.h: 4287: struct {
[; ;pic18f8722.h: 4288: unsigned ALE :1;
[; ;pic18f8722.h: 4289: unsigned OE :1;
[; ;pic18f8722.h: 4290: unsigned WRL :1;
[; ;pic18f8722.h: 4291: unsigned WRH :1;
[; ;pic18f8722.h: 4292: unsigned BA0 :1;
[; ;pic18f8722.h: 4293: unsigned CE :1;
[; ;pic18f8722.h: 4294: unsigned LB :1;
[; ;pic18f8722.h: 4295: unsigned UB :1;
[; ;pic18f8722.h: 4296: };
[; ;pic18f8722.h: 4297: struct {
[; ;pic18f8722.h: 4298: unsigned :1;
[; ;pic18f8722.h: 4299: unsigned NOT_OE :1;
[; ;pic18f8722.h: 4300: };
[; ;pic18f8722.h: 4301: struct {
[; ;pic18f8722.h: 4302: unsigned :2;
[; ;pic18f8722.h: 4303: unsigned NOT_WRL :1;
[; ;pic18f8722.h: 4304: };
[; ;pic18f8722.h: 4305: struct {
[; ;pic18f8722.h: 4306: unsigned :3;
[; ;pic18f8722.h: 4307: unsigned NOT_WRH :1;
[; ;pic18f8722.h: 4308: };
[; ;pic18f8722.h: 4309: struct {
[; ;pic18f8722.h: 4310: unsigned :5;
[; ;pic18f8722.h: 4311: unsigned NOT_CE :1;
[; ;pic18f8722.h: 4312: };
[; ;pic18f8722.h: 4313: struct {
[; ;pic18f8722.h: 4314: unsigned :6;
[; ;pic18f8722.h: 4315: unsigned NOT_LB :1;
[; ;pic18f8722.h: 4316: };
[; ;pic18f8722.h: 4317: struct {
[; ;pic18f8722.h: 4318: unsigned :7;
[; ;pic18f8722.h: 4319: unsigned NOT_UB :1;
[; ;pic18f8722.h: 4320: };
[; ;pic18f8722.h: 4321: struct {
[; ;pic18f8722.h: 4322: unsigned :1;
[; ;pic18f8722.h: 4323: unsigned nOE :1;
[; ;pic18f8722.h: 4324: unsigned nWRL :1;
[; ;pic18f8722.h: 4325: unsigned nWRH :1;
[; ;pic18f8722.h: 4326: unsigned :1;
[; ;pic18f8722.h: 4327: unsigned nCE :1;
[; ;pic18f8722.h: 4328: unsigned nLB :1;
[; ;pic18f8722.h: 4329: unsigned nUB :1;
[; ;pic18f8722.h: 4330: };
[; ;pic18f8722.h: 4331: } PORTJbits_t;
[; ;pic18f8722.h: 4332: extern volatile PORTJbits_t PORTJbits @ 0xF88;
[; ;pic18f8722.h: 4477: extern volatile unsigned char LATA @ 0xF89;
"4479
[; ;pic18f8722.h: 4479: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f8722.h: 4482: typedef union {
[; ;pic18f8722.h: 4483: struct {
[; ;pic18f8722.h: 4484: unsigned LATA0 :1;
[; ;pic18f8722.h: 4485: unsigned LATA1 :1;
[; ;pic18f8722.h: 4486: unsigned LATA2 :1;
[; ;pic18f8722.h: 4487: unsigned LATA3 :1;
[; ;pic18f8722.h: 4488: unsigned LATA4 :1;
[; ;pic18f8722.h: 4489: unsigned LATA5 :1;
[; ;pic18f8722.h: 4490: unsigned LATA6 :1;
[; ;pic18f8722.h: 4491: unsigned LATA7 :1;
[; ;pic18f8722.h: 4492: };
[; ;pic18f8722.h: 4493: struct {
[; ;pic18f8722.h: 4494: unsigned LA0 :1;
[; ;pic18f8722.h: 4495: unsigned LA1 :1;
[; ;pic18f8722.h: 4496: unsigned LA2 :1;
[; ;pic18f8722.h: 4497: unsigned LA3 :1;
[; ;pic18f8722.h: 4498: unsigned LA4 :1;
[; ;pic18f8722.h: 4499: unsigned LA5 :1;
[; ;pic18f8722.h: 4500: unsigned LA6 :1;
[; ;pic18f8722.h: 4501: unsigned LA7 :1;
[; ;pic18f8722.h: 4502: };
[; ;pic18f8722.h: 4503: } LATAbits_t;
[; ;pic18f8722.h: 4504: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f8722.h: 4589: extern volatile unsigned char LATB @ 0xF8A;
"4591
[; ;pic18f8722.h: 4591: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f8722.h: 4594: typedef union {
[; ;pic18f8722.h: 4595: struct {
[; ;pic18f8722.h: 4596: unsigned LATB0 :1;
[; ;pic18f8722.h: 4597: unsigned LATB1 :1;
[; ;pic18f8722.h: 4598: unsigned LATB2 :1;
[; ;pic18f8722.h: 4599: unsigned LATB3 :1;
[; ;pic18f8722.h: 4600: unsigned LATB4 :1;
[; ;pic18f8722.h: 4601: unsigned LATB5 :1;
[; ;pic18f8722.h: 4602: unsigned LATB6 :1;
[; ;pic18f8722.h: 4603: unsigned LATB7 :1;
[; ;pic18f8722.h: 4604: };
[; ;pic18f8722.h: 4605: struct {
[; ;pic18f8722.h: 4606: unsigned LB0 :1;
[; ;pic18f8722.h: 4607: unsigned LB1 :1;
[; ;pic18f8722.h: 4608: unsigned LB2 :1;
[; ;pic18f8722.h: 4609: unsigned LB3 :1;
[; ;pic18f8722.h: 4610: unsigned LB4 :1;
[; ;pic18f8722.h: 4611: unsigned LB5 :1;
[; ;pic18f8722.h: 4612: unsigned LB6 :1;
[; ;pic18f8722.h: 4613: unsigned LB7 :1;
[; ;pic18f8722.h: 4614: };
[; ;pic18f8722.h: 4615: } LATBbits_t;
[; ;pic18f8722.h: 4616: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f8722.h: 4701: extern volatile unsigned char LATC @ 0xF8B;
"4703
[; ;pic18f8722.h: 4703: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f8722.h: 4706: typedef union {
[; ;pic18f8722.h: 4707: struct {
[; ;pic18f8722.h: 4708: unsigned LATC0 :1;
[; ;pic18f8722.h: 4709: unsigned LATC1 :1;
[; ;pic18f8722.h: 4710: unsigned LATC2 :1;
[; ;pic18f8722.h: 4711: unsigned LATC3 :1;
[; ;pic18f8722.h: 4712: unsigned LATC4 :1;
[; ;pic18f8722.h: 4713: unsigned LATC5 :1;
[; ;pic18f8722.h: 4714: unsigned LATC6 :1;
[; ;pic18f8722.h: 4715: unsigned LATC7 :1;
[; ;pic18f8722.h: 4716: };
[; ;pic18f8722.h: 4717: struct {
[; ;pic18f8722.h: 4718: unsigned LC0 :1;
[; ;pic18f8722.h: 4719: unsigned LC1 :1;
[; ;pic18f8722.h: 4720: unsigned LC2 :1;
[; ;pic18f8722.h: 4721: unsigned LC3 :1;
[; ;pic18f8722.h: 4722: unsigned LC4 :1;
[; ;pic18f8722.h: 4723: unsigned LC5 :1;
[; ;pic18f8722.h: 4724: unsigned LC6 :1;
[; ;pic18f8722.h: 4725: unsigned LC7 :1;
[; ;pic18f8722.h: 4726: };
[; ;pic18f8722.h: 4727: } LATCbits_t;
[; ;pic18f8722.h: 4728: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f8722.h: 4813: extern volatile unsigned char LATD @ 0xF8C;
"4815
[; ;pic18f8722.h: 4815: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f8722.h: 4818: typedef union {
[; ;pic18f8722.h: 4819: struct {
[; ;pic18f8722.h: 4820: unsigned LATD0 :1;
[; ;pic18f8722.h: 4821: unsigned LATD1 :1;
[; ;pic18f8722.h: 4822: unsigned LATD2 :1;
[; ;pic18f8722.h: 4823: unsigned LATD3 :1;
[; ;pic18f8722.h: 4824: unsigned LATD4 :1;
[; ;pic18f8722.h: 4825: unsigned LATD5 :1;
[; ;pic18f8722.h: 4826: unsigned LATD6 :1;
[; ;pic18f8722.h: 4827: unsigned LATD7 :1;
[; ;pic18f8722.h: 4828: };
[; ;pic18f8722.h: 4829: struct {
[; ;pic18f8722.h: 4830: unsigned LD0 :1;
[; ;pic18f8722.h: 4831: unsigned LD1 :1;
[; ;pic18f8722.h: 4832: unsigned LD2 :1;
[; ;pic18f8722.h: 4833: unsigned LD3 :1;
[; ;pic18f8722.h: 4834: unsigned LD4 :1;
[; ;pic18f8722.h: 4835: unsigned LD5 :1;
[; ;pic18f8722.h: 4836: unsigned LD6 :1;
[; ;pic18f8722.h: 4837: unsigned LD7 :1;
[; ;pic18f8722.h: 4838: };
[; ;pic18f8722.h: 4839: } LATDbits_t;
[; ;pic18f8722.h: 4840: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f8722.h: 4925: extern volatile unsigned char LATE @ 0xF8D;
"4927
[; ;pic18f8722.h: 4927: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f8722.h: 4930: typedef union {
[; ;pic18f8722.h: 4931: struct {
[; ;pic18f8722.h: 4932: unsigned LATE0 :1;
[; ;pic18f8722.h: 4933: unsigned LATE1 :1;
[; ;pic18f8722.h: 4934: unsigned LATE2 :1;
[; ;pic18f8722.h: 4935: unsigned LATE3 :1;
[; ;pic18f8722.h: 4936: unsigned LATE4 :1;
[; ;pic18f8722.h: 4937: unsigned LATE5 :1;
[; ;pic18f8722.h: 4938: unsigned LATE6 :1;
[; ;pic18f8722.h: 4939: unsigned LATE7 :1;
[; ;pic18f8722.h: 4940: };
[; ;pic18f8722.h: 4941: struct {
[; ;pic18f8722.h: 4942: unsigned LE0 :1;
[; ;pic18f8722.h: 4943: unsigned LE1 :1;
[; ;pic18f8722.h: 4944: unsigned LE2 :1;
[; ;pic18f8722.h: 4945: unsigned LE3 :1;
[; ;pic18f8722.h: 4946: unsigned LE4 :1;
[; ;pic18f8722.h: 4947: unsigned LE5 :1;
[; ;pic18f8722.h: 4948: unsigned LE6 :1;
[; ;pic18f8722.h: 4949: unsigned LE7 :1;
[; ;pic18f8722.h: 4950: };
[; ;pic18f8722.h: 4951: } LATEbits_t;
[; ;pic18f8722.h: 4952: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f8722.h: 5037: extern volatile unsigned char LATF @ 0xF8E;
"5039
[; ;pic18f8722.h: 5039: asm("LATF equ 0F8Eh");
[; <" LATF equ 0F8Eh ;# ">
[; ;pic18f8722.h: 5042: typedef union {
[; ;pic18f8722.h: 5043: struct {
[; ;pic18f8722.h: 5044: unsigned LATF0 :1;
[; ;pic18f8722.h: 5045: unsigned LATF1 :1;
[; ;pic18f8722.h: 5046: unsigned LATF2 :1;
[; ;pic18f8722.h: 5047: unsigned LATF3 :1;
[; ;pic18f8722.h: 5048: unsigned LATF4 :1;
[; ;pic18f8722.h: 5049: unsigned LATF5 :1;
[; ;pic18f8722.h: 5050: unsigned LATF6 :1;
[; ;pic18f8722.h: 5051: unsigned LATF7 :1;
[; ;pic18f8722.h: 5052: };
[; ;pic18f8722.h: 5053: struct {
[; ;pic18f8722.h: 5054: unsigned LF0 :1;
[; ;pic18f8722.h: 5055: unsigned LF1 :1;
[; ;pic18f8722.h: 5056: unsigned LF2 :1;
[; ;pic18f8722.h: 5057: unsigned LF3 :1;
[; ;pic18f8722.h: 5058: unsigned LF4 :1;
[; ;pic18f8722.h: 5059: unsigned LF5 :1;
[; ;pic18f8722.h: 5060: unsigned LF6 :1;
[; ;pic18f8722.h: 5061: unsigned LF7 :1;
[; ;pic18f8722.h: 5062: };
[; ;pic18f8722.h: 5063: } LATFbits_t;
[; ;pic18f8722.h: 5064: extern volatile LATFbits_t LATFbits @ 0xF8E;
[; ;pic18f8722.h: 5149: extern volatile unsigned char LATG @ 0xF8F;
"5151
[; ;pic18f8722.h: 5151: asm("LATG equ 0F8Fh");
[; <" LATG equ 0F8Fh ;# ">
[; ;pic18f8722.h: 5154: typedef union {
[; ;pic18f8722.h: 5155: struct {
[; ;pic18f8722.h: 5156: unsigned LATG0 :1;
[; ;pic18f8722.h: 5157: unsigned LATG1 :1;
[; ;pic18f8722.h: 5158: unsigned LATG2 :1;
[; ;pic18f8722.h: 5159: unsigned LATG3 :1;
[; ;pic18f8722.h: 5160: unsigned LATG4 :1;
[; ;pic18f8722.h: 5161: unsigned LATG5 :1;
[; ;pic18f8722.h: 5162: };
[; ;pic18f8722.h: 5163: struct {
[; ;pic18f8722.h: 5164: unsigned LG0 :1;
[; ;pic18f8722.h: 5165: unsigned LG1 :1;
[; ;pic18f8722.h: 5166: unsigned LG2 :1;
[; ;pic18f8722.h: 5167: unsigned LG3 :1;
[; ;pic18f8722.h: 5168: unsigned LG4 :1;
[; ;pic18f8722.h: 5169: };
[; ;pic18f8722.h: 5170: } LATGbits_t;
[; ;pic18f8722.h: 5171: extern volatile LATGbits_t LATGbits @ 0xF8F;
[; ;pic18f8722.h: 5231: extern volatile unsigned char LATH @ 0xF90;
"5233
[; ;pic18f8722.h: 5233: asm("LATH equ 0F90h");
[; <" LATH equ 0F90h ;# ">
[; ;pic18f8722.h: 5236: typedef union {
[; ;pic18f8722.h: 5237: struct {
[; ;pic18f8722.h: 5238: unsigned LATH0 :1;
[; ;pic18f8722.h: 5239: unsigned LATH1 :1;
[; ;pic18f8722.h: 5240: unsigned LATH2 :1;
[; ;pic18f8722.h: 5241: unsigned LATH3 :1;
[; ;pic18f8722.h: 5242: unsigned LATH4 :1;
[; ;pic18f8722.h: 5243: unsigned LATH5 :1;
[; ;pic18f8722.h: 5244: unsigned LATH6 :1;
[; ;pic18f8722.h: 5245: unsigned LATH7 :1;
[; ;pic18f8722.h: 5246: };
[; ;pic18f8722.h: 5247: struct {
[; ;pic18f8722.h: 5248: unsigned LH0 :1;
[; ;pic18f8722.h: 5249: unsigned LH1 :1;
[; ;pic18f8722.h: 5250: unsigned LH2 :1;
[; ;pic18f8722.h: 5251: unsigned LH3 :1;
[; ;pic18f8722.h: 5252: unsigned LH4 :1;
[; ;pic18f8722.h: 5253: unsigned LH5 :1;
[; ;pic18f8722.h: 5254: unsigned LH6 :1;
[; ;pic18f8722.h: 5255: unsigned LH7 :1;
[; ;pic18f8722.h: 5256: };
[; ;pic18f8722.h: 5257: } LATHbits_t;
[; ;pic18f8722.h: 5258: extern volatile LATHbits_t LATHbits @ 0xF90;
[; ;pic18f8722.h: 5343: extern volatile unsigned char LATJ @ 0xF91;
"5345
[; ;pic18f8722.h: 5345: asm("LATJ equ 0F91h");
[; <" LATJ equ 0F91h ;# ">
[; ;pic18f8722.h: 5348: typedef union {
[; ;pic18f8722.h: 5349: struct {
[; ;pic18f8722.h: 5350: unsigned LATJ0 :1;
[; ;pic18f8722.h: 5351: unsigned LATJ1 :1;
[; ;pic18f8722.h: 5352: unsigned LATJ2 :1;
[; ;pic18f8722.h: 5353: unsigned LATJ3 :1;
[; ;pic18f8722.h: 5354: unsigned LATJ4 :1;
[; ;pic18f8722.h: 5355: unsigned LATJ5 :1;
[; ;pic18f8722.h: 5356: unsigned LATJ6 :1;
[; ;pic18f8722.h: 5357: unsigned LATJ7 :1;
[; ;pic18f8722.h: 5358: };
[; ;pic18f8722.h: 5359: struct {
[; ;pic18f8722.h: 5360: unsigned LJ0 :1;
[; ;pic18f8722.h: 5361: unsigned LJ1 :1;
[; ;pic18f8722.h: 5362: unsigned LJ2 :1;
[; ;pic18f8722.h: 5363: unsigned LJ3 :1;
[; ;pic18f8722.h: 5364: unsigned LJ4 :1;
[; ;pic18f8722.h: 5365: unsigned LJ5 :1;
[; ;pic18f8722.h: 5366: unsigned LJ6 :1;
[; ;pic18f8722.h: 5367: unsigned LJ7 :1;
[; ;pic18f8722.h: 5368: };
[; ;pic18f8722.h: 5369: } LATJbits_t;
[; ;pic18f8722.h: 5370: extern volatile LATJbits_t LATJbits @ 0xF91;
[; ;pic18f8722.h: 5455: extern volatile unsigned char TRISA @ 0xF92;
"5457
[; ;pic18f8722.h: 5457: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f8722.h: 5460: extern volatile unsigned char DDRA @ 0xF92;
"5462
[; ;pic18f8722.h: 5462: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f8722.h: 5465: typedef union {
[; ;pic18f8722.h: 5466: struct {
[; ;pic18f8722.h: 5467: unsigned TRISA0 :1;
[; ;pic18f8722.h: 5468: unsigned TRISA1 :1;
[; ;pic18f8722.h: 5469: unsigned TRISA2 :1;
[; ;pic18f8722.h: 5470: unsigned TRISA3 :1;
[; ;pic18f8722.h: 5471: unsigned TRISA4 :1;
[; ;pic18f8722.h: 5472: unsigned TRISA5 :1;
[; ;pic18f8722.h: 5473: unsigned TRISA6 :1;
[; ;pic18f8722.h: 5474: unsigned TRISA7 :1;
[; ;pic18f8722.h: 5475: };
[; ;pic18f8722.h: 5476: struct {
[; ;pic18f8722.h: 5477: unsigned RA0 :1;
[; ;pic18f8722.h: 5478: unsigned RA1 :1;
[; ;pic18f8722.h: 5479: unsigned RA2 :1;
[; ;pic18f8722.h: 5480: unsigned RA3 :1;
[; ;pic18f8722.h: 5481: unsigned RA4 :1;
[; ;pic18f8722.h: 5482: unsigned RA5 :1;
[; ;pic18f8722.h: 5483: unsigned RA6 :1;
[; ;pic18f8722.h: 5484: unsigned RA7 :1;
[; ;pic18f8722.h: 5485: };
[; ;pic18f8722.h: 5486: } TRISAbits_t;
[; ;pic18f8722.h: 5487: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f8722.h: 5570: typedef union {
[; ;pic18f8722.h: 5571: struct {
[; ;pic18f8722.h: 5572: unsigned TRISA0 :1;
[; ;pic18f8722.h: 5573: unsigned TRISA1 :1;
[; ;pic18f8722.h: 5574: unsigned TRISA2 :1;
[; ;pic18f8722.h: 5575: unsigned TRISA3 :1;
[; ;pic18f8722.h: 5576: unsigned TRISA4 :1;
[; ;pic18f8722.h: 5577: unsigned TRISA5 :1;
[; ;pic18f8722.h: 5578: unsigned TRISA6 :1;
[; ;pic18f8722.h: 5579: unsigned TRISA7 :1;
[; ;pic18f8722.h: 5580: };
[; ;pic18f8722.h: 5581: struct {
[; ;pic18f8722.h: 5582: unsigned RA0 :1;
[; ;pic18f8722.h: 5583: unsigned RA1 :1;
[; ;pic18f8722.h: 5584: unsigned RA2 :1;
[; ;pic18f8722.h: 5585: unsigned RA3 :1;
[; ;pic18f8722.h: 5586: unsigned RA4 :1;
[; ;pic18f8722.h: 5587: unsigned RA5 :1;
[; ;pic18f8722.h: 5588: unsigned RA6 :1;
[; ;pic18f8722.h: 5589: unsigned RA7 :1;
[; ;pic18f8722.h: 5590: };
[; ;pic18f8722.h: 5591: } DDRAbits_t;
[; ;pic18f8722.h: 5592: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f8722.h: 5677: extern volatile unsigned char TRISB @ 0xF93;
"5679
[; ;pic18f8722.h: 5679: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f8722.h: 5682: extern volatile unsigned char DDRB @ 0xF93;
"5684
[; ;pic18f8722.h: 5684: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f8722.h: 5687: typedef union {
[; ;pic18f8722.h: 5688: struct {
[; ;pic18f8722.h: 5689: unsigned TRISB0 :1;
[; ;pic18f8722.h: 5690: unsigned TRISB1 :1;
[; ;pic18f8722.h: 5691: unsigned TRISB2 :1;
[; ;pic18f8722.h: 5692: unsigned TRISB3 :1;
[; ;pic18f8722.h: 5693: unsigned TRISB4 :1;
[; ;pic18f8722.h: 5694: unsigned TRISB5 :1;
[; ;pic18f8722.h: 5695: unsigned TRISB6 :1;
[; ;pic18f8722.h: 5696: unsigned TRISB7 :1;
[; ;pic18f8722.h: 5697: };
[; ;pic18f8722.h: 5698: struct {
[; ;pic18f8722.h: 5699: unsigned RB0 :1;
[; ;pic18f8722.h: 5700: unsigned RB1 :1;
[; ;pic18f8722.h: 5701: unsigned RB2 :1;
[; ;pic18f8722.h: 5702: unsigned RB3 :1;
[; ;pic18f8722.h: 5703: unsigned RB4 :1;
[; ;pic18f8722.h: 5704: unsigned RB5 :1;
[; ;pic18f8722.h: 5705: unsigned RB6 :1;
[; ;pic18f8722.h: 5706: unsigned RB7 :1;
[; ;pic18f8722.h: 5707: };
[; ;pic18f8722.h: 5708: } TRISBbits_t;
[; ;pic18f8722.h: 5709: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f8722.h: 5792: typedef union {
[; ;pic18f8722.h: 5793: struct {
[; ;pic18f8722.h: 5794: unsigned TRISB0 :1;
[; ;pic18f8722.h: 5795: unsigned TRISB1 :1;
[; ;pic18f8722.h: 5796: unsigned TRISB2 :1;
[; ;pic18f8722.h: 5797: unsigned TRISB3 :1;
[; ;pic18f8722.h: 5798: unsigned TRISB4 :1;
[; ;pic18f8722.h: 5799: unsigned TRISB5 :1;
[; ;pic18f8722.h: 5800: unsigned TRISB6 :1;
[; ;pic18f8722.h: 5801: unsigned TRISB7 :1;
[; ;pic18f8722.h: 5802: };
[; ;pic18f8722.h: 5803: struct {
[; ;pic18f8722.h: 5804: unsigned RB0 :1;
[; ;pic18f8722.h: 5805: unsigned RB1 :1;
[; ;pic18f8722.h: 5806: unsigned RB2 :1;
[; ;pic18f8722.h: 5807: unsigned RB3 :1;
[; ;pic18f8722.h: 5808: unsigned RB4 :1;
[; ;pic18f8722.h: 5809: unsigned RB5 :1;
[; ;pic18f8722.h: 5810: unsigned RB6 :1;
[; ;pic18f8722.h: 5811: unsigned RB7 :1;
[; ;pic18f8722.h: 5812: };
[; ;pic18f8722.h: 5813: } DDRBbits_t;
[; ;pic18f8722.h: 5814: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f8722.h: 5899: extern volatile unsigned char TRISC @ 0xF94;
"5901
[; ;pic18f8722.h: 5901: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f8722.h: 5904: extern volatile unsigned char DDRC @ 0xF94;
"5906
[; ;pic18f8722.h: 5906: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f8722.h: 5909: typedef union {
[; ;pic18f8722.h: 5910: struct {
[; ;pic18f8722.h: 5911: unsigned TRISC0 :1;
[; ;pic18f8722.h: 5912: unsigned TRISC1 :1;
[; ;pic18f8722.h: 5913: unsigned TRISC2 :1;
[; ;pic18f8722.h: 5914: unsigned TRISC3 :1;
[; ;pic18f8722.h: 5915: unsigned TRISC4 :1;
[; ;pic18f8722.h: 5916: unsigned TRISC5 :1;
[; ;pic18f8722.h: 5917: unsigned TRISC6 :1;
[; ;pic18f8722.h: 5918: unsigned TRISC7 :1;
[; ;pic18f8722.h: 5919: };
[; ;pic18f8722.h: 5920: struct {
[; ;pic18f8722.h: 5921: unsigned RC0 :1;
[; ;pic18f8722.h: 5922: unsigned RC1 :1;
[; ;pic18f8722.h: 5923: unsigned RC2 :1;
[; ;pic18f8722.h: 5924: unsigned RC3 :1;
[; ;pic18f8722.h: 5925: unsigned RC4 :1;
[; ;pic18f8722.h: 5926: unsigned RC5 :1;
[; ;pic18f8722.h: 5927: unsigned RC6 :1;
[; ;pic18f8722.h: 5928: unsigned RC7 :1;
[; ;pic18f8722.h: 5929: };
[; ;pic18f8722.h: 5930: } TRISCbits_t;
[; ;pic18f8722.h: 5931: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f8722.h: 6014: typedef union {
[; ;pic18f8722.h: 6015: struct {
[; ;pic18f8722.h: 6016: unsigned TRISC0 :1;
[; ;pic18f8722.h: 6017: unsigned TRISC1 :1;
[; ;pic18f8722.h: 6018: unsigned TRISC2 :1;
[; ;pic18f8722.h: 6019: unsigned TRISC3 :1;
[; ;pic18f8722.h: 6020: unsigned TRISC4 :1;
[; ;pic18f8722.h: 6021: unsigned TRISC5 :1;
[; ;pic18f8722.h: 6022: unsigned TRISC6 :1;
[; ;pic18f8722.h: 6023: unsigned TRISC7 :1;
[; ;pic18f8722.h: 6024: };
[; ;pic18f8722.h: 6025: struct {
[; ;pic18f8722.h: 6026: unsigned RC0 :1;
[; ;pic18f8722.h: 6027: unsigned RC1 :1;
[; ;pic18f8722.h: 6028: unsigned RC2 :1;
[; ;pic18f8722.h: 6029: unsigned RC3 :1;
[; ;pic18f8722.h: 6030: unsigned RC4 :1;
[; ;pic18f8722.h: 6031: unsigned RC5 :1;
[; ;pic18f8722.h: 6032: unsigned RC6 :1;
[; ;pic18f8722.h: 6033: unsigned RC7 :1;
[; ;pic18f8722.h: 6034: };
[; ;pic18f8722.h: 6035: } DDRCbits_t;
[; ;pic18f8722.h: 6036: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f8722.h: 6121: extern volatile unsigned char TRISD @ 0xF95;
"6123
[; ;pic18f8722.h: 6123: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f8722.h: 6126: extern volatile unsigned char DDRD @ 0xF95;
"6128
[; ;pic18f8722.h: 6128: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f8722.h: 6131: typedef union {
[; ;pic18f8722.h: 6132: struct {
[; ;pic18f8722.h: 6133: unsigned TRISD0 :1;
[; ;pic18f8722.h: 6134: unsigned TRISD1 :1;
[; ;pic18f8722.h: 6135: unsigned TRISD2 :1;
[; ;pic18f8722.h: 6136: unsigned TRISD3 :1;
[; ;pic18f8722.h: 6137: unsigned TRISD4 :1;
[; ;pic18f8722.h: 6138: unsigned TRISD5 :1;
[; ;pic18f8722.h: 6139: unsigned TRISD6 :1;
[; ;pic18f8722.h: 6140: unsigned TRISD7 :1;
[; ;pic18f8722.h: 6141: };
[; ;pic18f8722.h: 6142: struct {
[; ;pic18f8722.h: 6143: unsigned RD0 :1;
[; ;pic18f8722.h: 6144: unsigned RD1 :1;
[; ;pic18f8722.h: 6145: unsigned RD2 :1;
[; ;pic18f8722.h: 6146: unsigned RD3 :1;
[; ;pic18f8722.h: 6147: unsigned RD4 :1;
[; ;pic18f8722.h: 6148: unsigned RD5 :1;
[; ;pic18f8722.h: 6149: unsigned RD6 :1;
[; ;pic18f8722.h: 6150: unsigned RD7 :1;
[; ;pic18f8722.h: 6151: };
[; ;pic18f8722.h: 6152: } TRISDbits_t;
[; ;pic18f8722.h: 6153: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f8722.h: 6236: typedef union {
[; ;pic18f8722.h: 6237: struct {
[; ;pic18f8722.h: 6238: unsigned TRISD0 :1;
[; ;pic18f8722.h: 6239: unsigned TRISD1 :1;
[; ;pic18f8722.h: 6240: unsigned TRISD2 :1;
[; ;pic18f8722.h: 6241: unsigned TRISD3 :1;
[; ;pic18f8722.h: 6242: unsigned TRISD4 :1;
[; ;pic18f8722.h: 6243: unsigned TRISD5 :1;
[; ;pic18f8722.h: 6244: unsigned TRISD6 :1;
[; ;pic18f8722.h: 6245: unsigned TRISD7 :1;
[; ;pic18f8722.h: 6246: };
[; ;pic18f8722.h: 6247: struct {
[; ;pic18f8722.h: 6248: unsigned RD0 :1;
[; ;pic18f8722.h: 6249: unsigned RD1 :1;
[; ;pic18f8722.h: 6250: unsigned RD2 :1;
[; ;pic18f8722.h: 6251: unsigned RD3 :1;
[; ;pic18f8722.h: 6252: unsigned RD4 :1;
[; ;pic18f8722.h: 6253: unsigned RD5 :1;
[; ;pic18f8722.h: 6254: unsigned RD6 :1;
[; ;pic18f8722.h: 6255: unsigned RD7 :1;
[; ;pic18f8722.h: 6256: };
[; ;pic18f8722.h: 6257: } DDRDbits_t;
[; ;pic18f8722.h: 6258: extern volatile DDRDbits_t DDRDbits @ 0xF95;
[; ;pic18f8722.h: 6343: extern volatile unsigned char TRISE @ 0xF96;
"6345
[; ;pic18f8722.h: 6345: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f8722.h: 6348: extern volatile unsigned char DDRE @ 0xF96;
"6350
[; ;pic18f8722.h: 6350: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f8722.h: 6353: typedef union {
[; ;pic18f8722.h: 6354: struct {
[; ;pic18f8722.h: 6355: unsigned TRISE0 :1;
[; ;pic18f8722.h: 6356: unsigned TRISE1 :1;
[; ;pic18f8722.h: 6357: unsigned TRISE2 :1;
[; ;pic18f8722.h: 6358: unsigned TRISE3 :1;
[; ;pic18f8722.h: 6359: unsigned TRISE4 :1;
[; ;pic18f8722.h: 6360: unsigned TRISE5 :1;
[; ;pic18f8722.h: 6361: unsigned TRISE6 :1;
[; ;pic18f8722.h: 6362: unsigned TRISE7 :1;
[; ;pic18f8722.h: 6363: };
[; ;pic18f8722.h: 6364: struct {
[; ;pic18f8722.h: 6365: unsigned RE0 :1;
[; ;pic18f8722.h: 6366: unsigned RE1 :1;
[; ;pic18f8722.h: 6367: unsigned RE2 :1;
[; ;pic18f8722.h: 6368: unsigned RE3 :1;
[; ;pic18f8722.h: 6369: unsigned RE4 :1;
[; ;pic18f8722.h: 6370: unsigned RE5 :1;
[; ;pic18f8722.h: 6371: unsigned RE6 :1;
[; ;pic18f8722.h: 6372: unsigned RE7 :1;
[; ;pic18f8722.h: 6373: };
[; ;pic18f8722.h: 6374: } TRISEbits_t;
[; ;pic18f8722.h: 6375: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f8722.h: 6458: typedef union {
[; ;pic18f8722.h: 6459: struct {
[; ;pic18f8722.h: 6460: unsigned TRISE0 :1;
[; ;pic18f8722.h: 6461: unsigned TRISE1 :1;
[; ;pic18f8722.h: 6462: unsigned TRISE2 :1;
[; ;pic18f8722.h: 6463: unsigned TRISE3 :1;
[; ;pic18f8722.h: 6464: unsigned TRISE4 :1;
[; ;pic18f8722.h: 6465: unsigned TRISE5 :1;
[; ;pic18f8722.h: 6466: unsigned TRISE6 :1;
[; ;pic18f8722.h: 6467: unsigned TRISE7 :1;
[; ;pic18f8722.h: 6468: };
[; ;pic18f8722.h: 6469: struct {
[; ;pic18f8722.h: 6470: unsigned RE0 :1;
[; ;pic18f8722.h: 6471: unsigned RE1 :1;
[; ;pic18f8722.h: 6472: unsigned RE2 :1;
[; ;pic18f8722.h: 6473: unsigned RE3 :1;
[; ;pic18f8722.h: 6474: unsigned RE4 :1;
[; ;pic18f8722.h: 6475: unsigned RE5 :1;
[; ;pic18f8722.h: 6476: unsigned RE6 :1;
[; ;pic18f8722.h: 6477: unsigned RE7 :1;
[; ;pic18f8722.h: 6478: };
[; ;pic18f8722.h: 6479: } DDREbits_t;
[; ;pic18f8722.h: 6480: extern volatile DDREbits_t DDREbits @ 0xF96;
[; ;pic18f8722.h: 6565: extern volatile unsigned char TRISF @ 0xF97;
"6567
[; ;pic18f8722.h: 6567: asm("TRISF equ 0F97h");
[; <" TRISF equ 0F97h ;# ">
[; ;pic18f8722.h: 6570: extern volatile unsigned char DDRF @ 0xF97;
"6572
[; ;pic18f8722.h: 6572: asm("DDRF equ 0F97h");
[; <" DDRF equ 0F97h ;# ">
[; ;pic18f8722.h: 6575: typedef union {
[; ;pic18f8722.h: 6576: struct {
[; ;pic18f8722.h: 6577: unsigned TRISF0 :1;
[; ;pic18f8722.h: 6578: unsigned TRISF1 :1;
[; ;pic18f8722.h: 6579: unsigned TRISF2 :1;
[; ;pic18f8722.h: 6580: unsigned TRISF3 :1;
[; ;pic18f8722.h: 6581: unsigned TRISF4 :1;
[; ;pic18f8722.h: 6582: unsigned TRISF5 :1;
[; ;pic18f8722.h: 6583: unsigned TRISF6 :1;
[; ;pic18f8722.h: 6584: unsigned TRISF7 :1;
[; ;pic18f8722.h: 6585: };
[; ;pic18f8722.h: 6586: struct {
[; ;pic18f8722.h: 6587: unsigned RF0 :1;
[; ;pic18f8722.h: 6588: unsigned RF1 :1;
[; ;pic18f8722.h: 6589: unsigned RF2 :1;
[; ;pic18f8722.h: 6590: unsigned RF3 :1;
[; ;pic18f8722.h: 6591: unsigned RF4 :1;
[; ;pic18f8722.h: 6592: unsigned RF5 :1;
[; ;pic18f8722.h: 6593: unsigned RF6 :1;
[; ;pic18f8722.h: 6594: unsigned RF7 :1;
[; ;pic18f8722.h: 6595: };
[; ;pic18f8722.h: 6596: } TRISFbits_t;
[; ;pic18f8722.h: 6597: extern volatile TRISFbits_t TRISFbits @ 0xF97;
[; ;pic18f8722.h: 6680: typedef union {
[; ;pic18f8722.h: 6681: struct {
[; ;pic18f8722.h: 6682: unsigned TRISF0 :1;
[; ;pic18f8722.h: 6683: unsigned TRISF1 :1;
[; ;pic18f8722.h: 6684: unsigned TRISF2 :1;
[; ;pic18f8722.h: 6685: unsigned TRISF3 :1;
[; ;pic18f8722.h: 6686: unsigned TRISF4 :1;
[; ;pic18f8722.h: 6687: unsigned TRISF5 :1;
[; ;pic18f8722.h: 6688: unsigned TRISF6 :1;
[; ;pic18f8722.h: 6689: unsigned TRISF7 :1;
[; ;pic18f8722.h: 6690: };
[; ;pic18f8722.h: 6691: struct {
[; ;pic18f8722.h: 6692: unsigned RF0 :1;
[; ;pic18f8722.h: 6693: unsigned RF1 :1;
[; ;pic18f8722.h: 6694: unsigned RF2 :1;
[; ;pic18f8722.h: 6695: unsigned RF3 :1;
[; ;pic18f8722.h: 6696: unsigned RF4 :1;
[; ;pic18f8722.h: 6697: unsigned RF5 :1;
[; ;pic18f8722.h: 6698: unsigned RF6 :1;
[; ;pic18f8722.h: 6699: unsigned RF7 :1;
[; ;pic18f8722.h: 6700: };
[; ;pic18f8722.h: 6701: } DDRFbits_t;
[; ;pic18f8722.h: 6702: extern volatile DDRFbits_t DDRFbits @ 0xF97;
[; ;pic18f8722.h: 6787: extern volatile unsigned char TRISG @ 0xF98;
"6789
[; ;pic18f8722.h: 6789: asm("TRISG equ 0F98h");
[; <" TRISG equ 0F98h ;# ">
[; ;pic18f8722.h: 6792: extern volatile unsigned char DDRG @ 0xF98;
"6794
[; ;pic18f8722.h: 6794: asm("DDRG equ 0F98h");
[; <" DDRG equ 0F98h ;# ">
[; ;pic18f8722.h: 6797: typedef union {
[; ;pic18f8722.h: 6798: struct {
[; ;pic18f8722.h: 6799: unsigned TRISG0 :1;
[; ;pic18f8722.h: 6800: unsigned TRISG1 :1;
[; ;pic18f8722.h: 6801: unsigned TRISG2 :1;
[; ;pic18f8722.h: 6802: unsigned TRISG3 :1;
[; ;pic18f8722.h: 6803: unsigned TRISG4 :1;
[; ;pic18f8722.h: 6804: };
[; ;pic18f8722.h: 6805: struct {
[; ;pic18f8722.h: 6806: unsigned RG0 :1;
[; ;pic18f8722.h: 6807: unsigned RG1 :1;
[; ;pic18f8722.h: 6808: unsigned RG2 :1;
[; ;pic18f8722.h: 6809: unsigned RG3 :1;
[; ;pic18f8722.h: 6810: unsigned RG4 :1;
[; ;pic18f8722.h: 6811: };
[; ;pic18f8722.h: 6812: } TRISGbits_t;
[; ;pic18f8722.h: 6813: extern volatile TRISGbits_t TRISGbits @ 0xF98;
[; ;pic18f8722.h: 6866: typedef union {
[; ;pic18f8722.h: 6867: struct {
[; ;pic18f8722.h: 6868: unsigned TRISG0 :1;
[; ;pic18f8722.h: 6869: unsigned TRISG1 :1;
[; ;pic18f8722.h: 6870: unsigned TRISG2 :1;
[; ;pic18f8722.h: 6871: unsigned TRISG3 :1;
[; ;pic18f8722.h: 6872: unsigned TRISG4 :1;
[; ;pic18f8722.h: 6873: };
[; ;pic18f8722.h: 6874: struct {
[; ;pic18f8722.h: 6875: unsigned RG0 :1;
[; ;pic18f8722.h: 6876: unsigned RG1 :1;
[; ;pic18f8722.h: 6877: unsigned RG2 :1;
[; ;pic18f8722.h: 6878: unsigned RG3 :1;
[; ;pic18f8722.h: 6879: unsigned RG4 :1;
[; ;pic18f8722.h: 6880: };
[; ;pic18f8722.h: 6881: } DDRGbits_t;
[; ;pic18f8722.h: 6882: extern volatile DDRGbits_t DDRGbits @ 0xF98;
[; ;pic18f8722.h: 6937: extern volatile unsigned char TRISH @ 0xF99;
"6939
[; ;pic18f8722.h: 6939: asm("TRISH equ 0F99h");
[; <" TRISH equ 0F99h ;# ">
[; ;pic18f8722.h: 6942: extern volatile unsigned char DDRH @ 0xF99;
"6944
[; ;pic18f8722.h: 6944: asm("DDRH equ 0F99h");
[; <" DDRH equ 0F99h ;# ">
[; ;pic18f8722.h: 6947: typedef union {
[; ;pic18f8722.h: 6948: struct {
[; ;pic18f8722.h: 6949: unsigned TRISH0 :1;
[; ;pic18f8722.h: 6950: unsigned TRISH1 :1;
[; ;pic18f8722.h: 6951: unsigned TRISH2 :1;
[; ;pic18f8722.h: 6952: unsigned TRISH3 :1;
[; ;pic18f8722.h: 6953: unsigned TRISH4 :1;
[; ;pic18f8722.h: 6954: unsigned TRISH5 :1;
[; ;pic18f8722.h: 6955: unsigned TRISH6 :1;
[; ;pic18f8722.h: 6956: unsigned TRISH7 :1;
[; ;pic18f8722.h: 6957: };
[; ;pic18f8722.h: 6958: struct {
[; ;pic18f8722.h: 6959: unsigned RH0 :1;
[; ;pic18f8722.h: 6960: unsigned RH1 :1;
[; ;pic18f8722.h: 6961: unsigned RH2 :1;
[; ;pic18f8722.h: 6962: unsigned RH3 :1;
[; ;pic18f8722.h: 6963: unsigned RH4 :1;
[; ;pic18f8722.h: 6964: unsigned RH5 :1;
[; ;pic18f8722.h: 6965: unsigned RH6 :1;
[; ;pic18f8722.h: 6966: unsigned RH7 :1;
[; ;pic18f8722.h: 6967: };
[; ;pic18f8722.h: 6968: } TRISHbits_t;
[; ;pic18f8722.h: 6969: extern volatile TRISHbits_t TRISHbits @ 0xF99;
[; ;pic18f8722.h: 7052: typedef union {
[; ;pic18f8722.h: 7053: struct {
[; ;pic18f8722.h: 7054: unsigned TRISH0 :1;
[; ;pic18f8722.h: 7055: unsigned TRISH1 :1;
[; ;pic18f8722.h: 7056: unsigned TRISH2 :1;
[; ;pic18f8722.h: 7057: unsigned TRISH3 :1;
[; ;pic18f8722.h: 7058: unsigned TRISH4 :1;
[; ;pic18f8722.h: 7059: unsigned TRISH5 :1;
[; ;pic18f8722.h: 7060: unsigned TRISH6 :1;
[; ;pic18f8722.h: 7061: unsigned TRISH7 :1;
[; ;pic18f8722.h: 7062: };
[; ;pic18f8722.h: 7063: struct {
[; ;pic18f8722.h: 7064: unsigned RH0 :1;
[; ;pic18f8722.h: 7065: unsigned RH1 :1;
[; ;pic18f8722.h: 7066: unsigned RH2 :1;
[; ;pic18f8722.h: 7067: unsigned RH3 :1;
[; ;pic18f8722.h: 7068: unsigned RH4 :1;
[; ;pic18f8722.h: 7069: unsigned RH5 :1;
[; ;pic18f8722.h: 7070: unsigned RH6 :1;
[; ;pic18f8722.h: 7071: unsigned RH7 :1;
[; ;pic18f8722.h: 7072: };
[; ;pic18f8722.h: 7073: } DDRHbits_t;
[; ;pic18f8722.h: 7074: extern volatile DDRHbits_t DDRHbits @ 0xF99;
[; ;pic18f8722.h: 7159: extern volatile unsigned char TRISJ @ 0xF9A;
"7161
[; ;pic18f8722.h: 7161: asm("TRISJ equ 0F9Ah");
[; <" TRISJ equ 0F9Ah ;# ">
[; ;pic18f8722.h: 7164: extern volatile unsigned char DDRJ @ 0xF9A;
"7166
[; ;pic18f8722.h: 7166: asm("DDRJ equ 0F9Ah");
[; <" DDRJ equ 0F9Ah ;# ">
[; ;pic18f8722.h: 7169: typedef union {
[; ;pic18f8722.h: 7170: struct {
[; ;pic18f8722.h: 7171: unsigned TRISJ0 :1;
[; ;pic18f8722.h: 7172: unsigned TRISJ1 :1;
[; ;pic18f8722.h: 7173: unsigned TRISJ2 :1;
[; ;pic18f8722.h: 7174: unsigned TRISJ3 :1;
[; ;pic18f8722.h: 7175: unsigned TRISJ4 :1;
[; ;pic18f8722.h: 7176: unsigned TRISJ5 :1;
[; ;pic18f8722.h: 7177: unsigned TRISJ6 :1;
[; ;pic18f8722.h: 7178: unsigned TRISJ7 :1;
[; ;pic18f8722.h: 7179: };
[; ;pic18f8722.h: 7180: struct {
[; ;pic18f8722.h: 7181: unsigned RJ0 :1;
[; ;pic18f8722.h: 7182: unsigned RJ1 :1;
[; ;pic18f8722.h: 7183: unsigned RJ2 :1;
[; ;pic18f8722.h: 7184: unsigned RJ3 :1;
[; ;pic18f8722.h: 7185: unsigned RJ4 :1;
[; ;pic18f8722.h: 7186: unsigned RJ5 :1;
[; ;pic18f8722.h: 7187: unsigned RJ6 :1;
[; ;pic18f8722.h: 7188: unsigned RJ7 :1;
[; ;pic18f8722.h: 7189: };
[; ;pic18f8722.h: 7190: } TRISJbits_t;
[; ;pic18f8722.h: 7191: extern volatile TRISJbits_t TRISJbits @ 0xF9A;
[; ;pic18f8722.h: 7274: typedef union {
[; ;pic18f8722.h: 7275: struct {
[; ;pic18f8722.h: 7276: unsigned TRISJ0 :1;
[; ;pic18f8722.h: 7277: unsigned TRISJ1 :1;
[; ;pic18f8722.h: 7278: unsigned TRISJ2 :1;
[; ;pic18f8722.h: 7279: unsigned TRISJ3 :1;
[; ;pic18f8722.h: 7280: unsigned TRISJ4 :1;
[; ;pic18f8722.h: 7281: unsigned TRISJ5 :1;
[; ;pic18f8722.h: 7282: unsigned TRISJ6 :1;
[; ;pic18f8722.h: 7283: unsigned TRISJ7 :1;
[; ;pic18f8722.h: 7284: };
[; ;pic18f8722.h: 7285: struct {
[; ;pic18f8722.h: 7286: unsigned RJ0 :1;
[; ;pic18f8722.h: 7287: unsigned RJ1 :1;
[; ;pic18f8722.h: 7288: unsigned RJ2 :1;
[; ;pic18f8722.h: 7289: unsigned RJ3 :1;
[; ;pic18f8722.h: 7290: unsigned RJ4 :1;
[; ;pic18f8722.h: 7291: unsigned RJ5 :1;
[; ;pic18f8722.h: 7292: unsigned RJ6 :1;
[; ;pic18f8722.h: 7293: unsigned RJ7 :1;
[; ;pic18f8722.h: 7294: };
[; ;pic18f8722.h: 7295: } DDRJbits_t;
[; ;pic18f8722.h: 7296: extern volatile DDRJbits_t DDRJbits @ 0xF9A;
[; ;pic18f8722.h: 7381: extern volatile unsigned char OSCTUNE @ 0xF9B;
"7383
[; ;pic18f8722.h: 7383: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f8722.h: 7386: typedef union {
[; ;pic18f8722.h: 7387: struct {
[; ;pic18f8722.h: 7388: unsigned TUN :5;
[; ;pic18f8722.h: 7389: unsigned :1;
[; ;pic18f8722.h: 7390: unsigned PLLEN :1;
[; ;pic18f8722.h: 7391: unsigned INTSRC :1;
[; ;pic18f8722.h: 7392: };
[; ;pic18f8722.h: 7393: struct {
[; ;pic18f8722.h: 7394: unsigned TUN0 :1;
[; ;pic18f8722.h: 7395: unsigned TUN1 :1;
[; ;pic18f8722.h: 7396: unsigned TUN2 :1;
[; ;pic18f8722.h: 7397: unsigned TUN3 :1;
[; ;pic18f8722.h: 7398: unsigned TUN4 :1;
[; ;pic18f8722.h: 7399: };
[; ;pic18f8722.h: 7400: } OSCTUNEbits_t;
[; ;pic18f8722.h: 7401: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f8722.h: 7446: extern volatile unsigned char MEMCON @ 0xF9C;
"7448
[; ;pic18f8722.h: 7448: asm("MEMCON equ 0F9Ch");
[; <" MEMCON equ 0F9Ch ;# ">
[; ;pic18f8722.h: 7451: typedef union {
[; ;pic18f8722.h: 7452: struct {
[; ;pic18f8722.h: 7453: unsigned WM :2;
[; ;pic18f8722.h: 7454: unsigned :2;
[; ;pic18f8722.h: 7455: unsigned WAIT :2;
[; ;pic18f8722.h: 7456: unsigned :1;
[; ;pic18f8722.h: 7457: unsigned EBDIS :1;
[; ;pic18f8722.h: 7458: };
[; ;pic18f8722.h: 7459: struct {
[; ;pic18f8722.h: 7460: unsigned WM0 :1;
[; ;pic18f8722.h: 7461: unsigned WM1 :1;
[; ;pic18f8722.h: 7462: unsigned :2;
[; ;pic18f8722.h: 7463: unsigned WAIT0 :1;
[; ;pic18f8722.h: 7464: unsigned WAIT1 :1;
[; ;pic18f8722.h: 7465: };
[; ;pic18f8722.h: 7466: } MEMCONbits_t;
[; ;pic18f8722.h: 7467: extern volatile MEMCONbits_t MEMCONbits @ 0xF9C;
[; ;pic18f8722.h: 7507: extern volatile unsigned char PIE1 @ 0xF9D;
"7509
[; ;pic18f8722.h: 7509: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f8722.h: 7512: typedef union {
[; ;pic18f8722.h: 7513: struct {
[; ;pic18f8722.h: 7514: unsigned TMR1IE :1;
[; ;pic18f8722.h: 7515: unsigned TMR2IE :1;
[; ;pic18f8722.h: 7516: unsigned CCP1IE :1;
[; ;pic18f8722.h: 7517: unsigned SSP1IE :1;
[; ;pic18f8722.h: 7518: unsigned TX1IE :1;
[; ;pic18f8722.h: 7519: unsigned RC1IE :1;
[; ;pic18f8722.h: 7520: unsigned ADIE :1;
[; ;pic18f8722.h: 7521: unsigned PSPIE :1;
[; ;pic18f8722.h: 7522: };
[; ;pic18f8722.h: 7523: struct {
[; ;pic18f8722.h: 7524: unsigned :3;
[; ;pic18f8722.h: 7525: unsigned SSPIE :1;
[; ;pic18f8722.h: 7526: unsigned TXIE :1;
[; ;pic18f8722.h: 7527: unsigned RCIE :1;
[; ;pic18f8722.h: 7528: };
[; ;pic18f8722.h: 7529: } PIE1bits_t;
[; ;pic18f8722.h: 7530: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f8722.h: 7590: extern volatile unsigned char PIR1 @ 0xF9E;
"7592
[; ;pic18f8722.h: 7592: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f8722.h: 7595: typedef union {
[; ;pic18f8722.h: 7596: struct {
[; ;pic18f8722.h: 7597: unsigned TMR1IF :1;
[; ;pic18f8722.h: 7598: unsigned TMR2IF :1;
[; ;pic18f8722.h: 7599: unsigned CCP1IF :1;
[; ;pic18f8722.h: 7600: unsigned SSP1IF :1;
[; ;pic18f8722.h: 7601: unsigned TX1IF :1;
[; ;pic18f8722.h: 7602: unsigned RC1IF :1;
[; ;pic18f8722.h: 7603: unsigned ADIF :1;
[; ;pic18f8722.h: 7604: unsigned PSPIF :1;
[; ;pic18f8722.h: 7605: };
[; ;pic18f8722.h: 7606: struct {
[; ;pic18f8722.h: 7607: unsigned :3;
[; ;pic18f8722.h: 7608: unsigned SSPIF :1;
[; ;pic18f8722.h: 7609: unsigned TXIF :1;
[; ;pic18f8722.h: 7610: unsigned RCIF :1;
[; ;pic18f8722.h: 7611: };
[; ;pic18f8722.h: 7612: } PIR1bits_t;
[; ;pic18f8722.h: 7613: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f8722.h: 7673: extern volatile unsigned char IPR1 @ 0xF9F;
"7675
[; ;pic18f8722.h: 7675: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f8722.h: 7678: typedef union {
[; ;pic18f8722.h: 7679: struct {
[; ;pic18f8722.h: 7680: unsigned TMR1IP :1;
[; ;pic18f8722.h: 7681: unsigned TMR2IP :1;
[; ;pic18f8722.h: 7682: unsigned CCP1IP :1;
[; ;pic18f8722.h: 7683: unsigned SSP1IP :1;
[; ;pic18f8722.h: 7684: unsigned TX1IP :1;
[; ;pic18f8722.h: 7685: unsigned RC1IP :1;
[; ;pic18f8722.h: 7686: unsigned ADIP :1;
[; ;pic18f8722.h: 7687: unsigned PSPIP :1;
[; ;pic18f8722.h: 7688: };
[; ;pic18f8722.h: 7689: struct {
[; ;pic18f8722.h: 7690: unsigned :3;
[; ;pic18f8722.h: 7691: unsigned SSPIP :1;
[; ;pic18f8722.h: 7692: unsigned TXIP :1;
[; ;pic18f8722.h: 7693: unsigned RCIP :1;
[; ;pic18f8722.h: 7694: };
[; ;pic18f8722.h: 7695: } IPR1bits_t;
[; ;pic18f8722.h: 7696: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f8722.h: 7756: extern volatile unsigned char PIE2 @ 0xFA0;
"7758
[; ;pic18f8722.h: 7758: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f8722.h: 7761: typedef union {
[; ;pic18f8722.h: 7762: struct {
[; ;pic18f8722.h: 7763: unsigned CCP2IE :1;
[; ;pic18f8722.h: 7764: unsigned TMR3IE :1;
[; ;pic18f8722.h: 7765: unsigned HLVDIE :1;
[; ;pic18f8722.h: 7766: unsigned BCL1IE :1;
[; ;pic18f8722.h: 7767: unsigned EEIE :1;
[; ;pic18f8722.h: 7768: unsigned :1;
[; ;pic18f8722.h: 7769: unsigned CMIE :1;
[; ;pic18f8722.h: 7770: unsigned OSCFIE :1;
[; ;pic18f8722.h: 7771: };
[; ;pic18f8722.h: 7772: struct {
[; ;pic18f8722.h: 7773: unsigned :2;
[; ;pic18f8722.h: 7774: unsigned LVDIE :1;
[; ;pic18f8722.h: 7775: unsigned BCLIE :1;
[; ;pic18f8722.h: 7776: };
[; ;pic18f8722.h: 7777: } PIE2bits_t;
[; ;pic18f8722.h: 7778: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f8722.h: 7828: extern volatile unsigned char PIR2 @ 0xFA1;
"7830
[; ;pic18f8722.h: 7830: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f8722.h: 7833: typedef union {
[; ;pic18f8722.h: 7834: struct {
[; ;pic18f8722.h: 7835: unsigned CCP2IF :1;
[; ;pic18f8722.h: 7836: unsigned TMR3IF :1;
[; ;pic18f8722.h: 7837: unsigned HLVDIF :1;
[; ;pic18f8722.h: 7838: unsigned BCL1IF :1;
[; ;pic18f8722.h: 7839: unsigned EEIF :1;
[; ;pic18f8722.h: 7840: unsigned :1;
[; ;pic18f8722.h: 7841: unsigned CMIF :1;
[; ;pic18f8722.h: 7842: unsigned OSCFIF :1;
[; ;pic18f8722.h: 7843: };
[; ;pic18f8722.h: 7844: struct {
[; ;pic18f8722.h: 7845: unsigned :2;
[; ;pic18f8722.h: 7846: unsigned LVDIF :1;
[; ;pic18f8722.h: 7847: unsigned BCLIF :1;
[; ;pic18f8722.h: 7848: };
[; ;pic18f8722.h: 7849: } PIR2bits_t;
[; ;pic18f8722.h: 7850: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f8722.h: 7900: extern volatile unsigned char IPR2 @ 0xFA2;
"7902
[; ;pic18f8722.h: 7902: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f8722.h: 7905: typedef union {
[; ;pic18f8722.h: 7906: struct {
[; ;pic18f8722.h: 7907: unsigned CCP2IP :1;
[; ;pic18f8722.h: 7908: unsigned TMR3IP :1;
[; ;pic18f8722.h: 7909: unsigned HLVDIP :1;
[; ;pic18f8722.h: 7910: unsigned BCL1IP :1;
[; ;pic18f8722.h: 7911: unsigned EEIP :1;
[; ;pic18f8722.h: 7912: unsigned :1;
[; ;pic18f8722.h: 7913: unsigned CMIP :1;
[; ;pic18f8722.h: 7914: unsigned OSCFIP :1;
[; ;pic18f8722.h: 7915: };
[; ;pic18f8722.h: 7916: struct {
[; ;pic18f8722.h: 7917: unsigned :2;
[; ;pic18f8722.h: 7918: unsigned LVDIP :1;
[; ;pic18f8722.h: 7919: unsigned BCLIP :1;
[; ;pic18f8722.h: 7920: };
[; ;pic18f8722.h: 7921: } IPR2bits_t;
[; ;pic18f8722.h: 7922: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f8722.h: 7972: extern volatile unsigned char PIE3 @ 0xFA3;
"7974
[; ;pic18f8722.h: 7974: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18f8722.h: 7977: typedef union {
[; ;pic18f8722.h: 7978: struct {
[; ;pic18f8722.h: 7979: unsigned CCP3IE :1;
[; ;pic18f8722.h: 7980: unsigned CCP4IE :1;
[; ;pic18f8722.h: 7981: unsigned CCP5IE :1;
[; ;pic18f8722.h: 7982: unsigned TMR4IE :1;
[; ;pic18f8722.h: 7983: unsigned TX2IE :1;
[; ;pic18f8722.h: 7984: unsigned RC2IE :1;
[; ;pic18f8722.h: 7985: unsigned BCL2IE :1;
[; ;pic18f8722.h: 7986: unsigned SSP2IE :1;
[; ;pic18f8722.h: 7987: };
[; ;pic18f8722.h: 7988: struct {
[; ;pic18f8722.h: 7989: unsigned RXB0IE :1;
[; ;pic18f8722.h: 7990: unsigned RXB1IE :1;
[; ;pic18f8722.h: 7991: unsigned TXB0IE :1;
[; ;pic18f8722.h: 7992: unsigned TXB1IE :1;
[; ;pic18f8722.h: 7993: unsigned TXB2IE :1;
[; ;pic18f8722.h: 7994: };
[; ;pic18f8722.h: 7995: struct {
[; ;pic18f8722.h: 7996: unsigned :1;
[; ;pic18f8722.h: 7997: unsigned RXBNIE :1;
[; ;pic18f8722.h: 7998: unsigned :2;
[; ;pic18f8722.h: 7999: unsigned TXBNIE :1;
[; ;pic18f8722.h: 8000: };
[; ;pic18f8722.h: 8001: } PIE3bits_t;
[; ;pic18f8722.h: 8002: extern volatile PIE3bits_t PIE3bits @ 0xFA3;
[; ;pic18f8722.h: 8082: extern volatile unsigned char PIR3 @ 0xFA4;
"8084
[; ;pic18f8722.h: 8084: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18f8722.h: 8087: typedef union {
[; ;pic18f8722.h: 8088: struct {
[; ;pic18f8722.h: 8089: unsigned CCP3IF :1;
[; ;pic18f8722.h: 8090: unsigned CCP4IF :1;
[; ;pic18f8722.h: 8091: unsigned CCP5IF :1;
[; ;pic18f8722.h: 8092: unsigned TMR4IF :1;
[; ;pic18f8722.h: 8093: unsigned TX2IF :1;
[; ;pic18f8722.h: 8094: unsigned RC2IF :1;
[; ;pic18f8722.h: 8095: unsigned BCL2IF :1;
[; ;pic18f8722.h: 8096: unsigned SSP2IF :1;
[; ;pic18f8722.h: 8097: };
[; ;pic18f8722.h: 8098: struct {
[; ;pic18f8722.h: 8099: unsigned :1;
[; ;pic18f8722.h: 8100: unsigned RXBNIF :1;
[; ;pic18f8722.h: 8101: unsigned :2;
[; ;pic18f8722.h: 8102: unsigned TXBNIF :1;
[; ;pic18f8722.h: 8103: };
[; ;pic18f8722.h: 8104: } PIR3bits_t;
[; ;pic18f8722.h: 8105: extern volatile PIR3bits_t PIR3bits @ 0xFA4;
[; ;pic18f8722.h: 8160: extern volatile unsigned char IPR3 @ 0xFA5;
"8162
[; ;pic18f8722.h: 8162: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18f8722.h: 8165: typedef union {
[; ;pic18f8722.h: 8166: struct {
[; ;pic18f8722.h: 8167: unsigned CCP3IP :1;
[; ;pic18f8722.h: 8168: unsigned CCP4IP :1;
[; ;pic18f8722.h: 8169: unsigned CCP5IP :1;
[; ;pic18f8722.h: 8170: unsigned TMR4IP :1;
[; ;pic18f8722.h: 8171: unsigned TX2IP :1;
[; ;pic18f8722.h: 8172: unsigned RC2IP :1;
[; ;pic18f8722.h: 8173: unsigned BCL2IP :1;
[; ;pic18f8722.h: 8174: unsigned SSP2IP :1;
[; ;pic18f8722.h: 8175: };
[; ;pic18f8722.h: 8176: struct {
[; ;pic18f8722.h: 8177: unsigned :1;
[; ;pic18f8722.h: 8178: unsigned RXBNIP :1;
[; ;pic18f8722.h: 8179: unsigned :2;
[; ;pic18f8722.h: 8180: unsigned TXBNIP :1;
[; ;pic18f8722.h: 8181: };
[; ;pic18f8722.h: 8182: } IPR3bits_t;
[; ;pic18f8722.h: 8183: extern volatile IPR3bits_t IPR3bits @ 0xFA5;
[; ;pic18f8722.h: 8238: extern volatile unsigned char EECON1 @ 0xFA6;
"8240
[; ;pic18f8722.h: 8240: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f8722.h: 8243: typedef union {
[; ;pic18f8722.h: 8244: struct {
[; ;pic18f8722.h: 8245: unsigned RD :1;
[; ;pic18f8722.h: 8246: unsigned WR :1;
[; ;pic18f8722.h: 8247: unsigned WREN :1;
[; ;pic18f8722.h: 8248: unsigned WRERR :1;
[; ;pic18f8722.h: 8249: unsigned FREE :1;
[; ;pic18f8722.h: 8250: unsigned :1;
[; ;pic18f8722.h: 8251: unsigned CFGS :1;
[; ;pic18f8722.h: 8252: unsigned EEPGD :1;
[; ;pic18f8722.h: 8253: };
[; ;pic18f8722.h: 8254: struct {
[; ;pic18f8722.h: 8255: unsigned :6;
[; ;pic18f8722.h: 8256: unsigned EEFS :1;
[; ;pic18f8722.h: 8257: };
[; ;pic18f8722.h: 8258: } EECON1bits_t;
[; ;pic18f8722.h: 8259: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f8722.h: 8304: extern volatile unsigned char EECON2 @ 0xFA7;
"8306
[; ;pic18f8722.h: 8306: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f8722.h: 8311: extern volatile unsigned char EEDATA @ 0xFA8;
"8313
[; ;pic18f8722.h: 8313: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f8722.h: 8318: extern volatile unsigned char EEADR @ 0xFA9;
"8320
[; ;pic18f8722.h: 8320: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f8722.h: 8325: extern volatile unsigned char EEADRH @ 0xFAA;
"8327
[; ;pic18f8722.h: 8327: asm("EEADRH equ 0FAAh");
[; <" EEADRH equ 0FAAh ;# ">
[; ;pic18f8722.h: 8332: extern volatile unsigned char RCSTA1 @ 0xFAB;
"8334
[; ;pic18f8722.h: 8334: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f8722.h: 8337: extern volatile unsigned char RCSTA @ 0xFAB;
"8339
[; ;pic18f8722.h: 8339: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f8722.h: 8342: typedef union {
[; ;pic18f8722.h: 8343: struct {
[; ;pic18f8722.h: 8344: unsigned RX9D :1;
[; ;pic18f8722.h: 8345: unsigned OERR :1;
[; ;pic18f8722.h: 8346: unsigned FERR :1;
[; ;pic18f8722.h: 8347: unsigned ADDEN :1;
[; ;pic18f8722.h: 8348: unsigned CREN :1;
[; ;pic18f8722.h: 8349: unsigned SREN :1;
[; ;pic18f8722.h: 8350: unsigned RX9 :1;
[; ;pic18f8722.h: 8351: unsigned SPEN :1;
[; ;pic18f8722.h: 8352: };
[; ;pic18f8722.h: 8353: struct {
[; ;pic18f8722.h: 8354: unsigned RCD8 :1;
[; ;pic18f8722.h: 8355: unsigned :5;
[; ;pic18f8722.h: 8356: unsigned RC9 :1;
[; ;pic18f8722.h: 8357: };
[; ;pic18f8722.h: 8358: struct {
[; ;pic18f8722.h: 8359: unsigned :6;
[; ;pic18f8722.h: 8360: unsigned NOT_RC8 :1;
[; ;pic18f8722.h: 8361: };
[; ;pic18f8722.h: 8362: struct {
[; ;pic18f8722.h: 8363: unsigned :6;
[; ;pic18f8722.h: 8364: unsigned nRC8 :1;
[; ;pic18f8722.h: 8365: };
[; ;pic18f8722.h: 8366: struct {
[; ;pic18f8722.h: 8367: unsigned :6;
[; ;pic18f8722.h: 8368: unsigned RC8_9 :1;
[; ;pic18f8722.h: 8369: };
[; ;pic18f8722.h: 8370: struct {
[; ;pic18f8722.h: 8371: unsigned RX9D1 :1;
[; ;pic18f8722.h: 8372: unsigned OERR1 :1;
[; ;pic18f8722.h: 8373: unsigned FERR1 :1;
[; ;pic18f8722.h: 8374: unsigned ADDEN1 :1;
[; ;pic18f8722.h: 8375: unsigned CREN1 :1;
[; ;pic18f8722.h: 8376: unsigned SREN1 :1;
[; ;pic18f8722.h: 8377: unsigned RX91 :1;
[; ;pic18f8722.h: 8378: unsigned SPEN1 :1;
[; ;pic18f8722.h: 8379: };
[; ;pic18f8722.h: 8380: struct {
[; ;pic18f8722.h: 8381: unsigned :5;
[; ;pic18f8722.h: 8382: unsigned SRENA :1;
[; ;pic18f8722.h: 8383: };
[; ;pic18f8722.h: 8384: } RCSTA1bits_t;
[; ;pic18f8722.h: 8385: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f8722.h: 8498: typedef union {
[; ;pic18f8722.h: 8499: struct {
[; ;pic18f8722.h: 8500: unsigned RX9D :1;
[; ;pic18f8722.h: 8501: unsigned OERR :1;
[; ;pic18f8722.h: 8502: unsigned FERR :1;
[; ;pic18f8722.h: 8503: unsigned ADDEN :1;
[; ;pic18f8722.h: 8504: unsigned CREN :1;
[; ;pic18f8722.h: 8505: unsigned SREN :1;
[; ;pic18f8722.h: 8506: unsigned RX9 :1;
[; ;pic18f8722.h: 8507: unsigned SPEN :1;
[; ;pic18f8722.h: 8508: };
[; ;pic18f8722.h: 8509: struct {
[; ;pic18f8722.h: 8510: unsigned RCD8 :1;
[; ;pic18f8722.h: 8511: unsigned :5;
[; ;pic18f8722.h: 8512: unsigned RC9 :1;
[; ;pic18f8722.h: 8513: };
[; ;pic18f8722.h: 8514: struct {
[; ;pic18f8722.h: 8515: unsigned :6;
[; ;pic18f8722.h: 8516: unsigned NOT_RC8 :1;
[; ;pic18f8722.h: 8517: };
[; ;pic18f8722.h: 8518: struct {
[; ;pic18f8722.h: 8519: unsigned :6;
[; ;pic18f8722.h: 8520: unsigned nRC8 :1;
[; ;pic18f8722.h: 8521: };
[; ;pic18f8722.h: 8522: struct {
[; ;pic18f8722.h: 8523: unsigned :6;
[; ;pic18f8722.h: 8524: unsigned RC8_9 :1;
[; ;pic18f8722.h: 8525: };
[; ;pic18f8722.h: 8526: struct {
[; ;pic18f8722.h: 8527: unsigned RX9D1 :1;
[; ;pic18f8722.h: 8528: unsigned OERR1 :1;
[; ;pic18f8722.h: 8529: unsigned FERR1 :1;
[; ;pic18f8722.h: 8530: unsigned ADDEN1 :1;
[; ;pic18f8722.h: 8531: unsigned CREN1 :1;
[; ;pic18f8722.h: 8532: unsigned SREN1 :1;
[; ;pic18f8722.h: 8533: unsigned RX91 :1;
[; ;pic18f8722.h: 8534: unsigned SPEN1 :1;
[; ;pic18f8722.h: 8535: };
[; ;pic18f8722.h: 8536: struct {
[; ;pic18f8722.h: 8537: unsigned :5;
[; ;pic18f8722.h: 8538: unsigned SRENA :1;
[; ;pic18f8722.h: 8539: };
[; ;pic18f8722.h: 8540: } RCSTAbits_t;
[; ;pic18f8722.h: 8541: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f8722.h: 8656: extern volatile unsigned char TXSTA1 @ 0xFAC;
"8658
[; ;pic18f8722.h: 8658: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f8722.h: 8661: extern volatile unsigned char TXSTA @ 0xFAC;
"8663
[; ;pic18f8722.h: 8663: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f8722.h: 8666: typedef union {
[; ;pic18f8722.h: 8667: struct {
[; ;pic18f8722.h: 8668: unsigned TX9D :1;
[; ;pic18f8722.h: 8669: unsigned TRMT :1;
[; ;pic18f8722.h: 8670: unsigned BRGH :1;
[; ;pic18f8722.h: 8671: unsigned SENDB :1;
[; ;pic18f8722.h: 8672: unsigned SYNC :1;
[; ;pic18f8722.h: 8673: unsigned TXEN :1;
[; ;pic18f8722.h: 8674: unsigned TX9 :1;
[; ;pic18f8722.h: 8675: unsigned CSRC :1;
[; ;pic18f8722.h: 8676: };
[; ;pic18f8722.h: 8677: struct {
[; ;pic18f8722.h: 8678: unsigned TXD8 :1;
[; ;pic18f8722.h: 8679: unsigned :5;
[; ;pic18f8722.h: 8680: unsigned TX8_9 :1;
[; ;pic18f8722.h: 8681: };
[; ;pic18f8722.h: 8682: struct {
[; ;pic18f8722.h: 8683: unsigned :6;
[; ;pic18f8722.h: 8684: unsigned NOT_TX8 :1;
[; ;pic18f8722.h: 8685: };
[; ;pic18f8722.h: 8686: struct {
[; ;pic18f8722.h: 8687: unsigned :6;
[; ;pic18f8722.h: 8688: unsigned nTX8 :1;
[; ;pic18f8722.h: 8689: };
[; ;pic18f8722.h: 8690: struct {
[; ;pic18f8722.h: 8691: unsigned TX9D1 :1;
[; ;pic18f8722.h: 8692: unsigned TRMT1 :1;
[; ;pic18f8722.h: 8693: unsigned BRGH1 :1;
[; ;pic18f8722.h: 8694: unsigned SENDB1 :1;
[; ;pic18f8722.h: 8695: unsigned SYNC1 :1;
[; ;pic18f8722.h: 8696: unsigned TXEN1 :1;
[; ;pic18f8722.h: 8697: unsigned TX91 :1;
[; ;pic18f8722.h: 8698: unsigned CSRC1 :1;
[; ;pic18f8722.h: 8699: };
[; ;pic18f8722.h: 8700: } TXSTA1bits_t;
[; ;pic18f8722.h: 8701: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f8722.h: 8804: typedef union {
[; ;pic18f8722.h: 8805: struct {
[; ;pic18f8722.h: 8806: unsigned TX9D :1;
[; ;pic18f8722.h: 8807: unsigned TRMT :1;
[; ;pic18f8722.h: 8808: unsigned BRGH :1;
[; ;pic18f8722.h: 8809: unsigned SENDB :1;
[; ;pic18f8722.h: 8810: unsigned SYNC :1;
[; ;pic18f8722.h: 8811: unsigned TXEN :1;
[; ;pic18f8722.h: 8812: unsigned TX9 :1;
[; ;pic18f8722.h: 8813: unsigned CSRC :1;
[; ;pic18f8722.h: 8814: };
[; ;pic18f8722.h: 8815: struct {
[; ;pic18f8722.h: 8816: unsigned TXD8 :1;
[; ;pic18f8722.h: 8817: unsigned :5;
[; ;pic18f8722.h: 8818: unsigned TX8_9 :1;
[; ;pic18f8722.h: 8819: };
[; ;pic18f8722.h: 8820: struct {
[; ;pic18f8722.h: 8821: unsigned :6;
[; ;pic18f8722.h: 8822: unsigned NOT_TX8 :1;
[; ;pic18f8722.h: 8823: };
[; ;pic18f8722.h: 8824: struct {
[; ;pic18f8722.h: 8825: unsigned :6;
[; ;pic18f8722.h: 8826: unsigned nTX8 :1;
[; ;pic18f8722.h: 8827: };
[; ;pic18f8722.h: 8828: struct {
[; ;pic18f8722.h: 8829: unsigned TX9D1 :1;
[; ;pic18f8722.h: 8830: unsigned TRMT1 :1;
[; ;pic18f8722.h: 8831: unsigned BRGH1 :1;
[; ;pic18f8722.h: 8832: unsigned SENDB1 :1;
[; ;pic18f8722.h: 8833: unsigned SYNC1 :1;
[; ;pic18f8722.h: 8834: unsigned TXEN1 :1;
[; ;pic18f8722.h: 8835: unsigned TX91 :1;
[; ;pic18f8722.h: 8836: unsigned CSRC1 :1;
[; ;pic18f8722.h: 8837: };
[; ;pic18f8722.h: 8838: } TXSTAbits_t;
[; ;pic18f8722.h: 8839: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f8722.h: 8944: extern volatile unsigned char TXREG1 @ 0xFAD;
"8946
[; ;pic18f8722.h: 8946: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f8722.h: 8949: extern volatile unsigned char TXREG @ 0xFAD;
"8951
[; ;pic18f8722.h: 8951: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f8722.h: 8956: extern volatile unsigned char RCREG1 @ 0xFAE;
"8958
[; ;pic18f8722.h: 8958: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f8722.h: 8961: extern volatile unsigned char RCREG @ 0xFAE;
"8963
[; ;pic18f8722.h: 8963: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f8722.h: 8968: extern volatile unsigned char SPBRG1 @ 0xFAF;
"8970
[; ;pic18f8722.h: 8970: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f8722.h: 8973: extern volatile unsigned char SPBRG @ 0xFAF;
"8975
[; ;pic18f8722.h: 8975: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f8722.h: 8980: extern volatile unsigned char PSPCON @ 0xFB0;
"8982
[; ;pic18f8722.h: 8982: asm("PSPCON equ 0FB0h");
[; <" PSPCON equ 0FB0h ;# ">
[; ;pic18f8722.h: 8985: typedef union {
[; ;pic18f8722.h: 8986: struct {
[; ;pic18f8722.h: 8987: unsigned :4;
[; ;pic18f8722.h: 8988: unsigned PSPMODE :1;
[; ;pic18f8722.h: 8989: unsigned IBOV :1;
[; ;pic18f8722.h: 8990: unsigned OBF :1;
[; ;pic18f8722.h: 8991: unsigned IBF :1;
[; ;pic18f8722.h: 8992: };
[; ;pic18f8722.h: 8993: } PSPCONbits_t;
[; ;pic18f8722.h: 8994: extern volatile PSPCONbits_t PSPCONbits @ 0xFB0;
[; ;pic18f8722.h: 9019: extern volatile unsigned char T3CON @ 0xFB1;
"9021
[; ;pic18f8722.h: 9021: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f8722.h: 9024: typedef union {
[; ;pic18f8722.h: 9025: struct {
[; ;pic18f8722.h: 9026: unsigned :2;
[; ;pic18f8722.h: 9027: unsigned NOT_T3SYNC :1;
[; ;pic18f8722.h: 9028: };
[; ;pic18f8722.h: 9029: struct {
[; ;pic18f8722.h: 9030: unsigned TMR3ON :1;
[; ;pic18f8722.h: 9031: unsigned TMR3CS :1;
[; ;pic18f8722.h: 9032: unsigned nT3SYNC :1;
[; ;pic18f8722.h: 9033: unsigned T3CCP1 :1;
[; ;pic18f8722.h: 9034: unsigned T3CKPS :2;
[; ;pic18f8722.h: 9035: unsigned T3CCP2 :1;
[; ;pic18f8722.h: 9036: unsigned RD16 :1;
[; ;pic18f8722.h: 9037: };
[; ;pic18f8722.h: 9038: struct {
[; ;pic18f8722.h: 9039: unsigned :2;
[; ;pic18f8722.h: 9040: unsigned T3SYNC :1;
[; ;pic18f8722.h: 9041: unsigned :1;
[; ;pic18f8722.h: 9042: unsigned T3CKPS0 :1;
[; ;pic18f8722.h: 9043: unsigned T3CKPS1 :1;
[; ;pic18f8722.h: 9044: };
[; ;pic18f8722.h: 9045: struct {
[; ;pic18f8722.h: 9046: unsigned :2;
[; ;pic18f8722.h: 9047: unsigned T3INSYNC :1;
[; ;pic18f8722.h: 9048: };
[; ;pic18f8722.h: 9049: struct {
[; ;pic18f8722.h: 9050: unsigned :3;
[; ;pic18f8722.h: 9051: unsigned SOSCEN3 :1;
[; ;pic18f8722.h: 9052: unsigned :3;
[; ;pic18f8722.h: 9053: unsigned RD163 :1;
[; ;pic18f8722.h: 9054: };
[; ;pic18f8722.h: 9055: struct {
[; ;pic18f8722.h: 9056: unsigned :7;
[; ;pic18f8722.h: 9057: unsigned T3RD16 :1;
[; ;pic18f8722.h: 9058: };
[; ;pic18f8722.h: 9059: } T3CONbits_t;
[; ;pic18f8722.h: 9060: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f8722.h: 9140: extern volatile unsigned short TMR3 @ 0xFB2;
"9142
[; ;pic18f8722.h: 9142: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f8722.h: 9147: extern volatile unsigned char TMR3L @ 0xFB2;
"9149
[; ;pic18f8722.h: 9149: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f8722.h: 9154: extern volatile unsigned char TMR3H @ 0xFB3;
"9156
[; ;pic18f8722.h: 9156: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f8722.h: 9161: extern volatile unsigned char CMCON @ 0xFB4;
"9163
[; ;pic18f8722.h: 9163: asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
[; ;pic18f8722.h: 9166: typedef union {
[; ;pic18f8722.h: 9167: struct {
[; ;pic18f8722.h: 9168: unsigned CM :3;
[; ;pic18f8722.h: 9169: unsigned CIS :1;
[; ;pic18f8722.h: 9170: unsigned C1INV :1;
[; ;pic18f8722.h: 9171: unsigned C2INV :1;
[; ;pic18f8722.h: 9172: unsigned C1OUT :1;
[; ;pic18f8722.h: 9173: unsigned C2OUT :1;
[; ;pic18f8722.h: 9174: };
[; ;pic18f8722.h: 9175: struct {
[; ;pic18f8722.h: 9176: unsigned CM0 :1;
[; ;pic18f8722.h: 9177: unsigned CM1 :1;
[; ;pic18f8722.h: 9178: unsigned CM2 :1;
[; ;pic18f8722.h: 9179: };
[; ;pic18f8722.h: 9180: struct {
[; ;pic18f8722.h: 9181: unsigned CMEN0 :1;
[; ;pic18f8722.h: 9182: unsigned CMEN1 :1;
[; ;pic18f8722.h: 9183: unsigned CMEN2 :1;
[; ;pic18f8722.h: 9184: };
[; ;pic18f8722.h: 9185: } CMCONbits_t;
[; ;pic18f8722.h: 9186: extern volatile CMCONbits_t CMCONbits @ 0xFB4;
[; ;pic18f8722.h: 9251: extern volatile unsigned char CVRCON @ 0xFB5;
"9253
[; ;pic18f8722.h: 9253: asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
[; ;pic18f8722.h: 9256: typedef union {
[; ;pic18f8722.h: 9257: struct {
[; ;pic18f8722.h: 9258: unsigned CVR :4;
[; ;pic18f8722.h: 9259: unsigned CVRSS :1;
[; ;pic18f8722.h: 9260: unsigned CVRR :1;
[; ;pic18f8722.h: 9261: unsigned CVROE :1;
[; ;pic18f8722.h: 9262: unsigned CVREN :1;
[; ;pic18f8722.h: 9263: };
[; ;pic18f8722.h: 9264: struct {
[; ;pic18f8722.h: 9265: unsigned CVR0 :1;
[; ;pic18f8722.h: 9266: unsigned CVR1 :1;
[; ;pic18f8722.h: 9267: unsigned CVR2 :1;
[; ;pic18f8722.h: 9268: unsigned CVR3 :1;
[; ;pic18f8722.h: 9269: };
[; ;pic18f8722.h: 9270: struct {
[; ;pic18f8722.h: 9271: unsigned :6;
[; ;pic18f8722.h: 9272: unsigned CVROEN :1;
[; ;pic18f8722.h: 9273: };
[; ;pic18f8722.h: 9274: } CVRCONbits_t;
[; ;pic18f8722.h: 9275: extern volatile CVRCONbits_t CVRCONbits @ 0xFB5;
[; ;pic18f8722.h: 9330: extern volatile unsigned char ECCP1AS @ 0xFB6;
"9332
[; ;pic18f8722.h: 9332: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f8722.h: 9335: typedef union {
[; ;pic18f8722.h: 9336: struct {
[; ;pic18f8722.h: 9337: unsigned PSS1BD :2;
[; ;pic18f8722.h: 9338: unsigned PSS1AC :2;
[; ;pic18f8722.h: 9339: unsigned ECCP1AS :3;
[; ;pic18f8722.h: 9340: unsigned ECCP1ASE :1;
[; ;pic18f8722.h: 9341: };
[; ;pic18f8722.h: 9342: struct {
[; ;pic18f8722.h: 9343: unsigned PSS1BD0 :1;
[; ;pic18f8722.h: 9344: unsigned PSS1BD1 :1;
[; ;pic18f8722.h: 9345: unsigned PSS1AC0 :1;
[; ;pic18f8722.h: 9346: unsigned PSS1AC1 :1;
[; ;pic18f8722.h: 9347: unsigned ECCP1AS0 :1;
[; ;pic18f8722.h: 9348: unsigned ECCP1AS1 :1;
[; ;pic18f8722.h: 9349: unsigned ECCP1AS2 :1;
[; ;pic18f8722.h: 9350: };
[; ;pic18f8722.h: 9351: struct {
[; ;pic18f8722.h: 9352: unsigned PSSBD0 :1;
[; ;pic18f8722.h: 9353: unsigned PSSBD1 :1;
[; ;pic18f8722.h: 9354: unsigned PSSAC0 :1;
[; ;pic18f8722.h: 9355: unsigned PSSAC1 :1;
[; ;pic18f8722.h: 9356: unsigned ECCPAS0 :1;
[; ;pic18f8722.h: 9357: unsigned ECCPAS1 :1;
[; ;pic18f8722.h: 9358: unsigned ECCPAS2 :1;
[; ;pic18f8722.h: 9359: unsigned ECCPASE :1;
[; ;pic18f8722.h: 9360: };
[; ;pic18f8722.h: 9361: } ECCP1ASbits_t;
[; ;pic18f8722.h: 9362: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFB6;
[; ;pic18f8722.h: 9462: extern volatile unsigned char CCP3CON @ 0xFB7;
"9464
[; ;pic18f8722.h: 9464: asm("CCP3CON equ 0FB7h");
[; <" CCP3CON equ 0FB7h ;# ">
[; ;pic18f8722.h: 9467: extern volatile unsigned char ECCP3CON @ 0xFB7;
"9469
[; ;pic18f8722.h: 9469: asm("ECCP3CON equ 0FB7h");
[; <" ECCP3CON equ 0FB7h ;# ">
[; ;pic18f8722.h: 9472: typedef union {
[; ;pic18f8722.h: 9473: struct {
[; ;pic18f8722.h: 9474: unsigned CCP3M :4;
[; ;pic18f8722.h: 9475: unsigned DC3B :2;
[; ;pic18f8722.h: 9476: unsigned P3M :2;
[; ;pic18f8722.h: 9477: };
[; ;pic18f8722.h: 9478: struct {
[; ;pic18f8722.h: 9479: unsigned CCP3M0 :1;
[; ;pic18f8722.h: 9480: unsigned CCP3M1 :1;
[; ;pic18f8722.h: 9481: unsigned CCP3M2 :1;
[; ;pic18f8722.h: 9482: unsigned CCP3M3 :1;
[; ;pic18f8722.h: 9483: unsigned DC3B0 :1;
[; ;pic18f8722.h: 9484: unsigned DC3B1 :1;
[; ;pic18f8722.h: 9485: unsigned P3M0 :1;
[; ;pic18f8722.h: 9486: unsigned P3M1 :1;
[; ;pic18f8722.h: 9487: };
[; ;pic18f8722.h: 9488: struct {
[; ;pic18f8722.h: 9489: unsigned :4;
[; ;pic18f8722.h: 9490: unsigned CCP3Y :1;
[; ;pic18f8722.h: 9491: unsigned CCP3X :1;
[; ;pic18f8722.h: 9492: };
[; ;pic18f8722.h: 9493: } CCP3CONbits_t;
[; ;pic18f8722.h: 9494: extern volatile CCP3CONbits_t CCP3CONbits @ 0xFB7;
[; ;pic18f8722.h: 9562: typedef union {
[; ;pic18f8722.h: 9563: struct {
[; ;pic18f8722.h: 9564: unsigned CCP3M :4;
[; ;pic18f8722.h: 9565: unsigned DC3B :2;
[; ;pic18f8722.h: 9566: unsigned P3M :2;
[; ;pic18f8722.h: 9567: };
[; ;pic18f8722.h: 9568: struct {
[; ;pic18f8722.h: 9569: unsigned CCP3M0 :1;
[; ;pic18f8722.h: 9570: unsigned CCP3M1 :1;
[; ;pic18f8722.h: 9571: unsigned CCP3M2 :1;
[; ;pic18f8722.h: 9572: unsigned CCP3M3 :1;
[; ;pic18f8722.h: 9573: unsigned DC3B0 :1;
[; ;pic18f8722.h: 9574: unsigned DC3B1 :1;
[; ;pic18f8722.h: 9575: unsigned P3M0 :1;
[; ;pic18f8722.h: 9576: unsigned P3M1 :1;
[; ;pic18f8722.h: 9577: };
[; ;pic18f8722.h: 9578: struct {
[; ;pic18f8722.h: 9579: unsigned :4;
[; ;pic18f8722.h: 9580: unsigned CCP3Y :1;
[; ;pic18f8722.h: 9581: unsigned CCP3X :1;
[; ;pic18f8722.h: 9582: };
[; ;pic18f8722.h: 9583: } ECCP3CONbits_t;
[; ;pic18f8722.h: 9584: extern volatile ECCP3CONbits_t ECCP3CONbits @ 0xFB7;
[; ;pic18f8722.h: 9654: extern volatile unsigned short CCPR3 @ 0xFB8;
"9656
[; ;pic18f8722.h: 9656: asm("CCPR3 equ 0FB8h");
[; <" CCPR3 equ 0FB8h ;# ">
[; ;pic18f8722.h: 9661: extern volatile unsigned char CCPR3L @ 0xFB8;
"9663
[; ;pic18f8722.h: 9663: asm("CCPR3L equ 0FB8h");
[; <" CCPR3L equ 0FB8h ;# ">
[; ;pic18f8722.h: 9668: extern volatile unsigned char CCPR3H @ 0xFB9;
"9670
[; ;pic18f8722.h: 9670: asm("CCPR3H equ 0FB9h");
[; <" CCPR3H equ 0FB9h ;# ">
[; ;pic18f8722.h: 9675: extern volatile unsigned char CCP2CON @ 0xFBA;
"9677
[; ;pic18f8722.h: 9677: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f8722.h: 9680: extern volatile unsigned char ECCP2CON @ 0xFBA;
"9682
[; ;pic18f8722.h: 9682: asm("ECCP2CON equ 0FBAh");
[; <" ECCP2CON equ 0FBAh ;# ">
[; ;pic18f8722.h: 9685: typedef union {
[; ;pic18f8722.h: 9686: struct {
[; ;pic18f8722.h: 9687: unsigned CCP2M :4;
[; ;pic18f8722.h: 9688: unsigned DC2B :2;
[; ;pic18f8722.h: 9689: unsigned P2M :2;
[; ;pic18f8722.h: 9690: };
[; ;pic18f8722.h: 9691: struct {
[; ;pic18f8722.h: 9692: unsigned CCP2M0 :1;
[; ;pic18f8722.h: 9693: unsigned CCP2M1 :1;
[; ;pic18f8722.h: 9694: unsigned CCP2M2 :1;
[; ;pic18f8722.h: 9695: unsigned CCP2M3 :1;
[; ;pic18f8722.h: 9696: unsigned DC2B0 :1;
[; ;pic18f8722.h: 9697: unsigned DC2B1 :1;
[; ;pic18f8722.h: 9698: unsigned P2M0 :1;
[; ;pic18f8722.h: 9699: unsigned P2M1 :1;
[; ;pic18f8722.h: 9700: };
[; ;pic18f8722.h: 9701: struct {
[; ;pic18f8722.h: 9702: unsigned :4;
[; ;pic18f8722.h: 9703: unsigned CCP2Y :1;
[; ;pic18f8722.h: 9704: unsigned CCP2X :1;
[; ;pic18f8722.h: 9705: };
[; ;pic18f8722.h: 9706: } CCP2CONbits_t;
[; ;pic18f8722.h: 9707: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFBA;
[; ;pic18f8722.h: 9775: typedef union {
[; ;pic18f8722.h: 9776: struct {
[; ;pic18f8722.h: 9777: unsigned CCP2M :4;
[; ;pic18f8722.h: 9778: unsigned DC2B :2;
[; ;pic18f8722.h: 9779: unsigned P2M :2;
[; ;pic18f8722.h: 9780: };
[; ;pic18f8722.h: 9781: struct {
[; ;pic18f8722.h: 9782: unsigned CCP2M0 :1;
[; ;pic18f8722.h: 9783: unsigned CCP2M1 :1;
[; ;pic18f8722.h: 9784: unsigned CCP2M2 :1;
[; ;pic18f8722.h: 9785: unsigned CCP2M3 :1;
[; ;pic18f8722.h: 9786: unsigned DC2B0 :1;
[; ;pic18f8722.h: 9787: unsigned DC2B1 :1;
[; ;pic18f8722.h: 9788: unsigned P2M0 :1;
[; ;pic18f8722.h: 9789: unsigned P2M1 :1;
[; ;pic18f8722.h: 9790: };
[; ;pic18f8722.h: 9791: struct {
[; ;pic18f8722.h: 9792: unsigned :4;
[; ;pic18f8722.h: 9793: unsigned CCP2Y :1;
[; ;pic18f8722.h: 9794: unsigned CCP2X :1;
[; ;pic18f8722.h: 9795: };
[; ;pic18f8722.h: 9796: } ECCP2CONbits_t;
[; ;pic18f8722.h: 9797: extern volatile ECCP2CONbits_t ECCP2CONbits @ 0xFBA;
[; ;pic18f8722.h: 9867: extern volatile unsigned short CCPR2 @ 0xFBB;
"9869
[; ;pic18f8722.h: 9869: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f8722.h: 9874: extern volatile unsigned char CCPR2L @ 0xFBB;
"9876
[; ;pic18f8722.h: 9876: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f8722.h: 9881: extern volatile unsigned char CCPR2H @ 0xFBC;
"9883
[; ;pic18f8722.h: 9883: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f8722.h: 9888: extern volatile unsigned char CCP1CON @ 0xFBD;
"9890
[; ;pic18f8722.h: 9890: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f8722.h: 9893: extern volatile unsigned char ECCP1CON @ 0xFBD;
"9895
[; ;pic18f8722.h: 9895: asm("ECCP1CON equ 0FBDh");
[; <" ECCP1CON equ 0FBDh ;# ">
[; ;pic18f8722.h: 9898: typedef union {
[; ;pic18f8722.h: 9899: struct {
[; ;pic18f8722.h: 9900: unsigned CCP1M :4;
[; ;pic18f8722.h: 9901: unsigned DC1B :2;
[; ;pic18f8722.h: 9902: unsigned P1M :2;
[; ;pic18f8722.h: 9903: };
[; ;pic18f8722.h: 9904: struct {
[; ;pic18f8722.h: 9905: unsigned CCP1M0 :1;
[; ;pic18f8722.h: 9906: unsigned CCP1M1 :1;
[; ;pic18f8722.h: 9907: unsigned CCP1M2 :1;
[; ;pic18f8722.h: 9908: unsigned CCP1M3 :1;
[; ;pic18f8722.h: 9909: unsigned DC1B0 :1;
[; ;pic18f8722.h: 9910: unsigned DC1B1 :1;
[; ;pic18f8722.h: 9911: unsigned P1M0 :1;
[; ;pic18f8722.h: 9912: unsigned P1M1 :1;
[; ;pic18f8722.h: 9913: };
[; ;pic18f8722.h: 9914: struct {
[; ;pic18f8722.h: 9915: unsigned :4;
[; ;pic18f8722.h: 9916: unsigned CCP1Y :1;
[; ;pic18f8722.h: 9917: unsigned CCP1X :1;
[; ;pic18f8722.h: 9918: };
[; ;pic18f8722.h: 9919: } CCP1CONbits_t;
[; ;pic18f8722.h: 9920: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f8722.h: 9988: typedef union {
[; ;pic18f8722.h: 9989: struct {
[; ;pic18f8722.h: 9990: unsigned CCP1M :4;
[; ;pic18f8722.h: 9991: unsigned DC1B :2;
[; ;pic18f8722.h: 9992: unsigned P1M :2;
[; ;pic18f8722.h: 9993: };
[; ;pic18f8722.h: 9994: struct {
[; ;pic18f8722.h: 9995: unsigned CCP1M0 :1;
[; ;pic18f8722.h: 9996: unsigned CCP1M1 :1;
[; ;pic18f8722.h: 9997: unsigned CCP1M2 :1;
[; ;pic18f8722.h: 9998: unsigned CCP1M3 :1;
[; ;pic18f8722.h: 9999: unsigned DC1B0 :1;
[; ;pic18f8722.h: 10000: unsigned DC1B1 :1;
[; ;pic18f8722.h: 10001: unsigned P1M0 :1;
[; ;pic18f8722.h: 10002: unsigned P1M1 :1;
[; ;pic18f8722.h: 10003: };
[; ;pic18f8722.h: 10004: struct {
[; ;pic18f8722.h: 10005: unsigned :4;
[; ;pic18f8722.h: 10006: unsigned CCP1Y :1;
[; ;pic18f8722.h: 10007: unsigned CCP1X :1;
[; ;pic18f8722.h: 10008: };
[; ;pic18f8722.h: 10009: } ECCP1CONbits_t;
[; ;pic18f8722.h: 10010: extern volatile ECCP1CONbits_t ECCP1CONbits @ 0xFBD;
[; ;pic18f8722.h: 10080: extern volatile unsigned short CCPR1 @ 0xFBE;
"10082
[; ;pic18f8722.h: 10082: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f8722.h: 10087: extern volatile unsigned char CCPR1L @ 0xFBE;
"10089
[; ;pic18f8722.h: 10089: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f8722.h: 10094: extern volatile unsigned char CCPR1H @ 0xFBF;
"10096
[; ;pic18f8722.h: 10096: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f8722.h: 10101: extern volatile unsigned char ADCON2 @ 0xFC0;
"10103
[; ;pic18f8722.h: 10103: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f8722.h: 10106: typedef union {
[; ;pic18f8722.h: 10107: struct {
[; ;pic18f8722.h: 10108: unsigned ADCS :3;
[; ;pic18f8722.h: 10109: unsigned ACQT :3;
[; ;pic18f8722.h: 10110: unsigned :1;
[; ;pic18f8722.h: 10111: unsigned ADFM :1;
[; ;pic18f8722.h: 10112: };
[; ;pic18f8722.h: 10113: struct {
[; ;pic18f8722.h: 10114: unsigned ADCS0 :1;
[; ;pic18f8722.h: 10115: unsigned ADCS1 :1;
[; ;pic18f8722.h: 10116: unsigned ADCS2 :1;
[; ;pic18f8722.h: 10117: unsigned ACQT0 :1;
[; ;pic18f8722.h: 10118: unsigned ACQT1 :1;
[; ;pic18f8722.h: 10119: unsigned ACQT2 :1;
[; ;pic18f8722.h: 10120: };
[; ;pic18f8722.h: 10121: } ADCON2bits_t;
[; ;pic18f8722.h: 10122: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f8722.h: 10172: extern volatile unsigned char ADCON1 @ 0xFC1;
"10174
[; ;pic18f8722.h: 10174: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f8722.h: 10177: typedef union {
[; ;pic18f8722.h: 10178: struct {
[; ;pic18f8722.h: 10179: unsigned PCFG :4;
[; ;pic18f8722.h: 10180: unsigned VCFG :2;
[; ;pic18f8722.h: 10181: };
[; ;pic18f8722.h: 10182: struct {
[; ;pic18f8722.h: 10183: unsigned PCFG0 :1;
[; ;pic18f8722.h: 10184: unsigned PCFG1 :1;
[; ;pic18f8722.h: 10185: unsigned PCFG2 :1;
[; ;pic18f8722.h: 10186: unsigned PCFG3 :1;
[; ;pic18f8722.h: 10187: unsigned VCFG0 :1;
[; ;pic18f8722.h: 10188: unsigned VCFG1 :1;
[; ;pic18f8722.h: 10189: };
[; ;pic18f8722.h: 10190: struct {
[; ;pic18f8722.h: 10191: unsigned :3;
[; ;pic18f8722.h: 10192: unsigned CHSN3 :1;
[; ;pic18f8722.h: 10193: unsigned VCFG01 :1;
[; ;pic18f8722.h: 10194: unsigned VCFG11 :1;
[; ;pic18f8722.h: 10195: };
[; ;pic18f8722.h: 10196: } ADCON1bits_t;
[; ;pic18f8722.h: 10197: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f8722.h: 10257: extern volatile unsigned char ADCON0 @ 0xFC2;
"10259
[; ;pic18f8722.h: 10259: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f8722.h: 10262: typedef union {
[; ;pic18f8722.h: 10263: struct {
[; ;pic18f8722.h: 10264: unsigned :1;
[; ;pic18f8722.h: 10265: unsigned GO_NOT_DONE :1;
[; ;pic18f8722.h: 10266: };
[; ;pic18f8722.h: 10267: struct {
[; ;pic18f8722.h: 10268: unsigned ADON :1;
[; ;pic18f8722.h: 10269: unsigned GO_nDONE :1;
[; ;pic18f8722.h: 10270: unsigned CHS :4;
[; ;pic18f8722.h: 10271: };
[; ;pic18f8722.h: 10272: struct {
[; ;pic18f8722.h: 10273: unsigned :1;
[; ;pic18f8722.h: 10274: unsigned DONE :1;
[; ;pic18f8722.h: 10275: };
[; ;pic18f8722.h: 10276: struct {
[; ;pic18f8722.h: 10277: unsigned :1;
[; ;pic18f8722.h: 10278: unsigned GO_DONE :1;
[; ;pic18f8722.h: 10279: unsigned CHS0 :1;
[; ;pic18f8722.h: 10280: unsigned CHS1 :1;
[; ;pic18f8722.h: 10281: unsigned CHS2 :1;
[; ;pic18f8722.h: 10282: unsigned CHS3 :1;
[; ;pic18f8722.h: 10283: };
[; ;pic18f8722.h: 10284: struct {
[; ;pic18f8722.h: 10285: unsigned :1;
[; ;pic18f8722.h: 10286: unsigned GO :1;
[; ;pic18f8722.h: 10287: };
[; ;pic18f8722.h: 10288: struct {
[; ;pic18f8722.h: 10289: unsigned :1;
[; ;pic18f8722.h: 10290: unsigned NOT_DONE :1;
[; ;pic18f8722.h: 10291: };
[; ;pic18f8722.h: 10292: struct {
[; ;pic18f8722.h: 10293: unsigned :1;
[; ;pic18f8722.h: 10294: unsigned nDONE :1;
[; ;pic18f8722.h: 10295: };
[; ;pic18f8722.h: 10296: struct {
[; ;pic18f8722.h: 10297: unsigned :1;
[; ;pic18f8722.h: 10298: unsigned GODONE :1;
[; ;pic18f8722.h: 10299: };
[; ;pic18f8722.h: 10300: } ADCON0bits_t;
[; ;pic18f8722.h: 10301: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f8722.h: 10376: extern volatile unsigned short ADRES @ 0xFC3;
"10378
[; ;pic18f8722.h: 10378: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f8722.h: 10383: extern volatile unsigned char ADRESL @ 0xFC3;
"10385
[; ;pic18f8722.h: 10385: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f8722.h: 10390: extern volatile unsigned char ADRESH @ 0xFC4;
"10392
[; ;pic18f8722.h: 10392: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f8722.h: 10397: extern volatile unsigned char SSP1CON2 @ 0xFC5;
"10399
[; ;pic18f8722.h: 10399: asm("SSP1CON2 equ 0FC5h");
[; <" SSP1CON2 equ 0FC5h ;# ">
[; ;pic18f8722.h: 10402: extern volatile unsigned char SSPCON2 @ 0xFC5;
"10404
[; ;pic18f8722.h: 10404: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f8722.h: 10407: typedef union {
[; ;pic18f8722.h: 10408: struct {
[; ;pic18f8722.h: 10409: unsigned SEN :1;
[; ;pic18f8722.h: 10410: unsigned RSEN :1;
[; ;pic18f8722.h: 10411: unsigned PEN :1;
[; ;pic18f8722.h: 10412: unsigned RCEN :1;
[; ;pic18f8722.h: 10413: unsigned ACKEN :1;
[; ;pic18f8722.h: 10414: unsigned ACKDT :1;
[; ;pic18f8722.h: 10415: unsigned ACKSTAT :1;
[; ;pic18f8722.h: 10416: unsigned GCEN :1;
[; ;pic18f8722.h: 10417: };
[; ;pic18f8722.h: 10418: struct {
[; ;pic18f8722.h: 10419: unsigned SEN1 :1;
[; ;pic18f8722.h: 10420: unsigned ADMSK1 :1;
[; ;pic18f8722.h: 10421: unsigned ADMSK2 :1;
[; ;pic18f8722.h: 10422: unsigned ADMSK3 :1;
[; ;pic18f8722.h: 10423: unsigned ACKEN1 :1;
[; ;pic18f8722.h: 10424: unsigned ACKDT1 :1;
[; ;pic18f8722.h: 10425: unsigned ACKSTAT1 :1;
[; ;pic18f8722.h: 10426: unsigned GCEN1 :1;
[; ;pic18f8722.h: 10427: };
[; ;pic18f8722.h: 10428: struct {
[; ;pic18f8722.h: 10429: unsigned :1;
[; ;pic18f8722.h: 10430: unsigned ADMSK11 :1;
[; ;pic18f8722.h: 10431: unsigned ADMSK21 :1;
[; ;pic18f8722.h: 10432: unsigned ADMSK31 :1;
[; ;pic18f8722.h: 10433: unsigned ADMSK4 :1;
[; ;pic18f8722.h: 10434: unsigned ADMSK5 :1;
[; ;pic18f8722.h: 10435: };
[; ;pic18f8722.h: 10436: struct {
[; ;pic18f8722.h: 10437: unsigned :1;
[; ;pic18f8722.h: 10438: unsigned RSEN1 :1;
[; ;pic18f8722.h: 10439: unsigned PEN1 :1;
[; ;pic18f8722.h: 10440: unsigned RCEN1 :1;
[; ;pic18f8722.h: 10441: unsigned ADMSK41 :1;
[; ;pic18f8722.h: 10442: unsigned ADMSK51 :1;
[; ;pic18f8722.h: 10443: };
[; ;pic18f8722.h: 10444: } SSP1CON2bits_t;
[; ;pic18f8722.h: 10445: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0xFC5;
[; ;pic18f8722.h: 10578: typedef union {
[; ;pic18f8722.h: 10579: struct {
[; ;pic18f8722.h: 10580: unsigned SEN :1;
[; ;pic18f8722.h: 10581: unsigned RSEN :1;
[; ;pic18f8722.h: 10582: unsigned PEN :1;
[; ;pic18f8722.h: 10583: unsigned RCEN :1;
[; ;pic18f8722.h: 10584: unsigned ACKEN :1;
[; ;pic18f8722.h: 10585: unsigned ACKDT :1;
[; ;pic18f8722.h: 10586: unsigned ACKSTAT :1;
[; ;pic18f8722.h: 10587: unsigned GCEN :1;
[; ;pic18f8722.h: 10588: };
[; ;pic18f8722.h: 10589: struct {
[; ;pic18f8722.h: 10590: unsigned SEN1 :1;
[; ;pic18f8722.h: 10591: unsigned ADMSK1 :1;
[; ;pic18f8722.h: 10592: unsigned ADMSK2 :1;
[; ;pic18f8722.h: 10593: unsigned ADMSK3 :1;
[; ;pic18f8722.h: 10594: unsigned ACKEN1 :1;
[; ;pic18f8722.h: 10595: unsigned ACKDT1 :1;
[; ;pic18f8722.h: 10596: unsigned ACKSTAT1 :1;
[; ;pic18f8722.h: 10597: unsigned GCEN1 :1;
[; ;pic18f8722.h: 10598: };
[; ;pic18f8722.h: 10599: struct {
[; ;pic18f8722.h: 10600: unsigned :1;
[; ;pic18f8722.h: 10601: unsigned ADMSK11 :1;
[; ;pic18f8722.h: 10602: unsigned ADMSK21 :1;
[; ;pic18f8722.h: 10603: unsigned ADMSK31 :1;
[; ;pic18f8722.h: 10604: unsigned ADMSK4 :1;
[; ;pic18f8722.h: 10605: unsigned ADMSK5 :1;
[; ;pic18f8722.h: 10606: };
[; ;pic18f8722.h: 10607: struct {
[; ;pic18f8722.h: 10608: unsigned :1;
[; ;pic18f8722.h: 10609: unsigned RSEN1 :1;
[; ;pic18f8722.h: 10610: unsigned PEN1 :1;
[; ;pic18f8722.h: 10611: unsigned RCEN1 :1;
[; ;pic18f8722.h: 10612: unsigned ADMSK41 :1;
[; ;pic18f8722.h: 10613: unsigned ADMSK51 :1;
[; ;pic18f8722.h: 10614: };
[; ;pic18f8722.h: 10615: } SSPCON2bits_t;
[; ;pic18f8722.h: 10616: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f8722.h: 10751: extern volatile unsigned char SSP1CON1 @ 0xFC6;
"10753
[; ;pic18f8722.h: 10753: asm("SSP1CON1 equ 0FC6h");
[; <" SSP1CON1 equ 0FC6h ;# ">
[; ;pic18f8722.h: 10756: extern volatile unsigned char SSPCON1 @ 0xFC6;
"10758
[; ;pic18f8722.h: 10758: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f8722.h: 10761: typedef union {
[; ;pic18f8722.h: 10762: struct {
[; ;pic18f8722.h: 10763: unsigned SSPM :4;
[; ;pic18f8722.h: 10764: unsigned CKP :1;
[; ;pic18f8722.h: 10765: unsigned SSPEN :1;
[; ;pic18f8722.h: 10766: unsigned SSPOV :1;
[; ;pic18f8722.h: 10767: unsigned WCOL :1;
[; ;pic18f8722.h: 10768: };
[; ;pic18f8722.h: 10769: struct {
[; ;pic18f8722.h: 10770: unsigned SSPM0 :1;
[; ;pic18f8722.h: 10771: unsigned SSPM1 :1;
[; ;pic18f8722.h: 10772: unsigned SSPM2 :1;
[; ;pic18f8722.h: 10773: unsigned SSPM3 :1;
[; ;pic18f8722.h: 10774: };
[; ;pic18f8722.h: 10775: struct {
[; ;pic18f8722.h: 10776: unsigned SSPM01 :1;
[; ;pic18f8722.h: 10777: unsigned SSPM11 :1;
[; ;pic18f8722.h: 10778: unsigned SSPM21 :1;
[; ;pic18f8722.h: 10779: unsigned SSPM31 :1;
[; ;pic18f8722.h: 10780: unsigned CKP1 :1;
[; ;pic18f8722.h: 10781: unsigned SSPEN1 :1;
[; ;pic18f8722.h: 10782: unsigned SSPOV1 :1;
[; ;pic18f8722.h: 10783: unsigned WCOL1 :1;
[; ;pic18f8722.h: 10784: };
[; ;pic18f8722.h: 10785: } SSP1CON1bits_t;
[; ;pic18f8722.h: 10786: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0xFC6;
[; ;pic18f8722.h: 10874: typedef union {
[; ;pic18f8722.h: 10875: struct {
[; ;pic18f8722.h: 10876: unsigned SSPM :4;
[; ;pic18f8722.h: 10877: unsigned CKP :1;
[; ;pic18f8722.h: 10878: unsigned SSPEN :1;
[; ;pic18f8722.h: 10879: unsigned SSPOV :1;
[; ;pic18f8722.h: 10880: unsigned WCOL :1;
[; ;pic18f8722.h: 10881: };
[; ;pic18f8722.h: 10882: struct {
[; ;pic18f8722.h: 10883: unsigned SSPM0 :1;
[; ;pic18f8722.h: 10884: unsigned SSPM1 :1;
[; ;pic18f8722.h: 10885: unsigned SSPM2 :1;
[; ;pic18f8722.h: 10886: unsigned SSPM3 :1;
[; ;pic18f8722.h: 10887: };
[; ;pic18f8722.h: 10888: struct {
[; ;pic18f8722.h: 10889: unsigned SSPM01 :1;
[; ;pic18f8722.h: 10890: unsigned SSPM11 :1;
[; ;pic18f8722.h: 10891: unsigned SSPM21 :1;
[; ;pic18f8722.h: 10892: unsigned SSPM31 :1;
[; ;pic18f8722.h: 10893: unsigned CKP1 :1;
[; ;pic18f8722.h: 10894: unsigned SSPEN1 :1;
[; ;pic18f8722.h: 10895: unsigned SSPOV1 :1;
[; ;pic18f8722.h: 10896: unsigned WCOL1 :1;
[; ;pic18f8722.h: 10897: };
[; ;pic18f8722.h: 10898: } SSPCON1bits_t;
[; ;pic18f8722.h: 10899: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f8722.h: 10989: extern volatile unsigned char SSP1STAT @ 0xFC7;
"10991
[; ;pic18f8722.h: 10991: asm("SSP1STAT equ 0FC7h");
[; <" SSP1STAT equ 0FC7h ;# ">
[; ;pic18f8722.h: 10994: extern volatile unsigned char SSPSTAT @ 0xFC7;
"10996
[; ;pic18f8722.h: 10996: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f8722.h: 10999: typedef union {
[; ;pic18f8722.h: 11000: struct {
[; ;pic18f8722.h: 11001: unsigned :2;
[; ;pic18f8722.h: 11002: unsigned R_NOT_W :1;
[; ;pic18f8722.h: 11003: };
[; ;pic18f8722.h: 11004: struct {
[; ;pic18f8722.h: 11005: unsigned :5;
[; ;pic18f8722.h: 11006: unsigned D_NOT_A :1;
[; ;pic18f8722.h: 11007: };
[; ;pic18f8722.h: 11008: struct {
[; ;pic18f8722.h: 11009: unsigned BF :1;
[; ;pic18f8722.h: 11010: unsigned UA :1;
[; ;pic18f8722.h: 11011: unsigned R_nW :1;
[; ;pic18f8722.h: 11012: unsigned S :1;
[; ;pic18f8722.h: 11013: unsigned P :1;
[; ;pic18f8722.h: 11014: unsigned D_nA :1;
[; ;pic18f8722.h: 11015: unsigned CKE :1;
[; ;pic18f8722.h: 11016: unsigned SMP :1;
[; ;pic18f8722.h: 11017: };
[; ;pic18f8722.h: 11018: struct {
[; ;pic18f8722.h: 11019: unsigned :2;
[; ;pic18f8722.h: 11020: unsigned R_W :1;
[; ;pic18f8722.h: 11021: unsigned :2;
[; ;pic18f8722.h: 11022: unsigned D_A :1;
[; ;pic18f8722.h: 11023: };
[; ;pic18f8722.h: 11024: struct {
[; ;pic18f8722.h: 11025: unsigned :2;
[; ;pic18f8722.h: 11026: unsigned I2C_READ :1;
[; ;pic18f8722.h: 11027: unsigned I2C_START :1;
[; ;pic18f8722.h: 11028: unsigned I2C_STOP :1;
[; ;pic18f8722.h: 11029: unsigned I2C_DAT :1;
[; ;pic18f8722.h: 11030: };
[; ;pic18f8722.h: 11031: struct {
[; ;pic18f8722.h: 11032: unsigned :2;
[; ;pic18f8722.h: 11033: unsigned nW :1;
[; ;pic18f8722.h: 11034: unsigned :2;
[; ;pic18f8722.h: 11035: unsigned nA :1;
[; ;pic18f8722.h: 11036: };
[; ;pic18f8722.h: 11037: struct {
[; ;pic18f8722.h: 11038: unsigned :2;
[; ;pic18f8722.h: 11039: unsigned NOT_WRITE :1;
[; ;pic18f8722.h: 11040: };
[; ;pic18f8722.h: 11041: struct {
[; ;pic18f8722.h: 11042: unsigned :5;
[; ;pic18f8722.h: 11043: unsigned NOT_ADDRESS :1;
[; ;pic18f8722.h: 11044: };
[; ;pic18f8722.h: 11045: struct {
[; ;pic18f8722.h: 11046: unsigned :2;
[; ;pic18f8722.h: 11047: unsigned nWRITE :1;
[; ;pic18f8722.h: 11048: unsigned :2;
[; ;pic18f8722.h: 11049: unsigned nADDRESS :1;
[; ;pic18f8722.h: 11050: };
[; ;pic18f8722.h: 11051: struct {
[; ;pic18f8722.h: 11052: unsigned :2;
[; ;pic18f8722.h: 11053: unsigned READ_WRITE :1;
[; ;pic18f8722.h: 11054: unsigned :2;
[; ;pic18f8722.h: 11055: unsigned DATA_ADDRESS :1;
[; ;pic18f8722.h: 11056: };
[; ;pic18f8722.h: 11057: struct {
[; ;pic18f8722.h: 11058: unsigned :2;
[; ;pic18f8722.h: 11059: unsigned R :1;
[; ;pic18f8722.h: 11060: unsigned :2;
[; ;pic18f8722.h: 11061: unsigned D :1;
[; ;pic18f8722.h: 11062: };
[; ;pic18f8722.h: 11063: struct {
[; ;pic18f8722.h: 11064: unsigned BF1 :1;
[; ;pic18f8722.h: 11065: unsigned UA1 :1;
[; ;pic18f8722.h: 11066: unsigned RW :1;
[; ;pic18f8722.h: 11067: unsigned START :1;
[; ;pic18f8722.h: 11068: unsigned STOP :1;
[; ;pic18f8722.h: 11069: unsigned DA :1;
[; ;pic18f8722.h: 11070: unsigned CKE1 :1;
[; ;pic18f8722.h: 11071: unsigned SMP1 :1;
[; ;pic18f8722.h: 11072: };
[; ;pic18f8722.h: 11073: struct {
[; ;pic18f8722.h: 11074: unsigned :2;
[; ;pic18f8722.h: 11075: unsigned RW1 :1;
[; ;pic18f8722.h: 11076: unsigned START1 :1;
[; ;pic18f8722.h: 11077: unsigned STOP1 :1;
[; ;pic18f8722.h: 11078: unsigned DA1 :1;
[; ;pic18f8722.h: 11079: };
[; ;pic18f8722.h: 11080: struct {
[; ;pic18f8722.h: 11081: unsigned :2;
[; ;pic18f8722.h: 11082: unsigned NOT_W :1;
[; ;pic18f8722.h: 11083: };
[; ;pic18f8722.h: 11084: struct {
[; ;pic18f8722.h: 11085: unsigned :5;
[; ;pic18f8722.h: 11086: unsigned NOT_A :1;
[; ;pic18f8722.h: 11087: };
[; ;pic18f8722.h: 11088: } SSP1STATbits_t;
[; ;pic18f8722.h: 11089: extern volatile SSP1STATbits_t SSP1STATbits @ 0xFC7;
[; ;pic18f8722.h: 11292: typedef union {
[; ;pic18f8722.h: 11293: struct {
[; ;pic18f8722.h: 11294: unsigned :2;
[; ;pic18f8722.h: 11295: unsigned R_NOT_W :1;
[; ;pic18f8722.h: 11296: };
[; ;pic18f8722.h: 11297: struct {
[; ;pic18f8722.h: 11298: unsigned :5;
[; ;pic18f8722.h: 11299: unsigned D_NOT_A :1;
[; ;pic18f8722.h: 11300: };
[; ;pic18f8722.h: 11301: struct {
[; ;pic18f8722.h: 11302: unsigned BF :1;
[; ;pic18f8722.h: 11303: unsigned UA :1;
[; ;pic18f8722.h: 11304: unsigned R_nW :1;
[; ;pic18f8722.h: 11305: unsigned S :1;
[; ;pic18f8722.h: 11306: unsigned P :1;
[; ;pic18f8722.h: 11307: unsigned D_nA :1;
[; ;pic18f8722.h: 11308: unsigned CKE :1;
[; ;pic18f8722.h: 11309: unsigned SMP :1;
[; ;pic18f8722.h: 11310: };
[; ;pic18f8722.h: 11311: struct {
[; ;pic18f8722.h: 11312: unsigned :2;
[; ;pic18f8722.h: 11313: unsigned R_W :1;
[; ;pic18f8722.h: 11314: unsigned :2;
[; ;pic18f8722.h: 11315: unsigned D_A :1;
[; ;pic18f8722.h: 11316: };
[; ;pic18f8722.h: 11317: struct {
[; ;pic18f8722.h: 11318: unsigned :2;
[; ;pic18f8722.h: 11319: unsigned I2C_READ :1;
[; ;pic18f8722.h: 11320: unsigned I2C_START :1;
[; ;pic18f8722.h: 11321: unsigned I2C_STOP :1;
[; ;pic18f8722.h: 11322: unsigned I2C_DAT :1;
[; ;pic18f8722.h: 11323: };
[; ;pic18f8722.h: 11324: struct {
[; ;pic18f8722.h: 11325: unsigned :2;
[; ;pic18f8722.h: 11326: unsigned nW :1;
[; ;pic18f8722.h: 11327: unsigned :2;
[; ;pic18f8722.h: 11328: unsigned nA :1;
[; ;pic18f8722.h: 11329: };
[; ;pic18f8722.h: 11330: struct {
[; ;pic18f8722.h: 11331: unsigned :2;
[; ;pic18f8722.h: 11332: unsigned NOT_WRITE :1;
[; ;pic18f8722.h: 11333: };
[; ;pic18f8722.h: 11334: struct {
[; ;pic18f8722.h: 11335: unsigned :5;
[; ;pic18f8722.h: 11336: unsigned NOT_ADDRESS :1;
[; ;pic18f8722.h: 11337: };
[; ;pic18f8722.h: 11338: struct {
[; ;pic18f8722.h: 11339: unsigned :2;
[; ;pic18f8722.h: 11340: unsigned nWRITE :1;
[; ;pic18f8722.h: 11341: unsigned :2;
[; ;pic18f8722.h: 11342: unsigned nADDRESS :1;
[; ;pic18f8722.h: 11343: };
[; ;pic18f8722.h: 11344: struct {
[; ;pic18f8722.h: 11345: unsigned :2;
[; ;pic18f8722.h: 11346: unsigned READ_WRITE :1;
[; ;pic18f8722.h: 11347: unsigned :2;
[; ;pic18f8722.h: 11348: unsigned DATA_ADDRESS :1;
[; ;pic18f8722.h: 11349: };
[; ;pic18f8722.h: 11350: struct {
[; ;pic18f8722.h: 11351: unsigned :2;
[; ;pic18f8722.h: 11352: unsigned R :1;
[; ;pic18f8722.h: 11353: unsigned :2;
[; ;pic18f8722.h: 11354: unsigned D :1;
[; ;pic18f8722.h: 11355: };
[; ;pic18f8722.h: 11356: struct {
[; ;pic18f8722.h: 11357: unsigned BF1 :1;
[; ;pic18f8722.h: 11358: unsigned UA1 :1;
[; ;pic18f8722.h: 11359: unsigned RW :1;
[; ;pic18f8722.h: 11360: unsigned START :1;
[; ;pic18f8722.h: 11361: unsigned STOP :1;
[; ;pic18f8722.h: 11362: unsigned DA :1;
[; ;pic18f8722.h: 11363: unsigned CKE1 :1;
[; ;pic18f8722.h: 11364: unsigned SMP1 :1;
[; ;pic18f8722.h: 11365: };
[; ;pic18f8722.h: 11366: struct {
[; ;pic18f8722.h: 11367: unsigned :2;
[; ;pic18f8722.h: 11368: unsigned RW1 :1;
[; ;pic18f8722.h: 11369: unsigned START1 :1;
[; ;pic18f8722.h: 11370: unsigned STOP1 :1;
[; ;pic18f8722.h: 11371: unsigned DA1 :1;
[; ;pic18f8722.h: 11372: };
[; ;pic18f8722.h: 11373: struct {
[; ;pic18f8722.h: 11374: unsigned :2;
[; ;pic18f8722.h: 11375: unsigned NOT_W :1;
[; ;pic18f8722.h: 11376: };
[; ;pic18f8722.h: 11377: struct {
[; ;pic18f8722.h: 11378: unsigned :5;
[; ;pic18f8722.h: 11379: unsigned NOT_A :1;
[; ;pic18f8722.h: 11380: };
[; ;pic18f8722.h: 11381: } SSPSTATbits_t;
[; ;pic18f8722.h: 11382: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f8722.h: 11587: extern volatile unsigned char SSP1ADD @ 0xFC8;
"11589
[; ;pic18f8722.h: 11589: asm("SSP1ADD equ 0FC8h");
[; <" SSP1ADD equ 0FC8h ;# ">
[; ;pic18f8722.h: 11592: extern volatile unsigned char SSPADD @ 0xFC8;
"11594
[; ;pic18f8722.h: 11594: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f8722.h: 11597: typedef union {
[; ;pic18f8722.h: 11598: struct {
[; ;pic18f8722.h: 11599: unsigned MSK0 :1;
[; ;pic18f8722.h: 11600: unsigned MSK1 :1;
[; ;pic18f8722.h: 11601: unsigned MSK2 :1;
[; ;pic18f8722.h: 11602: unsigned MSK3 :1;
[; ;pic18f8722.h: 11603: unsigned MSK4 :1;
[; ;pic18f8722.h: 11604: unsigned MSK5 :1;
[; ;pic18f8722.h: 11605: unsigned MSK6 :1;
[; ;pic18f8722.h: 11606: unsigned MSK7 :1;
[; ;pic18f8722.h: 11607: };
[; ;pic18f8722.h: 11608: struct {
[; ;pic18f8722.h: 11609: unsigned MSK01 :1;
[; ;pic18f8722.h: 11610: unsigned MSK11 :1;
[; ;pic18f8722.h: 11611: unsigned MSK21 :1;
[; ;pic18f8722.h: 11612: unsigned MSK31 :1;
[; ;pic18f8722.h: 11613: unsigned MSK41 :1;
[; ;pic18f8722.h: 11614: unsigned MSK51 :1;
[; ;pic18f8722.h: 11615: unsigned MSK61 :1;
[; ;pic18f8722.h: 11616: unsigned MSK71 :1;
[; ;pic18f8722.h: 11617: };
[; ;pic18f8722.h: 11618: } SSP1ADDbits_t;
[; ;pic18f8722.h: 11619: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0xFC8;
[; ;pic18f8722.h: 11702: typedef union {
[; ;pic18f8722.h: 11703: struct {
[; ;pic18f8722.h: 11704: unsigned MSK0 :1;
[; ;pic18f8722.h: 11705: unsigned MSK1 :1;
[; ;pic18f8722.h: 11706: unsigned MSK2 :1;
[; ;pic18f8722.h: 11707: unsigned MSK3 :1;
[; ;pic18f8722.h: 11708: unsigned MSK4 :1;
[; ;pic18f8722.h: 11709: unsigned MSK5 :1;
[; ;pic18f8722.h: 11710: unsigned MSK6 :1;
[; ;pic18f8722.h: 11711: unsigned MSK7 :1;
[; ;pic18f8722.h: 11712: };
[; ;pic18f8722.h: 11713: struct {
[; ;pic18f8722.h: 11714: unsigned MSK01 :1;
[; ;pic18f8722.h: 11715: unsigned MSK11 :1;
[; ;pic18f8722.h: 11716: unsigned MSK21 :1;
[; ;pic18f8722.h: 11717: unsigned MSK31 :1;
[; ;pic18f8722.h: 11718: unsigned MSK41 :1;
[; ;pic18f8722.h: 11719: unsigned MSK51 :1;
[; ;pic18f8722.h: 11720: unsigned MSK61 :1;
[; ;pic18f8722.h: 11721: unsigned MSK71 :1;
[; ;pic18f8722.h: 11722: };
[; ;pic18f8722.h: 11723: } SSPADDbits_t;
[; ;pic18f8722.h: 11724: extern volatile SSPADDbits_t SSPADDbits @ 0xFC8;
[; ;pic18f8722.h: 11809: extern volatile unsigned char SSP1BUF @ 0xFC9;
"11811
[; ;pic18f8722.h: 11811: asm("SSP1BUF equ 0FC9h");
[; <" SSP1BUF equ 0FC9h ;# ">
[; ;pic18f8722.h: 11814: extern volatile unsigned char SSPBUF @ 0xFC9;
"11816
[; ;pic18f8722.h: 11816: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f8722.h: 11821: extern volatile unsigned char T2CON @ 0xFCA;
"11823
[; ;pic18f8722.h: 11823: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f8722.h: 11826: typedef union {
[; ;pic18f8722.h: 11827: struct {
[; ;pic18f8722.h: 11828: unsigned T2CKPS :2;
[; ;pic18f8722.h: 11829: unsigned TMR2ON :1;
[; ;pic18f8722.h: 11830: unsigned TOUTPS :4;
[; ;pic18f8722.h: 11831: };
[; ;pic18f8722.h: 11832: struct {
[; ;pic18f8722.h: 11833: unsigned T2CKPS0 :1;
[; ;pic18f8722.h: 11834: unsigned T2CKPS1 :1;
[; ;pic18f8722.h: 11835: unsigned :1;
[; ;pic18f8722.h: 11836: unsigned T2OUTPS0 :1;
[; ;pic18f8722.h: 11837: unsigned T2OUTPS1 :1;
[; ;pic18f8722.h: 11838: unsigned T2OUTPS2 :1;
[; ;pic18f8722.h: 11839: unsigned T2OUTPS3 :1;
[; ;pic18f8722.h: 11840: };
[; ;pic18f8722.h: 11841: } T2CONbits_t;
[; ;pic18f8722.h: 11842: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f8722.h: 11892: extern volatile unsigned char PR2 @ 0xFCB;
"11894
[; ;pic18f8722.h: 11894: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f8722.h: 11899: extern volatile unsigned char TMR2 @ 0xFCC;
"11901
[; ;pic18f8722.h: 11901: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f8722.h: 11906: extern volatile unsigned char T1CON @ 0xFCD;
"11908
[; ;pic18f8722.h: 11908: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f8722.h: 11911: typedef union {
[; ;pic18f8722.h: 11912: struct {
[; ;pic18f8722.h: 11913: unsigned :2;
[; ;pic18f8722.h: 11914: unsigned NOT_T1SYNC :1;
[; ;pic18f8722.h: 11915: };
[; ;pic18f8722.h: 11916: struct {
[; ;pic18f8722.h: 11917: unsigned TMR1ON :1;
[; ;pic18f8722.h: 11918: unsigned TMR1CS :1;
[; ;pic18f8722.h: 11919: unsigned nT1SYNC :1;
[; ;pic18f8722.h: 11920: unsigned T1OSCEN :1;
[; ;pic18f8722.h: 11921: unsigned T1CKPS :2;
[; ;pic18f8722.h: 11922: unsigned T1RUN :1;
[; ;pic18f8722.h: 11923: unsigned RD16 :1;
[; ;pic18f8722.h: 11924: };
[; ;pic18f8722.h: 11925: struct {
[; ;pic18f8722.h: 11926: unsigned :2;
[; ;pic18f8722.h: 11927: unsigned T1SYNC :1;
[; ;pic18f8722.h: 11928: unsigned :1;
[; ;pic18f8722.h: 11929: unsigned T1CKPS0 :1;
[; ;pic18f8722.h: 11930: unsigned T1CKPS1 :1;
[; ;pic18f8722.h: 11931: };
[; ;pic18f8722.h: 11932: struct {
[; ;pic18f8722.h: 11933: unsigned :2;
[; ;pic18f8722.h: 11934: unsigned T1INSYNC :1;
[; ;pic18f8722.h: 11935: };
[; ;pic18f8722.h: 11936: struct {
[; ;pic18f8722.h: 11937: unsigned :3;
[; ;pic18f8722.h: 11938: unsigned SOSCEN :1;
[; ;pic18f8722.h: 11939: unsigned :3;
[; ;pic18f8722.h: 11940: unsigned T1RD16 :1;
[; ;pic18f8722.h: 11941: };
[; ;pic18f8722.h: 11942: } T1CONbits_t;
[; ;pic18f8722.h: 11943: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f8722.h: 12018: extern volatile unsigned short TMR1 @ 0xFCE;
"12020
[; ;pic18f8722.h: 12020: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f8722.h: 12025: extern volatile unsigned char TMR1L @ 0xFCE;
"12027
[; ;pic18f8722.h: 12027: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f8722.h: 12032: extern volatile unsigned char TMR1H @ 0xFCF;
"12034
[; ;pic18f8722.h: 12034: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f8722.h: 12039: extern volatile unsigned char RCON @ 0xFD0;
"12041
[; ;pic18f8722.h: 12041: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f8722.h: 12044: typedef union {
[; ;pic18f8722.h: 12045: struct {
[; ;pic18f8722.h: 12046: unsigned NOT_BOR :1;
[; ;pic18f8722.h: 12047: };
[; ;pic18f8722.h: 12048: struct {
[; ;pic18f8722.h: 12049: unsigned :1;
[; ;pic18f8722.h: 12050: unsigned NOT_POR :1;
[; ;pic18f8722.h: 12051: };
[; ;pic18f8722.h: 12052: struct {
[; ;pic18f8722.h: 12053: unsigned :2;
[; ;pic18f8722.h: 12054: unsigned NOT_PD :1;
[; ;pic18f8722.h: 12055: };
[; ;pic18f8722.h: 12056: struct {
[; ;pic18f8722.h: 12057: unsigned :3;
[; ;pic18f8722.h: 12058: unsigned NOT_TO :1;
[; ;pic18f8722.h: 12059: };
[; ;pic18f8722.h: 12060: struct {
[; ;pic18f8722.h: 12061: unsigned :4;
[; ;pic18f8722.h: 12062: unsigned NOT_RI :1;
[; ;pic18f8722.h: 12063: };
[; ;pic18f8722.h: 12064: struct {
[; ;pic18f8722.h: 12065: unsigned nBOR :1;
[; ;pic18f8722.h: 12066: unsigned nPOR :1;
[; ;pic18f8722.h: 12067: unsigned nPD :1;
[; ;pic18f8722.h: 12068: unsigned nTO :1;
[; ;pic18f8722.h: 12069: unsigned nRI :1;
[; ;pic18f8722.h: 12070: unsigned :1;
[; ;pic18f8722.h: 12071: unsigned SBOREN :1;
[; ;pic18f8722.h: 12072: unsigned IPEN :1;
[; ;pic18f8722.h: 12073: };
[; ;pic18f8722.h: 12074: struct {
[; ;pic18f8722.h: 12075: unsigned BOR :1;
[; ;pic18f8722.h: 12076: unsigned POR :1;
[; ;pic18f8722.h: 12077: unsigned PD :1;
[; ;pic18f8722.h: 12078: unsigned TO :1;
[; ;pic18f8722.h: 12079: unsigned RI :1;
[; ;pic18f8722.h: 12080: };
[; ;pic18f8722.h: 12081: } RCONbits_t;
[; ;pic18f8722.h: 12082: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f8722.h: 12172: extern volatile unsigned char WDTCON @ 0xFD1;
"12174
[; ;pic18f8722.h: 12174: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f8722.h: 12177: typedef union {
[; ;pic18f8722.h: 12178: struct {
[; ;pic18f8722.h: 12179: unsigned SWDTEN :1;
[; ;pic18f8722.h: 12180: };
[; ;pic18f8722.h: 12181: struct {
[; ;pic18f8722.h: 12182: unsigned SWDTE :1;
[; ;pic18f8722.h: 12183: };
[; ;pic18f8722.h: 12184: } WDTCONbits_t;
[; ;pic18f8722.h: 12185: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f8722.h: 12200: extern volatile unsigned char HLVDCON @ 0xFD2;
"12202
[; ;pic18f8722.h: 12202: asm("HLVDCON equ 0FD2h");
[; <" HLVDCON equ 0FD2h ;# ">
[; ;pic18f8722.h: 12205: extern volatile unsigned char LVDCON @ 0xFD2;
"12207
[; ;pic18f8722.h: 12207: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f8722.h: 12210: typedef union {
[; ;pic18f8722.h: 12211: struct {
[; ;pic18f8722.h: 12212: unsigned HLVDL :4;
[; ;pic18f8722.h: 12213: unsigned HLVDEN :1;
[; ;pic18f8722.h: 12214: unsigned IRVST :1;
[; ;pic18f8722.h: 12215: unsigned :1;
[; ;pic18f8722.h: 12216: unsigned VDIRMAG :1;
[; ;pic18f8722.h: 12217: };
[; ;pic18f8722.h: 12218: struct {
[; ;pic18f8722.h: 12219: unsigned HLVDL0 :1;
[; ;pic18f8722.h: 12220: unsigned HLVDL1 :1;
[; ;pic18f8722.h: 12221: unsigned HLVDL2 :1;
[; ;pic18f8722.h: 12222: unsigned HLVDL3 :1;
[; ;pic18f8722.h: 12223: unsigned :1;
[; ;pic18f8722.h: 12224: unsigned IVRST :1;
[; ;pic18f8722.h: 12225: };
[; ;pic18f8722.h: 12226: struct {
[; ;pic18f8722.h: 12227: unsigned LVV0 :1;
[; ;pic18f8722.h: 12228: unsigned LVV1 :1;
[; ;pic18f8722.h: 12229: unsigned LVV2 :1;
[; ;pic18f8722.h: 12230: unsigned LVV3 :1;
[; ;pic18f8722.h: 12231: unsigned :1;
[; ;pic18f8722.h: 12232: unsigned BGST :1;
[; ;pic18f8722.h: 12233: };
[; ;pic18f8722.h: 12234: struct {
[; ;pic18f8722.h: 12235: unsigned LVDL0 :1;
[; ;pic18f8722.h: 12236: unsigned LVDL1 :1;
[; ;pic18f8722.h: 12237: unsigned LVDL2 :1;
[; ;pic18f8722.h: 12238: unsigned LVDL3 :1;
[; ;pic18f8722.h: 12239: unsigned LVDEN :1;
[; ;pic18f8722.h: 12240: };
[; ;pic18f8722.h: 12241: } HLVDCONbits_t;
[; ;pic18f8722.h: 12242: extern volatile HLVDCONbits_t HLVDCONbits @ 0xFD2;
[; ;pic18f8722.h: 12340: typedef union {
[; ;pic18f8722.h: 12341: struct {
[; ;pic18f8722.h: 12342: unsigned HLVDL :4;
[; ;pic18f8722.h: 12343: unsigned HLVDEN :1;
[; ;pic18f8722.h: 12344: unsigned IRVST :1;
[; ;pic18f8722.h: 12345: unsigned :1;
[; ;pic18f8722.h: 12346: unsigned VDIRMAG :1;
[; ;pic18f8722.h: 12347: };
[; ;pic18f8722.h: 12348: struct {
[; ;pic18f8722.h: 12349: unsigned HLVDL0 :1;
[; ;pic18f8722.h: 12350: unsigned HLVDL1 :1;
[; ;pic18f8722.h: 12351: unsigned HLVDL2 :1;
[; ;pic18f8722.h: 12352: unsigned HLVDL3 :1;
[; ;pic18f8722.h: 12353: unsigned :1;
[; ;pic18f8722.h: 12354: unsigned IVRST :1;
[; ;pic18f8722.h: 12355: };
[; ;pic18f8722.h: 12356: struct {
[; ;pic18f8722.h: 12357: unsigned LVV0 :1;
[; ;pic18f8722.h: 12358: unsigned LVV1 :1;
[; ;pic18f8722.h: 12359: unsigned LVV2 :1;
[; ;pic18f8722.h: 12360: unsigned LVV3 :1;
[; ;pic18f8722.h: 12361: unsigned :1;
[; ;pic18f8722.h: 12362: unsigned BGST :1;
[; ;pic18f8722.h: 12363: };
[; ;pic18f8722.h: 12364: struct {
[; ;pic18f8722.h: 12365: unsigned LVDL0 :1;
[; ;pic18f8722.h: 12366: unsigned LVDL1 :1;
[; ;pic18f8722.h: 12367: unsigned LVDL2 :1;
[; ;pic18f8722.h: 12368: unsigned LVDL3 :1;
[; ;pic18f8722.h: 12369: unsigned LVDEN :1;
[; ;pic18f8722.h: 12370: };
[; ;pic18f8722.h: 12371: } LVDCONbits_t;
[; ;pic18f8722.h: 12372: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18f8722.h: 12472: extern volatile unsigned char OSCCON @ 0xFD3;
"12474
[; ;pic18f8722.h: 12474: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f8722.h: 12477: typedef union {
[; ;pic18f8722.h: 12478: struct {
[; ;pic18f8722.h: 12479: unsigned SCS :2;
[; ;pic18f8722.h: 12480: unsigned IOFS :1;
[; ;pic18f8722.h: 12481: unsigned OSTS :1;
[; ;pic18f8722.h: 12482: unsigned IRCF :3;
[; ;pic18f8722.h: 12483: unsigned IDLEN :1;
[; ;pic18f8722.h: 12484: };
[; ;pic18f8722.h: 12485: struct {
[; ;pic18f8722.h: 12486: unsigned SCS0 :1;
[; ;pic18f8722.h: 12487: unsigned SCS1 :1;
[; ;pic18f8722.h: 12488: unsigned FLTS :1;
[; ;pic18f8722.h: 12489: unsigned :1;
[; ;pic18f8722.h: 12490: unsigned IRCF0 :1;
[; ;pic18f8722.h: 12491: unsigned IRCF1 :1;
[; ;pic18f8722.h: 12492: unsigned IRCF2 :1;
[; ;pic18f8722.h: 12493: };
[; ;pic18f8722.h: 12494: } OSCCONbits_t;
[; ;pic18f8722.h: 12495: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f8722.h: 12555: extern volatile unsigned char T0CON @ 0xFD5;
"12557
[; ;pic18f8722.h: 12557: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f8722.h: 12560: typedef union {
[; ;pic18f8722.h: 12561: struct {
[; ;pic18f8722.h: 12562: unsigned T0PS :3;
[; ;pic18f8722.h: 12563: unsigned PSA :1;
[; ;pic18f8722.h: 12564: unsigned T0SE :1;
[; ;pic18f8722.h: 12565: unsigned T0CS :1;
[; ;pic18f8722.h: 12566: unsigned T08BIT :1;
[; ;pic18f8722.h: 12567: unsigned TMR0ON :1;
[; ;pic18f8722.h: 12568: };
[; ;pic18f8722.h: 12569: struct {
[; ;pic18f8722.h: 12570: unsigned T0PS0 :1;
[; ;pic18f8722.h: 12571: unsigned T0PS1 :1;
[; ;pic18f8722.h: 12572: unsigned T0PS2 :1;
[; ;pic18f8722.h: 12573: unsigned T0PS3 :1;
[; ;pic18f8722.h: 12574: };
[; ;pic18f8722.h: 12575: } T0CONbits_t;
[; ;pic18f8722.h: 12576: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f8722.h: 12631: extern volatile unsigned short TMR0 @ 0xFD6;
"12633
[; ;pic18f8722.h: 12633: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f8722.h: 12638: extern volatile unsigned char TMR0L @ 0xFD6;
"12640
[; ;pic18f8722.h: 12640: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f8722.h: 12645: extern volatile unsigned char TMR0H @ 0xFD7;
"12647
[; ;pic18f8722.h: 12647: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f8722.h: 12652: extern volatile unsigned char STATUS @ 0xFD8;
"12654
[; ;pic18f8722.h: 12654: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f8722.h: 12657: typedef union {
[; ;pic18f8722.h: 12658: struct {
[; ;pic18f8722.h: 12659: unsigned C :1;
[; ;pic18f8722.h: 12660: unsigned DC :1;
[; ;pic18f8722.h: 12661: unsigned Z :1;
[; ;pic18f8722.h: 12662: unsigned OV :1;
[; ;pic18f8722.h: 12663: unsigned N :1;
[; ;pic18f8722.h: 12664: };
[; ;pic18f8722.h: 12665: struct {
[; ;pic18f8722.h: 12666: unsigned CARRY :1;
[; ;pic18f8722.h: 12667: unsigned :1;
[; ;pic18f8722.h: 12668: unsigned ZERO :1;
[; ;pic18f8722.h: 12669: unsigned OVERFLOW :1;
[; ;pic18f8722.h: 12670: unsigned NEGATIVE :1;
[; ;pic18f8722.h: 12671: };
[; ;pic18f8722.h: 12672: } STATUSbits_t;
[; ;pic18f8722.h: 12673: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f8722.h: 12723: extern volatile unsigned short FSR2 @ 0xFD9;
"12725
[; ;pic18f8722.h: 12725: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f8722.h: 12730: extern volatile unsigned char FSR2L @ 0xFD9;
"12732
[; ;pic18f8722.h: 12732: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f8722.h: 12737: extern volatile unsigned char FSR2H @ 0xFDA;
"12739
[; ;pic18f8722.h: 12739: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f8722.h: 12744: extern volatile unsigned char PLUSW2 @ 0xFDB;
"12746
[; ;pic18f8722.h: 12746: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f8722.h: 12751: extern volatile unsigned char PREINC2 @ 0xFDC;
"12753
[; ;pic18f8722.h: 12753: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f8722.h: 12758: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"12760
[; ;pic18f8722.h: 12760: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f8722.h: 12765: extern volatile unsigned char POSTINC2 @ 0xFDE;
"12767
[; ;pic18f8722.h: 12767: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f8722.h: 12772: extern volatile unsigned char INDF2 @ 0xFDF;
"12774
[; ;pic18f8722.h: 12774: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f8722.h: 12779: extern volatile unsigned char BSR @ 0xFE0;
"12781
[; ;pic18f8722.h: 12781: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f8722.h: 12786: extern volatile unsigned short FSR1 @ 0xFE1;
"12788
[; ;pic18f8722.h: 12788: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f8722.h: 12793: extern volatile unsigned char FSR1L @ 0xFE1;
"12795
[; ;pic18f8722.h: 12795: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f8722.h: 12800: extern volatile unsigned char FSR1H @ 0xFE2;
"12802
[; ;pic18f8722.h: 12802: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f8722.h: 12807: extern volatile unsigned char PLUSW1 @ 0xFE3;
"12809
[; ;pic18f8722.h: 12809: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f8722.h: 12814: extern volatile unsigned char PREINC1 @ 0xFE4;
"12816
[; ;pic18f8722.h: 12816: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f8722.h: 12821: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"12823
[; ;pic18f8722.h: 12823: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f8722.h: 12828: extern volatile unsigned char POSTINC1 @ 0xFE6;
"12830
[; ;pic18f8722.h: 12830: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f8722.h: 12835: extern volatile unsigned char INDF1 @ 0xFE7;
"12837
[; ;pic18f8722.h: 12837: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f8722.h: 12842: extern volatile unsigned char WREG @ 0xFE8;
"12844
[; ;pic18f8722.h: 12844: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f8722.h: 12849: extern volatile unsigned short FSR0 @ 0xFE9;
"12851
[; ;pic18f8722.h: 12851: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f8722.h: 12856: extern volatile unsigned char FSR0L @ 0xFE9;
"12858
[; ;pic18f8722.h: 12858: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f8722.h: 12863: extern volatile unsigned char FSR0H @ 0xFEA;
"12865
[; ;pic18f8722.h: 12865: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f8722.h: 12870: extern volatile unsigned char PLUSW0 @ 0xFEB;
"12872
[; ;pic18f8722.h: 12872: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f8722.h: 12877: extern volatile unsigned char PREINC0 @ 0xFEC;
"12879
[; ;pic18f8722.h: 12879: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f8722.h: 12884: extern volatile unsigned char POSTDEC0 @ 0xFED;
"12886
[; ;pic18f8722.h: 12886: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f8722.h: 12891: extern volatile unsigned char POSTINC0 @ 0xFEE;
"12893
[; ;pic18f8722.h: 12893: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f8722.h: 12898: extern volatile unsigned char INDF0 @ 0xFEF;
"12900
[; ;pic18f8722.h: 12900: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f8722.h: 12905: extern volatile unsigned char INTCON3 @ 0xFF0;
"12907
[; ;pic18f8722.h: 12907: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f8722.h: 12910: typedef union {
[; ;pic18f8722.h: 12911: struct {
[; ;pic18f8722.h: 12912: unsigned INT1IF :1;
[; ;pic18f8722.h: 12913: unsigned INT2IF :1;
[; ;pic18f8722.h: 12914: unsigned INT3IF :1;
[; ;pic18f8722.h: 12915: unsigned INT1IE :1;
[; ;pic18f8722.h: 12916: unsigned INT2IE :1;
[; ;pic18f8722.h: 12917: unsigned INT3IE :1;
[; ;pic18f8722.h: 12918: unsigned INT1IP :1;
[; ;pic18f8722.h: 12919: unsigned INT2IP :1;
[; ;pic18f8722.h: 12920: };
[; ;pic18f8722.h: 12921: struct {
[; ;pic18f8722.h: 12922: unsigned INT1F :1;
[; ;pic18f8722.h: 12923: unsigned INT2F :1;
[; ;pic18f8722.h: 12924: unsigned INT3F :1;
[; ;pic18f8722.h: 12925: unsigned INT1E :1;
[; ;pic18f8722.h: 12926: unsigned INT2E :1;
[; ;pic18f8722.h: 12927: unsigned INT3E :1;
[; ;pic18f8722.h: 12928: unsigned INT1P :1;
[; ;pic18f8722.h: 12929: unsigned INT2P :1;
[; ;pic18f8722.h: 12930: };
[; ;pic18f8722.h: 12931: } INTCON3bits_t;
[; ;pic18f8722.h: 12932: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f8722.h: 13017: extern volatile unsigned char INTCON2 @ 0xFF1;
"13019
[; ;pic18f8722.h: 13019: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f8722.h: 13022: typedef union {
[; ;pic18f8722.h: 13023: struct {
[; ;pic18f8722.h: 13024: unsigned :7;
[; ;pic18f8722.h: 13025: unsigned NOT_RBPU :1;
[; ;pic18f8722.h: 13026: };
[; ;pic18f8722.h: 13027: struct {
[; ;pic18f8722.h: 13028: unsigned RBIP :1;
[; ;pic18f8722.h: 13029: unsigned INT3IP :1;
[; ;pic18f8722.h: 13030: unsigned TMR0IP :1;
[; ;pic18f8722.h: 13031: unsigned INTEDG3 :1;
[; ;pic18f8722.h: 13032: unsigned INTEDG2 :1;
[; ;pic18f8722.h: 13033: unsigned INTEDG1 :1;
[; ;pic18f8722.h: 13034: unsigned INTEDG0 :1;
[; ;pic18f8722.h: 13035: unsigned nRBPU :1;
[; ;pic18f8722.h: 13036: };
[; ;pic18f8722.h: 13037: struct {
[; ;pic18f8722.h: 13038: unsigned :1;
[; ;pic18f8722.h: 13039: unsigned INT3P :1;
[; ;pic18f8722.h: 13040: unsigned T0IP :1;
[; ;pic18f8722.h: 13041: unsigned :4;
[; ;pic18f8722.h: 13042: unsigned RBPU :1;
[; ;pic18f8722.h: 13043: };
[; ;pic18f8722.h: 13044: } INTCON2bits_t;
[; ;pic18f8722.h: 13045: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f8722.h: 13110: extern volatile unsigned char INTCON @ 0xFF2;
"13112
[; ;pic18f8722.h: 13112: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f8722.h: 13115: typedef union {
[; ;pic18f8722.h: 13116: struct {
[; ;pic18f8722.h: 13117: unsigned RBIF :1;
[; ;pic18f8722.h: 13118: unsigned INT0IF :1;
[; ;pic18f8722.h: 13119: unsigned TMR0IF :1;
[; ;pic18f8722.h: 13120: unsigned RBIE :1;
[; ;pic18f8722.h: 13121: unsigned INT0IE :1;
[; ;pic18f8722.h: 13122: unsigned TMR0IE :1;
[; ;pic18f8722.h: 13123: unsigned PEIE_GIEL :1;
[; ;pic18f8722.h: 13124: unsigned GIE_GIEH :1;
[; ;pic18f8722.h: 13125: };
[; ;pic18f8722.h: 13126: struct {
[; ;pic18f8722.h: 13127: unsigned :1;
[; ;pic18f8722.h: 13128: unsigned INT0F :1;
[; ;pic18f8722.h: 13129: unsigned T0IF :1;
[; ;pic18f8722.h: 13130: unsigned :1;
[; ;pic18f8722.h: 13131: unsigned INT0E :1;
[; ;pic18f8722.h: 13132: unsigned T0IE :1;
[; ;pic18f8722.h: 13133: unsigned PEIE :1;
[; ;pic18f8722.h: 13134: unsigned GIE :1;
[; ;pic18f8722.h: 13135: };
[; ;pic18f8722.h: 13136: struct {
[; ;pic18f8722.h: 13137: unsigned :6;
[; ;pic18f8722.h: 13138: unsigned GIEL :1;
[; ;pic18f8722.h: 13139: unsigned GIEH :1;
[; ;pic18f8722.h: 13140: };
[; ;pic18f8722.h: 13141: } INTCONbits_t;
[; ;pic18f8722.h: 13142: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f8722.h: 13227: extern volatile unsigned short PROD @ 0xFF3;
"13229
[; ;pic18f8722.h: 13229: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f8722.h: 13234: extern volatile unsigned char PRODL @ 0xFF3;
"13236
[; ;pic18f8722.h: 13236: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f8722.h: 13241: extern volatile unsigned char PRODH @ 0xFF4;
"13243
[; ;pic18f8722.h: 13243: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f8722.h: 13248: extern volatile unsigned char TABLAT @ 0xFF5;
"13250
[; ;pic18f8722.h: 13250: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f8722.h: 13256: extern volatile unsigned short long TBLPTR @ 0xFF6;
"13259
[; ;pic18f8722.h: 13259: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f8722.h: 13264: extern volatile unsigned char TBLPTRL @ 0xFF6;
"13266
[; ;pic18f8722.h: 13266: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f8722.h: 13271: extern volatile unsigned char TBLPTRH @ 0xFF7;
"13273
[; ;pic18f8722.h: 13273: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f8722.h: 13278: extern volatile unsigned char TBLPTRU @ 0xFF8;
"13280
[; ;pic18f8722.h: 13280: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f8722.h: 13286: extern volatile unsigned short long PCLAT @ 0xFF9;
"13289
[; ;pic18f8722.h: 13289: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f8722.h: 13293: extern volatile unsigned short long PC @ 0xFF9;
"13296
[; ;pic18f8722.h: 13296: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f8722.h: 13301: extern volatile unsigned char PCL @ 0xFF9;
"13303
[; ;pic18f8722.h: 13303: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f8722.h: 13308: extern volatile unsigned char PCLATH @ 0xFFA;
"13310
[; ;pic18f8722.h: 13310: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f8722.h: 13315: extern volatile unsigned char PCLATU @ 0xFFB;
"13317
[; ;pic18f8722.h: 13317: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f8722.h: 13322: extern volatile unsigned char STKPTR @ 0xFFC;
"13324
[; ;pic18f8722.h: 13324: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f8722.h: 13327: typedef union {
[; ;pic18f8722.h: 13328: struct {
[; ;pic18f8722.h: 13329: unsigned STKPTR :5;
[; ;pic18f8722.h: 13330: unsigned :1;
[; ;pic18f8722.h: 13331: unsigned STKUNF :1;
[; ;pic18f8722.h: 13332: unsigned STKFUL :1;
[; ;pic18f8722.h: 13333: };
[; ;pic18f8722.h: 13334: struct {
[; ;pic18f8722.h: 13335: unsigned STKPTR0 :1;
[; ;pic18f8722.h: 13336: unsigned STKPTR1 :1;
[; ;pic18f8722.h: 13337: unsigned STKPTR2 :1;
[; ;pic18f8722.h: 13338: unsigned STKPTR3 :1;
[; ;pic18f8722.h: 13339: unsigned STKPTR4 :1;
[; ;pic18f8722.h: 13340: unsigned :2;
[; ;pic18f8722.h: 13341: unsigned STKOVF :1;
[; ;pic18f8722.h: 13342: };
[; ;pic18f8722.h: 13343: struct {
[; ;pic18f8722.h: 13344: unsigned SP0 :1;
[; ;pic18f8722.h: 13345: unsigned SP1 :1;
[; ;pic18f8722.h: 13346: unsigned SP2 :1;
[; ;pic18f8722.h: 13347: unsigned SP3 :1;
[; ;pic18f8722.h: 13348: unsigned SP4 :1;
[; ;pic18f8722.h: 13349: };
[; ;pic18f8722.h: 13350: } STKPTRbits_t;
[; ;pic18f8722.h: 13351: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f8722.h: 13427: extern volatile unsigned short long TOS @ 0xFFD;
"13430
[; ;pic18f8722.h: 13430: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f8722.h: 13435: extern volatile unsigned char TOSL @ 0xFFD;
"13437
[; ;pic18f8722.h: 13437: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f8722.h: 13442: extern volatile unsigned char TOSH @ 0xFFE;
"13444
[; ;pic18f8722.h: 13444: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f8722.h: 13449: extern volatile unsigned char TOSU @ 0xFFF;
"13451
[; ;pic18f8722.h: 13451: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f8722.h: 13461: extern volatile __bit A16 @ (((unsigned) &PORTH)*8) + 0;
[; ;pic18f8722.h: 13463: extern volatile __bit A17 @ (((unsigned) &PORTH)*8) + 1;
[; ;pic18f8722.h: 13465: extern volatile __bit A18 @ (((unsigned) &PORTH)*8) + 2;
[; ;pic18f8722.h: 13467: extern volatile __bit A19 @ (((unsigned) &PORTH)*8) + 3;
[; ;pic18f8722.h: 13469: extern volatile __bit ABDEN1 @ (((unsigned) &BAUDCON1)*8) + 0;
[; ;pic18f8722.h: 13471: extern volatile __bit ABDEN2 @ (((unsigned) &BAUDCON2)*8) + 0;
[; ;pic18f8722.h: 13473: extern volatile __bit ABDOVF1 @ (((unsigned) &BAUDCON1)*8) + 7;
[; ;pic18f8722.h: 13475: extern volatile __bit ABDOVF2 @ (((unsigned) &BAUDCON2)*8) + 7;
[; ;pic18f8722.h: 13477: extern volatile __bit __attribute__((__deprecated__)) ACKDT @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f8722.h: 13479: extern volatile __bit ACKDT1 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f8722.h: 13481: extern volatile __bit ACKDT2 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f8722.h: 13483: extern volatile __bit __attribute__((__deprecated__)) ACKEN @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f8722.h: 13485: extern volatile __bit ACKEN1 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f8722.h: 13487: extern volatile __bit ACKEN2 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f8722.h: 13489: extern volatile __bit __attribute__((__deprecated__)) ACKSTAT @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic18f8722.h: 13491: extern volatile __bit ACKSTAT1 @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic18f8722.h: 13493: extern volatile __bit ACKSTAT2 @ (((unsigned) &SSP2CON2)*8) + 6;
[; ;pic18f8722.h: 13495: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f8722.h: 13497: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f8722.h: 13499: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f8722.h: 13501: extern volatile __bit AD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f8722.h: 13503: extern volatile __bit AD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f8722.h: 13505: extern volatile __bit AD10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f8722.h: 13507: extern volatile __bit AD11 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f8722.h: 13509: extern volatile __bit AD12 @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f8722.h: 13511: extern volatile __bit AD13 @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f8722.h: 13513: extern volatile __bit AD14 @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f8722.h: 13515: extern volatile __bit AD15 @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f8722.h: 13517: extern volatile __bit AD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f8722.h: 13519: extern volatile __bit AD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f8722.h: 13521: extern volatile __bit AD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f8722.h: 13523: extern volatile __bit AD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f8722.h: 13525: extern volatile __bit AD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f8722.h: 13527: extern volatile __bit AD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f8722.h: 13529: extern volatile __bit AD8 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f8722.h: 13531: extern volatile __bit AD9 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f8722.h: 13533: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f8722.h: 13535: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f8722.h: 13537: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f8722.h: 13539: extern volatile __bit __attribute__((__deprecated__)) ADDEN @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f8722.h: 13541: extern volatile __bit ADDEN1 @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f8722.h: 13543: extern volatile __bit ADDEN2 @ (((unsigned) &RCSTA2)*8) + 3;
[; ;pic18f8722.h: 13545: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f8722.h: 13547: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f8722.h: 13549: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f8722.h: 13551: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f8722.h: 13553: extern volatile __bit ADMSK1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f8722.h: 13555: extern volatile __bit ADMSK11 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f8722.h: 13557: extern volatile __bit ADMSK12 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f8722.h: 13559: extern volatile __bit ADMSK2 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f8722.h: 13561: extern volatile __bit ADMSK21 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f8722.h: 13563: extern volatile __bit ADMSK22 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f8722.h: 13565: extern volatile __bit ADMSK3 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f8722.h: 13567: extern volatile __bit ADMSK31 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f8722.h: 13569: extern volatile __bit ADMSK32 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f8722.h: 13571: extern volatile __bit ADMSK4 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f8722.h: 13573: extern volatile __bit ADMSK41 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f8722.h: 13575: extern volatile __bit ADMSK42 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f8722.h: 13577: extern volatile __bit ADMSK5 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f8722.h: 13579: extern volatile __bit ADMSK51 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f8722.h: 13581: extern volatile __bit ADMSK52 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f8722.h: 13583: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f8722.h: 13585: extern volatile __bit ALE @ (((unsigned) &PORTJ)*8) + 0;
[; ;pic18f8722.h: 13587: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f8722.h: 13589: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f8722.h: 13591: extern volatile __bit AN10 @ (((unsigned) &PORTF)*8) + 5;
[; ;pic18f8722.h: 13593: extern volatile __bit AN11 @ (((unsigned) &PORTF)*8) + 6;
[; ;pic18f8722.h: 13595: extern volatile __bit AN12 @ (((unsigned) &PORTH)*8) + 4;
[; ;pic18f8722.h: 13597: extern volatile __bit AN13 @ (((unsigned) &PORTH)*8) + 5;
[; ;pic18f8722.h: 13599: extern volatile __bit AN14 @ (((unsigned) &PORTH)*8) + 6;
[; ;pic18f8722.h: 13601: extern volatile __bit AN15 @ (((unsigned) &PORTH)*8) + 7;
[; ;pic18f8722.h: 13603: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f8722.h: 13605: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f8722.h: 13607: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f8722.h: 13609: extern volatile __bit AN5 @ (((unsigned) &PORTF)*8) + 0;
[; ;pic18f8722.h: 13611: extern volatile __bit AN6 @ (((unsigned) &PORTF)*8) + 1;
[; ;pic18f8722.h: 13613: extern volatile __bit AN7 @ (((unsigned) &PORTF)*8) + 2;
[; ;pic18f8722.h: 13615: extern volatile __bit AN8 @ (((unsigned) &PORTF)*8) + 3;
[; ;pic18f8722.h: 13617: extern volatile __bit AN9 @ (((unsigned) &PORTF)*8) + 4;
[; ;pic18f8722.h: 13619: extern volatile __bit BA0 @ (((unsigned) &PORTJ)*8) + 4;
[; ;pic18f8722.h: 13621: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f8722.h: 13623: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f8722.h: 13625: extern volatile __bit BCL1IP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f8722.h: 13627: extern volatile __bit BCL2IE @ (((unsigned) &PIE3)*8) + 6;
[; ;pic18f8722.h: 13629: extern volatile __bit BCL2IF @ (((unsigned) &PIR3)*8) + 6;
[; ;pic18f8722.h: 13631: extern volatile __bit BCL2IP @ (((unsigned) &IPR3)*8) + 6;
[; ;pic18f8722.h: 13633: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f8722.h: 13635: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f8722.h: 13637: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f8722.h: 13639: extern volatile __bit __attribute__((__deprecated__)) BF @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic18f8722.h: 13641: extern volatile __bit BF1 @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic18f8722.h: 13643: extern volatile __bit BF2 @ (((unsigned) &SSP2STAT)*8) + 0;
[; ;pic18f8722.h: 13645: extern volatile __bit BGST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f8722.h: 13647: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f8722.h: 13649: extern volatile __bit BRG161 @ (((unsigned) &BAUDCON1)*8) + 3;
[; ;pic18f8722.h: 13651: extern volatile __bit BRG162 @ (((unsigned) &BAUDCON2)*8) + 3;
[; ;pic18f8722.h: 13653: extern volatile __bit __attribute__((__deprecated__)) BRGH @ (((unsigned) &TXSTA1)*8) + 2;
[; ;pic18f8722.h: 13655: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA1)*8) + 2;
[; ;pic18f8722.h: 13657: extern volatile __bit BRGH2 @ (((unsigned) &TXSTA2)*8) + 2;
[; ;pic18f8722.h: 13659: extern volatile __bit C1INV @ (((unsigned) &CMCON)*8) + 4;
[; ;pic18f8722.h: 13661: extern volatile __bit __attribute__((__deprecated__)) C1OUT @ (((unsigned) &CMCON)*8) + 6;
[; ;pic18f8722.h: 13663: extern volatile __bit C1OUTF @ (((unsigned) &PORTF)*8) + 2;
[; ;pic18f8722.h: 13665: extern volatile __bit C2INV @ (((unsigned) &CMCON)*8) + 5;
[; ;pic18f8722.h: 13667: extern volatile __bit __attribute__((__deprecated__)) C2OUT @ (((unsigned) &CMCON)*8) + 7;
[; ;pic18f8722.h: 13669: extern volatile __bit C2OUTF @ (((unsigned) &PORTF)*8) + 1;
[; ;pic18f8722.h: 13671: extern volatile __bit C3OUTG @ (((unsigned) &PORTG)*8) + 1;
[; ;pic18f8722.h: 13673: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f8722.h: 13675: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f8722.h: 13677: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f8722.h: 13679: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f8722.h: 13681: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f8722.h: 13683: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f8722.h: 13685: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f8722.h: 13687: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f8722.h: 13689: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f8722.h: 13691: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f8722.h: 13693: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f8722.h: 13695: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f8722.h: 13697: extern volatile __bit CCP2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f8722.h: 13699: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f8722.h: 13701: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f8722.h: 13703: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f8722.h: 13705: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f8722.h: 13707: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f8722.h: 13709: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f8722.h: 13711: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f8722.h: 13713: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f8722.h: 13715: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f8722.h: 13717: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f8722.h: 13719: extern volatile __bit CCP3 @ (((unsigned) &PORTG)*8) + 0;
[; ;pic18f8722.h: 13721: extern volatile __bit CCP3IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f8722.h: 13723: extern volatile __bit CCP3IF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f8722.h: 13725: extern volatile __bit CCP3IP @ (((unsigned) &IPR3)*8) + 0;
[; ;pic18f8722.h: 13727: extern volatile __bit CCP3M0 @ (((unsigned) &CCP3CON)*8) + 0;
[; ;pic18f8722.h: 13729: extern volatile __bit CCP3M1 @ (((unsigned) &CCP3CON)*8) + 1;
[; ;pic18f8722.h: 13731: extern volatile __bit CCP3M2 @ (((unsigned) &CCP3CON)*8) + 2;
[; ;pic18f8722.h: 13733: extern volatile __bit CCP3M3 @ (((unsigned) &CCP3CON)*8) + 3;
[; ;pic18f8722.h: 13735: extern volatile __bit CCP3X @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic18f8722.h: 13737: extern volatile __bit CCP3Y @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic18f8722.h: 13739: extern volatile __bit CCP4 @ (((unsigned) &PORTG)*8) + 3;
[; ;pic18f8722.h: 13741: extern volatile __bit CCP4IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f8722.h: 13743: extern volatile __bit CCP4IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f8722.h: 13745: extern volatile __bit CCP4IP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f8722.h: 13747: extern volatile __bit CCP4M0 @ (((unsigned) &CCP4CON)*8) + 0;
[; ;pic18f8722.h: 13749: extern volatile __bit CCP4M1 @ (((unsigned) &CCP4CON)*8) + 1;
[; ;pic18f8722.h: 13751: extern volatile __bit CCP4M2 @ (((unsigned) &CCP4CON)*8) + 2;
[; ;pic18f8722.h: 13753: extern volatile __bit CCP4M3 @ (((unsigned) &CCP4CON)*8) + 3;
[; ;pic18f8722.h: 13755: extern volatile __bit CCP5 @ (((unsigned) &PORTG)*8) + 4;
[; ;pic18f8722.h: 13757: extern volatile __bit CCP5IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f8722.h: 13759: extern volatile __bit CCP5IF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18f8722.h: 13761: extern volatile __bit CCP5IP @ (((unsigned) &IPR3)*8) + 2;
[; ;pic18f8722.h: 13763: extern volatile __bit CCP5M0 @ (((unsigned) &CCP5CON)*8) + 0;
[; ;pic18f8722.h: 13765: extern volatile __bit CCP5M1 @ (((unsigned) &CCP5CON)*8) + 1;
[; ;pic18f8722.h: 13767: extern volatile __bit CCP5M2 @ (((unsigned) &CCP5CON)*8) + 2;
[; ;pic18f8722.h: 13769: extern volatile __bit CCP5M3 @ (((unsigned) &CCP5CON)*8) + 3;
[; ;pic18f8722.h: 13771: extern volatile __bit CCP6 @ (((unsigned) &PORTH)*8) + 7;
[; ;pic18f8722.h: 13773: extern volatile __bit CCP6E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f8722.h: 13775: extern volatile __bit CCP7 @ (((unsigned) &PORTH)*8) + 6;
[; ;pic18f8722.h: 13777: extern volatile __bit CCP7E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f8722.h: 13779: extern volatile __bit CCP8 @ (((unsigned) &PORTH)*8) + 5;
[; ;pic18f8722.h: 13781: extern volatile __bit CCP8E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f8722.h: 13783: extern volatile __bit CCP9 @ (((unsigned) &PORTH)*8) + 4;
[; ;pic18f8722.h: 13785: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f8722.h: 13787: extern volatile __bit CE @ (((unsigned) &PORTJ)*8) + 5;
[; ;pic18f8722.h: 13789: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f8722.h: 13791: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f8722.h: 13793: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f8722.h: 13795: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f8722.h: 13797: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f8722.h: 13799: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f8722.h: 13801: extern volatile __bit CIS @ (((unsigned) &CMCON)*8) + 3;
[; ;pic18f8722.h: 13803: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f8722.h: 13805: extern volatile __bit CK1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f8722.h: 13807: extern volatile __bit CK2 @ (((unsigned) &PORTG)*8) + 1;
[; ;pic18f8722.h: 13809: extern volatile __bit __attribute__((__deprecated__)) CKE @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic18f8722.h: 13811: extern volatile __bit CKE1 @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic18f8722.h: 13813: extern volatile __bit CKE2 @ (((unsigned) &SSP2STAT)*8) + 6;
[; ;pic18f8722.h: 13815: extern volatile __bit __attribute__((__deprecated__)) CKP @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic18f8722.h: 13817: extern volatile __bit CKP1 @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic18f8722.h: 13819: extern volatile __bit CKP2 @ (((unsigned) &SSP2CON1)*8) + 4;
[; ;pic18f8722.h: 13821: extern volatile __bit CKTXP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f8722.h: 13823: extern volatile __bit CM0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f8722.h: 13825: extern volatile __bit CM1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f8722.h: 13827: extern volatile __bit CM2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f8722.h: 13829: extern volatile __bit CMEN0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f8722.h: 13831: extern volatile __bit CMEN1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f8722.h: 13833: extern volatile __bit CMEN2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f8722.h: 13835: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f8722.h: 13837: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f8722.h: 13839: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f8722.h: 13841: extern volatile __bit __attribute__((__deprecated__)) CREN @ (((unsigned) &RCSTA1)*8) + 4;
[; ;pic18f8722.h: 13843: extern volatile __bit CREN1 @ (((unsigned) &RCSTA1)*8) + 4;
[; ;pic18f8722.h: 13845: extern volatile __bit CREN2 @ (((unsigned) &RCSTA2)*8) + 4;
[; ;pic18f8722.h: 13847: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f8722.h: 13849: extern volatile __bit __attribute__((__deprecated__)) CSRC @ (((unsigned) &TXSTA1)*8) + 7;
[; ;pic18f8722.h: 13851: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA1)*8) + 7;
[; ;pic18f8722.h: 13853: extern volatile __bit CSRC2 @ (((unsigned) &TXSTA2)*8) + 7;
[; ;pic18f8722.h: 13855: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f8722.h: 13857: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f8722.h: 13859: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f8722.h: 13861: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f8722.h: 13863: extern volatile __bit CVREF @ (((unsigned) &PORTF)*8) + 5;
[; ;pic18f8722.h: 13865: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f8722.h: 13867: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f8722.h: 13869: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f8722.h: 13871: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f8722.h: 13873: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f8722.h: 13875: extern volatile __bit DA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f8722.h: 13877: extern volatile __bit DA1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f8722.h: 13879: extern volatile __bit DA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f8722.h: 13881: extern volatile __bit DATA_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f8722.h: 13883: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f8722.h: 13885: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f8722.h: 13887: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f8722.h: 13889: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f8722.h: 13891: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f8722.h: 13893: extern volatile __bit DC3B0 @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic18f8722.h: 13895: extern volatile __bit DC3B1 @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic18f8722.h: 13897: extern volatile __bit DC4B0 @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic18f8722.h: 13899: extern volatile __bit DC4B1 @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic18f8722.h: 13901: extern volatile __bit DC5B0 @ (((unsigned) &CCP5CON)*8) + 4;
[; ;pic18f8722.h: 13903: extern volatile __bit DC5B1 @ (((unsigned) &CCP5CON)*8) + 5;
[; ;pic18f8722.h: 13905: extern volatile __bit DCCP4X @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic18f8722.h: 13907: extern volatile __bit DCCP4Y @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic18f8722.h: 13909: extern volatile __bit DCCP5X @ (((unsigned) &CCP5CON)*8) + 5;
[; ;pic18f8722.h: 13911: extern volatile __bit DCCP5Y @ (((unsigned) &CCP5CON)*8) + 4;
[; ;pic18f8722.h: 13913: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f8722.h: 13915: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f8722.h: 13917: extern volatile __bit DT1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f8722.h: 13919: extern volatile __bit DT2 @ (((unsigned) &PORTG)*8) + 2;
[; ;pic18f8722.h: 13921: extern volatile __bit D_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f8722.h: 13923: extern volatile __bit D_NOT_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f8722.h: 13925: extern volatile __bit D_nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f8722.h: 13927: extern volatile __bit EBDIS @ (((unsigned) &MEMCON)*8) + 7;
[; ;pic18f8722.h: 13929: extern volatile __bit ECCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f8722.h: 13931: extern volatile __bit ECCP1AS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f8722.h: 13933: extern volatile __bit ECCP1AS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f8722.h: 13935: extern volatile __bit ECCP1AS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f8722.h: 13937: extern volatile __bit ECCP1ASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f8722.h: 13939: extern volatile __bit ECCP2AS0 @ (((unsigned) &ECCP2AS)*8) + 4;
[; ;pic18f8722.h: 13941: extern volatile __bit ECCP2AS1 @ (((unsigned) &ECCP2AS)*8) + 5;
[; ;pic18f8722.h: 13943: extern volatile __bit ECCP2AS2 @ (((unsigned) &ECCP2AS)*8) + 6;
[; ;pic18f8722.h: 13945: extern volatile __bit ECCP2ASE @ (((unsigned) &ECCP2AS)*8) + 7;
[; ;pic18f8722.h: 13947: extern volatile __bit ECCP3 @ (((unsigned) &PORTG)*8) + 0;
[; ;pic18f8722.h: 13949: extern volatile __bit ECCP3AS0 @ (((unsigned) &ECCP3AS)*8) + 4;
[; ;pic18f8722.h: 13951: extern volatile __bit ECCP3AS1 @ (((unsigned) &ECCP3AS)*8) + 5;
[; ;pic18f8722.h: 13953: extern volatile __bit ECCP3AS2 @ (((unsigned) &ECCP3AS)*8) + 6;
[; ;pic18f8722.h: 13955: extern volatile __bit ECCP3ASE @ (((unsigned) &ECCP3AS)*8) + 7;
[; ;pic18f8722.h: 13957: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f8722.h: 13959: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f8722.h: 13961: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f8722.h: 13963: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f8722.h: 13965: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f8722.h: 13967: extern volatile __bit __attribute__((__deprecated__)) FERR @ (((unsigned) &RCSTA1)*8) + 2;
[; ;pic18f8722.h: 13969: extern volatile __bit FERR1 @ (((unsigned) &RCSTA1)*8) + 2;
[; ;pic18f8722.h: 13971: extern volatile __bit FERR2 @ (((unsigned) &RCSTA2)*8) + 2;
[; ;pic18f8722.h: 13973: extern volatile __bit FLT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f8722.h: 13975: extern volatile __bit FLTS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f8722.h: 13977: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f8722.h: 13979: extern volatile __bit __attribute__((__deprecated__)) GCEN @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic18f8722.h: 13981: extern volatile __bit GCEN1 @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic18f8722.h: 13983: extern volatile __bit GCEN2 @ (((unsigned) &SSP2CON2)*8) + 7;
[; ;pic18f8722.h: 13985: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f8722.h: 13987: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f8722.h: 13989: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f8722.h: 13991: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f8722.h: 13993: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f8722.h: 13995: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f8722.h: 13997: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f8722.h: 13999: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f8722.h: 14001: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f8722.h: 14003: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f8722.h: 14005: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f8722.h: 14007: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f8722.h: 14009: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f8722.h: 14011: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f8722.h: 14013: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f8722.h: 14015: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f8722.h: 14017: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f8722.h: 14019: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f8722.h: 14021: extern volatile __bit I2C_DAT2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f8722.h: 14023: extern volatile __bit I2C_READ2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f8722.h: 14025: extern volatile __bit I2C_START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f8722.h: 14027: extern volatile __bit I2C_STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f8722.h: 14029: extern volatile __bit IBF @ (((unsigned) &PSPCON)*8) + 7;
[; ;pic18f8722.h: 14031: extern volatile __bit IBOV @ (((unsigned) &PSPCON)*8) + 5;
[; ;pic18f8722.h: 14033: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f8722.h: 14035: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f8722.h: 14037: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f8722.h: 14039: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f8722.h: 14041: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f8722.h: 14043: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f8722.h: 14045: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f8722.h: 14047: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f8722.h: 14049: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f8722.h: 14051: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f8722.h: 14053: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f8722.h: 14055: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f8722.h: 14057: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f8722.h: 14059: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f8722.h: 14061: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f8722.h: 14063: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f8722.h: 14065: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f8722.h: 14067: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f8722.h: 14069: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f8722.h: 14071: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f8722.h: 14073: extern volatile __bit INT3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f8722.h: 14075: extern volatile __bit INT3E @ (((unsigned) &INTCON3)*8) + 5;
[; ;pic18f8722.h: 14077: extern volatile __bit INT3F @ (((unsigned) &INTCON3)*8) + 2;
[; ;pic18f8722.h: 14079: extern volatile __bit INT3IE @ (((unsigned) &INTCON3)*8) + 5;
[; ;pic18f8722.h: 14081: extern volatile __bit INT3IF @ (((unsigned) &INTCON3)*8) + 2;
[; ;pic18f8722.h: 14083: extern volatile __bit INT3IP @ (((unsigned) &INTCON2)*8) + 1;
[; ;pic18f8722.h: 14085: extern volatile __bit INT3P @ (((unsigned) &INTCON2)*8) + 1;
[; ;pic18f8722.h: 14087: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f8722.h: 14089: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f8722.h: 14091: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f8722.h: 14093: extern volatile __bit INTEDG3 @ (((unsigned) &INTCON2)*8) + 3;
[; ;pic18f8722.h: 14095: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f8722.h: 14097: extern volatile __bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f8722.h: 14099: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f8722.h: 14101: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f8722.h: 14103: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f8722.h: 14105: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f8722.h: 14107: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f8722.h: 14109: extern volatile __bit IVRST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f8722.h: 14111: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f8722.h: 14113: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f8722.h: 14115: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f8722.h: 14117: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f8722.h: 14119: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f8722.h: 14121: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f8722.h: 14123: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f8722.h: 14125: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f8722.h: 14127: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f8722.h: 14129: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f8722.h: 14131: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f8722.h: 14133: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f8722.h: 14135: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f8722.h: 14137: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f8722.h: 14139: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f8722.h: 14141: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f8722.h: 14143: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f8722.h: 14145: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f8722.h: 14147: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f8722.h: 14149: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f8722.h: 14151: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f8722.h: 14153: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f8722.h: 14155: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f8722.h: 14157: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f8722.h: 14159: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f8722.h: 14161: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f8722.h: 14163: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f8722.h: 14165: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f8722.h: 14167: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f8722.h: 14169: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f8722.h: 14171: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f8722.h: 14173: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f8722.h: 14175: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f8722.h: 14177: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f8722.h: 14179: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f8722.h: 14181: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f8722.h: 14183: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f8722.h: 14185: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f8722.h: 14187: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f8722.h: 14189: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f8722.h: 14191: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f8722.h: 14193: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f8722.h: 14195: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f8722.h: 14197: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f8722.h: 14199: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f8722.h: 14201: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f8722.h: 14203: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f8722.h: 14205: extern volatile __bit LATE3 @ (((unsigned) &LATE)*8) + 3;
[; ;pic18f8722.h: 14207: extern volatile __bit LATE4 @ (((unsigned) &LATE)*8) + 4;
[; ;pic18f8722.h: 14209: extern volatile __bit LATE5 @ (((unsigned) &LATE)*8) + 5;
[; ;pic18f8722.h: 14211: extern volatile __bit LATE6 @ (((unsigned) &LATE)*8) + 6;
[; ;pic18f8722.h: 14213: extern volatile __bit LATE7 @ (((unsigned) &LATE)*8) + 7;
[; ;pic18f8722.h: 14215: extern volatile __bit LATF0 @ (((unsigned) &LATF)*8) + 0;
[; ;pic18f8722.h: 14217: extern volatile __bit LATF1 @ (((unsigned) &LATF)*8) + 1;
[; ;pic18f8722.h: 14219: extern volatile __bit LATF2 @ (((unsigned) &LATF)*8) + 2;
[; ;pic18f8722.h: 14221: extern volatile __bit LATF3 @ (((unsigned) &LATF)*8) + 3;
[; ;pic18f8722.h: 14223: extern volatile __bit LATF4 @ (((unsigned) &LATF)*8) + 4;
[; ;pic18f8722.h: 14225: extern volatile __bit LATF5 @ (((unsigned) &LATF)*8) + 5;
[; ;pic18f8722.h: 14227: extern volatile __bit LATF6 @ (((unsigned) &LATF)*8) + 6;
[; ;pic18f8722.h: 14229: extern volatile __bit LATF7 @ (((unsigned) &LATF)*8) + 7;
[; ;pic18f8722.h: 14231: extern volatile __bit LATG0 @ (((unsigned) &LATG)*8) + 0;
[; ;pic18f8722.h: 14233: extern volatile __bit LATG1 @ (((unsigned) &LATG)*8) + 1;
[; ;pic18f8722.h: 14235: extern volatile __bit LATG2 @ (((unsigned) &LATG)*8) + 2;
[; ;pic18f8722.h: 14237: extern volatile __bit LATG3 @ (((unsigned) &LATG)*8) + 3;
[; ;pic18f8722.h: 14239: extern volatile __bit LATG4 @ (((unsigned) &LATG)*8) + 4;
[; ;pic18f8722.h: 14241: extern volatile __bit LATG5 @ (((unsigned) &LATG)*8) + 5;
[; ;pic18f8722.h: 14243: extern volatile __bit LATH0 @ (((unsigned) &LATH)*8) + 0;
[; ;pic18f8722.h: 14245: extern volatile __bit LATH1 @ (((unsigned) &LATH)*8) + 1;
[; ;pic18f8722.h: 14247: extern volatile __bit LATH2 @ (((unsigned) &LATH)*8) + 2;
[; ;pic18f8722.h: 14249: extern volatile __bit LATH3 @ (((unsigned) &LATH)*8) + 3;
[; ;pic18f8722.h: 14251: extern volatile __bit LATH4 @ (((unsigned) &LATH)*8) + 4;
[; ;pic18f8722.h: 14253: extern volatile __bit LATH5 @ (((unsigned) &LATH)*8) + 5;
[; ;pic18f8722.h: 14255: extern volatile __bit LATH6 @ (((unsigned) &LATH)*8) + 6;
[; ;pic18f8722.h: 14257: extern volatile __bit LATH7 @ (((unsigned) &LATH)*8) + 7;
[; ;pic18f8722.h: 14259: extern volatile __bit LATJ0 @ (((unsigned) &LATJ)*8) + 0;
[; ;pic18f8722.h: 14261: extern volatile __bit LATJ1 @ (((unsigned) &LATJ)*8) + 1;
[; ;pic18f8722.h: 14263: extern volatile __bit LATJ2 @ (((unsigned) &LATJ)*8) + 2;
[; ;pic18f8722.h: 14265: extern volatile __bit LATJ3 @ (((unsigned) &LATJ)*8) + 3;
[; ;pic18f8722.h: 14267: extern volatile __bit LATJ4 @ (((unsigned) &LATJ)*8) + 4;
[; ;pic18f8722.h: 14269: extern volatile __bit LATJ5 @ (((unsigned) &LATJ)*8) + 5;
[; ;pic18f8722.h: 14271: extern volatile __bit LATJ6 @ (((unsigned) &LATJ)*8) + 6;
[; ;pic18f8722.h: 14273: extern volatile __bit LATJ7 @ (((unsigned) &LATJ)*8) + 7;
[; ;pic18f8722.h: 14275: extern volatile __bit LB @ (((unsigned) &PORTJ)*8) + 6;
[; ;pic18f8722.h: 14277: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f8722.h: 14279: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f8722.h: 14281: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f8722.h: 14283: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f8722.h: 14285: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f8722.h: 14287: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f8722.h: 14289: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f8722.h: 14291: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f8722.h: 14293: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f8722.h: 14295: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f8722.h: 14297: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f8722.h: 14299: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f8722.h: 14301: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f8722.h: 14303: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f8722.h: 14305: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f8722.h: 14307: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f8722.h: 14309: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f8722.h: 14311: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f8722.h: 14313: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f8722.h: 14315: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f8722.h: 14317: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f8722.h: 14319: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f8722.h: 14321: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f8722.h: 14323: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f8722.h: 14325: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f8722.h: 14327: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f8722.h: 14329: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f8722.h: 14331: extern volatile __bit LE3 @ (((unsigned) &LATE)*8) + 3;
[; ;pic18f8722.h: 14333: extern volatile __bit LE4 @ (((unsigned) &LATE)*8) + 4;
[; ;pic18f8722.h: 14335: extern volatile __bit LE5 @ (((unsigned) &LATE)*8) + 5;
[; ;pic18f8722.h: 14337: extern volatile __bit LE6 @ (((unsigned) &LATE)*8) + 6;
[; ;pic18f8722.h: 14339: extern volatile __bit LE7 @ (((unsigned) &LATE)*8) + 7;
[; ;pic18f8722.h: 14341: extern volatile __bit LF0 @ (((unsigned) &LATF)*8) + 0;
[; ;pic18f8722.h: 14343: extern volatile __bit LF1 @ (((unsigned) &LATF)*8) + 1;
[; ;pic18f8722.h: 14345: extern volatile __bit LF2 @ (((unsigned) &LATF)*8) + 2;
[; ;pic18f8722.h: 14347: extern volatile __bit LF3 @ (((unsigned) &LATF)*8) + 3;
[; ;pic18f8722.h: 14349: extern volatile __bit LF4 @ (((unsigned) &LATF)*8) + 4;
[; ;pic18f8722.h: 14351: extern volatile __bit LF5 @ (((unsigned) &LATF)*8) + 5;
[; ;pic18f8722.h: 14353: extern volatile __bit LF6 @ (((unsigned) &LATF)*8) + 6;
[; ;pic18f8722.h: 14355: extern volatile __bit LF7 @ (((unsigned) &LATF)*8) + 7;
[; ;pic18f8722.h: 14357: extern volatile __bit LG0 @ (((unsigned) &LATG)*8) + 0;
[; ;pic18f8722.h: 14359: extern volatile __bit LG1 @ (((unsigned) &LATG)*8) + 1;
[; ;pic18f8722.h: 14361: extern volatile __bit LG2 @ (((unsigned) &LATG)*8) + 2;
[; ;pic18f8722.h: 14363: extern volatile __bit LG3 @ (((unsigned) &LATG)*8) + 3;
[; ;pic18f8722.h: 14365: extern volatile __bit LG4 @ (((unsigned) &LATG)*8) + 4;
[; ;pic18f8722.h: 14367: extern volatile __bit LH0 @ (((unsigned) &LATH)*8) + 0;
[; ;pic18f8722.h: 14369: extern volatile __bit LH1 @ (((unsigned) &LATH)*8) + 1;
[; ;pic18f8722.h: 14371: extern volatile __bit LH2 @ (((unsigned) &LATH)*8) + 2;
[; ;pic18f8722.h: 14373: extern volatile __bit LH3 @ (((unsigned) &LATH)*8) + 3;
[; ;pic18f8722.h: 14375: extern volatile __bit LH4 @ (((unsigned) &LATH)*8) + 4;
[; ;pic18f8722.h: 14377: extern volatile __bit LH5 @ (((unsigned) &LATH)*8) + 5;
[; ;pic18f8722.h: 14379: extern volatile __bit LH6 @ (((unsigned) &LATH)*8) + 6;
[; ;pic18f8722.h: 14381: extern volatile __bit LH7 @ (((unsigned) &LATH)*8) + 7;
[; ;pic18f8722.h: 14383: extern volatile __bit LJ0 @ (((unsigned) &LATJ)*8) + 0;
[; ;pic18f8722.h: 14385: extern volatile __bit LJ1 @ (((unsigned) &LATJ)*8) + 1;
[; ;pic18f8722.h: 14387: extern volatile __bit LJ2 @ (((unsigned) &LATJ)*8) + 2;
[; ;pic18f8722.h: 14389: extern volatile __bit LJ3 @ (((unsigned) &LATJ)*8) + 3;
[; ;pic18f8722.h: 14391: extern volatile __bit LJ4 @ (((unsigned) &LATJ)*8) + 4;
[; ;pic18f8722.h: 14393: extern volatile __bit LJ5 @ (((unsigned) &LATJ)*8) + 5;
[; ;pic18f8722.h: 14395: extern volatile __bit LJ6 @ (((unsigned) &LATJ)*8) + 6;
[; ;pic18f8722.h: 14397: extern volatile __bit LJ7 @ (((unsigned) &LATJ)*8) + 7;
[; ;pic18f8722.h: 14399: extern volatile __bit LVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f8722.h: 14401: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f8722.h: 14403: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f8722.h: 14405: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f8722.h: 14407: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f8722.h: 14409: extern volatile __bit LVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f8722.h: 14411: extern volatile __bit LVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f8722.h: 14413: extern volatile __bit LVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f8722.h: 14415: extern volatile __bit LVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f8722.h: 14417: extern volatile __bit LVV0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f8722.h: 14419: extern volatile __bit LVV1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f8722.h: 14421: extern volatile __bit LVV2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f8722.h: 14423: extern volatile __bit LVV3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f8722.h: 14425: extern volatile __bit MCLR @ (((unsigned) &PORTG)*8) + 5;
[; ;pic18f8722.h: 14427: extern volatile __bit MSK0 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic18f8722.h: 14429: extern volatile __bit MSK01 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic18f8722.h: 14431: extern volatile __bit MSK02 @ (((unsigned) &SSP2ADD)*8) + 0;
[; ;pic18f8722.h: 14433: extern volatile __bit MSK1 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic18f8722.h: 14435: extern volatile __bit MSK11 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic18f8722.h: 14437: extern volatile __bit MSK12 @ (((unsigned) &SSP2ADD)*8) + 1;
[; ;pic18f8722.h: 14439: extern volatile __bit MSK2 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic18f8722.h: 14441: extern volatile __bit MSK21 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic18f8722.h: 14443: extern volatile __bit MSK22 @ (((unsigned) &SSP2ADD)*8) + 2;
[; ;pic18f8722.h: 14445: extern volatile __bit MSK3 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic18f8722.h: 14447: extern volatile __bit MSK31 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic18f8722.h: 14449: extern volatile __bit MSK32 @ (((unsigned) &SSP2ADD)*8) + 3;
[; ;pic18f8722.h: 14451: extern volatile __bit MSK4 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic18f8722.h: 14453: extern volatile __bit MSK41 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic18f8722.h: 14455: extern volatile __bit MSK42 @ (((unsigned) &SSP2ADD)*8) + 4;
[; ;pic18f8722.h: 14457: extern volatile __bit MSK5 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic18f8722.h: 14459: extern volatile __bit MSK51 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic18f8722.h: 14461: extern volatile __bit MSK52 @ (((unsigned) &SSP2ADD)*8) + 5;
[; ;pic18f8722.h: 14463: extern volatile __bit MSK6 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic18f8722.h: 14465: extern volatile __bit MSK61 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic18f8722.h: 14467: extern volatile __bit MSK62 @ (((unsigned) &SSP2ADD)*8) + 6;
[; ;pic18f8722.h: 14469: extern volatile __bit MSK7 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic18f8722.h: 14471: extern volatile __bit MSK71 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic18f8722.h: 14473: extern volatile __bit MSK72 @ (((unsigned) &SSP2ADD)*8) + 7;
[; ;pic18f8722.h: 14475: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f8722.h: 14477: extern volatile __bit NOT_A @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f8722.h: 14479: extern volatile __bit NOT_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f8722.h: 14481: extern volatile __bit NOT_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f8722.h: 14483: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f8722.h: 14485: extern volatile __bit NOT_CE @ (((unsigned) &PORTJ)*8) + 5;
[; ;pic18f8722.h: 14487: extern volatile __bit NOT_CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f8722.h: 14489: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f8722.h: 14491: extern volatile __bit NOT_LB @ (((unsigned) &PORTJ)*8) + 6;
[; ;pic18f8722.h: 14493: extern volatile __bit NOT_MCLR @ (((unsigned) &PORTG)*8) + 5;
[; ;pic18f8722.h: 14495: extern volatile __bit NOT_OE @ (((unsigned) &PORTJ)*8) + 1;
[; ;pic18f8722.h: 14497: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f8722.h: 14499: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f8722.h: 14501: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f8722.h: 14503: extern volatile __bit NOT_RD @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f8722.h: 14505: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f8722.h: 14507: extern volatile __bit NOT_SS1 @ (((unsigned) &PORTF)*8) + 7;
[; ;pic18f8722.h: 14509: extern volatile __bit NOT_SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f8722.h: 14511: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f8722.h: 14513: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f8722.h: 14515: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f8722.h: 14517: extern volatile __bit NOT_UB @ (((unsigned) &PORTJ)*8) + 7;
[; ;pic18f8722.h: 14519: extern volatile __bit NOT_W @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f8722.h: 14521: extern volatile __bit NOT_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f8722.h: 14523: extern volatile __bit NOT_WR @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f8722.h: 14525: extern volatile __bit NOT_WRH @ (((unsigned) &PORTJ)*8) + 3;
[; ;pic18f8722.h: 14527: extern volatile __bit NOT_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f8722.h: 14529: extern volatile __bit NOT_WRL @ (((unsigned) &PORTJ)*8) + 2;
[; ;pic18f8722.h: 14531: extern volatile __bit OBF @ (((unsigned) &PSPCON)*8) + 6;
[; ;pic18f8722.h: 14533: extern volatile __bit OE @ (((unsigned) &PORTJ)*8) + 1;
[; ;pic18f8722.h: 14535: extern volatile __bit __attribute__((__deprecated__)) OERR @ (((unsigned) &RCSTA1)*8) + 1;
[; ;pic18f8722.h: 14537: extern volatile __bit OERR1 @ (((unsigned) &RCSTA1)*8) + 1;
[; ;pic18f8722.h: 14539: extern volatile __bit OERR2 @ (((unsigned) &RCSTA2)*8) + 1;
[; ;pic18f8722.h: 14541: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f8722.h: 14543: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f8722.h: 14545: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f8722.h: 14547: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f8722.h: 14549: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f8722.h: 14551: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f8722.h: 14553: extern volatile __bit P1A @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f8722.h: 14555: extern volatile __bit P1D @ (((unsigned) &PORTG)*8) + 4;
[; ;pic18f8722.h: 14557: extern volatile __bit P1DC0 @ (((unsigned) &ECCP1DEL)*8) + 0;
[; ;pic18f8722.h: 14559: extern volatile __bit P1DC1 @ (((unsigned) &ECCP1DEL)*8) + 1;
[; ;pic18f8722.h: 14561: extern volatile __bit P1DC2 @ (((unsigned) &ECCP1DEL)*8) + 2;
[; ;pic18f8722.h: 14563: extern volatile __bit P1DC3 @ (((unsigned) &ECCP1DEL)*8) + 3;
[; ;pic18f8722.h: 14565: extern volatile __bit P1DC4 @ (((unsigned) &ECCP1DEL)*8) + 4;
[; ;pic18f8722.h: 14567: extern volatile __bit P1DC5 @ (((unsigned) &ECCP1DEL)*8) + 5;
[; ;pic18f8722.h: 14569: extern volatile __bit P1DC6 @ (((unsigned) &ECCP1DEL)*8) + 6;
[; ;pic18f8722.h: 14571: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f8722.h: 14573: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f8722.h: 14575: extern volatile __bit P1RSEN @ (((unsigned) &ECCP1DEL)*8) + 7;
[; ;pic18f8722.h: 14577: extern volatile __bit P2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f8722.h: 14579: extern volatile __bit P2B @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f8722.h: 14581: extern volatile __bit P2C @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f8722.h: 14583: extern volatile __bit P2D @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f8722.h: 14585: extern volatile __bit P2DC0 @ (((unsigned) &ECCP2DEL)*8) + 0;
[; ;pic18f8722.h: 14587: extern volatile __bit P2DC1 @ (((unsigned) &ECCP2DEL)*8) + 1;
[; ;pic18f8722.h: 14589: extern volatile __bit P2DC2 @ (((unsigned) &ECCP2DEL)*8) + 2;
[; ;pic18f8722.h: 14591: extern volatile __bit P2DC3 @ (((unsigned) &ECCP2DEL)*8) + 3;
[; ;pic18f8722.h: 14593: extern volatile __bit P2DC4 @ (((unsigned) &ECCP2DEL)*8) + 4;
[; ;pic18f8722.h: 14595: extern volatile __bit P2DC5 @ (((unsigned) &ECCP2DEL)*8) + 5;
[; ;pic18f8722.h: 14597: extern volatile __bit P2DC6 @ (((unsigned) &ECCP2DEL)*8) + 6;
[; ;pic18f8722.h: 14599: extern volatile __bit P2M0 @ (((unsigned) &CCP2CON)*8) + 6;
[; ;pic18f8722.h: 14601: extern volatile __bit P2M1 @ (((unsigned) &CCP2CON)*8) + 7;
[; ;pic18f8722.h: 14603: extern volatile __bit P2RSEN @ (((unsigned) &ECCP2DEL)*8) + 7;
[; ;pic18f8722.h: 14605: extern volatile __bit P3A @ (((unsigned) &PORTG)*8) + 0;
[; ;pic18f8722.h: 14607: extern volatile __bit P3D @ (((unsigned) &PORTG)*8) + 3;
[; ;pic18f8722.h: 14609: extern volatile __bit P3DC0 @ (((unsigned) &ECCP3DEL)*8) + 0;
[; ;pic18f8722.h: 14611: extern volatile __bit P3DC1 @ (((unsigned) &ECCP3DEL)*8) + 1;
[; ;pic18f8722.h: 14613: extern volatile __bit P3DC2 @ (((unsigned) &ECCP3DEL)*8) + 2;
[; ;pic18f8722.h: 14615: extern volatile __bit P3DC3 @ (((unsigned) &ECCP3DEL)*8) + 3;
[; ;pic18f8722.h: 14617: extern volatile __bit P3DC4 @ (((unsigned) &ECCP3DEL)*8) + 4;
[; ;pic18f8722.h: 14619: extern volatile __bit P3DC5 @ (((unsigned) &ECCP3DEL)*8) + 5;
[; ;pic18f8722.h: 14621: extern volatile __bit P3DC6 @ (((unsigned) &ECCP3DEL)*8) + 6;
[; ;pic18f8722.h: 14623: extern volatile __bit P3M0 @ (((unsigned) &CCP3CON)*8) + 6;
[; ;pic18f8722.h: 14625: extern volatile __bit P3M1 @ (((unsigned) &CCP3CON)*8) + 7;
[; ;pic18f8722.h: 14627: extern volatile __bit P3RSEN @ (((unsigned) &ECCP3DEL)*8) + 7;
[; ;pic18f8722.h: 14629: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f8722.h: 14631: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f8722.h: 14633: extern volatile __bit PA2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f8722.h: 14635: extern volatile __bit PB1 @ (((unsigned) &PORTH)*8) + 7;
[; ;pic18f8722.h: 14637: extern volatile __bit PB1E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f8722.h: 14639: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f8722.h: 14641: extern volatile __bit PB3 @ (((unsigned) &PORTH)*8) + 5;
[; ;pic18f8722.h: 14643: extern volatile __bit PB3E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f8722.h: 14645: extern volatile __bit PC1 @ (((unsigned) &PORTH)*8) + 6;
[; ;pic18f8722.h: 14647: extern volatile __bit PC1E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f8722.h: 14649: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f8722.h: 14651: extern volatile __bit PC3 @ (((unsigned) &PORTH)*8) + 4;
[; ;pic18f8722.h: 14653: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f8722.h: 14655: extern volatile __bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f8722.h: 14657: extern volatile __bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f8722.h: 14659: extern volatile __bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f8722.h: 14661: extern volatile __bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f8722.h: 14663: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f8722.h: 14665: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f8722.h: 14667: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f8722.h: 14669: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f8722.h: 14671: extern volatile __bit __attribute__((__deprecated__)) PEN @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f8722.h: 14673: extern volatile __bit PEN1 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f8722.h: 14675: extern volatile __bit PEN2 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f8722.h: 14677: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f8722.h: 14679: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f8722.h: 14681: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f8722.h: 14683: extern volatile __bit PSP0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f8722.h: 14685: extern volatile __bit PSP1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f8722.h: 14687: extern volatile __bit PSP2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f8722.h: 14689: extern volatile __bit PSP3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f8722.h: 14691: extern volatile __bit PSP4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f8722.h: 14693: extern volatile __bit PSP5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f8722.h: 14695: extern volatile __bit PSP6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f8722.h: 14697: extern volatile __bit PSP7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f8722.h: 14699: extern volatile __bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f8722.h: 14701: extern volatile __bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f8722.h: 14703: extern volatile __bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f8722.h: 14705: extern volatile __bit PSPMODE @ (((unsigned) &PSPCON)*8) + 4;
[; ;pic18f8722.h: 14707: extern volatile __bit PSS1AC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f8722.h: 14709: extern volatile __bit PSS1AC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f8722.h: 14711: extern volatile __bit PSS1BD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f8722.h: 14713: extern volatile __bit PSS1BD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f8722.h: 14715: extern volatile __bit PSS2AC0 @ (((unsigned) &ECCP2AS)*8) + 2;
[; ;pic18f8722.h: 14717: extern volatile __bit PSS2AC1 @ (((unsigned) &ECCP2AS)*8) + 3;
[; ;pic18f8722.h: 14719: extern volatile __bit PSS2BD0 @ (((unsigned) &ECCP2AS)*8) + 0;
[; ;pic18f8722.h: 14721: extern volatile __bit PSS2BD1 @ (((unsigned) &ECCP2AS)*8) + 1;
[; ;pic18f8722.h: 14723: extern volatile __bit PSS3AC0 @ (((unsigned) &ECCP3AS)*8) + 2;
[; ;pic18f8722.h: 14725: extern volatile __bit PSS3AC1 @ (((unsigned) &ECCP3AS)*8) + 3;
[; ;pic18f8722.h: 14727: extern volatile __bit PSS3BD0 @ (((unsigned) &ECCP3AS)*8) + 0;
[; ;pic18f8722.h: 14729: extern volatile __bit PSS3BD1 @ (((unsigned) &ECCP3AS)*8) + 1;
[; ;pic18f8722.h: 14731: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f8722.h: 14733: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f8722.h: 14735: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f8722.h: 14737: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f8722.h: 14739: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f8722.h: 14741: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f8722.h: 14743: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f8722.h: 14745: extern volatile __bit __attribute__((__deprecated__)) RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f8722.h: 14747: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f8722.h: 14749: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f8722.h: 14751: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f8722.h: 14753: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f8722.h: 14755: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f8722.h: 14757: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f8722.h: 14759: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f8722.h: 14761: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f8722.h: 14763: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f8722.h: 14765: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f8722.h: 14767: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f8722.h: 14769: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f8722.h: 14771: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f8722.h: 14773: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f8722.h: 14775: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f8722.h: 14777: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f8722.h: 14779: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f8722.h: 14781: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f8722.h: 14783: extern volatile __bit RC2IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic18f8722.h: 14785: extern volatile __bit RC2IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic18f8722.h: 14787: extern volatile __bit RC2IP @ (((unsigned) &IPR3)*8) + 5;
[; ;pic18f8722.h: 14789: extern volatile __bit __attribute__((__deprecated__)) RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f8722.h: 14791: extern volatile __bit __attribute__((__deprecated__)) RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f8722.h: 14793: extern volatile __bit __attribute__((__deprecated__)) RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f8722.h: 14795: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f8722.h: 14797: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f8722.h: 14799: extern volatile __bit RC8_92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f8722.h: 14801: extern volatile __bit RC92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f8722.h: 14803: extern volatile __bit RCD82 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f8722.h: 14805: extern volatile __bit __attribute__((__deprecated__)) RCEN @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f8722.h: 14807: extern volatile __bit RCEN1 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f8722.h: 14809: extern volatile __bit RCEN2 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f8722.h: 14811: extern volatile __bit RCIDL1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f8722.h: 14813: extern volatile __bit RCIDL2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f8722.h: 14815: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f8722.h: 14817: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f8722.h: 14819: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f8722.h: 14821: extern volatile __bit RCMT1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f8722.h: 14823: extern volatile __bit RCMT2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f8722.h: 14825: extern volatile __bit __attribute__((__deprecated__)) RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f8722.h: 14827: extern volatile __bit __attribute__((__deprecated__)) RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f8722.h: 14829: extern volatile __bit __attribute__((__deprecated__)) RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f8722.h: 14831: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f8722.h: 14833: extern volatile __bit __attribute__((__deprecated__)) RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f8722.h: 14835: extern volatile __bit __attribute__((__deprecated__)) RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f8722.h: 14837: extern volatile __bit __attribute__((__deprecated__)) RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f8722.h: 14839: extern volatile __bit __attribute__((__deprecated__)) RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f8722.h: 14841: extern volatile __bit __attribute__((__deprecated__)) RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f8722.h: 14843: extern volatile __bit __attribute__((__deprecated__)) RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f8722.h: 14845: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f8722.h: 14847: extern volatile __bit __attribute__((__deprecated__)) RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f8722.h: 14849: extern volatile __bit __attribute__((__deprecated__)) RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f8722.h: 14851: extern volatile __bit __attribute__((__deprecated__)) RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f8722.h: 14853: extern volatile __bit __attribute__((__deprecated__)) RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f8722.h: 14855: extern volatile __bit __attribute__((__deprecated__)) RE4 @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f8722.h: 14857: extern volatile __bit __attribute__((__deprecated__)) RE5 @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f8722.h: 14859: extern volatile __bit __attribute__((__deprecated__)) RE6 @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f8722.h: 14861: extern volatile __bit __attribute__((__deprecated__)) RE7 @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f8722.h: 14863: extern volatile __bit READ_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f8722.h: 14865: extern volatile __bit __attribute__((__deprecated__)) RF0 @ (((unsigned) &PORTF)*8) + 0;
[; ;pic18f8722.h: 14867: extern volatile __bit __attribute__((__deprecated__)) RF1 @ (((unsigned) &PORTF)*8) + 1;
[; ;pic18f8722.h: 14869: extern volatile __bit __attribute__((__deprecated__)) RF2 @ (((unsigned) &PORTF)*8) + 2;
[; ;pic18f8722.h: 14871: extern volatile __bit __attribute__((__deprecated__)) RF3 @ (((unsigned) &PORTF)*8) + 3;
[; ;pic18f8722.h: 14873: extern volatile __bit __attribute__((__deprecated__)) RF4 @ (((unsigned) &PORTF)*8) + 4;
[; ;pic18f8722.h: 14875: extern volatile __bit __attribute__((__deprecated__)) RF5 @ (((unsigned) &PORTF)*8) + 5;
[; ;pic18f8722.h: 14877: extern volatile __bit __attribute__((__deprecated__)) RF6 @ (((unsigned) &PORTF)*8) + 6;
[; ;pic18f8722.h: 14879: extern volatile __bit __attribute__((__deprecated__)) RF7 @ (((unsigned) &PORTF)*8) + 7;
[; ;pic18f8722.h: 14881: extern volatile __bit __attribute__((__deprecated__)) RG0 @ (((unsigned) &PORTG)*8) + 0;
[; ;pic18f8722.h: 14883: extern volatile __bit __attribute__((__deprecated__)) RG1 @ (((unsigned) &PORTG)*8) + 1;
[; ;pic18f8722.h: 14885: extern volatile __bit __attribute__((__deprecated__)) RG2 @ (((unsigned) &PORTG)*8) + 2;
[; ;pic18f8722.h: 14887: extern volatile __bit __attribute__((__deprecated__)) RG3 @ (((unsigned) &PORTG)*8) + 3;
[; ;pic18f8722.h: 14889: extern volatile __bit __attribute__((__deprecated__)) RG4 @ (((unsigned) &PORTG)*8) + 4;
[; ;pic18f8722.h: 14891: extern volatile __bit RG5 @ (((unsigned) &PORTG)*8) + 5;
[; ;pic18f8722.h: 14893: extern volatile __bit __attribute__((__deprecated__)) RH0 @ (((unsigned) &PORTH)*8) + 0;
[; ;pic18f8722.h: 14895: extern volatile __bit __attribute__((__deprecated__)) RH1 @ (((unsigned) &PORTH)*8) + 1;
[; ;pic18f8722.h: 14897: extern volatile __bit __attribute__((__deprecated__)) RH2 @ (((unsigned) &PORTH)*8) + 2;
[; ;pic18f8722.h: 14899: extern volatile __bit __attribute__((__deprecated__)) RH3 @ (((unsigned) &PORTH)*8) + 3;
[; ;pic18f8722.h: 14901: extern volatile __bit __attribute__((__deprecated__)) RH4 @ (((unsigned) &PORTH)*8) + 4;
[; ;pic18f8722.h: 14903: extern volatile __bit __attribute__((__deprecated__)) RH5 @ (((unsigned) &PORTH)*8) + 5;
[; ;pic18f8722.h: 14905: extern volatile __bit __attribute__((__deprecated__)) RH6 @ (((unsigned) &PORTH)*8) + 6;
[; ;pic18f8722.h: 14907: extern volatile __bit __attribute__((__deprecated__)) RH7 @ (((unsigned) &PORTH)*8) + 7;
[; ;pic18f8722.h: 14909: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f8722.h: 14911: extern volatile __bit __attribute__((__deprecated__)) RJ0 @ (((unsigned) &PORTJ)*8) + 0;
[; ;pic18f8722.h: 14913: extern volatile __bit __attribute__((__deprecated__)) RJ1 @ (((unsigned) &PORTJ)*8) + 1;
[; ;pic18f8722.h: 14915: extern volatile __bit __attribute__((__deprecated__)) RJ2 @ (((unsigned) &PORTJ)*8) + 2;
[; ;pic18f8722.h: 14917: extern volatile __bit __attribute__((__deprecated__)) RJ3 @ (((unsigned) &PORTJ)*8) + 3;
[; ;pic18f8722.h: 14919: extern volatile __bit __attribute__((__deprecated__)) RJ4 @ (((unsigned) &PORTJ)*8) + 4;
[; ;pic18f8722.h: 14921: extern volatile __bit __attribute__((__deprecated__)) RJ5 @ (((unsigned) &PORTJ)*8) + 5;
[; ;pic18f8722.h: 14923: extern volatile __bit __attribute__((__deprecated__)) RJ6 @ (((unsigned) &PORTJ)*8) + 6;
[; ;pic18f8722.h: 14925: extern volatile __bit __attribute__((__deprecated__)) RJ7 @ (((unsigned) &PORTJ)*8) + 7;
[; ;pic18f8722.h: 14927: extern volatile __bit __attribute__((__deprecated__)) RSEN @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f8722.h: 14929: extern volatile __bit RSEN1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f8722.h: 14931: extern volatile __bit RSEN2 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f8722.h: 14933: extern volatile __bit RW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f8722.h: 14935: extern volatile __bit RW1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f8722.h: 14937: extern volatile __bit RW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f8722.h: 14939: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f8722.h: 14941: extern volatile __bit RX1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f8722.h: 14943: extern volatile __bit RX2 @ (((unsigned) &PORTG)*8) + 2;
[; ;pic18f8722.h: 14945: extern volatile __bit __attribute__((__deprecated__)) RX9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f8722.h: 14947: extern volatile __bit RX91 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f8722.h: 14949: extern volatile __bit RX92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f8722.h: 14951: extern volatile __bit __attribute__((__deprecated__)) RX9D @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f8722.h: 14953: extern volatile __bit RX9D1 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f8722.h: 14955: extern volatile __bit RX9D2 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f8722.h: 14957: extern volatile __bit RXB0IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f8722.h: 14959: extern volatile __bit RXB1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f8722.h: 14961: extern volatile __bit RXBNIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f8722.h: 14963: extern volatile __bit RXBNIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f8722.h: 14965: extern volatile __bit RXBNIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f8722.h: 14967: extern volatile __bit R_NOT_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f8722.h: 14969: extern volatile __bit R_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f8722.h: 14971: extern volatile __bit R_nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f8722.h: 14973: extern volatile __bit S2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f8722.h: 14975: extern volatile __bit SBOREN @ (((unsigned) &RCON)*8) + 6;
[; ;pic18f8722.h: 14977: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f8722.h: 14979: extern volatile __bit SCK1 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f8722.h: 14981: extern volatile __bit SCK2 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f8722.h: 14983: extern volatile __bit SCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f8722.h: 14985: extern volatile __bit SCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f8722.h: 14987: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f8722.h: 14989: extern volatile __bit SCL1 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f8722.h: 14991: extern volatile __bit SCL2 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f8722.h: 14993: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f8722.h: 14995: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f8722.h: 14997: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f8722.h: 14999: extern volatile __bit SDA1 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f8722.h: 15001: extern volatile __bit SDA2 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f8722.h: 15003: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f8722.h: 15005: extern volatile __bit SDI1 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f8722.h: 15007: extern volatile __bit SDI2 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f8722.h: 15009: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f8722.h: 15011: extern volatile __bit SDO1 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f8722.h: 15013: extern volatile __bit SDO2 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f8722.h: 15015: extern volatile __bit __attribute__((__deprecated__)) SEN @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic18f8722.h: 15017: extern volatile __bit SEN1 @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic18f8722.h: 15019: extern volatile __bit SEN2 @ (((unsigned) &SSP2CON2)*8) + 0;
[; ;pic18f8722.h: 15021: extern volatile __bit __attribute__((__deprecated__)) SENDB @ (((unsigned) &TXSTA1)*8) + 3;
[; ;pic18f8722.h: 15023: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA1)*8) + 3;
[; ;pic18f8722.h: 15025: extern volatile __bit SENDB2 @ (((unsigned) &TXSTA2)*8) + 3;
[; ;pic18f8722.h: 15027: extern volatile __bit __attribute__((__deprecated__)) SMP @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic18f8722.h: 15029: extern volatile __bit SMP1 @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic18f8722.h: 15031: extern volatile __bit SMP2 @ (((unsigned) &SSP2STAT)*8) + 7;
[; ;pic18f8722.h: 15033: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f8722.h: 15035: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f8722.h: 15037: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f8722.h: 15039: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f8722.h: 15041: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f8722.h: 15043: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f8722.h: 15045: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f8722.h: 15047: extern volatile __bit __attribute__((__deprecated__)) SPEN @ (((unsigned) &RCSTA1)*8) + 7;
[; ;pic18f8722.h: 15049: extern volatile __bit SPEN1 @ (((unsigned) &RCSTA1)*8) + 7;
[; ;pic18f8722.h: 15051: extern volatile __bit SPEN2 @ (((unsigned) &RCSTA2)*8) + 7;
[; ;pic18f8722.h: 15053: extern volatile __bit __attribute__((__deprecated__)) SREN @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f8722.h: 15055: extern volatile __bit SREN1 @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f8722.h: 15057: extern volatile __bit SREN2 @ (((unsigned) &RCSTA2)*8) + 5;
[; ;pic18f8722.h: 15059: extern volatile __bit SRENA @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f8722.h: 15061: extern volatile __bit SS1 @ (((unsigned) &PORTF)*8) + 7;
[; ;pic18f8722.h: 15063: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f8722.h: 15065: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f8722.h: 15067: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f8722.h: 15069: extern volatile __bit SSP1IP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f8722.h: 15071: extern volatile __bit SSP2IE @ (((unsigned) &PIE3)*8) + 7;
[; ;pic18f8722.h: 15073: extern volatile __bit SSP2IF @ (((unsigned) &PIR3)*8) + 7;
[; ;pic18f8722.h: 15075: extern volatile __bit SSP2IP @ (((unsigned) &IPR3)*8) + 7;
[; ;pic18f8722.h: 15077: extern volatile __bit __attribute__((__deprecated__)) SSPEN @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic18f8722.h: 15079: extern volatile __bit SSPEN1 @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic18f8722.h: 15081: extern volatile __bit SSPEN2 @ (((unsigned) &SSP2CON1)*8) + 5;
[; ;pic18f8722.h: 15083: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f8722.h: 15085: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f8722.h: 15087: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f8722.h: 15089: extern volatile __bit __attribute__((__deprecated__)) SSPM0 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic18f8722.h: 15091: extern volatile __bit SSPM01 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic18f8722.h: 15093: extern volatile __bit SSPM02 @ (((unsigned) &SSP2CON1)*8) + 0;
[; ;pic18f8722.h: 15095: extern volatile __bit __attribute__((__deprecated__)) SSPM1 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic18f8722.h: 15097: extern volatile __bit SSPM11 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic18f8722.h: 15099: extern volatile __bit SSPM12 @ (((unsigned) &SSP2CON1)*8) + 1;
[; ;pic18f8722.h: 15101: extern volatile __bit __attribute__((__deprecated__)) SSPM2 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic18f8722.h: 15103: extern volatile __bit SSPM21 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic18f8722.h: 15105: extern volatile __bit SSPM22 @ (((unsigned) &SSP2CON1)*8) + 2;
[; ;pic18f8722.h: 15107: extern volatile __bit __attribute__((__deprecated__)) SSPM3 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic18f8722.h: 15109: extern volatile __bit SSPM31 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic18f8722.h: 15111: extern volatile __bit SSPM32 @ (((unsigned) &SSP2CON1)*8) + 3;
[; ;pic18f8722.h: 15113: extern volatile __bit __attribute__((__deprecated__)) SSPOV @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic18f8722.h: 15115: extern volatile __bit SSPOV1 @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic18f8722.h: 15117: extern volatile __bit SSPOV2 @ (((unsigned) &SSP2CON1)*8) + 6;
[; ;pic18f8722.h: 15119: extern volatile __bit START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f8722.h: 15121: extern volatile __bit START1 @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f8722.h: 15123: extern volatile __bit START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f8722.h: 15125: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f8722.h: 15127: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f8722.h: 15129: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f8722.h: 15131: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f8722.h: 15133: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f8722.h: 15135: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f8722.h: 15137: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f8722.h: 15139: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f8722.h: 15141: extern volatile __bit STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f8722.h: 15143: extern volatile __bit STOP1 @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f8722.h: 15145: extern volatile __bit STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f8722.h: 15147: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f8722.h: 15149: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f8722.h: 15151: extern volatile __bit __attribute__((__deprecated__)) SYNC @ (((unsigned) &TXSTA1)*8) + 4;
[; ;pic18f8722.h: 15153: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA1)*8) + 4;
[; ;pic18f8722.h: 15155: extern volatile __bit SYNC2 @ (((unsigned) &TXSTA2)*8) + 4;
[; ;pic18f8722.h: 15157: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f8722.h: 15159: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f8722.h: 15161: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f8722.h: 15163: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f8722.h: 15165: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f8722.h: 15167: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f8722.h: 15169: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f8722.h: 15171: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f8722.h: 15173: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f8722.h: 15175: extern volatile __bit T0PS3 @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f8722.h: 15177: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f8722.h: 15179: extern volatile __bit T13CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f8722.h: 15181: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f8722.h: 15183: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f8722.h: 15185: extern volatile __bit T1INSYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f8722.h: 15187: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f8722.h: 15189: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f8722.h: 15191: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f8722.h: 15193: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f8722.h: 15195: extern volatile __bit T1RUN @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f8722.h: 15197: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f8722.h: 15199: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f8722.h: 15201: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f8722.h: 15203: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f8722.h: 15205: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f8722.h: 15207: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f8722.h: 15209: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f8722.h: 15211: extern volatile __bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f8722.h: 15213: extern volatile __bit T3CCP2 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f8722.h: 15215: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f8722.h: 15217: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f8722.h: 15219: extern volatile __bit T3INSYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f8722.h: 15221: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f8722.h: 15223: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f8722.h: 15225: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic18f8722.h: 15227: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic18f8722.h: 15229: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic18f8722.h: 15231: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic18f8722.h: 15233: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic18f8722.h: 15235: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic18f8722.h: 15237: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f8722.h: 15239: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f8722.h: 15241: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f8722.h: 15243: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f8722.h: 15245: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f8722.h: 15247: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f8722.h: 15249: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f8722.h: 15251: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f8722.h: 15253: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f8722.h: 15255: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f8722.h: 15257: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f8722.h: 15259: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f8722.h: 15261: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f8722.h: 15263: extern volatile __bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f8722.h: 15265: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f8722.h: 15267: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f8722.h: 15269: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f8722.h: 15271: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f8722.h: 15273: extern volatile __bit TMR4IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f8722.h: 15275: extern volatile __bit TMR4IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18f8722.h: 15277: extern volatile __bit TMR4IP @ (((unsigned) &IPR3)*8) + 3;
[; ;pic18f8722.h: 15279: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic18f8722.h: 15281: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f8722.h: 15283: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f8722.h: 15285: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f8722.h: 15287: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f8722.h: 15289: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f8722.h: 15291: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f8722.h: 15293: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f8722.h: 15295: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f8722.h: 15297: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f8722.h: 15299: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f8722.h: 15301: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f8722.h: 15303: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f8722.h: 15305: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f8722.h: 15307: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f8722.h: 15309: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f8722.h: 15311: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f8722.h: 15313: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f8722.h: 15315: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f8722.h: 15317: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f8722.h: 15319: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f8722.h: 15321: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f8722.h: 15323: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f8722.h: 15325: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f8722.h: 15327: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f8722.h: 15329: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f8722.h: 15331: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f8722.h: 15333: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f8722.h: 15335: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f8722.h: 15337: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f8722.h: 15339: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f8722.h: 15341: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f8722.h: 15343: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f8722.h: 15345: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f8722.h: 15347: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f8722.h: 15349: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f8722.h: 15351: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f8722.h: 15353: extern volatile __bit TRISE3 @ (((unsigned) &TRISE)*8) + 3;
[; ;pic18f8722.h: 15355: extern volatile __bit TRISE4 @ (((unsigned) &TRISE)*8) + 4;
[; ;pic18f8722.h: 15357: extern volatile __bit TRISE5 @ (((unsigned) &TRISE)*8) + 5;
[; ;pic18f8722.h: 15359: extern volatile __bit TRISE6 @ (((unsigned) &TRISE)*8) + 6;
[; ;pic18f8722.h: 15361: extern volatile __bit TRISE7 @ (((unsigned) &TRISE)*8) + 7;
[; ;pic18f8722.h: 15363: extern volatile __bit TRISF0 @ (((unsigned) &TRISF)*8) + 0;
[; ;pic18f8722.h: 15365: extern volatile __bit TRISF1 @ (((unsigned) &TRISF)*8) + 1;
[; ;pic18f8722.h: 15367: extern volatile __bit TRISF2 @ (((unsigned) &TRISF)*8) + 2;
[; ;pic18f8722.h: 15369: extern volatile __bit TRISF3 @ (((unsigned) &TRISF)*8) + 3;
[; ;pic18f8722.h: 15371: extern volatile __bit TRISF4 @ (((unsigned) &TRISF)*8) + 4;
[; ;pic18f8722.h: 15373: extern volatile __bit TRISF5 @ (((unsigned) &TRISF)*8) + 5;
[; ;pic18f8722.h: 15375: extern volatile __bit TRISF6 @ (((unsigned) &TRISF)*8) + 6;
[; ;pic18f8722.h: 15377: extern volatile __bit TRISF7 @ (((unsigned) &TRISF)*8) + 7;
[; ;pic18f8722.h: 15379: extern volatile __bit TRISG0 @ (((unsigned) &TRISG)*8) + 0;
[; ;pic18f8722.h: 15381: extern volatile __bit TRISG1 @ (((unsigned) &TRISG)*8) + 1;
[; ;pic18f8722.h: 15383: extern volatile __bit TRISG2 @ (((unsigned) &TRISG)*8) + 2;
[; ;pic18f8722.h: 15385: extern volatile __bit TRISG3 @ (((unsigned) &TRISG)*8) + 3;
[; ;pic18f8722.h: 15387: extern volatile __bit TRISG4 @ (((unsigned) &TRISG)*8) + 4;
[; ;pic18f8722.h: 15389: extern volatile __bit TRISH0 @ (((unsigned) &TRISH)*8) + 0;
[; ;pic18f8722.h: 15391: extern volatile __bit TRISH1 @ (((unsigned) &TRISH)*8) + 1;
[; ;pic18f8722.h: 15393: extern volatile __bit TRISH2 @ (((unsigned) &TRISH)*8) + 2;
[; ;pic18f8722.h: 15395: extern volatile __bit TRISH3 @ (((unsigned) &TRISH)*8) + 3;
[; ;pic18f8722.h: 15397: extern volatile __bit TRISH4 @ (((unsigned) &TRISH)*8) + 4;
[; ;pic18f8722.h: 15399: extern volatile __bit TRISH5 @ (((unsigned) &TRISH)*8) + 5;
[; ;pic18f8722.h: 15401: extern volatile __bit TRISH6 @ (((unsigned) &TRISH)*8) + 6;
[; ;pic18f8722.h: 15403: extern volatile __bit TRISH7 @ (((unsigned) &TRISH)*8) + 7;
[; ;pic18f8722.h: 15405: extern volatile __bit TRISJ0 @ (((unsigned) &TRISJ)*8) + 0;
[; ;pic18f8722.h: 15407: extern volatile __bit TRISJ1 @ (((unsigned) &TRISJ)*8) + 1;
[; ;pic18f8722.h: 15409: extern volatile __bit TRISJ2 @ (((unsigned) &TRISJ)*8) + 2;
[; ;pic18f8722.h: 15411: extern volatile __bit TRISJ3 @ (((unsigned) &TRISJ)*8) + 3;
[; ;pic18f8722.h: 15413: extern volatile __bit TRISJ4 @ (((unsigned) &TRISJ)*8) + 4;
[; ;pic18f8722.h: 15415: extern volatile __bit TRISJ5 @ (((unsigned) &TRISJ)*8) + 5;
[; ;pic18f8722.h: 15417: extern volatile __bit TRISJ6 @ (((unsigned) &TRISJ)*8) + 6;
[; ;pic18f8722.h: 15419: extern volatile __bit TRISJ7 @ (((unsigned) &TRISJ)*8) + 7;
[; ;pic18f8722.h: 15421: extern volatile __bit __attribute__((__deprecated__)) TRMT @ (((unsigned) &TXSTA1)*8) + 1;
[; ;pic18f8722.h: 15423: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA1)*8) + 1;
[; ;pic18f8722.h: 15425: extern volatile __bit TRMT2 @ (((unsigned) &TXSTA2)*8) + 1;
[; ;pic18f8722.h: 15427: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f8722.h: 15429: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f8722.h: 15431: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f8722.h: 15433: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f8722.h: 15435: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f8722.h: 15437: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f8722.h: 15439: extern volatile __bit TX1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f8722.h: 15441: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f8722.h: 15443: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f8722.h: 15445: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f8722.h: 15447: extern volatile __bit TX2 @ (((unsigned) &PORTG)*8) + 1;
[; ;pic18f8722.h: 15449: extern volatile __bit TX2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f8722.h: 15451: extern volatile __bit TX2IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f8722.h: 15453: extern volatile __bit TX2IP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f8722.h: 15455: extern volatile __bit TX8_92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f8722.h: 15457: extern volatile __bit __attribute__((__deprecated__)) TX9 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f8722.h: 15459: extern volatile __bit TX91 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f8722.h: 15461: extern volatile __bit TX92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f8722.h: 15463: extern volatile __bit __attribute__((__deprecated__)) TX9D @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f8722.h: 15465: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f8722.h: 15467: extern volatile __bit TX9D2 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f8722.h: 15469: extern volatile __bit TXB0IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f8722.h: 15471: extern volatile __bit TXB1IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f8722.h: 15473: extern volatile __bit TXB2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f8722.h: 15475: extern volatile __bit TXBNIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f8722.h: 15477: extern volatile __bit TXBNIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f8722.h: 15479: extern volatile __bit TXBNIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f8722.h: 15481: extern volatile __bit TXCKP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f8722.h: 15483: extern volatile __bit TXCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f8722.h: 15485: extern volatile __bit TXCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f8722.h: 15487: extern volatile __bit TXD82 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f8722.h: 15489: extern volatile __bit __attribute__((__deprecated__)) TXEN @ (((unsigned) &TXSTA1)*8) + 5;
[; ;pic18f8722.h: 15491: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA1)*8) + 5;
[; ;pic18f8722.h: 15493: extern volatile __bit TXEN2 @ (((unsigned) &TXSTA2)*8) + 5;
[; ;pic18f8722.h: 15495: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f8722.h: 15497: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f8722.h: 15499: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f8722.h: 15501: extern volatile __bit __attribute__((__deprecated__)) UA @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic18f8722.h: 15503: extern volatile __bit UA1 @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic18f8722.h: 15505: extern volatile __bit UA2 @ (((unsigned) &SSP2STAT)*8) + 1;
[; ;pic18f8722.h: 15507: extern volatile __bit UB @ (((unsigned) &PORTJ)*8) + 7;
[; ;pic18f8722.h: 15509: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f8722.h: 15511: extern volatile __bit VCFG0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f8722.h: 15513: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f8722.h: 15515: extern volatile __bit VCFG1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f8722.h: 15517: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f8722.h: 15519: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f8722.h: 15521: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f8722.h: 15523: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f8722.h: 15525: extern volatile __bit W4E @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f8722.h: 15527: extern volatile __bit WAIT0 @ (((unsigned) &MEMCON)*8) + 4;
[; ;pic18f8722.h: 15529: extern volatile __bit WAIT1 @ (((unsigned) &MEMCON)*8) + 5;
[; ;pic18f8722.h: 15531: extern volatile __bit __attribute__((__deprecated__)) WCOL @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic18f8722.h: 15533: extern volatile __bit WCOL1 @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic18f8722.h: 15535: extern volatile __bit WCOL2 @ (((unsigned) &SSP2CON1)*8) + 7;
[; ;pic18f8722.h: 15537: extern volatile __bit WM0 @ (((unsigned) &MEMCON)*8) + 0;
[; ;pic18f8722.h: 15539: extern volatile __bit WM1 @ (((unsigned) &MEMCON)*8) + 1;
[; ;pic18f8722.h: 15541: extern volatile __bit __attribute__((__deprecated__)) WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f8722.h: 15543: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f8722.h: 15545: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f8722.h: 15547: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f8722.h: 15549: extern volatile __bit WRH @ (((unsigned) &PORTJ)*8) + 3;
[; ;pic18f8722.h: 15551: extern volatile __bit WRL @ (((unsigned) &PORTJ)*8) + 2;
[; ;pic18f8722.h: 15553: extern volatile __bit WUE1 @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f8722.h: 15555: extern volatile __bit WUE2 @ (((unsigned) &BAUDCON2)*8) + 1;
[; ;pic18f8722.h: 15557: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f8722.h: 15559: extern volatile __bit nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f8722.h: 15561: extern volatile __bit nADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f8722.h: 15563: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f8722.h: 15565: extern volatile __bit nCE @ (((unsigned) &PORTJ)*8) + 5;
[; ;pic18f8722.h: 15567: extern volatile __bit nCS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f8722.h: 15569: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f8722.h: 15571: extern volatile __bit nLB @ (((unsigned) &PORTJ)*8) + 6;
[; ;pic18f8722.h: 15573: extern volatile __bit nMCLR @ (((unsigned) &PORTG)*8) + 5;
[; ;pic18f8722.h: 15575: extern volatile __bit nOE @ (((unsigned) &PORTJ)*8) + 1;
[; ;pic18f8722.h: 15577: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f8722.h: 15579: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f8722.h: 15581: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f8722.h: 15583: extern volatile __bit nRD @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f8722.h: 15585: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f8722.h: 15587: extern volatile __bit nSS1 @ (((unsigned) &PORTF)*8) + 7;
[; ;pic18f8722.h: 15589: extern volatile __bit nSS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f8722.h: 15591: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f8722.h: 15593: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f8722.h: 15595: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f8722.h: 15597: extern volatile __bit nUB @ (((unsigned) &PORTJ)*8) + 7;
[; ;pic18f8722.h: 15599: extern volatile __bit nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f8722.h: 15601: extern volatile __bit nWR @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f8722.h: 15603: extern volatile __bit nWRH @ (((unsigned) &PORTJ)*8) + 3;
[; ;pic18f8722.h: 15605: extern volatile __bit nWRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f8722.h: 15607: extern volatile __bit nWRL @ (((unsigned) &PORTJ)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 135: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 136: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 137: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 155: unsigned char __t1rd16on(void);
[; ;pic18.h: 156: unsigned char __t3rd16on(void);
[; ;pic18.h: 164: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 166: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 168: extern __nonreentrant void _delay3(unsigned char);
[; ;LCD.h: 26: void WriteCommandToLCD(unsigned char);
[; ;LCD.h: 27: void WriteDataToLCD(char);
[; ;LCD.h: 28: void InitLCD(void);
[; ;LCD.h: 29: void WriteStringToLCD(const char*);
[; ;LCD.h: 30: void ClearLCDScreen(void);
"7 the3.c
[p x OSC=HSPLL ]
[p x FCMEN=OFF ]
[p x IESO=OFF ]
[p x PWRT=OFF ]
[p x BOREN=OFF ]
[p x WDT=OFF ]
[p x MCLRE=ON ]
[p x LPT1OSC=OFF ]
[p x LVP=OFF ]
[p x XINST=OFF ]
[p x DEBUG=OFF ]
[; ;the3.c: 16: void init();
[; ;the3.c: 17: void first_message();
[; ;the3.c: 18: void lighten_7_segment(int d0, int d1, int d2, int d3);
[; ;the3.c: 19: void delay_3_sec();
[; ;the3.c: 20: char num_to_char(int x,char y);
[; ;the3.c: 21: void set_a_pin_message();
[; ;the3.c: 22: void RE1button();
[; ;the3.c: 23: void next_char();
[; ;the3.c: 24: void next_char2();
[; ;the3.c: 25: void show_password();
[; ;the3.c: 26: void display120sec_Int();
[; ;the3.c: 27: void interrupt isr();
[; ;the3.c: 28: void enter_pin();
[; ;the3.c: 29: void main(void);
[; ;the3.c: 30: void endLCD();
[; ;the3.c: 31: void write_wait_20sec();
[; ;the3.c: 32: int check_correct_pass();
[; ;the3.c: 33: int val_inPot_2Int();
"37
[v _counter_to_read_val `ui ~T0 @X0 1 e ]
[; ;the3.c: 37: unsigned int counter_to_read_val;
"38
[v _blank_val `uc ~T0 @X0 -> 4 `i e ]
[; ;the3.c: 38: char blank_val[4];
"39
[v _pin_full `b ~T0 @X0 1 e ]
[; ;the3.c: 39: bit pin_full;
"40
[v _password_int `i ~T0 @X0 -> 4 `i e ]
[; ;the3.c: 40: signed int password_int[4];
"41
[v _entered_pass `i ~T0 @X0 -> 4 `i e ]
[; ;the3.c: 41: signed int entered_pass[4];
"42
[v _blink_timer `ui ~T0 @X0 1 e ]
[; ;the3.c: 42: unsigned int blink_timer;
"43
[v _ADC_timer `ui ~T0 @X0 1 e ]
[; ;the3.c: 43: unsigned int ADC_timer;
"44
[v _cur_val_inPot `i ~T0 @X0 1 e ]
[; ;the3.c: 44: int cur_val_inPot;
"45
[v _pre_val_inPot `i ~T0 @X0 1 e ]
[; ;the3.c: 45: int pre_val_inPot;
"46
[v _diff_val2 `i ~T0 @X0 1 e ]
[; ;the3.c: 46: int diff_val2;
"47
[v _diff_val `i ~T0 @X0 1 e ]
[; ;the3.c: 47: int diff_val;
"48
[v _val_inPot `i ~T0 @X0 1 e ]
[; ;the3.c: 48: int val_inPot;
"49
[v _b6_pressed `b ~T0 @X0 1 e ]
[; ;the3.c: 49: bit b6_pressed;
"50
[v _sh_pass_timer `i ~T0 @X0 1 e ]
[; ;the3.c: 50: int sh_pass_timer;
"51
[v _isBlank `b ~T0 @X0 1 e ]
[; ;the3.c: 51: bit isBlank;
"52
[v _sh_pass_count `i ~T0 @X0 1 e ]
[; ;the3.c: 52: int sh_pass_count;
"53
[v _counter_120sec `ui ~T0 @X0 1 e ]
[; ;the3.c: 53: unsigned int counter_120sec;
"54
[v _counter_20sec `ui ~T0 @X0 1 e ]
[; ;the3.c: 54: unsigned int counter_20sec;
"55
[v _flag120sec `ui ~T0 @X0 1 e ]
[; ;the3.c: 55: unsigned int flag120sec;
"56
[v _flag20sec `ui ~T0 @X0 1 e ]
[; ;the3.c: 56: unsigned int flag20sec;
"57
[v _timer_1sec `ui ~T0 @X0 1 e ]
[; ;the3.c: 57: unsigned int timer_1sec;
"58
[v _attempt_num `ui ~T0 @X0 1 e ]
[; ;the3.c: 58: unsigned int attempt_num;
"59
[v _line_toggle `b ~T0 @X0 1 e ]
[; ;the3.c: 59: bit line_toggle;
"60
[v _toggle `b ~T0 @X0 1 e ]
[; ;the3.c: 60: bit toggle ;
"61
[v _isEnterPin `b ~T0 @X0 1 e ]
[; ;the3.c: 61: bit isEnterPin;
"64
[v _init `(v ~T0 @X0 1 ef ]
"65
{
[; ;the3.c: 64: void init()
[; ;the3.c: 65: {
[e :U _init ]
[f ]
[; ;the3.c: 66: TRISH4 = 1;
"66
[e = _TRISH4 -> -> 1 `i `b ]
[; ;the3.c: 67: ADCON0 = 0b00110000;
"67
[e = _ADCON0 -> -> 48 `i `uc ]
[; ;the3.c: 68: ADCON1 = 0b00000000;
"68
[e = _ADCON1 -> -> 0 `i `uc ]
[; ;the3.c: 69: ADCON2 = 0b10001111;
"69
[e = _ADCON2 -> -> 143 `i `uc ]
[; ;the3.c: 70: ADIE = 1;
"70
[e = _ADIE -> -> 1 `i `b ]
[; ;the3.c: 71: ADIF = 0;
"71
[e = _ADIF -> -> 0 `i `b ]
[; ;the3.c: 73: INTCONbits.TMR0IE = 1;
"73
[e = . . _INTCONbits 0 5 -> -> 1 `i `uc ]
[; ;the3.c: 74: INTCONbits.TMR0IF = 0;
"74
[e = . . _INTCONbits 0 2 -> -> 0 `i `uc ]
[; ;the3.c: 75: T0CON = 0b01000100;
"75
[e = _T0CON -> -> 68 `i `uc ]
[; ;the3.c: 76: TMR0 = 131;;
"76
[e = _TMR0 -> -> 131 `i `us ]
[; ;the3.c: 78: TMR1IE = 1;
"78
[e = _TMR1IE -> -> 1 `i `b ]
[; ;the3.c: 79: T1CON = 0b10110000;
"79
[e = _T1CON -> -> 176 `i `uc ]
[; ;the3.c: 80: TMR1=3036;;
"80
[e = _TMR1 -> -> 3036 `i `us ]
[; ;the3.c: 82: TRISB6 = 1;
"82
[e = _TRISB6 -> -> 1 `i `b ]
[; ;the3.c: 83: TRISB7 = 1;
"83
[e = _TRISB7 -> -> 1 `i `b ]
[; ;the3.c: 84: TRISB5 = 0;
"84
[e = _TRISB5 -> -> 0 `i `b ]
[; ;the3.c: 85: TRISB4 = 0;
"85
[e = _TRISB4 -> -> 0 `i `b ]
[; ;the3.c: 86: TRISB3 = 0;
"86
[e = _TRISB3 -> -> 0 `i `b ]
[; ;the3.c: 87: TRISB2 = 0;
"87
[e = _TRISB2 -> -> 0 `i `b ]
[; ;the3.c: 88: TRISB1 = 0;
"88
[e = _TRISB1 -> -> 0 `i `b ]
[; ;the3.c: 89: TRISB0 = 0;
"89
[e = _TRISB0 -> -> 0 `i `b ]
[; ;the3.c: 90: PORTB = 0;
"90
[e = _PORTB -> -> 0 `i `uc ]
[; ;the3.c: 91: LATB = 0;
"91
[e = _LATB -> -> 0 `i `uc ]
[; ;the3.c: 92: INTCONbits.RBIE = 1;
"92
[e = . . _INTCONbits 0 3 -> -> 1 `i `uc ]
[; ;the3.c: 93: INTCONbits.RBIF = 0;
"93
[e = . . _INTCONbits 0 0 -> -> 0 `i `uc ]
[; ;the3.c: 94: INTCON2bits.RBPU = 0;
"94
[e = . . _INTCON2bits 2 4 -> -> 0 `i `uc ]
[; ;the3.c: 95: INTCON2bits.INTEDG0 = 0;
"95
[e = . . _INTCON2bits 1 6 -> -> 0 `i `uc ]
[; ;the3.c: 96: TRISE1 = 1;
"96
[e = _TRISE1 -> -> 1 `i `b ]
[; ;the3.c: 97: TRISJ = 0;
"97
[e = _TRISJ -> -> 0 `i `uc ]
[; ;the3.c: 98: LATJ = 0;
"98
[e = _LATJ -> -> 0 `i `uc ]
[; ;the3.c: 99: LATH = 0;
"99
[e = _LATH -> -> 0 `i `uc ]
[; ;the3.c: 100: TRISH = TRISH & 0b11110000;
"100
[e = _TRISH -> & -> _TRISH `i -> 240 `i `uc ]
[; ;the3.c: 101: counter_to_read_val = 0;
"101
[e = _counter_to_read_val -> -> 0 `i `ui ]
[; ;the3.c: 102: for(unsigned int i =0;i<4;i++)
"102
{
[v _i `ui ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `ui ]
[e $ < _i -> -> 4 `i `ui 497  ]
[e $U 498  ]
"103
[e :U 497 ]
[; ;the3.c: 103: {
{
[; ;the3.c: 104: blank_val[i] = '#';
"104
[e = *U + &U _blank_val * -> _i `ux -> -> # *U &U _blank_val `ui `ux -> -> 35 `ui `uc ]
"105
}
"102
[e ++ _i -> -> 1 `i `ui ]
[e $ < _i -> -> 4 `i `ui 497  ]
[e :U 498 ]
"105
}
[; ;the3.c: 105: }
[; ;the3.c: 106: for(unsigned int i =0;i<4;i++)
"106
{
[v _i `ui ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `ui ]
[e $ < _i -> -> 4 `i `ui 500  ]
[e $U 501  ]
"107
[e :U 500 ]
[; ;the3.c: 107: {
{
[; ;the3.c: 108: password_int[i] = -1;
"108
[e = *U + &U _password_int * -> _i `ux -> -> # *U &U _password_int `ui `ux -U -> 1 `i ]
[; ;the3.c: 109: entered_pass[i]= -1;
"109
[e = *U + &U _entered_pass * -> _i `ux -> -> # *U &U _entered_pass `ui `ux -U -> 1 `i ]
"110
}
"106
[e ++ _i -> -> 1 `i `ui ]
[e $ < _i -> -> 4 `i `ui 500  ]
[e :U 501 ]
"110
}
[; ;the3.c: 110: }
[; ;the3.c: 112: pin_full = 0;
"112
[e = _pin_full -> -> 0 `i `b ]
[; ;the3.c: 113: val_inPot = -1;
"113
[e = _val_inPot -U -> 1 `i ]
[; ;the3.c: 114: blink_timer = 625;;
"114
[e = _blink_timer -> -> 625 `i `ui ]
[; ;the3.c: 115: ADC_timer = 250;;
"115
[e = _ADC_timer -> -> 250 `i `ui ]
[; ;the3.c: 116: sh_pass_timer = 1250;;
"116
[e = _sh_pass_timer -> 1250 `i ]
[; ;the3.c: 117: cur_val_inPot = -1;
"117
[e = _cur_val_inPot -U -> 1 `i ]
[; ;the3.c: 118: pre_val_inPot = -1;
"118
[e = _pre_val_inPot -U -> 1 `i ]
[; ;the3.c: 119: diff_val2 = 0;
"119
[e = _diff_val2 -> 0 `i ]
[; ;the3.c: 120: diff_val = 0;
"120
[e = _diff_val -> 0 `i ]
[; ;the3.c: 121: b6_pressed = 0;
"121
[e = _b6_pressed -> -> 0 `i `b ]
[; ;the3.c: 122: isBlank = 0;
"122
[e = _isBlank -> -> 0 `i `b ]
[; ;the3.c: 123: sh_pass_count = 0;
"123
[e = _sh_pass_count -> 0 `i ]
[; ;the3.c: 124: timer_1sec=20;;
"124
[e = _timer_1sec -> -> 20 `i `ui ]
[; ;the3.c: 125: counter_120sec=120;
"125
[e = _counter_120sec -> -> 120 `i `ui ]
[; ;the3.c: 126: counter_20sec=20;
"126
[e = _counter_20sec -> -> 20 `i `ui ]
[; ;the3.c: 127: flag20sec=0;
"127
[e = _flag20sec -> -> 0 `i `ui ]
[; ;the3.c: 128: flag120sec=0;
"128
[e = _flag120sec -> -> 0 `i `ui ]
[; ;the3.c: 129: attempt_num=2;
"129
[e = _attempt_num -> -> 2 `i `ui ]
[; ;the3.c: 130: toggle =0;
"130
[e = _toggle -> -> 0 `i `b ]
[; ;the3.c: 131: line_toggle = 0;
"131
[e = _line_toggle -> -> 0 `i `b ]
[; ;the3.c: 132: isEnterPin = 0;
"132
[e = _isEnterPin -> -> 0 `i `b ]
[; ;the3.c: 133: }
"133
[e :UE 496 ]
}
"136
[v _first_message `(v ~T0 @X0 1 ef ]
"137
{
[; ;the3.c: 136: void first_message()
[; ;the3.c: 137: {
[e :U _first_message ]
[f ]
[; ;the3.c: 138: WriteCommandToLCD(0x80);
"138
[e ( _WriteCommandToLCD (1 -> -> 128 `i `uc ]
[; ;the3.c: 139: WriteStringToLCD(" $>Very  Safe<$ ");
"139
[e ( _WriteStringToLCD (1 :s 1C ]
[; ;the3.c: 140: WriteCommandToLCD(0xC0);
"140
[e ( _WriteCommandToLCD (1 -> -> 192 `i `uc ]
[; ;the3.c: 141: WriteStringToLCD(" $$$$$$$$$$$$$$ ");
"141
[e ( _WriteStringToLCD (1 :s 2C ]
[; ;the3.c: 143: }
"143
[e :UE 503 ]
}
"145
[v _display_7_segment `(v ~T0 @X0 1 ef4`i`i`i`i ]
"146
{
[; ;the3.c: 145: void display_7_segment(int d0, int d1, int d2, int d3)
[; ;the3.c: 146: {
[e :U _display_7_segment ]
"145
[v _d0 `i ~T0 @X0 1 r1 ]
[v _d1 `i ~T0 @X0 1 r2 ]
[v _d2 `i ~T0 @X0 1 r3 ]
[v _d3 `i ~T0 @X0 1 r4 ]
"146
[f ]
[; ;the3.c: 148: LATH = LATH & 0xF0;
"148
[e = _LATH -> & -> _LATH `i -> 240 `i `uc ]
[v F5548 `i ~T0 @X0 -> 0 `x s ]
[i F5548
:U ..
"151
-> 63 `i
"152
-> 6 `i
"153
-> 91 `i
"154
-> 79 `i
"155
-> 102 `i
"156
-> 109 `i
"157
-> 125 `i
"158
-> 7 `i
"159
-> 127 `i
"160
-> 103 `i
"161
-> 64 `i
"163
-> 0 `i
..
]
"150
[v _symbols `i ~T0 @X0 12  a ]
[; ;the3.c: 150: int symbols[]={
[; ;the3.c: 151: 0b00111111,
[; ;the3.c: 152: 0b00000110,
[; ;the3.c: 153: 0b01011011,
[; ;the3.c: 154: 0b01001111,
[; ;the3.c: 155: 0b01100110,
[; ;the3.c: 156: 0b01101101,
[; ;the3.c: 157: 0b01111101,
[; ;the3.c: 158: 0b00000111,
[; ;the3.c: 159: 0b01111111,
[; ;the3.c: 160: 0b01100111,
[; ;the3.c: 161: 0b01000000,
[; ;the3.c: 162: 0b00000000
[; ;the3.c: 163: };
"163
[e = _symbols F5548 ]
[; ;the3.c: 166: LATJ = symbols[d3];
"166
[e = _LATJ -> *U + &U _symbols * -> -> _d3 `ui `ux -> -> # *U &U _symbols `ui `ux `uc ]
[; ;the3.c: 167: LATH3 = 1;
"167
[e = _LATH3 -> -> 1 `i `b ]
[; ;the3.c: 168: _delay((unsigned long)((500)*(40000000/4000000.0)));
"168
[e ( __delay (1 -> * -> -> 500 `i `d / -> -> 40000000 `l `d .4000000.0 `ul ]
[; ;the3.c: 169: LATH3 = 0;
"169
[e = _LATH3 -> -> 0 `i `b ]
[; ;the3.c: 171: LATJ = symbols[d2];
"171
[e = _LATJ -> *U + &U _symbols * -> -> _d2 `ui `ux -> -> # *U &U _symbols `ui `ux `uc ]
[; ;the3.c: 172: LATH2 = 1;
"172
[e = _LATH2 -> -> 1 `i `b ]
[; ;the3.c: 173: _delay((unsigned long)((500)*(40000000/4000000.0)));
"173
[e ( __delay (1 -> * -> -> 500 `i `d / -> -> 40000000 `l `d .4000000.0 `ul ]
[; ;the3.c: 174: LATH2 = 0;
"174
[e = _LATH2 -> -> 0 `i `b ]
[; ;the3.c: 176: LATJ = symbols[d1];
"176
[e = _LATJ -> *U + &U _symbols * -> -> _d1 `ui `ux -> -> # *U &U _symbols `ui `ux `uc ]
[; ;the3.c: 177: LATH1 = 1;
"177
[e = _LATH1 -> -> 1 `i `b ]
[; ;the3.c: 178: _delay((unsigned long)((500)*(40000000/4000000.0)));
"178
[e ( __delay (1 -> * -> -> 500 `i `d / -> -> 40000000 `l `d .4000000.0 `ul ]
[; ;the3.c: 179: LATH1 = 0;
"179
[e = _LATH1 -> -> 0 `i `b ]
[; ;the3.c: 181: LATJ = symbols[d0];
"181
[e = _LATJ -> *U + &U _symbols * -> -> _d0 `ui `ux -> -> # *U &U _symbols `ui `ux `uc ]
[; ;the3.c: 182: LATH0 = 1;
"182
[e = _LATH0 -> -> 1 `i `b ]
[; ;the3.c: 183: _delay((unsigned long)((500)*(40000000/4000000.0)));
"183
[e ( __delay (1 -> * -> -> 500 `i `d / -> -> 40000000 `l `d .4000000.0 `ul ]
[; ;the3.c: 184: LATH0 = 0;
"184
[e = _LATH0 -> -> 0 `i `b ]
[; ;the3.c: 186: return;
"186
[e $UE 504  ]
[; ;the3.c: 187: }
"187
[e :UE 504 ]
}
"188
[v _delay_3_sec `(v ~T0 @X0 1 ef ]
"189
{
[; ;the3.c: 188: void delay_3_sec()
[; ;the3.c: 189: {
[e :U _delay_3_sec ]
[f ]
"190
[v _c `i ~T0 @X0 1 a ]
[; ;the3.c: 190: int c;
[; ;the3.c: 191: c = 0;
"191
[e = _c -> 0 `i ]
[; ;the3.c: 192: while(c++ < 1481){
"192
[e $U 506  ]
[e :U 507 ]
{
[; ;the3.c: 193: display_7_segment(10,10,10,10);
"193
[e ( _display_7_segment (4 , , , -> 10 `i -> 10 `i -> 10 `i -> 10 `i ]
"194
}
[e :U 506 ]
"192
[e $ < ++ _c -> 1 `i -> 1481 `i 507  ]
[e :U 508 ]
[; ;the3.c: 194: }
[; ;the3.c: 195: c=0;
"195
[e = _c -> 0 `i ]
[; ;the3.c: 196: }
"196
[e :UE 505 ]
}
"198
[v _num_to_char `(uc ~T0 @X0 1 ef2`i`uc ]
"199
{
[; ;the3.c: 198: char num_to_char(int x,char y)
[; ;the3.c: 199: {
[e :U _num_to_char ]
"198
[v _x `i ~T0 @X0 1 r1 ]
[v _y `uc ~T0 @X0 1 r2 ]
"199
[f ]
[; ;the3.c: 200: if(x == -1)
"200
[e $ ! == _x -U -> 1 `i 510  ]
[; ;the3.c: 201: {
"201
{
[; ;the3.c: 202: return y;
"202
[e ) _y ]
[e $UE 509  ]
"203
}
[; ;the3.c: 203: }
[e $U 511  ]
"204
[e :U 510 ]
[; ;the3.c: 204: else
[; ;the3.c: 205: return (char)(((int)'0') + x);
"205
[e ) -> + -> -> 48 `ui `i _x `uc ]
[e $UE 509  ]
[e :U 511 ]
[; ;the3.c: 206: }
"206
[e :UE 509 ]
}
"208
[v _set_a_pin_message `(v ~T0 @X0 1 ef ]
"209
{
[; ;the3.c: 208: void set_a_pin_message()
[; ;the3.c: 209: {
[e :U _set_a_pin_message ]
[f ]
[; ;the3.c: 211: WriteCommandToLCD(0x80);
"211
[e ( _WriteCommandToLCD (1 -> -> 128 `i `uc ]
[; ;the3.c: 212: WriteStringToLCD(" Set a pin:");
"212
[e ( _WriteStringToLCD (1 :s 3C ]
[; ;the3.c: 215: WriteCommandToLCD(0x8B);
"215
[e ( _WriteCommandToLCD (1 -> -> 139 `i `uc ]
[; ;the3.c: 216: WriteDataToLCD(num_to_char(password_int[0],blank_val[0]));
"216
[e ( _WriteDataToLCD (1 ( _num_to_char (2 , *U + &U _password_int * -> -> -> 0 `i `ui `ux -> -> # *U &U _password_int `ui `ux *U + &U _blank_val * -> -> -> 0 `i `ui `ux -> -> # *U &U _blank_val `ui `ux ]
[; ;the3.c: 218: WriteCommandToLCD(0x8C);
"218
[e ( _WriteCommandToLCD (1 -> -> 140 `i `uc ]
[; ;the3.c: 219: WriteDataToLCD(num_to_char(password_int[1],blank_val[1]));
"219
[e ( _WriteDataToLCD (1 ( _num_to_char (2 , *U + &U _password_int * -> -> -> 1 `i `ui `ux -> -> # *U &U _password_int `ui `ux *U + &U _blank_val * -> -> -> 1 `i `ui `ux -> -> # *U &U _blank_val `ui `ux ]
[; ;the3.c: 221: WriteCommandToLCD(0x8D);
"221
[e ( _WriteCommandToLCD (1 -> -> 141 `i `uc ]
[; ;the3.c: 222: WriteDataToLCD(num_to_char(password_int[2],blank_val[2]));
"222
[e ( _WriteDataToLCD (1 ( _num_to_char (2 , *U + &U _password_int * -> -> -> 2 `i `ui `ux -> -> # *U &U _password_int `ui `ux *U + &U _blank_val * -> -> -> 2 `i `ui `ux -> -> # *U &U _blank_val `ui `ux ]
[; ;the3.c: 224: WriteCommandToLCD(0x8E);
"224
[e ( _WriteCommandToLCD (1 -> -> 142 `i `uc ]
[; ;the3.c: 225: WriteDataToLCD(num_to_char(password_int[3],blank_val[3]));
"225
[e ( _WriteDataToLCD (1 ( _num_to_char (2 , *U + &U _password_int * -> -> -> 3 `i `ui `ux -> -> # *U &U _password_int `ui `ux *U + &U _blank_val * -> -> -> 3 `i `ui `ux -> -> # *U &U _blank_val `ui `ux ]
[; ;the3.c: 228: WriteCommandToLCD(0xC0);
"228
[e ( _WriteCommandToLCD (1 -> -> 192 `i `uc ]
[; ;the3.c: 229: WriteStringToLCD("                ");
"229
[e ( _WriteStringToLCD (1 :s 4C ]
[; ;the3.c: 231: }
"231
[e :UE 512 ]
}
"233
[v _RE1button `(v ~T0 @X0 1 ef ]
{
[; ;the3.c: 233: void RE1button(){
[e :U _RE1button ]
[f ]
[; ;the3.c: 234: RBIE = 0;
"234
[e = _RBIE -> -> 0 `i `b ]
[; ;the3.c: 235: while(PORTEbits.RE1){
"235
[e $U 514  ]
[e :U 515 ]
{
[; ;the3.c: 236: display_7_segment(10,10,10,10);
"236
[e ( _display_7_segment (4 , , , -> 10 `i -> 10 `i -> 10 `i -> 10 `i ]
"237
}
[e :U 514 ]
"235
[e $ != -> . . _PORTEbits 0 1 `i -> -> -> 0 `i `Vuc `i 515  ]
[e :U 516 ]
[; ;the3.c: 237: }
[; ;the3.c: 238: while(!PORTEbits.RE1){
"238
[e $U 517  ]
[e :U 518 ]
{
[; ;the3.c: 239: display_7_segment(10,10,10,10);
"239
[e ( _display_7_segment (4 , , , -> 10 `i -> 10 `i -> 10 `i -> 10 `i ]
"240
}
[e :U 517 ]
"238
[e $ ! != -> . . _PORTEbits 0 1 `i -> -> -> 0 `i `Vuc `i 518  ]
[e :U 519 ]
[; ;the3.c: 240: }
[; ;the3.c: 241: ClearLCDScreen();
"241
[e ( _ClearLCDScreen ..  ]
[; ;the3.c: 242: RBIE = 1;
"242
[e = _RBIE -> -> 1 `i `b ]
[; ;the3.c: 244: }
"244
[e :UE 513 ]
}
"247
[v _next_char `(v ~T0 @X0 1 ef ]
"248
{
[; ;the3.c: 247: void next_char()
[; ;the3.c: 248: {
[e :U _next_char ]
[f ]
[; ;the3.c: 250: if(counter_to_read_val<3 && password_int[counter_to_read_val] != -1)
"250
[e $ ! && < _counter_to_read_val -> -> 3 `i `ui != *U + &U _password_int * -> _counter_to_read_val `ux -> -> # *U &U _password_int `ui `ux -U -> 1 `i 521  ]
[; ;the3.c: 251: counter_to_read_val++;
"251
[e ++ _counter_to_read_val -> -> 1 `i `ui ]
[e :U 521 ]
[; ;the3.c: 252: b6_pressed = 0;
"252
[e = _b6_pressed -> -> 0 `i `b ]
[; ;the3.c: 253: }
"253
[e :UE 520 ]
}
"255
[v _next_char2 `(v ~T0 @X0 1 ef ]
"256
{
[; ;the3.c: 255: void next_char2()
[; ;the3.c: 256: {
[e :U _next_char2 ]
[f ]
[; ;the3.c: 258: if(counter_to_read_val<3 && entered_pass[counter_to_read_val] != -1)
"258
[e $ ! && < _counter_to_read_val -> -> 3 `i `ui != *U + &U _entered_pass * -> _counter_to_read_val `ux -> -> # *U &U _entered_pass `ui `ux -U -> 1 `i 523  ]
[; ;the3.c: 259: counter_to_read_val++;
"259
[e ++ _counter_to_read_val -> -> 1 `i `ui ]
[e :U 523 ]
[; ;the3.c: 260: b6_pressed = 0;
"260
[e = _b6_pressed -> -> 0 `i `b ]
[; ;the3.c: 261: }
"261
[e :UE 522 ]
}
"263
[v _show_password `(v ~T0 @X0 1 ef ]
"264
{
[; ;the3.c: 263: void show_password()
[; ;the3.c: 264: {
[e :U _show_password ]
[f ]
[; ;the3.c: 265: if(isBlank == 1)
"265
[e $ ! == -> _isBlank `i -> 1 `i 525  ]
[; ;the3.c: 266: {
"266
{
[; ;the3.c: 267: ClearLCDScreen();
"267
[e ( _ClearLCDScreen ..  ]
"268
}
[; ;the3.c: 268: }
[e $U 526  ]
"269
[e :U 525 ]
[; ;the3.c: 269: else
[; ;the3.c: 270: {
"270
{
[; ;the3.c: 271: WriteCommandToLCD(0x80);
"271
[e ( _WriteCommandToLCD (1 -> -> 128 `i `uc ]
[; ;the3.c: 272: WriteStringToLCD(" The new pin is ");
"272
[e ( _WriteStringToLCD (1 :s 5C ]
[; ;the3.c: 274: WriteCommandToLCD(0xC0);
"274
[e ( _WriteCommandToLCD (1 -> -> 192 `i `uc ]
[; ;the3.c: 275: WriteStringToLCD("   ---");
"275
[e ( _WriteStringToLCD (1 :s 6C ]
[; ;the3.c: 277: WriteCommandToLCD(0xC6);
"277
[e ( _WriteCommandToLCD (1 -> -> 198 `i `uc ]
[; ;the3.c: 278: WriteDataToLCD((char)(((int)'0') + password_int[0]));
"278
[e ( _WriteDataToLCD (1 -> + -> -> 48 `ui `i *U + &U _password_int * -> -> -> 0 `i `ui `ux -> -> # *U &U _password_int `ui `ux `uc ]
[; ;the3.c: 280: WriteCommandToLCD(0xC7);
"280
[e ( _WriteCommandToLCD (1 -> -> 199 `i `uc ]
[; ;the3.c: 281: WriteDataToLCD((char)(((int)'0') + password_int[1]));
"281
[e ( _WriteDataToLCD (1 -> + -> -> 48 `ui `i *U + &U _password_int * -> -> -> 1 `i `ui `ux -> -> # *U &U _password_int `ui `ux `uc ]
[; ;the3.c: 283: WriteCommandToLCD(0xC8);
"283
[e ( _WriteCommandToLCD (1 -> -> 200 `i `uc ]
[; ;the3.c: 284: WriteDataToLCD((char)(((int)'0') + password_int[2]));
"284
[e ( _WriteDataToLCD (1 -> + -> -> 48 `ui `i *U + &U _password_int * -> -> -> 2 `i `ui `ux -> -> # *U &U _password_int `ui `ux `uc ]
[; ;the3.c: 286: WriteCommandToLCD(0xC9);
"286
[e ( _WriteCommandToLCD (1 -> -> 201 `i `uc ]
[; ;the3.c: 287: WriteDataToLCD((char)(((int)'0') + password_int[3]));
"287
[e ( _WriteDataToLCD (1 -> + -> -> 48 `ui `i *U + &U _password_int * -> -> -> 3 `i `ui `ux -> -> # *U &U _password_int `ui `ux `uc ]
[; ;the3.c: 289: WriteCommandToLCD(0xCA);
"289
[e ( _WriteCommandToLCD (1 -> -> 202 `i `uc ]
[; ;the3.c: 290: WriteStringToLCD("---   ");
"290
[e ( _WriteStringToLCD (1 :s 7C ]
"291
}
[e :U 526 ]
[; ;the3.c: 291: }
[; ;the3.c: 293: line_toggle = 1;
"293
[e = _line_toggle -> -> 1 `i `b ]
[; ;the3.c: 296: }
"296
[e :UE 524 ]
}
"298
[v _display120sec_Int `(v ~T0 @X0 1 ef ]
"299
{
[; ;the3.c: 298: void display120sec_Int()
[; ;the3.c: 299: {
[e :U _display120sec_Int ]
[f ]
[; ;the3.c: 301: if(counter_120sec==0)
"301
[e $ ! == _counter_120sec -> -> 0 `i `ui 528  ]
[; ;the3.c: 302: asm(" reset");
"302
[; <"  reset ;# ">
[e :U 528 ]
"303
[v _a1 `ui ~T0 @X0 1 a ]
[v _a2 `ui ~T0 @X0 1 a ]
[v _a3 `ui ~T0 @X0 1 a ]
[v _a4 `ui ~T0 @X0 1 a ]
[; ;the3.c: 303: unsigned int a1,a2,a3,a4;
[; ;the3.c: 304: a1=counter_120sec%10;
"304
[e = _a1 % _counter_120sec -> -> 10 `i `ui ]
[; ;the3.c: 305: a2=(counter_120sec/10)%10;
"305
[e = _a2 % / _counter_120sec -> -> 10 `i `ui -> -> 10 `i `ui ]
[; ;the3.c: 306: a3=counter_120sec/100;
"306
[e = _a3 / _counter_120sec -> -> 100 `i `ui ]
[; ;the3.c: 307: a4=0;
"307
[e = _a4 -> -> 0 `i `ui ]
[; ;the3.c: 308: display_7_segment(a4,a3,a2,a1);
"308
[e ( _display_7_segment (4 , , , -> _a4 `i -> _a3 `i -> _a2 `i -> _a1 `i ]
[; ;the3.c: 309: }
"309
[e :UE 527 ]
}
"311
[v _val_inPot_2Int `(i ~T0 @X0 1 ef ]
"312
{
[; ;the3.c: 311: int val_inPot_2Int()
[; ;the3.c: 312: {
[e :U _val_inPot_2Int ]
[f ]
[; ;the3.c: 313: if(val_inPot<100)
"313
[e $ ! < _val_inPot -> 100 `i 530  ]
[; ;the3.c: 314: return 0;
"314
[e ) -> 0 `i ]
[e $UE 529  ]
[e :U 530 ]
[; ;the3.c: 315: if(val_inPot<200)
"315
[e $ ! < _val_inPot -> 200 `i 531  ]
[; ;the3.c: 316: return 1;
"316
[e ) -> 1 `i ]
[e $UE 529  ]
[e :U 531 ]
[; ;the3.c: 317: if(val_inPot<300)
"317
[e $ ! < _val_inPot -> 300 `i 532  ]
[; ;the3.c: 318: return 2;
"318
[e ) -> 2 `i ]
[e $UE 529  ]
[e :U 532 ]
[; ;the3.c: 319: if(val_inPot<400)
"319
[e $ ! < _val_inPot -> 400 `i 533  ]
[; ;the3.c: 320: return 3;
"320
[e ) -> 3 `i ]
[e $UE 529  ]
[e :U 533 ]
[; ;the3.c: 321: if(val_inPot<500)
"321
[e $ ! < _val_inPot -> 500 `i 534  ]
[; ;the3.c: 322: return 4;
"322
[e ) -> 4 `i ]
[e $UE 529  ]
[e :U 534 ]
[; ;the3.c: 323: if(val_inPot<600)
"323
[e $ ! < _val_inPot -> 600 `i 535  ]
[; ;the3.c: 324: return 5;
"324
[e ) -> 5 `i ]
[e $UE 529  ]
[e :U 535 ]
[; ;the3.c: 325: if(val_inPot<700)
"325
[e $ ! < _val_inPot -> 700 `i 536  ]
[; ;the3.c: 326: return 6;
"326
[e ) -> 6 `i ]
[e $UE 529  ]
[e :U 536 ]
[; ;the3.c: 327: if(val_inPot<800)
"327
[e $ ! < _val_inPot -> 800 `i 537  ]
[; ;the3.c: 328: return 7;
"328
[e ) -> 7 `i ]
[e $UE 529  ]
[e :U 537 ]
[; ;the3.c: 329: if(val_inPot<900)
"329
[e $ ! < _val_inPot -> 900 `i 538  ]
[; ;the3.c: 330: return 8;
"330
[e ) -> 8 `i ]
[e $UE 529  ]
[e :U 538 ]
[; ;the3.c: 331: if(val_inPot<1025)
"331
[e $ ! < _val_inPot -> 1025 `i 539  ]
[; ;the3.c: 332: return 9;
"332
[e ) -> 9 `i ]
[e $UE 529  ]
[e $U 540  ]
"333
[e :U 539 ]
[; ;the3.c: 333: else
[; ;the3.c: 334: return 0;
"334
[e ) -> 0 `i ]
[e $UE 529  ]
[e :U 540 ]
[; ;the3.c: 335: }
"335
[e :UE 529 ]
}
[v $root$_isr `(v ~T0 @X0 0 e ]
[v F5507 `(v ~T0 @X0 1 tf ]
"339
[v _isr `IF5507 ~T0 @X0 1 e ]
"340
{
[; ;the3.c: 339: void interrupt isr()
[; ;the3.c: 340: {
[e :U _isr ]
[f ]
[; ;the3.c: 342: if(RBIE && RBIF)
"342
[e $ ! && _RBIE _RBIF 542  ]
[; ;the3.c: 343: {
"343
{
[; ;the3.c: 344: if(PORTBbits.RB6 == 0)
"344
[e $ ! == -> . . _PORTBbits 0 6 `i -> 0 `i 543  ]
[; ;the3.c: 345: {
"345
{
[; ;the3.c: 346: b6_pressed = 1;
"346
[e = _b6_pressed -> -> 1 `i `b ]
"347
}
[e :U 543 ]
[; ;the3.c: 347: }
[; ;the3.c: 348: if(PORTBbits.RB7 == 0)
"348
[e $ ! == -> . . _PORTBbits 0 7 `i -> 0 `i 544  ]
[; ;the3.c: 349: {
"349
{
[; ;the3.c: 350: if(counter_to_read_val == 3)
"350
[e $ ! == _counter_to_read_val -> -> 3 `i `ui 545  ]
[; ;the3.c: 351: {
"351
{
[; ;the3.c: 352: pin_full = 1;
"352
[e = _pin_full -> -> 1 `i `b ]
"353
}
[e :U 545 ]
"354
}
[e :U 544 ]
[; ;the3.c: 353: }
[; ;the3.c: 354: }
[; ;the3.c: 355: RBIF = 0;
"355
[e = _RBIF -> -> 0 `i `b ]
[; ;the3.c: 356: return;
"356
[e $UE 541  ]
"357
}
[e :U 542 ]
[; ;the3.c: 357: }
[; ;the3.c: 358: if(TMR0IE && TMR0IF)
"358
[e $ ! && _TMR0IE _TMR0IF 546  ]
[; ;the3.c: 359: {
"359
{
[; ;the3.c: 360: TMR0IF = 0;
"360
[e = _TMR0IF -> -> 0 `i `b ]
[; ;the3.c: 361: if( --blink_timer == 0)
"361
[e $ ! == =- _blink_timer -> -> 1 `i `ui -> -> 0 `i `ui 547  ]
[; ;the3.c: 362: {
"362
{
[; ;the3.c: 363: if(blank_val[counter_to_read_val] == '#')
"363
[e $ ! == -> *U + &U _blank_val * -> _counter_to_read_val `ux -> -> # *U &U _blank_val `ui `ux `ui -> 35 `ui 548  ]
[; ;the3.c: 364: {
"364
{
[; ;the3.c: 365: blank_val[counter_to_read_val] = ' ';
"365
[e = *U + &U _blank_val * -> _counter_to_read_val `ux -> -> # *U &U _blank_val `ui `ux -> -> 32 `ui `uc ]
"366
}
[; ;the3.c: 366: }
[e $U 549  ]
"367
[e :U 548 ]
[; ;the3.c: 367: else
[; ;the3.c: 368: {
"368
{
[; ;the3.c: 369: blank_val[counter_to_read_val] = '#';
"369
[e = *U + &U _blank_val * -> _counter_to_read_val `ux -> -> # *U &U _blank_val `ui `ux -> -> 35 `ui `uc ]
"370
}
[e :U 549 ]
[; ;the3.c: 370: }
[; ;the3.c: 371: blink_timer = 625;;
"371
[e = _blink_timer -> -> 625 `i `ui ]
[; ;the3.c: 372: toggle = 1;
"372
[e = _toggle -> -> 1 `i `b ]
"373
}
[e :U 547 ]
[; ;the3.c: 373: }
[; ;the3.c: 374: if(--ADC_timer==0)
"374
[e $ ! == =- _ADC_timer -> -> 1 `i `ui -> -> 0 `i `ui 550  ]
[; ;the3.c: 375: {
"375
{
[; ;the3.c: 376: ADCON0bits.GO_DONE=1;
"376
[e = . . _ADCON0bits 3 1 -> -> 1 `i `uc ]
[; ;the3.c: 377: ADC_timer=250;;
"377
[e = _ADC_timer -> -> 250 `i `ui ]
"378
}
[e :U 550 ]
[; ;the3.c: 378: }
[; ;the3.c: 379: if(pin_full == 1 && --sh_pass_timer==0)
"379
[e $ ! && == -> _pin_full `i -> 1 `i == =- _sh_pass_timer -> 1 `i -> 0 `i 551  ]
[; ;the3.c: 380: {
"380
{
[; ;the3.c: 381: if(sh_pass_count<5)
"381
[e $ ! < _sh_pass_count -> 5 `i 552  ]
[; ;the3.c: 382: {
"382
{
[; ;the3.c: 383: if(isBlank == 0) isBlank = 1;
"383
[e $ ! == -> _isBlank `i -> 0 `i 553  ]
[e = _isBlank -> -> 1 `i `b ]
[e $U 554  ]
"384
[e :U 553 ]
[; ;the3.c: 384: else isBlank = 0;
[e = _isBlank -> -> 0 `i `b ]
[e :U 554 ]
[; ;the3.c: 385: sh_pass_timer=1250;;
"385
[e = _sh_pass_timer -> 1250 `i ]
[; ;the3.c: 386: sh_pass_count++;
"386
[e ++ _sh_pass_count -> 1 `i ]
[; ;the3.c: 387: line_toggle =0;
"387
[e = _line_toggle -> -> 0 `i `b ]
"388
}
[; ;the3.c: 388: }
[e $U 555  ]
"389
[e :U 552 ]
[; ;the3.c: 389: else
[; ;the3.c: 390: { for(unsigned int i=0;i<4;i++)
"390
{
{
[v _i `ui ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `ui ]
[e $ < _i -> -> 4 `i `ui 556  ]
[e $U 557  ]
"391
[e :U 556 ]
[; ;the3.c: 391: blank_val[i]='#';
[e = *U + &U _blank_val * -> _i `ux -> -> # *U &U _blank_val `ui `ux -> -> 35 `ui `uc ]
"390
[e ++ _i -> -> 1 `i `ui ]
[e $ < _i -> -> 4 `i `ui 556  ]
[e :U 557 ]
"391
}
[; ;the3.c: 392: flag20sec=0;
"392
[e = _flag20sec -> -> 0 `i `ui ]
[; ;the3.c: 393: flag120sec=1;
"393
[e = _flag120sec -> -> 1 `i `ui ]
[; ;the3.c: 394: pin_full =0;
"394
[e = _pin_full -> -> 0 `i `b ]
[; ;the3.c: 395: counter_to_read_val=0;
"395
[e = _counter_to_read_val -> -> 0 `i `ui ]
"397
}
[e :U 555 ]
"398
}
[e :U 551 ]
[; ;the3.c: 397: }
[; ;the3.c: 398: }
[; ;the3.c: 399: TMR0 = 131;;
"399
[e = _TMR0 -> -> 131 `i `us ]
[; ;the3.c: 400: return;
"400
[e $UE 541  ]
"401
}
[e :U 546 ]
[; ;the3.c: 401: }
[; ;the3.c: 402: if(TMR1IE && TMR1IF )
"402
[e $ ! && _TMR1IE _TMR1IF 559  ]
[; ;the3.c: 403: {
"403
{
[; ;the3.c: 404: TMR1IF=0;
"404
[e = _TMR1IF -> -> 0 `i `b ]
[; ;the3.c: 405: if( flag120sec==1 && --timer_1sec==0 )
"405
[e $ ! && == _flag120sec -> -> 1 `i `ui == =- _timer_1sec -> -> 1 `i `ui -> -> 0 `i `ui 560  ]
[; ;the3.c: 406: {
"406
{
[; ;the3.c: 407: if(flag120sec==1 ){
"407
[e $ ! == _flag120sec -> -> 1 `i `ui 561  ]
{
[; ;the3.c: 408: counter_120sec--;
"408
[e -- _counter_120sec -> -> 1 `i `ui ]
"409
}
[e :U 561 ]
[; ;the3.c: 409: }
[; ;the3.c: 410: if(flag20sec==1)
"410
[e $ ! == _flag20sec -> -> 1 `i `ui 562  ]
[; ;the3.c: 411: {
"411
{
[; ;the3.c: 412: counter_20sec--;
"412
[e -- _counter_20sec -> -> 1 `i `ui ]
[; ;the3.c: 413: if(counter_20sec==0)
"413
[e $ ! == _counter_20sec -> -> 0 `i `ui 563  ]
[; ;the3.c: 414: {
"414
{
[; ;the3.c: 415: counter_20sec=20;
"415
[e = _counter_20sec -> -> 20 `i `ui ]
[; ;the3.c: 416: flag20sec=0;
"416
[e = _flag20sec -> -> 0 `i `ui ]
[; ;the3.c: 417: isEnterPin = 0;
"417
[e = _isEnterPin -> -> 0 `i `b ]
"418
}
[e :U 563 ]
"420
}
[e :U 562 ]
[; ;the3.c: 418: }
[; ;the3.c: 420: }
[; ;the3.c: 421: timer_1sec=20;;
"421
[e = _timer_1sec -> -> 20 `i `ui ]
"422
}
[e :U 560 ]
[; ;the3.c: 422: }
[; ;the3.c: 423: TMR1=3036;;
"423
[e = _TMR1 -> -> 3036 `i `us ]
[; ;the3.c: 424: return;
"424
[e $UE 541  ]
"425
}
[e :U 559 ]
[; ;the3.c: 425: }
[; ;the3.c: 426: if(ADIE && ADIF )
"426
[e $ ! && _ADIE _ADIF 564  ]
[; ;the3.c: 427: {
"427
{
[; ;the3.c: 428: ADIF =0;
"428
[e = _ADIF -> -> 0 `i `b ]
[; ;the3.c: 429: cur_val_inPot=ADRES;
"429
[e = _cur_val_inPot -> _ADRES `i ]
[; ;the3.c: 430: diff_val=cur_val_inPot-pre_val_inPot;
"430
[e = _diff_val - _cur_val_inPot _pre_val_inPot ]
[; ;the3.c: 431: diff_val2=pre_val_inPot-cur_val_inPot;
"431
[e = _diff_val2 - _pre_val_inPot _cur_val_inPot ]
[; ;the3.c: 433: if(pre_val_inPot != -1 && ( diff_val>=10 || diff_val2>=10) )
"433
[e $ ! && != _pre_val_inPot -U -> 1 `i || >= _diff_val -> 10 `i >= _diff_val2 -> 10 `i 565  ]
[; ;the3.c: 434: {
"434
{
[; ;the3.c: 435: val_inPot=cur_val_inPot;
"435
[e = _val_inPot _cur_val_inPot ]
[; ;the3.c: 436: if(flag120sec==0)
"436
[e $ ! == _flag120sec -> -> 0 `i `ui 566  ]
[; ;the3.c: 437: {
"437
{
[; ;the3.c: 438: password_int[counter_to_read_val]= val_inPot_2Int();
"438
[e = *U + &U _password_int * -> _counter_to_read_val `ux -> -> # *U &U _password_int `ui `ux ( _val_inPot_2Int ..  ]
"439
}
[; ;the3.c: 439: }
[e $U 567  ]
"440
[e :U 566 ]
[; ;the3.c: 440: else if(flag120sec==1)
[e $ ! == _flag120sec -> -> 1 `i `ui 568  ]
[; ;the3.c: 441: {
"441
{
[; ;the3.c: 442: entered_pass[counter_to_read_val]= val_inPot_2Int();
"442
[e = *U + &U _entered_pass * -> _counter_to_read_val `ux -> -> # *U &U _entered_pass `ui `ux ( _val_inPot_2Int ..  ]
"443
}
[e :U 568 ]
"444
[e :U 567 ]
[; ;the3.c: 443: }
[; ;the3.c: 444: pre_val_inPot=cur_val_inPot;
[e = _pre_val_inPot _cur_val_inPot ]
"445
}
[; ;the3.c: 445: }
[e $U 569  ]
"446
[e :U 565 ]
[; ;the3.c: 446: else
[; ;the3.c: 447: {
"447
{
[; ;the3.c: 448: pre_val_inPot=cur_val_inPot;
"448
[e = _pre_val_inPot _cur_val_inPot ]
"449
}
[e :U 569 ]
[; ;the3.c: 449: }
[; ;the3.c: 450: return;
"450
[e $UE 541  ]
"451
}
[e :U 564 ]
[; ;the3.c: 451: }
[; ;the3.c: 452: }
"452
[e :UE 541 ]
}
"454
[v _enter_pin `(v ~T0 @X0 1 ef ]
"455
{
[; ;the3.c: 454: void enter_pin()
[; ;the3.c: 455: {
[e :U _enter_pin ]
[f ]
[; ;the3.c: 456: if(isEnterPin == 0)
"456
[e $ ! == -> _isEnterPin `i -> 0 `i 571  ]
[; ;the3.c: 457: {
"457
{
[; ;the3.c: 458: display120sec_Int();
"458
[e ( _display120sec_Int ..  ]
[; ;the3.c: 459: WriteCommandToLCD(0x80);
"459
[e ( _WriteCommandToLCD (1 -> -> 128 `i `uc ]
[; ;the3.c: 460: WriteStringToLCD(" Enter pin:");
"460
[e ( _WriteStringToLCD (1 :s 8C ]
[; ;the3.c: 462: WriteCommandToLCD(0x8B);
"462
[e ( _WriteCommandToLCD (1 -> -> 139 `i `uc ]
[; ;the3.c: 463: WriteDataToLCD(num_to_char(entered_pass[0],blank_val[0]));
"463
[e ( _WriteDataToLCD (1 ( _num_to_char (2 , *U + &U _entered_pass * -> -> -> 0 `i `ui `ux -> -> # *U &U _entered_pass `ui `ux *U + &U _blank_val * -> -> -> 0 `i `ui `ux -> -> # *U &U _blank_val `ui `ux ]
[; ;the3.c: 465: WriteCommandToLCD(0x8C);
"465
[e ( _WriteCommandToLCD (1 -> -> 140 `i `uc ]
[; ;the3.c: 466: WriteDataToLCD(num_to_char(entered_pass[1],blank_val[1]));
"466
[e ( _WriteDataToLCD (1 ( _num_to_char (2 , *U + &U _entered_pass * -> -> -> 1 `i `ui `ux -> -> # *U &U _entered_pass `ui `ux *U + &U _blank_val * -> -> -> 1 `i `ui `ux -> -> # *U &U _blank_val `ui `ux ]
[; ;the3.c: 468: WriteCommandToLCD(0x8D);
"468
[e ( _WriteCommandToLCD (1 -> -> 141 `i `uc ]
[; ;the3.c: 469: WriteDataToLCD(num_to_char(entered_pass[2],blank_val[2]));
"469
[e ( _WriteDataToLCD (1 ( _num_to_char (2 , *U + &U _entered_pass * -> -> -> 2 `i `ui `ux -> -> # *U &U _entered_pass `ui `ux *U + &U _blank_val * -> -> -> 2 `i `ui `ux -> -> # *U &U _blank_val `ui `ux ]
[; ;the3.c: 471: WriteCommandToLCD(0x8E);
"471
[e ( _WriteCommandToLCD (1 -> -> 142 `i `uc ]
[; ;the3.c: 472: WriteDataToLCD(num_to_char(entered_pass[3],blank_val[3]));
"472
[e ( _WriteDataToLCD (1 ( _num_to_char (2 , *U + &U _entered_pass * -> -> -> 3 `i `ui `ux -> -> # *U &U _entered_pass `ui `ux *U + &U _blank_val * -> -> -> 3 `i `ui `ux -> -> # *U &U _blank_val `ui `ux ]
[; ;the3.c: 474: WriteCommandToLCD(0xC0);
"474
[e ( _WriteCommandToLCD (1 -> -> 192 `i `uc ]
[; ;the3.c: 475: WriteStringToLCD("  Attempts:");
"475
[e ( _WriteStringToLCD (1 :s 9C ]
[; ;the3.c: 477: WriteCommandToLCD(0xCB);
"477
[e ( _WriteCommandToLCD (1 -> -> 203 `i `uc ]
[; ;the3.c: 478: WriteDataToLCD((char)(((int)'0') + attempt_num));
"478
[e ( _WriteDataToLCD (1 -> + -> -> -> 48 `ui `i `ui _attempt_num `uc ]
[; ;the3.c: 480: WriteCommandToLCD(0xCC);
"480
[e ( _WriteCommandToLCD (1 -> -> 204 `i `uc ]
[; ;the3.c: 481: WriteStringToLCD("    ");
"481
[e ( _WriteStringToLCD (1 :s 10C ]
[; ;the3.c: 482: isEnterPin = 1;
"482
[e = _isEnterPin -> -> 1 `i `b ]
"483
}
[; ;the3.c: 483: }
[e $U 572  ]
"484
[e :U 571 ]
[; ;the3.c: 484: else
[; ;the3.c: 485: {
"485
{
[; ;the3.c: 487: WriteCommandToLCD(0x8B);
"487
[e ( _WriteCommandToLCD (1 -> -> 139 `i `uc ]
[; ;the3.c: 488: WriteDataToLCD(num_to_char(entered_pass[0],blank_val[0]));
"488
[e ( _WriteDataToLCD (1 ( _num_to_char (2 , *U + &U _entered_pass * -> -> -> 0 `i `ui `ux -> -> # *U &U _entered_pass `ui `ux *U + &U _blank_val * -> -> -> 0 `i `ui `ux -> -> # *U &U _blank_val `ui `ux ]
[; ;the3.c: 490: WriteCommandToLCD(0x8C);
"490
[e ( _WriteCommandToLCD (1 -> -> 140 `i `uc ]
[; ;the3.c: 491: WriteDataToLCD(num_to_char(entered_pass[1],blank_val[1]));
"491
[e ( _WriteDataToLCD (1 ( _num_to_char (2 , *U + &U _entered_pass * -> -> -> 1 `i `ui `ux -> -> # *U &U _entered_pass `ui `ux *U + &U _blank_val * -> -> -> 1 `i `ui `ux -> -> # *U &U _blank_val `ui `ux ]
[; ;the3.c: 493: WriteCommandToLCD(0x8D);
"493
[e ( _WriteCommandToLCD (1 -> -> 141 `i `uc ]
[; ;the3.c: 494: WriteDataToLCD(num_to_char(entered_pass[2],blank_val[2]));
"494
[e ( _WriteDataToLCD (1 ( _num_to_char (2 , *U + &U _entered_pass * -> -> -> 2 `i `ui `ux -> -> # *U &U _entered_pass `ui `ux *U + &U _blank_val * -> -> -> 2 `i `ui `ux -> -> # *U &U _blank_val `ui `ux ]
[; ;the3.c: 496: WriteCommandToLCD(0x8E);
"496
[e ( _WriteCommandToLCD (1 -> -> 142 `i `uc ]
[; ;the3.c: 497: WriteDataToLCD(num_to_char(entered_pass[3],blank_val[3]));
"497
[e ( _WriteDataToLCD (1 ( _num_to_char (2 , *U + &U _entered_pass * -> -> -> 3 `i `ui `ux -> -> # *U &U _entered_pass `ui `ux *U + &U _blank_val * -> -> -> 3 `i `ui `ux -> -> # *U &U _blank_val `ui `ux ]
[; ;the3.c: 499: WriteCommandToLCD(0xCB);
"499
[e ( _WriteCommandToLCD (1 -> -> 203 `i `uc ]
[; ;the3.c: 500: WriteDataToLCD((char)(((int)'0') + attempt_num));
"500
[e ( _WriteDataToLCD (1 -> + -> -> -> 48 `ui `i `ui _attempt_num `uc ]
"502
}
[e :U 572 ]
[; ;the3.c: 502: }
[; ;the3.c: 504: toggle =0;
"504
[e = _toggle -> -> 0 `i `b ]
[; ;the3.c: 505: }
"505
[e :UE 570 ]
}
"509
[v _endLCD `(v ~T0 @X0 1 ef ]
{
[; ;the3.c: 509: void endLCD(){
[e :U _endLCD ]
[f ]
[; ;the3.c: 511: WriteCommandToLCD(0x80);
"511
[e ( _WriteCommandToLCD (1 -> -> 128 `i `uc ]
[; ;the3.c: 512: WriteStringToLCD("Safe is opening!");
"512
[e ( _WriteStringToLCD (1 :s 11C ]
[; ;the3.c: 513: WriteCommandToLCD(0xC0);
"513
[e ( _WriteCommandToLCD (1 -> -> 192 `i `uc ]
[; ;the3.c: 514: WriteStringToLCD("$$$$$$$$$$$$$$$$");
"514
[e ( _WriteStringToLCD (1 :s 12C ]
[; ;the3.c: 516: }
"516
[e :UE 573 ]
}
"518
[v _write_wait_20sec `(v ~T0 @X0 1 ef ]
"519
{
[; ;the3.c: 518: void write_wait_20sec()
[; ;the3.c: 519: {
[e :U _write_wait_20sec ]
[f ]
[; ;the3.c: 520: WriteCommandToLCD(0x80);
"520
[e ( _WriteCommandToLCD (1 -> -> 128 `i `uc ]
[; ;the3.c: 521: WriteStringToLCD(" Enter pin:XXXX ");
"521
[e ( _WriteStringToLCD (1 :s 13C ]
[; ;the3.c: 522: WriteCommandToLCD(0xC0);
"522
[e ( _WriteCommandToLCD (1 -> -> 192 `i `uc ]
[; ;the3.c: 523: WriteStringToLCD("Try after 20sec.");
"523
[e ( _WriteStringToLCD (1 :s 14C ]
[; ;the3.c: 524: }
"524
[e :UE 574 ]
}
"525
[v _check_correct_pass `(i ~T0 @X0 1 ef ]
"526
{
[; ;the3.c: 525: int check_correct_pass()
[; ;the3.c: 526: {
[e :U _check_correct_pass ]
[f ]
[; ;the3.c: 527: for(unsigned int i=0 ; i<4; i++)
"527
{
[v _i `ui ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `ui ]
[e $ < _i -> -> 4 `i `ui 576  ]
[e $U 577  ]
"528
[e :U 576 ]
[; ;the3.c: 528: {
{
[; ;the3.c: 529: if(entered_pass[i]!=password_int[i])
"529
[e $ ! != *U + &U _entered_pass * -> _i `ux -> -> # *U &U _entered_pass `ui `ux *U + &U _password_int * -> _i `ux -> -> # *U &U _password_int `ui `ux 579  ]
[; ;the3.c: 530: return 0;
"530
[e ) -> 0 `i ]
[e $UE 575  ]
[e :U 579 ]
"531
}
"527
[e ++ _i -> -> 1 `i `ui ]
[e $ < _i -> -> 4 `i `ui 576  ]
[e :U 577 ]
"531
}
[; ;the3.c: 531: }
[; ;the3.c: 532: return 1;
"532
[e ) -> 1 `i ]
[e $UE 575  ]
[; ;the3.c: 533: }
"533
[e :UE 575 ]
}
[v $root$_main `(v ~T0 @X0 0 e ]
"535
[v _main `(v ~T0 @X0 1 ef ]
"536
{
[; ;the3.c: 535: void main(void)
[; ;the3.c: 536: {
[e :U _main ]
[f ]
[; ;the3.c: 537: for(int i=0; i<5;i++)
"537
{
[v _i `i ~T0 @X0 1 a ]
[e = _i -> 0 `i ]
[e $ < _i -> 5 `i 581  ]
[e $U 582  ]
"538
[e :U 581 ]
[; ;the3.c: 538: _delay((unsigned long)((15)*(40000000/4000.0)));
[e ( __delay (1 -> * -> -> 15 `i `d / -> -> 40000000 `l `d .4000.0 `ul ]
"537
[e ++ _i -> 1 `i ]
[e $ < _i -> 5 `i 581  ]
[e :U 582 ]
"538
}
[; ;the3.c: 540: InitLCD();
"540
[e ( _InitLCD ..  ]
[; ;the3.c: 542: ClearLCDScreen();
"542
[e ( _ClearLCDScreen ..  ]
[; ;the3.c: 543: init();
"543
[e ( _init ..  ]
[; ;the3.c: 544: first_message();
"544
[e ( _first_message ..  ]
[; ;the3.c: 545: RE1button();
"545
[e ( _RE1button ..  ]
[; ;the3.c: 547: first_message();
"547
[e ( _first_message ..  ]
[; ;the3.c: 548: delay_3_sec();
"548
[e ( _delay_3_sec ..  ]
[; ;the3.c: 550: ADON = 1;
"550
[e = _ADON -> -> 1 `i `b ]
[; ;the3.c: 551: INTCONbits.GIE_GIEH = 1;
"551
[e = . . _INTCONbits 0 7 -> -> 1 `i `uc ]
[; ;the3.c: 552: INTCONbits.PEIE_GIEL = 1;
"552
[e = . . _INTCONbits 0 6 -> -> 1 `i `uc ]
[; ;the3.c: 554: TMR0ON = 1;
"554
[e = _TMR0ON -> -> 1 `i `b ]
[; ;the3.c: 555: TMR1ON = 1;
"555
[e = _TMR1ON -> -> 1 `i `b ]
[; ;the3.c: 557: while(1)
"557
[e :U 585 ]
[; ;the3.c: 558: {
"558
{
[; ;the3.c: 559: if(flag120sec == 0)
"559
[e $ ! == _flag120sec -> -> 0 `i `ui 587  ]
[; ;the3.c: 560: {
"560
{
[; ;the3.c: 561: if(pin_full == 0 )
"561
[e $ ! == -> _pin_full `i -> 0 `i 588  ]
[; ;the3.c: 562: {
"562
{
[; ;the3.c: 563: if(b6_pressed == 1)
"563
[e $ ! == -> _b6_pressed `i -> 1 `i 589  ]
[; ;the3.c: 564: {
"564
{
[; ;the3.c: 565: next_char();
"565
[e ( _next_char ..  ]
"566
}
[e :U 589 ]
[; ;the3.c: 566: }
[; ;the3.c: 567: set_a_pin_message();
"567
[e ( _set_a_pin_message ..  ]
"569
}
[; ;the3.c: 569: }
[e $U 590  ]
"570
[e :U 588 ]
[; ;the3.c: 570: else if(pin_full == 1)
[e $ ! == -> _pin_full `i -> 1 `i 591  ]
[; ;the3.c: 571: {
"571
{
[; ;the3.c: 572: display_7_segment(10,10,10,10);
"572
[e ( _display_7_segment (4 , , , -> 10 `i -> 10 `i -> 10 `i -> 10 `i ]
[; ;the3.c: 573: if(line_toggle == 0)
"573
[e $ ! == -> _line_toggle `i -> 0 `i 592  ]
[; ;the3.c: 574: show_password();
"574
[e ( _show_password ..  ]
[e :U 592 ]
[; ;the3.c: 575: display_7_segment(10,10,10,10);
"575
[e ( _display_7_segment (4 , , , -> 10 `i -> 10 `i -> 10 `i -> 10 `i ]
"576
}
[e :U 591 ]
"577
[e :U 590 ]
}
[; ;the3.c: 576: }
[; ;the3.c: 577: }
[e $U 593  ]
"578
[e :U 587 ]
[; ;the3.c: 578: else
[; ;the3.c: 579: {
"579
{
[; ;the3.c: 580: display120sec_Int();
"580
[e ( _display120sec_Int ..  ]
[; ;the3.c: 581: if(pin_full==0 && flag20sec==0 )
"581
[e $ ! && == -> _pin_full `i -> 0 `i == _flag20sec -> -> 0 `i `ui 594  ]
[; ;the3.c: 582: {
"582
{
[; ;the3.c: 583: if(b6_pressed == 1)
"583
[e $ ! == -> _b6_pressed `i -> 1 `i 595  ]
[; ;the3.c: 584: {
"584
{
[; ;the3.c: 585: next_char2();
"585
[e ( _next_char2 ..  ]
"586
}
[e :U 595 ]
[; ;the3.c: 586: }
[; ;the3.c: 588: if(toggle == 1)
"588
[e $ ! == -> _toggle `i -> 1 `i 596  ]
[; ;the3.c: 589: enter_pin();
"589
[e ( _enter_pin ..  ]
[e :U 596 ]
"590
}
[; ;the3.c: 590: }
[e $U 597  ]
"591
[e :U 594 ]
[; ;the3.c: 591: else if(pin_full==1)
[e $ ! == -> _pin_full `i -> 1 `i 598  ]
[; ;the3.c: 592: {
"592
{
[; ;the3.c: 593: if(check_correct_pass()==1){
"593
[e $ ! == ( _check_correct_pass ..  -> 1 `i 599  ]
{
[; ;the3.c: 594: endLCD();
"594
[e ( _endLCD ..  ]
[; ;the3.c: 595: INTCONbits.GIE_GIEH = 0;
"595
[e = . . _INTCONbits 0 7 -> -> 0 `i `uc ]
[; ;the3.c: 596: INTCONbits.PEIE_GIEL = 0;
"596
[e = . . _INTCONbits 0 6 -> -> 0 `i `uc ]
[; ;the3.c: 597: while(1)
"597
[e :U 601 ]
[; ;the3.c: 598: {
"598
{
[; ;the3.c: 599: display120sec_Int();
"599
[e ( _display120sec_Int ..  ]
"600
}
[e :U 600 ]
"597
[e $U 601  ]
[e :U 602 ]
"601
}
[; ;the3.c: 600: }
[; ;the3.c: 601: }
[e $U 603  ]
"602
[e :U 599 ]
[; ;the3.c: 602: else if(attempt_num !=0 )
[e $ ! != _attempt_num -> -> 0 `i `ui 604  ]
[; ;the3.c: 603: {
"603
{
[; ;the3.c: 604: pin_full=0;
"604
[e = _pin_full -> -> 0 `i `b ]
[; ;the3.c: 605: for(unsigned int i=0 ; i<4 ;i++)
"605
{
[v _i `ui ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `ui ]
[e $ < _i -> -> 4 `i `ui 605  ]
[e $U 606  ]
"606
[e :U 605 ]
[; ;the3.c: 606: {
{
[; ;the3.c: 607: blank_val[i]='#';
"607
[e = *U + &U _blank_val * -> _i `ux -> -> # *U &U _blank_val `ui `ux -> -> 35 `ui `uc ]
[; ;the3.c: 608: entered_pass[i]=-1;
"608
[e = *U + &U _entered_pass * -> _i `ux -> -> # *U &U _entered_pass `ui `ux -U -> 1 `i ]
"609
}
"605
[e ++ _i -> -> 1 `i `ui ]
[e $ < _i -> -> 4 `i `ui 605  ]
[e :U 606 ]
"609
}
[; ;the3.c: 609: }
[; ;the3.c: 610: attempt_num--;
"610
[e -- _attempt_num -> -> 1 `i `ui ]
"611
}
[; ;the3.c: 611: }
[e $U 608  ]
"612
[e :U 604 ]
[; ;the3.c: 612: else if(attempt_num ==0 )
[e $ ! == _attempt_num -> -> 0 `i `ui 609  ]
[; ;the3.c: 613: {
"613
{
[; ;the3.c: 614: for(unsigned int i=0 ; i<4 ;i++)
"614
{
[v _i `ui ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `ui ]
[e $ < _i -> -> 4 `i `ui 610  ]
[e $U 611  ]
"615
[e :U 610 ]
[; ;the3.c: 615: {
{
[; ;the3.c: 616: blank_val[i]='#';
"616
[e = *U + &U _blank_val * -> _i `ux -> -> # *U &U _blank_val `ui `ux -> -> 35 `ui `uc ]
[; ;the3.c: 617: entered_pass[i]=-1;
"617
[e = *U + &U _entered_pass * -> _i `ux -> -> # *U &U _entered_pass `ui `ux -U -> 1 `i ]
"618
}
"614
[e ++ _i -> -> 1 `i `ui ]
[e $ < _i -> -> 4 `i `ui 610  ]
[e :U 611 ]
"618
}
[; ;the3.c: 618: }
[; ;the3.c: 619: write_wait_20sec();
"619
[e ( _write_wait_20sec ..  ]
[; ;the3.c: 620: flag20sec=1;
"620
[e = _flag20sec -> -> 1 `i `ui ]
[; ;the3.c: 621: pin_full=0;
"621
[e = _pin_full -> -> 0 `i `b ]
[; ;the3.c: 622: attempt_num=2;
"622
[e = _attempt_num -> -> 2 `i `ui ]
"623
}
[e :U 609 ]
"624
[e :U 608 ]
[e :U 603 ]
[; ;the3.c: 623: }
[; ;the3.c: 624: counter_to_read_val=0;
[e = _counter_to_read_val -> -> 0 `i `ui ]
"625
}
[e :U 598 ]
"626
[e :U 597 ]
}
[e :U 593 ]
"627
}
[e :U 584 ]
"557
[e $U 585  ]
[e :U 586 ]
[; ;the3.c: 625: }
[; ;the3.c: 626: }
[; ;the3.c: 627: }
[; ;the3.c: 628: }
"628
[e :UE 580 ]
}
[a 9C 32 32 65 116 116 101 109 112 116 115 58 0 ]
[a 8C 32 69 110 116 101 114 32 112 105 110 58 0 ]
[a 3C 32 83 101 116 32 97 32 112 105 110 58 0 ]
[a 14C 84 114 121 32 97 102 116 101 114 32 50 48 115 101 99 46 0 ]
[a 6C 32 32 32 45 45 45 0 ]
[a 12C 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 0 ]
[a 11C 83 97 102 101 32 105 115 32 111 112 101 110 105 110 103 33 0 ]
[a 5C 32 84 104 101 32 110 101 119 32 112 105 110 32 105 115 32 0 ]
[a 13C 32 69 110 116 101 114 32 112 105 110 58 88 88 88 88 32 0 ]
[a 1C 32 36 62 86 101 114 121 32 32 83 97 102 101 60 36 32 0 ]
[a 2C 32 36 36 36 36 36 36 36 36 36 36 36 36 36 36 32 0 ]
[a 7C 45 45 45 32 32 32 0 ]
[a 4C 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 0 ]
[a 10C 32 32 32 32 0 ]
