#[doc = "Register `PCF2` reader"]
pub type R = crate::R<PCF2_SPEC>;
#[doc = "Register `PCF2` writer"]
pub type W = crate::W<PCF2_SPEC>;
#[doc = "Field `DCI_VSYNC_REMAP` reader - DCI_VSYNC remapping"]
pub type DCI_VSYNC_REMAP_R = crate::FieldReader;
#[doc = "Field `DCI_VSYNC_REMAP` writer - DCI_VSYNC remapping"]
pub type DCI_VSYNC_REMAP_W<'a, REG, const O: u8> = crate::FieldWriter<'a, REG, 2, O>;
#[doc = "Field `DCI_D0_REMAP` reader - DCI_D0 remapping"]
pub type DCI_D0_REMAP_R = crate::FieldReader;
#[doc = "Field `DCI_D0_REMAP` writer - DCI_D0 remapping"]
pub type DCI_D0_REMAP_W<'a, REG, const O: u8> = crate::FieldWriter<'a, REG, 2, O>;
#[doc = "Field `DCI_D1_REMAP` reader - DCI_D1 remapping"]
pub type DCI_D1_REMAP_R = crate::FieldReader;
#[doc = "Field `DCI_D1_REMAP` writer - DCI_D1 remapping"]
pub type DCI_D1_REMAP_W<'a, REG, const O: u8> = crate::FieldWriter<'a, REG, 2, O>;
#[doc = "Field `DCI_D2_REMAP` reader - DCI_D2 remapping"]
pub type DCI_D2_REMAP_R = crate::FieldReader;
#[doc = "Field `DCI_D2_REMAP` writer - DCI_D2 remapping"]
pub type DCI_D2_REMAP_W<'a, REG, const O: u8> = crate::FieldWriter<'a, REG, 2, O>;
#[doc = "Field `DCI_D3_REMAP` reader - DCI_D3 remapping"]
pub type DCI_D3_REMAP_R = crate::FieldReader;
#[doc = "Field `DCI_D3_REMAP` writer - DCI_D3 remapping"]
pub type DCI_D3_REMAP_W<'a, REG, const O: u8> = crate::FieldWriter<'a, REG, 2, O>;
#[doc = "Field `DCI_D4_REMAP` reader - DCI_D4 remapping"]
pub type DCI_D4_REMAP_R = crate::FieldReader;
#[doc = "Field `DCI_D4_REMAP` writer - DCI_D4 remapping"]
pub type DCI_D4_REMAP_W<'a, REG, const O: u8> = crate::FieldWriter<'a, REG, 2, O>;
#[doc = "Field `DCI_D5_REMAP` reader - DCI_D5 remapping"]
pub type DCI_D5_REMAP_R = crate::FieldReader;
#[doc = "Field `DCI_D5_REMAP` writer - DCI_D5 remapping"]
pub type DCI_D5_REMAP_W<'a, REG, const O: u8> = crate::FieldWriter<'a, REG, 2, O>;
#[doc = "Field `DCI_D6_REMAP` reader - DCI_D6 remapping"]
pub type DCI_D6_REMAP_R = crate::FieldReader;
#[doc = "Field `DCI_D6_REMAP` writer - DCI_D6 remapping"]
pub type DCI_D6_REMAP_W<'a, REG, const O: u8> = crate::FieldWriter<'a, REG, 2, O>;
#[doc = "Field `DCI_D7_REMAP` reader - DCI_D7 remapping"]
pub type DCI_D7_REMAP_R = crate::FieldReader;
#[doc = "Field `DCI_D7_REMAP` writer - DCI_D7 remapping"]
pub type DCI_D7_REMAP_W<'a, REG, const O: u8> = crate::FieldWriter<'a, REG, 2, O>;
#[doc = "Field `DCI_D8_REMAP` reader - DCI_D8 remapping"]
pub type DCI_D8_REMAP_R = crate::FieldReader;
#[doc = "Field `DCI_D8_REMAP` writer - DCI_D8 remapping"]
pub type DCI_D8_REMAP_W<'a, REG, const O: u8> = crate::FieldWriter<'a, REG, 2, O>;
#[doc = "Field `DCI_D9_REMAP` reader - DCI_D9 remapping"]
pub type DCI_D9_REMAP_R = crate::FieldReader;
#[doc = "Field `DCI_D9_REMAP` writer - DCI_D9 remapping"]
pub type DCI_D9_REMAP_W<'a, REG, const O: u8> = crate::FieldWriter<'a, REG, 2, O>;
#[doc = "Field `DCI_D10_REMAP` reader - DCI_D10 remapping"]
pub type DCI_D10_REMAP_R = crate::FieldReader;
#[doc = "Field `DCI_D10_REMAP` writer - DCI_D10 remapping"]
pub type DCI_D10_REMAP_W<'a, REG, const O: u8> = crate::FieldWriter<'a, REG, 2, O>;
#[doc = "Field `DCI_D11_REMAP` reader - DCI_D11 remapping"]
pub type DCI_D11_REMAP_R = crate::FieldReader;
#[doc = "Field `DCI_D11_REMAP` writer - DCI_D11 remapping"]
pub type DCI_D11_REMAP_W<'a, REG, const O: u8> = crate::FieldWriter<'a, REG, 2, O>;
#[doc = "Field `DCI_D12_REMAP` reader - DCI_D12 remapping"]
pub type DCI_D12_REMAP_R = crate::BitReader;
#[doc = "Field `DCI_D12_REMAP` writer - DCI_D12 remapping"]
pub type DCI_D12_REMAP_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `DCI_D13_REMAP` reader - DCI_D13 remapping"]
pub type DCI_D13_REMAP_R = crate::FieldReader;
#[doc = "Field `DCI_D13_REMAP` writer - DCI_D13 remapping"]
pub type DCI_D13_REMAP_W<'a, REG, const O: u8> = crate::FieldWriter<'a, REG, 2, O>;
#[doc = "Field `DCI_HSYNC_REMAP` reader - DCI_HSYNC remapping"]
pub type DCI_HSYNC_REMAP_R = crate::BitReader;
#[doc = "Field `DCI_HSYNC_REMAP` writer - DCI_HSYNC remapping"]
pub type DCI_HSYNC_REMAP_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `PH01_REMAP` reader - PH0/PH1 remapping"]
pub type PH01_REMAP_R = crate::BitReader;
#[doc = "Field `PH01_REMAP` writer - PH0/PH1 remapping"]
pub type PH01_REMAP_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
impl R {
    #[doc = "Bits 0:1 - DCI_VSYNC remapping"]
    #[inline(always)]
    pub fn dci_vsync_remap(&self) -> DCI_VSYNC_REMAP_R {
        DCI_VSYNC_REMAP_R::new((self.bits & 3) as u8)
    }
    #[doc = "Bits 2:3 - DCI_D0 remapping"]
    #[inline(always)]
    pub fn dci_d0_remap(&self) -> DCI_D0_REMAP_R {
        DCI_D0_REMAP_R::new(((self.bits >> 2) & 3) as u8)
    }
    #[doc = "Bits 4:5 - DCI_D1 remapping"]
    #[inline(always)]
    pub fn dci_d1_remap(&self) -> DCI_D1_REMAP_R {
        DCI_D1_REMAP_R::new(((self.bits >> 4) & 3) as u8)
    }
    #[doc = "Bits 6:7 - DCI_D2 remapping"]
    #[inline(always)]
    pub fn dci_d2_remap(&self) -> DCI_D2_REMAP_R {
        DCI_D2_REMAP_R::new(((self.bits >> 6) & 3) as u8)
    }
    #[doc = "Bits 8:9 - DCI_D3 remapping"]
    #[inline(always)]
    pub fn dci_d3_remap(&self) -> DCI_D3_REMAP_R {
        DCI_D3_REMAP_R::new(((self.bits >> 8) & 3) as u8)
    }
    #[doc = "Bits 10:11 - DCI_D4 remapping"]
    #[inline(always)]
    pub fn dci_d4_remap(&self) -> DCI_D4_REMAP_R {
        DCI_D4_REMAP_R::new(((self.bits >> 10) & 3) as u8)
    }
    #[doc = "Bits 12:13 - DCI_D5 remapping"]
    #[inline(always)]
    pub fn dci_d5_remap(&self) -> DCI_D5_REMAP_R {
        DCI_D5_REMAP_R::new(((self.bits >> 12) & 3) as u8)
    }
    #[doc = "Bits 14:15 - DCI_D6 remapping"]
    #[inline(always)]
    pub fn dci_d6_remap(&self) -> DCI_D6_REMAP_R {
        DCI_D6_REMAP_R::new(((self.bits >> 14) & 3) as u8)
    }
    #[doc = "Bits 16:17 - DCI_D7 remapping"]
    #[inline(always)]
    pub fn dci_d7_remap(&self) -> DCI_D7_REMAP_R {
        DCI_D7_REMAP_R::new(((self.bits >> 16) & 3) as u8)
    }
    #[doc = "Bits 18:19 - DCI_D8 remapping"]
    #[inline(always)]
    pub fn dci_d8_remap(&self) -> DCI_D8_REMAP_R {
        DCI_D8_REMAP_R::new(((self.bits >> 18) & 3) as u8)
    }
    #[doc = "Bits 20:21 - DCI_D9 remapping"]
    #[inline(always)]
    pub fn dci_d9_remap(&self) -> DCI_D9_REMAP_R {
        DCI_D9_REMAP_R::new(((self.bits >> 20) & 3) as u8)
    }
    #[doc = "Bits 22:23 - DCI_D10 remapping"]
    #[inline(always)]
    pub fn dci_d10_remap(&self) -> DCI_D10_REMAP_R {
        DCI_D10_REMAP_R::new(((self.bits >> 22) & 3) as u8)
    }
    #[doc = "Bits 24:25 - DCI_D11 remapping"]
    #[inline(always)]
    pub fn dci_d11_remap(&self) -> DCI_D11_REMAP_R {
        DCI_D11_REMAP_R::new(((self.bits >> 24) & 3) as u8)
    }
    #[doc = "Bit 26 - DCI_D12 remapping"]
    #[inline(always)]
    pub fn dci_d12_remap(&self) -> DCI_D12_REMAP_R {
        DCI_D12_REMAP_R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bits 27:28 - DCI_D13 remapping"]
    #[inline(always)]
    pub fn dci_d13_remap(&self) -> DCI_D13_REMAP_R {
        DCI_D13_REMAP_R::new(((self.bits >> 27) & 3) as u8)
    }
    #[doc = "Bit 29 - DCI_HSYNC remapping"]
    #[inline(always)]
    pub fn dci_hsync_remap(&self) -> DCI_HSYNC_REMAP_R {
        DCI_HSYNC_REMAP_R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 31 - PH0/PH1 remapping"]
    #[inline(always)]
    pub fn ph01_remap(&self) -> PH01_REMAP_R {
        PH01_REMAP_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bits 0:1 - DCI_VSYNC remapping"]
    #[inline(always)]
    #[must_use]
    pub fn dci_vsync_remap(&mut self) -> DCI_VSYNC_REMAP_W<PCF2_SPEC, 0> {
        DCI_VSYNC_REMAP_W::new(self)
    }
    #[doc = "Bits 2:3 - DCI_D0 remapping"]
    #[inline(always)]
    #[must_use]
    pub fn dci_d0_remap(&mut self) -> DCI_D0_REMAP_W<PCF2_SPEC, 2> {
        DCI_D0_REMAP_W::new(self)
    }
    #[doc = "Bits 4:5 - DCI_D1 remapping"]
    #[inline(always)]
    #[must_use]
    pub fn dci_d1_remap(&mut self) -> DCI_D1_REMAP_W<PCF2_SPEC, 4> {
        DCI_D1_REMAP_W::new(self)
    }
    #[doc = "Bits 6:7 - DCI_D2 remapping"]
    #[inline(always)]
    #[must_use]
    pub fn dci_d2_remap(&mut self) -> DCI_D2_REMAP_W<PCF2_SPEC, 6> {
        DCI_D2_REMAP_W::new(self)
    }
    #[doc = "Bits 8:9 - DCI_D3 remapping"]
    #[inline(always)]
    #[must_use]
    pub fn dci_d3_remap(&mut self) -> DCI_D3_REMAP_W<PCF2_SPEC, 8> {
        DCI_D3_REMAP_W::new(self)
    }
    #[doc = "Bits 10:11 - DCI_D4 remapping"]
    #[inline(always)]
    #[must_use]
    pub fn dci_d4_remap(&mut self) -> DCI_D4_REMAP_W<PCF2_SPEC, 10> {
        DCI_D4_REMAP_W::new(self)
    }
    #[doc = "Bits 12:13 - DCI_D5 remapping"]
    #[inline(always)]
    #[must_use]
    pub fn dci_d5_remap(&mut self) -> DCI_D5_REMAP_W<PCF2_SPEC, 12> {
        DCI_D5_REMAP_W::new(self)
    }
    #[doc = "Bits 14:15 - DCI_D6 remapping"]
    #[inline(always)]
    #[must_use]
    pub fn dci_d6_remap(&mut self) -> DCI_D6_REMAP_W<PCF2_SPEC, 14> {
        DCI_D6_REMAP_W::new(self)
    }
    #[doc = "Bits 16:17 - DCI_D7 remapping"]
    #[inline(always)]
    #[must_use]
    pub fn dci_d7_remap(&mut self) -> DCI_D7_REMAP_W<PCF2_SPEC, 16> {
        DCI_D7_REMAP_W::new(self)
    }
    #[doc = "Bits 18:19 - DCI_D8 remapping"]
    #[inline(always)]
    #[must_use]
    pub fn dci_d8_remap(&mut self) -> DCI_D8_REMAP_W<PCF2_SPEC, 18> {
        DCI_D8_REMAP_W::new(self)
    }
    #[doc = "Bits 20:21 - DCI_D9 remapping"]
    #[inline(always)]
    #[must_use]
    pub fn dci_d9_remap(&mut self) -> DCI_D9_REMAP_W<PCF2_SPEC, 20> {
        DCI_D9_REMAP_W::new(self)
    }
    #[doc = "Bits 22:23 - DCI_D10 remapping"]
    #[inline(always)]
    #[must_use]
    pub fn dci_d10_remap(&mut self) -> DCI_D10_REMAP_W<PCF2_SPEC, 22> {
        DCI_D10_REMAP_W::new(self)
    }
    #[doc = "Bits 24:25 - DCI_D11 remapping"]
    #[inline(always)]
    #[must_use]
    pub fn dci_d11_remap(&mut self) -> DCI_D11_REMAP_W<PCF2_SPEC, 24> {
        DCI_D11_REMAP_W::new(self)
    }
    #[doc = "Bit 26 - DCI_D12 remapping"]
    #[inline(always)]
    #[must_use]
    pub fn dci_d12_remap(&mut self) -> DCI_D12_REMAP_W<PCF2_SPEC, 26> {
        DCI_D12_REMAP_W::new(self)
    }
    #[doc = "Bits 27:28 - DCI_D13 remapping"]
    #[inline(always)]
    #[must_use]
    pub fn dci_d13_remap(&mut self) -> DCI_D13_REMAP_W<PCF2_SPEC, 27> {
        DCI_D13_REMAP_W::new(self)
    }
    #[doc = "Bit 29 - DCI_HSYNC remapping"]
    #[inline(always)]
    #[must_use]
    pub fn dci_hsync_remap(&mut self) -> DCI_HSYNC_REMAP_W<PCF2_SPEC, 29> {
        DCI_HSYNC_REMAP_W::new(self)
    }
    #[doc = "Bit 31 - PH0/PH1 remapping"]
    #[inline(always)]
    #[must_use]
    pub fn ph01_remap(&mut self) -> PH01_REMAP_W<PCF2_SPEC, 31> {
        PH01_REMAP_W::new(self)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "AFIO port configuration register 2\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`pcf2::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`pcf2::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct PCF2_SPEC;
impl crate::RegisterSpec for PCF2_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pcf2::R`](R) reader structure"]
impl crate::Readable for PCF2_SPEC {}
#[doc = "`write(|w| ..)` method takes [`pcf2::W`](W) writer structure"]
impl crate::Writable for PCF2_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets PCF2 to value 0"]
impl crate::Resettable for PCF2_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
