Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 029f7692b89d4025bcecfcc93e3f0324 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_behav xil_defaultlib.ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3009] 'logical_unit' remains a black-box since it has no binding entity [c:/ece1195/labs/lab2/lab_2/ALU_1.0/hdl/ALU_v1_0.vhd:75]
WARNING: [VRFC 10-3009] 'arith_unit' remains a black-box since it has no binding entity [c:/ece1195/labs/lab2/lab_2/ALU_1.0/hdl/ALU_v1_0.vhd:78]
WARNING: [VRFC 10-3009] 'comparator_unit' remains a black-box since it has no binding entity [c:/ece1195/labs/lab2/lab_2/ALU_1.0/hdl/ALU_v1_0.vhd:81]
WARNING: [VRFC 10-3009] 'shift_unit' remains a black-box since it has no binding entity [c:/ece1195/labs/lab2/lab_2/ALU_1.0/hdl/ALU_v1_0.vhd:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arc of entity xil_defaultlib.alu
Built simulation snapshot ALU_behav
