
*** Running vivado
    with args -log base_zynq_auto_pc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_zynq_auto_pc_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source base_zynq_auto_pc_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 378.590 ; gain = 94.156
INFO: [Synth 8-638] synthesizing module 'base_zynq_auto_pc_0' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ip/base_zynq_auto_pc_0/synth/base_zynq_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_axi_protocol_converter' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b2s' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b2s_aw_channel' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b2s_cmd_translator' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b2s_incr_cmd' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b2s_incr_cmd' (1#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b2s_wrap_cmd' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b2s_wrap_cmd' (2#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b2s_cmd_translator' (3#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b2s_wr_cmd_fsm' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b2s_wr_cmd_fsm' (4#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b2s_aw_channel' (5#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b2s_b_channel' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b2s_simple_fifo' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b2s_simple_fifo' (6#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b2s_simple_fifo__parameterized0' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b2s_simple_fifo__parameterized0' (6#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b2s_b_channel' (7#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b2s_ar_channel' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b2s_rd_cmd_fsm' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b2s_rd_cmd_fsm' (8#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b2s_ar_channel' (9#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b2s_r_channel' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b2s_simple_fifo__parameterized1' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b2s_simple_fifo__parameterized1' (9#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b2s_simple_fifo__parameterized2' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b2s_simple_fifo__parameterized2' (9#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b2s_r_channel' (10#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (11#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice' (12#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized0' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized0' (12#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized1' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized1' (12#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized2' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized2' (12#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (13#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice' (14#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice__parameterized0' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (14#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized3' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized3' (14#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized4' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized4' (14#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized5' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized5' (14#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized6' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized6' (14#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (14#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice__parameterized0' (14#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b2s' (15#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_axi_protocol_converter' (16#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'base_zynq_auto_pc_0' (17#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ip/base_zynq_auto_pc_0/synth/base_zynq_auto_pc_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 523.363 ; gain = 238.930
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 523.363 ; gain = 238.930
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 790.176 ; gain = 2.469
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 790.176 ; gain = 505.742
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 790.176 ; gain = 505.742
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 790.176 ; gain = 505.742
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 790.176 ; gain = 505.742
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 790.176 ; gain = 505.742
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 790.176 ; gain = 505.742
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 830.227 ; gain = 545.793
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 839.250 ; gain = 554.816
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 839.250 ; gain = 554.816
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 839.250 ; gain = 554.816
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 839.250 ; gain = 554.816
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 839.250 ; gain = 554.816
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 839.250 ; gain = 554.816
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 839.250 ; gain = 554.816

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    18|
|2     |LUT1    |    36|
|3     |LUT2    |    20|
|4     |LUT3    |   247|
|5     |LUT4    |    45|
|6     |LUT5    |    65|
|7     |LUT6    |   113|
|8     |SRL16E  |    22|
|9     |SRLC32E |    47|
|10    |FDRE    |   570|
|11    |FDSE    |    49|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 839.250 ; gain = 554.816
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 839.250 ; gain = 556.141
