<?xml version="1.0" encoding="UTF-8"?>
<sl:SimulinkArchitecture xmlns:sl="http://btc-es.de/ep/simulink/2014/12/09" infoXML="C:\Users\developer\AppData\Local\Temp\ut20220822T102342_4040\tmp_ut_epdev_66803\ut_results\AddModelInfo.xml" modelVersion="1.4" modelPath="C:\Users\developer\AppData\Local\Temp\ut20220822T102342_4040\tmp_ut_epdev_66803\Wrapper_ar_bus_sigs.slx" modelCreationDate="2022-08-19T16:37:53" creator="developer">
  <toolInfo name="Matlab" release="(R2018b)" version="9.5" patchLevel=""/>
  <toolInfo name="Simulink" release="(R2018b)" version="9.2" patchLevel=""/>
  <model modelID="model001" modelKind="model" modelVersion="1.4" modelPath="C:\Users\developer\AppData\Local\Temp\ut20220822T102342_4040\tmp_ut_epdev_66803\Wrapper_ar_bus_sigs.slx" creationDate="2022-08-19T16:37:53" modificationDate="2022-08-22T10:22:23">
    <subsystem subsysID="ss1" physicalPath="Wrapper_ar_bus_sigs" path="" sampleTime="0.01" name="Wrapper_ar_bus_sigs" scopeKind="SUT" kind="subsystem">
      <inport portNumber="1" name="In1" physicalPath="Wrapper_ar_bus_sigs/In1" path="In1" signalName="x_in">
        <bus busType="non_virtual" busObjectName="BusX">
          <signal signalName="a">
            <double/>
          </signal>
          <signal signalName="b">
            <double/>
          </signal>
        </bus>
      </inport>
      <inport portNumber="2" name="In2" physicalPath="Wrapper_ar_bus_sigs/In2" path="In2" signalName="y_in">
        <bus busType="non_virtual" busObjectName="BusY">
          <signal signalName="a">
            <double/>
          </signal>
          <signal signalName="c">
            <double/>
          </signal>
        </bus>
      </inport>
      <inport portNumber="3" name="In3" physicalPath="Wrapper_ar_bus_sigs/In3" path="In3" signalName="&lt;signal1&gt;">
        <bus busType="non_virtual" busObjectName="BusX">
          <signal signalName="a">
            <double/>
          </signal>
          <signal signalName="b">
            <double/>
          </signal>
        </bus>
      </inport>
      <inport portNumber="4" name="In4" physicalPath="Wrapper_ar_bus_sigs/In4" path="In4" signalName="&lt;signal1&gt;">
        <bus busType="non_virtual" busObjectName="BusY">
          <signal signalName="a">
            <double/>
          </signal>
          <signal signalName="c">
            <double/>
          </signal>
        </bus>
      </inport>
      <outport portNumber="1" name="Out1" physicalPath="Wrapper_ar_bus_sigs/Out1" path="Out1" signalName="out_sig_A">
        <bus busType="non_virtual" busObjectName="BusX">
          <signal signalName="a">
            <double/>
          </signal>
          <signal signalName="b">
            <double/>
          </signal>
        </bus>
      </outport>
      <outport portNumber="2" name="Out2" physicalPath="Wrapper_ar_bus_sigs/Out2" path="Out2" signalName="out_sig_B">
        <bus busType="non_virtual" busObjectName="BusY">
          <signal signalName="a">
            <double/>
          </signal>
          <signal signalName="c">
            <double/>
          </signal>
        </bus>
      </outport>
      <outport portNumber="3" name="Out3" physicalPath="Wrapper_ar_bus_sigs/Out3" path="Out3" signalName="x_out">
        <bus busType="non_virtual" busObjectName="BusX">
          <signal signalName="a">
            <double/>
          </signal>
          <signal signalName="b">
            <double/>
          </signal>
        </bus>
      </outport>
      <outport portNumber="4" name="Out4" physicalPath="Wrapper_ar_bus_sigs/Out4" path="Out4" signalName="y_out">
        <bus busType="non_virtual" busObjectName="BusY">
          <signal signalName="a">
            <double/>
          </signal>
          <signal signalName="c">
            <double/>
          </signal>
        </bus>
      </outport>
      <subsystem refSubsysID="ss5"/>
      <subsystem refSubsysID="ss6"/>
      <subsystem refSubsysID="ss7"/>
      <subsystem refSubsysID="ss8"/>
    </subsystem>
    <subsystem subsysID="ss5" physicalPath="ar_bus_sigs/Sub_A" path="ar_bus_sigs/ar_bus_sigs/Sub_A" sampleTime="0.01" name="Sub_A" scopeKind="SUT" kind="subsystem" modelRef="model002">
      <inport portNumber="1" name="In1" physicalPath="ar_bus_sigs/Sub_A/In1" path="ar_bus_sigs/ar_bus_sigs/Sub_A/In1" modelRef="model002" signalName="in_sig_A">
        <bus busType="non_virtual" busObjectName="BusX">
          <signal signalName="a">
            <double/>
          </signal>
          <signal signalName="b">
            <double/>
          </signal>
        </bus>
      </inport>
      <outport portNumber="1" name="Out1" physicalPath="ar_bus_sigs/Sub_A/Out1" path="ar_bus_sigs/ar_bus_sigs/Sub_A/Out1" modelRef="model002" signalName="&lt;signal1&gt;">
        <bus busType="non_virtual" busObjectName="BusX">
          <signal signalName="a">
            <double/>
          </signal>
          <signal signalName="b">
            <double/>
          </signal>
        </bus>
      </outport>
    </subsystem>
    <subsystem subsysID="ss6" physicalPath="ar_bus_sigs/Sub_B" path="ar_bus_sigs/ar_bus_sigs/Sub_B" sampleTime="0.02" name="Sub_B" scopeKind="SUT" kind="subsystem" modelRef="model002">
      <inport portNumber="1" name="In1" physicalPath="ar_bus_sigs/Sub_B/In1" path="ar_bus_sigs/ar_bus_sigs/Sub_B/In1" modelRef="model002" signalName="in_sig_B">
        <bus busType="non_virtual" busObjectName="BusY">
          <signal signalName="a">
            <double/>
          </signal>
          <signal signalName="c">
            <double/>
          </signal>
        </bus>
      </inport>
      <outport portNumber="1" name="Out1" physicalPath="ar_bus_sigs/Sub_B/Out1" path="ar_bus_sigs/ar_bus_sigs/Sub_B/Out1" modelRef="model002" signalName="out_sig_B">
        <bus busType="non_virtual" busObjectName="BusY">
          <signal signalName="a">
            <double/>
          </signal>
          <signal signalName="c">
            <double/>
          </signal>
        </bus>
      </outport>
    </subsystem>
    <subsystem subsysID="ss7" physicalPath="ar_bus_sigs/Sub_C" path="ar_bus_sigs/ar_bus_sigs/Sub_C" sampleTime="0.01" name="Sub_C" scopeKind="SUT" kind="subsystem" modelRef="model002">
      <inport portNumber="1" name="In1" physicalPath="ar_bus_sigs/Sub_C/In1" path="ar_bus_sigs/ar_bus_sigs/Sub_C/In1" modelRef="model002" signalName="in_sig_C">
        <bus busType="non_virtual" busObjectName="BusX">
          <signal signalName="a">
            <double/>
          </signal>
          <signal signalName="b">
            <double/>
          </signal>
        </bus>
      </inport>
      <outport portNumber="1" name="Out1" physicalPath="ar_bus_sigs/Sub_C/Out1" path="ar_bus_sigs/ar_bus_sigs/Sub_C/Out1" modelRef="model002" signalName="&lt;signal1&gt;">
        <bus busType="non_virtual" busObjectName="BusX">
          <signal signalName="a">
            <double/>
          </signal>
          <signal signalName="b">
            <double/>
          </signal>
        </bus>
      </outport>
    </subsystem>
    <subsystem subsysID="ss8" physicalPath="ar_bus_sigs/Sub_D" path="ar_bus_sigs/ar_bus_sigs/Sub_D" sampleTime="0.02" name="Sub_D" scopeKind="SUT" kind="subsystem" modelRef="model002">
      <inport portNumber="1" name="In1" physicalPath="ar_bus_sigs/Sub_D/In1" path="ar_bus_sigs/ar_bus_sigs/Sub_D/In1" modelRef="model002" signalName="in_sig_D">
        <bus busType="non_virtual" busObjectName="BusY">
          <signal signalName="a">
            <double/>
          </signal>
          <signal signalName="c">
            <double/>
          </signal>
        </bus>
      </inport>
      <outport portNumber="1" name="Out1" physicalPath="ar_bus_sigs/Sub_D/Out1" path="ar_bus_sigs/ar_bus_sigs/Sub_D/Out1" modelRef="model002" signalName="out_sig_D">
        <bus busType="non_virtual" busObjectName="BusY">
          <signal signalName="a">
            <double/>
          </signal>
          <signal signalName="c">
            <double/>
          </signal>
        </bus>
      </outport>
    </subsystem>
    <rootSystem refSubsysID="ss1"/>
  </model>
  <model modelID="model002" modelKind="model_ref" modelVersion="1.19" modelPath="C:\Users\developer\AppData\Local\Temp\ut20220822T102342_4040\tmp_ut_epdev_66803\ar_bus_sigs.slx" creationDate="2022-08-19T16:06:33" modificationDate="2022-08-22T10:22:23"/>
  <root refModelID="model001"/>
</sl:SimulinkArchitecture>
