Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue May  1 16:27:54 2018
| Host         : idea-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file gtx3g_test_timing_summary_routed.rpt -rpx gtx3g_test_timing_summary_routed.rpx
| Design       : gtx3g_test
| Device       : 7z100i-ffg900
| Speed File   : -2L  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: simple_uart_inst_1/clk_br_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 41 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.386        0.000                      0                 3944        0.081        0.000                      0                 3944        2.691        0.000                       0                  1829  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
drpclk_in_i                                                                                 {0.000 5.000}        10.000          100.000         
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK        {0.000 3.333}        6.667           149.992         
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXOUTCLK        {0.000 3.333}        6.667           149.992         
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         
refclk_p_in                                                                                 {0.000 3.333}        6.667           149.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
drpclk_in_i                                                                                 6.885        0.000                      0                 1022        0.108        0.000                      0                 1022        4.286        0.000                       0                   541  
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK        3.386        0.000                      0                 2866        0.081        0.000                      0                 2866        2.691        0.000                       0                  1286  
refclk_p_in                                                                                                                                                                                                                             5.174        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                            From Clock                                                                            To Clock                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                            ----------                                                                            --------                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                     gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK        4.159        0.000                      0                   56        0.707        0.000                      0                   56  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  drpclk_in_i
  To Clock:  drpclk_in_i

Setup :            0  Failing Endpoints,  Worst Slack        6.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.535ns (18.586%)  route 2.343ns (81.414%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.691ns = ( 15.691 - 10.000 ) 
    Source Clock Delay      (SCD):    6.430ns
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           3.290     4.630    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.723 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.707     6.430    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X199Y27        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y27        FDRE (Prop_fdre_C_Q)         0.223     6.653 f  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=28, routed)          1.280     7.934    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out
    SLICE_X199Y25        LUT3 (Prop_lut3_I1_O)        0.043     7.977 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_12/O
                         net (fo=1, routed)           0.303     8.279    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_12_n_0
    SLICE_X200Y25        LUT6 (Prop_lut6_I0_O)        0.043     8.322 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_8/O
                         net (fo=1, routed)           0.000     8.322    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_8_n_0
    SLICE_X200Y25        MUXF7 (Prop_muxf7_I1_O)      0.103     8.425 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.439     8.864    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X199Y26        LUT6 (Prop_lut6_I3_O)        0.123     8.987 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.322     9.309    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock_n_1
    SLICE_X198Y26        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.812    14.039    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.122 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.569    15.691    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X198Y26        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism              0.717    16.407    
                         clock uncertainty           -0.035    16.372    
    SLICE_X198Y26        FDRE (Setup_fdre_C_CE)      -0.178    16.194    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         16.194    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.535ns (18.586%)  route 2.343ns (81.414%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.691ns = ( 15.691 - 10.000 ) 
    Source Clock Delay      (SCD):    6.430ns
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           3.290     4.630    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.723 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.707     6.430    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X199Y27        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y27        FDRE (Prop_fdre_C_Q)         0.223     6.653 f  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=28, routed)          1.280     7.934    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out
    SLICE_X199Y25        LUT3 (Prop_lut3_I1_O)        0.043     7.977 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_12/O
                         net (fo=1, routed)           0.303     8.279    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_12_n_0
    SLICE_X200Y25        LUT6 (Prop_lut6_I0_O)        0.043     8.322 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_8/O
                         net (fo=1, routed)           0.000     8.322    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_8_n_0
    SLICE_X200Y25        MUXF7 (Prop_muxf7_I1_O)      0.103     8.425 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.439     8.864    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X199Y26        LUT6 (Prop_lut6_I3_O)        0.123     8.987 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.322     9.309    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock_n_1
    SLICE_X198Y26        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.812    14.039    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.122 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.569    15.691    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X198Y26        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                         clock pessimism              0.717    16.407    
                         clock uncertainty           -0.035    16.372    
    SLICE_X198Y26        FDRE (Setup_fdre_C_CE)      -0.178    16.194    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         16.194    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             7.013ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.535ns (19.459%)  route 2.214ns (80.541%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.690ns = ( 15.690 - 10.000 ) 
    Source Clock Delay      (SCD):    6.430ns
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           3.290     4.630    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.723 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.707     6.430    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X199Y27        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y27        FDRE (Prop_fdre_C_Q)         0.223     6.653 f  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=28, routed)          1.280     7.934    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out
    SLICE_X199Y25        LUT3 (Prop_lut3_I1_O)        0.043     7.977 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_12/O
                         net (fo=1, routed)           0.303     8.279    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_12_n_0
    SLICE_X200Y25        LUT6 (Prop_lut6_I0_O)        0.043     8.322 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_8/O
                         net (fo=1, routed)           0.000     8.322    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_8_n_0
    SLICE_X200Y25        MUXF7 (Prop_muxf7_I1_O)      0.103     8.425 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.439     8.864    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X199Y26        LUT6 (Prop_lut6_I3_O)        0.123     8.987 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.193     9.180    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock_n_1
    SLICE_X198Y25        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.812    14.039    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.122 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.568    15.690    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X198Y25        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.717    16.406    
                         clock uncertainty           -0.035    16.371    
    SLICE_X198Y25        FDRE (Setup_fdre_C_CE)      -0.178    16.193    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         16.193    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  7.013    

Slack (MET) :             7.013ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.535ns (19.459%)  route 2.214ns (80.541%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.690ns = ( 15.690 - 10.000 ) 
    Source Clock Delay      (SCD):    6.430ns
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           3.290     4.630    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.723 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.707     6.430    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X199Y27        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y27        FDRE (Prop_fdre_C_Q)         0.223     6.653 f  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=28, routed)          1.280     7.934    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out
    SLICE_X199Y25        LUT3 (Prop_lut3_I1_O)        0.043     7.977 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_12/O
                         net (fo=1, routed)           0.303     8.279    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_12_n_0
    SLICE_X200Y25        LUT6 (Prop_lut6_I0_O)        0.043     8.322 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_8/O
                         net (fo=1, routed)           0.000     8.322    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_8_n_0
    SLICE_X200Y25        MUXF7 (Prop_muxf7_I1_O)      0.103     8.425 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.439     8.864    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X199Y26        LUT6 (Prop_lut6_I3_O)        0.123     8.987 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.193     9.180    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock_n_1
    SLICE_X198Y25        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.812    14.039    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.122 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.568    15.690    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X198Y25        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism              0.717    16.406    
                         clock uncertainty           -0.035    16.371    
    SLICE_X198Y25        FDRE (Setup_fdre_C_CE)      -0.178    16.193    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         16.193    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  7.013    

Slack (MET) :             7.334ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 0.577ns (24.283%)  route 1.799ns (75.717%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.701ns = ( 15.701 - 10.000 ) 
    Source Clock Delay      (SCD):    6.445ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           3.290     4.630    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.723 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.722     6.445    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sysclk_in
    SLICE_X198Y42        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y42        FDRE (Prop_fdre_C_Q)         0.259     6.704 f  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[15]/Q
                         net (fo=2, routed)           0.526     7.231    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[15]
    SLICE_X199Y41        LUT4 (Prop_lut4_I0_O)        0.043     7.274 f  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt[0]_i_7__2/O
                         net (fo=3, routed)           0.534     7.808    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt[0]_i_7__2_n_0
    SLICE_X199Y38        LUT6 (Prop_lut6_I5_O)        0.043     7.851 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9__0/O
                         net (fo=1, routed)           0.000     7.851    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9__0_n_0
    SLICE_X199Y38        MUXF7 (Prop_muxf7_I1_O)      0.108     7.959 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4__0/O
                         net (fo=1, routed)           0.455     8.414    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]
    SLICE_X200Y38        LUT5 (Prop_lut5_I2_O)        0.124     8.538 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1__0/O
                         net (fo=4, routed)           0.284     8.822    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X201Y37        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.812    14.039    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.122 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.579    15.701    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sysclk_in
    SLICE_X201Y37        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
                         clock pessimism              0.692    16.392    
                         clock uncertainty           -0.035    16.357    
    SLICE_X201Y37        FDRE (Setup_fdre_C_CE)      -0.201    16.156    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         16.156    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  7.334    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/time_out_2ms_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 0.548ns (22.940%)  route 1.841ns (77.060%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.696ns = ( 15.696 - 10.000 ) 
    Source Clock Delay      (SCD):    6.433ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           3.290     4.630    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.723 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.710     6.433    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sysclk_in
    SLICE_X199Y29        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/time_out_2ms_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y29        FDRE (Prop_fdre_C_Q)         0.223     6.656 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/time_out_2ms_reg/Q
                         net (fo=4, routed)           0.643     7.300    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/time_out_2ms_reg
    SLICE_X204Y29        LUT2 (Prop_lut2_I0_O)        0.043     7.343 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_13__0/O
                         net (fo=1, routed)           0.540     7.882    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_13__0_n_0
    SLICE_X202Y29        LUT6 (Prop_lut6_I0_O)        0.043     7.925 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_10__0/O
                         net (fo=1, routed)           0.000     7.925    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_10__0_n_0
    SLICE_X202Y29        MUXF7 (Prop_muxf7_I1_O)      0.117     8.042 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[3]_i_5__0/O
                         net (fo=1, routed)           0.359     8.402    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[3]_i_5__0_n_0
    SLICE_X202Y30        LUT6 (Prop_lut6_I5_O)        0.122     8.524 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1__0/O
                         net (fo=4, routed)           0.299     8.822    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock_n_1
    SLICE_X200Y31        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.812    14.039    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.122 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.574    15.696    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sysclk_in
    SLICE_X200Y31        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                         clock pessimism              0.692    16.387    
                         clock uncertainty           -0.035    16.352    
    SLICE_X200Y31        FDRE (Setup_fdre_C_CE)      -0.178    16.174    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         16.174    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.391ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.577ns (24.878%)  route 1.742ns (75.122%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.701ns = ( 15.701 - 10.000 ) 
    Source Clock Delay      (SCD):    6.445ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           3.290     4.630    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.723 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.722     6.445    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sysclk_in
    SLICE_X198Y42        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y42        FDRE (Prop_fdre_C_Q)         0.259     6.704 f  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[15]/Q
                         net (fo=2, routed)           0.526     7.231    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[15]
    SLICE_X199Y41        LUT4 (Prop_lut4_I0_O)        0.043     7.274 f  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt[0]_i_7__2/O
                         net (fo=3, routed)           0.534     7.808    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt[0]_i_7__2_n_0
    SLICE_X199Y38        LUT6 (Prop_lut6_I5_O)        0.043     7.851 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9__0/O
                         net (fo=1, routed)           0.000     7.851    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9__0_n_0
    SLICE_X199Y38        MUXF7 (Prop_muxf7_I1_O)      0.108     7.959 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4__0/O
                         net (fo=1, routed)           0.455     8.414    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]
    SLICE_X200Y38        LUT5 (Prop_lut5_I2_O)        0.124     8.538 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1__0/O
                         net (fo=4, routed)           0.227     8.765    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X201Y38        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.812    14.039    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.122 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.579    15.701    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sysclk_in
    SLICE_X201Y38        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.692    16.392    
                         clock uncertainty           -0.035    16.357    
    SLICE_X201Y38        FDRE (Setup_fdre_C_CE)      -0.201    16.156    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         16.156    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  7.391    

Slack (MET) :             7.391ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.577ns (24.878%)  route 1.742ns (75.122%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.701ns = ( 15.701 - 10.000 ) 
    Source Clock Delay      (SCD):    6.445ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           3.290     4.630    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.723 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.722     6.445    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sysclk_in
    SLICE_X198Y42        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y42        FDRE (Prop_fdre_C_Q)         0.259     6.704 f  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[15]/Q
                         net (fo=2, routed)           0.526     7.231    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[15]
    SLICE_X199Y41        LUT4 (Prop_lut4_I0_O)        0.043     7.274 f  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt[0]_i_7__2/O
                         net (fo=3, routed)           0.534     7.808    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt[0]_i_7__2_n_0
    SLICE_X199Y38        LUT6 (Prop_lut6_I5_O)        0.043     7.851 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9__0/O
                         net (fo=1, routed)           0.000     7.851    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9__0_n_0
    SLICE_X199Y38        MUXF7 (Prop_muxf7_I1_O)      0.108     7.959 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4__0/O
                         net (fo=1, routed)           0.455     8.414    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]
    SLICE_X200Y38        LUT5 (Prop_lut5_I2_O)        0.124     8.538 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1__0/O
                         net (fo=4, routed)           0.227     8.765    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X201Y38        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.812    14.039    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.122 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.579    15.701    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sysclk_in
    SLICE_X201Y38        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                         clock pessimism              0.692    16.392    
                         clock uncertainty           -0.035    16.357    
    SLICE_X201Y38        FDRE (Setup_fdre_C_CE)      -0.201    16.156    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         16.156    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  7.391    

Slack (MET) :             7.435ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/time_out_2ms_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.548ns (24.004%)  route 1.735ns (75.996%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.696ns = ( 15.696 - 10.000 ) 
    Source Clock Delay      (SCD):    6.433ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           3.290     4.630    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.723 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.710     6.433    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sysclk_in
    SLICE_X199Y29        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/time_out_2ms_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y29        FDRE (Prop_fdre_C_Q)         0.223     6.656 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/time_out_2ms_reg/Q
                         net (fo=4, routed)           0.643     7.300    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/time_out_2ms_reg
    SLICE_X204Y29        LUT2 (Prop_lut2_I0_O)        0.043     7.343 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_13__0/O
                         net (fo=1, routed)           0.540     7.882    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_13__0_n_0
    SLICE_X202Y29        LUT6 (Prop_lut6_I0_O)        0.043     7.925 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_10__0/O
                         net (fo=1, routed)           0.000     7.925    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_10__0_n_0
    SLICE_X202Y29        MUXF7 (Prop_muxf7_I1_O)      0.117     8.042 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[3]_i_5__0/O
                         net (fo=1, routed)           0.359     8.402    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[3]_i_5__0_n_0
    SLICE_X202Y30        LUT6 (Prop_lut6_I5_O)        0.122     8.524 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1__0/O
                         net (fo=4, routed)           0.193     8.716    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock_n_1
    SLICE_X201Y30        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.812    14.039    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.122 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.574    15.696    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sysclk_in
    SLICE_X201Y30        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.692    16.387    
                         clock uncertainty           -0.035    16.352    
    SLICE_X201Y30        FDRE (Setup_fdre_C_CE)      -0.201    16.151    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         16.151    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  7.435    

Slack (MET) :             7.435ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/time_out_2ms_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.548ns (24.004%)  route 1.735ns (75.996%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.696ns = ( 15.696 - 10.000 ) 
    Source Clock Delay      (SCD):    6.433ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           3.290     4.630    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.723 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.710     6.433    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sysclk_in
    SLICE_X199Y29        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/time_out_2ms_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y29        FDRE (Prop_fdre_C_Q)         0.223     6.656 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/time_out_2ms_reg/Q
                         net (fo=4, routed)           0.643     7.300    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/time_out_2ms_reg
    SLICE_X204Y29        LUT2 (Prop_lut2_I0_O)        0.043     7.343 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_13__0/O
                         net (fo=1, routed)           0.540     7.882    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_13__0_n_0
    SLICE_X202Y29        LUT6 (Prop_lut6_I0_O)        0.043     7.925 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_10__0/O
                         net (fo=1, routed)           0.000     7.925    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_10__0_n_0
    SLICE_X202Y29        MUXF7 (Prop_muxf7_I1_O)      0.117     8.042 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[3]_i_5__0/O
                         net (fo=1, routed)           0.359     8.402    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[3]_i_5__0_n_0
    SLICE_X202Y30        LUT6 (Prop_lut6_I5_O)        0.122     8.524 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1__0/O
                         net (fo=4, routed)           0.193     8.716    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock_n_1
    SLICE_X201Y30        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.812    14.039    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.122 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.574    15.696    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sysclk_in
    SLICE_X201Y30        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism              0.692    16.387    
                         clock uncertainty           -0.035    16.352    
    SLICE_X201Y30        FDRE (Setup_fdre_C_CE)      -0.201    16.151    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         16.151    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  7.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.104ns
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.717ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.894     2.624    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.650 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.738     3.388    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
    SLICE_X201Y14        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y14        FDRE (Prop_fdre_C_Q)         0.100     3.488 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.542    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync1
    SLICE_X201Y14        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.094    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.124 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.980     4.104    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
    SLICE_X201Y14        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.717     3.388    
    SLICE_X201Y14        FDRE (Hold_fdre_C_D)         0.047     3.435    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.435    
                         arrival time                           3.542    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.098ns
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.715ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.894     2.624    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.650 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.734     3.384    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/sysclk_in
    SLICE_X205Y29        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y29        FDRE (Prop_fdre_C_Q)         0.100     3.484 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.538    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync1
    SLICE_X205Y29        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.094    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.124 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.974     4.098    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/sysclk_in
    SLICE_X205Y29        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg2/C
                         clock pessimism             -0.715     3.384    
    SLICE_X205Y29        FDRE (Hold_fdre_C_D)         0.047     3.431    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.431    
                         arrival time                           3.538    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.093ns
    Source Clock Delay      (SCD):    3.379ns
    Clock Pessimism Removal (CPR):    0.715ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.894     2.624    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.650 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.729     3.379    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X203Y25        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y25        FDRE (Prop_fdre_C_Q)         0.100     3.479 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.533    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X203Y25        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.094    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.124 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.969     4.093    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X203Y25        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism             -0.715     3.379    
    SLICE_X203Y25        FDRE (Hold_fdre_C_D)         0.047     3.426    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.426    
                         arrival time                           3.533    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.104ns
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.717ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.894     2.624    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.650 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.738     3.388    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X203Y35        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y35        FDRE (Prop_fdre_C_Q)         0.100     3.488 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.542    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync1
    SLICE_X203Y35        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.094    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.124 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.980     4.104    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X203Y35        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg2/C
                         clock pessimism             -0.717     3.388    
    SLICE_X203Y35        FDRE (Hold_fdre_C_D)         0.047     3.435    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.435    
                         arrival time                           3.542    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.098ns
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.716ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.894     2.624    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.650 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.733     3.383    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X193Y31        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y31        FDRE (Prop_fdre_C_Q)         0.100     3.483 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.537    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X193Y31        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.094    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.124 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.974     4.098    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X193Y31        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism             -0.716     3.383    
    SLICE_X193Y31        FDRE (Hold_fdre_C_D)         0.047     3.430    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.430    
                         arrival time                           3.537    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.102ns
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.716ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.894     2.624    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.650 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.737     3.387    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/sysclk_in
    SLICE_X199Y16        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y16        FDRE (Prop_fdre_C_Q)         0.100     3.487 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.541    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync1
    SLICE_X199Y16        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.094    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.124 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.978     4.102    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/sysclk_in
    SLICE_X199Y16        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg2/C
                         clock pessimism             -0.716     3.387    
    SLICE_X199Y16        FDRE (Hold_fdre_C_D)         0.047     3.434    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.434    
                         arrival time                           3.541    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.107ns
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.894     2.624    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.650 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.740     3.390    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X197Y11        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y11        FDRE (Prop_fdre_C_Q)         0.100     3.490 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.544    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X197Y11        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.094    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.124 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.983     4.107    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X197Y11        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism             -0.718     3.390    
    SLICE_X197Y11        FDRE (Hold_fdre_C_D)         0.047     3.437    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.437    
                         arrival time                           3.544    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.093ns
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.894     2.624    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.650 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.730     3.380    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/sysclk_in
    SLICE_X205Y24        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y24        FDRE (Prop_fdre_C_Q)         0.100     3.480 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.534    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync1
    SLICE_X205Y24        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.094    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.124 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.969     4.093    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/sysclk_in
    SLICE_X205Y24        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg2/C
                         clock pessimism             -0.714     3.380    
    SLICE_X205Y24        FDRE (Hold_fdre_C_D)         0.047     3.427    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.427    
                         arrival time                           3.534    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.102ns
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.717ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.894     2.624    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.650 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.736     3.386    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X193Y36        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y36        FDRE (Prop_fdre_C_Q)         0.100     3.486 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.540    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X193Y36        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.094    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.124 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.978     4.102    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X193Y36        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism             -0.717     3.386    
    SLICE_X193Y36        FDRE (Hold_fdre_C_D)         0.047     3.433    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.433    
                         arrival time                           3.540    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.101ns
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.716ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.894     2.624    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.650 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.736     3.386    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/sysclk_in
    SLICE_X201Y32        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y32        FDRE (Prop_fdre_C_Q)         0.100     3.486 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.540    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync1
    SLICE_X201Y32        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.094    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.124 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.977     4.101    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/sysclk_in
    SLICE_X201Y32        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync_reg2/C
                         clock pessimism             -0.716     3.386    
    SLICE_X201Y32        FDRE (Hold_fdre_C_D)         0.047     3.433    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.433    
                         arrival time                           3.540    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         drpclk_in_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk_in }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y1  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y2  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK  n/a            1.493         10.000      8.507      GTXE2_COMMON_X0Y0   gtx3g_exdes_i/gtx3g_support_i/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     BUFG/I                       n/a            1.409         10.000      8.592      BUFGCTRL_X0Y1       gtx3g_exdes_i/DRP_CLK_BUFG/I
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X196Y11       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_s3_reg/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X193Y36       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X193Y36       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg3/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X193Y36       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg5/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X201Y32       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync_reg2/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X201Y32       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X188Y26       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X188Y26       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X189Y26       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X190Y26       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X190Y26       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X190Y26       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X203Y25       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X203Y25       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X203Y25       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X204Y24       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X202Y13       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rx_cdrlock_counter_reg[25]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X202Y13       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rx_cdrlock_counter_reg[26]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X202Y13       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rx_cdrlock_counter_reg[27]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X204Y13       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rx_cdrlock_counter_reg[28]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X202Y14       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rx_cdrlock_counter_reg[29]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X202Y14       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rx_cdrlock_counter_reg[29]/C
High Pulse Width  Slow    FDCE/C                       n/a            0.350         5.000       4.650      SLICE_X197Y27       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/C
High Pulse Width  Slow    FDCE/C                       n/a            0.350         5.000       4.650      SLICE_X198Y27       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/init_wait_done_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X188Y26       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[0]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X201Y27       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  To Clock:  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        3.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.386ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            simple_uart_inst_1/char_buf_reg[11][5]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.345ns (11.531%)  route 2.647ns (88.469%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.213ns = ( 9.880 - 6.667 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.708     3.438    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X198Y21        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y21        FDRE (Prop_fdre_C_Q)         0.259     3.697 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=234, routed)         1.750     5.447    simple_uart_inst_1/sysrst
    SLICE_X189Y25        LUT2 (Prop_lut2_I1_O)        0.043     5.490 r  simple_uart_inst_1/char_buf[0][7]_i_2/O
                         net (fo=17, routed)          0.470     5.960    simple_uart_inst_1/char_buf[0][7]_i_2_n_0
    SLICE_X191Y21        LUT6 (Prop_lut6_I5_O)        0.043     6.003 r  simple_uart_inst_1/char_buf[11][7]_i_1/O
                         net (fo=8, routed)           0.427     6.430    simple_uart_inst_1/char_buf[11][7]_i_1_n_0
    SLICE_X191Y25        FDRE                                         r  simple_uart_inst_1/char_buf_reg[11][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.565     9.880    simple_uart_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X191Y25        FDRE                                         r  simple_uart_inst_1/char_buf_reg[11][5]/C
                         clock pessimism              0.172    10.052    
                         clock uncertainty           -0.035    10.017    
    SLICE_X191Y25        FDRE (Setup_fdre_C_CE)      -0.201     9.816    simple_uart_inst_1/char_buf_reg[11][5]
  -------------------------------------------------------------------
                         required time                          9.816    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                  3.386    

Slack (MET) :             3.386ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            simple_uart_inst_1/char_buf_reg[11][6]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.345ns (11.531%)  route 2.647ns (88.469%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.213ns = ( 9.880 - 6.667 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.708     3.438    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X198Y21        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y21        FDRE (Prop_fdre_C_Q)         0.259     3.697 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=234, routed)         1.750     5.447    simple_uart_inst_1/sysrst
    SLICE_X189Y25        LUT2 (Prop_lut2_I1_O)        0.043     5.490 r  simple_uart_inst_1/char_buf[0][7]_i_2/O
                         net (fo=17, routed)          0.470     5.960    simple_uart_inst_1/char_buf[0][7]_i_2_n_0
    SLICE_X191Y21        LUT6 (Prop_lut6_I5_O)        0.043     6.003 r  simple_uart_inst_1/char_buf[11][7]_i_1/O
                         net (fo=8, routed)           0.427     6.430    simple_uart_inst_1/char_buf[11][7]_i_1_n_0
    SLICE_X191Y25        FDRE                                         r  simple_uart_inst_1/char_buf_reg[11][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.565     9.880    simple_uart_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X191Y25        FDRE                                         r  simple_uart_inst_1/char_buf_reg[11][6]/C
                         clock pessimism              0.172    10.052    
                         clock uncertainty           -0.035    10.017    
    SLICE_X191Y25        FDRE (Setup_fdre_C_CE)      -0.201     9.816    simple_uart_inst_1/char_buf_reg[11][6]
  -------------------------------------------------------------------
                         required time                          9.816    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                  3.386    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            simple_uart_inst_1/char_buf_reg[8][1]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.345ns (11.597%)  route 2.630ns (88.403%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 9.882 - 6.667 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.708     3.438    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X198Y21        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y21        FDRE (Prop_fdre_C_Q)         0.259     3.697 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=234, routed)         1.750     5.447    simple_uart_inst_1/sysrst
    SLICE_X189Y25        LUT2 (Prop_lut2_I1_O)        0.043     5.490 r  simple_uart_inst_1/char_buf[0][7]_i_2/O
                         net (fo=17, routed)          0.482     5.971    simple_uart_inst_1/char_buf[0][7]_i_2_n_0
    SLICE_X186Y23        LUT6 (Prop_lut6_I5_O)        0.043     6.014 r  simple_uart_inst_1/char_buf[8][7]_i_1/O
                         net (fo=8, routed)           0.398     6.413    simple_uart_inst_1/char_buf[8][7]_i_1_n_0
    SLICE_X187Y21        FDRE                                         r  simple_uart_inst_1/char_buf_reg[8][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.567     9.882    simple_uart_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X187Y21        FDRE                                         r  simple_uart_inst_1/char_buf_reg[8][1]/C
                         clock pessimism              0.172    10.054    
                         clock uncertainty           -0.035    10.019    
    SLICE_X187Y21        FDRE (Setup_fdre_C_CE)      -0.201     9.818    simple_uart_inst_1/char_buf_reg[8][1]
  -------------------------------------------------------------------
                         required time                          9.818    
                         arrival time                          -6.413    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            simple_uart_inst_1/char_buf_reg[14][0]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.345ns (11.616%)  route 2.625ns (88.384%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 9.883 - 6.667 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.708     3.438    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X198Y21        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y21        FDRE (Prop_fdre_C_Q)         0.259     3.697 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=234, routed)         1.750     5.447    simple_uart_inst_1/sysrst
    SLICE_X189Y25        LUT2 (Prop_lut2_I1_O)        0.043     5.490 r  simple_uart_inst_1/char_buf[0][7]_i_2/O
                         net (fo=17, routed)          0.500     5.990    simple_uart_inst_1/char_buf[0][7]_i_2_n_0
    SLICE_X191Y21        LUT6 (Prop_lut6_I5_O)        0.043     6.033 r  simple_uart_inst_1/char_buf[14][7]_i_1/O
                         net (fo=8, routed)           0.375     6.408    simple_uart_inst_1/char_buf[14][7]_i_1_n_0
    SLICE_X193Y22        FDRE                                         r  simple_uart_inst_1/char_buf_reg[14][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.568     9.883    simple_uart_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X193Y22        FDRE                                         r  simple_uart_inst_1/char_buf_reg[14][0]/C
                         clock pessimism              0.172    10.055    
                         clock uncertainty           -0.035    10.020    
    SLICE_X193Y22        FDRE (Setup_fdre_C_CE)      -0.201     9.819    simple_uart_inst_1/char_buf_reg[14][0]
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -6.408    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            simple_uart_inst_1/char_buf_reg[14][4]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.345ns (11.616%)  route 2.625ns (88.384%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 9.883 - 6.667 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.708     3.438    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X198Y21        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y21        FDRE (Prop_fdre_C_Q)         0.259     3.697 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=234, routed)         1.750     5.447    simple_uart_inst_1/sysrst
    SLICE_X189Y25        LUT2 (Prop_lut2_I1_O)        0.043     5.490 r  simple_uart_inst_1/char_buf[0][7]_i_2/O
                         net (fo=17, routed)          0.500     5.990    simple_uart_inst_1/char_buf[0][7]_i_2_n_0
    SLICE_X191Y21        LUT6 (Prop_lut6_I5_O)        0.043     6.033 r  simple_uart_inst_1/char_buf[14][7]_i_1/O
                         net (fo=8, routed)           0.375     6.408    simple_uart_inst_1/char_buf[14][7]_i_1_n_0
    SLICE_X193Y22        FDRE                                         r  simple_uart_inst_1/char_buf_reg[14][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.568     9.883    simple_uart_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X193Y22        FDRE                                         r  simple_uart_inst_1/char_buf_reg[14][4]/C
                         clock pessimism              0.172    10.055    
                         clock uncertainty           -0.035    10.020    
    SLICE_X193Y22        FDRE (Setup_fdre_C_CE)      -0.201     9.819    simple_uart_inst_1/char_buf_reg[14][4]
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -6.408    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            simple_uart_inst_1/char_buf_reg[14][5]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.345ns (11.616%)  route 2.625ns (88.384%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 9.883 - 6.667 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.708     3.438    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X198Y21        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y21        FDRE (Prop_fdre_C_Q)         0.259     3.697 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=234, routed)         1.750     5.447    simple_uart_inst_1/sysrst
    SLICE_X189Y25        LUT2 (Prop_lut2_I1_O)        0.043     5.490 r  simple_uart_inst_1/char_buf[0][7]_i_2/O
                         net (fo=17, routed)          0.500     5.990    simple_uart_inst_1/char_buf[0][7]_i_2_n_0
    SLICE_X191Y21        LUT6 (Prop_lut6_I5_O)        0.043     6.033 r  simple_uart_inst_1/char_buf[14][7]_i_1/O
                         net (fo=8, routed)           0.375     6.408    simple_uart_inst_1/char_buf[14][7]_i_1_n_0
    SLICE_X193Y22        FDRE                                         r  simple_uart_inst_1/char_buf_reg[14][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.568     9.883    simple_uart_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X193Y22        FDRE                                         r  simple_uart_inst_1/char_buf_reg[14][5]/C
                         clock pessimism              0.172    10.055    
                         clock uncertainty           -0.035    10.020    
    SLICE_X193Y22        FDRE (Setup_fdre_C_CE)      -0.201     9.819    simple_uart_inst_1/char_buf_reg[14][5]
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -6.408    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            simple_uart_inst_1/char_buf_reg[14][6]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.345ns (11.616%)  route 2.625ns (88.384%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 9.883 - 6.667 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.708     3.438    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X198Y21        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y21        FDRE (Prop_fdre_C_Q)         0.259     3.697 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=234, routed)         1.750     5.447    simple_uart_inst_1/sysrst
    SLICE_X189Y25        LUT2 (Prop_lut2_I1_O)        0.043     5.490 r  simple_uart_inst_1/char_buf[0][7]_i_2/O
                         net (fo=17, routed)          0.500     5.990    simple_uart_inst_1/char_buf[0][7]_i_2_n_0
    SLICE_X191Y21        LUT6 (Prop_lut6_I5_O)        0.043     6.033 r  simple_uart_inst_1/char_buf[14][7]_i_1/O
                         net (fo=8, routed)           0.375     6.408    simple_uart_inst_1/char_buf[14][7]_i_1_n_0
    SLICE_X193Y22        FDRE                                         r  simple_uart_inst_1/char_buf_reg[14][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.568     9.883    simple_uart_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X193Y22        FDRE                                         r  simple_uart_inst_1/char_buf_reg[14][6]/C
                         clock pessimism              0.172    10.055    
                         clock uncertainty           -0.035    10.020    
    SLICE_X193Y22        FDRE (Setup_fdre_C_CE)      -0.201     9.819    simple_uart_inst_1/char_buf_reg[14][6]
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -6.408    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            simple_uart_inst_1/char_buf_reg[14][7]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.345ns (11.616%)  route 2.625ns (88.384%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 9.883 - 6.667 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.708     3.438    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X198Y21        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y21        FDRE (Prop_fdre_C_Q)         0.259     3.697 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=234, routed)         1.750     5.447    simple_uart_inst_1/sysrst
    SLICE_X189Y25        LUT2 (Prop_lut2_I1_O)        0.043     5.490 r  simple_uart_inst_1/char_buf[0][7]_i_2/O
                         net (fo=17, routed)          0.500     5.990    simple_uart_inst_1/char_buf[0][7]_i_2_n_0
    SLICE_X191Y21        LUT6 (Prop_lut6_I5_O)        0.043     6.033 r  simple_uart_inst_1/char_buf[14][7]_i_1/O
                         net (fo=8, routed)           0.375     6.408    simple_uart_inst_1/char_buf[14][7]_i_1_n_0
    SLICE_X193Y22        FDRE                                         r  simple_uart_inst_1/char_buf_reg[14][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.568     9.883    simple_uart_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X193Y22        FDRE                                         r  simple_uart_inst_1/char_buf_reg[14][7]/C
                         clock pessimism              0.172    10.055    
                         clock uncertainty           -0.035    10.020    
    SLICE_X193Y22        FDRE (Setup_fdre_C_CE)      -0.201     9.819    simple_uart_inst_1/char_buf_reg[14][7]
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -6.408    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.439ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            simple_uart_inst_1/char_buf_reg[11][0]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.345ns (11.726%)  route 2.597ns (88.274%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 9.883 - 6.667 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.708     3.438    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X198Y21        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y21        FDRE (Prop_fdre_C_Q)         0.259     3.697 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=234, routed)         1.750     5.447    simple_uart_inst_1/sysrst
    SLICE_X189Y25        LUT2 (Prop_lut2_I1_O)        0.043     5.490 r  simple_uart_inst_1/char_buf[0][7]_i_2/O
                         net (fo=17, routed)          0.470     5.960    simple_uart_inst_1/char_buf[0][7]_i_2_n_0
    SLICE_X191Y21        LUT6 (Prop_lut6_I5_O)        0.043     6.003 r  simple_uart_inst_1/char_buf[11][7]_i_1/O
                         net (fo=8, routed)           0.377     6.380    simple_uart_inst_1/char_buf[11][7]_i_1_n_0
    SLICE_X191Y21        FDRE                                         r  simple_uart_inst_1/char_buf_reg[11][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.568     9.883    simple_uart_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X191Y21        FDRE                                         r  simple_uart_inst_1/char_buf_reg[11][0]/C
                         clock pessimism              0.172    10.055    
                         clock uncertainty           -0.035    10.020    
    SLICE_X191Y21        FDRE (Setup_fdre_C_CE)      -0.201     9.819    simple_uart_inst_1/char_buf_reg[11][0]
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -6.380    
  -------------------------------------------------------------------
                         slack                                  3.439    

Slack (MET) :             3.439ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            simple_uart_inst_1/char_buf_reg[11][1]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.345ns (11.726%)  route 2.597ns (88.274%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 9.883 - 6.667 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.708     3.438    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X198Y21        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y21        FDRE (Prop_fdre_C_Q)         0.259     3.697 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=234, routed)         1.750     5.447    simple_uart_inst_1/sysrst
    SLICE_X189Y25        LUT2 (Prop_lut2_I1_O)        0.043     5.490 r  simple_uart_inst_1/char_buf[0][7]_i_2/O
                         net (fo=17, routed)          0.470     5.960    simple_uart_inst_1/char_buf[0][7]_i_2_n_0
    SLICE_X191Y21        LUT6 (Prop_lut6_I5_O)        0.043     6.003 r  simple_uart_inst_1/char_buf[11][7]_i_1/O
                         net (fo=8, routed)           0.377     6.380    simple_uart_inst_1/char_buf[11][7]_i_1_n_0
    SLICE_X191Y21        FDRE                                         r  simple_uart_inst_1/char_buf_reg[11][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.568     9.883    simple_uart_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X191Y21        FDRE                                         r  simple_uart_inst_1/char_buf_reg[11][1]/C
                         clock pessimism              0.172    10.055    
                         clock uncertainty           -0.035    10.020    
    SLICE_X191Y21        FDRE (Setup_fdre_C_CE)      -0.201     9.819    simple_uart_inst_1/char_buf_reg[11][1]
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -6.380    
  -------------------------------------------------------------------
                         slack                                  3.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/rx_data_r3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[7]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.503%)  route 0.147ns (59.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.733     1.520    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X203Y20        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/rx_data_r3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y20        FDRE (Prop_fdre_C_Q)         0.100     1.620 r  gtx3g_exdes_i/gt0_frame_check/rx_data_r3_reg[7]/Q
                         net (fo=2, routed)           0.147     1.767    gtx3g_exdes_i/gt0_frame_check/rx_data_r3[7]
    SLICE_X200Y20        SRL16E                                       r  gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[7]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.974     1.808    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X200Y20        SRL16E                                       r  gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[7]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
                         clock pessimism             -0.276     1.532    
    SLICE_X200Y20        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.686    gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[7]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/rx_data_r3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[0]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.635%)  route 0.101ns (50.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.733     1.520    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X203Y20        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/rx_data_r3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y20        FDRE (Prop_fdre_C_Q)         0.100     1.620 r  gtx3g_exdes_i/gt0_frame_check/rx_data_r3_reg[0]/Q
                         net (fo=2, routed)           0.101     1.721    gtx3g_exdes_i/gt0_frame_check/rx_data_r3[0]
    SLICE_X200Y20        SRL16E                                       r  gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[0]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.974     1.808    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X200Y20        SRL16E                                       r  gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[0]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
                         clock pessimism             -0.276     1.532    
    SLICE_X200Y20        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.624    gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[0]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_rxresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_rxresetdone_r3_reg/D
                            (rising edge-triggered cell FDCE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.734     1.521    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X205Y20        FDCE                                         r  gtx3g_exdes_i/gt0_rxresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y20        FDCE (Prop_fdce_C_Q)         0.100     1.621 r  gtx3g_exdes_i/gt0_rxresetdone_r2_reg/Q
                         net (fo=1, routed)           0.055     1.676    gtx3g_exdes_i/gt0_rxresetdone_r2
    SLICE_X205Y20        FDCE                                         r  gtx3g_exdes_i/gt0_rxresetdone_r3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.974     1.808    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X205Y20        FDCE                                         r  gtx3g_exdes_i/gt0_rxresetdone_r3_reg/C
                         clock pessimism             -0.287     1.521    
    SLICE_X205Y20        FDCE (Hold_fdce_C_D)         0.047     1.568    gtx3g_exdes_i/gt0_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.730     1.517    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X205Y25        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y25        FDRE (Prop_fdre_C_Q)         0.100     1.617 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.672    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X205Y25        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.969     1.803    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X205Y25        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.286     1.517    
    SLICE_X205Y25        FDRE (Hold_fdre_C_D)         0.047     1.564    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.731     1.518    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X203Y22        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y22        FDRE (Prop_fdre_C_Q)         0.100     1.618 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.673    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X203Y22        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.972     1.806    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X203Y22        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.288     1.518    
    SLICE_X203Y22        FDRE (Hold_fdre_C_D)         0.047     1.565    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.737     1.524    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/gt1_rxusrclk_in
    SLICE_X201Y33        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y33        FDRE (Prop_fdre_C_Q)         0.100     1.624 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.679    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X201Y33        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.978     1.812    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/gt1_rxusrclk_in
    SLICE_X201Y33        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.288     1.524    
    SLICE_X201Y33        FDRE (Hold_fdre_C_D)         0.047     1.571    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.738     1.525    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt1_rxusrclk_in
    SLICE_X199Y34        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y34        FDRE (Prop_fdre_C_Q)         0.100     1.625 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.680    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X199Y34        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.979     1.813    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt1_rxusrclk_in
    SLICE_X199Y34        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.288     1.525    
    SLICE_X199Y34        FDRE (Hold_fdre_C_D)         0.047     1.572    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 gt0_error_rxdata_regs_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            string_reg_reg[13][4]/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.992%)  route 0.104ns (51.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.738     1.525    clk_refdiv_OBUF
    SLICE_X199Y15        FDRE                                         r  gt0_error_rxdata_regs_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y15        FDRE (Prop_fdre_C_Q)         0.100     1.625 r  gt0_error_rxdata_regs_reg[1][12]/Q
                         net (fo=1, routed)           0.104     1.729    p_28_in[4]
    SLICE_X196Y15        FDRE                                         r  string_reg_reg[13][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.979     1.813    clk_refdiv_OBUF
    SLICE_X196Y15        FDRE                                         r  string_reg_reg[13][4]/C
                         clock pessimism             -0.255     1.558    
    SLICE_X196Y15        FDRE (Hold_fdre_C_D)         0.059     1.617    string_reg_reg[13][4]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt1_rxresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_rxresetdone_r3_reg/D
                            (rising edge-triggered cell FDCE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.741     1.528    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X204Y38        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y38        FDCE (Prop_fdce_C_Q)         0.100     1.628 r  gtx3g_exdes_i/gt1_rxresetdone_r2_reg/Q
                         net (fo=1, routed)           0.060     1.688    gtx3g_exdes_i/gt1_rxresetdone_r2
    SLICE_X204Y38        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.983     1.817    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X204Y38        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r3_reg/C
                         clock pessimism             -0.289     1.528    
    SLICE_X204Y38        FDCE (Hold_fdce_C_D)         0.047     1.575    gtx3g_exdes_i/gt1_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 gt0_error_data_count_regs_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            string_reg_reg[19][5]/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.139%)  route 0.058ns (36.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.734     1.521    clk_refdiv_OBUF
    SLICE_X189Y16        FDRE                                         r  gt0_error_data_count_regs_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y16        FDRE (Prop_fdre_C_Q)         0.100     1.621 r  gt0_error_data_count_regs_reg[0][13]/Q
                         net (fo=1, routed)           0.058     1.679    p_16_in[5]
    SLICE_X188Y16        FDRE                                         r  string_reg_reg[19][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.975     1.809    clk_refdiv_OBUF
    SLICE_X188Y16        FDRE                                         r  string_reg_reg[19][5]/C
                         clock pessimism             -0.277     1.532    
    SLICE_X188Y16        FDRE (Hold_fdre_C_D)         0.033     1.565    string_reg_reg[19][5]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y1  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y1  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y1  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y1  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y2  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y2  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y2  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y2  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         6.667       4.243      GTXE2_CHANNEL_X0Y1  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.409         6.667       5.259      BUFGCTRL_X0Y0       gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/I
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X200Y20       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[0]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y20       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[10]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y20       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[11]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y20       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[12]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y20       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[13]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y20       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[14]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y20       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[15]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X200Y20       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[1]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X200Y20       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[2]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X200Y20       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[3]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.334       2.692      SLICE_X200Y20       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[0]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.334       2.692      SLICE_X200Y20       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[0]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.334       2.692      SLICE_X202Y20       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[10]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.334       2.692      SLICE_X202Y20       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[10]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.334       2.692      SLICE_X202Y20       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[11]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.334       2.692      SLICE_X202Y20       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[11]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.334       2.692      SLICE_X202Y20       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[12]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.334       2.692      SLICE_X202Y20       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[12]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.334       2.692      SLICE_X202Y20       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[13]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.334       2.692      SLICE_X202Y20       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[13]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK



---------------------------------------------------------------------------------------------------
From Clock:  refclk_p_in
  To Clock:  refclk_p_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         refclk_p_in
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { refclk_p_in }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTXE2_COMMON/GTREFCLK1  n/a            1.493         6.667       5.174      GTXE2_COMMON_X0Y0  gtx3g_exdes_i/gtx3g_support_i/common0_i/gtxe2_common_i/GTREFCLK1
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         6.667       5.259      IBUFDS_GTE2_X0Y6   gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/I



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  To Clock:  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.707ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 1.052ns (50.898%)  route 1.015ns (49.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns = ( 9.894 - 6.667 ) 
    Source Clock Delay      (SCD):    3.617ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.887     3.617    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.626 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.711     5.338    gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X204Y38        LUT1 (Prop_lut1_I0_O)        0.043     5.381 f  gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.303     5.684    gtx3g_exdes_i/gtx3g_support_i_n_38
    SLICE_X204Y38        FDCE                                         f  gtx3g_exdes_i/gt1_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.579     9.894    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X204Y38        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r2_reg/C
                         clock pessimism              0.197    10.091    
                         clock uncertainty           -0.035    10.056    
    SLICE_X204Y38        FDCE (Recov_fdce_C_CLR)     -0.212     9.844    gtx3g_exdes_i/gt1_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                          9.844    
                         arrival time                          -5.684    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_rxresetdone_r3_reg/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 1.052ns (50.898%)  route 1.015ns (49.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns = ( 9.894 - 6.667 ) 
    Source Clock Delay      (SCD):    3.617ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.887     3.617    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.626 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.711     5.338    gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X204Y38        LUT1 (Prop_lut1_I0_O)        0.043     5.381 f  gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.303     5.684    gtx3g_exdes_i/gtx3g_support_i_n_38
    SLICE_X204Y38        FDCE                                         f  gtx3g_exdes_i/gt1_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.579     9.894    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X204Y38        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r3_reg/C
                         clock pessimism              0.197    10.091    
                         clock uncertainty           -0.035    10.056    
    SLICE_X204Y38        FDCE (Recov_fdce_C_CLR)     -0.212     9.844    gtx3g_exdes_i/gt1_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                          9.844    
                         arrival time                          -5.684    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 1.052ns (50.898%)  route 1.015ns (49.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns = ( 9.894 - 6.667 ) 
    Source Clock Delay      (SCD):    3.617ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.887     3.617    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.626 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.711     5.338    gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X204Y38        LUT1 (Prop_lut1_I0_O)        0.043     5.381 f  gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.303     5.684    gtx3g_exdes_i/gtx3g_support_i_n_38
    SLICE_X204Y38        FDCE                                         f  gtx3g_exdes_i/gt1_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.579     9.894    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X204Y38        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r_reg/C
                         clock pessimism              0.197    10.091    
                         clock uncertainty           -0.035    10.056    
    SLICE_X204Y38        FDCE (Recov_fdce_C_CLR)     -0.212     9.844    gtx3g_exdes_i/gt1_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                          9.844    
                         arrival time                          -5.684    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.219ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 1.052ns (52.457%)  route 0.953ns (47.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.221ns = ( 9.888 - 6.667 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.883     3.613    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.622 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.553     5.175    gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X205Y20        LUT1 (Prop_lut1_I0_O)        0.043     5.218 f  gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.401     5.619    gtx3g_exdes_i/gtx3g_support_i_n_39
    SLICE_X205Y20        FDCE                                         f  gtx3g_exdes_i/gt0_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.573     9.888    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X205Y20        FDCE                                         r  gtx3g_exdes_i/gt0_rxresetdone_r2_reg/C
                         clock pessimism              0.197    10.085    
                         clock uncertainty           -0.035    10.050    
    SLICE_X205Y20        FDCE (Recov_fdce_C_CLR)     -0.212     9.838    gtx3g_exdes_i/gt0_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                          9.838    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                  4.219    

Slack (MET) :             4.219ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_rxresetdone_r3_reg/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 1.052ns (52.457%)  route 0.953ns (47.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.221ns = ( 9.888 - 6.667 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.883     3.613    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.622 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.553     5.175    gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X205Y20        LUT1 (Prop_lut1_I0_O)        0.043     5.218 f  gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.401     5.619    gtx3g_exdes_i/gtx3g_support_i_n_39
    SLICE_X205Y20        FDCE                                         f  gtx3g_exdes_i/gt0_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.573     9.888    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X205Y20        FDCE                                         r  gtx3g_exdes_i/gt0_rxresetdone_r3_reg/C
                         clock pessimism              0.197    10.085    
                         clock uncertainty           -0.035    10.050    
    SLICE_X205Y20        FDCE (Recov_fdce_C_CLR)     -0.212     9.838    gtx3g_exdes_i/gt0_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                          9.838    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                  4.219    

Slack (MET) :             4.219ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 1.052ns (52.457%)  route 0.953ns (47.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.221ns = ( 9.888 - 6.667 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.883     3.613    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.622 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.553     5.175    gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X205Y20        LUT1 (Prop_lut1_I0_O)        0.043     5.218 f  gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.401     5.619    gtx3g_exdes_i/gtx3g_support_i_n_39
    SLICE_X205Y20        FDCE                                         f  gtx3g_exdes_i/gt0_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.573     9.888    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X205Y20        FDCE                                         r  gtx3g_exdes_i/gt0_rxresetdone_r_reg/C
                         clock pessimism              0.197    10.085    
                         clock uncertainty           -0.035    10.050    
    SLICE_X205Y20        FDCE (Recov_fdce_C_CLR)     -0.212     9.838    gtx3g_exdes_i/gt0_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                          9.838    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                  4.219    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cnt_trans_reg[4]/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.259ns (13.361%)  route 1.679ns (86.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 9.882 - 6.667 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.708     3.438    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X198Y21        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y21        FDRE (Prop_fdre_C_Q)         0.259     3.697 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=234, routed)         1.679     5.376    sysrst
    SLICE_X193Y23        FDCE                                         f  cnt_trans_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.567     9.882    clk_refdiv_OBUF
    SLICE_X193Y23        FDCE                                         r  cnt_trans_reg[4]/C
                         clock pessimism              0.172    10.054    
                         clock uncertainty           -0.035    10.019    
    SLICE_X193Y23        FDCE (Recov_fdce_C_CLR)     -0.212     9.807    cnt_trans_reg[4]
  -------------------------------------------------------------------
                         required time                          9.807    
                         arrival time                          -5.376    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cnt_trans_reg[6]/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.259ns (13.361%)  route 1.679ns (86.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 9.882 - 6.667 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.708     3.438    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X198Y21        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y21        FDRE (Prop_fdre_C_Q)         0.259     3.697 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=234, routed)         1.679     5.376    sysrst
    SLICE_X193Y23        FDCE                                         f  cnt_trans_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.567     9.882    clk_refdiv_OBUF
    SLICE_X193Y23        FDCE                                         r  cnt_trans_reg[6]/C
                         clock pessimism              0.172    10.054    
                         clock uncertainty           -0.035    10.019    
    SLICE_X193Y23        FDCE (Recov_fdce_C_CLR)     -0.212     9.807    cnt_trans_reg[6]
  -------------------------------------------------------------------
                         required time                          9.807    
                         arrival time                          -5.376    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cnt_trans_reg[7]/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.259ns (13.361%)  route 1.679ns (86.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 9.882 - 6.667 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.708     3.438    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X198Y21        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y21        FDRE (Prop_fdre_C_Q)         0.259     3.697 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=234, routed)         1.679     5.376    sysrst
    SLICE_X193Y23        FDCE                                         f  cnt_trans_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.567     9.882    clk_refdiv_OBUF
    SLICE_X193Y23        FDCE                                         r  cnt_trans_reg[7]/C
                         clock pessimism              0.172    10.054    
                         clock uncertainty           -0.035    10.019    
    SLICE_X193Y23        FDCE (Recov_fdce_C_CLR)     -0.212     9.807    cnt_trans_reg[7]
  -------------------------------------------------------------------
                         required time                          9.807    
                         arrival time                          -5.376    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            simple_uart_inst_1/num_char_reg[1]/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.259ns (13.186%)  route 1.705ns (86.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 9.879 - 6.667 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.708     3.438    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X198Y21        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y21        FDRE (Prop_fdre_C_Q)         0.259     3.697 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=234, routed)         1.705     5.402    simple_uart_inst_1/sysrst
    SLICE_X186Y24        FDCE                                         f  simple_uart_inst_1/num_char_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        1.564     9.879    simple_uart_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X186Y24        FDCE                                         r  simple_uart_inst_1/num_char_reg[1]/C
                         clock pessimism              0.172    10.051    
                         clock uncertainty           -0.035    10.016    
    SLICE_X186Y24        FDCE (Recov_fdce_C_CLR)     -0.154     9.862    simple_uart_inst_1/num_char_reg[1]
  -------------------------------------------------------------------
                         required time                          9.862    
                         arrival time                          -5.402    
  -------------------------------------------------------------------
                         slack                                  4.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            char_reg[4]/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.118ns (17.102%)  route 0.572ns (82.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.732     1.519    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X198Y21        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y21        FDRE (Prop_fdre_C_Q)         0.118     1.637 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=234, routed)         0.572     2.209    sysrst
    SLICE_X190Y18        FDCE                                         f  char_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.973     1.807    clk_refdiv_OBUF
    SLICE_X190Y18        FDCE                                         r  char_reg[4]/C
                         clock pessimism             -0.255     1.552    
    SLICE_X190Y18        FDCE (Remov_fdce_C_CLR)     -0.050     1.502    char_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            char_reg[5]/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.118ns (17.102%)  route 0.572ns (82.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.732     1.519    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X198Y21        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y21        FDRE (Prop_fdre_C_Q)         0.118     1.637 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=234, routed)         0.572     2.209    sysrst
    SLICE_X190Y18        FDCE                                         f  char_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.973     1.807    clk_refdiv_OBUF
    SLICE_X190Y18        FDCE                                         r  char_reg[5]/C
                         clock pessimism             -0.255     1.552    
    SLICE_X190Y18        FDCE (Remov_fdce_C_CLR)     -0.050     1.502    char_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            char_reg[6]/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.118ns (17.102%)  route 0.572ns (82.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.732     1.519    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X198Y21        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y21        FDRE (Prop_fdre_C_Q)         0.118     1.637 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=234, routed)         0.572     2.209    sysrst
    SLICE_X190Y18        FDCE                                         f  char_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.973     1.807    clk_refdiv_OBUF
    SLICE_X190Y18        FDCE                                         r  char_reg[6]/C
                         clock pessimism             -0.255     1.552    
    SLICE_X190Y18        FDCE (Remov_fdce_C_CLR)     -0.050     1.502    char_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            char_reg[7]/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.118ns (17.102%)  route 0.572ns (82.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.732     1.519    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X198Y21        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y21        FDRE (Prop_fdre_C_Q)         0.118     1.637 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=234, routed)         0.572     2.209    sysrst
    SLICE_X190Y18        FDCE                                         f  char_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.973     1.807    clk_refdiv_OBUF
    SLICE_X190Y18        FDCE                                         r  char_reg[7]/C
                         clock pessimism             -0.255     1.552    
    SLICE_X190Y18        FDCE (Remov_fdce_C_CLR)     -0.050     1.502    char_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            char_reg[1]/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.118ns (15.699%)  route 0.634ns (84.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.732     1.519    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X198Y21        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y21        FDRE (Prop_fdre_C_Q)         0.118     1.637 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=234, routed)         0.634     2.271    sysrst
    SLICE_X188Y19        FDCE                                         f  char_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.972     1.806    clk_refdiv_OBUF
    SLICE_X188Y19        FDCE                                         r  char_reg[1]/C
                         clock pessimism             -0.255     1.551    
    SLICE_X188Y19        FDCE (Remov_fdce_C_CLR)     -0.069     1.482    char_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cnt_char_reg[3]/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.118ns (15.394%)  route 0.649ns (84.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.732     1.519    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X198Y21        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y21        FDRE (Prop_fdre_C_Q)         0.118     1.637 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=234, routed)         0.649     2.286    sysrst
    SLICE_X187Y18        FDCE                                         f  cnt_char_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.972     1.806    clk_refdiv_OBUF
    SLICE_X187Y18        FDCE                                         r  cnt_char_reg[3]/C
                         clock pessimism             -0.255     1.551    
    SLICE_X187Y18        FDCE (Remov_fdce_C_CLR)     -0.069     1.482    cnt_char_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cnt_char_reg[1]/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.118ns (14.447%)  route 0.699ns (85.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.732     1.519    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X198Y21        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y21        FDRE (Prop_fdre_C_Q)         0.118     1.637 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=234, routed)         0.699     2.336    sysrst
    SLICE_X186Y17        FDCE                                         f  cnt_char_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.973     1.807    clk_refdiv_OBUF
    SLICE_X186Y17        FDCE                                         r  cnt_char_reg[1]/C
                         clock pessimism             -0.255     1.552    
    SLICE_X186Y17        FDCE (Remov_fdce_C_CLR)     -0.050     1.502    cnt_char_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cnt_char_reg[2]/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.118ns (14.447%)  route 0.699ns (85.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.732     1.519    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X198Y21        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y21        FDRE (Prop_fdre_C_Q)         0.118     1.637 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=234, routed)         0.699     2.336    sysrst
    SLICE_X186Y17        FDCE                                         f  cnt_char_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.973     1.807    clk_refdiv_OBUF
    SLICE_X186Y17        FDCE                                         r  cnt_char_reg[2]/C
                         clock pessimism             -0.255     1.552    
    SLICE_X186Y17        FDCE (Remov_fdce_C_CLR)     -0.050     1.502    cnt_char_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cnt_char_reg[4]/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.118ns (14.447%)  route 0.699ns (85.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.732     1.519    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X198Y21        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y21        FDRE (Prop_fdre_C_Q)         0.118     1.637 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=234, routed)         0.699     2.336    sysrst
    SLICE_X186Y17        FDCE                                         f  cnt_char_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.973     1.807    clk_refdiv_OBUF
    SLICE_X186Y17        FDCE                                         r  cnt_char_reg[4]/C
                         clock pessimism             -0.255     1.552    
    SLICE_X186Y17        FDCE (Remov_fdce_C_CLR)     -0.050     1.502    cnt_char_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cnt_char_reg[0]/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.118ns (13.632%)  route 0.748ns (86.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.805ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.732     1.519    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X198Y21        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y21        FDRE (Prop_fdre_C_Q)         0.118     1.637 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=234, routed)         0.748     2.385    sysrst
    SLICE_X186Y19        FDCE                                         f  cnt_char_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1285, routed)        0.971     1.805    clk_refdiv_OBUF
    SLICE_X186Y19        FDCE                                         r  cnt_char_reg[0]/C
                         clock pessimism             -0.255     1.550    
    SLICE_X186Y19        FDCE (Remov_fdce_C_CLR)     -0.050     1.500    cnt_char_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.885    





