 --------------------------------------------------------
|                                                        |
|               NanoSim Version Y-2006.06                |
|                 SN: P20060518-SunOS_5                  |
|              Machine Name: aludra.usc.edu              |
| Copyright (c) 2006 Synopsys Inc., All Rights Reserved. |
|                                                        |
 --------------------------------------------------------

Built by nsmgr in " 20060518_sparcOS5_p4_y2006.06_ns " on Thu May 18 22:17:23 PDT 2006
Thu Oct 25 02:26:13 2007

                                User (s)             Alloc (mb)           Core (mb)
initial_code_size               0.010 (0.010)        0.025 (0.025)        68.336 (68.336)
simulator_set_up                0.110 (0.120)        11.490 (11.515)      11.492 (79.828)
load_tech_files()               0.000 (0.120)        0.000 (11.515)       0.000 (79.828)
geniEnvRun()                    0.840 (0.960)        13.844 (25.360)      16.008 (95.836)
build_elem/node_array()         4.500 (5.460)        34.183 (59.543)      32.016 (127.852)
post_read_netlist_tasks()       0.070 (5.530)        -0.503 (59.040)      0.000 (127.852)
read_config_files()             0.080 (5.610)        0.275 (59.315)       0.000 (127.852)
config_postprocess()            0.340 (5.950)        3.133 (62.448)       2.906 (130.758)
ct_expand_models()              0.050 (6.000)        0.000 (62.448)       0.000 (130.758)
geniEnvFree()                   0.130 (6.130)        -6.887 (55.562)      0.000 (130.758)
ct_node_capacitance()           0.350 (6.480)        0.796 (56.357)       0.000 (130.758)
ct_preprocess_init()            0.520 (7.000)        0.007 (56.365)       0.000 (130.758)
ct_partition_circuit()          3.140 (10.140)       0.671 (57.036)       1.570 (132.328)
build_symbolic_mtrx_list()      0.540 (10.680)       3.110 (60.146)       0.000 (132.328)
init_output_lib()               0.180 (10.860)       3.728 (63.875)       0.000 (132.328)
ct_correct_node_capacitance()   0.360 (11.220)       0.000 (63.875)       0.000 (132.328)
levelize_circuit()              0.100 (11.320)       0.042 (63.917)       0.000 (132.328)
dc_init_slot()                  0.910 (12.230)       -2.547 (61.370)      1.008 (133.336)
ct_pre_simulation               1.440 (13.670)       2.676 (64.046)       0.000 (133.336)
simulation()                    6.410 (20.080)       0.222 (64.268)       0.000 (133.336)
postprocess()                   0.060 (20.140)       -0.313 (63.955)      0.000 (133.336)
