#Timing report of worst 96 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: i_dffe_Q_30.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:e.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
i_dffe_Q_30.QCK[0] (Q_FRAG)                                                0.000     0.000
i_dffe_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                               1.701     1.701
e_mux4x0_Q_B_LUT2_O_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     1.701
e_mux4x0_Q_B_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     3.307
e_mux4x0_Q_B_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.307
e_mux4x0_Q_B_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.612
b_mux4x0_Q_S0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                0.000     4.612
b_mux4x0_Q_S0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.462     6.074
e_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                          0.000     6.074
e_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                           1.462     7.536
$iopadmap$decade.e.O_DAT[0] (BIDIR_CELL)                                   0.000     7.536
$iopadmap$decade.e.O_PAD_$out[0] (BIDIR_CELL)                              9.809    17.345
out:e.outpad[0] (.output)                                                  0.000    17.345
data arrival time                                                                   17.345

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                  -17.345
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -17.345


#Path 2
Startpoint: i_dffe_Q_30.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:b.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
i_dffe_Q_30.QCK[0] (Q_FRAG)                                                0.000     0.000
i_dffe_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                               1.701     1.701
e_mux4x0_Q_B_LUT2_O_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     1.701
e_mux4x0_Q_B_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     3.307
e_mux4x0_Q_B_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.307
e_mux4x0_Q_B_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.612
b_mux4x0_Q_S0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                0.000     4.612
b_mux4x0_Q_S0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.462     6.074
b_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                          0.000     6.074
b_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                           1.462     7.536
$iopadmap$decade.b.O_DAT[0] (BIDIR_CELL)                                   0.000     7.536
$iopadmap$decade.b.O_PAD_$out[0] (BIDIR_CELL)                              9.809    17.345
out:b.outpad[0] (.output)                                                  0.000    17.345
data arrival time                                                                   17.345

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                  -17.345
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -17.345


#Path 3
Startpoint: i_dffe_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:f.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                         0.000     0.000
i_dffe_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                        1.701     1.701
c_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                           0.000     1.701
c_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                            1.605     3.307
f_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                           0.000     3.307
f_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                            1.462     4.769
f_LUT3_O.t_frag.XB1[0] (T_FRAG)                                     0.000     4.769
f_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.581     6.350
$iopadmap$decade.f.O_DAT[0] (BIDIR_CELL)                            0.000     6.350
$iopadmap$decade.f.O_PAD_$out[0] (BIDIR_CELL)                       9.809    16.159
out:f.outpad[0] (.output)                                           0.000    16.159
data arrival time                                                            16.159

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                           -16.159
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -16.159


#Path 4
Startpoint: i_dffe_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:g.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                         0.000     0.000
i_dffe_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                        1.701     1.701
c_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                           0.000     1.701
c_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                            1.605     3.307
f_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                           0.000     3.307
f_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                            1.462     4.769
g_LUT2_O.t_frag.XSL[0] (T_FRAG)                                     0.000     4.769
g_LUT2_O.t_frag.XZ[0] (T_FRAG)                                      1.462     6.231
$iopadmap$decade.g.O_DAT[0] (BIDIR_CELL)                            0.000     6.231
$iopadmap$decade.g.O_PAD_$out[0] (BIDIR_CELL)                       9.809    16.040
out:g.outpad[0] (.output)                                           0.000    16.040
data arrival time                                                            16.040

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                           -16.040
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -16.040


#Path 5
Startpoint: i_dffe_Q_30.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:d.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                  0.000     0.000
i_dffe_Q_30.QCK[0] (Q_FRAG)                                               0.000     0.000
i_dffe_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                              1.701     1.701
f_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
f_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
d_LUT2_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.254
d_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.716
d_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           0.000     4.716
d_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462     6.178
$iopadmap$decade.d.O_DAT[0] (BIDIR_CELL)                                  0.000     6.178
$iopadmap$decade.d.O_PAD_$out[0] (BIDIR_CELL)                             9.809    15.987
out:d.outpad[0] (.output)                                                 0.000    15.987
data arrival time                                                                  15.987

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                 -15.987
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -15.987


#Path 6
Startpoint: i_dffe_Q_30.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:c.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                  0.000     0.000
i_dffe_Q_30.QCK[0] (Q_FRAG)                                               0.000     0.000
i_dffe_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                              1.701     1.701
c_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
c_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
c_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.164
c_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.626
c_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     4.626
c_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     5.931
$iopadmap$decade.c.O_DAT[0] (BIDIR_CELL)                                  0.000     5.931
$iopadmap$decade.c.O_PAD_$out[0] (BIDIR_CELL)                             9.809    15.740
out:c.outpad[0] (.output)                                                 0.000    15.740
data arrival time                                                                  15.740

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                 -15.740
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -15.740


#Path 7
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_20.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_20_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          0.000    13.153
i_dffe_Q_20_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.462    14.615
i_dffe_Q_20.QEN[0] (Q_FRAG)                                                                           0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_20.QCK[0] (Q_FRAG)                                                                           0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 8
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_26.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_26_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          0.000    13.153
i_dffe_Q_26_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.462    14.615
i_dffe_Q_26.QEN[0] (Q_FRAG)                                                                           0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_26.QCK[0] (Q_FRAG)                                                                           0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 9
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_25.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_25_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          0.000    13.153
i_dffe_Q_25_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.462    14.615
i_dffe_Q_25.QEN[0] (Q_FRAG)                                                                           0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_25.QCK[0] (Q_FRAG)                                                                           0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 10
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_24.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_24_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          0.000    13.153
i_dffe_Q_24_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.462    14.615
i_dffe_Q_24.QEN[0] (Q_FRAG)                                                                           0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_24.QCK[0] (Q_FRAG)                                                                           0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 11
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_23.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_23_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          0.000    13.153
i_dffe_Q_23_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.462    14.615
i_dffe_Q_23.QEN[0] (Q_FRAG)                                                                           0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_23.QCK[0] (Q_FRAG)                                                                           0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 12
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_22.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_22_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          0.000    13.153
i_dffe_Q_22_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.462    14.615
i_dffe_Q_22.QEN[0] (Q_FRAG)                                                                           0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_22.QCK[0] (Q_FRAG)                                                                           0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 13
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_21.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_21_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          0.000    13.153
i_dffe_Q_21_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.462    14.615
i_dffe_Q_21.QEN[0] (Q_FRAG)                                                                           0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_21.QCK[0] (Q_FRAG)                                                                           0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 14
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_18.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_18_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          0.000    13.153
i_dffe_Q_18_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.462    14.615
i_dffe_Q_18.QEN[0] (Q_FRAG)                                                                           0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_18.QCK[0] (Q_FRAG)                                                                           0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 15
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_1.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_1_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                           0.000    13.153
i_dffe_Q_1_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                            1.462    14.615
i_dffe_Q_1.QEN[0] (Q_FRAG)                                                                            0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_1.QCK[0] (Q_FRAG)                                                                            0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 16
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_19.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_19_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          0.000    13.153
i_dffe_Q_19_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.462    14.615
i_dffe_Q_19.QEN[0] (Q_FRAG)                                                                           0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_19.QCK[0] (Q_FRAG)                                                                           0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 17
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_17.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_17_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          0.000    13.153
i_dffe_Q_17_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.462    14.615
i_dffe_Q_17.QEN[0] (Q_FRAG)                                                                           0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_17.QCK[0] (Q_FRAG)                                                                           0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 18
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_16.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_16_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          0.000    13.153
i_dffe_Q_16_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.462    14.615
i_dffe_Q_16.QEN[0] (Q_FRAG)                                                                           0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_16.QCK[0] (Q_FRAG)                                                                           0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 19
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_10.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_10_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          0.000    13.153
i_dffe_Q_10_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.462    14.615
i_dffe_Q_10.QEN[0] (Q_FRAG)                                                                           0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_10.QCK[0] (Q_FRAG)                                                                           0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 20
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_11.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_11_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          0.000    13.153
i_dffe_Q_11_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.462    14.615
i_dffe_Q_11.QEN[0] (Q_FRAG)                                                                           0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_11.QCK[0] (Q_FRAG)                                                                           0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 21
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_12.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_12_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          0.000    13.153
i_dffe_Q_12_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.462    14.615
i_dffe_Q_12.QEN[0] (Q_FRAG)                                                                           0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_12.QCK[0] (Q_FRAG)                                                                           0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 22
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_13.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_13_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          0.000    13.153
i_dffe_Q_13_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.462    14.615
i_dffe_Q_13.QEN[0] (Q_FRAG)                                                                           0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_13.QCK[0] (Q_FRAG)                                                                           0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 23
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_14.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_14_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          0.000    13.153
i_dffe_Q_14_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.462    14.615
i_dffe_Q_14.QEN[0] (Q_FRAG)                                                                           0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_14.QCK[0] (Q_FRAG)                                                                           0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 24
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_15.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_15_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          0.000    13.153
i_dffe_Q_15_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.462    14.615
i_dffe_Q_15.QEN[0] (Q_FRAG)                                                                           0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_15.QCK[0] (Q_FRAG)                                                                           0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 25
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_28.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_28_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          0.000    13.153
i_dffe_Q_28_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.462    14.615
i_dffe_Q_28.QEN[0] (Q_FRAG)                                                                           0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                           0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 26
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_27.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_27_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          0.000    13.153
i_dffe_Q_27_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.462    14.615
i_dffe_Q_27.QEN[0] (Q_FRAG)                                                                           0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_27.QCK[0] (Q_FRAG)                                                                           0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 27
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_8.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_8_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                           0.000    13.153
i_dffe_Q_8_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                            1.462    14.615
i_dffe_Q_8.QEN[0] (Q_FRAG)                                                                            0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_8.QCK[0] (Q_FRAG)                                                                            0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 28
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_9.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_9_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                           0.000    13.153
i_dffe_Q_9_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                            1.462    14.615
i_dffe_Q_9.QEN[0] (Q_FRAG)                                                                            0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_9.QCK[0] (Q_FRAG)                                                                            0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 29
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_7.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_7_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                           0.000    13.153
i_dffe_Q_7_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                            1.462    14.615
i_dffe_Q_7.QEN[0] (Q_FRAG)                                                                            0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_7.QCK[0] (Q_FRAG)                                                                            0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 30
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_6.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_6_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                           0.000    13.153
i_dffe_Q_6_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                            1.462    14.615
i_dffe_Q_6.QEN[0] (Q_FRAG)                                                                            0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_6.QCK[0] (Q_FRAG)                                                                            0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 31
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                             0.000    13.153
i_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                              1.462    14.615
i_dffe_Q.QEN[0] (Q_FRAG)                                                                              0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q.QCK[0] (Q_FRAG)                                                                              0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 32
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_5.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_5_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                           0.000    13.153
i_dffe_Q_5_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                            1.462    14.615
i_dffe_Q_5.QEN[0] (Q_FRAG)                                                                            0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_5.QCK[0] (Q_FRAG)                                                                            0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 33
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_3.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_3_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                           0.000    13.153
i_dffe_Q_3_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                            1.462    14.615
i_dffe_Q_3.QEN[0] (Q_FRAG)                                                                            0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_3.QCK[0] (Q_FRAG)                                                                            0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 34
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_31.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_31_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          0.000    13.153
i_dffe_Q_31_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.462    14.615
i_dffe_Q_31.QEN[0] (Q_FRAG)                                                                           0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_31.QCK[0] (Q_FRAG)                                                                           0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 35
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_30.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_30_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          0.000    13.153
i_dffe_Q_30_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.462    14.615
i_dffe_Q_30.QEN[0] (Q_FRAG)                                                                           0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_30.QCK[0] (Q_FRAG)                                                                           0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 36
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_2.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_2_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                           0.000    13.153
i_dffe_Q_2_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                            1.462    14.615
i_dffe_Q_2.QEN[0] (Q_FRAG)                                                                            0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_2.QCK[0] (Q_FRAG)                                                                            0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 37
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_29.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_29_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          0.000    13.153
i_dffe_Q_29_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.462    14.615
i_dffe_Q_29.QEN[0] (Q_FRAG)                                                                           0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_29.QCK[0] (Q_FRAG)                                                                           0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 38
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_4.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
i_dffe_Q_4_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                           0.000    13.153
i_dffe_Q_4_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                            1.462    14.615
i_dffe_Q_4.QEN[0] (Q_FRAG)                                                                            0.000    14.615
data arrival time                                                                                              14.615

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
i_dffe_Q_4.QCK[0] (Q_FRAG)                                                                            0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -14.615
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -15.206


#Path 39
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_3_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.161
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.TB2[0] (C_FRAG)                                         0.000    10.466
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.691    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    12.157
i_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    13.153
delay_dff_Q_9_D_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                         0.000    13.153
delay_dff_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.549    14.702
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                          0.000    14.702
data arrival time                                                                                              14.702

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                                         0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.702
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -14.597


#Path 40
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        0.000     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         0.000     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   0.000    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    12.745
delay_dff_Q_9_D_LUT4_O_2.c_frag.TSL[0] (C_FRAG)                                                       0.000    12.745
delay_dff_Q_9_D_LUT4_O_2.c_frag.CZ[0] (C_FRAG)                                                        1.593    14.338
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                          0.000    14.338
data arrival time                                                                                              14.338

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                         0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.338
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -14.233


#Path 41
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        0.000     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         0.000     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   0.000    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    12.745
delay_dff_Q_9_D_LUT4_O_20.c_frag.TSL[0] (C_FRAG)                                                      0.000    12.745
delay_dff_Q_9_D_LUT4_O_20.c_frag.CZ[0] (C_FRAG)                                                       1.593    14.338
delay_dff_Q_26.QD[0] (Q_FRAG)                                                                         0.000    14.338
data arrival time                                                                                              14.338

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.338
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -14.233


#Path 42
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_27.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        0.000     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         0.000     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   0.000    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    12.745
delay_dff_Q_9_D_LUT4_O_21.c_frag.TSL[0] (C_FRAG)                                                      0.000    12.745
delay_dff_Q_9_D_LUT4_O_21.c_frag.CZ[0] (C_FRAG)                                                       1.593    14.338
delay_dff_Q_27.QD[0] (Q_FRAG)                                                                         0.000    14.338
data arrival time                                                                                              14.338

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_27.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.338
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -14.233


#Path 43
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        0.000     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         0.000     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   0.000    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    12.745
delay_dff_Q_9_D_LUT4_O_3.c_frag.TSL[0] (C_FRAG)                                                       0.000    12.745
delay_dff_Q_9_D_LUT4_O_3.c_frag.CZ[0] (C_FRAG)                                                        1.593    14.338
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                          0.000    14.338
data arrival time                                                                                              14.338

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                         0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.338
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -14.233


#Path 44
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        0.000     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         0.000     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   0.000    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    12.745
delay_dff_Q_9_D_LUT4_O_14.c_frag.TSL[0] (C_FRAG)                                                      0.000    12.745
delay_dff_Q_9_D_LUT4_O_14.c_frag.CZ[0] (C_FRAG)                                                       1.593    14.338
delay_dff_Q_20.QD[0] (Q_FRAG)                                                                         0.000    14.338
data arrival time                                                                                              14.338

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.338
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -14.233


#Path 45
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        0.000     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         0.000     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   0.000    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    12.745
delay_dff_Q_9_D_LUT4_O_4.c_frag.TSL[0] (C_FRAG)                                                       0.000    12.745
delay_dff_Q_9_D_LUT4_O_4.c_frag.CZ[0] (C_FRAG)                                                        1.593    14.338
delay_dff_Q_10.QD[0] (Q_FRAG)                                                                         0.000    14.338
data arrival time                                                                                              14.338

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.338
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -14.233


#Path 46
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        0.000     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         0.000     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   0.000    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    12.745
delay_dff_Q_9_D_LUT4_O_5.c_frag.TSL[0] (C_FRAG)                                                       0.000    12.745
delay_dff_Q_9_D_LUT4_O_5.c_frag.CZ[0] (C_FRAG)                                                        1.593    14.338
delay_dff_Q_11.QD[0] (Q_FRAG)                                                                         0.000    14.338
data arrival time                                                                                              14.338

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.338
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -14.233


#Path 47
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        0.000     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         0.000     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   0.000    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    12.745
delay_dff_Q_9_D_LUT4_O_6.c_frag.TSL[0] (C_FRAG)                                                       0.000    12.745
delay_dff_Q_9_D_LUT4_O_6.c_frag.CZ[0] (C_FRAG)                                                        1.593    14.338
delay_dff_Q_12.QD[0] (Q_FRAG)                                                                         0.000    14.338
data arrival time                                                                                              14.338

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.338
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -14.233


#Path 48
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        0.000     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         0.000     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   0.000    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    12.745
delay_dff_Q_9_D_LUT4_O_7.c_frag.TSL[0] (C_FRAG)                                                       0.000    12.745
delay_dff_Q_9_D_LUT4_O_7.c_frag.CZ[0] (C_FRAG)                                                        1.593    14.338
delay_dff_Q_13.QD[0] (Q_FRAG)                                                                         0.000    14.338
data arrival time                                                                                              14.338

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.338
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -14.233


#Path 49
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        0.000     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         0.000     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   0.000    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    12.745
delay_dff_Q_9_D_LUT4_O_8.c_frag.TSL[0] (C_FRAG)                                                       0.000    12.745
delay_dff_Q_9_D_LUT4_O_8.c_frag.CZ[0] (C_FRAG)                                                        1.593    14.338
delay_dff_Q_14.QD[0] (Q_FRAG)                                                                         0.000    14.338
data arrival time                                                                                              14.338

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.338
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -14.233


#Path 50
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        0.000     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         0.000     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   0.000    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    12.745
delay_dff_Q_9_D_LUT4_O_9.c_frag.TSL[0] (C_FRAG)                                                       0.000    12.745
delay_dff_Q_9_D_LUT4_O_9.c_frag.CZ[0] (C_FRAG)                                                        1.593    14.338
delay_dff_Q_15.QD[0] (Q_FRAG)                                                                         0.000    14.338
data arrival time                                                                                              14.338

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.338
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -14.233


#Path 51
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        0.000     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         0.000     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   0.000    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    12.745
delay_dff_Q_9_D_LUT4_O_18.c_frag.TSL[0] (C_FRAG)                                                      0.000    12.745
delay_dff_Q_9_D_LUT4_O_18.c_frag.CZ[0] (C_FRAG)                                                       1.593    14.338
delay_dff_Q_24.QD[0] (Q_FRAG)                                                                         0.000    14.338
data arrival time                                                                                              14.338

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.338
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -14.233


#Path 52
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        0.000     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         0.000     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   0.000    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    12.745
delay_dff_Q_9_D_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                         0.000    12.745
delay_dff_Q_9_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          1.593    14.338
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                          0.000    14.338
data arrival time                                                                                              14.338

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                         0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.338
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -14.233


#Path 53
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        0.000     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         0.000     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   0.000    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    12.745
delay_dff_Q_9_D_LUT4_O_1.c_frag.TSL[0] (C_FRAG)                                                       0.000    12.745
delay_dff_Q_9_D_LUT4_O_1.c_frag.CZ[0] (C_FRAG)                                                        1.593    14.338
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                          0.000    14.338
data arrival time                                                                                              14.338

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                         0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.338
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -14.233


#Path 54
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        0.000     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         0.000     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   0.000    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    12.745
delay_dff_Q_9_D_LUT4_O_10.c_frag.TSL[0] (C_FRAG)                                                      0.000    12.745
delay_dff_Q_9_D_LUT4_O_10.c_frag.CZ[0] (C_FRAG)                                                       1.593    14.338
delay_dff_Q_16.QD[0] (Q_FRAG)                                                                         0.000    14.338
data arrival time                                                                                              14.338

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.338
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -14.233


#Path 55
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        0.000     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         0.000     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   0.000    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    12.745
delay_dff_Q_9_D_LUT4_O_11.c_frag.TSL[0] (C_FRAG)                                                      0.000    12.745
delay_dff_Q_9_D_LUT4_O_11.c_frag.CZ[0] (C_FRAG)                                                       1.593    14.338
delay_dff_Q_17.QD[0] (Q_FRAG)                                                                         0.000    14.338
data arrival time                                                                                              14.338

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.338
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -14.233


#Path 56
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        0.000     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         0.000     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   0.000    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    12.745
delay_dff_Q_9_D_LUT4_O_12.c_frag.TSL[0] (C_FRAG)                                                      0.000    12.745
delay_dff_Q_9_D_LUT4_O_12.c_frag.CZ[0] (C_FRAG)                                                       1.593    14.338
delay_dff_Q_18.QD[0] (Q_FRAG)                                                                         0.000    14.338
data arrival time                                                                                              14.338

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.338
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -14.233


#Path 57
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        0.000     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         0.000     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   0.000    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    12.745
delay_dff_Q_9_D_LUT4_O_13.c_frag.TSL[0] (C_FRAG)                                                      0.000    12.745
delay_dff_Q_9_D_LUT4_O_13.c_frag.CZ[0] (C_FRAG)                                                       1.593    14.338
delay_dff_Q_19.QD[0] (Q_FRAG)                                                                         0.000    14.338
data arrival time                                                                                              14.338

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.338
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -14.233


#Path 58
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        0.000     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         0.000     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   0.000    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    12.745
delay_dff_Q_9_D_LUT4_O_15.c_frag.TSL[0] (C_FRAG)                                                      0.000    12.745
delay_dff_Q_9_D_LUT4_O_15.c_frag.CZ[0] (C_FRAG)                                                       1.593    14.338
delay_dff_Q_21.QD[0] (Q_FRAG)                                                                         0.000    14.338
data arrival time                                                                                              14.338

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.338
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -14.233


#Path 59
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        0.000     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         0.000     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   0.000    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    12.745
delay_dff_Q_9_D_LUT4_O_16.c_frag.TSL[0] (C_FRAG)                                                      0.000    12.745
delay_dff_Q_9_D_LUT4_O_16.c_frag.CZ[0] (C_FRAG)                                                       1.593    14.338
delay_dff_Q_22.QD[0] (Q_FRAG)                                                                         0.000    14.338
data arrival time                                                                                              14.338

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.338
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -14.233


#Path 60
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        0.000     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         0.000     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   0.000    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    12.745
delay_dff_Q_9_D_LUT4_O_17.c_frag.TSL[0] (C_FRAG)                                                      0.000    12.745
delay_dff_Q_9_D_LUT4_O_17.c_frag.CZ[0] (C_FRAG)                                                       1.593    14.338
delay_dff_Q_23.QD[0] (Q_FRAG)                                                                         0.000    14.338
data arrival time                                                                                              14.338

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.338
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -14.233


#Path 61
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        0.000     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         0.000     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   0.000    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    12.745
delay_dff_Q_9_D_LUT4_O_19.c_frag.TSL[0] (C_FRAG)                                                      0.000    12.745
delay_dff_Q_9_D_LUT4_O_19.c_frag.CZ[0] (C_FRAG)                                                       1.593    14.338
delay_dff_Q_25.QD[0] (Q_FRAG)                                                                         0.000    14.338
data arrival time                                                                                              14.338

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.338
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -14.233


#Path 62
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        0.000     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         0.000     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   0.000    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    12.745
delay_dff_Q_9_D_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                                                       0.000    12.745
delay_dff_Q_9_D_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                                        1.305    14.051
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                          0.000    14.051
data arrival time                                                                                              14.051

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                         0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.051
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.945


#Path 63
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.552     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     3.254
delay_dff_Q_9_D_LUT4_O_16_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.559
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     5.864
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     6.860
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     7.856
delay_dff_Q_9_D_LUT4_O_2_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                        0.000     8.851
i_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                         0.996     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         0.000     9.847
i_dffe_Q_EN_LUT3_O_I0_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                   0.000    11.152
i_dffe_Q_EN_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    1.593    12.745
delay_dff_Q_9_D_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                                       0.000    12.745
delay_dff_Q_9_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                                        1.305    14.051
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                          0.000    14.051
data arrival time                                                                                              14.051

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                         0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -14.051
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.945


#Path 64
Startpoint: i_dffe_Q_29.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:a.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
i_dffe_Q_29.QCK[0] (Q_FRAG)                                         0.000     0.000
i_dffe_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                        1.701     1.701
a_LUT4_O.c_frag.TA1[0] (C_FRAG)                                     0.000     1.701
a_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      1.721     3.423
$iopadmap$decade.a.O_DAT[0] (BIDIR_CELL)                            0.000     3.423
$iopadmap$decade.a.O_PAD_$out[0] (BIDIR_CELL)                       9.809    13.232
out:a.outpad[0] (.output)                                           0.000    13.232
data arrival time                                                            13.232

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                           -13.232
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -13.232


#Path 65
Startpoint: i_dffe_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_26.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
i_dffe_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        0.000     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     7.678
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     7.678
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     8.674
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     8.674
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     9.669
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     9.669
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    10.665
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                    0.000    10.665
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.305    11.970
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O.t_frag.XAB[0] (T_FRAG)                                              0.000    11.970
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.305    13.275
i_dffe_Q_2.QD[0] (Q_FRAG)                                                                                   0.000    13.275
data arrival time                                                                                                    13.275

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_2.QCK[0] (Q_FRAG)                                                                                  0.000     0.000
clock uncertainty                                                                                           0.000     0.000
cell setup time                                                                                             0.105     0.105
data required time                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.105
data arrival time                                                                                                   -13.275
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -13.170


#Path 66
Startpoint: i_dffe_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_26.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
i_dffe_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        0.000     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     7.678
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     7.678
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     8.674
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     8.674
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     9.669
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     9.669
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    10.665
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                    0.000    10.665
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.305    11.970
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000    11.970
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    13.275
i_dffe_Q_1.QD[0] (Q_FRAG)                                                                                   0.000    13.275
data arrival time                                                                                                    13.275

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_1.QCK[0] (Q_FRAG)                                                                                  0.000     0.000
clock uncertainty                                                                                           0.000     0.000
cell setup time                                                                                             0.105     0.105
data required time                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.105
data arrival time                                                                                                   -13.275
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -13.170


#Path 67
Startpoint: i_dffe_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_26.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
i_dffe_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        0.000     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     7.678
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     7.678
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     8.674
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     8.674
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     9.669
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     9.669
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    10.665
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                    0.000    10.665
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.305    11.970
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              0.000    11.970
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    12.966
i_dffe_Q.QD[0] (Q_FRAG)                                                                                     0.000    12.966
data arrival time                                                                                                    12.966

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q.QCK[0] (Q_FRAG)                                                                                    0.000     0.000
clock uncertainty                                                                                           0.000     0.000
cell setup time                                                                                             0.105     0.105
data required time                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.105
data arrival time                                                                                                   -12.966
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -12.860


#Path 68
Startpoint: i_dffe_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_26.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
i_dffe_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        0.000     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     7.678
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     7.678
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     8.674
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     8.674
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     9.669
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     9.669
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    10.975
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2.t_frag.XAB[0] (T_FRAG)                                            0.000    10.975
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                                             1.305    12.280
i_dffe_Q_6.QD[0] (Q_FRAG)                                                                                   0.000    12.280
data arrival time                                                                                                    12.280

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_6.QCK[0] (Q_FRAG)                                                                                  0.000     0.000
clock uncertainty                                                                                           0.000     0.000
cell setup time                                                                                             0.105     0.105
data required time                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.105
data arrival time                                                                                                   -12.280
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -12.174


#Path 69
Startpoint: i_dffe_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_26.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
i_dffe_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        0.000     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     7.678
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     7.678
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     8.674
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     8.674
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     9.669
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     9.669
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_2_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    10.975
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                                            0.000    10.975
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                             1.305    12.280
i_dffe_Q_5.QD[0] (Q_FRAG)                                                                                   0.000    12.280
data arrival time                                                                                                    12.280

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_5.QCK[0] (Q_FRAG)                                                                                  0.000     0.000
clock uncertainty                                                                                           0.000     0.000
cell setup time                                                                                             0.105     0.105
data required time                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.105
data arrival time                                                                                                   -12.280
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -12.174


#Path 70
Startpoint: i_dffe_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_26.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
i_dffe_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        0.000     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     7.678
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     7.678
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     8.674
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     8.674
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     9.669
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     9.669
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    10.665
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                            0.000    10.665
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                             1.305    11.970
i_dffe_Q_3.QD[0] (Q_FRAG)                                                                                   0.000    11.970
data arrival time                                                                                                    11.970

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_3.QCK[0] (Q_FRAG)                                                                                  0.000     0.000
clock uncertainty                                                                                           0.000     0.000
cell setup time                                                                                             0.105     0.105
data required time                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.105
data arrival time                                                                                                   -11.970
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -11.865


#Path 71
Startpoint: i_dffe_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_26.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
i_dffe_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        0.000     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     7.678
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     7.678
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     8.674
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     8.674
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     9.669
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     9.669
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    10.665
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                                            0.000    10.665
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                             1.305    11.970
i_dffe_Q_4.QD[0] (Q_FRAG)                                                                                   0.000    11.970
data arrival time                                                                                                    11.970

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_4.QCK[0] (Q_FRAG)                                                                                  0.000     0.000
clock uncertainty                                                                                           0.000     0.000
cell setup time                                                                                             0.105     0.105
data required time                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.105
data arrival time                                                                                                   -11.970
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -11.865


#Path 72
Startpoint: i_dffe_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_26.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
i_dffe_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        0.000     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     7.678
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     7.678
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     8.674
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     8.674
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     9.979
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_3.t_frag.XAB[0] (T_FRAG)                                            0.000     9.979
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                             1.305    11.284
i_dffe_Q_8.QD[0] (Q_FRAG)                                                                                   0.000    11.284
data arrival time                                                                                                    11.284

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_8.QCK[0] (Q_FRAG)                                                                                  0.000     0.000
clock uncertainty                                                                                           0.000     0.000
cell setup time                                                                                             0.105     0.105
data required time                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.105
data arrival time                                                                                                   -11.284
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -11.179


#Path 73
Startpoint: i_dffe_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_26.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
i_dffe_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        0.000     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     7.678
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     7.678
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     8.674
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     8.674
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     9.979
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4.t_frag.XAB[0] (T_FRAG)                                            0.000     9.979
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_4.t_frag.XZ[0] (T_FRAG)                                             1.305    11.284
i_dffe_Q_9.QD[0] (Q_FRAG)                                                                                   0.000    11.284
data arrival time                                                                                                    11.284

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_9.QCK[0] (Q_FRAG)                                                                                  0.000     0.000
clock uncertainty                                                                                           0.000     0.000
cell setup time                                                                                             0.105     0.105
data required time                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.105
data arrival time                                                                                                   -11.284
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -11.179


#Path 74
Startpoint: i_dffe_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_26.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
i_dffe_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        0.000     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     7.678
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     7.678
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     8.674
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     8.674
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     9.669
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3.t_frag.XAB[0] (T_FRAG)                                            0.000     9.669
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                                             1.305    10.975
i_dffe_Q_7.QD[0] (Q_FRAG)                                                                                   0.000    10.975
data arrival time                                                                                                    10.975

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_7.QCK[0] (Q_FRAG)                                                                                  0.000     0.000
clock uncertainty                                                                                           0.000     0.000
cell setup time                                                                                             0.105     0.105
data required time                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.105
data arrival time                                                                                                   -10.975
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -10.869


#Path 75
Startpoint: i_dffe_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_26.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
i_dffe_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        0.000     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.988
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     7.988
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     9.293
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_5.t_frag.XAB[0] (T_FRAG)                                            0.000     9.293
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                             1.305    10.598
i_dffe_Q_13.QD[0] (Q_FRAG)                                                                                  0.000    10.598
data arrival time                                                                                                    10.598

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_13.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
clock uncertainty                                                                                           0.000     0.000
cell setup time                                                                                             0.105     0.105
data required time                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.105
data arrival time                                                                                                   -10.598
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -10.493


#Path 76
Startpoint: i_dffe_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_26.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
i_dffe_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        0.000     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.988
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     7.988
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     9.293
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7.t_frag.XAB[0] (T_FRAG)                                            0.000     9.293
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_7.t_frag.XZ[0] (T_FRAG)                                             1.305    10.598
i_dffe_Q_14.QD[0] (Q_FRAG)                                                                                  0.000    10.598
data arrival time                                                                                                    10.598

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_14.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
clock uncertainty                                                                                           0.000     0.000
cell setup time                                                                                             0.105     0.105
data required time                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.105
data arrival time                                                                                                   -10.598
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -10.493


#Path 77
Startpoint: i_dffe_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_26.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
i_dffe_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        0.000     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     7.678
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     7.678
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     8.983
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6.t_frag.XAB[0] (T_FRAG)                                            0.000     8.983
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_6.t_frag.XZ[0] (T_FRAG)                                             1.305    10.289
i_dffe_Q_11.QD[0] (Q_FRAG)                                                                                  0.000    10.289
data arrival time                                                                                                    10.289

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_11.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
clock uncertainty                                                                                           0.000     0.000
cell setup time                                                                                             0.105     0.105
data required time                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.105
data arrival time                                                                                                   -10.289
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -10.183


#Path 78
Startpoint: i_dffe_Q_10.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_30.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
i_dffe_Q_10.QCK[0] (Q_FRAG)                                                                               0.000     0.000
i_dffe_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701     1.701
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           0.000     4.713
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462     6.175
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.175
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.480
e_mux4x0_Q_D_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.480
e_mux4x0_Q_D_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.786
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_1.t_frag.XAB[0] (T_FRAG)                                                   0.000     8.786
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_1.t_frag.XZ[0] (T_FRAG)                                                    1.305    10.091
i_dffe_Q_30.QD[0] (Q_FRAG)                                                                                0.000    10.091
data arrival time                                                                                                  10.091

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
i_dffe_Q_30.QCK[0] (Q_FRAG)                                                                               0.000     0.000
clock uncertainty                                                                                         0.000     0.000
cell setup time                                                                                           0.105     0.105
data required time                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.105
data arrival time                                                                                                 -10.091
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -9.986


#Path 79
Startpoint: i_dffe_Q_10.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_28.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
i_dffe_Q_10.QCK[0] (Q_FRAG)                                                                               0.000     0.000
i_dffe_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701     1.701
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           0.000     4.713
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462     6.175
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.175
e_mux4x0_Q_D_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.480
e_mux4x0_Q_D_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.480
e_mux4x0_Q_D_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.786
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                     0.000     8.786
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.305    10.091
i_dffe_Q_28.QD[0] (Q_FRAG)                                                                                0.000    10.091
data arrival time                                                                                                  10.091

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
i_dffe_Q_28.QCK[0] (Q_FRAG)                                                                               0.000     0.000
clock uncertainty                                                                                         0.000     0.000
cell setup time                                                                                           0.105     0.105
data required time                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.105
data arrival time                                                                                                 -10.091
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -9.986


#Path 80
Startpoint: i_dffe_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_26.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
i_dffe_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        0.000     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     7.678
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     7.678
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     8.674
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5.t_frag.XAB[0] (T_FRAG)                                            0.000     8.674
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_5.t_frag.XZ[0] (T_FRAG)                                             1.305     9.979
i_dffe_Q_10.QD[0] (Q_FRAG)                                                                                  0.000     9.979
data arrival time                                                                                                     9.979

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_10.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
clock uncertainty                                                                                           0.000     0.000
cell setup time                                                                                             0.105     0.105
data required time                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.105
data arrival time                                                                                                    -9.979
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -9.873


#Path 81
Startpoint: i_dffe_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_26.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
i_dffe_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        0.000     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.988
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8.t_frag.XAB[0] (T_FRAG)                                            0.000     7.988
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_8.t_frag.XZ[0] (T_FRAG)                                             1.305     9.293
i_dffe_Q_15.QD[0] (Q_FRAG)                                                                                  0.000     9.293
data arrival time                                                                                                     9.293

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_15.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
clock uncertainty                                                                                           0.000     0.000
cell setup time                                                                                             0.105     0.105
data required time                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.105
data arrival time                                                                                                    -9.293
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -9.188


#Path 82
Startpoint: i_dffe_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_26.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
i_dffe_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        0.000     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     7.678
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4.t_frag.XAB[0] (T_FRAG)                                            0.000     7.678
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                             1.305     8.983
i_dffe_Q_12.QD[0] (Q_FRAG)                                                                                  0.000     8.983
data arrival time                                                                                                     8.983

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_12.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
clock uncertainty                                                                                           0.000     0.000
cell setup time                                                                                             0.105     0.105
data required time                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.105
data arrival time                                                                                                    -8.983
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -8.878


#Path 83
Startpoint: i_dffe_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_26.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
i_dffe_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        0.000     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     6.992
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6.t_frag.XAB[0] (T_FRAG)                                            0.000     6.992
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                             1.305     8.297
i_dffe_Q_17.QD[0] (Q_FRAG)                                                                                  0.000     8.297
data arrival time                                                                                                     8.297

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_17.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
clock uncertainty                                                                                           0.000     0.000
cell setup time                                                                                             0.105     0.105
data required time                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.105
data arrival time                                                                                                    -8.297
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -8.192


#Path 84
Startpoint: i_dffe_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_26.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
i_dffe_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        0.000     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     6.992
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_10.t_frag.XAB[0] (T_FRAG)                                           0.000     6.992
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_10.t_frag.XZ[0] (T_FRAG)                                            1.305     8.297
i_dffe_Q_18.QD[0] (Q_FRAG)                                                                                  0.000     8.297
data arrival time                                                                                                     8.297

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_18.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
clock uncertainty                                                                                           0.000     0.000
cell setup time                                                                                             0.105     0.105
data required time                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.105
data arrival time                                                                                                    -8.297
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -8.192


#Path 85
Startpoint: i_dffe_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_26.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
i_dffe_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        0.000     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9.t_frag.XAB[0] (T_FRAG)                                            0.000     6.682
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_9.t_frag.XZ[0] (T_FRAG)                                             1.305     7.988
i_dffe_Q_16.QD[0] (Q_FRAG)                                                                                  0.000     7.988
data arrival time                                                                                                     7.988

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_16.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
clock uncertainty                                                                                           0.000     0.000
cell setup time                                                                                             0.105     0.105
data required time                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.105
data arrival time                                                                                                    -7.988
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -7.882


#Path 86
Startpoint: i_dffe_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_26.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
i_dffe_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.716
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.716
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     6.021
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8.t_frag.XAB[0] (T_FRAG)                                            0.000     6.021
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                             1.305     7.326
i_dffe_Q_22.QD[0] (Q_FRAG)                                                                                  0.000     7.326
data arrival time                                                                                                     7.326

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_22.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
clock uncertainty                                                                                           0.000     0.000
cell setup time                                                                                             0.105     0.105
data required time                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.105
data arrival time                                                                                                    -7.326
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -7.221


#Path 87
Startpoint: i_dffe_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_26.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
i_dffe_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.716
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.716
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_8_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     6.021
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_13.t_frag.XAB[0] (T_FRAG)                                           0.000     6.021
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_13.t_frag.XZ[0] (T_FRAG)                                            1.305     7.326
i_dffe_Q_23.QD[0] (Q_FRAG)                                                                                  0.000     7.326
data arrival time                                                                                                     7.326

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_23.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
clock uncertainty                                                                                           0.000     0.000
cell setup time                                                                                             0.105     0.105
data required time                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.105
data arrival time                                                                                                    -7.326
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -7.221


#Path 88
Startpoint: i_dffe_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_26.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
i_dffe_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        0.000     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.996
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7.t_frag.XAB[0] (T_FRAG)                                            0.000     5.996
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                             1.305     7.302
i_dffe_Q_20.QD[0] (Q_FRAG)                                                                                  0.000     7.302
data arrival time                                                                                                     7.302

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_20.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
clock uncertainty                                                                                           0.000     0.000
cell setup time                                                                                             0.105     0.105
data required time                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.105
data arrival time                                                                                                    -7.302
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -7.196


#Path 89
Startpoint: i_dffe_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_26.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
i_dffe_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        0.000     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.996
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_12.t_frag.XAB[0] (T_FRAG)                                           0.000     5.996
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_12.t_frag.XZ[0] (T_FRAG)                                            1.305     7.302
i_dffe_Q_21.QD[0] (Q_FRAG)                                                                                  0.000     7.302
data arrival time                                                                                                     7.302

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_21.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
clock uncertainty                                                                                           0.000     0.000
cell setup time                                                                                             0.105     0.105
data required time                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.105
data arrival time                                                                                                    -7.302
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -7.196


#Path 90
Startpoint: i_dffe_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_26.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
i_dffe_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        0.000     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_7_I2_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     4.691
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11.t_frag.XAB[0] (T_FRAG)                                           0.000     5.687
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_11.t_frag.XZ[0] (T_FRAG)                                            1.305     6.992
i_dffe_Q_19.QD[0] (Q_FRAG)                                                                                  0.000     6.992
data arrival time                                                                                                     6.992

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_19.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
clock uncertainty                                                                                           0.000     0.000
cell setup time                                                                                             0.105     0.105
data required time                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.105
data arrival time                                                                                                    -6.992
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -6.887


#Path 91
Startpoint: i_dffe_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_26.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
i_dffe_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.254
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.716
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14.t_frag.XAB[0] (T_FRAG)                                           0.000     4.716
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_14.t_frag.XZ[0] (T_FRAG)                                            1.305     6.021
i_dffe_Q_24.QD[0] (Q_FRAG)                                                                                  0.000     6.021
data arrival time                                                                                                     6.021

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dffe_Q_24.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
clock uncertainty                                                                                           0.000     0.000
cell setup time                                                                                             0.105     0.105
data required time                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.105
data arrival time                                                                                                    -6.021
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -5.916


#Path 92
Startpoint: i_dffe_Q_31.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
i_dffe_Q_31.QCK[0] (Q_FRAG)                                                                       0.000     0.000
i_dffe_Q_31.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.593     3.295
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     3.295
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     4.600
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9.t_frag.XAB[0] (T_FRAG)                                  0.000     4.600
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                                   1.305     5.905
i_dffe_Q_25.QD[0] (Q_FRAG)                                                                        0.000     5.905
data arrival time                                                                                           5.905

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
i_dffe_Q_25.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                 0.000     0.000
cell setup time                                                                                   0.105     0.105
data required time                                                                                          0.105
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.105
data arrival time                                                                                          -5.905
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -5.800


#Path 93
Startpoint: i_dffe_Q_31.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
i_dffe_Q_31.QCK[0] (Q_FRAG)                                                                       0.000     0.000
i_dffe_Q_31.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.593     3.295
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     3.295
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_9_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     4.600
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_15.t_frag.XAB[0] (T_FRAG)                                 0.000     4.600
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_15.t_frag.XZ[0] (T_FRAG)                                  1.305     5.905
i_dffe_Q_26.QD[0] (Q_FRAG)                                                                        0.000     5.905
data arrival time                                                                                           5.905

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
i_dffe_Q_26.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                 0.000     0.000
cell setup time                                                                                   0.105     0.105
data required time                                                                                          0.105
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.105
data arrival time                                                                                          -5.905
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -5.800


#Path 94
Startpoint: i_dffe_Q_31.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_27.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
i_dffe_Q_31.QCK[0] (Q_FRAG)                                                                       0.000     0.000
i_dffe_Q_31.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.593     3.295
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16.t_frag.XAB[0] (T_FRAG)                                 0.000     3.295
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT2_O_16.t_frag.XZ[0] (T_FRAG)                                  1.305     4.600
i_dffe_Q_27.QD[0] (Q_FRAG)                                                                        0.000     4.600
data arrival time                                                                                           4.600

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
i_dffe_Q_27.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                 0.000     0.000
cell setup time                                                                                   0.105     0.105
data required time                                                                                          0.105
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.105
data arrival time                                                                                          -4.600
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -4.494


#Path 95
Startpoint: i_dffe_Q_29.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_29.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                0.000     0.000
i_dffe_Q_29.QCK[0] (Q_FRAG)                                                             0.000     0.000
i_dffe_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_10.t_frag.XA2[0] (T_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                        1.605     3.307
i_dffe_Q_29.QD[0] (Q_FRAG)                                                              0.000     3.307
data arrival time                                                                                 3.307

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                0.000     0.000
i_dffe_Q_29.QCK[0] (Q_FRAG)                                                             0.000     0.000
clock uncertainty                                                                       0.000     0.000
cell setup time                                                                         0.105     0.105
data required time                                                                                0.105
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.105
data arrival time                                                                                -3.307
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.202


#Path 96
Startpoint: i_dffe_Q_31.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dffe_Q_31.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
i_dffe_Q_31.QCK[0] (Q_FRAG)                                                         0.000     0.000
i_dffe_Q_31.QZ[0] (Q_FRAG) [clock-to-output]                                        1.701     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT1_O.f_frag.FS[0] (F_FRAG)                       0.000     1.701
e_mux4x0_Q_D_LUT3_I0_O_LUT3_I2_O_LUT1_O.f_frag.FZ[0] (F_FRAG)                       0.612     2.313
i_dffe_Q_31.QD[0] (Q_FRAG)                                                          0.000     2.313
data arrival time                                                                             2.313

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
i_dffe_Q_31.QCK[0] (Q_FRAG)                                                         0.000     0.000
clock uncertainty                                                                   0.000     0.000
cell setup time                                                                     0.105     0.105
data required time                                                                            0.105
---------------------------------------------------------------------------------------------------
data required time                                                                            0.105
data arrival time                                                                            -2.313
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -2.208


#End of timing report
