

================================================================
== Vivado HLS Report for 'StreamingFCLayer_Batch_5'
================================================================
* Date:           Mon Mar  1 07:34:35 2021

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        project_StreamingFCLayer_Batch_5
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.042 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   147463|   147463| 1.475 ms | 1.475 ms |  147463|  147463|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                |                      |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +--------------------------------+----------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_Matrix_Vector_Activa_fu_56  |Matrix_Vector_Activa  |   147460|   147460| 1.475 ms | 1.475 ms |  147460|  147460|   none  |
        +--------------------------------+----------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       14|      0|    9453|   3588|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     45|    -|
|Register         |        -|      -|       5|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       14|      0|    9458|   3635|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        5|      0|       8|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |            Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |grp_Matrix_Vector_Activa_fu_56  |Matrix_Vector_Activa  |       14|      0|  9453|  3588|    0|
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |Total                           |                      |       14|      0|  9453|  3588|    0|
    +--------------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |                 Variable Name                 | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |grp_Matrix_Vector_Activa_fu_56_out_V_V_TREADY  |    and   |      0|  0|   2|           1|           1|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                          |          |      0|  0|   2|           1|           1|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  27|          5|    1|          5|
    |in0_V_V_TREADY_int      |   9|          2|    1|          2|
    |weights_V_V_TREADY_int  |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  45|          9|    3|          9|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+---+----+-----+-----------+
    |                     Name                    | FF| LUT| Bits| Const Bits|
    +---------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                    |  4|   0|    4|          0|
    |grp_Matrix_Vector_Activa_fu_56_ap_start_reg  |  1|   0|    1|          0|
    +---------------------------------------------+---+----+-----+-----------+
    |Total                                        |  5|   0|    5|          0|
    +---------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+--------------+--------------------------+--------------+
|      RTL Ports     | Dir | Bits|   Protocol   |       Source Object      |    C Type    |
+--------------------+-----+-----+--------------+--------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_none | StreamingFCLayer_Batch_5 | return value |
|ap_rst_n            |  in |    1| ap_ctrl_none | StreamingFCLayer_Batch_5 | return value |
|in0_V_V_TDATA       |  in |   16|     axis     |          in0_V_V         |    pointer   |
|in0_V_V_TVALID      |  in |    1|     axis     |          in0_V_V         |    pointer   |
|in0_V_V_TREADY      | out |    1|     axis     |          in0_V_V         |    pointer   |
|weights_V_V_TDATA   |  in |   16|     axis     |        weights_V_V       |    pointer   |
|weights_V_V_TVALID  |  in |    1|     axis     |        weights_V_V       |    pointer   |
|weights_V_V_TREADY  | out |    1|     axis     |        weights_V_V       |    pointer   |
|out_V_V_TDATA       | out |    8|     axis     |          out_V_V         |    pointer   |
|out_V_V_TVALID      | out |    1|     axis     |          out_V_V         |    pointer   |
|out_V_V_TREADY      |  in |    1|     axis     |          out_V_V         |    pointer   |
+--------------------+-----+-----+--------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 5 [2/2] (1.76ns)   --->   "call fastcc void @Matrix_Vector_Activa(i16* %in0_V_V, i8* %out_V_V, i16* %weights_V_V)" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_5_ou4xx96e/top_StreamingFCLayer_Batch_5.cpp:40]   --->   Operation 5 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.39>
ST_3 : Operation 6 [1/2] (7.39ns)   --->   "call fastcc void @Matrix_Vector_Activa(i16* %in0_V_V, i8* %out_V_V, i16* %weights_V_V)" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_5_ou4xx96e/top_StreamingFCLayer_Batch_5.cpp:40]   --->   Operation 6 'call' <Predicate = true> <Delay = 7.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in0_V_V), !map !117"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %weights_V_V), !map !121"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_V_V), !map !125"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([25 x i8]* @StreamingFCLayer_Bat) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in0_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_5_ou4xx96e/top_StreamingFCLayer_Batch_5.cpp:31]   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_5_ou4xx96e/top_StreamingFCLayer_Batch_5.cpp:32]   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_5_ou4xx96e/top_StreamingFCLayer_Batch_5.cpp:35]   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weights_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_5_ou4xx96e/top_StreamingFCLayer_Batch_5.cpp:36]   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "ret void" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_5_ou4xx96e/top_StreamingFCLayer_Batch_5.cpp:42]   --->   Operation 15 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ weights_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ threshs_m_thresholds_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln40          (call         ) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
spectopmodule_ln0  (spectopmodule) [ 00000]
specinterface_ln31 (specinterface) [ 00000]
specinterface_ln32 (specinterface) [ 00000]
specinterface_ln35 (specinterface) [ 00000]
specinterface_ln36 (specinterface) [ 00000]
ret_ln42           (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in0_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="threshs_m_thresholds_13">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="threshs_m_thresholds_12">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="threshs_m_thresholds_7">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="threshs_m_thresholds_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="threshs_m_thresholds_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="threshs_m_thresholds_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="threshs_m_thresholds_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="threshs_m_thresholds_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="threshs_m_thresholds_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="threshs_m_thresholds">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="threshs_m_thresholds_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="threshs_m_thresholds_10">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="threshs_m_thresholds_9">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="threshs_m_thresholds_8">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Matrix_Vector_Activa"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamingFCLayer_Bat"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="grp_Matrix_Vector_Activa_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="0" index="2" bw="8" slack="0"/>
<pin id="60" dir="0" index="3" bw="16" slack="0"/>
<pin id="61" dir="0" index="4" bw="18" slack="0"/>
<pin id="62" dir="0" index="5" bw="18" slack="0"/>
<pin id="63" dir="0" index="6" bw="18" slack="0"/>
<pin id="64" dir="0" index="7" bw="18" slack="0"/>
<pin id="65" dir="0" index="8" bw="18" slack="0"/>
<pin id="66" dir="0" index="9" bw="18" slack="0"/>
<pin id="67" dir="0" index="10" bw="18" slack="0"/>
<pin id="68" dir="0" index="11" bw="18" slack="0"/>
<pin id="69" dir="0" index="12" bw="18" slack="0"/>
<pin id="70" dir="0" index="13" bw="18" slack="0"/>
<pin id="71" dir="0" index="14" bw="18" slack="0"/>
<pin id="72" dir="0" index="15" bw="18" slack="0"/>
<pin id="73" dir="0" index="16" bw="18" slack="0"/>
<pin id="74" dir="0" index="17" bw="18" slack="0"/>
<pin id="75" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln40/2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="34" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="56" pin=3"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="56" pin=4"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="56" pin=5"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="56" pin=6"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="56" pin=7"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="56" pin=8"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="56" pin=9"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="56" pin=10"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="56" pin=11"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="56" pin=12"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="56" pin=13"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="56" pin=14"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="56" pin=15"/></net>

<net id="92"><net_src comp="30" pin="0"/><net_sink comp="56" pin=16"/></net>

<net id="93"><net_src comp="32" pin="0"/><net_sink comp="56" pin=17"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {2 3 }
 - Input state : 
	Port: StreamingFCLayer_Batch_5 : in0_V_V | {2 3 }
	Port: StreamingFCLayer_Batch_5 : weights_V_V | {2 3 }
	Port: StreamingFCLayer_Batch_5 : threshs_m_thresholds_13 | {2 3 }
	Port: StreamingFCLayer_Batch_5 : threshs_m_thresholds_12 | {2 3 }
	Port: StreamingFCLayer_Batch_5 : threshs_m_thresholds_7 | {2 3 }
	Port: StreamingFCLayer_Batch_5 : threshs_m_thresholds_6 | {2 3 }
	Port: StreamingFCLayer_Batch_5 : threshs_m_thresholds_5 | {2 3 }
	Port: StreamingFCLayer_Batch_5 : threshs_m_thresholds_4 | {2 3 }
	Port: StreamingFCLayer_Batch_5 : threshs_m_thresholds_3 | {2 3 }
	Port: StreamingFCLayer_Batch_5 : threshs_m_thresholds_2 | {2 3 }
	Port: StreamingFCLayer_Batch_5 : threshs_m_thresholds_1 | {2 3 }
	Port: StreamingFCLayer_Batch_5 : threshs_m_thresholds | {2 3 }
	Port: StreamingFCLayer_Batch_5 : threshs_m_thresholds_11 | {2 3 }
	Port: StreamingFCLayer_Batch_5 : threshs_m_thresholds_10 | {2 3 }
	Port: StreamingFCLayer_Batch_5 : threshs_m_thresholds_9 | {2 3 }
	Port: StreamingFCLayer_Batch_5 : threshs_m_thresholds_8 | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_Matrix_Vector_Activa_fu_56 |    0    |  24.766 |   9555  |   3550  |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    0    |  24.766 |   9555  |   3550  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
+-----------------------+--------+--------+--------+
|                       |  BRAM  |   FF   |   LUT  |
+-----------------------+--------+--------+--------+
|  threshs_m_thresholds |    1   |    0   |    0   |
| threshs_m_thresholds_1|    1   |    0   |    0   |
|threshs_m_thresholds_10|    1   |    0   |    0   |
|threshs_m_thresholds_11|    1   |    0   |    0   |
|threshs_m_thresholds_12|    1   |    0   |    0   |
|threshs_m_thresholds_13|    1   |    0   |    0   |
| threshs_m_thresholds_2|    1   |    0   |    0   |
| threshs_m_thresholds_3|    1   |    0   |    0   |
| threshs_m_thresholds_4|    1   |    0   |    0   |
| threshs_m_thresholds_5|    1   |    0   |    0   |
| threshs_m_thresholds_6|    1   |    0   |    0   |
| threshs_m_thresholds_7|    1   |    0   |    0   |
| threshs_m_thresholds_8|    1   |    0   |    0   |
| threshs_m_thresholds_9|    1   |    0   |    0   |
+-----------------------+--------+--------+--------+
|         Total         |   14   |    0   |    0   |
+-----------------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |   24   |  9555  |  3550  |
|   Memory  |   14   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   14   |    0   |   24   |  9555  |  3550  |
+-----------+--------+--------+--------+--------+--------+
