<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="LogicAnalyzer.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Dflipflop.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Dflipflop.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Dflipflop.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Dflipflop.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="LogicAnalyzerController.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="LogicAnalyzerController.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="LogicAnalyzerController.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LogicAnalyzerController.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="LogicAnalyzerController.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="LogicAnalyzerController.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="LogicAnalyzerController.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="LogicAnalyzerController.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="LogicAnalyzerController.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="LogicAnalyzerController.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LogicAnalyzerController.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="LogicAnalyzerController.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="LogicAnalyzerController.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="LogicAnalyzerController.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="LogicAnalyzerController.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="LogicAnalyzerController.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="LogicAnalyzerController.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="LogicAnalyzerController.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="LogicAnalyzerController.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="LogicAnalyzerController.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LogicAnalyzerController_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="LogicAnalyzerController_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="LogicAnalyzerController_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LogicAnalyzerController_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LogicAnalyzerController_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LogicAnalyzerController_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="LogicAnalyzerController_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LogicAnalyzerController_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LogicAnalyzerController_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="LogicAnalyzerController_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="LogicAnalyzerController_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LogicAnalyzerController_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LogicAnalyzerController_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="LogicAnalyzerController_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="LogicAnalyzerController_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LogicAnalyzerController_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="TriggerCircuit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TriggerCircuit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TriggerCircuit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TriggerCircuit.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TriggerCircuit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="TriggerCircuit.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TriggerCircuit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="TriggerCircuit.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="TriggerCircuit.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TriggerCircuit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TriggerCircuit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TriggerCircuit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="TriggerCircuit.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="TriggerCircuit.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="TriggerCircuit.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="TriggerCircuit.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TriggerCircuit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TriggerCircuit_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="TriggerCircuit_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TriggerCircuit_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TriggerCircuit_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TriggerCircuit_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="TriggerCircuit_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="TriggerCircuit_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="TriggerCircuit_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TriggerCircuit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TriggerCircuit_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TriggerCircuit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="addressCounter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="addressCounter.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="addressCounter.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="addressCounter.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clockSource.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="clockSource.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="clockSource.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="clockSource.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="controllerTB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="controllerTB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="controllerTB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="controllerTB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="logicanalyzercontroller.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="logicanalyzercontroller.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="logicanalyzercontroller.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register8bit.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="register8bit.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="register8bit.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="register8bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="register8bit.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="register8bit.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="triggerCircuitTb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="triggerCircuitTb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1650298143" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1650298143">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652593313" xil_pn:in_ck="7563150975224444457" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1652593312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dflipflop.vhd"/>
      <outfile xil_pn:name="LogicAnalyzerController.vhd"/>
      <outfile xil_pn:name="TriggerCircuit.vhd"/>
      <outfile xil_pn:name="addressCounter.vhd"/>
      <outfile xil_pn:name="clockSource.vhd"/>
      <outfile xil_pn:name="controllerTB.vhd"/>
      <outfile xil_pn:name="register8bit.vhd"/>
      <outfile xil_pn:name="triggerCircuitTb.vhd"/>
      <outfile xil_pn:name="triggerTflipflop.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1668750920" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1867379097754553328" xil_pn:start_ts="1668750920">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1668750920" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2795108464150282350" xil_pn:start_ts="1668750920">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1650364125" xil_pn:in_ck="8752429712665703172" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4995652237958965481" xil_pn:start_ts="1650364125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/internalRAM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/internalRAM.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1652593313" xil_pn:in_ck="7563150975224444457" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1652593313">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dflipflop.vhd"/>
      <outfile xil_pn:name="LogicAnalyzerController.vhd"/>
      <outfile xil_pn:name="TriggerCircuit.vhd"/>
      <outfile xil_pn:name="addressCounter.vhd"/>
      <outfile xil_pn:name="clockSource.vhd"/>
      <outfile xil_pn:name="controllerTB.vhd"/>
      <outfile xil_pn:name="register8bit.vhd"/>
      <outfile xil_pn:name="triggerCircuitTb.vhd"/>
      <outfile xil_pn:name="triggerTflipflop.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1668750927" xil_pn:in_ck="638715245874010181" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8318460493634670144" xil_pn:start_ts="1668750920">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="controllerTB_beh.prj"/>
      <outfile xil_pn:name="controllerTB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1668750928" xil_pn:in_ck="2696842589420937084" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-184292946442022131" xil_pn:start_ts="1668750927">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="controllerTB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1650297695" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1650297695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1650363380" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5309302705163340807" xil_pn:start_ts="1650363380">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1650363380" xil_pn:in_ck="8752429712665703172" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4995652237958965481" xil_pn:start_ts="1650363380">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/internalRAM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/internalRAM.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1650297695" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1650297695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1650363380" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2980330765121146171" xil_pn:start_ts="1650363380">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1650297695" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1650297695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1650363380" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6554793517807614195" xil_pn:start_ts="1650363380">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1651938558" xil_pn:in_ck="-7865759141044818642" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4919467939193222782" xil_pn:start_ts="1651938547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LogicAnalyzerController.lso"/>
      <outfile xil_pn:name="LogicAnalyzerController.ngc"/>
      <outfile xil_pn:name="LogicAnalyzerController.ngr"/>
      <outfile xil_pn:name="LogicAnalyzerController.prj"/>
      <outfile xil_pn:name="LogicAnalyzerController.stx"/>
      <outfile xil_pn:name="LogicAnalyzerController.syr"/>
      <outfile xil_pn:name="LogicAnalyzerController.xst"/>
      <outfile xil_pn:name="LogicAnalyzerController_xst.xrpt"/>
      <outfile xil_pn:name="TriggerCircuit.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1651893269" xil_pn:in_ck="-4831593407313779247" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2068443505349017872" xil_pn:start_ts="1651893269">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1651938563" xil_pn:in_ck="6028174573687041838" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2703978865094509324" xil_pn:start_ts="1651938558">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LogicAnalyzerController.bld"/>
      <outfile xil_pn:name="LogicAnalyzerController.ngd"/>
      <outfile xil_pn:name="LogicAnalyzerController_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1651938572" xil_pn:in_ck="4517986008275428606" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1651938563">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LogicAnalyzerController.pcf"/>
      <outfile xil_pn:name="LogicAnalyzerController_map.map"/>
      <outfile xil_pn:name="LogicAnalyzerController_map.mrp"/>
      <outfile xil_pn:name="LogicAnalyzerController_map.ncd"/>
      <outfile xil_pn:name="LogicAnalyzerController_map.ngm"/>
      <outfile xil_pn:name="LogicAnalyzerController_map.xrpt"/>
      <outfile xil_pn:name="LogicAnalyzerController_summary.xml"/>
      <outfile xil_pn:name="LogicAnalyzerController_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1651938584" xil_pn:in_ck="-2535541507208795792" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1651938572">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LogicAnalyzerController.ncd"/>
      <outfile xil_pn:name="LogicAnalyzerController.pad"/>
      <outfile xil_pn:name="LogicAnalyzerController.par"/>
      <outfile xil_pn:name="LogicAnalyzerController.ptwx"/>
      <outfile xil_pn:name="LogicAnalyzerController.unroutes"/>
      <outfile xil_pn:name="LogicAnalyzerController.xpi"/>
      <outfile xil_pn:name="LogicAnalyzerController_pad.csv"/>
      <outfile xil_pn:name="LogicAnalyzerController_pad.txt"/>
      <outfile xil_pn:name="LogicAnalyzerController_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1651938601" xil_pn:in_ck="4156215328537463397" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1651938591">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LogicAnalyzerController.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="logicanalyzercontroller.bgn"/>
      <outfile xil_pn:name="logicanalyzercontroller.bit"/>
      <outfile xil_pn:name="logicanalyzercontroller.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1651934294" xil_pn:in_ck="1988483098277765765" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="2682241697568822907" xil_pn:start_ts="1651934293">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1651632576" xil_pn:in_ck="1988483098277765765" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1651632573">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1651938584" xil_pn:in_ck="-1165325673995469578" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1651938579">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LogicAnalyzerController.twr"/>
      <outfile xil_pn:name="LogicAnalyzerController.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
