vendor_name = ModelSim
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/nios_II.qip
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/nios_II.v
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/altera_reset_controller.v
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_irq_mapper.sv
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_mm_interconnect_0.v
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_mm_interconnect_0_rsp_mux.sv
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_mm_interconnect_0_rsp_demux_001.sv
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_mm_interconnect_0_rsp_demux.sv
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_mm_interconnect_0_cmd_mux_001.sv
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_mm_interconnect_0_cmd_mux.sv
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_mm_interconnect_0_cmd_demux.sv
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/altera_merlin_reorder_memory.sv
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_mm_interconnect_0_router_003.sv
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_mm_interconnect_0_router_002.sv
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_mm_interconnect_0_router_001.sv
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_mm_interconnect_0_router.sv
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_onchip_memory2_0.hex
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_onchip_memory2_0.v
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_nios2_gen2_0.v
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_nios2_gen2_0_cpu.sdc
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_nios2_gen2_0_cpu_mult_cell.v
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_nios2_gen2_0_cpu_debug_slave_sysclk.v
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_nios2_gen2_0_cpu.v
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_nios2_gen2_0_cpu.ocp
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_nios2_gen2_0_cpu_dc_tag_ram.mif
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_nios2_gen2_0_cpu_rf_ram_b.mif
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_nios2_gen2_0_cpu_debug_slave_tck.v
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_nios2_gen2_0_cpu_ociram_default_contents.mif
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_nios2_gen2_0_cpu_test_bench.v
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_nios2_gen2_0_cpu_bht_ram.mif
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_nios2_gen2_0_cpu_rf_ram_a.mif
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_nios2_gen2_0_cpu_debug_slave_wrapper.v
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_nios2_gen2_0_cpu_ic_tag_ram.mif
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/nios_II/synthesis/submodules/nios_II_jtag_uart_0.v
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/output_files/blinky_jtag_ram.cdf
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/output_files/blinky.cdf
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/assignment_defaults.qdf
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/blinky.qpf
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/blinky.qsf
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/blinky.v
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/pll.qip
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/pll.v
source_file = 1, /home/hub/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, /home/hub/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, /home/hub/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, /home/hub/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, /home/hub/intelFPGA_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, /home/hub/intelFPGA_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/db/pll_altpll.v
design_name = blinky
instance = comp, \led[0]~output , led[0]~output, blinky, 1
instance = comp, \led[1]~output , led[1]~output, blinky, 1
instance = comp, \led[2]~output , led[2]~output, blinky, 1
instance = comp, \led[3]~output , led[3]~output, blinky, 1
instance = comp, \led[4]~output , led[4]~output, blinky, 1
instance = comp, \led[5]~output , led[5]~output, blinky, 1
instance = comp, \led[6]~output , led[6]~output, blinky, 1
instance = comp, \led[7]~output , led[7]~output, blinky, 1
instance = comp, \pwm_led~output , pwm_led~output, blinky, 1
instance = comp, \lvds~output , lvds~output, blinky, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, blinky, 1
instance = comp, \~ALTERA_nCEO~~obuf , ~ALTERA_nCEO~~obuf, blinky, 1
instance = comp, \clk_50mhz~input , clk_50mhz~input, blinky, 1
instance = comp, \clk_50mhz~inputclkctrl , clk_50mhz~inputclkctrl, blinky, 1
instance = comp, \div[0]~57 , div[0]~57, blinky, 1
instance = comp, \div[0] , div[0], blinky, 1
instance = comp, \div[1]~19 , div[1]~19, blinky, 1
instance = comp, \div[1] , div[1], blinky, 1
instance = comp, \div[2]~21 , div[2]~21, blinky, 1
instance = comp, \div[2] , div[2], blinky, 1
instance = comp, \div[3]~23 , div[3]~23, blinky, 1
instance = comp, \div[3] , div[3], blinky, 1
instance = comp, \div[4]~25 , div[4]~25, blinky, 1
instance = comp, \div[4] , div[4], blinky, 1
instance = comp, \div[5]~27 , div[5]~27, blinky, 1
instance = comp, \div[5] , div[5], blinky, 1
instance = comp, \div[6]~29 , div[6]~29, blinky, 1
instance = comp, \div[6] , div[6], blinky, 1
instance = comp, \div[7]~31 , div[7]~31, blinky, 1
instance = comp, \div[7] , div[7], blinky, 1
instance = comp, \div[8]~33 , div[8]~33, blinky, 1
instance = comp, \div[8] , div[8], blinky, 1
instance = comp, \div[9]~35 , div[9]~35, blinky, 1
instance = comp, \div[9] , div[9], blinky, 1
instance = comp, \div[10]~37 , div[10]~37, blinky, 1
instance = comp, \div[10] , div[10], blinky, 1
instance = comp, \div[11]~39 , div[11]~39, blinky, 1
instance = comp, \div[11] , div[11], blinky, 1
instance = comp, \div[12]~41 , div[12]~41, blinky, 1
instance = comp, \div[12] , div[12], blinky, 1
instance = comp, \div[13]~43 , div[13]~43, blinky, 1
instance = comp, \div[13] , div[13], blinky, 1
instance = comp, \div[14]~45 , div[14]~45, blinky, 1
instance = comp, \div[14] , div[14], blinky, 1
instance = comp, \div[15]~47 , div[15]~47, blinky, 1
instance = comp, \div[15] , div[15], blinky, 1
instance = comp, \div[16]~49 , div[16]~49, blinky, 1
instance = comp, \div[16] , div[16], blinky, 1
instance = comp, \div[17]~51 , div[17]~51, blinky, 1
instance = comp, \div[17] , div[17], blinky, 1
instance = comp, \div[18]~53 , div[18]~53, blinky, 1
instance = comp, \div[18] , div[18], blinky, 1
instance = comp, \div[19]~55 , div[19]~55, blinky, 1
instance = comp, \div[19]~feeder , div[19]~feeder, blinky, 1
instance = comp, \div[19] , div[19], blinky, 1
instance = comp, \div[19]~clkctrl , div[19]~clkctrl, blinky, 1
instance = comp, \count[0]~8 , count[0]~8, blinky, 1
instance = comp, \button~input , button~input, blinky, 1
instance = comp, \hold~1 , hold~1, blinky, 1
instance = comp, \hold[0] , hold[0], blinky, 1
instance = comp, \hold~2 , hold~2, blinky, 1
instance = comp, \hold[2] , hold[2], blinky, 1
instance = comp, \hold~0 , hold~0, blinky, 1
instance = comp, \hold[1] , hold[1], blinky, 1
instance = comp, \count[0]~10 , count[0]~10, blinky, 1
instance = comp, \count[0] , count[0], blinky, 1
instance = comp, \Equal0~0 , Equal0~0, blinky, 1
instance = comp, \led~0 , led~0, blinky, 1
instance = comp, \count[1]~11 , count[1]~11, blinky, 1
instance = comp, \count[1] , count[1], blinky, 1
instance = comp, \led~1 , led~1, blinky, 1
instance = comp, \count[2]~13 , count[2]~13, blinky, 1
instance = comp, \count[2] , count[2], blinky, 1
instance = comp, \led~2 , led~2, blinky, 1
instance = comp, \count[3]~15 , count[3]~15, blinky, 1
instance = comp, \count[3] , count[3], blinky, 1
instance = comp, \led~3 , led~3, blinky, 1
instance = comp, \count[4]~17 , count[4]~17, blinky, 1
instance = comp, \count[4] , count[4], blinky, 1
instance = comp, \led~4 , led~4, blinky, 1
instance = comp, \count[5]~19 , count[5]~19, blinky, 1
instance = comp, \count[5] , count[5], blinky, 1
instance = comp, \led~5 , led~5, blinky, 1
instance = comp, \count[6]~21 , count[6]~21, blinky, 1
instance = comp, \count[6] , count[6], blinky, 1
instance = comp, \led~6 , led~6, blinky, 1
instance = comp, \count[7]~23 , count[7]~23, blinky, 1
instance = comp, \count[7] , count[7], blinky, 1
instance = comp, \led~7 , led~7, blinky, 1
instance = comp, \myPLL|altpll_component|auto_generated|pll1 , myPLL|altpll_component|auto_generated|pll1, blinky, 1
instance = comp, \myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, blinky, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, blinky, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, blinky, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, blinky, 1
