|MCU_8051
pin_name1 <= mcu_core:inst.txd
nRst => mcu_core:inst.rstb
clk_50Mhz => inst3.DATAIN
RXD => mcu_core:inst.rxd


|MCU_8051|mcu_core:inst
rstb => m8051wrap:U0.MRST
mclk => m8051wrap:U0.MCLK
mclk => R0M8192x8:prg_ram.clock
mclk => RAM256x8:sfr_ram.clock
nint0 => m8051wrap:U0.NINT0
nint1 => m8051wrap:U0.NINT1
txd <= m8051wrap:U0.TXD
rxd => m8051wrap:U0.RXD
t0 => m8051wrap:U0.T0
t1 => m8051wrap:U0.T1
mwrn <= m8051wrap:U0.EDM_NWR
mrdn <= m8051wrap:U0.EDM_NRD
ma[0] <= m8051wrap:U0.EDM_A[0]
ma[1] <= m8051wrap:U0.EDM_A[1]
ma[2] <= m8051wrap:U0.EDM_A[2]
ma[3] <= m8051wrap:U0.EDM_A[3]
ma[4] <= m8051wrap:U0.EDM_A[4]
ma[5] <= m8051wrap:U0.EDM_A[5]
ma[6] <= m8051wrap:U0.EDM_A[6]
ma[7] <= m8051wrap:U0.EDM_A[7]
mdi[0] <= m8051wrap:U0.EDM_DI[0]
mdi[1] <= m8051wrap:U0.EDM_DI[1]
mdi[2] <= m8051wrap:U0.EDM_DI[2]
mdi[3] <= m8051wrap:U0.EDM_DI[3]
mdi[4] <= m8051wrap:U0.EDM_DI[4]
mdi[5] <= m8051wrap:U0.EDM_DI[5]
mdi[6] <= m8051wrap:U0.EDM_DI[6]
mdi[7] <= m8051wrap:U0.EDM_DI[7]
mdo[0] => m8051wrap:U0.EDM_DO[0]
mdo[1] => m8051wrap:U0.EDM_DO[1]
mdo[2] => m8051wrap:U0.EDM_DO[2]
mdo[3] => m8051wrap:U0.EDM_DO[3]
mdo[4] => m8051wrap:U0.EDM_DO[4]
mdo[5] => m8051wrap:U0.EDM_DO[5]
mdo[6] => m8051wrap:U0.EDM_DO[6]
mdo[7] => m8051wrap:U0.EDM_DO[7]


|MCU_8051|mcu_core:inst|m8051wrap:U0
MRST => m8051:U0.RST
MRST => EDM_A[0]~reg0.ACLR
MRST => EDM_A[1]~reg0.ACLR
MRST => EDM_A[2]~reg0.ACLR
MRST => EDM_A[3]~reg0.ACLR
MRST => EDM_A[4]~reg0.ACLR
MRST => EDM_A[5]~reg0.ACLR
MRST => EDM_A[6]~reg0.ACLR
MRST => EDM_A[7]~reg0.ACLR
MRST => EDM_A[8]~reg0.ACLR
MRST => EDM_A[9]~reg0.ACLR
MRST => EDM_A[10]~reg0.ACLR
MRST => EDM_A[11]~reg0.ACLR
MRST => EDM_A[12]~reg0.ACLR
MRST => EDM_A[13]~reg0.ACLR
MRST => EDM_A[14]~reg0.ACLR
MRST => EDM_A[15]~reg0.ACLR
MCLK => m8051:U0.NX1
MCLK => EDM_A[0]~reg0.CLK
MCLK => EDM_A[1]~reg0.CLK
MCLK => EDM_A[2]~reg0.CLK
MCLK => EDM_A[3]~reg0.CLK
MCLK => EDM_A[4]~reg0.CLK
MCLK => EDM_A[5]~reg0.CLK
MCLK => EDM_A[6]~reg0.CLK
MCLK => EDM_A[7]~reg0.CLK
MCLK => EDM_A[8]~reg0.CLK
MCLK => EDM_A[9]~reg0.CLK
MCLK => EDM_A[10]~reg0.CLK
MCLK => EDM_A[11]~reg0.CLK
MCLK => EDM_A[12]~reg0.CLK
MCLK => EDM_A[13]~reg0.CLK
MCLK => EDM_A[14]~reg0.CLK
MCLK => EDM_A[15]~reg0.CLK
MCLK => NX2.IN1
NINT0 => m8051:U0.DI[2]
NINT1 => m8051:U0.DI[3]
TXD <= m8051:U0.OD[1]
RXD => m8051:U0.DI[0]
T0 => m8051:U0.DI[4]
T1 => m8051:U0.DI[5]
IPM_NMOE <= m8051:U0.NMOE
IPM_A[0] <= m8051:U0.M[0]
IPM_A[1] <= m8051:U0.M[1]
IPM_A[2] <= m8051:U0.M[2]
IPM_A[3] <= m8051:U0.M[3]
IPM_A[4] <= m8051:U0.M[4]
IPM_A[5] <= m8051:U0.M[5]
IPM_A[6] <= m8051:U0.M[6]
IPM_A[7] <= m8051:U0.M[7]
IPM_A[8] <= m8051:U0.M[8]
IPM_A[9] <= m8051:U0.M[9]
IPM_A[10] <= m8051:U0.M[10]
IPM_A[11] <= m8051:U0.M[11]
IPM_A[12] <= m8051:U0.M[12]
IPM_A[13] <= m8051:U0.M[13]
IPM_A[14] <= m8051:U0.M[14]
IPM_A[15] <= m8051:U0.M[15]
IPM_DO[0] => m8051:U0.MD[0]
IPM_DO[1] => m8051:U0.MD[1]
IPM_DO[2] => m8051:U0.MD[2]
IPM_DO[3] => m8051:U0.MD[3]
IPM_DO[4] => m8051:U0.MD[4]
IPM_DO[5] => m8051:U0.MD[5]
IPM_DO[6] => m8051:U0.MD[6]
IPM_DO[7] => m8051:U0.MD[7]
IDM_NFOE <= m8051:U0.NFOE
IDM_NFWE <= m8051:U0.NFWE
IDM_A[0] <= m8051:U0.FA[0]
IDM_A[1] <= m8051:U0.FA[1]
IDM_A[2] <= m8051:U0.FA[2]
IDM_A[3] <= m8051:U0.FA[3]
IDM_A[4] <= m8051:U0.FA[4]
IDM_A[5] <= m8051:U0.FA[5]
IDM_A[6] <= m8051:U0.FA[6]
IDM_A[7] <= m8051:U0.FA[7]
IDM_DI[0] <= m8051:U0.FO[0]
IDM_DI[1] <= m8051:U0.FO[1]
IDM_DI[2] <= m8051:U0.FO[2]
IDM_DI[3] <= m8051:U0.FO[3]
IDM_DI[4] <= m8051:U0.FO[4]
IDM_DI[5] <= m8051:U0.FO[5]
IDM_DI[6] <= m8051:U0.FO[6]
IDM_DI[7] <= m8051:U0.FO[7]
IDM_DO[0] => m8051:U0.FI[0]
IDM_DO[1] => m8051:U0.FI[1]
IDM_DO[2] => m8051:U0.FI[2]
IDM_DO[3] => m8051:U0.FI[3]
IDM_DO[4] => m8051:U0.FI[4]
IDM_DO[5] => m8051:U0.FI[5]
IDM_DO[6] => m8051:U0.FI[6]
IDM_DO[7] => m8051:U0.FI[7]
EDM_NWR <= m8051:U0.OD[6]
EDM_NRD <= m8051:U0.OD[7]
EDM_A[0] <= EDM_A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EDM_A[1] <= EDM_A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EDM_A[2] <= EDM_A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EDM_A[3] <= EDM_A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EDM_A[4] <= EDM_A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EDM_A[5] <= EDM_A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EDM_A[6] <= EDM_A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EDM_A[7] <= EDM_A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EDM_A[8] <= EDM_A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EDM_A[9] <= EDM_A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EDM_A[10] <= EDM_A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EDM_A[11] <= EDM_A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EDM_A[12] <= EDM_A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EDM_A[13] <= EDM_A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EDM_A[14] <= EDM_A[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EDM_A[15] <= EDM_A[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EDM_DI[0] <= m8051:U0.OA[0]
EDM_DI[1] <= m8051:U0.OA[1]
EDM_DI[2] <= m8051:U0.OA[2]
EDM_DI[3] <= m8051:U0.OA[3]
EDM_DI[4] <= m8051:U0.OA[4]
EDM_DI[5] <= m8051:U0.OA[5]
EDM_DI[6] <= m8051:U0.OA[6]
EDM_DI[7] <= m8051:U0.OA[7]
EDM_DO[0] => m8051:U0.AI[0]
EDM_DO[1] => m8051:U0.AI[1]
EDM_DO[2] => m8051:U0.AI[2]
EDM_DO[3] => m8051:U0.AI[3]
EDM_DO[4] => m8051:U0.AI[4]
EDM_DO[5] => m8051:U0.AI[5]
EDM_DO[6] => m8051:U0.AI[6]
EDM_DO[7] => m8051:U0.AI[7]


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0
NMOE <= NMOE.DB_MAX_OUTPUT_PORT_TYPE
NMWE <= NMWE.DB_MAX_OUTPUT_PORT_TYPE
DLM <= LDLM.DB_MAX_OUTPUT_PORT_TYPE
ALE <= m3s018bo_e:U10.ALE
NPSEN <= m3s018bo_e:U10.NPSEN
NALEN <= RST.DB_MAX_OUTPUT_PORT_TYPE
NFWE <= m3s008bo_e:U7.NFWE
NFOE <= m3s008bo_e:U7.NFOE
NSFRWE <= m3s008bo_e:U7.NSFRWE
NSFROE <= m3s008bo_e:U7.NSFROE
IDLE <= m3s020bo_e:U12.PCON[0]
XOFF <= m3s020bo_e:U12.PCON[1]
OA[0] <= OA.DB_MAX_OUTPUT_PORT_TYPE
OA[1] <= OA.DB_MAX_OUTPUT_PORT_TYPE
OA[2] <= OA.DB_MAX_OUTPUT_PORT_TYPE
OA[3] <= OA.DB_MAX_OUTPUT_PORT_TYPE
OA[4] <= OA.DB_MAX_OUTPUT_PORT_TYPE
OA[5] <= OA.DB_MAX_OUTPUT_PORT_TYPE
OA[6] <= OA.DB_MAX_OUTPUT_PORT_TYPE
OA[7] <= OA.DB_MAX_OUTPUT_PORT_TYPE
OB[0] <= m3s018bo_e:U10.OB[0]
OB[1] <= m3s018bo_e:U10.OB[1]
OB[2] <= m3s018bo_e:U10.OB[2]
OB[3] <= m3s018bo_e:U10.OB[3]
OB[4] <= m3s018bo_e:U10.OB[4]
OB[5] <= m3s018bo_e:U10.OB[5]
OB[6] <= m3s018bo_e:U10.OB[6]
OB[7] <= m3s018bo_e:U10.OB[7]
OC[0] <= m3s018bo_e:U10.OC[0]
OC[1] <= m3s018bo_e:U10.OC[1]
OC[2] <= m3s018bo_e:U10.OC[2]
OC[3] <= m3s018bo_e:U10.OC[3]
OC[4] <= m3s018bo_e:U10.OC[4]
OC[5] <= m3s018bo_e:U10.OC[5]
OC[6] <= m3s018bo_e:U10.OC[6]
OC[7] <= m3s018bo_e:U10.OC[7]
OD[0] <= m3s018bo_e:U10.OD[0]
OD[1] <= m3s018bo_e:U10.OD[1]
OD[2] <= m3s018bo_e:U10.OD[2]
OD[3] <= m3s018bo_e:U10.OD[3]
OD[4] <= m3s018bo_e:U10.OD[4]
OD[5] <= m3s018bo_e:U10.OD[5]
OD[6] <= m3s018bo_e:U10.OD[6]
OD[7] <= m3s018bo_e:U10.OD[7]
AE[0] <= m3s018bo_e:U10.AE[0]
AE[1] <= m3s018bo_e:U10.AE[1]
AE[2] <= m3s018bo_e:U10.AE[2]
AE[3] <= m3s018bo_e:U10.AE[3]
AE[4] <= m3s018bo_e:U10.AE[4]
AE[5] <= m3s018bo_e:U10.AE[5]
AE[6] <= m3s018bo_e:U10.AE[6]
AE[7] <= m3s018bo_e:U10.AE[7]
BE[0] <= m3s018bo_e:U10.BE[0]
BE[1] <= m3s018bo_e:U10.BE[1]
BE[2] <= m3s018bo_e:U10.BE[2]
BE[3] <= m3s018bo_e:U10.BE[3]
BE[4] <= m3s018bo_e:U10.BE[4]
BE[5] <= m3s018bo_e:U10.BE[5]
BE[6] <= m3s018bo_e:U10.BE[6]
BE[7] <= m3s018bo_e:U10.BE[7]
CE[0] <= m3s018bo_e:U10.CE[0]
CE[1] <= m3s018bo_e:U10.CE[1]
CE[2] <= m3s018bo_e:U10.CE[2]
CE[3] <= m3s018bo_e:U10.CE[3]
CE[4] <= m3s018bo_e:U10.CE[4]
CE[5] <= m3s018bo_e:U10.CE[5]
CE[6] <= m3s018bo_e:U10.CE[6]
CE[7] <= m3s018bo_e:U10.CE[7]
DE[0] <= m3s018bo_e:U10.DE[0]
DE[1] <= m3s018bo_e:U10.DE[1]
DE[2] <= m3s018bo_e:U10.DE[2]
DE[3] <= m3s018bo_e:U10.DE[3]
DE[4] <= m3s018bo_e:U10.DE[4]
DE[5] <= m3s018bo_e:U10.DE[5]
DE[6] <= m3s018bo_e:U10.DE[6]
DE[7] <= m3s018bo_e:U10.DE[7]
FA[0] <= m3s008bo_e:U7.FA[0]
FA[1] <= m3s008bo_e:U7.FA[1]
FA[2] <= m3s008bo_e:U7.FA[2]
FA[3] <= m3s008bo_e:U7.FA[3]
FA[4] <= m3s008bo_e:U7.FA[4]
FA[5] <= m3s008bo_e:U7.FA[5]
FA[6] <= m3s008bo_e:U7.FA[6]
FA[7] <= m3s008bo_e:U7.FA[7]
FO[0] <= FO.DB_MAX_OUTPUT_PORT_TYPE
FO[1] <= FO.DB_MAX_OUTPUT_PORT_TYPE
FO[2] <= FO.DB_MAX_OUTPUT_PORT_TYPE
FO[3] <= FO.DB_MAX_OUTPUT_PORT_TYPE
FO[4] <= FO.DB_MAX_OUTPUT_PORT_TYPE
FO[5] <= FO.DB_MAX_OUTPUT_PORT_TYPE
FO[6] <= FO.DB_MAX_OUTPUT_PORT_TYPE
FO[7] <= FO.DB_MAX_OUTPUT_PORT_TYPE
M[0] <= m3s010bo_e:U8.PROGRAM_ADDR[0]
M[1] <= m3s010bo_e:U8.PROGRAM_ADDR[1]
M[2] <= m3s010bo_e:U8.PROGRAM_ADDR[2]
M[3] <= m3s010bo_e:U8.PROGRAM_ADDR[3]
M[4] <= m3s010bo_e:U8.PROGRAM_ADDR[4]
M[5] <= m3s010bo_e:U8.PROGRAM_ADDR[5]
M[6] <= m3s010bo_e:U8.PROGRAM_ADDR[6]
M[7] <= m3s010bo_e:U8.PROGRAM_ADDR[7]
M[8] <= m3s010bo_e:U8.PROGRAM_ADDR[8]
M[9] <= m3s010bo_e:U8.PROGRAM_ADDR[9]
M[10] <= m3s010bo_e:U8.PROGRAM_ADDR[10]
M[11] <= m3s010bo_e:U8.PROGRAM_ADDR[11]
M[12] <= m3s010bo_e:U8.PROGRAM_ADDR[12]
M[13] <= m3s010bo_e:U8.PROGRAM_ADDR[13]
M[14] <= m3s010bo_e:U8.PROGRAM_ADDR[14]
M[15] <= m3s010bo_e:U8.PROGRAM_ADDR[15]
NX1 => m3s001bo_e:U1.NX1
NX1 => LDLM.CLK
NX1 => DLMSTQ[0].CLK
NX1 => DLMSTQ[1].CLK
NX1 => CLEAR.CLK
NX1 => m3s015bo_e:U9.NX1
NX1 => m3s018bo_e:U10.NX1
NX1 => m3s019bo_e:U11.NX1
NX1 => m3s020bo_e:U12.NX1
NX1 => m3s028bo_e:U15.NX1
NX2 => m3s001bo_e:U1.NX2
NX2 => IMMDAT[0].CLK
NX2 => IMMDAT[1].CLK
NX2 => IMMDAT[2].CLK
NX2 => IMMDAT[3].CLK
NX2 => IMMDAT[4].CLK
NX2 => IMMDAT[5].CLK
NX2 => IMMDAT[6].CLK
NX2 => IMMDAT[7].CLK
NX2 => m3s005bo_e:U4.NX1
NX2 => m3s006bo_e:U5.NX1
NX2 => m3s007bo_e:U6.NX1
NX2 => m3s008bo_e:U7.NX1
NX2 => m3s010bo_e:U8.NX1
NX2 => m3s015bo_e:U9.NX2
NX2 => m3s018bo_e:U10.NX2
NX2 => m3s019bo_e:U11.NX2
NX2 => m3s020bo_e:U12.NX2
NX2 => m3s025bo_e:U14.NX1
NX2 => m3s028bo_e:U15.NX2
RST => LDLM.IN0
RST => m3s001bo_e:U1.RST
RST => CLEAR.PRESET
RST => m3s005bo_e:U4.RST
RST => m3s006bo_e:U5.RST
RST => m3s007bo_e:U6.RST
RST => m3s008bo_e:U7.RST
RST => m3s018bo_e:U10.RST
RST => m3s019bo_e:U11.RST
RST => m3s020bo_e:U12.RST
RST => m3s025bo_e:U14.RST
RST => NALEN.DATAIN
NEA => m3s010bo_e:U8.NEA
NEA => m3s018bo_e:U10.NEA
NESFR => m3s008bo_e:U7.NESFR
ALEI => LDLM.IN1
PSEI => LDLM.IN1
AI[0] => FO.DATAA
AI[0] => IROMD[0].DATAA
AI[0] => m3s018bo_e:U10.AI[0]
AI[1] => FO.DATAA
AI[1] => IROMD[1].DATAA
AI[1] => m3s018bo_e:U10.AI[1]
AI[2] => FO.DATAA
AI[2] => IROMD[2].DATAA
AI[2] => m3s018bo_e:U10.AI[2]
AI[3] => FO.DATAA
AI[3] => IROMD[3].DATAA
AI[3] => m3s018bo_e:U10.AI[3]
AI[4] => FO.DATAA
AI[4] => IROMD[4].DATAA
AI[4] => m3s018bo_e:U10.AI[4]
AI[5] => FO.DATAA
AI[5] => IROMD[5].DATAA
AI[5] => m3s018bo_e:U10.AI[5]
AI[6] => FO.DATAA
AI[6] => IROMD[6].DATAA
AI[6] => m3s018bo_e:U10.AI[6]
AI[7] => FO.DATAA
AI[7] => IROMD[7].DATAA
AI[7] => m3s018bo_e:U10.AI[7]
BI[0] => m3s018bo_e:U10.BI[0]
BI[1] => m3s018bo_e:U10.BI[1]
BI[2] => m3s018bo_e:U10.BI[2]
BI[3] => m3s018bo_e:U10.BI[3]
BI[4] => m3s018bo_e:U10.BI[4]
BI[5] => m3s018bo_e:U10.BI[5]
BI[6] => m3s018bo_e:U10.BI[6]
BI[7] => m3s018bo_e:U10.BI[7]
CI[0] => m3s018bo_e:U10.CI[0]
CI[1] => m3s018bo_e:U10.CI[1]
CI[2] => m3s018bo_e:U10.CI[2]
CI[3] => m3s018bo_e:U10.CI[3]
CI[4] => m3s018bo_e:U10.CI[4]
CI[5] => m3s018bo_e:U10.CI[5]
CI[6] => m3s018bo_e:U10.CI[6]
CI[7] => m3s018bo_e:U10.CI[7]
DI[0] => m3s018bo_e:U10.DI[0]
DI[0] => m3s028bo_e:U15.DI[0]
DI[1] => m3s018bo_e:U10.DI[1]
DI[2] => m3s015bo_e:U9.DI[2]
DI[2] => m3s018bo_e:U10.DI[2]
DI[3] => m3s015bo_e:U9.DI[3]
DI[3] => m3s018bo_e:U10.DI[3]
DI[4] => m3s015bo_e:U9.DI[4]
DI[4] => m3s018bo_e:U10.DI[4]
DI[5] => m3s015bo_e:U9.DI[5]
DI[5] => m3s018bo_e:U10.DI[5]
DI[6] => DLMSTBI.IN0
DI[6] => NMWE.IN1
DI[6] => m3s018bo_e:U10.DI[6]
DI[7] => DLMSTBI.IN1
DI[7] => NMOE.IN1
DI[7] => m3s018bo_e:U10.DI[7]
DI[7] => DLMR.IN1
FI[0] => m3s008bo_e:U7.FI[0]
FI[1] => m3s008bo_e:U7.FI[1]
FI[2] => m3s008bo_e:U7.FI[2]
FI[3] => m3s008bo_e:U7.FI[3]
FI[4] => m3s008bo_e:U7.FI[4]
FI[5] => m3s008bo_e:U7.FI[5]
FI[6] => m3s008bo_e:U7.FI[6]
FI[7] => m3s008bo_e:U7.FI[7]
MD[0] => IROMD[0].DATAB
MD[1] => IROMD[1].DATAB
MD[2] => IROMD[2].DATAB
MD[3] => IROMD[3].DATAB
MD[4] => IROMD[4].DATAB
MD[5] => IROMD[5].DATAB
MD[6] => IROMD[6].DATAB
MD[7] => IROMD[7].DATAB


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s001bo_e:U1
STATD[1] <= STATD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STATD[2] <= STATD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STATD[3] <= STATD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STATD[4] <= STATD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STATD[5] <= STATD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STATD[6] <= STATD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CYC[1] <= CYC.DB_MAX_OUTPUT_PORT_TYPE
CYC[2] <= CYC.DB_MAX_OUTPUT_PORT_TYPE
CYC[3] <= CYC.DB_MAX_OUTPUT_PORT_TYPE
LCYC <= LCYC~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIV2CK1 <= LDV2CK1.DB_MAX_OUTPUT_PORT_TYPE
DIV2CK2 <= LDV2CK2.DB_MAX_OUTPUT_PORT_TYPE
S_EN <= S_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_EN <= T_EN.DB_MAX_OUTPUT_PORT_TYPE
STATE12 <= STATE12~reg0.DB_MAX_OUTPUT_PORT_TYPE
RST => Q5.ACLR
RST => Q4.ACLR
RST => LCYC~reg0.PRESET
RST => STATD[1]~reg0.ACLR
RST => STATD[2]~reg0.ACLR
RST => STATD[3]~reg0.ACLR
RST => STATD[4]~reg0.ACLR
RST => STATD[5]~reg0.ACLR
RST => STATD[6]~reg0.ACLR
RST => STATE12~reg0.ACLR
RST => S_EN~reg0.ACLR
RST => SMF.ACLR
RST => SME.ACLR
RST => SMD.ACLR
RST => SMC.ACLR
RST => SMB.ACLR
RST => SMA.ACLR
RST => LDV2CK2.ACLR
RST => LDV2CK1.ACLR
GOCYC2 => LCYCI.IN1
GOCYC2 => cycle_counter.IN1
MULDIV => LCYCI.IN1
MULDIV => cycle_counter.IN1
MULDIV => LCYCI.IN1
NX1 => STATE12~reg0.CLK
NX1 => S_EN~reg0.CLK
NX1 => SMF.CLK
NX1 => SME.CLK
NX1 => SMD.CLK
NX1 => SMC.CLK
NX1 => SMB.CLK
NX1 => SMA.CLK
NX1 => LDV2CK2.CLK
NX1 => LDV2CK1.CLK
NX2 => Q5.CLK
NX2 => Q4.CLK
NX2 => LCYC~reg0.CLK
NX2 => STATD[1]~reg0.CLK
NX2 => STATD[2]~reg0.CLK
NX2 => STATD[3]~reg0.CLK
NX2 => STATD[4]~reg0.CLK
NX2 => STATD[5]~reg0.CLK
NX2 => STATD[6]~reg0.CLK
PCON[0] => LDV2CK2.IN1
PCON[0] => cycle_counter.IN1
PCON[0] => STATD[6]~reg0.ENA
PCON[0] => STATD[5]~reg0.ENA
PCON[0] => STATD[4]~reg0.ENA
PCON[0] => STATD[3]~reg0.ENA
PCON[0] => STATD[2]~reg0.ENA
PCON[0] => STATD[1]~reg0.ENA


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s003bo_e:U2
ALUDAT[0] <= ALUDAT.DB_MAX_OUTPUT_PORT_TYPE
ALUDAT[1] <= ALUDAT.DB_MAX_OUTPUT_PORT_TYPE
ALUDAT[2] <= ALUDAT.DB_MAX_OUTPUT_PORT_TYPE
ALUDAT[3] <= ALUDAT.DB_MAX_OUTPUT_PORT_TYPE
ALUDAT[4] <= ALUDAT.DB_MAX_OUTPUT_PORT_TYPE
ALUDAT[5] <= ALUDAT.DB_MAX_OUTPUT_PORT_TYPE
ALUDAT[6] <= ALUDAT.DB_MAX_OUTPUT_PORT_TYPE
ALUDAT[7] <= ALUDAT.DB_MAX_OUTPUT_PORT_TYPE
CPRDDM[0] <= LDATAA.DB_MAX_OUTPUT_PORT_TYPE
CPRDDM[1] <= LDATAA.DB_MAX_OUTPUT_PORT_TYPE
CPRDDM[2] <= LDATAA.DB_MAX_OUTPUT_PORT_TYPE
CPRDDM[3] <= LDATAA.DB_MAX_OUTPUT_PORT_TYPE
CPRDDM[4] <= LDATAA.DB_MAX_OUTPUT_PORT_TYPE
CPRDDM[5] <= LDATAA.DB_MAX_OUTPUT_PORT_TYPE
CPRDDM[6] <= LDATAA.DB_MAX_OUTPUT_PORT_TYPE
CPRDDM[7] <= LDATAA.DB_MAX_OUTPUT_PORT_TYPE
CO <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ACO <= ACO.DB_MAX_OUTPUT_PORT_TYPE
OV <= OV.DB_MAX_OUTPUT_PORT_TYPE
BBIT <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ACLDAT[0] => LDATAA.DATAB
ACLDAT[0] => Mux9.IN7
ACLDAT[0] => m3s002bo_e:U1.A
ACLDAT[1] => LDATAA.DATAB
ACLDAT[1] => Mux9.IN6
ACLDAT[1] => m3s002bo_e:U2.A
ACLDAT[2] => LDATAA.DATAB
ACLDAT[2] => Mux9.IN5
ACLDAT[2] => m3s002bo_e:U3.A
ACLDAT[3] => LDATAA.DATAB
ACLDAT[3] => Mux9.IN4
ACLDAT[3] => m3s002bo_e:U4.A
ACLDAT[4] => LDATAA.DATAB
ACLDAT[4] => Mux9.IN3
ACLDAT[4] => m3s002bo_e:U5.A
ACLDAT[5] => LDATAA.DATAB
ACLDAT[5] => Mux9.IN2
ACLDAT[5] => m3s002bo_e:U6.A
ACLDAT[6] => LDATAA.DATAB
ACLDAT[6] => Mux9.IN1
ACLDAT[6] => m3s002bo_e:U7.A
ACLDAT[7] => LDATAA.DATAB
ACLDAT[7] => LOCALA.DATAA
ACLDAT[7] => Mux9.IN0
ACLDAT[7] => m3s002bo_e:U8.A
ACLDAT[8] => LOCALE.DATAB
ACLDAT[9] => AT.IN1
ACLDAT[9] => AU.IN1
ACLDAT[9] => AAF.IN0
ACLDAT[9] => LOCALB.DATAA
ACLDAT[9] => LOCALC.DATAA
ACLDAT[9] => LOCALF.DATAA
ACLDAT[9] => AR.IN1
ACLDAT[9] => AS.IN1
TMPDAT[0] => AAE.IN0
TMPDAT[0] => m3s002bo_e:U1.B
TMPDAT[1] => AAE.IN1
TMPDAT[1] => m3s002bo_e:U2.B
TMPDAT[2] => AAE.IN1
TMPDAT[2] => m3s002bo_e:U3.B
TMPDAT[3] => AAE.IN1
TMPDAT[3] => m3s002bo_e:U4.B
TMPDAT[4] => AAE.IN1
TMPDAT[4] => m3s002bo_e:U5.B
TMPDAT[5] => AAE.IN1
TMPDAT[5] => m3s002bo_e:U6.B
TMPDAT[6] => AAE.IN1
TMPDAT[6] => m3s002bo_e:U7.B
TMPDAT[7] => AAE.IN1
TMPDAT[7] => m3s002bo_e:U8.B
ALUC[0] => m3s002bo_e:U1.ALUC[0]
ALUC[0] => m3s002bo_e:U2.ALUC[0]
ALUC[0] => m3s002bo_e:U3.ALUC[0]
ALUC[0] => m3s002bo_e:U4.ALUC[0]
ALUC[0] => m3s002bo_e:U5.ALUC[0]
ALUC[0] => m3s002bo_e:U6.ALUC[0]
ALUC[0] => m3s002bo_e:U7.ALUC[0]
ALUC[0] => m3s002bo_e:U8.ALUC[0]
ALUC[1] => m3s002bo_e:U1.ALUC[1]
ALUC[1] => m3s002bo_e:U2.ALUC[1]
ALUC[1] => m3s002bo_e:U3.ALUC[1]
ALUC[1] => m3s002bo_e:U4.ALUC[1]
ALUC[1] => m3s002bo_e:U5.ALUC[1]
ALUC[1] => m3s002bo_e:U6.ALUC[1]
ALUC[1] => m3s002bo_e:U7.ALUC[1]
ALUC[1] => m3s002bo_e:U8.ALUC[1]
ALUC[2] => m3s002bo_e:U1.ALUC[2]
ALUC[2] => m3s002bo_e:U2.ALUC[2]
ALUC[2] => m3s002bo_e:U3.ALUC[2]
ALUC[2] => m3s002bo_e:U4.ALUC[2]
ALUC[2] => m3s002bo_e:U5.ALUC[2]
ALUC[2] => m3s002bo_e:U6.ALUC[2]
ALUC[2] => m3s002bo_e:U7.ALUC[2]
ALUC[2] => m3s002bo_e:U8.ALUC[2]
ALUC[3] => m3s002bo_e:U1.ALUC[3]
ALUC[3] => m3s002bo_e:U2.ALUC[3]
ALUC[3] => m3s002bo_e:U3.ALUC[3]
ALUC[3] => m3s002bo_e:U4.ALUC[3]
ALUC[3] => m3s002bo_e:U5.ALUC[3]
ALUC[3] => m3s002bo_e:U6.ALUC[3]
ALUC[3] => m3s002bo_e:U7.ALUC[3]
ALUC[3] => m3s002bo_e:U8.ALUC[3]
ALUC[4] => CBEN.IN0
ALUC[4] => m3s002bo_e:U1.ALUC[4]
ALUC[4] => m3s002bo_e:U2.ALUC[4]
ALUC[4] => m3s002bo_e:U3.ALUC[4]
ALUC[4] => m3s002bo_e:U4.ALUC[4]
ALUC[4] => m3s002bo_e:U5.ALUC[4]
ALUC[4] => m3s002bo_e:U6.ALUC[4]
ALUC[4] => m3s002bo_e:U7.ALUC[4]
ALUC[4] => m3s002bo_e:U8.ALUC[4]
ALUC[5] => CBEN.IN1
ALUC[5] => QCI.IN1
ALUC[5] => AV.IN0
ALUC[5] => EK.IN1
ALUC[5] => ACO.IN1
ALUC[5] => m3s002bo_e:U1.ALUC[5]
ALUC[5] => m3s002bo_e:U2.ALUC[5]
ALUC[5] => m3s002bo_e:U3.ALUC[5]
ALUC[5] => m3s002bo_e:U4.ALUC[5]
ALUC[5] => m3s002bo_e:U5.ALUC[5]
ALUC[5] => m3s002bo_e:U6.ALUC[5]
ALUC[5] => m3s002bo_e:U7.ALUC[5]
ALUC[5] => m3s002bo_e:U8.ALUC[5]
ALUC[6] => Mux0.IN1
ALUC[6] => Mux1.IN1
ALUC[6] => Mux2.IN1
ALUC[6] => Mux3.IN1
ALUC[6] => Mux4.IN1
ALUC[6] => Mux5.IN1
ALUC[6] => Mux6.IN1
ALUC[6] => Mux7.IN1
ALUC[7] => AW.IN0
ALUC[7] => Mux0.IN0
ALUC[7] => Mux1.IN0
ALUC[7] => Mux2.IN0
ALUC[7] => Mux3.IN0
ALUC[7] => Mux4.IN0
ALUC[7] => Mux5.IN0
ALUC[7] => Mux6.IN0
ALUC[7] => Mux7.IN0
ALUC[8] => LOCALE.OUTPUTSELECT
ALUC[9] => AR.IN1
ALUC[10] => AS.IN1
ALUC[11] => AT.IN1
ALUC[12] => AU.IN1
ALUC[13] => AAF.IN1
ALUC[14] => BD.IN1
ALUC[15] => AW.IN1
ALUC[15] => Mux8.IN0
ALUC[15] => LOCALC.OUTPUTSELECT
ALUC[15] => LOCALD.OUTPUTSELECT
ALUC[16] => LOCALF.OUTPUTSELECT
ALUC[17] => ALUDAT.OUTPUTSELECT
ALUC[17] => ALUDAT.OUTPUTSELECT
ALUC[17] => ALUDAT.OUTPUTSELECT
ALUC[17] => ALUDAT.OUTPUTSELECT
ALUC[17] => ALUDAT.OUTPUTSELECT
ALUC[17] => ALUDAT.OUTPUTSELECT
ALUC[17] => ALUDAT.OUTPUTSELECT
ALUC[17] => ALUDAT.OUTPUTSELECT
ACCDAT[7] => LOCALA.DATAB
BIT_POSN[0] => Mux9.IN10
BIT_POSN[0] => Mux10.IN2
BIT_POSN[0] => Mux11.IN2
BIT_POSN[0] => Mux12.IN2
BIT_POSN[0] => Mux13.IN2
BIT_POSN[0] => Mux14.IN2
BIT_POSN[0] => Mux15.IN2
BIT_POSN[0] => Mux16.IN2
BIT_POSN[0] => Mux17.IN2
BIT_POSN[1] => Mux9.IN9
BIT_POSN[1] => Mux10.IN1
BIT_POSN[1] => Mux11.IN1
BIT_POSN[1] => Mux12.IN1
BIT_POSN[1] => Mux13.IN1
BIT_POSN[1] => Mux14.IN1
BIT_POSN[1] => Mux15.IN1
BIT_POSN[1] => Mux16.IN1
BIT_POSN[1] => Mux17.IN1
BIT_POSN[2] => Mux9.IN8
BIT_POSN[2] => Mux10.IN0
BIT_POSN[2] => Mux11.IN0
BIT_POSN[2] => Mux12.IN0
BIT_POSN[2] => Mux13.IN0
BIT_POSN[2] => Mux14.IN0
BIT_POSN[2] => Mux15.IN0
BIT_POSN[2] => Mux16.IN0
BIT_POSN[2] => Mux17.IN0
NMULAB => CMUX.IN0
NMULAB => OV.IN1
NMULAB => LOCALB.OUTPUTSELECT
NMULAB => BF.IN1
NDIVAB => CMUX.IN1
NDIVAB => AV.IN1
NDIVAB => BG.IN1
NDIVAB => OV.IN1
NDIVAB => LOCALA.OUTPUTSELECT
DAA => EJ.IN1
ACC0 => CMUX.IN1


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s003bo_e:U2|m3s002bo_e:U1
P <= P.DB_MAX_OUTPUT_PORT_TYPE
CO <= CO.DB_MAX_OUTPUT_PORT_TYPE
ALUC[0] => AA.IN1
ALUC[1] => AB.IN1
ALUC[2] => AC.IN1
ALUC[3] => AD.IN1
ALUC[4] => AE.IN1
ALUC[5] => AF.IN1
A => AC.IN0
A => AD.IN0
A => AA.IN0
A => AB.IN0
B => AB.IN1
B => AC.IN1
B => AA.IN1
B => AD.IN1


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s003bo_e:U2|m3s002bo_e:U2
P <= P.DB_MAX_OUTPUT_PORT_TYPE
CO <= CO.DB_MAX_OUTPUT_PORT_TYPE
ALUC[0] => AA.IN1
ALUC[1] => AB.IN1
ALUC[2] => AC.IN1
ALUC[3] => AD.IN1
ALUC[4] => AE.IN1
ALUC[5] => AF.IN1
A => AC.IN0
A => AD.IN0
A => AA.IN0
A => AB.IN0
B => AB.IN1
B => AC.IN1
B => AA.IN1
B => AD.IN1


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s003bo_e:U2|m3s002bo_e:U3
P <= P.DB_MAX_OUTPUT_PORT_TYPE
CO <= CO.DB_MAX_OUTPUT_PORT_TYPE
ALUC[0] => AA.IN1
ALUC[1] => AB.IN1
ALUC[2] => AC.IN1
ALUC[3] => AD.IN1
ALUC[4] => AE.IN1
ALUC[5] => AF.IN1
A => AC.IN0
A => AD.IN0
A => AA.IN0
A => AB.IN0
B => AB.IN1
B => AC.IN1
B => AA.IN1
B => AD.IN1


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s003bo_e:U2|m3s002bo_e:U4
P <= P.DB_MAX_OUTPUT_PORT_TYPE
CO <= CO.DB_MAX_OUTPUT_PORT_TYPE
ALUC[0] => AA.IN1
ALUC[1] => AB.IN1
ALUC[2] => AC.IN1
ALUC[3] => AD.IN1
ALUC[4] => AE.IN1
ALUC[5] => AF.IN1
A => AC.IN0
A => AD.IN0
A => AA.IN0
A => AB.IN0
B => AB.IN1
B => AC.IN1
B => AA.IN1
B => AD.IN1


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s003bo_e:U2|m3s002bo_e:U5
P <= P.DB_MAX_OUTPUT_PORT_TYPE
CO <= CO.DB_MAX_OUTPUT_PORT_TYPE
ALUC[0] => AA.IN1
ALUC[1] => AB.IN1
ALUC[2] => AC.IN1
ALUC[3] => AD.IN1
ALUC[4] => AE.IN1
ALUC[5] => AF.IN1
A => AC.IN0
A => AD.IN0
A => AA.IN0
A => AB.IN0
B => AB.IN1
B => AC.IN1
B => AA.IN1
B => AD.IN1


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s003bo_e:U2|m3s002bo_e:U6
P <= P.DB_MAX_OUTPUT_PORT_TYPE
CO <= CO.DB_MAX_OUTPUT_PORT_TYPE
ALUC[0] => AA.IN1
ALUC[1] => AB.IN1
ALUC[2] => AC.IN1
ALUC[3] => AD.IN1
ALUC[4] => AE.IN1
ALUC[5] => AF.IN1
A => AC.IN0
A => AD.IN0
A => AA.IN0
A => AB.IN0
B => AB.IN1
B => AC.IN1
B => AA.IN1
B => AD.IN1


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s003bo_e:U2|m3s002bo_e:U7
P <= P.DB_MAX_OUTPUT_PORT_TYPE
CO <= CO.DB_MAX_OUTPUT_PORT_TYPE
ALUC[0] => AA.IN1
ALUC[1] => AB.IN1
ALUC[2] => AC.IN1
ALUC[3] => AD.IN1
ALUC[4] => AE.IN1
ALUC[5] => AF.IN1
A => AC.IN0
A => AD.IN0
A => AA.IN0
A => AB.IN0
B => AB.IN1
B => AC.IN1
B => AA.IN1
B => AD.IN1


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s003bo_e:U2|m3s002bo_e:U8
P <= P.DB_MAX_OUTPUT_PORT_TYPE
CO <= CO.DB_MAX_OUTPUT_PORT_TYPE
ALUC[0] => AA.IN1
ALUC[1] => AB.IN1
ALUC[2] => AC.IN1
ALUC[3] => AD.IN1
ALUC[4] => AE.IN1
ALUC[5] => AF.IN1
A => AC.IN0
A => AD.IN0
A => AA.IN0
A => AB.IN0
B => AB.IN1
B => AC.IN1
B => AA.IN1
B => AD.IN1


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s003bo_e:U2|m3s041bo_e:U9
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
P[0] => S.IN0
P[0] => S.IN0
P[1] => S.IN1
P[1] => S.IN1
P[1] => S.IN0
P[2] => S.IN1
P[2] => S.IN1
P[2] => S.IN1
P[2] => S.IN0
P[3] => S.IN1
G[0] => S.IN0
G[0] => S.IN1
G[0] => S.IN1
G[1] => S.IN0
G[1] => S.IN1
G[2] => S.IN0
C_IN => S.IN1
C_IN => S.IN1
C_EN => S.IN1
C_EN => S.IN1
C_EN => S.IN1
C_EN => S.IN1
C_EN => S.IN1


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s003bo_e:U2|m3s041bo_e:U10
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
P[0] => S.IN0
P[0] => S.IN0
P[1] => S.IN1
P[1] => S.IN1
P[1] => S.IN0
P[2] => S.IN1
P[2] => S.IN1
P[2] => S.IN1
P[2] => S.IN0
P[3] => S.IN1
G[0] => S.IN0
G[0] => S.IN1
G[0] => S.IN1
G[1] => S.IN0
G[1] => S.IN1
G[2] => S.IN0
C_IN => S.IN1
C_IN => S.IN1
C_EN => S.IN1
C_EN => S.IN1
C_EN => S.IN1
C_EN => S.IN1
C_EN => S.IN1


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s004bo_e:U3
ACCADD[0] <= m3s033bo_e:U3.ACCADD[0]
ACCADD[1] <= m3s033bo_e:U3.ACCADD[1]
ACCADD[2] <= m3s033bo_e:U3.ACCADD[2]
ACCADD[3] <= m3s033bo_e:U3.ACCADD[3]
ACCADD[4] <= m3s033bo_e:U3.ACCADD[4]
ACCADD[5] <= m3s033bo_e:U3.ACCADD[5]
ACCADD[6] <= m3s033bo_e:U3.ACCADD[6]
ACCADD[7] <= m3s033bo_e:U3.ACCADD[7]
ACCADD[8] <= m3s033bo_e:U3.ACCADD[8]
ACCADD[9] <= m3s033bo_e:U3.ACCADD[9]
PCADD[1] <= m3s034bo_e:U5.PCADD[1]
PCADD[2] <= m3s034bo_e:U5.PCADD[2]
PCADD[3] <= m3s034bo_e:U5.PCADD[3]
PCADD[4] <= m3s034bo_e:U5.PCADD[4]
PCADD[5] <= m3s034bo_e:U5.PCADD[5]
PCADD[6] <= m3s034bo_e:U5.PCADD[6]
PCADD[7] <= m3s034bo_e:U5.PCADD[7]
PCADD[8] <= m3s034bo_e:U5.PCADD[8]
PCADD[9] <= m3s034bo_e:U5.PCADD[9]
PCADD[10] <= m3s034bo_e:U5.PCADD[10]
PCADD[11] <= m3s034bo_e:U5.PCADD[11]
PCADD[12] <= m3s034bo_e:U5.PCADD[12]
REGADD[0] <= m3s035bo_e:U6.REGADD[0]
REGADD[1] <= m3s035bo_e:U6.REGADD[1]
REGADD[2] <= m3s035bo_e:U6.REGADD[2]
REGADD[3] <= m3s035bo_e:U6.REGADD[3]
REGADD[4] <= m3s035bo_e:U6.REGADD[4]
REGADD[5] <= m3s035bo_e:U6.REGADD[5]
REGADD[6] <= m3s035bo_e:U6.REGADD[6]
REGADD[7] <= m3s035bo_e:U6.REGADD[7]
REGADD[8] <= m3s035bo_e:U6.REGADD[8]
REGADD[9] <= m3s035bo_e:U6.REGADD[9]
REGADD[10] <= m3s035bo_e:U6.REGADD[10]
MOVX[0] <= MOVX.DB_MAX_OUTPUT_PORT_TYPE
MOVX[1] <= AW.DB_MAX_OUTPUT_PORT_TYPE
MOVX[2] <= MOVX.DB_MAX_OUTPUT_PORT_TYPE
MOVX[3] <= MOVX.DB_MAX_OUTPUT_PORT_TYPE
MOVX[4] <= MOVX.DB_MAX_OUTPUT_PORT_TYPE
ALUC[0] <= m3s024bo_e:U2.ALUC[0]
ALUC[1] <= m3s024bo_e:U2.ALUC[1]
ALUC[2] <= m3s024bo_e:U2.ALUC[2]
ALUC[3] <= m3s024bo_e:U2.ALUC[3]
ALUC[4] <= m3s024bo_e:U2.ALUC[4]
ALUC[5] <= m3s024bo_e:U2.ALUC[5]
ALUC[6] <= m3s024bo_e:U2.ALUC[6]
ALUC[7] <= m3s024bo_e:U2.ALUC[7]
ALUC[8] <= m3s024bo_e:U2.ALUC[8]
ALUC[9] <= m3s024bo_e:U2.ALUC[9]
ALUC[10] <= m3s024bo_e:U2.ALUC[10]
ALUC[11] <= m3s024bo_e:U2.ALUC[11]
ALUC[12] <= m3s024bo_e:U2.ALUC[12]
ALUC[13] <= m3s024bo_e:U2.ALUC[13]
ALUC[14] <= m3s024bo_e:U2.ALUC[14]
ALUC[15] <= m3s024bo_e:U2.ALUC[15]
ALUC[16] <= m3s024bo_e:U2.ALUC[16]
ALUC[17] <= m3s024bo_e:U2.ALUC[17]
CODAT[0] <= CODAT.DB_MAX_OUTPUT_PORT_TYPE
CODAT[1] <= AM.DB_MAX_OUTPUT_PORT_TYPE
CODAT[2] <= AN.DB_MAX_OUTPUT_PORT_TYPE
PSWC[0] <= PSWC.DB_MAX_OUTPUT_PORT_TYPE
PSWC[1] <= ARITH_OPS.DB_MAX_OUTPUT_PORT_TYPE
PSWC[2] <= PSWC.DB_MAX_OUTPUT_PORT_TYPE
TMPADD[0] <= m3s032bo_e:U4.TMPADD[0]
TMPADD[1] <= m3s032bo_e:U4.TMPADD[1]
TMPADD[2] <= m3s032bo_e:U4.TMPADD[2]
TMPADD[3] <= m3s032bo_e:U4.TMPADD[3]
SPC[0] <= SPC.DB_MAX_OUTPUT_PORT_TYPE
SPC[1] <= SPC.DB_MAX_OUTPUT_PORT_TYPE
SPC[2] <= SPC.DB_MAX_OUTPUT_PORT_TYPE
SPC[3] <= SPC.DB_MAX_OUTPUT_PORT_TYPE
ADDR_11BIT <= m3s022bo_e:U1.LODEC[1]
JMPADPTR <= JMPADPTR.DB_MAX_OUTPUT_PORT_TYPE
LOGDI <= m3s033bo_e:U3.LOGDI
GOCYC2 <= GOCYC2.DB_MAX_OUTPUT_PORT_TYPE
MULDIV <= LMULDIV.DB_MAX_OUTPUT_PORT_TYPE
NMULAB <= m3s024bo_e:U2.NMULAB
NDIVAB <= m3s024bo_e:U2.NDIVAB
DAA <= m3s024bo_e:U2.DAA
CJNE <= LCJNE.DB_MAX_OUTPUT_PORT_TYPE
RETI <= LRETI.DB_MAX_OUTPUT_PORT_TYPE
EITHER_RET <= LEITHER_RET.DB_MAX_OUTPUT_PORT_TYPE
RMW <= RMW.DB_MAX_OUTPUT_PORT_TYPE
JBC <= m3s024bo_e:U2.JBC
IMMB3 <= IMMB3.DB_MAX_OUTPUT_PORT_TYPE
IMMB4 <= m3s024bo_e:U2.NOP16
OPC[0] => m3s022bo_e:U1.OPC[0]
OPC[1] => INDIRECT_OPS.IN0
OPC[1] => m3s022bo_e:U1.OPC[1]
OPC[1] => m3s024bo_e:U2.OPC[1]
OPC[2] => INDIRECT_OPS.IN1
OPC[2] => m3s022bo_e:U1.OPC[2]
OPC[2] => m3s024bo_e:U2.OPC[2]
OPC[3] => MOVRDA.IN1
OPC[3] => m3s022bo_e:U1.OPC[3]
OPC[3] => m3s024bo_e:U2.OPC[3]
OPC[3] => m3s033bo_e:U3.OPC[3]
OPC[3] => m3s034bo_e:U5.OPC[3]
OPC[3] => m3s035bo_e:U6.OPC[3]
OPC[3] => INDIRECT_OPS.IN1
OPC[4] => RMW.IN1
OPC[4] => m3s022bo_e:U1.OPC[4]
OPC[4] => m3s033bo_e:U3.OPC[4]
OPC[4] => m3s034bo_e:U5.OPC[4]
OPC[4] => m3s035bo_e:U6.OPC[4]
OPC[5] => LEITHER_RET.IN1
OPC[5] => m3s022bo_e:U1.OPC[5]
OPC[5] => m3s033bo_e:U3.OPC[5]
OPC[5] => m3s034bo_e:U5.OPC[5]
OPC[6] => m3s022bo_e:U1.OPC[6]
OPC[6] => m3s033bo_e:U3.OPC[6]
OPC[6] => m3s034bo_e:U5.OPC[6]
OPC[6] => LEITHER_RET.IN0
OPC[7] => m3s022bo_e:U1.OPC[7]
OPC[7] => m3s033bo_e:U3.OPC[7]
OPC[7] => m3s034bo_e:U5.OPC[7]
OPC[7] => LEITHER_RET.IN1
DAAL => AM.IN1
DAAH => AN.IN1


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s004bo_e:U3|m3s022bo_e:U1
LODEC[0] <= LODEC.DB_MAX_OUTPUT_PORT_TYPE
LODEC[1] <= LODEC.DB_MAX_OUTPUT_PORT_TYPE
LODEC[2] <= LODEC.DB_MAX_OUTPUT_PORT_TYPE
LODEC[3] <= LODEC.DB_MAX_OUTPUT_PORT_TYPE
LODEC[4] <= LODEC.DB_MAX_OUTPUT_PORT_TYPE
LODEC[5] <= LODEC.DB_MAX_OUTPUT_PORT_TYPE
LODEC[6] <= LODEC.DB_MAX_OUTPUT_PORT_TYPE
LODEC[7] <= LODEC.DB_MAX_OUTPUT_PORT_TYPE
HIDEC[0] <= HIDEC.DB_MAX_OUTPUT_PORT_TYPE
HIDEC[1] <= HIDEC.DB_MAX_OUTPUT_PORT_TYPE
HIDEC[2] <= HIDEC.DB_MAX_OUTPUT_PORT_TYPE
HIDEC[3] <= HIDEC.DB_MAX_OUTPUT_PORT_TYPE
HIDEC[4] <= HIDEC.DB_MAX_OUTPUT_PORT_TYPE
HIDEC[5] <= HIDEC.DB_MAX_OUTPUT_PORT_TYPE
HIDEC[6] <= HIDEC.DB_MAX_OUTPUT_PORT_TYPE
HIDEC[7] <= HIDEC.DB_MAX_OUTPUT_PORT_TYPE
HIDEC[8] <= HIDEC.DB_MAX_OUTPUT_PORT_TYPE
HIDEC[9] <= HIDEC.DB_MAX_OUTPUT_PORT_TYPE
HIDEC[10] <= HIDEC.DB_MAX_OUTPUT_PORT_TYPE
HIDEC[11] <= HIDEC.DB_MAX_OUTPUT_PORT_TYPE
HIDEC[12] <= HIDEC.DB_MAX_OUTPUT_PORT_TYPE
HIDEC[13] <= HIDEC.DB_MAX_OUTPUT_PORT_TYPE
HIDEC[14] <= HIDEC.DB_MAX_OUTPUT_PORT_TYPE
HIDEC[15] <= HIDEC.DB_MAX_OUTPUT_PORT_TYPE
OPC[0] => LODEC.IN0
OPC[0] => LODEC.IN0
OPC[0] => LODEC.IN0
OPC[0] => LODEC.IN0
OPC[1] => LODEC.IN1
OPC[1] => LODEC.IN1
OPC[1] => LODEC.IN1
OPC[1] => LODEC.IN1
OPC[2] => LODEC.IN1
OPC[2] => LODEC.IN1
OPC[2] => LODEC.IN1
OPC[2] => LODEC.IN1
OPC[2] => LODEC.IN1
OPC[2] => LODEC.IN1
OPC[2] => LODEC.IN1
OPC[2] => LODEC.IN1
OPC[3] => LODEC.IN1
OPC[3] => LODEC.IN1
OPC[3] => LODEC.IN1
OPC[3] => LODEC.IN1
OPC[3] => LODEC.IN1
OPC[3] => LODEC.IN1
OPC[3] => LODEC.IN1
OPC[3] => LODEC.IN1
OPC[4] => HIDEC.IN0
OPC[4] => HIDEC.IN0
OPC[4] => HIDEC.IN0
OPC[4] => HIDEC.IN0
OPC[5] => HIDEC.IN1
OPC[5] => HIDEC.IN1
OPC[5] => HIDEC.IN1
OPC[5] => HIDEC.IN1
OPC[6] => HIDEC.IN1
OPC[6] => HIDEC.IN1
OPC[6] => HIDEC.IN1
OPC[6] => HIDEC.IN1
OPC[6] => HIDEC.IN1
OPC[6] => HIDEC.IN1
OPC[6] => HIDEC.IN1
OPC[6] => HIDEC.IN1
OPC[7] => HIDEC.IN1
OPC[7] => HIDEC.IN1
OPC[7] => HIDEC.IN1
OPC[7] => HIDEC.IN1
OPC[7] => HIDEC.IN1
OPC[7] => HIDEC.IN1
OPC[7] => HIDEC.IN1
OPC[7] => HIDEC.IN1
OPC[7] => HIDEC.IN1
OPC[7] => HIDEC.IN1
OPC[7] => HIDEC.IN1
OPC[7] => HIDEC.IN1
OPC[7] => HIDEC.IN1
OPC[7] => HIDEC.IN1
OPC[7] => HIDEC.IN1
OPC[7] => HIDEC.IN1


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s004bo_e:U3|m3s024bo_e:U2
ALUC[0] <= ALUC.DB_MAX_OUTPUT_PORT_TYPE
ALUC[1] <= ALUC.DB_MAX_OUTPUT_PORT_TYPE
ALUC[2] <= ALUC.DB_MAX_OUTPUT_PORT_TYPE
ALUC[3] <= ALUC.DB_MAX_OUTPUT_PORT_TYPE
ALUC[4] <= ALUC.DB_MAX_OUTPUT_PORT_TYPE
ALUC[5] <= ALUC.DB_MAX_OUTPUT_PORT_TYPE
ALUC[6] <= ALUC.DB_MAX_OUTPUT_PORT_TYPE
ALUC[7] <= ALUC.DB_MAX_OUTPUT_PORT_TYPE
ALUC[8] <= ALUC.DB_MAX_OUTPUT_PORT_TYPE
ALUC[9] <= ALUC.DB_MAX_OUTPUT_PORT_TYPE
ALUC[10] <= ALUC.DB_MAX_OUTPUT_PORT_TYPE
ALUC[11] <= ALUC.DB_MAX_OUTPUT_PORT_TYPE
ALUC[12] <= ALUC.DB_MAX_OUTPUT_PORT_TYPE
ALUC[13] <= ALUC.DB_MAX_OUTPUT_PORT_TYPE
ALUC[14] <= ALUC.DB_MAX_OUTPUT_PORT_TYPE
ALUC[15] <= ALUC.DB_MAX_OUTPUT_PORT_TYPE
ALUC[16] <= ALUC.DB_MAX_OUTPUT_PORT_TYPE
ALUC[17] <= ALUC.DB_MAX_OUTPUT_PORT_TYPE
LODEC_4TOF <= AA.DB_MAX_OUTPUT_PORT_TYPE
NDIVAB <= AC.DB_MAX_OUTPUT_PORT_TYPE
NDJNZD <= AE.DB_MAX_OUTPUT_PORT_TYPE
NDJNZR <= AF.DB_MAX_OUTPUT_PORT_TYPE
NMULAB <= AJ.DB_MAX_OUTPUT_PORT_TYPE
DAA <= AK.DB_MAX_OUTPUT_PORT_TYPE
NLJMP <= AL.DB_MAX_OUTPUT_PORT_TYPE
NLCALL <= AM.DB_MAX_OUTPUT_PORT_TYPE
NOP16 <= ALUC.DB_MAX_OUTPUT_PORT_TYPE
NCPLB <= AT.DB_MAX_OUTPUT_PORT_TYPE
NSETB <= AU.DB_MAX_OUTPUT_PORT_TYPE
NSETC <= AW.DB_MAX_OUTPUT_PORT_TYPE
NORLCN <= AX.DB_MAX_OUTPUT_PORT_TYPE
NORLCB <= AY.DB_MAX_OUTPUT_PORT_TYPE
NMOVCB <= AZ.DB_MAX_OUTPUT_PORT_TYPE
NCLRB <= AAA.DB_MAX_OUTPUT_PORT_TYPE
NCLRC <= AAB.DB_MAX_OUTPUT_PORT_TYPE
NANLCN <= AAC.DB_MAX_OUTPUT_PORT_TYPE
NANLCB <= AAD.DB_MAX_OUTPUT_PORT_TYPE
JBC <= AAE.DB_MAX_OUTPUT_PORT_TYPE
NCPLC <= AV.DB_MAX_OUTPUT_PORT_TYPE
HIDEC[0] => AG.IN0
HIDEC[0] => AL.IN0
HIDEC[0] => AP.IN0
HIDEC[1] => AB.IN0
HIDEC[1] => AM.IN0
HIDEC[1] => AP.IN1
HIDEC[1] => AAE.IN0
HIDEC[1] => AAG.IN0
HIDEC[2] => AG.IN1
HIDEC[2] => AS.IN0
HIDEC[3] => AG.IN1
HIDEC[3] => AS.IN1
HIDEC[3] => AAF.IN0
HIDEC[3] => AAG.IN1
HIDEC[4] => AH.IN0
HIDEC[5] => ALUC.IN1
HIDEC[6] => AH.IN1
HIDEC[6] => ALUC.IN1
HIDEC[7] => AY.IN0
HIDEC[7] => AAH.IN0
HIDEC[8] => AC.IN0
HIDEC[8] => AAD.IN0
HIDEC[8] => AAH.IN1
HIDEC[9] => AB.IN1
HIDEC[9] => AS.IN1
HIDEC[9] => AAF.IN1
HIDEC[9] => AAH.IN1
HIDEC[10] => AJ.IN0
HIDEC[10] => AN.IN1
HIDEC[10] => AX.IN0
HIDEC[10] => AZ.IN0
HIDEC[11] => AB.IN1
HIDEC[11] => AT.IN0
HIDEC[11] => AV.IN0
HIDEC[11] => AAC.IN0
HIDEC[11] => AAH.IN1
HIDEC[11] => BD.IN1
HIDEC[12] => AR.IN0
HIDEC[12] => AAA.IN0
HIDEC[12] => AAB.IN0
HIDEC[12] => AAH.IN1
HIDEC[13] => AE.IN0
HIDEC[13] => AF.IN0
HIDEC[13] => AK.IN0
HIDEC[13] => AU.IN0
HIDEC[13] => AW.IN0
HIDEC[13] => AAH.IN1
HIDEC[14] => AO.IN0
HIDEC[15] => AD.IN0
LODEC[0] => AX.IN1
LODEC[0] => AAC.IN1
LODEC[0] => AAE.IN1
LODEC[1] => ~NO_FANOUT~
LODEC[2] => AL.IN1
LODEC[2] => AM.IN1
LODEC[2] => AT.IN1
LODEC[2] => AU.IN1
LODEC[2] => AY.IN1
LODEC[2] => AZ.IN1
LODEC[2] => AAA.IN1
LODEC[2] => AAD.IN1
LODEC[2] => BE.IN1
LODEC[3] => AP.IN1
LODEC[3] => AQ.IN1
LODEC[3] => AV.IN1
LODEC[3] => AW.IN1
LODEC[3] => AAB.IN1
LODEC[3] => AAG.IN1
LODEC[3] => ALUC.IN1
LODEC[4] => AC.IN1
LODEC[4] => AD.IN1
LODEC[4] => AJ.IN1
LODEC[4] => AK.IN1
LODEC[4] => AO.IN1
LODEC[4] => AR.IN1
LODEC[5] => AE.IN1
OPC[1] => AI.IN0
OPC[2] => AA.IN0
OPC[2] => AI.IN1
OPC[3] => AA.IN1
OPC[3] => AF.IN1
OPC[3] => AI.IN1
RET => BB.IN1
RETI => BB.IN1


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s004bo_e:U3|m3s033bo_e:U3
ACCADD[0] <= ACCADD.DB_MAX_OUTPUT_PORT_TYPE
ACCADD[1] <= ACCADD.DB_MAX_OUTPUT_PORT_TYPE
ACCADD[2] <= NDIV.DB_MAX_OUTPUT_PORT_TYPE
ACCADD[3] <= ACCADD.DB_MAX_OUTPUT_PORT_TYPE
ACCADD[4] <= AJ.DB_MAX_OUTPUT_PORT_TYPE
ACCADD[5] <= NOP16.DB_MAX_OUTPUT_PORT_TYPE
ACCADD[6] <= AK.DB_MAX_OUTPUT_PORT_TYPE
ACCADD[7] <= ACCADD.DB_MAX_OUTPUT_PORT_TYPE
ACCADD[8] <= ACCADD.DB_MAX_OUTPUT_PORT_TYPE
ACCADD[9] <= ACCADD.DB_MAX_OUTPUT_PORT_TYPE
NMOVPC <= AC.DB_MAX_OUTPUT_PORT_TYPE
NINCDP <= AK.DB_MAX_OUTPUT_PORT_TYPE
NSWAPN <= AJ.DB_MAX_OUTPUT_PORT_TYPE
NMOVBC <= AP.DB_MAX_OUTPUT_PORT_TYPE
LOGDI <= CA.DB_MAX_OUTPUT_PORT_TYPE
HIDEC[0] => AH.IN0
HIDEC[1] => AH.IN1
HIDEC[2] => AG.IN0
HIDEC[3] => AG.IN1
HIDEC[4] => AI.IN0
HIDEC[4] => AN.IN1
HIDEC[5] => AI.IN1
HIDEC[5] => AN.IN1
HIDEC[6] => AI.IN1
HIDEC[6] => BF.IN0
HIDEC[7] => AA.IN0
HIDEC[8] => AC.IN0
HIDEC[8] => AH.IN1
HIDEC[9] => AD.IN0
HIDEC[9] => AP.IN0
HIDEC[9] => BF.IN1
HIDEC[10] => AG.IN1
HIDEC[10] => AH.IN1
HIDEC[10] => AK.IN0
HIDEC[11] => AG.IN1
HIDEC[11] => AL.IN0
HIDEC[12] => AE.IN0
HIDEC[12] => AF.IN0
HIDEC[12] => AG.IN1
HIDEC[12] => ACCADD.IN0
HIDEC[13] => AE.IN1
HIDEC[13] => AG.IN1
HIDEC[13] => AJ.IN1
HIDEC[14] => AB.IN0
HIDEC[14] => AE.IN1
HIDEC[14] => AF.IN1
HIDEC[14] => AM.IN0
HIDEC[14] => BF.IN1
LODEC[0] => AB.IN1
LODEC[0] => CA.IN1
LODEC[1] => AM.IN1
LODEC[2] => AP.IN1
LODEC[3] => AC.IN1
LODEC[3] => AD.IN1
LODEC[3] => AK.IN1
LODEC[3] => CA.IN1
LODEC[3] => ACCADD.IN0
LODEC[4] => AA.IN1
LODEC[4] => AL.IN1
LODEC[4] => AQ.IN0
LODEC[4] => BC.IN1
LODEC[5] => AF.IN1
LODEC[5] => AQ.IN1
LODEC[6] => AJ.IN0
LODEC[7] => AJ.IN1
OPC[3] => BA.IN1
OPC[4] => ~NO_FANOUT~
OPC[5] => ~NO_FANOUT~
OPC[6] => ACCADD.IN1
OPC[7] => ACCADD.IN1
LODEC_4TOF => CB.IN1
LODEC_4TOF => ACCADD.IN1
LODEC_4TOF => BC.IN1
NOP16 => ACCADD[5].DATAIN
MULDIV => ACCADD.IN0
MULDIV => ACCADD.IN1
INDXR => ACCADD.IN1
INDOP => ACCADD.IN1
NDIV => ACCADD.IN1
NDIV => ACCADD.IN1
NDIV => ACCADD[2].DATAIN
NDJD => BB.IN0
NDJR => BB.IN1
NBEN => BB.IN1
CJNE => BE.IN1
NMUL => ACCADD.IN1
NMUL => ACCADD.IN1
NMCB => BB.IN1


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s004bo_e:U3|m3s032bo_e:U4
TMPADD[0] <= TMPADD.DB_MAX_OUTPUT_PORT_TYPE
TMPADD[1] <= TMPADD.DB_MAX_OUTPUT_PORT_TYPE
TMPADD[2] <= MULDIV.DB_MAX_OUTPUT_PORT_TYPE
TMPADD[3] <= NMPC.DB_MAX_OUTPUT_PORT_TYPE
PCLONG <= AA.DB_MAX_OUTPUT_PORT_TYPE
LO5TOF <= AF.DB_MAX_OUTPUT_PORT_TYPE
NLOGDA <= BC.DB_MAX_OUTPUT_PORT_TYPE
HIDEC[2] => AD.IN0
HIDEC[3] => AD.IN1
HIDEC[4] => AC.IN0
HIDEC[5] => AC.IN1
HIDEC[6] => AC.IN1
HIDEC[7] => ~NO_FANOUT~
HIDEC[8] => ~NO_FANOUT~
HIDEC[9] => AD.IN1
HIDEC[10] => ~NO_FANOUT~
HIDEC[11] => AE.IN0
HIDEC[11] => BE.IN1
LODEC[2] => BC.IN1
LODEC[3] => ~NO_FANOUT~
LODEC[4] => AF.IN0
LODEC[4] => BA.IN1
LODEC[4] => BB.IN1
LODEC[5] => AB.IN0
LODEC[5] => AE.IN1
LODEC_4TOF => AF.IN1
LODEC_4TOF => AB.IN1
ND16 => AH.IN0
MULDIV => AH.IN1
MULDIV => TMPADD[2].DATAIN
NMPC => TMPADD[3].DATAIN
NLCA => AA.IN0
NLJM => AA.IN1
EITHER_RET => TMPADD.IN1
LOGDI => TMPADD.IN1


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s004bo_e:U3|m3s034bo_e:U5
PCADD[1] <= PCADD.DB_MAX_OUTPUT_PORT_TYPE
PCADD[2] <= AA.DB_MAX_OUTPUT_PORT_TYPE
PCADD[3] <= PCADD.DB_MAX_OUTPUT_PORT_TYPE
PCADD[4] <= PCADD.DB_MAX_OUTPUT_PORT_TYPE
PCADD[5] <= PCADD.DB_MAX_OUTPUT_PORT_TYPE
PCADD[6] <= PCADD.DB_MAX_OUTPUT_PORT_TYPE
PCADD[7] <= NIDP.DB_MAX_OUTPUT_PORT_TYPE
PCADD[8] <= PCADD.DB_MAX_OUTPUT_PORT_TYPE
PCADD[9] <= PCADD.DB_MAX_OUTPUT_PORT_TYPE
PCADD[10] <= PCADD.DB_MAX_OUTPUT_PORT_TYPE
PCADD[11] <= PCADD.DB_MAX_OUTPUT_PORT_TYPE
PCADD[12] <= PCADD.DB_MAX_OUTPUT_PORT_TYPE
HIDEC[0] => AL.IN0
HIDEC[0] => AD.IN1
HIDEC[1] => AL.IN1
HIDEC[1] => BC.IN0
HIDEC[1] => Equal0.IN7
HIDEC[2] => AH.IN1
HIDEC[2] => BC.IN1
HIDEC[2] => Equal0.IN6
HIDEC[3] => AH.IN1
HIDEC[3] => BC.IN1
HIDEC[3] => Equal0.IN5
HIDEC[4] => Equal0.IN4
HIDEC[5] => Equal0.IN3
HIDEC[6] => Equal0.IN2
HIDEC[7] => AA.IN0
HIDEC[7] => AH.IN1
HIDEC[7] => BD.IN0
HIDEC[7] => PCADD.IN0
HIDEC[7] => Equal0.IN1
HIDEC[8] => AH.IN1
HIDEC[8] => PCADD.IN0
HIDEC[8] => PCADD.IN0
HIDEC[8] => PCADD.IN0
HIDEC[8] => PCADD.IN1
HIDEC[8] => Equal0.IN0
HIDEC[9] => AE.IN0
HIDEC[9] => AH.IN1
HIDEC[9] => AK.IN0
HIDEC[9] => BC.IN1
HIDEC[9] => PCADD.IN1
HIDEC[9] => PCADD.IN0
HIDEC[9] => PCADD.IN1
HIDEC[10] => PCADD.IN1
HIDEC[10] => PCADD.IN1
HIDEC[11] => AK.IN1
HIDEC[11] => BD.IN1
HIDEC[11] => PCADD.IN1
HIDEC[12] => PCADD.IN1
HIDEC[13] => PCADD.IN1
HIDEC[14] => AH.IN0
HIDEC[15] => AH.IN1
LODEC[0] => AD.IN0
LODEC[0] => AE.IN1
LODEC[0] => BC.IN1
LODEC[0] => PCADD.IN1
LODEC[0] => PCADD.IN0
LODEC[0] => PCADD.IN1
LODEC[1] => AG.IN0
LODEC[1] => PCADD.IN1
LODEC[2] => BE.IN1
LODEC[2] => PCADD.IN1
LODEC[3] => AA.IN1
LODEC[3] => PCADD.IN1
LODEC[4] => AK.IN1
LODEC[4] => AL.IN1
LODEC[5] => AG.IN1
LODEC[5] => PCADD.IN1
OPC[3] => AI.IN0
OPC[3] => PCADD.IN1
OPC[4] => ~NO_FANOUT~
OPC[5] => ~NO_FANOUT~
OPC[6] => ~NO_FANOUT~
OPC[7] => AK.IN1
OPC[7] => AL.IN1
OPC[7] => AD.IN1
NLCALL => PCADD.IN1
NLCALL => PCADD.IN0
BRET => AB.IN0
BRET => BB.IN1
BRET => PCADD.IN1
PCL0 => AB.IN1
PCL0 => PCADD.IN1
DJNZ => PCADD.IN1
CJNE => PCADD.IN1
CJNE => PCADD.IN1
CJNE => PCADD.IN1
NIDP => PCADD.IN1
NIDP => PCADD[7].DATAIN
INDOP => AI.IN1
INDOP => PCADD.IN1
LOGDI => PCADD.IN1
LOGDI => PCADD.IN1
NDJR => PCADD.IN1
NDJR => PCADD.IN1
NDJD => PCADD.IN1
NDJD => PCADD.IN1


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s004bo_e:U3|m3s035bo_e:U6
REGADD[0] <= REGADD.DB_MAX_OUTPUT_PORT_TYPE
REGADD[1] <= REGADD.DB_MAX_OUTPUT_PORT_TYPE
REGADD[2] <= REGADD.DB_MAX_OUTPUT_PORT_TYPE
REGADD[3] <= REGADD.DB_MAX_OUTPUT_PORT_TYPE
REGADD[4] <= REGADD.DB_MAX_OUTPUT_PORT_TYPE
REGADD[5] <= BC.DB_MAX_OUTPUT_PORT_TYPE
REGADD[6] <= BD.DB_MAX_OUTPUT_PORT_TYPE
REGADD[7] <= REGADD.DB_MAX_OUTPUT_PORT_TYPE
REGADD[8] <= REGADD.DB_MAX_OUTPUT_PORT_TYPE
REGADD[9] <= AB.DB_MAX_OUTPUT_PORT_TYPE
REGADD[10] <= REGADD.DB_MAX_OUTPUT_PORT_TYPE
NCALL <= AB.DB_MAX_OUTPUT_PORT_TYPE
NPOP <= AG.DB_MAX_OUTPUT_PORT_TYPE
NPUSH <= AK.DB_MAX_OUTPUT_PORT_TYPE
HIDA[0] => AM.IN0
HIDA[1] => AM.IN1
HIDA[2] => AP.IN0
HIDA[3] => AP.IN1
LODEC[0] => AC.IN1
LODEC[0] => AG.IN0
LODEC[0] => AK.IN0
LODEC[0] => BG.IN1
LODEC[1] => AB.IN0
LODEC[2] => BF.IN1
OPC[3] => AE.IN0
OPC[3] => AF.IN0
OPC[3] => AJ.IN0
OPC[4] => AB.IN1
HIDB[7] => AA.IN0
HIDB[7] => AM.IN1
HIDB[8] => AD.IN0
HIDB[8] => AM.IN1
HIDC[10] => AE.IN1
HIDC[10] => AH.IN0
HIDC[10] => AJ.IN1
HIDC[10] => AL.IN0
HIDC[10] => AM.IN1
HIDC[10] => AP.IN1
HIDC[10] => AF.IN1
HIDC[11] => AO.IN0
HIDC[11] => AP.IN1
HIDC[12] => AC.IN0
HIDC[12] => AK.IN1
HIDC[12] => AM.IN1
HIDC[12] => AO.IN1
HIDC[13] => AC.IN1
HIDC[13] => AG.IN1
HIDC[13] => AM.IN1
HIDC[13] => AO.IN1
HI15 => AM.IN1
L5TF => AA.IN1
L5TF => AD.IN1
L5TF => BE.IN1
NLCA => AB.IN1
BRET => NSPA.IN1
INDOP => AE.IN1
INDOP => AL.IN1
INDOP => REGADD.IN1
INDOP => AH.IN1
INDXR => REGADD.IN0
INDXW => REGADD.IN1
NLDA => REGADD.IN1
LOGDI => REGADD.IN1
NMBC => REGADD.IN1
JBC => REGADD.IN1
NBEN => REGADD.IN1
NSWA => REGADD.IN1
NMCB => REGADD.IN1


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s005bo_e:U4
ACCDAT[0] <= L_ACCDAT[0].DB_MAX_OUTPUT_PORT_TYPE
ACCDAT[1] <= L_ACCDAT[1].DB_MAX_OUTPUT_PORT_TYPE
ACCDAT[2] <= L_ACCDAT[2].DB_MAX_OUTPUT_PORT_TYPE
ACCDAT[3] <= L_ACCDAT[3].DB_MAX_OUTPUT_PORT_TYPE
ACCDAT[4] <= L_ACCDAT[4].DB_MAX_OUTPUT_PORT_TYPE
ACCDAT[5] <= L_ACCDAT[5].DB_MAX_OUTPUT_PORT_TYPE
ACCDAT[6] <= L_ACCDAT[6].DB_MAX_OUTPUT_PORT_TYPE
ACCDAT[7] <= L_ACCDAT[7].DB_MAX_OUTPUT_PORT_TYPE
BREG[0] <= BREG[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BREG[1] <= BREG[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BREG[2] <= BREG[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BREG[3] <= BREG[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BREG[4] <= BREG[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BREG[5] <= BREG[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BREG[6] <= BREG[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BREG[7] <= BREG[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACLDAT[0] <= ACLDAT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACLDAT[1] <= ACLDAT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACLDAT[2] <= ACLDAT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACLDAT[3] <= ACLDAT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACLDAT[4] <= ACLDAT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACLDAT[5] <= ACLDAT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACLDAT[6] <= ACLDAT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACLDAT[7] <= ACLDAT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACLDAT[8] <= ACLDAT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACLDAT[9] <= ACLDAT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PAR <= PAR.DB_MAX_OUTPUT_PORT_TYPE
ACC0 <= ACC0~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAAL <= DAAL.DB_MAX_OUTPUT_PORT_TYPE
DAAH <= DAAH.DB_MAX_OUTPUT_PORT_TYPE
CYC[1] => AE.IN0
CYC[1] => BF.IN1
CYC[1] => TEMP2_EN.IN0
PSWDAT[6] => AG.IN0
PSWDAT[6] => ACLDAT[8]~reg0.DATAIN
PSWDAT[7] => AH.IN0
PSWDAT[7] => ACLDAT[9]~reg0.DATAIN
STATD[2] => AD.IN0
STATD[2] => AE.IN1
STATD[2] => AG.IN1
STATD[2] => AI.IN1
STATD[2] => BF.IN1
STATD[2] => TEMP2_EN.IN1
STATD[3] => ACC_EN.IN1
STATD[4] => ~NO_FANOUT~
STATD[5] => AF.IN0
STATD[5] => AH.IN1
STATD[5] => AJ.IN1
STATD[5] => ACC_EN.IN0
STATD[5] => TEMP2_EN.IN1
STATD[6] => ACC_EN.IN1
STATD[6] => B_REG_EN.IN0
ACCADD[0] => Mux0.IN1
ACCADD[0] => Mux1.IN1
ACCADD[0] => Mux2.IN1
ACCADD[0] => Mux3.IN1
ACCADD[0] => Mux4.IN1
ACCADD[0] => Mux5.IN1
ACCADD[0] => Mux6.IN1
ACCADD[0] => Mux7.IN1
ACCADD[0] => MULDIV.IN0
ACCADD[1] => Mux0.IN0
ACCADD[1] => Mux1.IN0
ACCADD[1] => Mux2.IN0
ACCADD[1] => Mux3.IN0
ACCADD[1] => Mux4.IN0
ACCADD[1] => Mux5.IN0
ACCADD[1] => Mux6.IN0
ACCADD[1] => Mux7.IN0
ACCADD[1] => MULDIV.IN1
ACCADD[2] => Mux16.IN5
ACCADD[2] => Mux17.IN5
ACCADD[2] => Mux18.IN5
ACCADD[2] => Mux19.IN5
ACCADD[2] => Mux20.IN5
ACCADD[2] => Mux21.IN5
ACCADD[2] => Mux22.IN5
ACCADD[2] => Mux23.IN5
ACCADD[2] => AE.IN1
ACCADD[2] => LDATAB[7].OUTPUTSELECT
ACCADD[2] => LDATAB[6].OUTPUTSELECT
ACCADD[2] => LDATAB[5].OUTPUTSELECT
ACCADD[2] => LDATAB[4].OUTPUTSELECT
ACCADD[2] => LDATAB[3].OUTPUTSELECT
ACCADD[2] => LDATAB[2].OUTPUTSELECT
ACCADD[2] => LDATAB[1].OUTPUTSELECT
ACCADD[2] => LDATAB[0].OUTPUTSELECT
ACCADD[3] => ADD3MOD.IN1
ACCADD[4] => REGMOD[7].OUTPUTSELECT
ACCADD[4] => REGMOD[6].OUTPUTSELECT
ACCADD[4] => REGMOD[5].OUTPUTSELECT
ACCADD[4] => REGMOD[4].OUTPUTSELECT
ACCADD[5] => AF.IN1
ACCADD[5] => TEMP2_EN.IN1
ACCADD[6] => AD.IN1
ACCADD[7] => ACC_EN.IN0
ACCADD[8] => ACC_EN.IN1
ACCADD[9] => TEMP2_EN.IN1
ALUDAT[0] => Mux15.IN0
ALUDAT[0] => Mux23.IN0
ALUDAT[0] => ALUMOD[0].DATAB
ALUDAT[1] => Mux14.IN1
ALUDAT[1] => Mux22.IN0
ALUDAT[1] => ALUMOD[1].DATAB
ALUDAT[2] => Mux13.IN1
ALUDAT[2] => Mux21.IN0
ALUDAT[2] => ALUMOD[2].DATAB
ALUDAT[3] => Mux12.IN1
ALUDAT[3] => Mux20.IN0
ALUDAT[3] => ALUMOD[3].DATAB
ALUDAT[4] => Mux11.IN1
ALUDAT[4] => Mux19.IN0
ALUDAT[4] => ALUMOD[4].DATAB
ALUDAT[5] => Mux10.IN1
ALUDAT[5] => Mux18.IN0
ALUDAT[5] => ALUMOD[5].DATAB
ALUDAT[6] => Mux9.IN1
ALUDAT[6] => Mux17.IN0
ALUDAT[6] => ALUMOD[6].DATAB
ALUDAT[7] => Mux8.IN1
ALUDAT[7] => Mux16.IN0
ALUDAT[7] => ALUMOD[7].DATAB
CPRDDM[0] => Mux23.IN1
CPRDDM[1] => Mux22.IN1
CPRDDM[2] => Mux21.IN1
CPRDDM[3] => Mux20.IN1
CPRDDM[4] => Mux19.IN1
CPRDDM[5] => Mux18.IN1
CPRDDM[6] => Mux17.IN1
CPRDDM[7] => Mux16.IN1
RDAT[0] => Mux7.IN4
RDAT[0] => Mux15.IN4
RDAT[1] => Mux6.IN4
RDAT[1] => Mux14.IN4
RDAT[2] => Mux5.IN4
RDAT[2] => Mux13.IN4
RDAT[3] => Mux4.IN4
RDAT[3] => Mux12.IN4
RDAT[4] => Mux11.IN2
RDAT[4] => REGMOD[4].DATAB
RDAT[5] => Mux10.IN2
RDAT[5] => REGMOD[5].DATAB
RDAT[6] => Mux9.IN2
RDAT[6] => REGMOD[6].DATAB
RDAT[7] => Mux8.IN2
RDAT[7] => REGMOD[7].DATAB
IMMDAT[0] => Mux7.IN2
IMMDAT[1] => Mux6.IN2
IMMDAT[2] => Mux5.IN2
IMMDAT[3] => Mux4.IN2
IMMDAT[4] => Mux3.IN2
IMMDAT[5] => Mux2.IN2
IMMDAT[6] => Mux1.IN2
IMMDAT[7] => Mux0.IN2
RAMDI[0] => Mux23.IN2
RAMDI[0] => Mux23.IN3
RAMDI[0] => ALUMOD[0].DATAA
RAMDI[1] => Mux22.IN2
RAMDI[1] => Mux22.IN3
RAMDI[1] => ALUMOD[1].DATAA
RAMDI[2] => Mux21.IN2
RAMDI[2] => Mux21.IN3
RAMDI[2] => ALUMOD[2].DATAA
RAMDI[3] => Mux20.IN2
RAMDI[3] => Mux20.IN3
RAMDI[3] => ALUMOD[3].DATAA
RAMDI[4] => Mux19.IN2
RAMDI[4] => Mux19.IN3
RAMDI[4] => ALUMOD[4].DATAA
RAMDI[5] => Mux18.IN2
RAMDI[5] => Mux18.IN3
RAMDI[5] => ALUMOD[5].DATAA
RAMDI[6] => Mux17.IN2
RAMDI[6] => Mux17.IN3
RAMDI[6] => ALUMOD[6].DATAA
RAMDI[7] => Mux16.IN2
RAMDI[7] => Mux16.IN3
RAMDI[7] => ALUMOD[7].DATAA
SFRW[20] => Mux16.IN4
SFRW[20] => Mux17.IN4
SFRW[20] => Mux18.IN4
SFRW[20] => Mux19.IN4
SFRW[20] => Mux20.IN4
SFRW[20] => Mux21.IN4
SFRW[20] => Mux22.IN4
SFRW[20] => Mux23.IN4
SFRW[20] => B_REG_EN.IN1
SFRW[21] => ACC_EN.IN1
SFRW[21] => ALUMOD[7].OUTPUTSELECT
SFRW[21] => ALUMOD[6].OUTPUTSELECT
SFRW[21] => ALUMOD[5].OUTPUTSELECT
SFRW[21] => ALUMOD[4].OUTPUTSELECT
SFRW[21] => ALUMOD[3].OUTPUTSELECT
SFRW[21] => ALUMOD[2].OUTPUTSELECT
SFRW[21] => ALUMOD[1].OUTPUTSELECT
SFRW[21] => ALUMOD[0].OUTPUTSELECT
DAA => ACC_EN.IN1
LCYC => ACC_EN.IN1
LCYC => B_REG_EN.IN1
DIV2CK => ACC_EN.IN1
DIV2CK => B_REG_EN.IN1
DIV2CK => TEMP2_EN.IN1
CO => LDATAB[7].DATAB
CO => LDATAB[0].DATAA
CO => Mux24.IN2
RST => ACC0~reg0.ACLR
RST => ACLDAT[0]~reg0.ACLR
RST => ACLDAT[1]~reg0.ACLR
RST => ACLDAT[2]~reg0.ACLR
RST => ACLDAT[3]~reg0.ACLR
RST => ACLDAT[4]~reg0.ACLR
RST => ACLDAT[5]~reg0.ACLR
RST => ACLDAT[6]~reg0.ACLR
RST => ACLDAT[7]~reg0.ACLR
RST => ACLDAT[8]~reg0.ACLR
RST => ACLDAT[9]~reg0.ACLR
RST => BREG[0]~reg0.ACLR
RST => BREG[1]~reg0.ACLR
RST => BREG[2]~reg0.ACLR
RST => BREG[3]~reg0.ACLR
RST => BREG[4]~reg0.ACLR
RST => BREG[5]~reg0.ACLR
RST => BREG[6]~reg0.ACLR
RST => BREG[7]~reg0.ACLR
RST => L_ACCDAT[0].ACLR
RST => L_ACCDAT[1].ACLR
RST => L_ACCDAT[2].ACLR
RST => L_ACCDAT[3].ACLR
RST => L_ACCDAT[4].ACLR
RST => L_ACCDAT[5].ACLR
RST => L_ACCDAT[6].ACLR
RST => L_ACCDAT[7].ACLR
NX1 => ACC0~reg0.CLK
NX1 => ACLDAT[0]~reg0.CLK
NX1 => ACLDAT[1]~reg0.CLK
NX1 => ACLDAT[2]~reg0.CLK
NX1 => ACLDAT[3]~reg0.CLK
NX1 => ACLDAT[4]~reg0.CLK
NX1 => ACLDAT[5]~reg0.CLK
NX1 => ACLDAT[6]~reg0.CLK
NX1 => ACLDAT[7]~reg0.CLK
NX1 => ACLDAT[8]~reg0.CLK
NX1 => ACLDAT[9]~reg0.CLK
NX1 => BREG[0]~reg0.CLK
NX1 => BREG[1]~reg0.CLK
NX1 => BREG[2]~reg0.CLK
NX1 => BREG[3]~reg0.CLK
NX1 => BREG[4]~reg0.CLK
NX1 => BREG[5]~reg0.CLK
NX1 => BREG[6]~reg0.CLK
NX1 => BREG[7]~reg0.CLK
NX1 => L_ACCDAT[0].CLK
NX1 => L_ACCDAT[1].CLK
NX1 => L_ACCDAT[2].CLK
NX1 => L_ACCDAT[3].CLK
NX1 => L_ACCDAT[4].CLK
NX1 => L_ACCDAT[5].CLK
NX1 => L_ACCDAT[6].CLK
NX1 => L_ACCDAT[7].CLK


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s006bo_e:U5
TMPDAT[0] <= TMPDAT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMPDAT[1] <= TMPDAT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMPDAT[2] <= TMPDAT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMPDAT[3] <= TMPDAT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMPDAT[4] <= TMPDAT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMPDAT[5] <= TMPDAT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMPDAT[6] <= TMPDAT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMPDAT[7] <= TMPDAT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_COUNT[0] => Mux7.IN1
PROGRAM_COUNT[1] => Mux6.IN1
PROGRAM_COUNT[2] => Mux5.IN1
PROGRAM_COUNT[3] => Mux4.IN1
PROGRAM_COUNT[4] => Mux3.IN1
PROGRAM_COUNT[5] => Mux2.IN1
PROGRAM_COUNT[6] => Mux1.IN1
PROGRAM_COUNT[7] => Mux0.IN1
PROGRAM_COUNT[8] => Mux7.IN0
PROGRAM_COUNT[9] => Mux6.IN0
PROGRAM_COUNT[10] => Mux5.IN0
PROGRAM_COUNT[11] => Mux4.IN0
PROGRAM_COUNT[12] => Mux3.IN0
PROGRAM_COUNT[13] => Mux2.IN0
PROGRAM_COUNT[14] => Mux1.IN0
PROGRAM_COUNT[15] => Mux0.IN0
RDAT[0] => Mux15.IN0
RDAT[1] => Mux14.IN0
RDAT[2] => Mux13.IN0
RDAT[3] => Mux12.IN1
RDAT[4] => Mux11.IN1
RDAT[5] => Mux10.IN0
RDAT[6] => Mux9.IN0
RDAT[7] => Mux8.IN1
IMMDAT[0] => Mux15.IN1
IMMDAT[1] => Mux14.IN1
IMMDAT[2] => Mux13.IN1
IMMDAT[3] => Mux12.IN2
IMMDAT[4] => Mux11.IN2
IMMDAT[5] => Mux10.IN1
IMMDAT[6] => Mux9.IN1
IMMDAT[7] => Mux8.IN2
DPH[0] => Mux7.IN2
DPH[1] => Mux6.IN2
DPH[2] => Mux5.IN2
DPH[3] => Mux4.IN2
DPH[4] => Mux3.IN2
DPH[5] => Mux2.IN2
DPH[6] => Mux1.IN2
DPH[7] => Mux0.IN2
DPL[0] => Mux7.IN3
DPL[1] => Mux6.IN3
DPL[2] => Mux5.IN3
DPL[3] => Mux4.IN3
DPL[4] => Mux3.IN3
DPL[5] => Mux2.IN3
DPL[6] => Mux1.IN3
DPL[7] => Mux0.IN3
BREG[0] => LDATAB[0].DATAB
BREG[1] => LDATAB[1].DATAB
BREG[2] => LDATAB[2].DATAB
BREG[3] => LDATAB[3].DATAB
BREG[4] => LDATAB[4].DATAB
BREG[5] => LDATAB[5].DATAB
BREG[6] => LDATAB[6].DATAB
BREG[7] => LDATAB[7].DATAB
TMPADD[0] => Mux8.IN4
TMPADD[0] => Mux9.IN3
TMPADD[0] => Mux10.IN3
TMPADD[0] => Mux11.IN4
TMPADD[0] => Mux12.IN4
TMPADD[0] => Mux13.IN3
TMPADD[0] => Mux14.IN3
TMPADD[0] => Mux15.IN3
TMPADD[1] => Mux8.IN3
TMPADD[1] => Mux9.IN2
TMPADD[1] => Mux10.IN2
TMPADD[1] => Mux11.IN3
TMPADD[1] => Mux12.IN3
TMPADD[1] => Mux13.IN2
TMPADD[1] => Mux14.IN2
TMPADD[1] => Mux15.IN2
TMPADD[2] => LDATAB[7].OUTPUTSELECT
TMPADD[2] => LDATAB[6].OUTPUTSELECT
TMPADD[2] => LDATAB[5].OUTPUTSELECT
TMPADD[2] => LDATAB[4].OUTPUTSELECT
TMPADD[2] => LDATAB[3].OUTPUTSELECT
TMPADD[2] => LDATAB[2].OUTPUTSELECT
TMPADD[2] => LDATAB[1].OUTPUTSELECT
TMPADD[2] => LDATAB[0].OUTPUTSELECT
TMPADD[3] => Mux0.IN4
TMPADD[3] => Mux1.IN4
TMPADD[3] => Mux2.IN4
TMPADD[3] => Mux3.IN4
TMPADD[3] => Mux4.IN4
TMPADD[3] => Mux5.IN4
TMPADD[3] => Mux6.IN4
TMPADD[3] => Mux7.IN4
CODAT[0] => Mux15.IN4
CODAT[1] => Mux13.IN4
CODAT[1] => Mux14.IN4
CODAT[2] => Mux9.IN4
CODAT[2] => Mux10.IN4
CYC[1] => AA.IN0
CYC[1] => TEMP1_EN.IN0
STATD[2] => TEMP1_EN.IN1
STATD[3] => ~NO_FANOUT~
STATD[4] => ~NO_FANOUT~
STATD[5] => Mux0.IN5
STATD[5] => Mux1.IN5
STATD[5] => Mux2.IN5
STATD[5] => Mux3.IN5
STATD[5] => Mux4.IN5
STATD[5] => Mux5.IN5
STATD[5] => Mux6.IN5
STATD[5] => Mux7.IN5
STATD[5] => TEMP1_EN.IN1
LOGDI => AA.IN1
DIV2CK => tmpout.IN1
NX1 => TMPDAT[0]~reg0.CLK
NX1 => TMPDAT[1]~reg0.CLK
NX1 => TMPDAT[2]~reg0.CLK
NX1 => TMPDAT[3]~reg0.CLK
NX1 => TMPDAT[4]~reg0.CLK
NX1 => TMPDAT[5]~reg0.CLK
NX1 => TMPDAT[6]~reg0.CLK
NX1 => TMPDAT[7]~reg0.CLK
RST => TMPDAT[0]~reg0.ACLR
RST => TMPDAT[1]~reg0.ACLR
RST => TMPDAT[2]~reg0.ACLR
RST => TMPDAT[3]~reg0.ACLR
RST => TMPDAT[4]~reg0.ACLR
RST => TMPDAT[5]~reg0.ACLR
RST => TMPDAT[6]~reg0.ACLR
RST => TMPDAT[7]~reg0.ACLR


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s007bo_e:U6
C_TRUE <= C_TRUE~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUDAT[0] => AA.IN0
ALUDAT[1] => AA.IN1
ALUDAT[2] => AA.IN1
ALUDAT[3] => AA.IN1
ALUDAT[4] => AA.IN1
ALUDAT[5] => AA.IN1
ALUDAT[6] => AA.IN1
ALUDAT[7] => AA.IN1
OPC[4] => Mux0.IN6
OPC[5] => Mux0.IN5
OPC[6] => Mux0.IN4
OPC[7] => TMPCTRU.OUTPUTSELECT
PSWDAT[7] => Mux0.IN7
PSWDAT[7] => Mux0.IN2
CYC[2] => ctruout.IN0
STATD[3] => ctruout.IN1
BBIT => Mux0.IN8
BBIT => Mux0.IN9
BBIT => Mux0.IN1
DIV2CK => ctruout.IN1
NX1 => C_TRUE~reg0.CLK
RST => C_TRUE~reg0.ACLR


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s008bo_e:U7
WEP <= m3s039bo_e:U2.WEP
NFOE <= FOE.DB_MAX_OUTPUT_PORT_TYPE
NFWE <= FWE.DB_MAX_OUTPUT_PORT_TYPE
NSFROE <= SFROE.DB_MAX_OUTPUT_PORT_TYPE
NSFRWE <= SFRWE.DB_MAX_OUTPUT_PORT_TYPE
BIT_POSN[0] <= BIT_POSN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BIT_POSN[1] <= BIT_POSN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BIT_POSN[2] <= BIT_POSN[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAMDI[0] <= RAMDI[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAMDI[1] <= RAMDI[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAMDI[2] <= RAMDI[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAMDI[3] <= RAMDI[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAMDI[4] <= RAMDI[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAMDI[5] <= RAMDI[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAMDI[6] <= RAMDI[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAMDI[7] <= RAMDI[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FA[0] <= L_FA[0].DB_MAX_OUTPUT_PORT_TYPE
FA[1] <= L_FA[1].DB_MAX_OUTPUT_PORT_TYPE
FA[2] <= L_FA[2].DB_MAX_OUTPUT_PORT_TYPE
FA[3] <= L_FA[3].DB_MAX_OUTPUT_PORT_TYPE
FA[4] <= L_FA[4].DB_MAX_OUTPUT_PORT_TYPE
FA[5] <= L_FA[5].DB_MAX_OUTPUT_PORT_TYPE
FA[6] <= L_FA[6].DB_MAX_OUTPUT_PORT_TYPE
FA[7] <= L_FA[7].DB_MAX_OUTPUT_PORT_TYPE
RDAT[0] <= L_RDAT.DB_MAX_OUTPUT_PORT_TYPE
RDAT[1] <= L_RDAT.DB_MAX_OUTPUT_PORT_TYPE
RDAT[2] <= L_RDAT.DB_MAX_OUTPUT_PORT_TYPE
RDAT[3] <= L_RDAT.DB_MAX_OUTPUT_PORT_TYPE
RDAT[4] <= L_RDAT[4].DB_MAX_OUTPUT_PORT_TYPE
RDAT[5] <= L_RDAT[5].DB_MAX_OUTPUT_PORT_TYPE
RDAT[6] <= L_RDAT[6].DB_MAX_OUTPUT_PORT_TYPE
RDAT[7] <= L_RDAT[7].DB_MAX_OUTPUT_PORT_TYPE
SFRW[0] <= m3s039bo_e:U2.SFRW[0]
SFRW[1] <= m3s039bo_e:U2.SFRW[1]
SFRW[2] <= m3s039bo_e:U2.SFRW[2]
SFRW[3] <= m3s039bo_e:U2.SFRW[3]
SFRW[4] <= m3s039bo_e:U2.SFRW[4]
SFRW[5] <= m3s039bo_e:U2.SFRW[5]
SFRW[6] <= m3s039bo_e:U2.SFRW[6]
SFRW[7] <= m3s039bo_e:U2.SFRW[7]
SFRW[8] <= m3s039bo_e:U2.SFRW[8]
SFRW[9] <= m3s039bo_e:U2.SFRW[9]
SFRW[10] <= m3s039bo_e:U2.SFRW[10]
SFRW[11] <= m3s039bo_e:U2.SFRW[11]
SFRW[12] <= m3s039bo_e:U2.SFRW[12]
SFRW[13] <= m3s039bo_e:U2.SFRW[13]
SFRW[14] <= m3s039bo_e:U2.SFRW[14]
SFRW[15] <= m3s039bo_e:U2.SFRW[15]
SFRW[16] <= m3s039bo_e:U2.SFRW[16]
SFRW[17] <= m3s039bo_e:U2.SFRW[17]
SFRW[18] <= m3s039bo_e:U2.SFRW[18]
SFRW[19] <= m3s039bo_e:U2.SFRW[19]
SFRW[20] <= m3s039bo_e:U2.SFRW[20]
SFRW[21] <= m3s039bo_e:U2.SFRW[21]
JBC => JBC_FAILED.IN0
EITHER_RET => FA_EN.IN1
C_TRUE => JBC_FAILED.IN1
NESFR => muxrdat.IN1
CLEAR => FA_EN.IN1
LCYC => FOE.IN0
LCYC => SFRWE.IN1
RESINT => SFR_LOAD.IN1
RESINT => file_control.IN1
RESINT => file_control.IN1
RESINT => FWE.IN0
DIV2CK => set_addr_mode.IN1
DIV2CK => set_addr_mode.IN0
DIV2CK => load_FA.IN1
DIV2CK => file_control.IN0
DIV2CK => FWE.IN1
DIV2CK => m3s009bo_e:U1.DIV2CK
DIV2CK => load_ind_addr.IN1
DIV2CK => file_control.IN0
NX1 => m3s009bo_e:U1.NX1
NX1 => INDIRECT_ADDR[0].CLK
NX1 => INDIRECT_ADDR[1].CLK
NX1 => INDIRECT_ADDR[2].CLK
NX1 => INDIRECT_ADDR[3].CLK
NX1 => INDIRECT_ADDR[4].CLK
NX1 => INDIRECT_ADDR[5].CLK
NX1 => INDIRECT_ADDR[6].CLK
NX1 => INDIRECT_ADDR[7].CLK
NX1 => RAMDI[0]~reg0.CLK
NX1 => RAMDI[1]~reg0.CLK
NX1 => RAMDI[2]~reg0.CLK
NX1 => RAMDI[3]~reg0.CLK
NX1 => RAMDI[4]~reg0.CLK
NX1 => RAMDI[5]~reg0.CLK
NX1 => RAMDI[6]~reg0.CLK
NX1 => RAMDI[7]~reg0.CLK
NX1 => SFROE.CLK
NX1 => SFRWE.CLK
NX1 => FWE.CLK
NX1 => FOE.CLK
NX1 => SFR_LOAD.CLK
NX1 => SEL_SFR_NRAM.CLK
NX1 => BIT_POSN[0]~reg0.CLK
NX1 => BIT_POSN[1]~reg0.CLK
NX1 => BIT_POSN[2]~reg0.CLK
NX1 => L_FA[0].CLK
NX1 => L_FA[1].CLK
NX1 => L_FA[2].CLK
NX1 => L_FA[3].CLK
NX1 => L_FA[4].CLK
NX1 => L_FA[5].CLK
NX1 => L_FA[6].CLK
NX1 => L_FA[7].CLK
NX1 => SEL_STACKPTR.CLK
NX1 => SEL_INDADDR.CLK
NX1 => SEL_REGBANK.CLK
NX1 => SEL_DIRADDR.CLK
RST => m3s009bo_e:U1.RST
RST => INDIRECT_ADDR[0].ACLR
RST => INDIRECT_ADDR[1].ACLR
RST => INDIRECT_ADDR[2].ACLR
RST => INDIRECT_ADDR[3].ACLR
RST => INDIRECT_ADDR[4].ACLR
RST => INDIRECT_ADDR[5].ACLR
RST => INDIRECT_ADDR[6].ACLR
RST => INDIRECT_ADDR[7].ACLR
RST => RAMDI[0]~reg0.ACLR
RST => RAMDI[1]~reg0.ACLR
RST => RAMDI[2]~reg0.ACLR
RST => RAMDI[3]~reg0.ACLR
RST => RAMDI[4]~reg0.ACLR
RST => RAMDI[5]~reg0.ACLR
RST => RAMDI[6]~reg0.ACLR
RST => RAMDI[7]~reg0.ACLR
RST => SFROE.ACLR
RST => SFRWE.ACLR
RST => FWE.ACLR
RST => FOE.ACLR
RST => SFR_LOAD.ACLR
RST => SEL_SFR_NRAM.ACLR
RST => BIT_POSN[0]~reg0.ACLR
RST => BIT_POSN[1]~reg0.ACLR
RST => BIT_POSN[2]~reg0.ACLR
RST => L_FA[0].ACLR
RST => L_FA[1].ACLR
RST => L_FA[2].ACLR
RST => L_FA[3].ACLR
RST => L_FA[4].ACLR
RST => L_FA[5].ACLR
RST => L_FA[6].ACLR
RST => L_FA[7].ACLR
RST => SEL_STACKPTR.ACLR
RST => SEL_INDADDR.ACLR
RST => SEL_REGBANK.ACLR
RST => SEL_DIRADDR.PRESET
ALUDAT[0] => m3s009bo_e:U1.ALUDAT[0]
ALUDAT[1] => m3s009bo_e:U1.ALUDAT[1]
ALUDAT[2] => m3s009bo_e:U1.ALUDAT[2]
ALUDAT[3] => m3s009bo_e:U1.ALUDAT[3]
ALUDAT[4] => m3s009bo_e:U1.ALUDAT[4]
ALUDAT[5] => m3s009bo_e:U1.ALUDAT[5]
ALUDAT[6] => m3s009bo_e:U1.ALUDAT[6]
ALUDAT[7] => m3s009bo_e:U1.ALUDAT[7]
IMMDAT[0] => DIRECT_ADDR[0].DATAB
IMMDAT[0] => m3s009bo_e:U1.IMMDAT[0]
IMMDAT[1] => DIRECT_ADDR[1].DATAB
IMMDAT[1] => m3s009bo_e:U1.IMMDAT[1]
IMMDAT[2] => DIRECT_ADDR[2].DATAB
IMMDAT[2] => m3s009bo_e:U1.IMMDAT[2]
IMMDAT[3] => DIRECT_ADDR[3].DATAB
IMMDAT[3] => m3s009bo_e:U1.IMMDAT[3]
IMMDAT[4] => DIRECT_ADDR[4].DATAB
IMMDAT[4] => m3s009bo_e:U1.IMMDAT[4]
IMMDAT[5] => DIRECT_ADDR[5].DATAB
IMMDAT[5] => m3s009bo_e:U1.IMMDAT[5]
IMMDAT[6] => DIRECT_ADDR[6].DATAB
IMMDAT[6] => m3s009bo_e:U1.IMMDAT[6]
IMMDAT[7] => BIT_MODE_ADDR[7].DATAB
IMMDAT[7] => m3s009bo_e:U1.IMMDAT[7]
SFRDAT[0] => L_RDAT.DATAB
SFRDAT[1] => L_RDAT.DATAB
SFRDAT[2] => L_RDAT.DATAB
SFRDAT[3] => L_RDAT.DATAB
SFRDAT[4] => L_RDAT[4].DATAB
SFRDAT[5] => L_RDAT[5].DATAB
SFRDAT[6] => L_RDAT[6].DATAB
SFRDAT[7] => L_RDAT[7].DATAB
SP[0] => NEXT_FA.IN1
SP[1] => NEXT_FA.IN1
SP[2] => NEXT_FA.IN1
SP[3] => NEXT_FA.IN1
SP[4] => NEXT_FA.IN1
SP[5] => NEXT_FA.IN1
SP[6] => NEXT_FA.IN1
SP[7] => NEXT_FA.IN1
IROMD[0] => DIRECT_ADDR[0].DATAA
IROMD[1] => DIRECT_ADDR[1].DATAA
IROMD[2] => DIRECT_ADDR[2].DATAA
IROMD[3] => DIRECT_ADDR[3].DATAA
IROMD[4] => DIRECT_ADDR[4].DATAA
IROMD[5] => DIRECT_ADDR[5].DATAA
IROMD[6] => DIRECT_ADDR[6].DATAA
IROMD[7] => BIT_MODE_ADDR[7].DATAA
FI[0] => L_RDAT.DATAA
FI[0] => INDIRECT_ADDR[0].DATAIN
FI[1] => L_RDAT.DATAA
FI[1] => INDIRECT_ADDR[1].DATAIN
FI[2] => L_RDAT.DATAA
FI[2] => INDIRECT_ADDR[2].DATAIN
FI[3] => L_RDAT.DATAA
FI[3] => INDIRECT_ADDR[3].DATAIN
FI[4] => L_RDAT[4].DATAA
FI[4] => INDIRECT_ADDR[4].DATAIN
FI[5] => L_RDAT[5].DATAA
FI[5] => INDIRECT_ADDR[5].DATAIN
FI[6] => L_RDAT[6].DATAA
FI[6] => INDIRECT_ADDR[6].DATAIN
FI[7] => L_RDAT[7].DATAA
FI[7] => INDIRECT_ADDR[7].DATAIN
CYC[1] => FA_EN.IN0
CYC[1] => FA_EN.IN0
CYC[1] => set_addr_mode.IN0
CYC[1] => set_addr_mode.IN0
CYC[1] => load_ind_addr.IN0
CYC[2] => FA_EN.IN0
CYC[2] => FA_EN.IN0
CYC[2] => BIT_MODE_ADDR[7].OUTPUTSELECT
CYC[2] => DIRECT_ADDR[6].OUTPUTSELECT
CYC[2] => DIRECT_ADDR[5].OUTPUTSELECT
CYC[2] => DIRECT_ADDR[4].OUTPUTSELECT
CYC[2] => DIRECT_ADDR[3].OUTPUTSELECT
CYC[2] => DIRECT_ADDR[2].OUTPUTSELECT
CYC[2] => DIRECT_ADDR[1].OUTPUTSELECT
CYC[2] => DIRECT_ADDR[0].OUTPUTSELECT
CYC[2] => m3s009bo_e:U1.CYC[2]
OPC[0] => NEXT_FA.IN1
OPC[1] => REG_BANK_ADDR[1].IN0
OPC[2] => REG_BANK_ADDR[2].IN0
OPC[3] => REG_BANK_ADDR[1].IN1
OPC[3] => REG_BANK_ADDR[2].IN1
PSWDAT[3] => NEXT_FA.IN1
PSWDAT[4] => NEXT_FA.IN1
REGADD[0] => m3s009bo_e:U1.REGADD[0]
REGADD[1] => m3s009bo_e:U1.REGADD[1]
REGADD[2] => FA_EN.IN1
REGADD[2] => set_addr_mode.IN1
REGADD[3] => SEL_REGBANK.IN0
REGADD[3] => SEL_INDADDR.IN0
REGADD[3] => SEL_DIRADDR.IN0
REGADD[3] => SEL_STACKPTR.IN0
REGADD[4] => SEL_STACKPTR.IN1
REGADD[4] => SEL_INDADDR.IN1
REGADD[4] => SEL_DIRADDR.IN1
REGADD[4] => SEL_REGBANK.IN1
REGADD[5] => SEL_REGBANK.IN0
REGADD[5] => SEL_INDADDR.IN0
REGADD[5] => SEL_DIRADDR.IN0
REGADD[5] => SEL_STACKPTR.IN0
REGADD[6] => SEL_STACKPTR.IN1
REGADD[6] => SEL_INDADDR.IN1
REGADD[6] => SEL_DIRADDR.IN1
REGADD[6] => SEL_REGBANK.IN1
REGADD[7] => ~NO_FANOUT~
REGADD[8] => SFR_LOAD.IN1
REGADD[8] => FOE.IN1
REGADD[8] => SFRWE.IN1
REGADD[9] => FOE.IN1
REGADD[10] => NEXT_FA.IN1
REGADD[10] => NEXT_FA.IN1
STATD[1] => FA_EN.IN1
STATD[1] => set_addr_mode.IN1
STATD[2] => FA_EN.IN1
STATD[3] => set_addr_mode.IN1
STATD[3] => load_ind_addr.IN1
STATD[4] => FA_EN.IN1
STATD[4] => FA_EN.IN1
STATD[4] => file_control.IN1
STATD[5] => file_control.IN1
STATD[5] => m3s009bo_e:U1.STATD[5]
STATD[6] => FWE.ENA
STATD[6] => SFRWE.ENA
STATD[6] => RAMDI[7]~reg0.ENA
STATD[6] => RAMDI[6]~reg0.ENA
STATD[6] => RAMDI[5]~reg0.ENA
STATD[6] => RAMDI[4]~reg0.ENA
STATD[6] => RAMDI[3]~reg0.ENA
STATD[6] => RAMDI[2]~reg0.ENA
STATD[6] => RAMDI[1]~reg0.ENA
STATD[6] => RAMDI[0]~reg0.ENA
STACK_DATA[0] => m3s009bo_e:U1.STACK_DATA[0]
STACK_DATA[1] => m3s009bo_e:U1.STACK_DATA[1]
STACK_DATA[2] => m3s009bo_e:U1.STACK_DATA[2]
STACK_DATA[3] => m3s009bo_e:U1.STACK_DATA[3]
STACK_DATA[4] => m3s009bo_e:U1.STACK_DATA[4]
STACK_DATA[5] => m3s009bo_e:U1.STACK_DATA[5]
STACK_DATA[6] => m3s009bo_e:U1.STACK_DATA[6]
STACK_DATA[7] => m3s009bo_e:U1.STACK_DATA[7]
STACK_DATA[8] => m3s009bo_e:U1.STACK_DATA[8]
STACK_DATA[9] => m3s009bo_e:U1.STACK_DATA[9]
STACK_DATA[10] => m3s009bo_e:U1.STACK_DATA[10]
STACK_DATA[11] => m3s009bo_e:U1.STACK_DATA[11]
STACK_DATA[12] => m3s009bo_e:U1.STACK_DATA[12]
STACK_DATA[13] => m3s009bo_e:U1.STACK_DATA[13]
STACK_DATA[14] => m3s009bo_e:U1.STACK_DATA[14]
STACK_DATA[15] => m3s009bo_e:U1.STACK_DATA[15]


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s008bo_e:U7|m3s009bo_e:U1
RAMDI[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
RAMDI[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
RAMDI[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
RAMDI[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
RAMDI[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
RAMDI[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
RAMDI[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
RAMDI[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
STACK_DATA[0] => LDATAA[0].DATAB
STACK_DATA[1] => LDATAA[1].DATAB
STACK_DATA[2] => LDATAA[2].DATAB
STACK_DATA[3] => LDATAA[3].DATAB
STACK_DATA[4] => LDATAA[4].DATAB
STACK_DATA[5] => LDATAA[5].DATAB
STACK_DATA[6] => LDATAA[6].DATAB
STACK_DATA[7] => LDATAA[7].DATAB
STACK_DATA[8] => LDATAA[0].DATAA
STACK_DATA[9] => LDATAA[1].DATAA
STACK_DATA[10] => LDATAA[2].DATAA
STACK_DATA[11] => LDATAA[3].DATAA
STACK_DATA[12] => LDATAA[4].DATAA
STACK_DATA[13] => LDATAA[5].DATAA
STACK_DATA[14] => LDATAA[6].DATAA
STACK_DATA[15] => LDATAA[7].DATAA
IMMDAT[0] => Mux7.IN0
IMMDAT[1] => Mux6.IN0
IMMDAT[2] => Mux5.IN0
IMMDAT[3] => Mux4.IN0
IMMDAT[4] => Mux3.IN0
IMMDAT[5] => Mux2.IN0
IMMDAT[6] => Mux1.IN0
IMMDAT[7] => Mux0.IN0
ALUDAT[0] => Mux7.IN1
ALUDAT[0] => Mux7.IN2
ALUDAT[1] => Mux6.IN1
ALUDAT[1] => Mux6.IN2
ALUDAT[2] => Mux5.IN1
ALUDAT[2] => Mux5.IN2
ALUDAT[3] => Mux4.IN1
ALUDAT[3] => Mux4.IN2
ALUDAT[4] => Mux3.IN1
ALUDAT[5] => Mux2.IN1
ALUDAT[6] => Mux1.IN1
ALUDAT[7] => Mux0.IN1
REGADD[0] => Mux0.IN3
REGADD[0] => Mux1.IN3
REGADD[0] => Mux2.IN3
REGADD[0] => Mux3.IN3
REGADD[0] => Mux4.IN4
REGADD[0] => Mux5.IN4
REGADD[0] => Mux6.IN4
REGADD[0] => Mux7.IN4
REGADD[1] => Mux0.IN2
REGADD[1] => Mux1.IN2
REGADD[1] => Mux2.IN2
REGADD[1] => Mux3.IN2
REGADD[1] => Mux4.IN3
REGADD[1] => Mux5.IN3
REGADD[1] => Mux6.IN3
REGADD[1] => Mux7.IN3
CYC[2] => STACK_MUX.DATAIN
STATD[5] => upper_nibble_temp.IN0
RDAT[4] => REG_HI_NIBBLE[4].DATAIN
RDAT[5] => REG_HI_NIBBLE[5].DATAIN
RDAT[6] => REG_HI_NIBBLE[6].DATAIN
RDAT[7] => REG_HI_NIBBLE[7].DATAIN
DIV2CK => upper_nibble_temp.IN1
DIV2CK => STACK_MUX.ENA
NX1 => REG_HI_NIBBLE[4].CLK
NX1 => REG_HI_NIBBLE[5].CLK
NX1 => REG_HI_NIBBLE[6].CLK
NX1 => REG_HI_NIBBLE[7].CLK
NX1 => STACK_MUX.CLK
RST => REG_HI_NIBBLE[4].ACLR
RST => REG_HI_NIBBLE[5].ACLR
RST => REG_HI_NIBBLE[6].ACLR
RST => REG_HI_NIBBLE[7].ACLR
RST => STACK_MUX.ACLR


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s008bo_e:U7|m3s039bo_e:U2
SFRW[0] <= SFRW.DB_MAX_OUTPUT_PORT_TYPE
SFRW[1] <= SFRW.DB_MAX_OUTPUT_PORT_TYPE
SFRW[2] <= SFRW.DB_MAX_OUTPUT_PORT_TYPE
SFRW[3] <= SFRW.DB_MAX_OUTPUT_PORT_TYPE
SFRW[4] <= SFRW.DB_MAX_OUTPUT_PORT_TYPE
SFRW[5] <= SFRW.DB_MAX_OUTPUT_PORT_TYPE
SFRW[6] <= SFRW.DB_MAX_OUTPUT_PORT_TYPE
SFRW[7] <= SFRW.DB_MAX_OUTPUT_PORT_TYPE
SFRW[8] <= SFRW.DB_MAX_OUTPUT_PORT_TYPE
SFRW[9] <= SFRW.DB_MAX_OUTPUT_PORT_TYPE
SFRW[10] <= SFRW.DB_MAX_OUTPUT_PORT_TYPE
SFRW[11] <= SFRW.DB_MAX_OUTPUT_PORT_TYPE
SFRW[12] <= SFRW.DB_MAX_OUTPUT_PORT_TYPE
SFRW[13] <= SFRW.DB_MAX_OUTPUT_PORT_TYPE
SFRW[14] <= SFRW.DB_MAX_OUTPUT_PORT_TYPE
SFRW[15] <= SFRW.DB_MAX_OUTPUT_PORT_TYPE
SFRW[16] <= SFRW.DB_MAX_OUTPUT_PORT_TYPE
SFRW[17] <= SFRW.DB_MAX_OUTPUT_PORT_TYPE
SFRW[18] <= SFRW.DB_MAX_OUTPUT_PORT_TYPE
SFRW[19] <= SFRW.DB_MAX_OUTPUT_PORT_TYPE
SFRW[20] <= SFRW.DB_MAX_OUTPUT_PORT_TYPE
SFRW[21] <= SFRW.DB_MAX_OUTPUT_PORT_TYPE
WEP <= WEP.DB_MAX_OUTPUT_PORT_TYPE
FA[0] => A001.IN1
FA[0] => A011.IN1
FA[0] => A101.IN1
FA[0] => A111.IN1
FA[0] => A000.IN1
FA[0] => A010.IN1
FA[0] => A100.IN1
FA[1] => A011.IN0
FA[1] => A111.IN0
FA[1] => A000.IN0
FA[1] => A101.IN0
FA[2] => A101.IN1
FA[2] => A111.IN1
FA[2] => A000.IN1
FA[2] => A011.IN1
FA[3] => AH0001.IN1
FA[3] => AH0011.IN1
FA[3] => AH1111.IN1
FA[3] => AH01X1.IN1
FA[3] => AH1100.IN1
FA[3] => AH1110.IN1
FA[3] => AH0000.IN1
FA[3] => AH1010.IN1
FA[3] => AH0110.IN1
FA[3] => AH0100.IN1
FA[3] => AH0010.IN1
FA[4] => AH0011.IN1
FA[4] => AH0110.IN1
FA[4] => AH1010.IN1
FA[4] => AH1110.IN1
FA[4] => SFRW.IN1
FA[4] => AH1100.IN1
FA[4] => AH0000.IN1
FA[4] => SFRW.IN1
FA[4] => AH0100.IN1
FA[5] => AH1100.IN0
FA[5] => AH01X1.IN0
FA[5] => AH0000.IN0
FA[5] => AH1010.IN0
FA[6] => AH1010.IN1
FA[6] => AH1100.IN1
FA[6] => AH0000.IN1
FA[6] => AH01X1.IN1
SFR_LOAD => WEP.IN1
SFRWE => SFRW.IN1
SFRWE => SFRW.IN1
SFRWE => SFRW.IN1
SFRWE => SFRW.IN1
SFRWE => SFRW.IN1
SFRWE => SFRW.IN1
SFRWE => SFRW.IN1
SFRWE => SFRW.IN1
SFRWE => SFRW.IN1
SFRWE => SFRW.IN1
SFRWE => SFRW.IN1


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s010bo_e:U8
EXT_PROG_EN <= EXT_PROG_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXT_ROM <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
DPL[0] <= DPL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DPL[1] <= DPL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DPL[2] <= DPL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DPL[3] <= DPL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DPL[4] <= DPL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DPL[5] <= DPL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DPL[6] <= DPL[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DPL[7] <= DPL[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DPH[0] <= DPH[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DPH[1] <= DPH[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DPH[2] <= DPH[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DPH[3] <= DPH[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DPH[4] <= DPH[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DPH[5] <= DPH[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DPH[6] <= DPH[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DPH[7] <= DPH[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STACK_DATA[0] <= STACK_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STACK_DATA[1] <= STACK_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STACK_DATA[2] <= STACK_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STACK_DATA[3] <= STACK_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STACK_DATA[4] <= STACK_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STACK_DATA[5] <= STACK_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STACK_DATA[6] <= STACK_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STACK_DATA[7] <= STACK_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STACK_DATA[8] <= STACK_DATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STACK_DATA[9] <= STACK_DATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STACK_DATA[10] <= STACK_DATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STACK_DATA[11] <= STACK_DATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STACK_DATA[12] <= STACK_DATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STACK_DATA[13] <= STACK_DATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STACK_DATA[14] <= STACK_DATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STACK_DATA[15] <= STACK_DATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_COUNT[0] <= L_PROGRAM_COUNT[0].DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_COUNT[1] <= L_PROGRAM_COUNT[1].DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_COUNT[2] <= L_PROGRAM_COUNT[2].DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_COUNT[3] <= L_PROGRAM_COUNT[3].DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_COUNT[4] <= L_PROGRAM_COUNT[4].DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_COUNT[5] <= L_PROGRAM_COUNT[5].DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_COUNT[6] <= L_PROGRAM_COUNT[6].DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_COUNT[7] <= L_PROGRAM_COUNT[7].DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_COUNT[8] <= L_PROGRAM_COUNT[8].DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_COUNT[9] <= L_PROGRAM_COUNT[9].DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_COUNT[10] <= L_PROGRAM_COUNT[10].DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_COUNT[11] <= L_PROGRAM_COUNT[11].DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_COUNT[12] <= L_PROGRAM_COUNT[12].DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_COUNT[13] <= L_PROGRAM_COUNT[13].DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_COUNT[14] <= L_PROGRAM_COUNT[14].DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_COUNT[15] <= L_PROGRAM_COUNT[15].DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_ADDR[0] <= PROGRAM_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_ADDR[1] <= PROGRAM_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_ADDR[2] <= PROGRAM_ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_ADDR[3] <= PROGRAM_ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_ADDR[4] <= PROGRAM_ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_ADDR[5] <= PROGRAM_ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_ADDR[6] <= PROGRAM_ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_ADDR[7] <= PROGRAM_ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_ADDR[8] <= PROGRAM_ADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_ADDR[9] <= PROGRAM_ADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_ADDR[10] <= PROGRAM_ADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_ADDR[11] <= PROGRAM_ADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_ADDR[12] <= PROGRAM_ADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_ADDR[13] <= PROGRAM_ADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_ADDR[14] <= PROGRAM_ADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_ADDR[15] <= PROGRAM_ADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NEA => EXT_PROG_EN.IN1
LCYC => BA.IN1
DLM => NFBL.OUTPUTSELECT
DLM => NFBH.OUTPUTSELECT
DLM => SEL_11BIT_ADDR.OUTPUTSELECT
DLM => PC_INCR.IN1
DLM => set_rel.IN1
DLM => update_program_address.IN1
DLM => EXT_PROG_EN.IN1
DLM => update_program_address.IN1
DLM => PROGRAM_COUNT_EN.IN1
DLM => update_program_counter.IN0
DLM => SEL_11BIT_ADDR.IN0
DLMSTB => update_program_counter.IN1
INTA => m3s013bo_e:U2.INTA
INTA => PC_INCR.IN1
IDLE => PROGRAM_COUNT_EN.IN0
C_TRUE => PROGRAM_COUNT_EN.IN1
ADDR_11BIT => SEL_11BIT_ADDR.IN1
JMPADPTR => NFBL.IN0
JMPADPTR => update_program_address.IN0
JMPADPTR => update_program_address.IN0
JMPADPTR => NFBH.IN0
CLEAR => update_program_counter.IN1
CLEAR => update_program_address.IN0
CLEAR => DPL.OUTPUTSELECT
CLEAR => DPL.OUTPUTSELECT
CLEAR => DPL.OUTPUTSELECT
CLEAR => DPL.OUTPUTSELECT
CLEAR => DPL.OUTPUTSELECT
CLEAR => DPL.OUTPUTSELECT
CLEAR => DPL.OUTPUTSELECT
CLEAR => DPL.OUTPUTSELECT
CLEAR => DPH.OUTPUTSELECT
CLEAR => DPH.OUTPUTSELECT
CLEAR => DPH.OUTPUTSELECT
CLEAR => DPH.OUTPUTSELECT
CLEAR => DPH.OUTPUTSELECT
CLEAR => DPH.OUTPUTSELECT
CLEAR => DPH.OUTPUTSELECT
CLEAR => DPH.OUTPUTSELECT
DIV2CK => update_program_counter.IN1
DIV2CK => save_stack_data.IN1
DIV2CK => update_program_address.IN1
DIV2CK => set_data_pointer.IN1
DIV2CK => set_data_pointer.IN1
DIV2CK => pc_load_controller.IN0
DIV2CK => pc_load_controller.IN0
DIV2CK => misc2.IN0
DIV2CK => misc2.IN0
DIV2CK => save_addr16_low.IN1
NX1 => DPH[0]~reg0.CLK
NX1 => DPH[1]~reg0.CLK
NX1 => DPH[2]~reg0.CLK
NX1 => DPH[3]~reg0.CLK
NX1 => DPH[4]~reg0.CLK
NX1 => DPH[5]~reg0.CLK
NX1 => DPH[6]~reg0.CLK
NX1 => DPH[7]~reg0.CLK
NX1 => DPL[0]~reg0.CLK
NX1 => DPL[1]~reg0.CLK
NX1 => DPL[2]~reg0.CLK
NX1 => DPL[3]~reg0.CLK
NX1 => DPL[4]~reg0.CLK
NX1 => DPL[5]~reg0.CLK
NX1 => DPL[6]~reg0.CLK
NX1 => DPL[7]~reg0.CLK
NX1 => STACK_DATA[0]~reg0.CLK
NX1 => STACK_DATA[1]~reg0.CLK
NX1 => STACK_DATA[2]~reg0.CLK
NX1 => STACK_DATA[3]~reg0.CLK
NX1 => STACK_DATA[4]~reg0.CLK
NX1 => STACK_DATA[5]~reg0.CLK
NX1 => STACK_DATA[6]~reg0.CLK
NX1 => STACK_DATA[7]~reg0.CLK
NX1 => STACK_DATA[8]~reg0.CLK
NX1 => STACK_DATA[9]~reg0.CLK
NX1 => STACK_DATA[10]~reg0.CLK
NX1 => STACK_DATA[11]~reg0.CLK
NX1 => STACK_DATA[12]~reg0.CLK
NX1 => STACK_DATA[13]~reg0.CLK
NX1 => STACK_DATA[14]~reg0.CLK
NX1 => STACK_DATA[15]~reg0.CLK
NX1 => EXT_PROG_EN~reg0.CLK
NX1 => PROGRAM_ADDR[0]~reg0.CLK
NX1 => PROGRAM_ADDR[1]~reg0.CLK
NX1 => PROGRAM_ADDR[2]~reg0.CLK
NX1 => PROGRAM_ADDR[3]~reg0.CLK
NX1 => PROGRAM_ADDR[4]~reg0.CLK
NX1 => PROGRAM_ADDR[5]~reg0.CLK
NX1 => PROGRAM_ADDR[6]~reg0.CLK
NX1 => PROGRAM_ADDR[7]~reg0.CLK
NX1 => PROGRAM_ADDR[8]~reg0.CLK
NX1 => PROGRAM_ADDR[9]~reg0.CLK
NX1 => PROGRAM_ADDR[10]~reg0.CLK
NX1 => PROGRAM_ADDR[11]~reg0.CLK
NX1 => PROGRAM_ADDR[12]~reg0.CLK
NX1 => PROGRAM_ADDR[13]~reg0.CLK
NX1 => PROGRAM_ADDR[14]~reg0.CLK
NX1 => PROGRAM_ADDR[15]~reg0.CLK
NX1 => ADDR_16BIT_LOW[0].CLK
NX1 => ADDR_16BIT_LOW[1].CLK
NX1 => ADDR_16BIT_LOW[2].CLK
NX1 => ADDR_16BIT_LOW[3].CLK
NX1 => ADDR_16BIT_LOW[4].CLK
NX1 => ADDR_16BIT_LOW[5].CLK
NX1 => ADDR_16BIT_LOW[6].CLK
NX1 => ADDR_16BIT_LOW[7].CLK
NX1 => L_PROGRAM_COUNT[0].CLK
NX1 => L_PROGRAM_COUNT[1].CLK
NX1 => L_PROGRAM_COUNT[2].CLK
NX1 => L_PROGRAM_COUNT[3].CLK
NX1 => L_PROGRAM_COUNT[4].CLK
NX1 => L_PROGRAM_COUNT[5].CLK
NX1 => L_PROGRAM_COUNT[6].CLK
NX1 => L_PROGRAM_COUNT[7].CLK
NX1 => L_PROGRAM_COUNT[8].CLK
NX1 => L_PROGRAM_COUNT[9].CLK
NX1 => L_PROGRAM_COUNT[10].CLK
NX1 => L_PROGRAM_COUNT[11].CLK
NX1 => L_PROGRAM_COUNT[12].CLK
NX1 => L_PROGRAM_COUNT[13].CLK
NX1 => L_PROGRAM_COUNT[14].CLK
NX1 => L_PROGRAM_COUNT[15].CLK
NX1 => JMP_REL.CLK
NX1 => BA.CLK
NX1 => SEL_11BIT_ADDR.CLK
NX1 => NFBH.CLK
NX1 => NFBL.CLK
VECTOR_ADDR[1] => m3s013bo_e:U2.VECTOR_ADDR[1]
VECTOR_ADDR[2] => m3s013bo_e:U2.VECTOR_ADDR[2]
VECTOR_ADDR[3] => m3s013bo_e:U2.VECTOR_ADDR[3]
VECTOR_ADDR[4] => m3s013bo_e:U2.VECTOR_ADDR[4]
RDAT[0] => m3s013bo_e:U2.RDAT[0]
RDAT[1] => m3s013bo_e:U2.RDAT[1]
RDAT[2] => m3s013bo_e:U2.RDAT[2]
RDAT[3] => m3s013bo_e:U2.RDAT[3]
RDAT[4] => m3s013bo_e:U2.RDAT[4]
RDAT[5] => m3s013bo_e:U2.RDAT[5]
RDAT[6] => m3s013bo_e:U2.RDAT[6]
RDAT[7] => m3s013bo_e:U2.RDAT[7]
ALUDAT[0] => NEXT_PROGRAM_ADDR[8].DATAB
ALUDAT[0] => LOCALA[0].DATAA
ALUDAT[0] => m3s013bo_e:U2.ALUDAT[0]
ALUDAT[0] => ADDR_16BIT_LOW[0].DATAIN
ALUDAT[1] => NEXT_PROGRAM_ADDR[9].DATAB
ALUDAT[1] => LOCALA[1].DATAA
ALUDAT[1] => m3s013bo_e:U2.ALUDAT[1]
ALUDAT[1] => ADDR_16BIT_LOW[1].DATAIN
ALUDAT[2] => NEXT_PROGRAM_ADDR[10].DATAB
ALUDAT[2] => LOCALA[2].DATAA
ALUDAT[2] => m3s013bo_e:U2.ALUDAT[2]
ALUDAT[2] => ADDR_16BIT_LOW[2].DATAIN
ALUDAT[3] => NEXT_PROGRAM_ADDR[11].DATAB
ALUDAT[3] => LOCALA[3].DATAA
ALUDAT[3] => m3s013bo_e:U2.ALUDAT[3]
ALUDAT[3] => ADDR_16BIT_LOW[3].DATAIN
ALUDAT[4] => NEXT_PROGRAM_ADDR[12].DATAB
ALUDAT[4] => LOCALA[4].DATAA
ALUDAT[4] => m3s013bo_e:U2.ALUDAT[4]
ALUDAT[4] => ADDR_16BIT_LOW[4].DATAIN
ALUDAT[5] => NEXT_PROGRAM_ADDR[13].DATAB
ALUDAT[5] => LOCALA[5].DATAA
ALUDAT[5] => m3s013bo_e:U2.ALUDAT[5]
ALUDAT[5] => ADDR_16BIT_LOW[5].DATAIN
ALUDAT[6] => NEXT_PROGRAM_ADDR[14].DATAB
ALUDAT[6] => LOCALA[6].DATAA
ALUDAT[6] => m3s013bo_e:U2.ALUDAT[6]
ALUDAT[6] => ADDR_16BIT_LOW[6].DATAIN
ALUDAT[7] => NEXT_PROGRAM_ADDR[15].DATAB
ALUDAT[7] => LOCALA[7].DATAA
ALUDAT[7] => m3s013bo_e:U2.ALUDAT[7]
ALUDAT[7] => ADDR_16BIT_LOW[7].DATAIN
IMMDAT[0] => LOCALA[0].DATAB
IMMDAT[0] => m3s011bo_e:U1.IMMDAT[0]
IMMDAT[0] => m3s013bo_e:U2.IMMDAT[0]
IMMDAT[1] => LOCALA[1].DATAB
IMMDAT[1] => m3s011bo_e:U1.IMMDAT[1]
IMMDAT[1] => m3s013bo_e:U2.IMMDAT[1]
IMMDAT[2] => LOCALA[2].DATAB
IMMDAT[2] => m3s011bo_e:U1.IMMDAT[2]
IMMDAT[2] => m3s013bo_e:U2.IMMDAT[2]
IMMDAT[3] => LOCALA[3].DATAB
IMMDAT[3] => m3s011bo_e:U1.IMMDAT[3]
IMMDAT[3] => m3s013bo_e:U2.IMMDAT[3]
IMMDAT[4] => LOCALA[4].DATAB
IMMDAT[4] => m3s011bo_e:U1.IMMDAT[4]
IMMDAT[4] => m3s013bo_e:U2.IMMDAT[4]
IMMDAT[5] => LOCALA[5].DATAB
IMMDAT[5] => m3s011bo_e:U1.IMMDAT[5]
IMMDAT[5] => m3s013bo_e:U2.IMMDAT[5]
IMMDAT[6] => LOCALA[6].DATAB
IMMDAT[6] => m3s011bo_e:U1.IMMDAT[6]
IMMDAT[6] => m3s013bo_e:U2.IMMDAT[6]
IMMDAT[7] => LOCALA[7].DATAB
IMMDAT[7] => m3s011bo_e:U1.IMMDAT[7]
IMMDAT[7] => m3s013bo_e:U2.IMMDAT[7]
RAMDI[0] => DPTR_DATA[0].DATAA
RAMDI[1] => DPTR_DATA[1].DATAA
RAMDI[2] => DPTR_DATA[2].DATAA
RAMDI[3] => DPTR_DATA[3].DATAA
RAMDI[4] => DPTR_DATA[4].DATAA
RAMDI[5] => DPTR_DATA[5].DATAA
RAMDI[6] => DPTR_DATA[6].DATAA
RAMDI[7] => DPTR_DATA[7].DATAA
MSIZ[0] => LessThan0.IN8
MSIZ[1] => LessThan0.IN7
MSIZ[2] => LessThan0.IN6
MSIZ[3] => LessThan0.IN5
MSIZ[4] => LessThan0.IN4
MSIZ[5] => LessThan0.IN3
MSIZ[6] => LessThan0.IN2
MSIZ[7] => LessThan0.IN1
CYC[1] => STACK_DATA_EN.IN0
CYC[1] => STACK_DATA_EN.IN0
CYC[1] => DPH_EN.IN0
CYC[1] => AG.IN0
CYC[1] => BA.IN0
CYC[1] => BA.IN0
CYC[1] => PROGRAM_COUNT_EN.IN0
CYC[1] => save_addr16_low.IN0
CYC[1] => update_program_address.IN1
CYC[2] => AG.IN0
CYC[2] => NFBL.IN1
CYC[2] => NFBH.IN1
CYC[2] => SEL_11BIT_ADDR.IN1
CYC[2] => BA.IN0
CYC[2] => JMP_REL.IN1
CYC[2] => select_movc_addr.IN0
CYC[2] => update_program_address.IN1
OPC[5] => m3s013bo_e:U2.OPC[5]
OPC[6] => m3s013bo_e:U2.OPC[6]
OPC[7] => m3s013bo_e:U2.OPC[7]
PCADD[1] => m3s013bo_e:U2.PCADD[1]
PCADD[2] => m3s013bo_e:U2.PCADD[2]
PCADD[3] => NFBL.IN1
PCADD[4] => NFBH.IN1
PCADD[4] => NFBH.IN1
PCADD[5] => JMP_REL.IN0
PCADD[5] => PROGRAM_COUNT_EN.IN1
PCADD[6] => select_movc_addr.IN1
PCADD[7] => AG.IN1
PCADD[7] => LOCALA[7].OUTPUTSELECT
PCADD[7] => LOCALA[6].OUTPUTSELECT
PCADD[7] => LOCALA[5].OUTPUTSELECT
PCADD[7] => LOCALA[4].OUTPUTSELECT
PCADD[7] => LOCALA[3].OUTPUTSELECT
PCADD[7] => LOCALA[2].OUTPUTSELECT
PCADD[7] => LOCALA[1].OUTPUTSELECT
PCADD[7] => LOCALA[0].OUTPUTSELECT
PCADD[7] => AG.IN1
PCADD[8] => DPL_EN.IN0
PCADD[8] => DPH_EN.IN0
PCADD[8] => DPTR_DATA[7].OUTPUTSELECT
PCADD[8] => DPTR_DATA[6].OUTPUTSELECT
PCADD[8] => DPTR_DATA[5].OUTPUTSELECT
PCADD[8] => DPTR_DATA[4].OUTPUTSELECT
PCADD[8] => DPTR_DATA[3].OUTPUTSELECT
PCADD[8] => DPTR_DATA[2].OUTPUTSELECT
PCADD[8] => DPTR_DATA[1].OUTPUTSELECT
PCADD[8] => DPTR_DATA[0].OUTPUTSELECT
PCADD[8] => DPL_EN.IN1
PCADD[8] => DPH_EN.IN1
PCADD[9] => BA.IN1
PCADD[10] => STACK_DATA_EN.IN1
PCADD[10] => BA.IN1
PCADD[11] => BA.IN1
PCADD[12] => JMP_REL.IN1
STATD[1] => misc2.IN1
STATD[1] => PROGRAM_COUNT_EN.IN1
STATD[1] => select_movc_addr.IN1
STATD[1] => update_program_address.IN1
STATD[2] => STACK_DATA_EN.IN1
STATD[2] => pc_load_controller.IN1
STATD[3] => AG.IN1
STATD[3] => save_addr16_low.IN1
STATD[4] => misc2.IN1
STATD[4] => PROGRAM_COUNT_EN.IN1
STATD[4] => update_program_address.IN1
STATD[4] => update_program_address.IN1
STATD[5] => STACK_DATA_EN.IN1
STATD[5] => pc_load_controller.IN1
STATD[5] => update_program_address.IN1
STATD[6] => DPH_EN.IN1
STATD[6] => AG.IN1
SFRW[14] => DPL_EN.IN1
SFRW[15] => DPH_EN.IN1


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s010bo_e:U8|m3s011bo_e:U1
NEXT_REL_PC[0] <= m3s027bo_e:U4.SUM[0]
NEXT_REL_PC[1] <= m3s027bo_e:U4.SUM[1]
NEXT_REL_PC[2] <= m3s027bo_e:U4.SUM[2]
NEXT_REL_PC[3] <= m3s027bo_e:U4.SUM[3]
NEXT_REL_PC[4] <= m3s027bo_e:U3.SUM[0]
NEXT_REL_PC[5] <= m3s027bo_e:U3.SUM[1]
NEXT_REL_PC[6] <= m3s027bo_e:U3.SUM[2]
NEXT_REL_PC[7] <= m3s027bo_e:U3.SUM[3]
NEXT_REL_PC[8] <= m3s027bo_e:U2.SUM[0]
NEXT_REL_PC[9] <= m3s027bo_e:U2.SUM[1]
NEXT_REL_PC[10] <= m3s027bo_e:U2.SUM[2]
NEXT_REL_PC[11] <= m3s027bo_e:U2.SUM[3]
NEXT_REL_PC[12] <= m3s027bo_e:U1.SUM[0]
NEXT_REL_PC[13] <= m3s027bo_e:U1.SUM[1]
NEXT_REL_PC[14] <= m3s027bo_e:U1.SUM[2]
NEXT_REL_PC[15] <= m3s027bo_e:U1.SUM[3]
PROGRAM_COUNT[0] => NG.IN1
PROGRAM_COUNT[0] => P[0].IN1
PROGRAM_COUNT[1] => NG.IN1
PROGRAM_COUNT[1] => P[1].IN1
PROGRAM_COUNT[2] => NG.IN1
PROGRAM_COUNT[2] => P[2].IN1
PROGRAM_COUNT[3] => NG.IN1
PROGRAM_COUNT[3] => P[3].IN1
PROGRAM_COUNT[4] => NG.IN1
PROGRAM_COUNT[4] => P[4].IN1
PROGRAM_COUNT[5] => NG.IN1
PROGRAM_COUNT[5] => P[5].IN1
PROGRAM_COUNT[6] => NG.IN1
PROGRAM_COUNT[6] => P[6].IN1
PROGRAM_COUNT[7] => NG.IN1
PROGRAM_COUNT[7] => P[7].IN1
PROGRAM_COUNT[8] => NG.IN1
PROGRAM_COUNT[8] => P[8].IN1
PROGRAM_COUNT[9] => NG.IN1
PROGRAM_COUNT[9] => P[9].IN1
PROGRAM_COUNT[10] => NG.IN1
PROGRAM_COUNT[10] => P[10].IN1
PROGRAM_COUNT[11] => NG.IN1
PROGRAM_COUNT[11] => P[11].IN1
PROGRAM_COUNT[12] => NG.IN1
PROGRAM_COUNT[12] => P[12].IN1
PROGRAM_COUNT[13] => NG.IN1
PROGRAM_COUNT[13] => P[13].IN1
PROGRAM_COUNT[14] => NG.IN1
PROGRAM_COUNT[14] => P[14].IN1
PROGRAM_COUNT[15] => NG.IN1
PROGRAM_COUNT[15] => P[15].IN1
IMMDAT[0] => LBUSA[0].IN0
IMMDAT[1] => LBUSA[1].IN0
IMMDAT[2] => LBUSA[2].IN0
IMMDAT[3] => LBUSA[3].IN0
IMMDAT[4] => LBUSA[4].IN0
IMMDAT[5] => LBUSA[5].IN0
IMMDAT[6] => LBUSA[6].IN0
IMMDAT[7] => LBUSA[7].IN0
PC_INCR => AD.IN1
PC_INCR => AG.IN1
PC_INCR => AI.IN1
PC_INCR => m3s027bo_e:U4.NCI
JMP_REL => LBUSA[0].IN1
JMP_REL => LBUSA[1].IN1
JMP_REL => LBUSA[2].IN1
JMP_REL => LBUSA[3].IN1
JMP_REL => LBUSA[4].IN1
JMP_REL => LBUSA[5].IN1
JMP_REL => LBUSA[6].IN1
JMP_REL => LBUSA[7].IN1


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s010bo_e:U8|m3s011bo_e:U1|m3s027bo_e:U1
SUM[0] <= SUM.DB_MAX_OUTPUT_PORT_TYPE
SUM[1] <= SUM.DB_MAX_OUTPUT_PORT_TYPE
SUM[2] <= SUM.DB_MAX_OUTPUT_PORT_TYPE
SUM[3] <= SUM.DB_MAX_OUTPUT_PORT_TYPE
NG[0] => AD.IN1
NG[0] => AG.IN1
NG[0] => AI.IN0
NG[0] => AJ.IN0
NG[1] => AC.IN1
NG[1] => AD.IN1
NG[1] => AF.IN0
NG[1] => AG.IN0
NG[1] => AH.IN0
NG[2] => AB.IN0
NG[2] => AC.IN0
NG[2] => AD.IN0
NG[2] => AE.IN0
NG[3] => AA.IN0
P[0] => AJ.IN1
P[0] => AC.IN1
P[0] => AF.IN1
P[0] => BC.IN1
P[1] => AH.IN1
P[1] => AB.IN1
P[1] => BB.IN1
P[2] => AE.IN1
P[2] => BA.IN1
P[3] => AA.IN1
NCI => AD.IN1
NCI => AG.IN1
NCI => AI.IN1
NCI => SUM.IN1


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s010bo_e:U8|m3s011bo_e:U1|m3s027bo_e:U2
SUM[0] <= SUM.DB_MAX_OUTPUT_PORT_TYPE
SUM[1] <= SUM.DB_MAX_OUTPUT_PORT_TYPE
SUM[2] <= SUM.DB_MAX_OUTPUT_PORT_TYPE
SUM[3] <= SUM.DB_MAX_OUTPUT_PORT_TYPE
NG[0] => AD.IN1
NG[0] => AG.IN1
NG[0] => AI.IN0
NG[0] => AJ.IN0
NG[1] => AC.IN1
NG[1] => AD.IN1
NG[1] => AF.IN0
NG[1] => AG.IN0
NG[1] => AH.IN0
NG[2] => AB.IN0
NG[2] => AC.IN0
NG[2] => AD.IN0
NG[2] => AE.IN0
NG[3] => AA.IN0
P[0] => AJ.IN1
P[0] => AC.IN1
P[0] => AF.IN1
P[0] => BC.IN1
P[1] => AH.IN1
P[1] => AB.IN1
P[1] => BB.IN1
P[2] => AE.IN1
P[2] => BA.IN1
P[3] => AA.IN1
NCI => AD.IN1
NCI => AG.IN1
NCI => AI.IN1
NCI => SUM.IN1


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s010bo_e:U8|m3s011bo_e:U1|m3s027bo_e:U3
SUM[0] <= SUM.DB_MAX_OUTPUT_PORT_TYPE
SUM[1] <= SUM.DB_MAX_OUTPUT_PORT_TYPE
SUM[2] <= SUM.DB_MAX_OUTPUT_PORT_TYPE
SUM[3] <= SUM.DB_MAX_OUTPUT_PORT_TYPE
NG[0] => AD.IN1
NG[0] => AG.IN1
NG[0] => AI.IN0
NG[0] => AJ.IN0
NG[1] => AC.IN1
NG[1] => AD.IN1
NG[1] => AF.IN0
NG[1] => AG.IN0
NG[1] => AH.IN0
NG[2] => AB.IN0
NG[2] => AC.IN0
NG[2] => AD.IN0
NG[2] => AE.IN0
NG[3] => AA.IN0
P[0] => AJ.IN1
P[0] => AC.IN1
P[0] => AF.IN1
P[0] => BC.IN1
P[1] => AH.IN1
P[1] => AB.IN1
P[1] => BB.IN1
P[2] => AE.IN1
P[2] => BA.IN1
P[3] => AA.IN1
NCI => AD.IN1
NCI => AG.IN1
NCI => AI.IN1
NCI => SUM.IN1


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s010bo_e:U8|m3s011bo_e:U1|m3s027bo_e:U4
SUM[0] <= SUM.DB_MAX_OUTPUT_PORT_TYPE
SUM[1] <= SUM.DB_MAX_OUTPUT_PORT_TYPE
SUM[2] <= SUM.DB_MAX_OUTPUT_PORT_TYPE
SUM[3] <= SUM.DB_MAX_OUTPUT_PORT_TYPE
NG[0] => AD.IN1
NG[0] => AG.IN1
NG[0] => AI.IN0
NG[0] => AJ.IN0
NG[1] => AC.IN1
NG[1] => AD.IN1
NG[1] => AF.IN0
NG[1] => AG.IN0
NG[1] => AH.IN0
NG[2] => AB.IN0
NG[2] => AC.IN0
NG[2] => AD.IN0
NG[2] => AE.IN0
NG[3] => AA.IN0
P[0] => AJ.IN1
P[0] => AC.IN1
P[0] => AF.IN1
P[0] => BC.IN1
P[1] => AH.IN1
P[1] => AB.IN1
P[1] => BB.IN1
P[2] => AE.IN1
P[2] => BA.IN1
P[3] => AA.IN1
NCI => AD.IN1
NCI => AG.IN1
NCI => AI.IN1
NCI => SUM.IN1


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s010bo_e:U8|m3s011bo_e:U1|m3s040bo_e:U5
NGC <= NGC.DB_MAX_OUTPUT_PORT_TYPE
NPC <= NPC.DB_MAX_OUTPUT_PORT_TYPE
NG[0] => AA.IN0
NG[1] => AA.IN1
NG[1] => AB.IN0
NG[2] => AA.IN1
NG[2] => AB.IN1
NG[2] => AC.IN0
NG[3] => AA.IN1
NG[3] => AB.IN1
NG[3] => AC.IN1
NG[3] => AD.IN0
P[0] => NPC.IN0
P[1] => NPC.IN1
P[1] => AB.IN1
P[2] => NPC.IN1
P[2] => AC.IN1
P[3] => NPC.IN1
P[3] => AD.IN1


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s010bo_e:U8|m3s011bo_e:U1|m3s040bo_e:U6
NGC <= NGC.DB_MAX_OUTPUT_PORT_TYPE
NPC <= NPC.DB_MAX_OUTPUT_PORT_TYPE
NG[0] => AA.IN0
NG[1] => AA.IN1
NG[1] => AB.IN0
NG[2] => AA.IN1
NG[2] => AB.IN1
NG[2] => AC.IN0
NG[3] => AA.IN1
NG[3] => AB.IN1
NG[3] => AC.IN1
NG[3] => AD.IN0
P[0] => NPC.IN0
P[1] => NPC.IN1
P[1] => AB.IN1
P[2] => NPC.IN1
P[2] => AC.IN1
P[3] => NPC.IN1
P[3] => AD.IN1


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s010bo_e:U8|m3s013bo_e:U2
NEXT_PROGRAM_COUNT[0] <= NEXT_PROGRAM_COUNT.DB_MAX_OUTPUT_PORT_TYPE
NEXT_PROGRAM_COUNT[1] <= NEXT_PROGRAM_COUNT.DB_MAX_OUTPUT_PORT_TYPE
NEXT_PROGRAM_COUNT[2] <= NEXT_PROGRAM_COUNT.DB_MAX_OUTPUT_PORT_TYPE
NEXT_PROGRAM_COUNT[3] <= NEXT_PROGRAM_COUNT.DB_MAX_OUTPUT_PORT_TYPE
NEXT_PROGRAM_COUNT[4] <= NEXT_PROGRAM_COUNT.DB_MAX_OUTPUT_PORT_TYPE
NEXT_PROGRAM_COUNT[5] <= NEXT_PROGRAM_COUNT.DB_MAX_OUTPUT_PORT_TYPE
NEXT_PROGRAM_COUNT[6] <= NEXT_PROGRAM_COUNT.DB_MAX_OUTPUT_PORT_TYPE
NEXT_PROGRAM_COUNT[7] <= NEXT_PROGRAM_COUNT.DB_MAX_OUTPUT_PORT_TYPE
NEXT_PROGRAM_COUNT[8] <= NEXT_PROGRAM_COUNT.DB_MAX_OUTPUT_PORT_TYPE
NEXT_PROGRAM_COUNT[9] <= NEXT_PROGRAM_COUNT.DB_MAX_OUTPUT_PORT_TYPE
NEXT_PROGRAM_COUNT[10] <= NEXT_PROGRAM_COUNT.DB_MAX_OUTPUT_PORT_TYPE
NEXT_PROGRAM_COUNT[11] <= NEXT_PROGRAM_COUNT.DB_MAX_OUTPUT_PORT_TYPE
NEXT_PROGRAM_COUNT[12] <= NEXT_PROGRAM_COUNT.DB_MAX_OUTPUT_PORT_TYPE
NEXT_PROGRAM_COUNT[13] <= NEXT_PROGRAM_COUNT.DB_MAX_OUTPUT_PORT_TYPE
NEXT_PROGRAM_COUNT[14] <= NEXT_PROGRAM_COUNT.DB_MAX_OUTPUT_PORT_TYPE
NEXT_PROGRAM_COUNT[15] <= NEXT_PROGRAM_COUNT.DB_MAX_OUTPUT_PORT_TYPE
VECTOR_ADDR[1] => LOCALA[1].DATAB
VECTOR_ADDR[1] => LOCALA[0].DATAB
VECTOR_ADDR[2] => LOCALA[3].DATAB
VECTOR_ADDR[3] => LOCALA[4].DATAB
VECTOR_ADDR[4] => LOCALA[5].DATAB
IMMDAT[0] => Mux7.IN0
IMMDAT[1] => Mux6.IN0
IMMDAT[2] => Mux5.IN0
IMMDAT[3] => Mux4.IN0
IMMDAT[4] => Mux3.IN0
IMMDAT[5] => Mux2.IN0
IMMDAT[6] => Mux1.IN0
IMMDAT[7] => Mux0.IN0
ALUDAT[0] => Mux7.IN1
ALUDAT[0] => Mux7.IN2
ALUDAT[0] => ALUDAT_MOD[0].DATAA
ALUDAT[1] => Mux6.IN1
ALUDAT[1] => Mux6.IN2
ALUDAT[1] => ALUDAT_MOD[1].DATAA
ALUDAT[2] => Mux5.IN1
ALUDAT[2] => Mux5.IN2
ALUDAT[2] => ALUDAT_MOD[2].DATAA
ALUDAT[3] => Mux4.IN1
ALUDAT[3] => Mux4.IN2
ALUDAT[3] => ALUDAT_MOD[3].DATAA
ALUDAT[4] => Mux3.IN1
ALUDAT[4] => Mux3.IN2
ALUDAT[4] => ALUDAT_MOD[4].DATAA
ALUDAT[5] => Mux2.IN1
ALUDAT[5] => Mux2.IN2
ALUDAT[5] => ALUDAT_MOD[5].DATAA
ALUDAT[6] => Mux1.IN1
ALUDAT[6] => Mux1.IN2
ALUDAT[6] => ALUDAT_MOD[6].DATAA
ALUDAT[7] => Mux0.IN1
ALUDAT[7] => Mux0.IN2
ALUDAT[7] => ALUDAT_MOD[7].DATAA
RDAT[0] => Mux7.IN3
RDAT[1] => Mux6.IN3
RDAT[2] => Mux5.IN3
RDAT[3] => Mux4.IN3
RDAT[4] => Mux3.IN3
RDAT[5] => Mux2.IN3
RDAT[6] => Mux1.IN3
RDAT[7] => Mux0.IN3
OPC[5] => L_YY[0].DATAA
OPC[6] => L_YY[1].DATAA
OPC[7] => L_YY[2].DATAA
NEXT_REL_PC[0] => NEXT_PROGRAM_COUNT.DATAB
NEXT_REL_PC[1] => NEXT_PROGRAM_COUNT.DATAB
NEXT_REL_PC[2] => NEXT_PROGRAM_COUNT.DATAB
NEXT_REL_PC[3] => NEXT_PROGRAM_COUNT.DATAB
NEXT_REL_PC[4] => NEXT_PROGRAM_COUNT.DATAB
NEXT_REL_PC[5] => NEXT_PROGRAM_COUNT.DATAB
NEXT_REL_PC[6] => NEXT_PROGRAM_COUNT.DATAB
NEXT_REL_PC[7] => NEXT_PROGRAM_COUNT.DATAB
NEXT_REL_PC[8] => L_YY[0].DATAB
NEXT_REL_PC[9] => L_YY[1].DATAB
NEXT_REL_PC[10] => L_YY[2].DATAB
NEXT_REL_PC[11] => NEXT_PROGRAM_COUNT.DATAB
NEXT_REL_PC[12] => NEXT_PROGRAM_COUNT.DATAB
NEXT_REL_PC[13] => NEXT_PROGRAM_COUNT.DATAB
NEXT_REL_PC[14] => NEXT_PROGRAM_COUNT.DATAB
NEXT_REL_PC[15] => NEXT_PROGRAM_COUNT.DATAB
PCADD[1] => Mux0.IN5
PCADD[1] => Mux1.IN5
PCADD[1] => Mux2.IN5
PCADD[1] => Mux3.IN5
PCADD[1] => Mux4.IN5
PCADD[1] => Mux5.IN5
PCADD[1] => Mux6.IN5
PCADD[1] => Mux7.IN5
PCADD[2] => Mux0.IN4
PCADD[2] => Mux1.IN4
PCADD[2] => Mux2.IN4
PCADD[2] => Mux3.IN4
PCADD[2] => Mux4.IN4
PCADD[2] => Mux5.IN4
PCADD[2] => Mux6.IN4
PCADD[2] => Mux7.IN4
NFBL => NEXT_PROGRAM_COUNT.OUTPUTSELECT
NFBL => NEXT_PROGRAM_COUNT.OUTPUTSELECT
NFBL => NEXT_PROGRAM_COUNT.OUTPUTSELECT
NFBL => NEXT_PROGRAM_COUNT.OUTPUTSELECT
NFBL => NEXT_PROGRAM_COUNT.OUTPUTSELECT
NFBL => NEXT_PROGRAM_COUNT.OUTPUTSELECT
NFBL => NEXT_PROGRAM_COUNT.OUTPUTSELECT
NFBL => NEXT_PROGRAM_COUNT.OUTPUTSELECT
NFBH => NEXT_PROGRAM_COUNT.OUTPUTSELECT
NFBH => NEXT_PROGRAM_COUNT.OUTPUTSELECT
NFBH => NEXT_PROGRAM_COUNT.OUTPUTSELECT
NFBH => NEXT_PROGRAM_COUNT.OUTPUTSELECT
NFBH => NEXT_PROGRAM_COUNT.OUTPUTSELECT
NFBH => NEXT_PROGRAM_COUNT.OUTPUTSELECT
NFBH => NEXT_PROGRAM_COUNT.OUTPUTSELECT
NFBH => NEXT_PROGRAM_COUNT.OUTPUTSELECT
SEL_11BIT_ADDR => L_YY[2].OUTPUTSELECT
SEL_11BIT_ADDR => L_YY[1].OUTPUTSELECT
SEL_11BIT_ADDR => L_YY[0].OUTPUTSELECT
INTA => LOCALA[7].OUTPUTSELECT
INTA => LOCALA[6].OUTPUTSELECT
INTA => LOCALA[5].OUTPUTSELECT
INTA => LOCALA[4].OUTPUTSELECT
INTA => LOCALA[3].OUTPUTSELECT
INTA => LOCALA[2].OUTPUTSELECT
INTA => LOCALA[1].OUTPUTSELECT
INTA => LOCALA[0].OUTPUTSELECT
INTA => ALUDAT_MOD[7].OUTPUTSELECT
INTA => ALUDAT_MOD[6].OUTPUTSELECT
INTA => ALUDAT_MOD[5].OUTPUTSELECT
INTA => ALUDAT_MOD[4].OUTPUTSELECT
INTA => ALUDAT_MOD[3].OUTPUTSELECT
INTA => ALUDAT_MOD[2].OUTPUTSELECT
INTA => ALUDAT_MOD[1].OUTPUTSELECT
INTA => ALUDAT_MOD[0].OUTPUTSELECT


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9
LOV1 <= LOV1.DB_MAX_OUTPUT_PORT_TYPE
TCON[0] <= LTCON0.DB_MAX_OUTPUT_PORT_TYPE
TCON[1] <= TCON.DB_MAX_OUTPUT_PORT_TYPE
TCON[2] <= LTCON2.DB_MAX_OUTPUT_PORT_TYPE
TCON[3] <= TCON.DB_MAX_OUTPUT_PORT_TYPE
TCON[4] <= LTCON4.DB_MAX_OUTPUT_PORT_TYPE
TCON[5] <= TCON[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TCON[6] <= LTCON6.DB_MAX_OUTPUT_PORT_TYPE
TCON[7] <= TCON[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMOD[0] <= LTMOD[0].DB_MAX_OUTPUT_PORT_TYPE
TMOD[1] <= LTMOD[1].DB_MAX_OUTPUT_PORT_TYPE
TMOD[2] <= LTMOD[2].DB_MAX_OUTPUT_PORT_TYPE
TMOD[3] <= LTMOD[3].DB_MAX_OUTPUT_PORT_TYPE
TMOD[4] <= LTMOD[4].DB_MAX_OUTPUT_PORT_TYPE
TMOD[5] <= LTMOD[5].DB_MAX_OUTPUT_PORT_TYPE
TMOD[6] <= LTMOD[6].DB_MAX_OUTPUT_PORT_TYPE
TMOD[7] <= LTMOD[7].DB_MAX_OUTPUT_PORT_TYPE
TLA[0] <= m3s016bo_e:U3.CNT[0]
TLA[1] <= m3s016bo_e:U3.CNT[1]
TLA[2] <= m3s016bo_e:U3.CNT[2]
TLA[3] <= m3s016bo_e:U3.CNT[3]
TLA[4] <= m3s016bo_e:U3.CNT[4]
TLA[5] <= m3s016bo_e:U3.CNT[5]
TLA[6] <= m3s016bo_e:U3.CNT[6]
TLA[7] <= m3s016bo_e:U3.CNT[7]
TLB[0] <= m3s016bo_e:U4.CNT[0]
TLB[1] <= m3s016bo_e:U4.CNT[1]
TLB[2] <= m3s016bo_e:U4.CNT[2]
TLB[3] <= m3s016bo_e:U4.CNT[3]
TLB[4] <= m3s016bo_e:U4.CNT[4]
TLB[5] <= m3s016bo_e:U4.CNT[5]
TLB[6] <= m3s016bo_e:U4.CNT[6]
TLB[7] <= m3s016bo_e:U4.CNT[7]
THA[0] <= m3s016bo_e:U1.CNT[0]
THA[1] <= m3s016bo_e:U1.CNT[1]
THA[2] <= m3s016bo_e:U1.CNT[2]
THA[3] <= m3s016bo_e:U1.CNT[3]
THA[4] <= m3s016bo_e:U1.CNT[4]
THA[5] <= m3s016bo_e:U1.CNT[5]
THA[6] <= m3s016bo_e:U1.CNT[6]
THA[7] <= m3s016bo_e:U1.CNT[7]
THB[0] <= m3s016bo_e:U2.CNT[0]
THB[1] <= m3s016bo_e:U2.CNT[1]
THB[2] <= m3s016bo_e:U2.CNT[2]
THB[3] <= m3s016bo_e:U2.CNT[3]
THB[4] <= m3s016bo_e:U2.CNT[4]
THB[5] <= m3s016bo_e:U2.CNT[5]
THB[6] <= m3s016bo_e:U2.CNT[6]
THB[7] <= m3s016bo_e:U2.CNT[7]
IACK[0] => LTCON1.OUTPUTSELECT
IACK[1] => TCON.OUTPUTSELECT
IACK[2] => LTCON3.OUTPUTSELECT
IACK[3] => TCON.OUTPUTSELECT
DI[2] => INT0PIN.DATAB
DI[2] => INT0.DATAB
DI[3] => INT1PIN.DATAB
DI[3] => INT1.DATAB
DI[4] => Q7.DATAB
DI[5] => Q9.DATAB
STATD[6] => tconodd.IN0
STATD[6] => CIL0.IN1
STATD[6] => CIL1.IN1
STATD[6] => CIH0.IN1
STATD[6] => CIH1.IN1
RAMDI[0] => LTCON0.DATAB
RAMDI[0] => LTMOD.DATAB
RAMDI[0] => DINA[0].DATAA
RAMDI[0] => DINB[0].DATAA
RAMDI[0] => m3s016bo_e:U1.DIN[0]
RAMDI[0] => m3s016bo_e:U2.DIN[0]
RAMDI[1] => LTCON1.DATAB
RAMDI[1] => LTMOD.DATAB
RAMDI[1] => DINA[1].DATAA
RAMDI[1] => DINB[1].DATAA
RAMDI[1] => m3s016bo_e:U1.DIN[1]
RAMDI[1] => m3s016bo_e:U2.DIN[1]
RAMDI[2] => LTCON2.DATAB
RAMDI[2] => LTMOD.DATAB
RAMDI[2] => DINA[2].DATAA
RAMDI[2] => DINB[2].DATAA
RAMDI[2] => m3s016bo_e:U1.DIN[2]
RAMDI[2] => m3s016bo_e:U2.DIN[2]
RAMDI[3] => LTCON3.DATAB
RAMDI[3] => LTMOD.DATAB
RAMDI[3] => DINA[3].DATAA
RAMDI[3] => DINB[3].DATAA
RAMDI[3] => m3s016bo_e:U1.DIN[3]
RAMDI[3] => m3s016bo_e:U2.DIN[3]
RAMDI[4] => LTCON4.DATAB
RAMDI[4] => LTMOD.DATAB
RAMDI[4] => DINA[4].DATAA
RAMDI[4] => DINB[4].DATAA
RAMDI[4] => m3s016bo_e:U1.DIN[4]
RAMDI[4] => m3s016bo_e:U2.DIN[4]
RAMDI[5] => TCON.DATAB
RAMDI[5] => LTMOD.DATAB
RAMDI[5] => DINA[5].DATAA
RAMDI[5] => DINB[5].DATAA
RAMDI[5] => m3s016bo_e:U1.DIN[5]
RAMDI[5] => m3s016bo_e:U2.DIN[5]
RAMDI[6] => LTCON6.DATAB
RAMDI[6] => LTMOD.DATAB
RAMDI[6] => DINA[6].DATAA
RAMDI[6] => DINB[6].DATAA
RAMDI[6] => m3s016bo_e:U1.DIN[6]
RAMDI[6] => m3s016bo_e:U2.DIN[6]
RAMDI[7] => TCON.DATAB
RAMDI[7] => LTMOD.DATAB
RAMDI[7] => DINA[7].DATAA
RAMDI[7] => DINB[7].DATAA
RAMDI[7] => m3s016bo_e:U1.DIN[7]
RAMDI[7] => m3s016bo_e:U2.DIN[7]
SFRW[4] => LTCON0.OUTPUTSELECT
SFRW[4] => LTCON2.OUTPUTSELECT
SFRW[4] => LTCON4.OUTPUTSELECT
SFRW[4] => LTCON6.OUTPUTSELECT
SFRW[4] => LTCON1.OUTPUTSELECT
SFRW[4] => LTCON3.OUTPUTSELECT
SFRW[4] => TCON.OUTPUTSELECT
SFRW[4] => TCON.OUTPUTSELECT
SFRW[5] => LTMOD.OUTPUTSELECT
SFRW[5] => LTMOD.OUTPUTSELECT
SFRW[5] => LTMOD.OUTPUTSELECT
SFRW[5] => LTMOD.OUTPUTSELECT
SFRW[5] => LTMOD.OUTPUTSELECT
SFRW[5] => LTMOD.OUTPUTSELECT
SFRW[5] => LTMOD.OUTPUTSELECT
SFRW[5] => LTMOD.OUTPUTSELECT
SFRW[6] => T0L_EN.IN1
SFRW[6] => LOAD0.IN1
SFRW[6] => DINA[7].OUTPUTSELECT
SFRW[6] => DINA[6].OUTPUTSELECT
SFRW[6] => DINA[5].OUTPUTSELECT
SFRW[6] => DINA[4].OUTPUTSELECT
SFRW[6] => DINA[3].OUTPUTSELECT
SFRW[6] => DINA[2].OUTPUTSELECT
SFRW[6] => DINA[1].OUTPUTSELECT
SFRW[6] => DINA[0].OUTPUTSELECT
SFRW[7] => T1_EN.IN1
SFRW[7] => LOAD1.IN1
SFRW[7] => DINB[7].OUTPUTSELECT
SFRW[7] => DINB[6].OUTPUTSELECT
SFRW[7] => DINB[5].OUTPUTSELECT
SFRW[7] => DINB[4].OUTPUTSELECT
SFRW[7] => DINB[3].OUTPUTSELECT
SFRW[7] => DINB[2].OUTPUTSELECT
SFRW[7] => DINB[1].OUTPUTSELECT
SFRW[7] => DINB[0].OUTPUTSELECT
SFRW[8] => T0H_EN.IN1
SFRW[8] => m3s016bo_e:U1.LD
SFRW[9] => T1_EN.IN1
SFRW[9] => m3s016bo_e:U2.LD
RMW => tconodd.IN1
S_EN => tconodd.IN1
S_EN => tconctrl1.IN0
S_EN => LOV1.IN1
T_EN => TIMERS_EN.IN0
STATE12 => LOV0.OUTPUTSELECT
STATE12 => LLOV1.OUTPUTSELECT
DIV2CK1 => TCON.OUTPUTSELECT
DIV2CK1 => TCON.OUTPUTSELECT
DIV2CK1 => tconctrl1.IN1
DIV2CK1 => TIMERS_EN.IN1
DIV2CK1 => INT0PIN.OUTPUTSELECT
DIV2CK1 => INT1PIN.OUTPUTSELECT
NX1 => m3s016bo_e:U1.NX1
NX1 => Q10.CLK
NX1 => Q9.CLK
NX1 => Q8.CLK
NX1 => Q7.CLK
NX1 => INT1PIN.CLK
NX1 => INT0PIN.CLK
NX1 => LLOV1.CLK
NX1 => LOV0.CLK
NX1 => OLD_INT1.CLK
NX1 => INT1.CLK
NX1 => OLD_INT0.CLK
NX1 => INT0.CLK
NX1 => TCON[5]~reg0.CLK
NX1 => TCON[7]~reg0.CLK
NX1 => LTCON3.CLK
NX1 => LTCON1.CLK
NX1 => m3s016bo_e:U2.NX1
NX1 => m3s016bo_e:U3.NX1
NX1 => m3s016bo_e:U4.NX1
NX2 => LTMOD[0].CLK
NX2 => LTMOD[1].CLK
NX2 => LTMOD[2].CLK
NX2 => LTMOD[3].CLK
NX2 => LTMOD[4].CLK
NX2 => LTMOD[5].CLK
NX2 => LTMOD[6].CLK
NX2 => LTMOD[7].CLK
NX2 => LTCON6.CLK
NX2 => LTCON4.CLK
NX2 => LTCON2.CLK
NX2 => LTCON0.CLK
CLEAR => LTCON0.OUTPUTSELECT
CLEAR => LTCON2.OUTPUTSELECT
CLEAR => LTCON4.OUTPUTSELECT
CLEAR => LTCON6.OUTPUTSELECT
CLEAR => LTCON1.OUTPUTSELECT
CLEAR => LTCON3.OUTPUTSELECT
CLEAR => TCON.OUTPUTSELECT
CLEAR => TCON.OUTPUTSELECT
CLEAR => INT0.OUTPUTSELECT
CLEAR => OLD_INT0.OUTPUTSELECT
CLEAR => INT1.OUTPUTSELECT
CLEAR => OLD_INT1.OUTPUTSELECT
CLEAR => LTMOD.OUTPUTSELECT
CLEAR => LTMOD.OUTPUTSELECT
CLEAR => LTMOD.OUTPUTSELECT
CLEAR => LTMOD.OUTPUTSELECT
CLEAR => LTMOD.OUTPUTSELECT
CLEAR => LTMOD.OUTPUTSELECT
CLEAR => LTMOD.OUTPUTSELECT
CLEAR => LTMOD.OUTPUTSELECT
CLEAR => INT0PIN.OUTPUTSELECT
CLEAR => INT1PIN.OUTPUTSELECT
CLEAR => Q7.OUTPUTSELECT
CLEAR => Q8.OUTPUTSELECT
CLEAR => Q9.OUTPUTSELECT
CLEAR => Q10.OUTPUTSELECT
CLEAR => m3s016bo_e:U1.CLEAR
CLEAR => m3s016bo_e:U2.CLEAR
CLEAR => m3s016bo_e:U3.CLEAR
CLEAR => m3s016bo_e:U4.CLEAR
CLEAR => ILOV0.IN1
CLEAR => ILOV1.IN1


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|m3s016bo_e:U1
CO <= CO.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= LCT[0].DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= LCT[1].DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= LCT[2].DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= LCT[3].DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= LCT[4].DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= LCT[5].DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= LCT[6].DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= LCT[7].DB_MAX_OUTPUT_PORT_TYPE
MODE0 => CO.IN1
LD => LCT.OUTPUTSELECT
LD => LCT.OUTPUTSELECT
LD => LCT.OUTPUTSELECT
LD => LCT.OUTPUTSELECT
LD => LCT.OUTPUTSELECT
LD => LCT.OUTPUTSELECT
LD => LCT.OUTPUTSELECT
LD => LCT.OUTPUTSELECT
CI => LCT.IN1
CI => CO.IN1
CLEAR => LCT.OUTPUTSELECT
CLEAR => LCT.OUTPUTSELECT
CLEAR => LCT.OUTPUTSELECT
CLEAR => LCT.OUTPUTSELECT
CLEAR => LCT.OUTPUTSELECT
CLEAR => LCT.OUTPUTSELECT
CLEAR => LCT.OUTPUTSELECT
CLEAR => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
NX1 => LCT[0].CLK
NX1 => LCT[1].CLK
NX1 => LCT[2].CLK
NX1 => LCT[3].CLK
NX1 => LCT[4].CLK
NX1 => LCT[5].CLK
NX1 => LCT[6].CLK
NX1 => LCT[7].CLK
DIN[0] => LCT.DATAB
DIN[1] => LCT.DATAB
DIN[2] => LCT.DATAB
DIN[3] => LCT.DATAB
DIN[4] => LCT.DATAB
DIN[5] => LCT.DATAB
DIN[6] => LCT.DATAB
DIN[7] => LCT.DATAB


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|m3s016bo_e:U2
CO <= CO.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= LCT[0].DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= LCT[1].DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= LCT[2].DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= LCT[3].DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= LCT[4].DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= LCT[5].DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= LCT[6].DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= LCT[7].DB_MAX_OUTPUT_PORT_TYPE
MODE0 => CO.IN1
LD => LCT.OUTPUTSELECT
LD => LCT.OUTPUTSELECT
LD => LCT.OUTPUTSELECT
LD => LCT.OUTPUTSELECT
LD => LCT.OUTPUTSELECT
LD => LCT.OUTPUTSELECT
LD => LCT.OUTPUTSELECT
LD => LCT.OUTPUTSELECT
CI => LCT.IN1
CI => CO.IN1
CLEAR => LCT.OUTPUTSELECT
CLEAR => LCT.OUTPUTSELECT
CLEAR => LCT.OUTPUTSELECT
CLEAR => LCT.OUTPUTSELECT
CLEAR => LCT.OUTPUTSELECT
CLEAR => LCT.OUTPUTSELECT
CLEAR => LCT.OUTPUTSELECT
CLEAR => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
NX1 => LCT[0].CLK
NX1 => LCT[1].CLK
NX1 => LCT[2].CLK
NX1 => LCT[3].CLK
NX1 => LCT[4].CLK
NX1 => LCT[5].CLK
NX1 => LCT[6].CLK
NX1 => LCT[7].CLK
DIN[0] => LCT.DATAB
DIN[1] => LCT.DATAB
DIN[2] => LCT.DATAB
DIN[3] => LCT.DATAB
DIN[4] => LCT.DATAB
DIN[5] => LCT.DATAB
DIN[6] => LCT.DATAB
DIN[7] => LCT.DATAB


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|m3s016bo_e:U3
CO <= CO.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= LCT[0].DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= LCT[1].DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= LCT[2].DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= LCT[3].DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= LCT[4].DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= LCT[5].DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= LCT[6].DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= LCT[7].DB_MAX_OUTPUT_PORT_TYPE
MODE0 => CO.IN1
LD => LCT.OUTPUTSELECT
LD => LCT.OUTPUTSELECT
LD => LCT.OUTPUTSELECT
LD => LCT.OUTPUTSELECT
LD => LCT.OUTPUTSELECT
LD => LCT.OUTPUTSELECT
LD => LCT.OUTPUTSELECT
LD => LCT.OUTPUTSELECT
CI => LCT.IN1
CI => CO.IN1
CLEAR => LCT.OUTPUTSELECT
CLEAR => LCT.OUTPUTSELECT
CLEAR => LCT.OUTPUTSELECT
CLEAR => LCT.OUTPUTSELECT
CLEAR => LCT.OUTPUTSELECT
CLEAR => LCT.OUTPUTSELECT
CLEAR => LCT.OUTPUTSELECT
CLEAR => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
NX1 => LCT[0].CLK
NX1 => LCT[1].CLK
NX1 => LCT[2].CLK
NX1 => LCT[3].CLK
NX1 => LCT[4].CLK
NX1 => LCT[5].CLK
NX1 => LCT[6].CLK
NX1 => LCT[7].CLK
DIN[0] => LCT.DATAB
DIN[1] => LCT.DATAB
DIN[2] => LCT.DATAB
DIN[3] => LCT.DATAB
DIN[4] => LCT.DATAB
DIN[5] => LCT.DATAB
DIN[6] => LCT.DATAB
DIN[7] => LCT.DATAB


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|m3s016bo_e:U4
CO <= CO.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= LCT[0].DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= LCT[1].DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= LCT[2].DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= LCT[3].DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= LCT[4].DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= LCT[5].DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= LCT[6].DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= LCT[7].DB_MAX_OUTPUT_PORT_TYPE
MODE0 => CO.IN1
LD => LCT.OUTPUTSELECT
LD => LCT.OUTPUTSELECT
LD => LCT.OUTPUTSELECT
LD => LCT.OUTPUTSELECT
LD => LCT.OUTPUTSELECT
LD => LCT.OUTPUTSELECT
LD => LCT.OUTPUTSELECT
LD => LCT.OUTPUTSELECT
CI => LCT.IN1
CI => CO.IN1
CLEAR => LCT.OUTPUTSELECT
CLEAR => LCT.OUTPUTSELECT
CLEAR => LCT.OUTPUTSELECT
CLEAR => LCT.OUTPUTSELECT
CLEAR => LCT.OUTPUTSELECT
CLEAR => LCT.OUTPUTSELECT
CLEAR => LCT.OUTPUTSELECT
CLEAR => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
COUNT_EN => LCT.OUTPUTSELECT
NX1 => LCT[0].CLK
NX1 => LCT[1].CLK
NX1 => LCT[2].CLK
NX1 => LCT[3].CLK
NX1 => LCT[4].CLK
NX1 => LCT[5].CLK
NX1 => LCT[6].CLK
NX1 => LCT[7].CLK
DIN[0] => LCT.DATAB
DIN[1] => LCT.DATAB
DIN[2] => LCT.DATAB
DIN[3] => LCT.DATAB
DIN[4] => LCT.DATAB
DIN[5] => LCT.DATAB
DIN[6] => LCT.DATAB
DIN[7] => LCT.DATAB


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10
ALE <= ALE.DB_MAX_OUTPUT_PORT_TYPE
NPSEN <= NPSEN.DB_MAX_OUTPUT_PORT_TYPE
MOEI <= MOEI.DB_MAX_OUTPUT_PORT_TYPE
EXPMEM <= L_EXPMEM.DB_MAX_OUTPUT_PORT_TYPE
OAI[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
OAI[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
OAI[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
OAI[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
OAI[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OAI[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OAI[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OAI[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
OB[0] <= PORT1_SFR[0].DB_MAX_OUTPUT_PORT_TYPE
OB[1] <= PORT1_SFR[1].DB_MAX_OUTPUT_PORT_TYPE
OB[2] <= PORT1_SFR[2].DB_MAX_OUTPUT_PORT_TYPE
OB[3] <= PORT1_SFR[3].DB_MAX_OUTPUT_PORT_TYPE
OB[4] <= PORT1_SFR[4].DB_MAX_OUTPUT_PORT_TYPE
OB[5] <= PORT1_SFR[5].DB_MAX_OUTPUT_PORT_TYPE
OB[6] <= PORT1_SFR[6].DB_MAX_OUTPUT_PORT_TYPE
OB[7] <= PORT1_SFR[7].DB_MAX_OUTPUT_PORT_TYPE
OC[0] <= L_OC.DB_MAX_OUTPUT_PORT_TYPE
OC[1] <= L_OC.DB_MAX_OUTPUT_PORT_TYPE
OC[2] <= L_OC.DB_MAX_OUTPUT_PORT_TYPE
OC[3] <= L_OC.DB_MAX_OUTPUT_PORT_TYPE
OC[4] <= L_OC.DB_MAX_OUTPUT_PORT_TYPE
OC[5] <= L_OC.DB_MAX_OUTPUT_PORT_TYPE
OC[6] <= L_OC.DB_MAX_OUTPUT_PORT_TYPE
OC[7] <= L_OC.DB_MAX_OUTPUT_PORT_TYPE
OD[0] <= L_OD.DB_MAX_OUTPUT_PORT_TYPE
OD[1] <= L_OD.DB_MAX_OUTPUT_PORT_TYPE
OD[2] <= PORT3_SFR[2].DB_MAX_OUTPUT_PORT_TYPE
OD[3] <= PORT3_SFR[3].DB_MAX_OUTPUT_PORT_TYPE
OD[4] <= PORT3_SFR[4].DB_MAX_OUTPUT_PORT_TYPE
OD[5] <= PORT3_SFR[5].DB_MAX_OUTPUT_PORT_TYPE
OD[6] <= L_OD.DB_MAX_OUTPUT_PORT_TYPE
OD[7] <= L_OD.DB_MAX_OUTPUT_PORT_TYPE
AE[0] <= AE.DB_MAX_OUTPUT_PORT_TYPE
AE[1] <= AE.DB_MAX_OUTPUT_PORT_TYPE
AE[2] <= AE.DB_MAX_OUTPUT_PORT_TYPE
AE[3] <= AE.DB_MAX_OUTPUT_PORT_TYPE
AE[4] <= AE.DB_MAX_OUTPUT_PORT_TYPE
AE[5] <= AE.DB_MAX_OUTPUT_PORT_TYPE
AE[6] <= AE.DB_MAX_OUTPUT_PORT_TYPE
AE[7] <= AE.DB_MAX_OUTPUT_PORT_TYPE
BE[0] <= BE.DB_MAX_OUTPUT_PORT_TYPE
BE[1] <= BE.DB_MAX_OUTPUT_PORT_TYPE
BE[2] <= BE.DB_MAX_OUTPUT_PORT_TYPE
BE[3] <= BE.DB_MAX_OUTPUT_PORT_TYPE
BE[4] <= BE.DB_MAX_OUTPUT_PORT_TYPE
BE[5] <= BE.DB_MAX_OUTPUT_PORT_TYPE
BE[6] <= BE.DB_MAX_OUTPUT_PORT_TYPE
BE[7] <= BE.DB_MAX_OUTPUT_PORT_TYPE
CE[0] <= CE.DB_MAX_OUTPUT_PORT_TYPE
CE[1] <= CE.DB_MAX_OUTPUT_PORT_TYPE
CE[2] <= CE.DB_MAX_OUTPUT_PORT_TYPE
CE[3] <= CE.DB_MAX_OUTPUT_PORT_TYPE
CE[4] <= CE.DB_MAX_OUTPUT_PORT_TYPE
CE[5] <= CE.DB_MAX_OUTPUT_PORT_TYPE
CE[6] <= CE.DB_MAX_OUTPUT_PORT_TYPE
CE[7] <= CE.DB_MAX_OUTPUT_PORT_TYPE
DE[0] <= DE.DB_MAX_OUTPUT_PORT_TYPE
DE[1] <= DE.DB_MAX_OUTPUT_PORT_TYPE
DE[2] <= DE.DB_MAX_OUTPUT_PORT_TYPE
DE[3] <= DE.DB_MAX_OUTPUT_PORT_TYPE
DE[4] <= DE.DB_MAX_OUTPUT_PORT_TYPE
DE[5] <= DE.DB_MAX_OUTPUT_PORT_TYPE
DE[6] <= DE.DB_MAX_OUTPUT_PORT_TYPE
DE[7] <= DE.DB_MAX_OUTPUT_PORT_TYPE
PORTA[0] <= PORTA.DB_MAX_OUTPUT_PORT_TYPE
PORTA[1] <= PORTA.DB_MAX_OUTPUT_PORT_TYPE
PORTA[2] <= PORTA.DB_MAX_OUTPUT_PORT_TYPE
PORTA[3] <= PORTA.DB_MAX_OUTPUT_PORT_TYPE
PORTA[4] <= PORTA.DB_MAX_OUTPUT_PORT_TYPE
PORTA[5] <= PORTA.DB_MAX_OUTPUT_PORT_TYPE
PORTA[6] <= PORTA.DB_MAX_OUTPUT_PORT_TYPE
PORTA[7] <= PORTA.DB_MAX_OUTPUT_PORT_TYPE
PORTB[0] <= PORTB.DB_MAX_OUTPUT_PORT_TYPE
PORTB[1] <= PORTB.DB_MAX_OUTPUT_PORT_TYPE
PORTB[2] <= PORTB.DB_MAX_OUTPUT_PORT_TYPE
PORTB[3] <= PORTB.DB_MAX_OUTPUT_PORT_TYPE
PORTB[4] <= PORTB.DB_MAX_OUTPUT_PORT_TYPE
PORTB[5] <= PORTB.DB_MAX_OUTPUT_PORT_TYPE
PORTB[6] <= PORTB.DB_MAX_OUTPUT_PORT_TYPE
PORTB[7] <= PORTB.DB_MAX_OUTPUT_PORT_TYPE
PORTC[0] <= PORTC.DB_MAX_OUTPUT_PORT_TYPE
PORTC[1] <= PORTC.DB_MAX_OUTPUT_PORT_TYPE
PORTC[2] <= PORTC.DB_MAX_OUTPUT_PORT_TYPE
PORTC[3] <= PORTC.DB_MAX_OUTPUT_PORT_TYPE
PORTC[4] <= PORTC.DB_MAX_OUTPUT_PORT_TYPE
PORTC[5] <= PORTC.DB_MAX_OUTPUT_PORT_TYPE
PORTC[6] <= PORTC.DB_MAX_OUTPUT_PORT_TYPE
PORTC[7] <= PORTC.DB_MAX_OUTPUT_PORT_TYPE
PORTD[0] <= PORTD.DB_MAX_OUTPUT_PORT_TYPE
PORTD[1] <= PORTD.DB_MAX_OUTPUT_PORT_TYPE
PORTD[2] <= PORTD.DB_MAX_OUTPUT_PORT_TYPE
PORTD[3] <= PORTD.DB_MAX_OUTPUT_PORT_TYPE
PORTD[4] <= PORTD.DB_MAX_OUTPUT_PORT_TYPE
PORTD[5] <= PORTD.DB_MAX_OUTPUT_PORT_TYPE
PORTD[6] <= PORTD.DB_MAX_OUTPUT_PORT_TYPE
PORTD[7] <= PORTD.DB_MAX_OUTPUT_PORT_TYPE
PROGRAM_ADDR[0] => Mux7.IN0
PROGRAM_ADDR[0] => Mux7.IN1
PROGRAM_ADDR[1] => Mux6.IN0
PROGRAM_ADDR[1] => Mux6.IN1
PROGRAM_ADDR[2] => Mux5.IN0
PROGRAM_ADDR[2] => Mux5.IN1
PROGRAM_ADDR[3] => Mux4.IN0
PROGRAM_ADDR[3] => Mux4.IN1
PROGRAM_ADDR[4] => Mux3.IN0
PROGRAM_ADDR[4] => Mux3.IN1
PROGRAM_ADDR[5] => Mux2.IN0
PROGRAM_ADDR[5] => Mux2.IN1
PROGRAM_ADDR[6] => Mux1.IN0
PROGRAM_ADDR[6] => Mux1.IN1
PROGRAM_ADDR[7] => Mux0.IN0
PROGRAM_ADDR[7] => Mux0.IN1
PROGRAM_ADDR[8] => LOCALE[0].DATAB
PROGRAM_ADDR[9] => LOCALE[1].DATAB
PROGRAM_ADDR[10] => LOCALE[2].DATAB
PROGRAM_ADDR[11] => LOCALE[3].DATAB
PROGRAM_ADDR[12] => LOCALE[4].DATAB
PROGRAM_ADDR[13] => LOCALE[5].DATAB
PROGRAM_ADDR[14] => LOCALE[6].DATAB
PROGRAM_ADDR[15] => LOCALE[7].DATAB
AI[0] => LAI_IN.DATAB
AI[1] => LAI_IN.DATAB
AI[2] => LAI_IN.DATAB
AI[3] => LAI_IN.DATAB
AI[4] => LAI_IN.DATAB
AI[5] => LAI_IN.DATAB
AI[6] => LAI_IN.DATAB
AI[7] => LAI_IN.DATAB
BI[0] => LBI_IN.DATAB
BI[1] => LBI_IN.DATAB
BI[2] => LBI_IN.DATAB
BI[3] => LBI_IN.DATAB
BI[4] => LBI_IN.DATAB
BI[5] => LBI_IN.DATAB
BI[6] => LBI_IN.DATAB
BI[7] => LBI_IN.DATAB
CI[0] => LCI_IN.DATAB
CI[1] => LCI_IN.DATAB
CI[2] => LCI_IN.DATAB
CI[3] => LCI_IN.DATAB
CI[4] => LCI_IN.DATAB
CI[5] => LCI_IN.DATAB
CI[6] => LCI_IN.DATAB
CI[7] => LCI_IN.DATAB
DI[0] => LDI_IN.DATAB
DI[1] => LDI_IN.DATAB
DI[2] => LDI_IN.DATAB
DI[3] => LDI_IN.DATAB
DI[4] => LDI_IN.DATAB
DI[5] => LDI_IN.DATAB
DI[6] => LDI_IN.DATAB
DI[7] => LDI_IN.DATAB
RAMDI[0] => PORT0_SFR.DATAB
RAMDI[0] => PORT1_SFR.DATAB
RAMDI[0] => PORT2_SFR.DATAB
RAMDI[0] => PORT3_SFR.DATAB
RAMDI[1] => PORT0_SFR.DATAB
RAMDI[1] => PORT1_SFR.DATAB
RAMDI[1] => PORT2_SFR.DATAB
RAMDI[1] => PORT3_SFR.DATAB
RAMDI[2] => PORT0_SFR.DATAB
RAMDI[2] => PORT1_SFR.DATAB
RAMDI[2] => PORT2_SFR.DATAB
RAMDI[2] => PORT3_SFR.DATAB
RAMDI[3] => PORT0_SFR.DATAB
RAMDI[3] => PORT1_SFR.DATAB
RAMDI[3] => PORT2_SFR.DATAB
RAMDI[3] => PORT3_SFR.DATAB
RAMDI[4] => PORT0_SFR.DATAB
RAMDI[4] => PORT1_SFR.DATAB
RAMDI[4] => PORT2_SFR.DATAB
RAMDI[4] => PORT3_SFR.DATAB
RAMDI[5] => PORT0_SFR.DATAB
RAMDI[5] => PORT1_SFR.DATAB
RAMDI[5] => PORT2_SFR.DATAB
RAMDI[5] => PORT3_SFR.DATAB
RAMDI[6] => PORT0_SFR.DATAB
RAMDI[6] => PORT1_SFR.DATAB
RAMDI[6] => PORT2_SFR.DATAB
RAMDI[6] => PORT3_SFR.DATAB
RAMDI[7] => PORT0_SFR.DATAB
RAMDI[7] => PORT1_SFR.DATAB
RAMDI[7] => PORT2_SFR.DATAB
RAMDI[7] => PORT3_SFR.DATAB
DPL[0] => Mux7.IN2
DPL[1] => Mux6.IN2
DPL[2] => Mux5.IN2
DPL[3] => Mux4.IN2
DPL[4] => Mux3.IN2
DPL[5] => Mux2.IN2
DPL[6] => Mux1.IN2
DPL[7] => Mux0.IN2
DPH[0] => LOCALE[0].DATAA
DPH[1] => LOCALE[1].DATAA
DPH[2] => LOCALE[2].DATAA
DPH[3] => LOCALE[3].DATAA
DPH[4] => LOCALE[4].DATAA
DPH[5] => LOCALE[5].DATAA
DPH[6] => LOCALE[6].DATAA
DPH[7] => LOCALE[7].DATAA
ACCDAT[0] => Mux7.IN3
ACCDAT[0] => Mux7.IN4
ACCDAT[1] => Mux6.IN3
ACCDAT[1] => Mux6.IN4
ACCDAT[2] => Mux5.IN3
ACCDAT[2] => Mux5.IN4
ACCDAT[3] => Mux4.IN3
ACCDAT[3] => Mux4.IN4
ACCDAT[4] => Mux3.IN3
ACCDAT[4] => Mux3.IN4
ACCDAT[5] => Mux2.IN3
ACCDAT[5] => Mux2.IN4
ACCDAT[6] => Mux1.IN3
ACCDAT[6] => Mux1.IN4
ACCDAT[7] => Mux0.IN3
ACCDAT[7] => Mux0.IN4
FA[0] => Mux7.IN5
FA[1] => Mux6.IN5
FA[2] => Mux5.IN5
FA[3] => Mux4.IN5
FA[4] => Mux3.IN5
FA[5] => Mux2.IN5
FA[6] => Mux1.IN5
FA[7] => Mux0.IN5
STATD[1] => QALE.IN1
STATD[1] => POPMEN.IN0
STATD[1] => setlocalc.IN0
STATD[1] => setlocalf.IN1
STATD[1] => setqen.IN0
STATD[2] => setqen.IN0
STATD[3] => AA.IN1
STATD[3] => movx_strobes.IN0
STATD[4] => QALE.IN1
STATD[4] => POPMEN.IN1
STATD[4] => setextdat.IN0
STATD[4] => setextdat.IN0
STATD[4] => LAI_IN.OUTPUTSELECT
STATD[4] => LAI_IN.OUTPUTSELECT
STATD[4] => LAI_IN.OUTPUTSELECT
STATD[4] => LAI_IN.OUTPUTSELECT
STATD[4] => LAI_IN.OUTPUTSELECT
STATD[4] => LAI_IN.OUTPUTSELECT
STATD[4] => LAI_IN.OUTPUTSELECT
STATD[4] => LAI_IN.OUTPUTSELECT
STATD[4] => LBI_IN.OUTPUTSELECT
STATD[4] => LBI_IN.OUTPUTSELECT
STATD[4] => LBI_IN.OUTPUTSELECT
STATD[4] => LBI_IN.OUTPUTSELECT
STATD[4] => LBI_IN.OUTPUTSELECT
STATD[4] => LBI_IN.OUTPUTSELECT
STATD[4] => LBI_IN.OUTPUTSELECT
STATD[4] => LBI_IN.OUTPUTSELECT
STATD[4] => LCI_IN.OUTPUTSELECT
STATD[4] => LCI_IN.OUTPUTSELECT
STATD[4] => LCI_IN.OUTPUTSELECT
STATD[4] => LCI_IN.OUTPUTSELECT
STATD[4] => LCI_IN.OUTPUTSELECT
STATD[4] => LCI_IN.OUTPUTSELECT
STATD[4] => LCI_IN.OUTPUTSELECT
STATD[4] => LCI_IN.OUTPUTSELECT
STATD[4] => LDI_IN.OUTPUTSELECT
STATD[4] => LDI_IN.OUTPUTSELECT
STATD[4] => LDI_IN.OUTPUTSELECT
STATD[4] => LDI_IN.OUTPUTSELECT
STATD[4] => LDI_IN.OUTPUTSELECT
STATD[4] => LDI_IN.OUTPUTSELECT
STATD[4] => LDI_IN.OUTPUTSELECT
STATD[4] => LDI_IN.OUTPUTSELECT
STATD[4] => setqen.IN1
STATD[4] => EXTEND_MOVX.IN0
STATD[5] => setlocalf.IN1
STATD[5] => setpodmen.IN0
STATD[5] => setqen.IN1
STATD[5] => QALE.IN0
STATD[6] => AA.IN1
STATD[6] => P0DADD.OUTPUTSELECT
STATD[6] => movx_strobes.IN0
MOVX[0] => QALE.IN0
MOVX[0] => POPMEN.IN0
MOVX[0] => set_port_sfrs.IN0
MOVX[0] => setextdat.IN1
MOVX[1] => Mux0.IN10
MOVX[1] => Mux1.IN10
MOVX[1] => Mux2.IN10
MOVX[1] => Mux3.IN10
MOVX[1] => Mux4.IN10
MOVX[1] => Mux5.IN10
MOVX[1] => Mux6.IN10
MOVX[1] => Mux7.IN10
MOVX[2] => SELC.IN1
MOVX[3] => EXTEND_MOVX.IN1
MOVX[3] => NWR.DATAB
MOVX[4] => setpodmen.IN1
MOVX[4] => NRD.DATAB
SFRW[0] => PORT0_SFR.OUTPUTSELECT
SFRW[0] => PORT0_SFR.OUTPUTSELECT
SFRW[0] => PORT0_SFR.OUTPUTSELECT
SFRW[0] => PORT0_SFR.OUTPUTSELECT
SFRW[0] => PORT0_SFR.OUTPUTSELECT
SFRW[0] => PORT0_SFR.OUTPUTSELECT
SFRW[0] => PORT0_SFR.OUTPUTSELECT
SFRW[0] => PORT0_SFR.OUTPUTSELECT
SFRW[1] => PORT1_SFR.OUTPUTSELECT
SFRW[1] => PORT1_SFR.OUTPUTSELECT
SFRW[1] => PORT1_SFR.OUTPUTSELECT
SFRW[1] => PORT1_SFR.OUTPUTSELECT
SFRW[1] => PORT1_SFR.OUTPUTSELECT
SFRW[1] => PORT1_SFR.OUTPUTSELECT
SFRW[1] => PORT1_SFR.OUTPUTSELECT
SFRW[1] => PORT1_SFR.OUTPUTSELECT
SFRW[2] => PORT2_SFR.OUTPUTSELECT
SFRW[2] => PORT2_SFR.OUTPUTSELECT
SFRW[2] => PORT2_SFR.OUTPUTSELECT
SFRW[2] => PORT2_SFR.OUTPUTSELECT
SFRW[2] => PORT2_SFR.OUTPUTSELECT
SFRW[2] => PORT2_SFR.OUTPUTSELECT
SFRW[2] => PORT2_SFR.OUTPUTSELECT
SFRW[2] => PORT2_SFR.OUTPUTSELECT
SFRW[3] => PORT3_SFR.OUTPUTSELECT
SFRW[3] => PORT3_SFR.OUTPUTSELECT
SFRW[3] => PORT3_SFR.OUTPUTSELECT
SFRW[3] => PORT3_SFR.OUTPUTSELECT
SFRW[3] => PORT3_SFR.OUTPUTSELECT
SFRW[3] => PORT3_SFR.OUTPUTSELECT
SFRW[3] => PORT3_SFR.OUTPUTSELECT
SFRW[3] => PORT3_SFR.OUTPUTSELECT
CYC[1] => POPMEN.IN1
CYC[1] => setextdat.IN1
CYC[1] => movx_strobes.IN1
CYC[2] => QALE.IN1
CYC[2] => setextdat.IN1
CYC[2] => SELA.IN1
PCON[0] => IDLE.DATAIN
XROM => POPMEN.IN0
EXT_PROG_EN => set_port_sfrs.IN1
EXT_PROG_EN => SELC.IN1
EXT_PROG_EN => SELA.IN1
EXT_PROG_EN => L_EXPMEM.DATAIN
NEA => POPMEN.IN1
RXDO => L_OD.IN1
TXDO => L_OD.IN1
RMW => PORTA.OUTPUTSELECT
RMW => PORTA.OUTPUTSELECT
RMW => PORTA.OUTPUTSELECT
RMW => PORTA.OUTPUTSELECT
RMW => PORTA.OUTPUTSELECT
RMW => PORTA.OUTPUTSELECT
RMW => PORTA.OUTPUTSELECT
RMW => PORTA.OUTPUTSELECT
RMW => PORTB.OUTPUTSELECT
RMW => PORTB.OUTPUTSELECT
RMW => PORTB.OUTPUTSELECT
RMW => PORTB.OUTPUTSELECT
RMW => PORTB.OUTPUTSELECT
RMW => PORTB.OUTPUTSELECT
RMW => PORTB.OUTPUTSELECT
RMW => PORTB.OUTPUTSELECT
RMW => PORTC.OUTPUTSELECT
RMW => PORTC.OUTPUTSELECT
RMW => PORTC.OUTPUTSELECT
RMW => PORTC.OUTPUTSELECT
RMW => PORTC.OUTPUTSELECT
RMW => PORTC.OUTPUTSELECT
RMW => PORTC.OUTPUTSELECT
RMW => PORTC.OUTPUTSELECT
RMW => PORTD.OUTPUTSELECT
RMW => PORTD.OUTPUTSELECT
RMW => PORTD.OUTPUTSELECT
RMW => PORTD.OUTPUTSELECT
RMW => PORTD.OUTPUTSELECT
RMW => PORTD.OUTPUTSELECT
RMW => PORTD.OUTPUTSELECT
RMW => PORTD.OUTPUTSELECT
DIV2CK => P0DADD.OUTPUTSELECT
DIV2CK => EXTDAT.OUTPUTSELECT
DIV2CK => P0DADD.OUTPUTSELECT
DIV2CK => NQEN.OUTPUTSELECT
DIV2CK => setlocalc.IN1
DIV2CK => L_EXPMEM.ENA
DIV2CK => QALE.ENA
DIV2CK => POPMEN.ENA
DIV2CK => PORT0_SFR[7].ENA
DIV2CK => PORT0_SFR[6].ENA
DIV2CK => PORT0_SFR[5].ENA
DIV2CK => PORT0_SFR[4].ENA
DIV2CK => PORT0_SFR[3].ENA
DIV2CK => PORT0_SFR[2].ENA
DIV2CK => PORT0_SFR[1].ENA
DIV2CK => PORT0_SFR[0].ENA
DIV2CK => PORT1_SFR[7].ENA
DIV2CK => PORT1_SFR[6].ENA
DIV2CK => PORT1_SFR[5].ENA
DIV2CK => PORT1_SFR[4].ENA
DIV2CK => PORT1_SFR[3].ENA
DIV2CK => PORT1_SFR[2].ENA
DIV2CK => PORT1_SFR[1].ENA
DIV2CK => PORT1_SFR[0].ENA
DIV2CK => PORT2_SFR[7].ENA
DIV2CK => PORT2_SFR[6].ENA
DIV2CK => PORT2_SFR[5].ENA
DIV2CK => PORT2_SFR[4].ENA
DIV2CK => PORT2_SFR[3].ENA
DIV2CK => PORT2_SFR[2].ENA
DIV2CK => PORT2_SFR[1].ENA
DIV2CK => PORT2_SFR[0].ENA
DIV2CK => PORT3_SFR[7].ENA
DIV2CK => PORT3_SFR[6].ENA
DIV2CK => PORT3_SFR[5].ENA
DIV2CK => PORT3_SFR[4].ENA
DIV2CK => PORT3_SFR[3].ENA
DIV2CK => PORT3_SFR[2].ENA
DIV2CK => PORT3_SFR[1].ENA
DIV2CK => PORT3_SFR[0].ENA
DIV2CK => LOCALF[7].ENA
DIV2CK => LOCALF[6].ENA
DIV2CK => LOCALF[5].ENA
DIV2CK => LOCALF[4].ENA
DIV2CK => LOCALF[3].ENA
DIV2CK => LOCALF[2].ENA
DIV2CK => LOCALF[1].ENA
DIV2CK => LOCALF[0].ENA
DIV2CK => LOCALH[7].ENA
DIV2CK => LOCALH[6].ENA
DIV2CK => LOCALH[5].ENA
DIV2CK => LOCALH[4].ENA
DIV2CK => LOCALH[3].ENA
DIV2CK => LOCALH[2].ENA
DIV2CK => LOCALH[1].ENA
DIV2CK => LOCALH[0].ENA
DIV2CK => PODMEN.ENA
DIV2CK => LDI_IN[0].ENA
DIV2CK => NRD.ENA
DIV2CK => NWR.ENA
DIV2CK => LDI_IN[1].ENA
DIV2CK => LDI_IN[2].ENA
DIV2CK => LDI_IN[3].ENA
DIV2CK => LDI_IN[4].ENA
DIV2CK => LDI_IN[5].ENA
DIV2CK => LDI_IN[6].ENA
DIV2CK => LDI_IN[7].ENA
DIV2CK => LCI_IN[0].ENA
DIV2CK => LCI_IN[1].ENA
DIV2CK => LCI_IN[2].ENA
DIV2CK => LCI_IN[3].ENA
DIV2CK => LCI_IN[4].ENA
DIV2CK => LCI_IN[5].ENA
DIV2CK => LCI_IN[6].ENA
DIV2CK => LCI_IN[7].ENA
DIV2CK => LBI_IN[0].ENA
DIV2CK => LBI_IN[1].ENA
DIV2CK => LBI_IN[2].ENA
DIV2CK => LBI_IN[3].ENA
DIV2CK => LBI_IN[4].ENA
DIV2CK => LBI_IN[5].ENA
DIV2CK => LBI_IN[6].ENA
DIV2CK => LBI_IN[7].ENA
DIV2CK => LAI_IN[0].ENA
DIV2CK => LAI_IN[1].ENA
DIV2CK => LAI_IN[2].ENA
DIV2CK => LAI_IN[3].ENA
DIV2CK => LAI_IN[4].ENA
DIV2CK => LAI_IN[5].ENA
DIV2CK => LAI_IN[6].ENA
DIV2CK => LAI_IN[7].ENA
NX1 => IDLE.CLK
NX2 => NRD.CLK
NX2 => NWR.CLK
NX2 => EXTEND_MOVX.CLK
NX2 => NQEN.CLK
NX2 => LDI_IN[0].CLK
NX2 => LDI_IN[1].CLK
NX2 => LDI_IN[2].CLK
NX2 => LDI_IN[3].CLK
NX2 => LDI_IN[4].CLK
NX2 => LDI_IN[5].CLK
NX2 => LDI_IN[6].CLK
NX2 => LDI_IN[7].CLK
NX2 => LCI_IN[0].CLK
NX2 => LCI_IN[1].CLK
NX2 => LCI_IN[2].CLK
NX2 => LCI_IN[3].CLK
NX2 => LCI_IN[4].CLK
NX2 => LCI_IN[5].CLK
NX2 => LCI_IN[6].CLK
NX2 => LCI_IN[7].CLK
NX2 => LBI_IN[0].CLK
NX2 => LBI_IN[1].CLK
NX2 => LBI_IN[2].CLK
NX2 => LBI_IN[3].CLK
NX2 => LBI_IN[4].CLK
NX2 => LBI_IN[5].CLK
NX2 => LBI_IN[6].CLK
NX2 => LBI_IN[7].CLK
NX2 => LAI_IN[0].CLK
NX2 => LAI_IN[1].CLK
NX2 => LAI_IN[2].CLK
NX2 => LAI_IN[3].CLK
NX2 => LAI_IN[4].CLK
NX2 => LAI_IN[5].CLK
NX2 => LAI_IN[6].CLK
NX2 => LAI_IN[7].CLK
NX2 => P0DADD.CLK
NX2 => PODMEN.CLK
NX2 => EXTDAT.CLK
NX2 => LOCALH[0].CLK
NX2 => LOCALH[1].CLK
NX2 => LOCALH[2].CLK
NX2 => LOCALH[3].CLK
NX2 => LOCALH[4].CLK
NX2 => LOCALH[5].CLK
NX2 => LOCALH[6].CLK
NX2 => LOCALH[7].CLK
NX2 => LOCALF[0].CLK
NX2 => LOCALF[1].CLK
NX2 => LOCALF[2].CLK
NX2 => LOCALF[3].CLK
NX2 => LOCALF[4].CLK
NX2 => LOCALF[5].CLK
NX2 => LOCALF[6].CLK
NX2 => LOCALF[7].CLK
NX2 => LOCALC[0].CLK
NX2 => LOCALC[1].CLK
NX2 => LOCALC[2].CLK
NX2 => LOCALC[3].CLK
NX2 => LOCALC[4].CLK
NX2 => LOCALC[5].CLK
NX2 => LOCALC[6].CLK
NX2 => LOCALC[7].CLK
NX2 => PORT3_SFR[0].CLK
NX2 => PORT3_SFR[1].CLK
NX2 => PORT3_SFR[2].CLK
NX2 => PORT3_SFR[3].CLK
NX2 => PORT3_SFR[4].CLK
NX2 => PORT3_SFR[5].CLK
NX2 => PORT3_SFR[6].CLK
NX2 => PORT3_SFR[7].CLK
NX2 => PORT2_SFR[0].CLK
NX2 => PORT2_SFR[1].CLK
NX2 => PORT2_SFR[2].CLK
NX2 => PORT2_SFR[3].CLK
NX2 => PORT2_SFR[4].CLK
NX2 => PORT2_SFR[5].CLK
NX2 => PORT2_SFR[6].CLK
NX2 => PORT2_SFR[7].CLK
NX2 => PORT1_SFR[0].CLK
NX2 => PORT1_SFR[1].CLK
NX2 => PORT1_SFR[2].CLK
NX2 => PORT1_SFR[3].CLK
NX2 => PORT1_SFR[4].CLK
NX2 => PORT1_SFR[5].CLK
NX2 => PORT1_SFR[6].CLK
NX2 => PORT1_SFR[7].CLK
NX2 => PORT0_SFR[0].CLK
NX2 => PORT0_SFR[1].CLK
NX2 => PORT0_SFR[2].CLK
NX2 => PORT0_SFR[3].CLK
NX2 => PORT0_SFR[4].CLK
NX2 => PORT0_SFR[5].CLK
NX2 => PORT0_SFR[6].CLK
NX2 => PORT0_SFR[7].CLK
NX2 => POPMEN.CLK
NX2 => QALE.CLK
NX2 => L_EXPMEM.CLK
CLEAR => QALE.IN1
CLEAR => EXTDAT.OUTPUTSELECT
CLEAR => setpodmen.IN1
CLEAR => P0DADD.OUTPUTSELECT
CLEAR => movx_strobes.IN1
CLEAR => POPMEN.IN1
CLEAR => setqen.IN1
RST => NQEN.PRESET
RST => IDLE.ACLR
RST => LOCALH[0].PRESET
RST => LOCALH[1].PRESET
RST => LOCALH[2].PRESET
RST => LOCALH[3].PRESET
RST => LOCALH[4].PRESET
RST => LOCALH[5].PRESET
RST => LOCALH[6].PRESET
RST => LOCALH[7].PRESET
RST => LOCALF[0].PRESET
RST => LOCALF[1].PRESET
RST => LOCALF[2].PRESET
RST => LOCALF[3].PRESET
RST => LOCALF[4].PRESET
RST => LOCALF[5].PRESET
RST => LOCALF[6].PRESET
RST => LOCALF[7].PRESET
RST => LOCALC[0].PRESET
RST => LOCALC[1].PRESET
RST => LOCALC[2].PRESET
RST => LOCALC[3].PRESET
RST => LOCALC[4].PRESET
RST => LOCALC[5].PRESET
RST => LOCALC[6].PRESET
RST => LOCALC[7].PRESET
RST => PORT3_SFR[0].PRESET
RST => PORT3_SFR[1].PRESET
RST => PORT3_SFR[2].PRESET
RST => PORT3_SFR[3].PRESET
RST => PORT3_SFR[4].PRESET
RST => PORT3_SFR[5].PRESET
RST => PORT3_SFR[6].PRESET
RST => PORT3_SFR[7].PRESET
RST => PORT2_SFR[0].PRESET
RST => PORT2_SFR[1].PRESET
RST => PORT2_SFR[2].PRESET
RST => PORT2_SFR[3].PRESET
RST => PORT2_SFR[4].PRESET
RST => PORT2_SFR[5].PRESET
RST => PORT2_SFR[6].PRESET
RST => PORT2_SFR[7].PRESET
RST => PORT1_SFR[0].PRESET
RST => PORT1_SFR[1].PRESET
RST => PORT1_SFR[2].PRESET
RST => PORT1_SFR[3].PRESET
RST => PORT1_SFR[4].PRESET
RST => PORT1_SFR[5].PRESET
RST => PORT1_SFR[6].PRESET
RST => PORT1_SFR[7].PRESET
RST => PORT0_SFR[0].PRESET
RST => PORT0_SFR[1].PRESET
RST => PORT0_SFR[2].PRESET
RST => PORT0_SFR[3].PRESET
RST => PORT0_SFR[4].PRESET
RST => PORT0_SFR[5].PRESET
RST => PORT0_SFR[6].PRESET
RST => PORT0_SFR[7].PRESET
RST => QALE.PRESET
RST => L_EXPMEM.ACLR
RST => SELC.IN1
RST => POPMEN.IN1
DLMR => AEEN.IN1


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s019bo_e:U11
INTA <= L_INTA.DB_MAX_OUTPUT_PORT_TYPE
IE[0] <= L_IE[0].DB_MAX_OUTPUT_PORT_TYPE
IE[1] <= L_IE[1].DB_MAX_OUTPUT_PORT_TYPE
IE[2] <= L_IE[2].DB_MAX_OUTPUT_PORT_TYPE
IE[3] <= L_IE[3].DB_MAX_OUTPUT_PORT_TYPE
IE[4] <= L_IE[4].DB_MAX_OUTPUT_PORT_TYPE
IE[5] <= L_IE[5].DB_MAX_OUTPUT_PORT_TYPE
IE[6] <= L_IE[6].DB_MAX_OUTPUT_PORT_TYPE
IE[7] <= L_IE[7].DB_MAX_OUTPUT_PORT_TYPE
IP[0] <= L_IP[0].DB_MAX_OUTPUT_PORT_TYPE
IP[1] <= L_IP[1].DB_MAX_OUTPUT_PORT_TYPE
IP[2] <= L_IP[2].DB_MAX_OUTPUT_PORT_TYPE
IP[3] <= L_IP[3].DB_MAX_OUTPUT_PORT_TYPE
IP[4] <= L_IP[4].DB_MAX_OUTPUT_PORT_TYPE
IP[5] <= L_IP[5].DB_MAX_OUTPUT_PORT_TYPE
IP[6] <= L_IP[6].DB_MAX_OUTPUT_PORT_TYPE
IP[7] <= L_IP[7].DB_MAX_OUTPUT_PORT_TYPE
VECTOR_ADDR[1] <= VECTOR_ADDR.DB_MAX_OUTPUT_PORT_TYPE
VECTOR_ADDR[2] <= VECTOR_ADDR.DB_MAX_OUTPUT_PORT_TYPE
VECTOR_ADDR[3] <= VECTOR_ADDR.DB_MAX_OUTPUT_PORT_TYPE
VECTOR_ADDR[4] <= AK.DB_MAX_OUTPUT_PORT_TYPE
IACK[0] <= IACK.DB_MAX_OUTPUT_PORT_TYPE
IACK[1] <= IACK.DB_MAX_OUTPUT_PORT_TYPE
IACK[2] <= IACK.DB_MAX_OUTPUT_PORT_TYPE
IACK[3] <= IACK.DB_MAX_OUTPUT_PORT_TYPE
RITI => PRE.DATAIN
WEP => BA.IN0
RETI => BA.IN1
RETI => setip1.IN1
RETI => setip0.IN0
LCYC => IP1.IN1
LCYC => IP0.IN1
LCYC => setlilx.IN1
LCYC => setinta.IN1
LCYC => setip0.IN1
T_EN => INT_EN.DATAIN
S_EN => priorlevelsel.IN0
DIV2CK => setlilx.IN1
DIV2CK => setinta.IN1
DIV2CK => priorlevelsel.IN1
DIV2CK => INT_EN.ENA
CLEAR => IP1.OUTPUTSELECT
CLEAR => IP0.OUTPUTSELECT
CLEAR => L_IE.OUTPUTSELECT
CLEAR => L_IE.OUTPUTSELECT
CLEAR => L_IE.OUTPUTSELECT
CLEAR => L_IE.OUTPUTSELECT
CLEAR => L_IE.OUTPUTSELECT
CLEAR => L_IE.OUTPUTSELECT
CLEAR => L_IE.OUTPUTSELECT
CLEAR => L_IE.OUTPUTSELECT
CLEAR => L_IP.OUTPUTSELECT
CLEAR => L_IP.OUTPUTSELECT
CLEAR => L_IP.OUTPUTSELECT
CLEAR => L_IP.OUTPUTSELECT
CLEAR => L_IP.OUTPUTSELECT
CLEAR => L_IP.OUTPUTSELECT
CLEAR => L_IP.OUTPUTSELECT
CLEAR => L_IP.OUTPUTSELECT
CLEAR => L_INTA.OUTPUTSELECT
CLEAR => IACK.OUTPUTSELECT
CLEAR => IACK.OUTPUTSELECT
CLEAR => IACK.OUTPUTSELECT
CLEAR => IACK.OUTPUTSELECT
RST => L_INTA.ACLR
RST => INT_EN.ACLR
RST => PRE.ACLR
RST => PRD.ACLR
RST => PRC.ACLR
RST => PRB.ACLR
RST => PRA.ACLR
NX1 => L_INTA.CLK
NX1 => LAT_ILB[0].CLK
NX1 => LAT_ILB[1].CLK
NX1 => LAT_ILB[2].CLK
NX1 => LAT_ILB[3].CLK
NX1 => LAT_ILB[4].CLK
NX1 => LAT_ILA[0].CLK
NX1 => LAT_ILA[1].CLK
NX1 => LAT_ILA[2].CLK
NX1 => LAT_ILA[3].CLK
NX1 => LAT_ILA[4].CLK
NX1 => IP0.CLK
NX1 => IP1.CLK
NX1 => INT_EN.CLK
NX1 => PRE.CLK
NX1 => PRD.CLK
NX1 => PRC.CLK
NX1 => PRB.CLK
NX1 => PRA.CLK
NX2 => L_IP[0].CLK
NX2 => L_IP[1].CLK
NX2 => L_IP[2].CLK
NX2 => L_IP[3].CLK
NX2 => L_IP[4].CLK
NX2 => L_IP[5].CLK
NX2 => L_IP[6].CLK
NX2 => L_IP[7].CLK
NX2 => L_IE[0].CLK
NX2 => L_IE[1].CLK
NX2 => L_IE[2].CLK
NX2 => L_IE[3].CLK
NX2 => L_IE[4].CLK
NX2 => L_IE[5].CLK
NX2 => L_IE[6].CLK
NX2 => L_IE[7].CLK
STATD[1] => AL.IN0
CYC[2] => AL.IN1
TCON[1] => PRA.DATAIN
TCON[2] => ~NO_FANOUT~
TCON[3] => PRC.DATAIN
TCON[4] => ~NO_FANOUT~
TCON[5] => PRB.DATAIN
TCON[6] => ~NO_FANOUT~
TCON[7] => PRD.DATAIN
RAMDI[0] => L_IE.DATAB
RAMDI[0] => L_IP.DATAB
RAMDI[1] => L_IE.DATAB
RAMDI[1] => L_IP.DATAB
RAMDI[2] => L_IE.DATAB
RAMDI[2] => L_IP.DATAB
RAMDI[3] => L_IE.DATAB
RAMDI[3] => L_IP.DATAB
RAMDI[4] => L_IE.DATAB
RAMDI[4] => L_IP.DATAB
RAMDI[5] => L_IE.DATAB
RAMDI[5] => L_IP.DATAB
RAMDI[6] => L_IE.DATAB
RAMDI[6] => L_IP.DATAB
RAMDI[7] => L_IE.DATAB
RAMDI[7] => L_IP.DATAB
SFRW[12] => L_IE.OUTPUTSELECT
SFRW[12] => L_IE.OUTPUTSELECT
SFRW[12] => L_IE.OUTPUTSELECT
SFRW[12] => L_IE.OUTPUTSELECT
SFRW[12] => L_IE.OUTPUTSELECT
SFRW[12] => L_IE.OUTPUTSELECT
SFRW[12] => L_IE.OUTPUTSELECT
SFRW[12] => L_IE.OUTPUTSELECT
SFRW[13] => L_IP.OUTPUTSELECT
SFRW[13] => L_IP.OUTPUTSELECT
SFRW[13] => L_IP.OUTPUTSELECT
SFRW[13] => L_IP.OUTPUTSELECT
SFRW[13] => L_IP.OUTPUTSELECT
SFRW[13] => L_IP.OUTPUTSELECT
SFRW[13] => L_IP.OUTPUTSELECT
SFRW[13] => L_IP.OUTPUTSELECT


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s020bo_e:U12
RESINT <= L_RESINT.DB_MAX_OUTPUT_PORT_TYPE
SP[0] <= m3s014bo_e:U1.SP[0]
SP[1] <= m3s014bo_e:U1.SP[1]
SP[2] <= m3s014bo_e:U1.SP[2]
SP[3] <= m3s014bo_e:U1.SP[3]
SP[4] <= m3s014bo_e:U1.SP[4]
SP[5] <= m3s014bo_e:U1.SP[5]
SP[6] <= m3s014bo_e:U1.SP[6]
SP[7] <= m3s014bo_e:U1.SP[7]
PCON[0] <= L_PCON[0].DB_MAX_OUTPUT_PORT_TYPE
PCON[1] <= L_PCON[1].DB_MAX_OUTPUT_PORT_TYPE
PCON[2] <= PCON[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCON[3] <= PCON[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCON[4] <= PCON[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCON[5] <= PCON[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCON[6] <= PCON[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCON[7] <= PCON[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PSWDAT[0] <= PSWDAT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PSWDAT[1] <= PSWDAT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PSWDAT[2] <= PSWDAT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PSWDAT[3] <= PSWDAT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PSWDAT[4] <= PSWDAT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PSWDAT[5] <= PSWDAT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PSWDAT[6] <= PSWDAT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PSWDAT[7] <= PSWDAT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MSIZ[0] <= L_MSIZ[0].DB_MAX_OUTPUT_PORT_TYPE
MSIZ[1] <= L_MSIZ[1].DB_MAX_OUTPUT_PORT_TYPE
MSIZ[2] <= L_MSIZ[2].DB_MAX_OUTPUT_PORT_TYPE
MSIZ[3] <= L_MSIZ[3].DB_MAX_OUTPUT_PORT_TYPE
MSIZ[4] <= L_MSIZ[4].DB_MAX_OUTPUT_PORT_TYPE
MSIZ[5] <= L_MSIZ[5].DB_MAX_OUTPUT_PORT_TYPE
MSIZ[6] <= L_MSIZ[6].DB_MAX_OUTPUT_PORT_TYPE
MSIZ[7] <= L_MSIZ[7].DB_MAX_OUTPUT_PORT_TYPE
CO => PSWDAT.IN0
CO => PSWDAT.DATAB
ACO => PSWDAT.DATAB
OV => PSWDAT.DATAB
PAR => PSWDAT.DATAB
DAA => setpsw.IN1
CJNE => setpsw.IN0
OPLOAD => L_RESINT.OUTPUTSELECT
MULDIV => PSWDAT.IN1
INTA => setpconlo.IN0
LCYC => setpsw.IN0
DIV2CK2 => setpsw.IN0
DIV2CK2 => m3s014bo_e:U1.DIV2CK
DIV2CK2 => setpsw.IN1
DIV2CK2 => setpsw.IN0
CLEAR => PSWDAT.OUTPUTSELECT
CLEAR => PSWDAT.OUTPUTSELECT
CLEAR => PSWDAT.OUTPUTSELECT
CLEAR => PSWDAT.OUTPUTSELECT
CLEAR => PSWDAT.OUTPUTSELECT
CLEAR => PSWDAT.OUTPUTSELECT
CLEAR => PSWDAT.OUTPUTSELECT
CLEAR => PSWDAT.OUTPUTSELECT
CLEAR => L_MSIZ.OUTPUTSELECT
CLEAR => L_MSIZ.OUTPUTSELECT
CLEAR => L_MSIZ.OUTPUTSELECT
CLEAR => L_MSIZ.OUTPUTSELECT
CLEAR => L_MSIZ.OUTPUTSELECT
CLEAR => L_MSIZ.OUTPUTSELECT
CLEAR => L_MSIZ.OUTPUTSELECT
CLEAR => L_MSIZ.OUTPUTSELECT
CLEAR => L_RESINT.OUTPUTSELECT
CLEAR => m3s014bo_e:U1.CLEAR
RST => L_PCON[0].ACLR
RST => L_PCON[1].ACLR
RST => PCON[2]~reg0.ACLR
RST => PCON[3]~reg0.ACLR
RST => PCON[4]~reg0.ACLR
RST => PCON[5]~reg0.ACLR
RST => PCON[6]~reg0.ACLR
RST => PCON[7]~reg0.ACLR
STATE12 => setpconlo.IN1
NX1 => L_PCON[0].CLK
NX1 => L_PCON[1].CLK
NX2 => m3s014bo_e:U1.NX1
NX2 => L_RESINT.CLK
NX2 => L_MSIZ[0].CLK
NX2 => L_MSIZ[1].CLK
NX2 => L_MSIZ[2].CLK
NX2 => L_MSIZ[3].CLK
NX2 => L_MSIZ[4].CLK
NX2 => L_MSIZ[5].CLK
NX2 => L_MSIZ[6].CLK
NX2 => L_MSIZ[7].CLK
NX2 => PSWDAT[0]~reg0.CLK
NX2 => PSWDAT[1]~reg0.CLK
NX2 => PSWDAT[2]~reg0.CLK
NX2 => PSWDAT[3]~reg0.CLK
NX2 => PSWDAT[4]~reg0.CLK
NX2 => PSWDAT[5]~reg0.CLK
NX2 => PSWDAT[6]~reg0.CLK
NX2 => PSWDAT[7]~reg0.CLK
NX2 => PCON[2]~reg0.CLK
NX2 => PCON[3]~reg0.CLK
NX2 => PCON[4]~reg0.CLK
NX2 => PCON[5]~reg0.CLK
NX2 => PCON[6]~reg0.CLK
NX2 => PCON[7]~reg0.CLK
CYC[1] => ENAB.IN0
CYC[1] => setpsw.IN1
CYC[2] => ENAB.IN0
CYC[2] => setpsw.IN1
PSWC[0] => PSWDAT.OUTPUTSELECT
PSWC[1] => PSWDAT.OUTPUTSELECT
PSWC[2] => PSWDAT.OUTPUTSELECT
SPC[0] => AA.IN0
SPC[0] => m3s014bo_e:U1.SPC[0]
SPC[1] => AA.IN0
SPC[1] => m3s014bo_e:U1.SPC[1]
SPC[2] => ENAB.IN1
SPC[3] => ENAB.IN1
STATD[1] => setpsw.IN1
STATD[2] => AA.IN1
STATD[3] => setpsw.IN1
STATD[4] => ~NO_FANOUT~
STATD[5] => AA.IN1
STATD[6] => setpsw.IN1
RAMDI[0] => L_PCON.DATAB
RAMDI[0] => L_MSIZ.DATAB
RAMDI[0] => m3s014bo_e:U1.RAMDI[0]
RAMDI[1] => L_PCON.DATAB
RAMDI[1] => PSWDAT.DATAB
RAMDI[1] => L_MSIZ.DATAB
RAMDI[1] => m3s014bo_e:U1.RAMDI[1]
RAMDI[2] => PSWDAT.DATAB
RAMDI[2] => L_MSIZ.DATAB
RAMDI[2] => m3s014bo_e:U1.RAMDI[2]
RAMDI[2] => PCON[2]~reg0.DATAIN
RAMDI[3] => PSWDAT.DATAB
RAMDI[3] => L_MSIZ.DATAB
RAMDI[3] => m3s014bo_e:U1.RAMDI[3]
RAMDI[3] => PCON[3]~reg0.DATAIN
RAMDI[4] => PSWDAT.DATAB
RAMDI[4] => L_MSIZ.DATAB
RAMDI[4] => m3s014bo_e:U1.RAMDI[4]
RAMDI[4] => PCON[4]~reg0.DATAIN
RAMDI[5] => PSWDAT.DATAB
RAMDI[5] => L_MSIZ.DATAB
RAMDI[5] => m3s014bo_e:U1.RAMDI[5]
RAMDI[5] => PCON[5]~reg0.DATAIN
RAMDI[6] => PSWDAT.DATAB
RAMDI[6] => L_MSIZ.DATAB
RAMDI[6] => m3s014bo_e:U1.RAMDI[6]
RAMDI[6] => PCON[6]~reg0.DATAIN
RAMDI[7] => PSWDAT.DATAB
RAMDI[7] => L_MSIZ.DATAB
RAMDI[7] => m3s014bo_e:U1.RAMDI[7]
RAMDI[7] => PCON[7]~reg0.DATAIN
SFRW[16] => ENAB.IN1
SFRW[16] => m3s014bo_e:U1.SFRW[16]
SFRW[17] => PSWDAT.OUTPUTSELECT
SFRW[17] => PSWDAT.OUTPUTSELECT
SFRW[17] => PSWDAT.OUTPUTSELECT
SFRW[17] => PSWDAT.OUTPUTSELECT
SFRW[17] => PSWDAT.OUTPUTSELECT
SFRW[17] => PSWDAT.OUTPUTSELECT
SFRW[17] => PSWDAT.OUTPUTSELECT
SFRW[18] => L_PCON.OUTPUTSELECT
SFRW[18] => L_PCON.OUTPUTSELECT
SFRW[18] => PCON[7]~reg0.ENA
SFRW[18] => PCON[6]~reg0.ENA
SFRW[18] => PCON[5]~reg0.ENA
SFRW[18] => PCON[4]~reg0.ENA
SFRW[18] => PCON[3]~reg0.ENA
SFRW[18] => PCON[2]~reg0.ENA
SFRW[19] => L_MSIZ.OUTPUTSELECT
SFRW[19] => L_MSIZ.OUTPUTSELECT
SFRW[19] => L_MSIZ.OUTPUTSELECT
SFRW[19] => L_MSIZ.OUTPUTSELECT
SFRW[19] => L_MSIZ.OUTPUTSELECT
SFRW[19] => L_MSIZ.OUTPUTSELECT
SFRW[19] => L_MSIZ.OUTPUTSELECT
SFRW[19] => L_MSIZ.OUTPUTSELECT


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s020bo_e:U12|m3s014bo_e:U1
SP[0] <= L_SP[0].DB_MAX_OUTPUT_PORT_TYPE
SP[1] <= L_SP[1].DB_MAX_OUTPUT_PORT_TYPE
SP[2] <= L_SP[2].DB_MAX_OUTPUT_PORT_TYPE
SP[3] <= L_SP[3].DB_MAX_OUTPUT_PORT_TYPE
SP[4] <= L_SP[4].DB_MAX_OUTPUT_PORT_TYPE
SP[5] <= L_SP[5].DB_MAX_OUTPUT_PORT_TYPE
SP[6] <= L_SP[6].DB_MAX_OUTPUT_PORT_TYPE
SP[7] <= L_SP[7].DB_MAX_OUTPUT_PORT_TYPE
RAMDI[0] => LOCALA[0].DATAA
RAMDI[1] => LOCALA[1].DATAA
RAMDI[2] => LOCALA[2].DATAA
RAMDI[3] => LOCALA[3].DATAA
RAMDI[4] => LOCALA[4].DATAA
RAMDI[5] => LOCALA[5].DATAA
RAMDI[6] => LOCALA[6].DATAA
RAMDI[7] => LOCALA[7].DATAA
SPC[0] => LOCALB.IN0
SPC[0] => CD[0].IN1
SPC[1] => LOCALB.IN1
SPC[1] => CU[0].IN1
SFRW[16] => LOCALA[7].OUTPUTSELECT
SFRW[16] => LOCALA[6].OUTPUTSELECT
SFRW[16] => LOCALA[5].OUTPUTSELECT
SFRW[16] => LOCALA[4].OUTPUTSELECT
SFRW[16] => LOCALA[3].OUTPUTSELECT
SFRW[16] => LOCALA[2].OUTPUTSELECT
SFRW[16] => LOCALA[1].OUTPUTSELECT
SFRW[16] => LOCALA[0].OUTPUTSELECT
DIV2CK => setsp.IN0
NX1 => L_SP[0].CLK
NX1 => L_SP[1].CLK
NX1 => L_SP[2].CLK
NX1 => L_SP[3].CLK
NX1 => L_SP[4].CLK
NX1 => L_SP[5].CLK
NX1 => L_SP[6].CLK
NX1 => L_SP[7].CLK
CLEAR => L_SP.OUTPUTSELECT
CLEAR => L_SP.OUTPUTSELECT
CLEAR => L_SP.OUTPUTSELECT
CLEAR => L_SP.OUTPUTSELECT
CLEAR => L_SP.OUTPUTSELECT
CLEAR => L_SP.OUTPUTSELECT
CLEAR => L_SP.OUTPUTSELECT
CLEAR => L_SP.OUTPUTSELECT
ENAB => setsp.IN1


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s023bo_e:U13
SFRDAT[0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
SFRDAT[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
SFRDAT[2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
SFRDAT[3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
SFRDAT[4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
SFRDAT[5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
SFRDAT[6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
SFRDAT[7] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
FA[0] => Mux0.IN2
FA[0] => Mux1.IN2
FA[0] => Mux2.IN2
FA[0] => Mux3.IN2
FA[0] => Mux4.IN2
FA[0] => Mux5.IN2
FA[0] => Mux6.IN2
FA[0] => Mux7.IN2
FA[0] => Mux8.IN2
FA[0] => Mux9.IN2
FA[0] => Mux10.IN2
FA[0] => Mux11.IN2
FA[0] => Mux12.IN2
FA[0] => Mux13.IN2
FA[0] => Mux14.IN2
FA[0] => Mux15.IN2
FA[0] => SUB_SERIAL[7].OUTPUTSELECT
FA[0] => SUB_SERIAL[6].OUTPUTSELECT
FA[0] => SUB_SERIAL[5].OUTPUTSELECT
FA[0] => SUB_SERIAL[4].OUTPUTSELECT
FA[0] => SUB_SERIAL[3].OUTPUTSELECT
FA[0] => SUB_SERIAL[2].OUTPUTSELECT
FA[0] => SUB_SERIAL[1].OUTPUTSELECT
FA[0] => SUB_SERIAL[0].OUTPUTSELECT
FA[1] => Mux0.IN1
FA[1] => Mux1.IN1
FA[1] => Mux2.IN1
FA[1] => Mux3.IN1
FA[1] => Mux4.IN1
FA[1] => Mux5.IN1
FA[1] => Mux6.IN1
FA[1] => Mux7.IN1
FA[1] => Mux8.IN1
FA[1] => Mux9.IN1
FA[1] => Mux10.IN1
FA[1] => Mux11.IN1
FA[1] => Mux12.IN1
FA[1] => Mux13.IN1
FA[1] => Mux14.IN1
FA[1] => Mux15.IN1
FA[2] => Mux0.IN0
FA[2] => Mux1.IN0
FA[2] => Mux2.IN0
FA[2] => Mux3.IN0
FA[2] => Mux4.IN0
FA[2] => Mux5.IN0
FA[2] => Mux6.IN0
FA[2] => Mux7.IN0
FA[2] => Mux8.IN0
FA[2] => Mux9.IN0
FA[2] => Mux10.IN0
FA[2] => Mux11.IN0
FA[2] => Mux12.IN0
FA[2] => Mux13.IN0
FA[2] => Mux14.IN0
FA[2] => Mux15.IN0
FA[3] => Mux16.IN3
FA[3] => Mux17.IN3
FA[3] => Mux18.IN3
FA[3] => Mux19.IN3
FA[3] => Mux20.IN3
FA[3] => Mux21.IN3
FA[3] => Mux22.IN3
FA[3] => Mux23.IN3
FA[4] => Mux16.IN2
FA[4] => Mux17.IN2
FA[4] => Mux18.IN2
FA[4] => Mux19.IN2
FA[4] => Mux20.IN2
FA[4] => Mux21.IN2
FA[4] => Mux22.IN2
FA[4] => Mux23.IN2
FA[5] => Mux16.IN1
FA[5] => Mux17.IN1
FA[5] => Mux18.IN1
FA[5] => Mux19.IN1
FA[5] => Mux20.IN1
FA[5] => Mux21.IN1
FA[5] => Mux22.IN1
FA[5] => Mux23.IN1
FA[6] => Mux16.IN0
FA[6] => Mux17.IN0
FA[6] => Mux18.IN0
FA[6] => Mux19.IN0
FA[6] => Mux20.IN0
FA[6] => Mux21.IN0
FA[6] => Mux22.IN0
FA[6] => Mux23.IN0
PORTA[0] => Mux15.IN3
PORTA[0] => Mux15.IN4
PORTA[1] => Mux14.IN3
PORTA[1] => Mux14.IN4
PORTA[2] => Mux13.IN3
PORTA[2] => Mux13.IN4
PORTA[3] => Mux12.IN3
PORTA[3] => Mux12.IN4
PORTA[4] => Mux11.IN3
PORTA[4] => Mux11.IN4
PORTA[5] => Mux10.IN3
PORTA[5] => Mux10.IN4
PORTA[6] => Mux9.IN3
PORTA[6] => Mux9.IN4
PORTA[7] => Mux8.IN3
PORTA[7] => Mux8.IN4
PORTB[0] => Mux23.IN4
PORTB[1] => Mux22.IN4
PORTB[2] => Mux21.IN4
PORTB[3] => Mux20.IN4
PORTB[4] => Mux19.IN4
PORTB[5] => Mux18.IN4
PORTB[6] => Mux17.IN4
PORTB[7] => Mux16.IN4
PORTC[0] => Mux23.IN5
PORTC[1] => Mux22.IN5
PORTC[2] => Mux21.IN5
PORTC[3] => Mux20.IN5
PORTC[4] => Mux19.IN5
PORTC[5] => Mux18.IN5
PORTC[6] => Mux17.IN5
PORTC[7] => Mux16.IN5
PORTD[0] => Mux23.IN6
PORTD[1] => Mux22.IN6
PORTD[2] => Mux21.IN6
PORTD[3] => Mux20.IN6
PORTD[4] => Mux19.IN6
PORTD[5] => Mux18.IN6
PORTD[6] => Mux17.IN6
PORTD[7] => Mux16.IN6
SP[0] => Mux15.IN5
SP[0] => Mux15.IN6
SP[1] => Mux14.IN5
SP[1] => Mux14.IN6
SP[2] => Mux13.IN5
SP[2] => Mux13.IN6
SP[3] => Mux12.IN5
SP[3] => Mux12.IN6
SP[4] => Mux11.IN5
SP[4] => Mux11.IN6
SP[5] => Mux10.IN5
SP[5] => Mux10.IN6
SP[6] => Mux9.IN5
SP[6] => Mux9.IN6
SP[7] => Mux8.IN5
SP[7] => Mux8.IN6
DPL[0] => Mux15.IN7
DPL[0] => Mux15.IN8
DPL[1] => Mux14.IN7
DPL[1] => Mux14.IN8
DPL[2] => Mux13.IN7
DPL[2] => Mux13.IN8
DPL[3] => Mux12.IN7
DPL[3] => Mux12.IN8
DPL[4] => Mux11.IN7
DPL[4] => Mux11.IN8
DPL[5] => Mux10.IN7
DPL[5] => Mux10.IN8
DPL[6] => Mux9.IN7
DPL[6] => Mux9.IN8
DPL[7] => Mux8.IN7
DPL[7] => Mux8.IN8
DPH[0] => Mux15.IN9
DPH[1] => Mux14.IN9
DPH[2] => Mux13.IN9
DPH[3] => Mux12.IN9
DPH[4] => Mux11.IN9
DPH[5] => Mux10.IN9
DPH[6] => Mux9.IN9
DPH[7] => Mux8.IN9
PCON[0] => Mux15.IN10
PCON[1] => Mux14.IN10
PCON[2] => Mux13.IN10
PCON[3] => Mux12.IN10
PCON[4] => Mux11.IN10
PCON[5] => Mux10.IN10
PCON[6] => Mux9.IN10
PCON[7] => Mux8.IN10
TCON[0] => Mux7.IN3
TCON[1] => Mux6.IN3
TCON[2] => Mux5.IN3
TCON[3] => Mux4.IN3
TCON[4] => Mux3.IN3
TCON[5] => Mux2.IN3
TCON[6] => Mux1.IN3
TCON[7] => Mux0.IN3
TMOD[0] => Mux7.IN4
TMOD[1] => Mux6.IN4
TMOD[2] => Mux5.IN4
TMOD[3] => Mux4.IN4
TMOD[4] => Mux3.IN4
TMOD[5] => Mux2.IN4
TMOD[6] => Mux1.IN4
TMOD[7] => Mux0.IN4
TLA[0] => Mux7.IN5
TLA[1] => Mux6.IN5
TLA[2] => Mux5.IN5
TLA[3] => Mux4.IN5
TLA[4] => Mux3.IN5
TLA[5] => Mux2.IN5
TLA[6] => Mux1.IN5
TLA[7] => Mux0.IN5
TLB[0] => Mux7.IN6
TLB[1] => Mux6.IN6
TLB[2] => Mux5.IN6
TLB[3] => Mux4.IN6
TLB[4] => Mux3.IN6
TLB[5] => Mux2.IN6
TLB[6] => Mux1.IN6
TLB[7] => Mux0.IN6
THA[0] => Mux7.IN7
THA[0] => Mux7.IN8
THA[1] => Mux6.IN7
THA[1] => Mux6.IN8
THA[2] => Mux5.IN7
THA[2] => Mux5.IN8
THA[3] => Mux4.IN7
THA[3] => Mux4.IN8
THA[4] => Mux3.IN7
THA[4] => Mux3.IN8
THA[5] => Mux2.IN7
THA[5] => Mux2.IN8
THA[6] => Mux1.IN7
THA[6] => Mux1.IN8
THA[7] => Mux0.IN7
THA[7] => Mux0.IN8
THB[0] => Mux7.IN9
THB[0] => Mux7.IN10
THB[1] => Mux6.IN9
THB[1] => Mux6.IN10
THB[2] => Mux5.IN9
THB[2] => Mux5.IN10
THB[3] => Mux4.IN9
THB[3] => Mux4.IN10
THB[4] => Mux3.IN9
THB[4] => Mux3.IN10
THB[5] => Mux2.IN9
THB[5] => Mux2.IN10
THB[6] => Mux1.IN9
THB[6] => Mux1.IN10
THB[7] => Mux0.IN9
THB[7] => Mux0.IN10
SCON[0] => SUB_SERIAL[0].DATAB
SCON[1] => SUB_SERIAL[1].DATAB
SCON[2] => SUB_SERIAL[2].DATAB
SCON[3] => SUB_SERIAL[3].DATAB
SCON[4] => SUB_SERIAL[4].DATAB
SCON[5] => SUB_SERIAL[5].DATAB
SCON[6] => SUB_SERIAL[6].DATAB
SCON[7] => SUB_SERIAL[7].DATAB
SBUF[0] => SUB_SERIAL[0].DATAA
SBUF[1] => SUB_SERIAL[1].DATAA
SBUF[2] => SUB_SERIAL[2].DATAA
SBUF[3] => SUB_SERIAL[3].DATAA
SBUF[4] => SUB_SERIAL[4].DATAA
SBUF[5] => SUB_SERIAL[5].DATAA
SBUF[6] => SUB_SERIAL[6].DATAA
SBUF[7] => SUB_SERIAL[7].DATAA
IE[0] => Mux23.IN7
IE[1] => Mux22.IN7
IE[2] => Mux21.IN7
IE[3] => Mux20.IN7
IE[4] => Mux19.IN7
IE[5] => Mux18.IN7
IE[6] => Mux17.IN7
IE[7] => Mux16.IN7
IP[0] => Mux23.IN8
IP[1] => Mux22.IN8
IP[2] => Mux21.IN8
IP[3] => Mux20.IN8
IP[4] => Mux19.IN8
IP[5] => Mux18.IN8
IP[6] => Mux17.IN8
IP[7] => Mux16.IN8
PSWDAT[0] => Mux23.IN9
PSWDAT[0] => Mux23.IN10
PSWDAT[0] => Mux23.IN11
PSWDAT[0] => Mux23.IN12
PSWDAT[1] => Mux22.IN9
PSWDAT[1] => Mux22.IN10
PSWDAT[1] => Mux22.IN11
PSWDAT[1] => Mux22.IN12
PSWDAT[2] => Mux21.IN9
PSWDAT[2] => Mux21.IN10
PSWDAT[2] => Mux21.IN11
PSWDAT[2] => Mux21.IN12
PSWDAT[3] => Mux20.IN9
PSWDAT[3] => Mux20.IN10
PSWDAT[3] => Mux20.IN11
PSWDAT[3] => Mux20.IN12
PSWDAT[4] => Mux19.IN9
PSWDAT[4] => Mux19.IN10
PSWDAT[4] => Mux19.IN11
PSWDAT[4] => Mux19.IN12
PSWDAT[5] => Mux18.IN9
PSWDAT[5] => Mux18.IN10
PSWDAT[5] => Mux18.IN11
PSWDAT[5] => Mux18.IN12
PSWDAT[6] => Mux17.IN9
PSWDAT[6] => Mux17.IN10
PSWDAT[6] => Mux17.IN11
PSWDAT[6] => Mux17.IN12
PSWDAT[7] => Mux16.IN9
PSWDAT[7] => Mux16.IN10
PSWDAT[7] => Mux16.IN11
PSWDAT[7] => Mux16.IN12
ACCDAT[0] => Mux23.IN13
ACCDAT[0] => Mux23.IN14
ACCDAT[1] => Mux22.IN13
ACCDAT[1] => Mux22.IN14
ACCDAT[2] => Mux21.IN13
ACCDAT[2] => Mux21.IN14
ACCDAT[3] => Mux20.IN13
ACCDAT[3] => Mux20.IN14
ACCDAT[4] => Mux19.IN13
ACCDAT[4] => Mux19.IN14
ACCDAT[5] => Mux18.IN13
ACCDAT[5] => Mux18.IN14
ACCDAT[6] => Mux17.IN13
ACCDAT[6] => Mux17.IN14
ACCDAT[7] => Mux16.IN13
ACCDAT[7] => Mux16.IN14
BREG[0] => Mux23.IN15
BREG[1] => Mux22.IN15
BREG[2] => Mux21.IN15
BREG[3] => Mux20.IN15
BREG[4] => Mux19.IN15
BREG[5] => Mux18.IN15
BREG[6] => Mux17.IN15
BREG[7] => Mux16.IN15
MSIZ[0] => Mux23.IN16
MSIZ[1] => Mux22.IN16
MSIZ[2] => Mux21.IN16
MSIZ[3] => Mux20.IN16
MSIZ[4] => Mux19.IN16
MSIZ[5] => Mux18.IN16
MSIZ[6] => Mux17.IN16
MSIZ[7] => Mux16.IN16


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s025bo_e:U14
OPC[0] <= OPC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OPC[1] <= OPC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OPC[2] <= OPC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OPC[3] <= OPC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OPC[4] <= OPC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OPC[5] <= OPC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OPC[6] <= OPC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OPC[7] <= OPC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OPLOAD <= L_OPLOAD.DB_MAX_OUTPUT_PORT_TYPE
IROMD[0] => LOCALDAT[0].DATAB
IROMD[1] => LOCALDAT[1].DATAB
IROMD[2] => LOCALDAT[2].DATAB
IROMD[3] => LOCALDAT[3].DATAB
IROMD[4] => LOCALDAT[4].DATAB
IROMD[5] => LOCALDAT[5].DATAB
IROMD[6] => LOCALDAT[6].DATAB
IROMD[7] => LOCALDAT[7].DATAB
STATD[1] => dat_lat.IN1
PCON[0] => L_OPLOAD.IN0
CLEAR => L_OPLOAD.IN0
RST => OPC[0]~reg0.ACLR
RST => OPC[1]~reg0.ACLR
RST => OPC[2]~reg0.ACLR
RST => OPC[3]~reg0.ACLR
RST => OPC[4]~reg0.ACLR
RST => OPC[5]~reg0.ACLR
RST => OPC[6]~reg0.ACLR
RST => OPC[7]~reg0.ACLR
DIV2CK => dat_lat.IN1
NX1 => OPC[0]~reg0.CLK
NX1 => OPC[1]~reg0.CLK
NX1 => OPC[2]~reg0.CLK
NX1 => OPC[3]~reg0.CLK
NX1 => OPC[4]~reg0.CLK
NX1 => OPC[5]~reg0.CLK
NX1 => OPC[6]~reg0.CLK
NX1 => OPC[7]~reg0.CLK
NX1 => L_OPLOAD.CLK
INTA => L_OPLOAD.IN1
INTA => LOCALDAT[7].OUTPUTSELECT
INTA => LOCALDAT[6].OUTPUTSELECT
INTA => LOCALDAT[5].OUTPUTSELECT
INTA => LOCALDAT[4].OUTPUTSELECT
INTA => LOCALDAT[3].OUTPUTSELECT
INTA => LOCALDAT[2].OUTPUTSELECT
INTA => LOCALDAT[1].OUTPUTSELECT
INTA => LOCALDAT[0].OUTPUTSELECT
LCYC => L_OPLOAD.IN1
DLM => L_OPLOAD.IN1


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15
SCON[0] <= LL_SCON[0].DB_MAX_OUTPUT_PORT_TYPE
SCON[1] <= LL_SCON[1].DB_MAX_OUTPUT_PORT_TYPE
SCON[2] <= LL_SCON[2].DB_MAX_OUTPUT_PORT_TYPE
SCON[3] <= L_SCON[3].DB_MAX_OUTPUT_PORT_TYPE
SCON[4] <= L_SCON[4].DB_MAX_OUTPUT_PORT_TYPE
SCON[5] <= L_SCON[5].DB_MAX_OUTPUT_PORT_TYPE
SCON[6] <= L_SCON[6].DB_MAX_OUTPUT_PORT_TYPE
SCON[7] <= L_SCON[7].DB_MAX_OUTPUT_PORT_TYPE
SBUF[0] <= SBUF[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SBUF[1] <= SBUF[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SBUF[2] <= SBUF[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SBUF[3] <= SBUF[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SBUF[4] <= SBUF[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SBUF[5] <= SBUF[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SBUF[6] <= SBUF[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SBUF[7] <= SBUF[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RITI <= LRITI.DB_MAX_OUTPUT_PORT_TYPE
RXDO <= RXDO.DB_MAX_OUTPUT_PORT_TYPE
TXDO <= TXDO.DB_MAX_OUTPUT_PORT_TYPE
DI[0] => RX_DIN.DATAIN
RAMDI[0] => LL_SCON.DATAB
RAMDI[0] => m3s030bo_e:U9.RAMDI[0]
RAMDI[1] => LL_SCON.DATAB
RAMDI[1] => m3s030bo_e:U9.RAMDI[1]
RAMDI[2] => LL_SCON.DATAB
RAMDI[2] => m3s030bo_e:U9.RAMDI[2]
RAMDI[3] => L_SCON.DATAB
RAMDI[3] => m3s030bo_e:U9.RAMDI[3]
RAMDI[4] => L_SCON.DATAB
RAMDI[4] => m3s030bo_e:U9.RAMDI[4]
RAMDI[5] => L_SCON.DATAB
RAMDI[5] => m3s030bo_e:U9.RAMDI[5]
RAMDI[6] => L_SCON.DATAB
RAMDI[6] => m3s030bo_e:U9.RAMDI[6]
RAMDI[7] => L_SCON.DATAB
RAMDI[7] => DCKM.IN1
RAMDI[7] => m3s030bo_e:U9.RAMDI[7]
PCON[7] => TCI[0].IN1
SFRW[10] => L_SCON.OUTPUTSELECT
SFRW[10] => L_SCON.OUTPUTSELECT
SFRW[10] => L_SCON.OUTPUTSELECT
SFRW[10] => L_SCON.OUTPUTSELECT
SFRW[10] => L_SCON.OUTPUTSELECT
SFRW[10] => LL_SCON.OUTPUTSELECT
SFRW[10] => LL_SCON.OUTPUTSELECT
SFRW[10] => LL_SCON.OUTPUTSELECT
SFRW[10] => DCKM.IN1
SFRW[10] => CKMASK.ENA
SFRW[11] => TSHIFT_EN.IN1
SFRW[11] => Q5.OUTPUTSELECT
LOV1 => COUNT_EN.IN1
S_EN => set_riti.IN0
S_EN => m0in.IN0
T_EN => gentxclk.IN0
T_EN => delayten.IN0
T_EN => settsend.IN1
STATE12 => TX_EN.IN1
DIV2CK1 => set_riti.IN1
DIV2CK1 => delayten.IN1
DIV2CK1 => setlastbit.IN1
DIV2CK1 => setsbuf.IN1
DIV2CK1 => COUNT_EN.IN1
DIV2CK1 => gentxclk.IN1
DIV2CK1 => TSHIFT_EN.IN1
DIV2CK1 => setq8.IN1
DIV2CK1 => settsend.IN1
DIV2CK1 => RSHIFT_EN.IN1
DIV2CK1 => setbitin.IN1
DIV2CK1 => m0in.IN1
DIV2CK1 => setldrcv.IN1
DIV2CK1 => set_end_data.IN1
DIV2CK1 => DELCNT.ENA
DIV2CK1 => RXC9.ENA
DIV2CK1 => RXC8.ENA
DIV2CK1 => RXC7.ENA
NX1 => m3s029bo_e:U1.NX1
NX1 => END_DATA.CLK
NX1 => LORCV.CLK
NX1 => SBUF[0]~reg0.CLK
NX1 => SBUF[1]~reg0.CLK
NX1 => SBUF[2]~reg0.CLK
NX1 => SBUF[3]~reg0.CLK
NX1 => SBUF[4]~reg0.CLK
NX1 => SBUF[5]~reg0.CLK
NX1 => SBUF[6]~reg0.CLK
NX1 => SBUF[7]~reg0.CLK
NX1 => FSREJ.CLK
NX1 => MODE0_IN.CLK
NX1 => BITIN.CLK
NX1 => RX_DIN.CLK
NX1 => MAJQ2.CLK
NX1 => MAJQ1.CLK
NX1 => SWREC.CLK
NX1 => DELRCV.CLK
NX1 => DELCLRRCV.CLK
NX1 => RCV.CLK
NX1 => RSTQ1.CLK
NX1 => TXEND.CLK
NX1 => TXLASTBIT.CLK
NX1 => TXSTOPBIT.CLK
NX1 => DATAEN.CLK
NX1 => TSEND.CLK
NX1 => SELRB8.CLK
NX1 => Q8.CLK
NX1 => Q6.CLK
NX1 => Q5.CLK
NX1 => Q1.CLK
NX1 => TSHIFT_IN.CLK
NX1 => NEWDATA.CLK
NX1 => Q3.CLK
NX1 => RXC9.CLK
NX1 => RXC8.CLK
NX1 => RXC7.CLK
NX1 => DIVTWO.CLK
NX1 => SETTXCLK.CLK
NX1 => TXCLK.CLK
NX1 => CKMASK.CLK
NX1 => DELCNT.CLK
NX1 => DELRST16C.CLK
NX1 => LRITI.CLK
NX1 => LL_SCON[0].CLK
NX1 => LL_SCON[1].CLK
NX1 => LL_SCON[2].CLK
NX1 => m3s029bo_e:U2.NX1
NX1 => m3s029bo_e:U3.NX1
NX1 => m3s029bo_e:U4.NX1
NX1 => m3s029bo_e:U5.NX1
NX1 => m3s029bo_e:U6.NX1
NX1 => m3s029bo_e:U7.NX1
NX1 => m3s029bo_e:U8.NX1
NX1 => m3s030bo_e:U9.NX1
NX1 => m3s031bo_e:U10.NX1
NX2 => L_SCON[3].CLK
NX2 => L_SCON[4].CLK
NX2 => L_SCON[5].CLK
NX2 => L_SCON[6].CLK
NX2 => L_SCON[7].CLK
CLEAR => L_SCON.OUTPUTSELECT
CLEAR => L_SCON.OUTPUTSELECT
CLEAR => L_SCON.OUTPUTSELECT
CLEAR => L_SCON.OUTPUTSELECT
CLEAR => L_SCON.OUTPUTSELECT
CLEAR => LL_SCON.OUTPUTSELECT
CLEAR => LL_SCON.OUTPUTSELECT
CLEAR => LL_SCON.OUTPUTSELECT
CLEAR => CLEAR16C_RX.IN1
CLEAR => CLEAR16C_TX.IN1
CLEAR => LRITI.OUTPUTSELECT
CLEAR => RSHIFT_EN.IN1
CLEAR => FLST.IN1
CLEAR => DIVTWO.OUTPUTSELECT
CLEAR => TSHIFT_IN.OUTPUTSELECT
CLEAR => Q5.OUTPUTSELECT
CLEAR => Q8.OUTPUTSELECT
CLEAR => SELRB8.OUTPUTSELECT
CLEAR => TSEND.OUTPUTSELECT
CLEAR => setlastbit.IN1
CLEAR => RSTQ1.OUTPUTSELECT
CLEAR => RCV.OUTPUTSELECT
CLEAR => DELCLRRCV.OUTPUTSELECT
CLEAR => SBUF.OUTPUTSELECT
CLEAR => SBUF.OUTPUTSELECT
CLEAR => SBUF.OUTPUTSELECT
CLEAR => SBUF.OUTPUTSELECT
CLEAR => SBUF.OUTPUTSELECT
CLEAR => SBUF.OUTPUTSELECT
CLEAR => SBUF.OUTPUTSELECT
CLEAR => SBUF.OUTPUTSELECT
CLEAR => set_end_data.IN1
CLEAR => m3s030bo_e:U9.CLEAR


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|m3s029bo_e:U1
CO <= CO.DB_MAX_OUTPUT_PORT_TYPE
Q <= LQ.DB_MAX_OUTPUT_PORT_TYPE
CI => NEXTQ.IN1
CI => CO.IN1
CLEAR => LQ.OUTPUTSELECT
CLEAR => NEXTQ.IN1
COUNT_EN => LQ.OUTPUTSELECT
NX1 => LQ.CLK


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|m3s029bo_e:U2
CO <= CO.DB_MAX_OUTPUT_PORT_TYPE
Q <= LQ.DB_MAX_OUTPUT_PORT_TYPE
CI => NEXTQ.IN1
CI => CO.IN1
CLEAR => LQ.OUTPUTSELECT
CLEAR => NEXTQ.IN1
COUNT_EN => LQ.OUTPUTSELECT
NX1 => LQ.CLK


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|m3s029bo_e:U3
CO <= CO.DB_MAX_OUTPUT_PORT_TYPE
Q <= LQ.DB_MAX_OUTPUT_PORT_TYPE
CI => NEXTQ.IN1
CI => CO.IN1
CLEAR => LQ.OUTPUTSELECT
CLEAR => NEXTQ.IN1
COUNT_EN => LQ.OUTPUTSELECT
NX1 => LQ.CLK


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|m3s029bo_e:U4
CO <= CO.DB_MAX_OUTPUT_PORT_TYPE
Q <= LQ.DB_MAX_OUTPUT_PORT_TYPE
CI => NEXTQ.IN1
CI => CO.IN1
CLEAR => LQ.OUTPUTSELECT
CLEAR => NEXTQ.IN1
COUNT_EN => LQ.OUTPUTSELECT
NX1 => LQ.CLK


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|m3s029bo_e:U5
CO <= CO.DB_MAX_OUTPUT_PORT_TYPE
Q <= LQ.DB_MAX_OUTPUT_PORT_TYPE
CI => NEXTQ.IN1
CI => CO.IN1
CLEAR => LQ.OUTPUTSELECT
CLEAR => NEXTQ.IN1
COUNT_EN => LQ.OUTPUTSELECT
NX1 => LQ.CLK


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|m3s029bo_e:U6
CO <= CO.DB_MAX_OUTPUT_PORT_TYPE
Q <= LQ.DB_MAX_OUTPUT_PORT_TYPE
CI => NEXTQ.IN1
CI => CO.IN1
CLEAR => LQ.OUTPUTSELECT
CLEAR => NEXTQ.IN1
COUNT_EN => LQ.OUTPUTSELECT
NX1 => LQ.CLK


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|m3s029bo_e:U7
CO <= CO.DB_MAX_OUTPUT_PORT_TYPE
Q <= LQ.DB_MAX_OUTPUT_PORT_TYPE
CI => NEXTQ.IN1
CI => CO.IN1
CLEAR => LQ.OUTPUTSELECT
CLEAR => NEXTQ.IN1
COUNT_EN => LQ.OUTPUTSELECT
NX1 => LQ.CLK


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|m3s029bo_e:U8
CO <= CO.DB_MAX_OUTPUT_PORT_TYPE
Q <= LQ.DB_MAX_OUTPUT_PORT_TYPE
CI => NEXTQ.IN1
CI => CO.IN1
CLEAR => LQ.OUTPUTSELECT
CLEAR => NEXTQ.IN1
COUNT_EN => LQ.OUTPUTSELECT
NX1 => LQ.CLK


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|m3s030bo_e:U9
SOUT <= DAT[0].DB_MAX_OUTPUT_PORT_TYPE
QLOW <= QLOW.DB_MAX_OUTPUT_PORT_TYPE
NEWDATA => DAT.OUTPUTSELECT
NEWDATA => DAT.OUTPUTSELECT
NEWDATA => DAT.OUTPUTSELECT
NEWDATA => DAT.OUTPUTSELECT
NEWDATA => DAT.OUTPUTSELECT
NEWDATA => DAT.OUTPUTSELECT
NEWDATA => DAT.OUTPUTSELECT
NEWDATA => DAT.OUTPUTSELECT
CLEAR => DAT.OUTPUTSELECT
CLEAR => DAT.OUTPUTSELECT
CLEAR => DAT.OUTPUTSELECT
CLEAR => DAT.OUTPUTSELECT
CLEAR => DAT.OUTPUTSELECT
CLEAR => DAT.OUTPUTSELECT
CLEAR => DAT.OUTPUTSELECT
CLEAR => DAT.OUTPUTSELECT
TSHIFT_EN => DAT.OUTPUTSELECT
TSHIFT_EN => DAT.OUTPUTSELECT
TSHIFT_EN => DAT.OUTPUTSELECT
TSHIFT_EN => DAT.OUTPUTSELECT
TSHIFT_EN => DAT.OUTPUTSELECT
TSHIFT_EN => DAT.OUTPUTSELECT
TSHIFT_EN => DAT.OUTPUTSELECT
TSHIFT_EN => DAT.OUTPUTSELECT
TSHIFT_IN => DAT.DATAA
NX1 => DAT[0].CLK
NX1 => DAT[1].CLK
NX1 => DAT[2].CLK
NX1 => DAT[3].CLK
NX1 => DAT[4].CLK
NX1 => DAT[5].CLK
NX1 => DAT[6].CLK
NX1 => DAT[7].CLK
RAMDI[0] => DAT.DATAB
RAMDI[1] => DAT.DATAB
RAMDI[2] => DAT.DATAB
RAMDI[3] => DAT.DATAB
RAMDI[4] => DAT.DATAB
RAMDI[5] => DAT.DATAB
RAMDI[6] => DAT.DATAB
RAMDI[7] => DAT.DATAB


|MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|m3s031bo_e:U10
FRM[0] <= DAT[0].DB_MAX_OUTPUT_PORT_TYPE
FRM[1] <= DAT[1].DB_MAX_OUTPUT_PORT_TYPE
FRM[2] <= DAT[2].DB_MAX_OUTPUT_PORT_TYPE
FRM[3] <= DAT[3].DB_MAX_OUTPUT_PORT_TYPE
FRM[4] <= DAT[4].DB_MAX_OUTPUT_PORT_TYPE
FRM[5] <= DAT[5].DB_MAX_OUTPUT_PORT_TYPE
FRM[6] <= DAT[6].DB_MAX_OUTPUT_PORT_TYPE
FRM[7] <= DAT[7].DB_MAX_OUTPUT_PORT_TYPE
D0 => DAT.DATAB
LORCV => DAT.OUTPUTSELECT
LORCV => DAT.OUTPUTSELECT
LORCV => DAT.OUTPUTSELECT
LORCV => DAT.OUTPUTSELECT
LORCV => DAT.OUTPUTSELECT
LORCV => DAT.OUTPUTSELECT
LORCV => DAT.OUTPUTSELECT
LORCV => DAT.OUTPUTSELECT
RSHIFT_EN => DAT[0].ENA
RSHIFT_EN => DAT[1].ENA
RSHIFT_EN => DAT[2].ENA
RSHIFT_EN => DAT[3].ENA
RSHIFT_EN => DAT[4].ENA
RSHIFT_EN => DAT[5].ENA
RSHIFT_EN => DAT[6].ENA
RSHIFT_EN => DAT[7].ENA
RSHIFT_IN => DAT.DATAA
NX1 => DAT[0].CLK
NX1 => DAT[1].CLK
NX1 => DAT[2].CLK
NX1 => DAT[3].CLK
NX1 => DAT[4].CLK
NX1 => DAT[5].CLK
NX1 => DAT[6].CLK
NX1 => DAT[7].CLK


|MCU_8051|mcu_core:inst|R0M8192x8:prg_ram
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|MCU_8051|mcu_core:inst|R0M8192x8:prg_ram|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_la81:auto_generated.address_a[0]
address_a[1] => altsyncram_la81:auto_generated.address_a[1]
address_a[2] => altsyncram_la81:auto_generated.address_a[2]
address_a[3] => altsyncram_la81:auto_generated.address_a[3]
address_a[4] => altsyncram_la81:auto_generated.address_a[4]
address_a[5] => altsyncram_la81:auto_generated.address_a[5]
address_a[6] => altsyncram_la81:auto_generated.address_a[6]
address_a[7] => altsyncram_la81:auto_generated.address_a[7]
address_a[8] => altsyncram_la81:auto_generated.address_a[8]
address_a[9] => altsyncram_la81:auto_generated.address_a[9]
address_a[10] => altsyncram_la81:auto_generated.address_a[10]
address_a[11] => altsyncram_la81:auto_generated.address_a[11]
address_a[12] => altsyncram_la81:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_la81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_la81:auto_generated.q_a[0]
q_a[1] <= altsyncram_la81:auto_generated.q_a[1]
q_a[2] <= altsyncram_la81:auto_generated.q_a[2]
q_a[3] <= altsyncram_la81:auto_generated.q_a[3]
q_a[4] <= altsyncram_la81:auto_generated.q_a[4]
q_a[5] <= altsyncram_la81:auto_generated.q_a[5]
q_a[6] <= altsyncram_la81:auto_generated.q_a[6]
q_a[7] <= altsyncram_la81:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MCU_8051|mcu_core:inst|R0M8192x8:prg_ram|altsyncram:altsyncram_component|altsyncram_la81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_1oa:deep_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_hib:mux2.result[0]
q_a[1] <= mux_hib:mux2.result[1]
q_a[2] <= mux_hib:mux2.result[2]
q_a[3] <= mux_hib:mux2.result[3]
q_a[4] <= mux_hib:mux2.result[4]
q_a[5] <= mux_hib:mux2.result[5]
q_a[6] <= mux_hib:mux2.result[6]
q_a[7] <= mux_hib:mux2.result[7]


|MCU_8051|mcu_core:inst|R0M8192x8:prg_ram|altsyncram:altsyncram_component|altsyncram_la81:auto_generated|decode_1oa:deep_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|MCU_8051|mcu_core:inst|R0M8192x8:prg_ram|altsyncram:altsyncram_component|altsyncram_la81:auto_generated|mux_hib:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|MCU_8051|mcu_core:inst|RAM256x8:sfr_ram
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|MCU_8051|mcu_core:inst|RAM256x8:sfr_ram|altsyncram:altsyncram_component
wren_a => altsyncram_gra1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gra1:auto_generated.data_a[0]
data_a[1] => altsyncram_gra1:auto_generated.data_a[1]
data_a[2] => altsyncram_gra1:auto_generated.data_a[2]
data_a[3] => altsyncram_gra1:auto_generated.data_a[3]
data_a[4] => altsyncram_gra1:auto_generated.data_a[4]
data_a[5] => altsyncram_gra1:auto_generated.data_a[5]
data_a[6] => altsyncram_gra1:auto_generated.data_a[6]
data_a[7] => altsyncram_gra1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gra1:auto_generated.address_a[0]
address_a[1] => altsyncram_gra1:auto_generated.address_a[1]
address_a[2] => altsyncram_gra1:auto_generated.address_a[2]
address_a[3] => altsyncram_gra1:auto_generated.address_a[3]
address_a[4] => altsyncram_gra1:auto_generated.address_a[4]
address_a[5] => altsyncram_gra1:auto_generated.address_a[5]
address_a[6] => altsyncram_gra1:auto_generated.address_a[6]
address_a[7] => altsyncram_gra1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gra1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gra1:auto_generated.q_a[0]
q_a[1] <= altsyncram_gra1:auto_generated.q_a[1]
q_a[2] <= altsyncram_gra1:auto_generated.q_a[2]
q_a[3] <= altsyncram_gra1:auto_generated.q_a[3]
q_a[4] <= altsyncram_gra1:auto_generated.q_a[4]
q_a[5] <= altsyncram_gra1:auto_generated.q_a[5]
q_a[6] <= altsyncram_gra1:auto_generated.q_a[6]
q_a[7] <= altsyncram_gra1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MCU_8051|mcu_core:inst|RAM256x8:sfr_ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|MCU_8051|altpll0:inst5
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
locked <= altpll:altpll_component.locked


|MCU_8051|altpll0:inst5|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


