# Reading pref.tcl
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -gui work.testbench -do "questa.tcl" -voptargs="+acc" -l 02_mux/out/sim.log -wlf 02_mux/out/sim.wlf 
# Start time: 15:17:07 on May 04,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.mux(fast)
# do questa.tcl
# testbench
# 02_mux/out
# 1
# ** Error: BAD
#    Time: 20 ns  Scope: testbench File: 02_mux/testbench.sv Line: 22
# ** Note: $stop    : 02_mux/testbench.sv(23)
#    Time: 20 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at 02_mux/testbench.sv line 23
# 0 ns
# 21 ns
# End time: 15:20:20 on May 04,2024, Elapsed time: 0:03:13
# Errors: 1, Warnings: 0
