#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Nov 17 08:09:38 2020
# Process ID: 5712
# Current directory: C:/Users/HP/SpoC_15_11
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5420 C:\Users\HP\SpoC_15_11\SpoC_15_11.xpr
# Log file: C:/Users/HP/SpoC_15_11/vivado.log
# Journal file: C:/Users/HP/SpoC_15_11\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/HP/SpoC_15_11/SpoC_15_11.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 865.219 ; gain = 118.617
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LWC_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LWC_TB_vlog.prj"
"xvhdl --incr --relax -prj LWC_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/After 19-5-2020/spoc/LWC_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LWC_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8011d628f49748699c249b2adf9f0345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LWC_TB_behav xil_defaultlib.LWC_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.nist_lwapi_pkg
Compiling package xil_defaultlib.design_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture structure of entity xil_defaultlib.fwft_fifo [\fwft_fifo(g_w=32,g_log2depth=8)...]
Compiling architecture behavioral of entity xil_defaultlib.KEY_PISO [key_piso_default]
Compiling architecture behavioral of entity xil_defaultlib.DATA_PISO [data_piso_default]
Compiling architecture stepdowncountld of entity xil_defaultlib.StepDownCountLd [\StepDownCountLd(n=16,step=4)\]
Compiling architecture preprocessor of entity xil_defaultlib.PreProcessor [preprocessor_default]
Compiling module xil_defaultlib.d_ff(WIDTH=3)
Compiling module xil_defaultlib.d_ff(WIDTH=64)
Compiling module xil_defaultlib.d_ff(WIDTH=8)
Compiling module xil_defaultlib.SB
Compiling module xil_defaultlib.SLiSCP_step
Compiling module xil_defaultlib.d_ff(WIDTH=5)
Compiling module xil_defaultlib.d_ff(WIDTH=128)
Compiling module xil_defaultlib.d_ff(WIDTH=256)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.CryptoCore
Compiling architecture behavioral of entity xil_defaultlib.DATA_SIPO [data_sipo_default]
Compiling architecture postprocessor of entity xil_defaultlib.PostProcessor [postprocessor_default]
Compiling architecture structure of entity xil_defaultlib.fwft_fifo [\fwft_fifo(g_w=32,g_log2depth=2)...]
Compiling architecture structure of entity xil_defaultlib.LWC [lwc_default]
Compiling architecture behavior of entity xil_defaultlib.lwc_tb
Built simulation snapshot LWC_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LWC_TB_behav -key {Behavioral:sim_1:Functional:LWC_TB} -tclbatch {LWC_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source LWC_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /LWC_TB/pdi_file was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /LWC_TB/sdi_file was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /LWC_TB/do_file was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /LWC_TB/log_file was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /LWC_TB/result_file was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
# run 1000ns
Error: ---------Started verifying message number 1 at 60000 ps
Time: 60 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LWC_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 915.938 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/LWC_TB/uut/Inst_Cipher/data_path_inst/state}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/LWC_TB/uut/Inst_Cipher/data_path_inst/step_func/sout}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/LWC_TB/uut/Inst_Cipher/data_path_inst/step_func/rc1}} {{/LWC_TB/uut/Inst_Cipher/data_path_inst/step_func/rc0}} {{/LWC_TB/uut/Inst_Cipher/data_path_inst/step_func/sc1}} {{/LWC_TB/uut/Inst_Cipher/data_path_inst/step_func/sc0}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Error: ---------Started verifying message number 1 at 60000 ps
Time: 60 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: ---------Data line #42 Msg ID #1 Key ID #1 Word #1 at 1685000 ps FAILS T_T --------
Time: 1685 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: Expected: 596E528E Actual: 40B7C01F
Time: 1685 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: FAIL (1): SIMULATION FINISHED || Input/Output files :: T_Tpdi.txt/sdi.txt/do.txt
Time: 1705 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LWC_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LWC_TB_vlog.prj"
"xvhdl --incr --relax -prj LWC_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8011d628f49748699c249b2adf9f0345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LWC_TB_behav xil_defaultlib.LWC_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LWC_TB_behav -key {Behavioral:sim_1:Functional:LWC_TB} -tclbatch {LWC_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source LWC_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /LWC_TB/pdi_file was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /LWC_TB/sdi_file was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /LWC_TB/do_file was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /LWC_TB/log_file was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /LWC_TB/result_file was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
# run 1000ns
Error: ---------Started verifying message number 1 at 60000 ps
Time: 60 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LWC_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/LWC_TB/uut/Inst_Cipher/data_path_inst/state}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/LWC_TB/uut/Inst_Cipher/data_path_inst/step_func/sout}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/LWC_TB/uut/Inst_Cipher/data_path_inst/step_func/rc1}} {{/LWC_TB/uut/Inst_Cipher/data_path_inst/step_func/rc0}} {{/LWC_TB/uut/Inst_Cipher/data_path_inst/step_func/sc1}} {{/LWC_TB/uut/Inst_Cipher/data_path_inst/step_func/sc0}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Error: ---------Started verifying message number 1 at 60000 ps
Time: 60 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: ---------Data line #42 Msg ID #1 Key ID #1 Word #1 at 1685000 ps FAILS T_T --------
Time: 1685 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: Expected: 596E528E Actual: 23FE28EA
Time: 1685 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: FAIL (1): SIMULATION FINISHED || Input/Output files :: T_Tpdi.txt/sdi.txt/do.txt
Time: 1705 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
run all
save_wave_config {C:/Users/HP/SpoC_15_11/LWC_TB_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/HP/SpoC_15_11/LWC_TB_behav.wcfg
set_property xsim.view C:/Users/HP/SpoC_15_11/LWC_TB_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LWC_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LWC_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/After 19-5-2020/spoc/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/After 19-5-2020/spoc/CryptoCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CryptoCore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/After 19-5-2020/spoc/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/After 19-5-2020/spoc/SB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/After 19-5-2020/spoc/SliSCP_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLiSCP_step
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/After 19-5-2020/spoc/d_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff
"xvhdl --incr --relax -prj LWC_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8011d628f49748699c249b2adf9f0345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LWC_TB_behav xil_defaultlib.LWC_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.nist_lwapi_pkg
Compiling package xil_defaultlib.design_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture structure of entity xil_defaultlib.fwft_fifo [\fwft_fifo(g_w=32,g_log2depth=8)...]
Compiling architecture behavioral of entity xil_defaultlib.KEY_PISO [key_piso_default]
Compiling architecture behavioral of entity xil_defaultlib.DATA_PISO [data_piso_default]
Compiling architecture stepdowncountld of entity xil_defaultlib.StepDownCountLd [\StepDownCountLd(n=16,step=4)\]
Compiling architecture preprocessor of entity xil_defaultlib.PreProcessor [preprocessor_default]
Compiling module xil_defaultlib.d_ff(WIDTH=3)
Compiling module xil_defaultlib.d_ff(WIDTH=64)
Compiling module xil_defaultlib.d_ff(WIDTH=8)
Compiling module xil_defaultlib.SB
Compiling module xil_defaultlib.SLiSCP_step
Compiling module xil_defaultlib.d_ff(WIDTH=5)
Compiling module xil_defaultlib.d_ff(WIDTH=128)
Compiling module xil_defaultlib.d_ff(WIDTH=256)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.CryptoCore
Compiling architecture behavioral of entity xil_defaultlib.DATA_SIPO [data_sipo_default]
Compiling architecture postprocessor of entity xil_defaultlib.PostProcessor [postprocessor_default]
Compiling architecture structure of entity xil_defaultlib.fwft_fifo [\fwft_fifo(g_w=32,g_log2depth=2)...]
Compiling architecture structure of entity xil_defaultlib.LWC [lwc_default]
Compiling architecture behavior of entity xil_defaultlib.lwc_tb
Built simulation snapshot LWC_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LWC_TB_behav -key {Behavioral:sim_1:Functional:LWC_TB} -tclbatch {LWC_TB.tcl} -view {C:/Users/HP/SpoC_15_11/LWC_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/HP/SpoC_15_11/LWC_TB_behav.wcfg
source LWC_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: ---------Started verifying message number 1 at 60000 ps
Time: 60 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LWC_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 947.227 ; gain = 0.000
current_wave_config {LWC_TB_behav.wcfg}
LWC_TB_behav.wcfg
add_wave {{/LWC_TB/uut/Inst_Cipher/data_path_inst/state}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Error: ---------Started verifying message number 1 at 60000 ps
Time: 60 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: ---------Data line #42 Msg ID #1 Key ID #1 Word #1 at 1685000 ps FAILS T_T --------
Time: 1685 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: Expected: 596E528E Actual: DBD9C298
Time: 1685 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: FAIL (1): SIMULATION FINISHED || Input/Output files :: T_Tpdi.txt/sdi.txt/do.txt
Time: 1705 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
run all
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LWC_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LWC_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/After 19-5-2020/spoc/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/After 19-5-2020/spoc/CryptoCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CryptoCore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/After 19-5-2020/spoc/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/After 19-5-2020/spoc/SB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/After 19-5-2020/spoc/SliSCP_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLiSCP_step
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/After 19-5-2020/spoc/d_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff
"xvhdl --incr --relax -prj LWC_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8011d628f49748699c249b2adf9f0345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LWC_TB_behav xil_defaultlib.LWC_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.nist_lwapi_pkg
Compiling package xil_defaultlib.design_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture structure of entity xil_defaultlib.fwft_fifo [\fwft_fifo(g_w=32,g_log2depth=8)...]
Compiling architecture behavioral of entity xil_defaultlib.KEY_PISO [key_piso_default]
Compiling architecture behavioral of entity xil_defaultlib.DATA_PISO [data_piso_default]
Compiling architecture stepdowncountld of entity xil_defaultlib.StepDownCountLd [\StepDownCountLd(n=16,step=4)\]
Compiling architecture preprocessor of entity xil_defaultlib.PreProcessor [preprocessor_default]
Compiling module xil_defaultlib.d_ff(WIDTH=3)
Compiling module xil_defaultlib.d_ff(WIDTH=64)
Compiling module xil_defaultlib.d_ff(WIDTH=8)
Compiling module xil_defaultlib.SB
Compiling module xil_defaultlib.SLiSCP_step
Compiling module xil_defaultlib.d_ff(WIDTH=5)
Compiling module xil_defaultlib.d_ff(WIDTH=128)
Compiling module xil_defaultlib.d_ff(WIDTH=256)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.CryptoCore
Compiling architecture behavioral of entity xil_defaultlib.DATA_SIPO [data_sipo_default]
Compiling architecture postprocessor of entity xil_defaultlib.PostProcessor [postprocessor_default]
Compiling architecture structure of entity xil_defaultlib.fwft_fifo [\fwft_fifo(g_w=32,g_log2depth=2)...]
Compiling architecture structure of entity xil_defaultlib.LWC [lwc_default]
Compiling architecture behavior of entity xil_defaultlib.lwc_tb
Built simulation snapshot LWC_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LWC_TB_behav -key {Behavioral:sim_1:Functional:LWC_TB} -tclbatch {LWC_TB.tcl} -view {C:/Users/HP/SpoC_15_11/LWC_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/HP/SpoC_15_11/LWC_TB_behav.wcfg
source LWC_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: ---------Started verifying message number 1 at 60000 ps
Time: 60 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LWC_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 953.305 ; gain = 0.000
run all
Error: ---------Data line #42 Msg ID #1 Key ID #1 Word #1 at 1685000 ps FAILS T_T --------
Time: 1685 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: Expected: 596E528E Actual: 5A32211F
Time: 1685 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: FAIL (1): SIMULATION FINISHED || Input/Output files :: T_Tpdi.txt/sdi.txt/do.txt
Time: 1705 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
current_wave_config {LWC_TB_behav.wcfg}
LWC_TB_behav.wcfg
add_wave {{/LWC_TB/uut/Inst_Cipher/data_path_inst/tag_0}} {{/LWC_TB/uut/Inst_Cipher/data_path_inst/tag_1}} {{/LWC_TB/uut/Inst_Cipher/data_path_inst/tag_2}} {{/LWC_TB/uut/Inst_Cipher/data_path_inst/tag_3}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Error: ---------Started verifying message number 1 at 60000 ps
Time: 60 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: ---------Data line #42 Msg ID #1 Key ID #1 Word #1 at 1685000 ps FAILS T_T --------
Time: 1685 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: Expected: 596E528E Actual: 5A32211F
Time: 1685 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: FAIL (1): SIMULATION FINISHED || Input/Output files :: T_Tpdi.txt/sdi.txt/do.txt
Time: 1705 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
run all
save_wave_config {C:/Users/HP/SpoC_15_11/LWC_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LWC_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LWC_TB_vlog.prj"
"xvhdl --incr --relax -prj LWC_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8011d628f49748699c249b2adf9f0345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LWC_TB_behav xil_defaultlib.LWC_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LWC_TB_behav -key {Behavioral:sim_1:Functional:LWC_TB} -tclbatch {LWC_TB.tcl} -view {C:/Users/HP/SpoC_15_11/LWC_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/HP/SpoC_15_11/LWC_TB_behav.wcfg
source LWC_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: ---------Started verifying message number 1 at 60000 ps
Time: 60 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: ---------Data line #39 Msg ID #1 Key ID #1 Word #1 at 295000 ps FAILS T_T --------
Time: 295 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: Expected: 52000000 Actual: 52000010
Time: 295 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: FAIL (1): SIMULATION FINISHED || Input/Output files :: T_Tpdi.txt/sdi.txt/do.txt
Time: 315 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LWC_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
run all
run all
run all
run all
run all
run 2 ps
run 2 ps
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LWC_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LWC_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/After 19-5-2020/spoc/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/After 19-5-2020/spoc/CryptoCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CryptoCore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/After 19-5-2020/spoc/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/After 19-5-2020/spoc/SB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/After 19-5-2020/spoc/SliSCP_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLiSCP_step
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/After 19-5-2020/spoc/d_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff
"xvhdl --incr --relax -prj LWC_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8011d628f49748699c249b2adf9f0345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LWC_TB_behav xil_defaultlib.LWC_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/After 19-5-2020/spoc/Controller.v" Line 3. Module Controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.nist_lwapi_pkg
Compiling package xil_defaultlib.design_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture structure of entity xil_defaultlib.fwft_fifo [\fwft_fifo(g_w=32,g_log2depth=8)...]
Compiling architecture behavioral of entity xil_defaultlib.KEY_PISO [key_piso_default]
Compiling architecture behavioral of entity xil_defaultlib.DATA_PISO [data_piso_default]
Compiling architecture stepdowncountld of entity xil_defaultlib.StepDownCountLd [\StepDownCountLd(n=16,step=4)\]
Compiling architecture preprocessor of entity xil_defaultlib.PreProcessor [preprocessor_default]
Compiling module xil_defaultlib.d_ff(WIDTH=3)
Compiling module xil_defaultlib.d_ff(WIDTH=64)
Compiling module xil_defaultlib.d_ff(WIDTH=8)
Compiling module xil_defaultlib.SB
Compiling module xil_defaultlib.SLiSCP_step
Compiling module xil_defaultlib.d_ff(WIDTH=5)
Compiling module xil_defaultlib.d_ff(WIDTH=128)
Compiling module xil_defaultlib.d_ff(WIDTH=256)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.CryptoCore
Compiling architecture behavioral of entity xil_defaultlib.DATA_SIPO [data_sipo_default]
Compiling architecture postprocessor of entity xil_defaultlib.PostProcessor [postprocessor_default]
Compiling architecture structure of entity xil_defaultlib.fwft_fifo [\fwft_fifo(g_w=32,g_log2depth=2)...]
Compiling architecture structure of entity xil_defaultlib.LWC [lwc_default]
Compiling architecture behavior of entity xil_defaultlib.lwc_tb
Built simulation snapshot LWC_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LWC_TB_behav -key {Behavioral:sim_1:Functional:LWC_TB} -tclbatch {LWC_TB.tcl} -view {C:/Users/HP/SpoC_15_11/LWC_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/HP/SpoC_15_11/LWC_TB_behav.wcfg
source LWC_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: ---------Started verifying message number 1 at 60000 ps
Time: 60 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: ---------Data line #39 Msg ID #1 Key ID #1 Word #1 at 295000 ps FAILS T_T --------
Time: 295 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: Expected: 52000000 Actual: 52000010
Time: 295 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: FAIL (1): SIMULATION FINISHED || Input/Output files :: T_Tpdi.txt/sdi.txt/do.txt
Time: 315 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LWC_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 959.809 ; gain = 0.000
run all
run all
run all
run 2 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 17 10:52:32 2020...
