Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Oct 27 18:43:48 2019
| Host         : shivam70 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_syncIndex_timing_summary_routed.rpt -pb vga_syncIndex_timing_summary_routed.pb -rpx vga_syncIndex_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_syncIndex
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.914       -8.661                     19                 1176        0.071        0.000                      0                 1176        4.500        0.000                       0                   394  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clock_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock_pin       -0.914       -8.661                     19                 1176        0.071        0.000                      0                 1176        4.500        0.000                       0                   394  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock_pin
  To Clock:  sys_clock_pin

Setup :           19  Failing Endpoints,  Worst Slack       -0.914ns,  Total Violation       -8.661ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.914ns  (required time - arrival time)
  Source:                 column_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        10.871ns  (logic 7.349ns (67.604%)  route 3.522ns (32.396%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.568     5.089    clock_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  column_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  column_reg[0]/Q
                         net (fo=6, routed)           0.665     6.273    column_reg_n_0_[0]
    SLICE_X54Y11         LUT5 (Prop_lut5_I0_O)        0.124     6.397 r  column[0]_i_3/O
                         net (fo=2, routed)           0.314     6.711    column[0]_i_3_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I2_O)        0.124     6.835 r  addr1_i_5/O
                         net (fo=1, routed)           0.000     6.835    addr1_i_5_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.367 r  addr1_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.367    addr1_i_4_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.481 r  addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.481    addr1_i_3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.595 r  addr1_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.595    addr1_i_2_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.908 r  addr1_i_1/O[3]
                         net (fo=1, routed)           0.569     8.477    row[15]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[15]_P[4])
                                                      4.023    12.500 r  addr1/P[4]
                         net (fo=4, routed)           0.793    13.293    addr1_n_101
    SLICE_X54Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  addr[7]_i_11/O
                         net (fo=4, routed)           0.442    13.860    addr[7]_i_11_n_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I4_O)        0.124    13.984 r  addr[7]_i_15/O
                         net (fo=1, routed)           0.320    14.304    addr[7]_i_15_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.124    14.428 r  addr[7]_i_7/O
                         net (fo=1, routed)           0.000    14.428    addr[7]_i_7_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.804 r  addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.804    addr_reg[7]_i_2_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.921 r  addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.921    addr_reg[11]_i_2_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.236 r  addr_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.417    15.653    addr[15]
    SLICE_X57Y12         LUT3 (Prop_lut3_I2_O)        0.307    15.960 r  addr[15]_i_1/O
                         net (fo=1, routed)           0.000    15.960    addr[15]_i_1_n_0
    SLICE_X57Y12         FDRE                                         r  addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.449    14.790    clock_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  addr_reg[15]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X57Y12         FDRE (Setup_fdre_C_D)        0.031    15.046    addr_reg[15]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -15.960    
  -------------------------------------------------------------------
                         slack                                 -0.914    

Slack (VIOLATED) :        -0.909ns  (required time - arrival time)
  Source:                 column_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        10.875ns  (logic 7.356ns (67.639%)  route 3.519ns (32.361%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.568     5.089    clock_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  column_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  column_reg[0]/Q
                         net (fo=6, routed)           0.665     6.273    column_reg_n_0_[0]
    SLICE_X54Y11         LUT5 (Prop_lut5_I0_O)        0.124     6.397 r  column[0]_i_3/O
                         net (fo=2, routed)           0.314     6.711    column[0]_i_3_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I2_O)        0.124     6.835 r  addr1_i_5/O
                         net (fo=1, routed)           0.000     6.835    addr1_i_5_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.367 r  addr1_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.367    addr1_i_4_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.481 r  addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.481    addr1_i_3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.595 r  addr1_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.595    addr1_i_2_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.908 r  addr1_i_1/O[3]
                         net (fo=1, routed)           0.569     8.477    row[15]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[15]_P[4])
                                                      4.023    12.500 r  addr1/P[4]
                         net (fo=4, routed)           0.793    13.293    addr1_n_101
    SLICE_X54Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  addr[7]_i_11/O
                         net (fo=4, routed)           0.442    13.860    addr[7]_i_11_n_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I4_O)        0.124    13.984 r  addr[7]_i_15/O
                         net (fo=1, routed)           0.320    14.304    addr[7]_i_15_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.124    14.428 r  addr[7]_i_7/O
                         net (fo=1, routed)           0.000    14.428    addr[7]_i_7_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.804 r  addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.804    addr_reg[7]_i_2_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.921 r  addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.921    addr_reg[11]_i_2_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.244 r  addr_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.415    15.659    addr[13]
    SLICE_X55Y14         LUT3 (Prop_lut3_I2_O)        0.306    15.965 r  addr[13]_i_1/O
                         net (fo=1, routed)           0.000    15.965    addr[13]_i_1_n_0
    SLICE_X55Y14         FDRE                                         r  addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.447    14.788    clock_IBUF_BUFG
    SLICE_X55Y14         FDRE                                         r  addr_reg[13]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X55Y14         FDRE (Setup_fdre_C_D)        0.029    15.056    addr_reg[13]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -15.965    
  -------------------------------------------------------------------
                         slack                                 -0.909    

Slack (VIOLATED) :        -0.825ns  (required time - arrival time)
  Source:                 column_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        10.778ns  (logic 7.267ns (67.422%)  route 3.511ns (32.578%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.568     5.089    clock_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  column_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  column_reg[0]/Q
                         net (fo=6, routed)           0.665     6.273    column_reg_n_0_[0]
    SLICE_X54Y11         LUT5 (Prop_lut5_I0_O)        0.124     6.397 r  column[0]_i_3/O
                         net (fo=2, routed)           0.314     6.711    column[0]_i_3_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I2_O)        0.124     6.835 r  addr1_i_5/O
                         net (fo=1, routed)           0.000     6.835    addr1_i_5_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.367 r  addr1_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.367    addr1_i_4_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.481 r  addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.481    addr1_i_3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.595 r  addr1_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.595    addr1_i_2_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.908 r  addr1_i_1/O[3]
                         net (fo=1, routed)           0.569     8.477    row[15]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[15]_P[4])
                                                      4.023    12.500 r  addr1/P[4]
                         net (fo=4, routed)           0.793    13.293    addr1_n_101
    SLICE_X54Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  addr[7]_i_11/O
                         net (fo=4, routed)           0.442    13.860    addr[7]_i_11_n_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I4_O)        0.124    13.984 r  addr[7]_i_15/O
                         net (fo=1, routed)           0.320    14.304    addr[7]_i_15_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.124    14.428 r  addr[7]_i_7/O
                         net (fo=1, routed)           0.000    14.428    addr[7]_i_7_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.804 r  addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.804    addr_reg[7]_i_2_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.921 r  addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.921    addr_reg[11]_i_2_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.160 r  addr_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.407    15.567    addr[14]
    SLICE_X57Y14         LUT3 (Prop_lut3_I2_O)        0.301    15.868 r  addr[14]_i_1/O
                         net (fo=1, routed)           0.000    15.868    addr[14]_i_1_n_0
    SLICE_X57Y14         FDRE                                         r  addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.448    14.789    clock_IBUF_BUFG
    SLICE_X57Y14         FDRE                                         r  addr_reg[14]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X57Y14         FDRE (Setup_fdre_C_D)        0.029    15.043    addr_reg[14]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -15.868    
  -------------------------------------------------------------------
                         slack                                 -0.825    

Slack (VIOLATED) :        -0.809ns  (required time - arrival time)
  Source:                 column_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        10.761ns  (logic 7.358ns (68.374%)  route 3.403ns (31.626%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.568     5.089    clock_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  column_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  column_reg[0]/Q
                         net (fo=6, routed)           0.665     6.273    column_reg_n_0_[0]
    SLICE_X54Y11         LUT5 (Prop_lut5_I0_O)        0.124     6.397 r  column[0]_i_3/O
                         net (fo=2, routed)           0.314     6.711    column[0]_i_3_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I2_O)        0.124     6.835 r  addr1_i_5/O
                         net (fo=1, routed)           0.000     6.835    addr1_i_5_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.367 r  addr1_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.367    addr1_i_4_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.481 r  addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.481    addr1_i_3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.595 r  addr1_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.595    addr1_i_2_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.908 r  addr1_i_1/O[3]
                         net (fo=1, routed)           0.569     8.477    row[15]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[15]_P[4])
                                                      4.023    12.500 r  addr1/P[4]
                         net (fo=4, routed)           0.793    13.293    addr1_n_101
    SLICE_X54Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  addr[7]_i_11/O
                         net (fo=4, routed)           0.442    13.860    addr[7]_i_11_n_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I4_O)        0.124    13.984 r  addr[7]_i_15/O
                         net (fo=1, routed)           0.320    14.304    addr[7]_i_15_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.124    14.428 r  addr[7]_i_7/O
                         net (fo=1, routed)           0.000    14.428    addr[7]_i_7_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.804 r  addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.804    addr_reg[7]_i_2_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.921 r  addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.921    addr_reg[11]_i_2_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.038 r  addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.038    addr_reg[15]_i_2_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.257 r  addr_reg[16]_i_8/O[0]
                         net (fo=1, routed)           0.299    15.556    addr[16]
    SLICE_X57Y15         LUT3 (Prop_lut3_I2_O)        0.295    15.851 r  addr[16]_i_3/O
                         net (fo=1, routed)           0.000    15.851    addr[16]_i_3_n_0
    SLICE_X57Y15         FDRE                                         r  addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.447    14.788    clock_IBUF_BUFG
    SLICE_X57Y15         FDRE                                         r  addr_reg[16]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X57Y15         FDRE (Setup_fdre_C_D)        0.029    15.042    addr_reg[16]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -15.851    
  -------------------------------------------------------------------
                         slack                                 -0.809    

Slack (VIOLATED) :        -0.796ns  (required time - arrival time)
  Source:                 column_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        10.751ns  (logic 7.239ns (67.334%)  route 3.512ns (32.666%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.568     5.089    clock_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  column_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  column_reg[0]/Q
                         net (fo=6, routed)           0.665     6.273    column_reg_n_0_[0]
    SLICE_X54Y11         LUT5 (Prop_lut5_I0_O)        0.124     6.397 r  column[0]_i_3/O
                         net (fo=2, routed)           0.314     6.711    column[0]_i_3_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I2_O)        0.124     6.835 r  addr1_i_5/O
                         net (fo=1, routed)           0.000     6.835    addr1_i_5_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.367 r  addr1_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.367    addr1_i_4_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.481 r  addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.481    addr1_i_3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.595 r  addr1_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.595    addr1_i_2_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.908 r  addr1_i_1/O[3]
                         net (fo=1, routed)           0.569     8.477    row[15]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[15]_P[4])
                                                      4.023    12.500 r  addr1/P[4]
                         net (fo=4, routed)           0.793    13.293    addr1_n_101
    SLICE_X54Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  addr[7]_i_11/O
                         net (fo=4, routed)           0.442    13.860    addr[7]_i_11_n_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I4_O)        0.124    13.984 r  addr[7]_i_15/O
                         net (fo=1, routed)           0.320    14.304    addr[7]_i_15_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.124    14.428 r  addr[7]_i_7/O
                         net (fo=1, routed)           0.000    14.428    addr[7]_i_7_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.804 r  addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.804    addr_reg[7]_i_2_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.127 r  addr_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.407    15.534    addr[9]
    SLICE_X57Y12         LUT3 (Prop_lut3_I2_O)        0.306    15.840 r  addr[9]_i_1/O
                         net (fo=1, routed)           0.000    15.840    addr[9]_i_1_n_0
    SLICE_X57Y12         FDRE                                         r  addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.449    14.790    clock_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  addr_reg[9]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X57Y12         FDRE (Setup_fdre_C_D)        0.029    15.044    addr_reg[9]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -15.840    
  -------------------------------------------------------------------
                         slack                                 -0.796    

Slack (VIOLATED) :        -0.753ns  (required time - arrival time)
  Source:                 column_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        10.710ns  (logic 7.150ns (66.759%)  route 3.560ns (33.241%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.568     5.089    clock_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  column_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  column_reg[0]/Q
                         net (fo=6, routed)           0.665     6.273    column_reg_n_0_[0]
    SLICE_X54Y11         LUT5 (Prop_lut5_I0_O)        0.124     6.397 r  column[0]_i_3/O
                         net (fo=2, routed)           0.314     6.711    column[0]_i_3_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I2_O)        0.124     6.835 r  addr1_i_5/O
                         net (fo=1, routed)           0.000     6.835    addr1_i_5_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.367 r  addr1_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.367    addr1_i_4_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.481 r  addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.481    addr1_i_3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.595 r  addr1_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.595    addr1_i_2_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.908 r  addr1_i_1/O[3]
                         net (fo=1, routed)           0.569     8.477    row[15]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[15]_P[4])
                                                      4.023    12.500 r  addr1/P[4]
                         net (fo=4, routed)           0.793    13.293    addr1_n_101
    SLICE_X54Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  addr[7]_i_11/O
                         net (fo=4, routed)           0.442    13.860    addr[7]_i_11_n_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I4_O)        0.124    13.984 r  addr[7]_i_15/O
                         net (fo=1, routed)           0.320    14.304    addr[7]_i_15_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.124    14.428 r  addr[7]_i_7/O
                         net (fo=1, routed)           0.000    14.428    addr[7]_i_7_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.804 r  addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.804    addr_reg[7]_i_2_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.043 r  addr_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.455    15.498    addr[10]
    SLICE_X57Y11         LUT3 (Prop_lut3_I2_O)        0.301    15.799 r  addr[10]_i_1/O
                         net (fo=1, routed)           0.000    15.799    addr[10]_i_1_n_0
    SLICE_X57Y11         FDRE                                         r  addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.450    14.791    clock_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  addr_reg[10]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X57Y11         FDRE (Setup_fdre_C_D)        0.031    15.047    addr_reg[10]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -15.800    
  -------------------------------------------------------------------
                         slack                                 -0.753    

Slack (VIOLATED) :        -0.724ns  (required time - arrival time)
  Source:                 column_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        10.680ns  (logic 7.232ns (67.713%)  route 3.448ns (32.287%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.568     5.089    clock_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  column_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  column_reg[0]/Q
                         net (fo=6, routed)           0.665     6.273    column_reg_n_0_[0]
    SLICE_X54Y11         LUT5 (Prop_lut5_I0_O)        0.124     6.397 r  column[0]_i_3/O
                         net (fo=2, routed)           0.314     6.711    column[0]_i_3_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I2_O)        0.124     6.835 r  addr1_i_5/O
                         net (fo=1, routed)           0.000     6.835    addr1_i_5_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.367 r  addr1_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.367    addr1_i_4_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.481 r  addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.481    addr1_i_3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.595 r  addr1_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.595    addr1_i_2_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.908 r  addr1_i_1/O[3]
                         net (fo=1, routed)           0.569     8.477    row[15]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[15]_P[4])
                                                      4.023    12.500 r  addr1/P[4]
                         net (fo=4, routed)           0.793    13.293    addr1_n_101
    SLICE_X54Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  addr[7]_i_11/O
                         net (fo=4, routed)           0.442    13.860    addr[7]_i_11_n_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I4_O)        0.124    13.984 r  addr[7]_i_15/O
                         net (fo=1, routed)           0.320    14.304    addr[7]_i_15_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.124    14.428 r  addr[7]_i_7/O
                         net (fo=1, routed)           0.000    14.428    addr[7]_i_7_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.804 r  addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.804    addr_reg[7]_i_2_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.119 r  addr_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.344    15.463    addr[11]
    SLICE_X57Y12         LUT3 (Prop_lut3_I2_O)        0.307    15.770 r  addr[11]_i_1/O
                         net (fo=1, routed)           0.000    15.770    addr[11]_i_1_n_0
    SLICE_X57Y12         FDRE                                         r  addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.449    14.790    clock_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  addr_reg[11]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X57Y12         FDRE (Setup_fdre_C_D)        0.031    15.046    addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -15.770    
  -------------------------------------------------------------------
                         slack                                 -0.724    

Slack (VIOLATED) :        -0.686ns  (required time - arrival time)
  Source:                 column_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        10.641ns  (logic 7.241ns (68.046%)  route 3.400ns (31.954%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.568     5.089    clock_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  column_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  column_reg[0]/Q
                         net (fo=6, routed)           0.665     6.273    column_reg_n_0_[0]
    SLICE_X54Y11         LUT5 (Prop_lut5_I0_O)        0.124     6.397 r  column[0]_i_3/O
                         net (fo=2, routed)           0.314     6.711    column[0]_i_3_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I2_O)        0.124     6.835 r  addr1_i_5/O
                         net (fo=1, routed)           0.000     6.835    addr1_i_5_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.367 r  addr1_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.367    addr1_i_4_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.481 r  addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.481    addr1_i_3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.595 r  addr1_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.595    addr1_i_2_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.908 r  addr1_i_1/O[3]
                         net (fo=1, routed)           0.569     8.477    row[15]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[15]_P[4])
                                                      4.023    12.500 r  addr1/P[4]
                         net (fo=4, routed)           0.793    13.293    addr1_n_101
    SLICE_X54Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  addr[7]_i_11/O
                         net (fo=4, routed)           0.442    13.860    addr[7]_i_11_n_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I4_O)        0.124    13.984 r  addr[7]_i_15/O
                         net (fo=1, routed)           0.320    14.304    addr[7]_i_15_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.124    14.428 r  addr[7]_i_7/O
                         net (fo=1, routed)           0.000    14.428    addr[7]_i_7_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.804 r  addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.804    addr_reg[7]_i_2_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.921 r  addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.921    addr_reg[11]_i_2_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.140 r  addr_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.296    15.436    addr[12]
    SLICE_X57Y14         LUT3 (Prop_lut3_I2_O)        0.295    15.731 r  addr[12]_i_1/O
                         net (fo=1, routed)           0.000    15.731    addr[12]_i_1_n_0
    SLICE_X57Y14         FDRE                                         r  addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.448    14.789    clock_IBUF_BUFG
    SLICE_X57Y14         FDRE                                         r  addr_reg[12]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X57Y14         FDRE (Setup_fdre_C_D)        0.031    15.045    addr_reg[12]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -15.731    
  -------------------------------------------------------------------
                         slack                                 -0.686    

Slack (VIOLATED) :        -0.618ns  (required time - arrival time)
  Source:                 column_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        10.575ns  (logic 7.124ns (67.365%)  route 3.451ns (32.635%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.568     5.089    clock_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  column_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  column_reg[0]/Q
                         net (fo=6, routed)           0.665     6.273    column_reg_n_0_[0]
    SLICE_X54Y11         LUT5 (Prop_lut5_I0_O)        0.124     6.397 r  column[0]_i_3/O
                         net (fo=2, routed)           0.314     6.711    column[0]_i_3_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I2_O)        0.124     6.835 r  addr1_i_5/O
                         net (fo=1, routed)           0.000     6.835    addr1_i_5_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.367 r  addr1_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.367    addr1_i_4_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.481 r  addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.481    addr1_i_3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.595 r  addr1_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.595    addr1_i_2_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.908 r  addr1_i_1/O[3]
                         net (fo=1, routed)           0.569     8.477    row[15]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[15]_P[4])
                                                      4.023    12.500 r  addr1/P[4]
                         net (fo=4, routed)           0.793    13.293    addr1_n_101
    SLICE_X54Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  addr[7]_i_11/O
                         net (fo=4, routed)           0.442    13.860    addr[7]_i_11_n_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I4_O)        0.124    13.984 r  addr[7]_i_15/O
                         net (fo=1, routed)           0.320    14.304    addr[7]_i_15_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.124    14.428 r  addr[7]_i_7/O
                         net (fo=1, routed)           0.000    14.428    addr[7]_i_7_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.804 r  addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.804    addr_reg[7]_i_2_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.023 r  addr_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.346    15.369    addr[8]
    SLICE_X57Y12         LUT3 (Prop_lut3_I2_O)        0.295    15.664 r  addr[8]_i_1/O
                         net (fo=1, routed)           0.000    15.664    addr[8]_i_1_n_0
    SLICE_X57Y12         FDRE                                         r  addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.449    14.790    clock_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  addr_reg[8]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X57Y12         FDRE (Setup_fdre_C_D)        0.032    15.047    addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -15.665    
  -------------------------------------------------------------------
                         slack                                 -0.618    

Slack (VIOLATED) :        -0.450ns  (required time - arrival time)
  Source:                 column_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        10.409ns  (logic 6.864ns (65.943%)  route 3.545ns (34.057%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.568     5.089    clock_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  column_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  column_reg[0]/Q
                         net (fo=6, routed)           0.665     6.273    column_reg_n_0_[0]
    SLICE_X54Y11         LUT5 (Prop_lut5_I0_O)        0.124     6.397 r  column[0]_i_3/O
                         net (fo=2, routed)           0.314     6.711    column[0]_i_3_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I2_O)        0.124     6.835 r  addr1_i_5/O
                         net (fo=1, routed)           0.000     6.835    addr1_i_5_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.367 r  addr1_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.367    addr1_i_4_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.481 r  addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.481    addr1_i_3_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.595 r  addr1_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.595    addr1_i_2_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.908 r  addr1_i_1/O[3]
                         net (fo=1, routed)           0.569     8.477    row[15]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[15]_P[4])
                                                      4.023    12.500 r  addr1/P[4]
                         net (fo=4, routed)           0.793    13.293    addr1_n_101
    SLICE_X54Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  addr[7]_i_11/O
                         net (fo=4, routed)           0.456    13.873    addr[7]_i_11_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I4_O)        0.124    13.997 r  addr[7]_i_4/O
                         net (fo=1, routed)           0.330    14.327    addr[7]_i_4_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    14.774 r  addr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.417    15.191    addr[7]
    SLICE_X57Y10         LUT3 (Prop_lut3_I2_O)        0.307    15.498 r  addr[7]_i_1/O
                         net (fo=1, routed)           0.000    15.498    addr[7]_i_1_n_0
    SLICE_X57Y10         FDRE                                         r  addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.451    14.792    clock_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  addr_reg[7]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X57Y10         FDRE (Setup_fdre_C_D)        0.031    15.048    addr_reg[7]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -15.498    
  -------------------------------------------------------------------
                         slack                                 -0.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.435%)  route 0.169ns (54.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.565     1.448    clock_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  addr_reg[8]/Q
                         net (fo=23, routed)          0.169     1.758    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y2          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.874     2.002    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.497     1.505    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.688    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.205%)  route 0.171ns (54.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.566     1.449    clock_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  addr_reg[10]/Q
                         net (fo=23, routed)          0.171     1.761    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y2          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.874     2.002    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.497     1.505    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.688    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.089%)  route 0.184ns (52.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.567     1.450    clock_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  addr_reg[3]/Q
                         net (fo=23, routed)          0.184     1.798    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y1          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.878     2.006    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.497     1.509    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.692    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.788%)  route 0.242ns (63.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.565     1.448    clock_IBUF_BUFG
    SLICE_X55Y9          FDRE                                         r  addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  addr_reg[2]/Q
                         net (fo=23, routed)          0.242     1.831    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y1          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.878     2.006    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.711    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.750%)  route 0.223ns (61.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.566     1.449    clock_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  addr_reg[7]/Q
                         net (fo=23, routed)          0.223     1.813    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y2          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.874     2.002    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.497     1.505    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.688    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.164ns (32.363%)  route 0.343ns (67.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.565     1.448    clock_IBUF_BUFG
    SLICE_X52Y8          FDRE                                         r  in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  in_reg[7]/Q
                         net (fo=169, routed)         0.343     1.955    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/dina[3]
    RAMB36_X2Y2          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.874     2.002    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.524    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.820    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.279%)  route 0.237ns (62.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.566     1.449    clock_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  addr_reg[4]/Q
                         net (fo=23, routed)          0.237     1.827    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y2          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.874     2.002    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.497     1.505    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.688    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_most_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.510%)  route 0.118ns (45.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.564     1.447    clock_IBUF_BUFG
    SLICE_X57Y14         FDRE                                         r  addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  addr_reg[14]/Q
                         net (fo=24, routed)          0.118     1.706    addr_reg_n_0_[14]
    SLICE_X56Y14         FDRE                                         r  top_most_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.832     1.959    clock_IBUF_BUFG
    SLICE_X56Y14         FDRE                                         r  top_most_reg[14]/C
                         clock pessimism             -0.499     1.460    
    SLICE_X56Y14         FDRE (Hold_fdre_C_D)         0.085     1.545    top_most_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.867%)  route 0.275ns (66.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.565     1.448    clock_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  addr_reg[8]/Q
                         net (fo=23, routed)          0.275     1.864    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y1          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.878     2.006    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.497     1.509    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.692    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.739%)  route 0.277ns (66.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.566     1.449    clock_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  addr_reg[10]/Q
                         net (fo=23, routed)          0.277     1.867    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y1          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.878     2.006    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.497     1.509    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.692    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2   inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2   inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5   inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5   inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y13  addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y14  addr_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y15  addr_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y14  row_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y14  row_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y15  row_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y15  row_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y15  row_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y15  row_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y13  row_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y17  yellow_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y17  yellow_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y17  yellow_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y18  yellow_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y18  yellow_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y18  yellow_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y18  yellow_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y11  addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y12  addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y12  addr_reg[15]/C



