Running : C:\Xilinx\10.1\ISE\bin\nt\unwrapped\fuse.exe -ise
D:/VHDL/ANDGate_Test/ANDGate_Test.ise -intstyle ise -incremental -o
tb_ANDGate_isim_beh.exe -prj tb_ANDGate_beh.prj -top tb_ANDGate
Determining compilation order of HDL files
Analyzing VHDL file ANDGate.vhd
Restoring VHDL parse-tree ieee.std_logic_1164 from
c:/xilinx/10.1/ise/vhdl/hdp/nt/ieee/std_logic_1164.vdb
Restoring VHDL parse-tree std.standard from
c:/xilinx/10.1/ise/vhdl/hdp/nt/std/standard.vdb
Restoring VHDL parse-tree ieee.std_logic_arith from
c:/xilinx/10.1/ise/vhdl/hdp/nt/ieee/std_logic_arith.vdb
Restoring VHDL parse-tree ieee.std_logic_unsigned from
c:/xilinx/10.1/ise/vhdl/hdp/nt/ieee/std_logic_unsigned.vdb
Analyzing VHDL file tb_ANDGate.vhd
Restoring VHDL parse-tree ieee.numeric_std from
c:/xilinx/10.1/ise/vhdl/hdp/nt/ieee/numeric_std.vdb
Saving VHDL parse-tree work.andgate into
d:/vhdl/andgate_test/isim/work/andgate.vdb
Saving VHDL parse-tree work.tb_andgate into
d:/vhdl/andgate_test/isim/work/tb_andgate.vdb
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 56964 Kb
Fuse CPU Usage: 327 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package std_logic_arith from library ieee
Using precompiled package std_logic_unsigned from library ieee
Using precompiled package numeric_std from library ieee
Compiling architecture behavioral of entity andgate [andgate_default]
Compiling architecture behavior of entity tb_andgate
Compiled 8 VHDL Units
Built simulation executable tb_ANDGate_isim_beh.exe
Fuse Memory Usage: 58248 Kb
Fuse CPU Usage: 359 ms
