Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 18 11:09:07 2019
| Host         : PHATLE6038 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file integer_divider_FPGA_timing_summary_routed.rpt -pb integer_divider_FPGA_timing_summary_routed.pb -rpx integer_divider_FPGA_timing_summary_routed.rpx -warn_on_violation
| Design       : integer_divider_FPGA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: ID/FSM/FSM_onehot_CS_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ID/FSM/FSM_onehot_CS_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ID/FSM/FSM_onehot_CS_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ID/FSM/FSM_onehot_CS_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ID/FSM/FSM_onehot_CS_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ID/FSM/FSM_onehot_CS_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ID/FSM/FSM_onehot_CS_reg[6]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ID/FSM/FSM_onehot_CS_reg[7]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ID/FSM/FSM_onehot_CS_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk/clk_5KHz_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: clk_button/debounced_button_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 106 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.662        0.000                      0                   33        0.266        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.662        0.000                      0                   33        0.266        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 clk/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 2.521ns (46.749%)  route 2.872ns (53.251%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000     0.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.617     5.138    clk/CLK
    SLICE_X60Y25         FDRE                                         r  clk/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  clk/count2_reg[23]/Q
                         net (fo=2, routed)           1.117     6.773    clk/count2[23]
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.152     6.925 r  clk/count20_carry_i_8/O
                         net (fo=1, routed)           0.433     7.359    clk/count20_carry_i_8_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I4_O)        0.326     7.685 f  clk/count20_carry_i_4/O
                         net (fo=6, routed)           1.312     8.997    clk/count20_carry_i_4_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I3_O)        0.124     9.121 r  clk/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.121    clk/count2_0[4]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.497 r  clk/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.497    clk/count20_carry_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.614 r  clk/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.614    clk/count20_carry__0_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.731 r  clk/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.731    clk/count20_carry__1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.848 r  clk/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.848    clk/count20_carry__2_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.965 r  clk/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.974    clk/count20_carry__3_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.091 r  clk/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.091    clk/count20_carry__4_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.208 r  clk/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.208    clk/count20_carry__5_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.531 r  clk/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.531    clk/count20_carry__6_n_6
    SLICE_X60Y27         FDRE                                         r  clk/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000    10.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.845    clk/CLK
    SLICE_X60Y27         FDRE                                         r  clk/count2_reg[30]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y27         FDRE (Setup_fdre_C_D)        0.109    15.193    clk/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.531    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.746ns  (required time - arrival time)
  Source:                 clk/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 2.437ns (45.907%)  route 2.872ns (54.093%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000     0.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.617     5.138    clk/CLK
    SLICE_X60Y25         FDRE                                         r  clk/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  clk/count2_reg[23]/Q
                         net (fo=2, routed)           1.117     6.773    clk/count2[23]
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.152     6.925 r  clk/count20_carry_i_8/O
                         net (fo=1, routed)           0.433     7.359    clk/count20_carry_i_8_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I4_O)        0.326     7.685 f  clk/count20_carry_i_4/O
                         net (fo=6, routed)           1.312     8.997    clk/count20_carry_i_4_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I3_O)        0.124     9.121 r  clk/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.121    clk/count2_0[4]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.497 r  clk/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.497    clk/count20_carry_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.614 r  clk/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.614    clk/count20_carry__0_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.731 r  clk/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.731    clk/count20_carry__1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.848 r  clk/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.848    clk/count20_carry__2_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.965 r  clk/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.974    clk/count20_carry__3_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.091 r  clk/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.091    clk/count20_carry__4_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.208 r  clk/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.208    clk/count20_carry__5_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.447 r  clk/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000    10.447    clk/count20_carry__6_n_5
    SLICE_X60Y27         FDRE                                         r  clk/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000    10.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.845    clk/CLK
    SLICE_X60Y27         FDRE                                         r  clk/count2_reg[31]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y27         FDRE (Setup_fdre_C_D)        0.109    15.193    clk/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                  4.746    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 clk/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.289ns  (logic 2.417ns (45.702%)  route 2.872ns (54.298%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000     0.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.617     5.138    clk/CLK
    SLICE_X60Y25         FDRE                                         r  clk/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  clk/count2_reg[23]/Q
                         net (fo=2, routed)           1.117     6.773    clk/count2[23]
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.152     6.925 r  clk/count20_carry_i_8/O
                         net (fo=1, routed)           0.433     7.359    clk/count20_carry_i_8_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I4_O)        0.326     7.685 f  clk/count20_carry_i_4/O
                         net (fo=6, routed)           1.312     8.997    clk/count20_carry_i_4_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I3_O)        0.124     9.121 r  clk/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.121    clk/count2_0[4]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.497 r  clk/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.497    clk/count20_carry_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.614 r  clk/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.614    clk/count20_carry__0_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.731 r  clk/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.731    clk/count20_carry__1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.848 r  clk/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.848    clk/count20_carry__2_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.965 r  clk/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.974    clk/count20_carry__3_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.091 r  clk/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.091    clk/count20_carry__4_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.208 r  clk/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.208    clk/count20_carry__5_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.427 r  clk/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000    10.427    clk/count20_carry__6_n_7
    SLICE_X60Y27         FDRE                                         r  clk/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000    10.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.845    clk/CLK
    SLICE_X60Y27         FDRE                                         r  clk/count2_reg[29]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y27         FDRE (Setup_fdre_C_D)        0.109    15.193    clk/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  4.766    

Slack (MET) :             4.778ns  (required time - arrival time)
  Source:                 clk/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 2.404ns (45.568%)  route 2.872ns (54.432%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000     0.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.617     5.138    clk/CLK
    SLICE_X60Y25         FDRE                                         r  clk/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  clk/count2_reg[23]/Q
                         net (fo=2, routed)           1.117     6.773    clk/count2[23]
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.152     6.925 r  clk/count20_carry_i_8/O
                         net (fo=1, routed)           0.433     7.359    clk/count20_carry_i_8_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I4_O)        0.326     7.685 f  clk/count20_carry_i_4/O
                         net (fo=6, routed)           1.312     8.997    clk/count20_carry_i_4_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I3_O)        0.124     9.121 r  clk/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.121    clk/count2_0[4]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.497 r  clk/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.497    clk/count20_carry_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.614 r  clk/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.614    clk/count20_carry__0_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.731 r  clk/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.731    clk/count20_carry__1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.848 r  clk/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.848    clk/count20_carry__2_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.965 r  clk/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.974    clk/count20_carry__3_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.091 r  clk/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.091    clk/count20_carry__4_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.414 r  clk/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000    10.414    clk/count20_carry__5_n_6
    SLICE_X60Y26         FDRE                                         r  clk/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000    10.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    14.844    clk/CLK
    SLICE_X60Y26         FDRE                                         r  clk/count2_reg[26]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y26         FDRE (Setup_fdre_C_D)        0.109    15.192    clk/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  4.778    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 clk/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 2.396ns (45.486%)  route 2.872ns (54.514%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000     0.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.617     5.138    clk/CLK
    SLICE_X60Y25         FDRE                                         r  clk/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  clk/count2_reg[23]/Q
                         net (fo=2, routed)           1.117     6.773    clk/count2[23]
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.152     6.925 r  clk/count20_carry_i_8/O
                         net (fo=1, routed)           0.433     7.359    clk/count20_carry_i_8_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I4_O)        0.326     7.685 f  clk/count20_carry_i_4/O
                         net (fo=6, routed)           1.312     8.997    clk/count20_carry_i_4_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I3_O)        0.124     9.121 r  clk/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.121    clk/count2_0[4]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.497 r  clk/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.497    clk/count20_carry_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.614 r  clk/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.614    clk/count20_carry__0_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.731 r  clk/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.731    clk/count20_carry__1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.848 r  clk/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.848    clk/count20_carry__2_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.965 r  clk/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.974    clk/count20_carry__3_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.091 r  clk/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.091    clk/count20_carry__4_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.406 r  clk/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000    10.406    clk/count20_carry__5_n_4
    SLICE_X60Y26         FDRE                                         r  clk/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000    10.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    14.844    clk/CLK
    SLICE_X60Y26         FDRE                                         r  clk/count2_reg[28]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y26         FDRE (Setup_fdre_C_D)        0.109    15.192    clk/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -10.406    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.862ns  (required time - arrival time)
  Source:                 clk/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 2.320ns (44.688%)  route 2.872ns (55.312%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000     0.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.617     5.138    clk/CLK
    SLICE_X60Y25         FDRE                                         r  clk/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  clk/count2_reg[23]/Q
                         net (fo=2, routed)           1.117     6.773    clk/count2[23]
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.152     6.925 r  clk/count20_carry_i_8/O
                         net (fo=1, routed)           0.433     7.359    clk/count20_carry_i_8_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I4_O)        0.326     7.685 f  clk/count20_carry_i_4/O
                         net (fo=6, routed)           1.312     8.997    clk/count20_carry_i_4_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I3_O)        0.124     9.121 r  clk/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.121    clk/count2_0[4]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.497 r  clk/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.497    clk/count20_carry_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.614 r  clk/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.614    clk/count20_carry__0_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.731 r  clk/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.731    clk/count20_carry__1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.848 r  clk/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.848    clk/count20_carry__2_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.965 r  clk/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.974    clk/count20_carry__3_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.091 r  clk/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.091    clk/count20_carry__4_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.330 r  clk/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000    10.330    clk/count20_carry__5_n_5
    SLICE_X60Y26         FDRE                                         r  clk/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000    10.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    14.844    clk/CLK
    SLICE_X60Y26         FDRE                                         r  clk/count2_reg[27]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y26         FDRE (Setup_fdre_C_D)        0.109    15.192    clk/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                  4.862    

Slack (MET) :             4.882ns  (required time - arrival time)
  Source:                 clk/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 2.300ns (44.474%)  route 2.872ns (55.526%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000     0.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.617     5.138    clk/CLK
    SLICE_X60Y25         FDRE                                         r  clk/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  clk/count2_reg[23]/Q
                         net (fo=2, routed)           1.117     6.773    clk/count2[23]
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.152     6.925 r  clk/count20_carry_i_8/O
                         net (fo=1, routed)           0.433     7.359    clk/count20_carry_i_8_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I4_O)        0.326     7.685 f  clk/count20_carry_i_4/O
                         net (fo=6, routed)           1.312     8.997    clk/count20_carry_i_4_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I3_O)        0.124     9.121 r  clk/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.121    clk/count2_0[4]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.497 r  clk/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.497    clk/count20_carry_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.614 r  clk/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.614    clk/count20_carry__0_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.731 r  clk/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.731    clk/count20_carry__1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.848 r  clk/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.848    clk/count20_carry__2_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.965 r  clk/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.974    clk/count20_carry__3_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.091 r  clk/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.091    clk/count20_carry__4_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.310 r  clk/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000    10.310    clk/count20_carry__5_n_7
    SLICE_X60Y26         FDRE                                         r  clk/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000    10.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    14.844    clk/CLK
    SLICE_X60Y26         FDRE                                         r  clk/count2_reg[25]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y26         FDRE (Setup_fdre_C_D)        0.109    15.192    clk/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                  4.882    

Slack (MET) :             4.915ns  (required time - arrival time)
  Source:                 clk/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 2.287ns (44.334%)  route 2.872ns (55.666%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000     0.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.617     5.138    clk/CLK
    SLICE_X60Y25         FDRE                                         r  clk/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  clk/count2_reg[23]/Q
                         net (fo=2, routed)           1.117     6.773    clk/count2[23]
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.152     6.925 r  clk/count20_carry_i_8/O
                         net (fo=1, routed)           0.433     7.359    clk/count20_carry_i_8_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I4_O)        0.326     7.685 f  clk/count20_carry_i_4/O
                         net (fo=6, routed)           1.312     8.997    clk/count20_carry_i_4_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I3_O)        0.124     9.121 r  clk/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.121    clk/count2_0[4]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.497 r  clk/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.497    clk/count20_carry_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.614 r  clk/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.614    clk/count20_carry__0_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.731 r  clk/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.731    clk/count20_carry__1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.848 r  clk/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.848    clk/count20_carry__2_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.965 r  clk/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.974    clk/count20_carry__3_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.297 r  clk/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000    10.297    clk/count20_carry__4_n_6
    SLICE_X60Y25         FDRE                                         r  clk/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000    10.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.501    14.842    clk/CLK
    SLICE_X60Y25         FDRE                                         r  clk/count2_reg[22]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X60Y25         FDRE (Setup_fdre_C_D)        0.109    15.212    clk/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                         -10.297    
  -------------------------------------------------------------------
                         slack                                  4.915    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 clk/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 2.279ns (44.247%)  route 2.872ns (55.753%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000     0.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.617     5.138    clk/CLK
    SLICE_X60Y25         FDRE                                         r  clk/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  clk/count2_reg[23]/Q
                         net (fo=2, routed)           1.117     6.773    clk/count2[23]
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.152     6.925 r  clk/count20_carry_i_8/O
                         net (fo=1, routed)           0.433     7.359    clk/count20_carry_i_8_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I4_O)        0.326     7.685 f  clk/count20_carry_i_4/O
                         net (fo=6, routed)           1.312     8.997    clk/count20_carry_i_4_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I3_O)        0.124     9.121 r  clk/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.121    clk/count2_0[4]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.497 r  clk/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.497    clk/count20_carry_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.614 r  clk/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.614    clk/count20_carry__0_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.731 r  clk/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.731    clk/count20_carry__1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.848 r  clk/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.848    clk/count20_carry__2_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.965 r  clk/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.974    clk/count20_carry__3_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.289 r  clk/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000    10.289    clk/count20_carry__4_n_4
    SLICE_X60Y25         FDRE                                         r  clk/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000    10.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.501    14.842    clk/CLK
    SLICE_X60Y25         FDRE                                         r  clk/count2_reg[24]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X60Y25         FDRE (Setup_fdre_C_D)        0.109    15.212    clk/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                         -10.289    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 clk/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.075ns  (logic 2.203ns (43.412%)  route 2.872ns (56.588%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000     0.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.617     5.138    clk/CLK
    SLICE_X60Y25         FDRE                                         r  clk/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  clk/count2_reg[23]/Q
                         net (fo=2, routed)           1.117     6.773    clk/count2[23]
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.152     6.925 r  clk/count20_carry_i_8/O
                         net (fo=1, routed)           0.433     7.359    clk/count20_carry_i_8_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I4_O)        0.326     7.685 f  clk/count20_carry_i_4/O
                         net (fo=6, routed)           1.312     8.997    clk/count20_carry_i_4_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I3_O)        0.124     9.121 r  clk/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.121    clk/count2_0[4]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.497 r  clk/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.497    clk/count20_carry_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.614 r  clk/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.614    clk/count20_carry__0_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.731 r  clk/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.731    clk/count20_carry__1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.848 r  clk/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.848    clk/count20_carry__2_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.965 r  clk/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.974    clk/count20_carry__3_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.213 r  clk/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000    10.213    clk/count20_carry__4_n_5
    SLICE_X60Y25         FDRE                                         r  clk/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000    10.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.501    14.842    clk/CLK
    SLICE_X60Y25         FDRE                                         r  clk/count2_reg[23]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X60Y25         FDRE (Setup_fdre_C_D)        0.109    15.212    clk/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                         -10.213    
  -------------------------------------------------------------------
                         slack                                  4.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000     0.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.465    clk/CLK
    SLICE_X60Y23         FDRE                                         r  clk/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  clk/count2_reg[15]/Q
                         net (fo=2, routed)           0.126     1.755    clk/count2[15]
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  clk/count20_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.865    clk/count20_carry__2_n_5
    SLICE_X60Y23         FDRE                                         r  clk/count2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000     0.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.849     1.976    clk/CLK
    SLICE_X60Y23         FDRE                                         r  clk/count2_reg[15]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y23         FDRE (Hold_fdre_C_D)         0.134     1.599    clk/count2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000     0.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.581     1.464    clk/CLK
    SLICE_X60Y24         FDRE                                         r  clk/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  clk/count2_reg[19]/Q
                         net (fo=2, routed)           0.126     1.754    clk/count2[19]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  clk/count20_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.864    clk/count20_carry__3_n_5
    SLICE_X60Y24         FDRE                                         r  clk/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000     0.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.848     1.975    clk/CLK
    SLICE_X60Y24         FDRE                                         r  clk/count2_reg[19]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.134     1.598    clk/count2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000     0.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    clk/CLK
    SLICE_X60Y20         FDRE                                         r  clk/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  clk/count2_reg[3]/Q
                         net (fo=2, routed)           0.127     1.759    clk/count2[3]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  clk/count20_carry/O[2]
                         net (fo=1, routed)           0.000     1.869    clk/count20_carry_n_5
    SLICE_X60Y20         FDRE                                         r  clk/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000     0.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.853     1.980    clk/CLK
    SLICE_X60Y20         FDRE                                         r  clk/count2_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y20         FDRE (Hold_fdre_C_D)         0.134     1.602    clk/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000     0.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.581     1.464    clk/CLK
    SLICE_X60Y25         FDRE                                         r  clk/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  clk/count2_reg[23]/Q
                         net (fo=2, routed)           0.127     1.755    clk/count2[23]
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  clk/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.865    clk/count20_carry__4_n_5
    SLICE_X60Y25         FDRE                                         r  clk/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000     0.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.848     1.975    clk/CLK
    SLICE_X60Y25         FDRE                                         r  clk/count2_reg[23]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y25         FDRE (Hold_fdre_C_D)         0.134     1.598    clk/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000     0.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.465    clk/CLK
    SLICE_X60Y26         FDRE                                         r  clk/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  clk/count2_reg[27]/Q
                         net (fo=2, routed)           0.127     1.756    clk/count2[27]
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  clk/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.866    clk/count20_carry__5_n_5
    SLICE_X60Y26         FDRE                                         r  clk/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000     0.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.849     1.976    clk/CLK
    SLICE_X60Y26         FDRE                                         r  clk/count2_reg[27]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y26         FDRE (Hold_fdre_C_D)         0.134     1.599    clk/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000     0.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.467    clk/CLK
    SLICE_X60Y21         FDRE                                         r  clk/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  clk/count2_reg[7]/Q
                         net (fo=2, routed)           0.127     1.758    clk/count2[7]
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  clk/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.868    clk/count20_carry__0_n_5
    SLICE_X60Y21         FDRE                                         r  clk/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000     0.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.852     1.979    clk/CLK
    SLICE_X60Y21         FDRE                                         r  clk/count2_reg[7]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.134     1.601    clk/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000     0.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.467    clk/CLK
    SLICE_X60Y22         FDRE                                         r  clk/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  clk/count2_reg[11]/Q
                         net (fo=2, routed)           0.127     1.758    clk/count2[11]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  clk/count20_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.868    clk/count20_carry__1_n_5
    SLICE_X60Y22         FDRE                                         r  clk/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000     0.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.978    clk/CLK
    SLICE_X60Y22         FDRE                                         r  clk/count2_reg[11]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y22         FDRE (Hold_fdre_C_D)         0.134     1.601    clk/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk/count2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000     0.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.467    clk/CLK
    SLICE_X60Y27         FDRE                                         r  clk/count2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  clk/count2_reg[31]/Q
                         net (fo=2, routed)           0.127     1.758    clk/count2[31]
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  clk/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.868    clk/count20_carry__6_n_5
    SLICE_X60Y27         FDRE                                         r  clk/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000     0.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.978    clk/CLK
    SLICE_X60Y27         FDRE                                         r  clk/count2_reg[31]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y27         FDRE (Hold_fdre_C_D)         0.134     1.601    clk/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clk/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000     0.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.465    clk/CLK
    SLICE_X61Y23         FDRE                                         r  clk/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  clk/clk_5KHz_reg/Q
                         net (fo=20, routed)          0.181     1.787    clk/clk
    SLICE_X61Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.832 r  clk/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.832    clk/clk_5KHz_i_1_n_0
    SLICE_X61Y23         FDRE                                         r  clk/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000     0.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.849     1.976    clk/CLK
    SLICE_X61Y23         FDRE                                         r  clk/clk_5KHz_reg/C
                         clock pessimism             -0.511     1.465    
    SLICE_X61Y23         FDRE (Hold_fdre_C_D)         0.091     1.556    clk/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clk/count2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000     0.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.467    clk/CLK
    SLICE_X60Y21         FDRE                                         r  clk/count2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  clk/count2_reg[8]/Q
                         net (fo=2, routed)           0.149     1.780    clk/count2[8]
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.045     1.825 r  clk/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.825    clk/count2_0[8]
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.889 r  clk/count20_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.889    clk/count20_carry__0_n_4
    SLICE_X60Y21         FDRE                                         r  clk/count2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100mHz (IN)
                         net (fo=0)                   0.000     0.000    clk100mHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100mHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100mHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100mHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.852     1.979    clk/CLK
    SLICE_X60Y21         FDRE                                         r  clk/count2_reg[8]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.134     1.601    clk/count2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk100mHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   clk/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   clk/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   clk/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   clk/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   clk/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   clk/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   clk/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   clk/count2_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   clk/count2_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   clk/count2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   clk/count2_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   clk/count2_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   clk/count2_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   clk/count2_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   clk/count2_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   clk/count2_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   clk/count2_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   clk/count2_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   clk/count2_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   clk/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   clk/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   clk/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   clk/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   clk/count2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   clk/count2_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   clk/count2_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   clk/count2_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   clk/count2_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   clk/count2_reg[17]/C



