// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Tool Version Limit: 2019.12
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// ==============================================================
// control
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read/COR)
//        bit 4  - ap_continue (Read/Write/SC)
//        bit 7  - auto_restart (Read/Write)
//        bit 9  - interrupt (Read)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0 - enable ap_done interrupt (Read/Write)
//        bit 1 - enable ap_ready interrupt (Read/Write)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0 - ap_done (Read/TOW)
//        bit 1 - ap_ready (Read/TOW)
//        others - reserved
// 0x10 : Data signal of mat1_0
//        bit 31~0 - mat1_0[31:0] (Read/Write)
// 0x14 : Data signal of mat1_0
//        bit 31~0 - mat1_0[63:32] (Read/Write)
// 0x18 : reserved
// 0x1c : Data signal of mat1_1
//        bit 31~0 - mat1_1[31:0] (Read/Write)
// 0x20 : Data signal of mat1_1
//        bit 31~0 - mat1_1[63:32] (Read/Write)
// 0x24 : reserved
// 0x28 : Data signal of mat1_2
//        bit 31~0 - mat1_2[31:0] (Read/Write)
// 0x2c : Data signal of mat1_2
//        bit 31~0 - mat1_2[63:32] (Read/Write)
// 0x30 : reserved
// 0x34 : Data signal of mat2
//        bit 31~0 - mat2[31:0] (Read/Write)
// 0x38 : Data signal of mat2
//        bit 31~0 - mat2[63:32] (Read/Write)
// 0x3c : reserved
// 0x40 : Data signal of result_0
//        bit 31~0 - result_0[31:0] (Read/Write)
// 0x44 : Data signal of result_0
//        bit 31~0 - result_0[63:32] (Read/Write)
// 0x48 : reserved
// 0x4c : Data signal of result_1
//        bit 31~0 - result_1[31:0] (Read/Write)
// 0x50 : Data signal of result_1
//        bit 31~0 - result_1[63:32] (Read/Write)
// 0x54 : reserved
// 0x58 : Data signal of result_2
//        bit 31~0 - result_2[31:0] (Read/Write)
// 0x5c : Data signal of result_2
//        bit 31~0 - result_2[63:32] (Read/Write)
// 0x60 : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XMULTIPLYMATRIX_CONTROL_ADDR_AP_CTRL       0x00
#define XMULTIPLYMATRIX_CONTROL_ADDR_GIE           0x04
#define XMULTIPLYMATRIX_CONTROL_ADDR_IER           0x08
#define XMULTIPLYMATRIX_CONTROL_ADDR_ISR           0x0c
#define XMULTIPLYMATRIX_CONTROL_ADDR_MAT1_0_DATA   0x10
#define XMULTIPLYMATRIX_CONTROL_BITS_MAT1_0_DATA   64
#define XMULTIPLYMATRIX_CONTROL_ADDR_MAT1_1_DATA   0x1c
#define XMULTIPLYMATRIX_CONTROL_BITS_MAT1_1_DATA   64
#define XMULTIPLYMATRIX_CONTROL_ADDR_MAT1_2_DATA   0x28
#define XMULTIPLYMATRIX_CONTROL_BITS_MAT1_2_DATA   64
#define XMULTIPLYMATRIX_CONTROL_ADDR_MAT2_DATA     0x34
#define XMULTIPLYMATRIX_CONTROL_BITS_MAT2_DATA     64
#define XMULTIPLYMATRIX_CONTROL_ADDR_RESULT_0_DATA 0x40
#define XMULTIPLYMATRIX_CONTROL_BITS_RESULT_0_DATA 64
#define XMULTIPLYMATRIX_CONTROL_ADDR_RESULT_1_DATA 0x4c
#define XMULTIPLYMATRIX_CONTROL_BITS_RESULT_1_DATA 64
#define XMULTIPLYMATRIX_CONTROL_ADDR_RESULT_2_DATA 0x58
#define XMULTIPLYMATRIX_CONTROL_BITS_RESULT_2_DATA 64

