{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702668807136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702668807145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 15 16:33:27 2023 " "Processing started: Fri Dec 15 16:33:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702668807145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702668807145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off moore -c mealy " "Command: quartus_map --read_settings_files=on --write_settings_files=off moore -c mealy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702668807145 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702668807788 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702668807788 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mealy.v " "Can't analyze file -- file mealy.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702668831196 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y moore.v(15) " "Verilog HDL Declaration information at moore.v(15): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "moore.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/MAQUINA DE ESTADOS - verilog/moore.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702668831246 ""}
{ "Warning" "WSGN_SEARCH_FILE" "moore.v 1 1 " "Using design file moore.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 moore " "Found entity 1: moore" {  } { { "moore.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/MAQUINA DE ESTADOS - verilog/moore.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702668831247 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702668831247 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "moore.v(10) " "Verilog HDL Instantiation warning at moore.v(10): instance has no name" {  } { { "moore.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/MAQUINA DE ESTADOS - verilog/moore.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1702668831247 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "moore.v(136) " "Verilog HDL Instantiation warning at moore.v(136): instance has no name" {  } { { "moore.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/MAQUINA DE ESTADOS - verilog/moore.v" 136 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1702668831248 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "moore " "Elaborating entity \"moore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702668831248 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW moore.v(31) " "Verilog HDL Always Construct warning at moore.v(31): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moore.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/MAQUINA DE ESTADOS - verilog/moore.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702668831249 "|moore"}
{ "Warning" "WSGN_SEARCH_FILE" "divisor.v 1 1 " "Using design file divisor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/MAQUINA DE ESTADOS - verilog/divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702668831279 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702668831279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:comb_3 " "Elaborating entity \"divisor\" for hierarchy \"divisor:comb_3\"" {  } { { "moore.v" "comb_3" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/MAQUINA DE ESTADOS - verilog/moore.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702668831280 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 divisor.v(15) " "Verilog HDL assignment warning at divisor.v(15): truncated value with size 32 to match size of target (26)" {  } { { "divisor.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/MAQUINA DE ESTADOS - verilog/divisor.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702668831281 "|moore|divisor:comb_3"}
{ "Warning" "WSGN_SEARCH_FILE" "verilog.v 1 1 " "Using design file verilog.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 verilog " "Found entity 1: verilog" {  } { { "verilog.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/MAQUINA DE ESTADOS - verilog/verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702668831299 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702668831299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verilog verilog:comb_281 " "Elaborating entity \"verilog\" for hierarchy \"verilog:comb_281\"" {  } { { "moore.v" "comb_281" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/MAQUINA DE ESTADOS - verilog/moore.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702668831300 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702668831932 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702668832362 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/MAQUINA DE ESTADOS - verilog/output_files/mealy.map.smsg " "Generated suppressed messages file C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/MAQUINA DE ESTADOS - verilog/output_files/mealy.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702668832416 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702668832745 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702668832745 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702668832940 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702668832940 ""} { "Info" "ICUT_CUT_TM_LCELLS" "95 " "Implemented 95 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702668832940 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702668832940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702668832959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 15 16:33:52 2023 " "Processing ended: Fri Dec 15 16:33:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702668832959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702668832959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702668832959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702668832959 ""}
