================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Thu Dec 04 11:18:31 CST 2025
    * Version:         2025.1 (Build 6214317 on Sep 11 2025)
    * Project:         sb_serial_dot
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xczu9eg-ffvb1156-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  5 ns
    * C-Synthesis target clock:    5 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              8429
FF:               10862
DSP:              1
BRAM:             30
URAM:             0
SRL:              1617


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 5.000       |
| Post-Synthesis | 2.353       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-------------------------------------------+------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                      | LUT  | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------------------------------+------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                      | 8429 | 10862 | 1   | 30   |      |     |        |      |         |          |        |
|   CTRL_BUS_s_axi_U                        | 40   | 72    |     |      |      |     |        |      |         |          |        |
|   DATA_BUS_m_axi_U                        | 1294 | 1778  |     | 15   |      |     |        |      |         |          |        |
|   RESULT_BUS_m_axi_U                      | 1013 | 1333  |     |      |      |     |        |      |         |          |        |
|   WEIGHT_BUS_m_axi_U                      | 1046 | 1778  |     | 15   |      |     |        |      |         |          |        |
|   compute_U0                              | 3280 | 2560  | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_13s_4ns_16ns_16_4_1_U781 |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U653                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U654                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U655                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U656                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U657                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U658                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U659                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U660                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U661                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U662                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U663                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U664                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U665                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U666                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U667                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U668                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U669                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U670                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U671                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U672                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U673                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U674                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U675                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U676                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U677                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U678                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U679                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U680                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U681                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U682                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U683                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U684                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U685                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U686                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U687                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U688                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U689                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U690                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U691                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U692                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U693                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U694                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U695                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U696                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U697                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U698                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U699                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U700                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U701                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U702                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U703                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U704                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U705                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U706                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U707                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U708                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U709                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U710                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U711                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U712                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U713                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U714                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U715                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U716                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U717                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U718                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U719                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U720                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U721                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U722                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U723                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U724                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U725                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U726                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U727                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U728                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U729                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U730                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U731                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U732                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U733                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U734                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U735                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U736                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U737                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U738                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U739                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U740                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U741                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U742                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U743                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U744                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U745                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U746                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U747                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U748                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U749                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U750                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U751                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U752                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U753                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U754                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U755                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U756                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U757                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U758                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U759                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U760                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U761                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U762                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U763                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U764                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U765                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U766                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U767                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U768                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U769                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U770                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U771                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U772                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U773                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U774                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U775                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U776                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U777                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U778                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U779                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U780                |      |       |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                         | 205  | 233   |     |      |      |     |        |      |         |          |        |
|   entry_proc_U0                           |      |       |     |      |      |     |        |      |         |          |        |
|   load_and_unpack_U0                      | 692  | 1680  |     |      |      |     |        |      |         |          |        |
|     (load_and_unpack_U0)                  | 165  | 1418  |     |      |      |     |        |      |         |          |        |
|   result_c_U                              | 76   | 7     |     |      |      |     |        |      |         |          |        |
|   result_stream_U                         |      |       |     |      |      |     |        |      |         |          |        |
|   rounds_c1_U                             | 42   | 70    |     |      |      |     |        |      |         |          |        |
|   rounds_c_U                              | 42   | 70    |     |      |      |     |        |      |         |          |        |
|   spike_stream_U                          | 270  | 10    |     |      |      |     |        |      |         |          |        |
|   start_for_compute_U0_U                  |      |       |     |      |      |     |        |      |         |          |        |
|   start_for_store_result_U0_U             |      |       |     |      |      |     |        |      |         |          |        |
|   store_result_U0                         | 126  | 188   |     |      |      |     |        |      |         |          |        |
|     (store_result_U0)                     | 52   | 136   |     |      |      |     |        |      |         |          |        |
|   weight_stream_U                         | 268  | 1033  |     |      |      |     |        |      |         |          |        |
+-------------------------------------------+------+-------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 3.08%  | OK     |
| FD                                                        | 50%       | 1.98%  | OK     |
| LUTRAM+SRL                                                | 25%       | 1.12%  | OK     |
| CARRY8                                                    | 25%       | 1.04%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.04%  | OK     |
| RAMB/FIFO                                                 | 80%       | 1.64%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.84%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 5139      | 295    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.59   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                                          | ENDPOINT PIN                                                                                            | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                                         |                                                                                                         |              |            |                |          DELAY |        DELAY |
+-------+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 2.647 | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/mul_ln95_5_reg_9556_reg[1]/C     | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[8]/D |            9 |          5 |          2.335 |          0.569 |        1.766 |
| Path2 | 2.818 | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_11_reg_9550_reg[0]/C | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[6]/D |            8 |          5 |          2.164 |          0.617 |        1.547 |
| Path3 | 2.844 | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_11_reg_9550_reg[0]/C | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[7]/D |            8 |          5 |          2.138 |          0.589 |        1.549 |
| Path4 | 2.878 | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_11_reg_9550_reg[0]/C | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[4]/D |            8 |          5 |          2.104 |          0.517 |        1.587 |
| Path5 | 2.927 | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_11_reg_9550_reg[0]/C | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[5]/D |            8 |          5 |          2.055 |          0.546 |        1.509 |
+-------+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-----------------------------------------------------------------------------------------------------------+-------------------+
    | Path1 Cells                                                                                               | Primitive Type    |
    +-----------------------------------------------------------------------------------------------------------+-------------------+
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/mul_ln95_5_reg_9556_reg[1]         | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_7     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[5]_i_5     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_9     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_3     | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[7]_i_3     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[7]_i_2 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[8]_i_5 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_1     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[8]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_11_reg_9550_reg[0]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[1]_i_3     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_5     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_8     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[5]_i_4     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[7]_i_12    | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[7]_i_2 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[6]_i_1     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[6]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_11_reg_9550_reg[0]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[1]_i_3     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_5     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_8     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[5]_i_4     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[7]_i_12    | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[7]_i_2 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[7]_i_1     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[7]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_11_reg_9550_reg[0]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[1]_i_3     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_5     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_8     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[4]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[7]_i_13    | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[7]_i_2 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[4]_i_1     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[4]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_11_reg_9550_reg[0]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[1]_i_3     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_5     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_8     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[4]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[7]_i_13    | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[7]_i_2 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[5]_i_1     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[5]     | REGISTER.SDR.FDRE |
    +-----------------------------------------------------------------------------------------------------------+-------------------+

    +-----------------------------------------------------------------------------------------------------------+-------------------+
    | Path2 Cells                                                                                               | Primitive Type    |
    +-----------------------------------------------------------------------------------------------------------+-------------------+
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/mul_ln95_5_reg_9556_reg[1]         | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_7     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[5]_i_5     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_9     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_3     | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[7]_i_3     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[7]_i_2 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[8]_i_5 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_1     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[8]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_11_reg_9550_reg[0]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[1]_i_3     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_5     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_8     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[5]_i_4     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[7]_i_12    | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[7]_i_2 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[6]_i_1     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[6]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_11_reg_9550_reg[0]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[1]_i_3     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_5     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_8     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[5]_i_4     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[7]_i_12    | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[7]_i_2 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[7]_i_1     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[7]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_11_reg_9550_reg[0]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[1]_i_3     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_5     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_8     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[4]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[7]_i_13    | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[7]_i_2 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[4]_i_1     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[4]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_11_reg_9550_reg[0]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[1]_i_3     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_5     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_8     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[4]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[7]_i_13    | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[7]_i_2 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[5]_i_1     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[5]     | REGISTER.SDR.FDRE |
    +-----------------------------------------------------------------------------------------------------------+-------------------+

    +-----------------------------------------------------------------------------------------------------------+-------------------+
    | Path3 Cells                                                                                               | Primitive Type    |
    +-----------------------------------------------------------------------------------------------------------+-------------------+
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/mul_ln95_5_reg_9556_reg[1]         | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_7     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[5]_i_5     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_9     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_3     | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[7]_i_3     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[7]_i_2 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[8]_i_5 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_1     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[8]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_11_reg_9550_reg[0]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[1]_i_3     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_5     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_8     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[5]_i_4     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[7]_i_12    | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[7]_i_2 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[6]_i_1     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[6]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_11_reg_9550_reg[0]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[1]_i_3     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_5     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_8     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[5]_i_4     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[7]_i_12    | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[7]_i_2 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[7]_i_1     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[7]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_11_reg_9550_reg[0]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[1]_i_3     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_5     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_8     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[4]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[7]_i_13    | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[7]_i_2 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[4]_i_1     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[4]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_11_reg_9550_reg[0]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[1]_i_3     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_5     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_8     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[4]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[7]_i_13    | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[7]_i_2 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[5]_i_1     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[5]     | REGISTER.SDR.FDRE |
    +-----------------------------------------------------------------------------------------------------------+-------------------+

    +-----------------------------------------------------------------------------------------------------------+-------------------+
    | Path4 Cells                                                                                               | Primitive Type    |
    +-----------------------------------------------------------------------------------------------------------+-------------------+
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/mul_ln95_5_reg_9556_reg[1]         | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_7     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[5]_i_5     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_9     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_3     | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[7]_i_3     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[7]_i_2 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[8]_i_5 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_1     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[8]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_11_reg_9550_reg[0]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[1]_i_3     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_5     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_8     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[5]_i_4     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[7]_i_12    | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[7]_i_2 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[6]_i_1     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[6]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_11_reg_9550_reg[0]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[1]_i_3     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_5     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_8     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[5]_i_4     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[7]_i_12    | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[7]_i_2 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[7]_i_1     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[7]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_11_reg_9550_reg[0]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[1]_i_3     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_5     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_8     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[4]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[7]_i_13    | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[7]_i_2 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[4]_i_1     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[4]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_11_reg_9550_reg[0]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[1]_i_3     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_5     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_8     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[4]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[7]_i_13    | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[7]_i_2 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[5]_i_1     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[5]     | REGISTER.SDR.FDRE |
    +-----------------------------------------------------------------------------------------------------------+-------------------+

    +-----------------------------------------------------------------------------------------------------------+-------------------+
    | Path5 Cells                                                                                               | Primitive Type    |
    +-----------------------------------------------------------------------------------------------------------+-------------------+
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/mul_ln95_5_reg_9556_reg[1]         | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_7     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[5]_i_5     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_9     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_3     | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[7]_i_3     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[7]_i_2 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[8]_i_5 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_1     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[8]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_11_reg_9550_reg[0]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[1]_i_3     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_5     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_8     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[5]_i_4     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[7]_i_12    | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[7]_i_2 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[6]_i_1     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[6]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_11_reg_9550_reg[0]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[1]_i_3     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_5     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_8     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[5]_i_4     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[7]_i_12    | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[7]_i_2 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[7]_i_1     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[7]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_11_reg_9550_reg[0]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[1]_i_3     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_5     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_8     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[4]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[7]_i_13    | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[7]_i_2 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[4]_i_1     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[4]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_11_reg_9550_reg[0]     | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[1]_i_3     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_5     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[3]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[8]_i_8     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[4]_i_2     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[7]_i_13    | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[7]_i_2 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576[5]_i_1     | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/partial_sum_17_reg_9576_reg[5]     | REGISTER.SDR.FDRE |
    +-----------------------------------------------------------------------------------------------------------+-------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+----------------------------------------------------------------------+
| Report Type              | Report Location                                                      |
+--------------------------+----------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/sb_serial_dot_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/sb_serial_dot_failfast_synth.rpt                 |
| power                    | impl/verilog/report/sb_serial_dot_power_synth.rpt                    |
| timing                   | impl/verilog/report/sb_serial_dot_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/sb_serial_dot_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/sb_serial_dot_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/sb_serial_dot_utilization_hierarchical_synth.rpt |
+--------------------------+----------------------------------------------------------------------+


