##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for GLCD_SPIM_UDB_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (GLCD_SPIM_UDB_IntClock:R vs. GLCD_SPIM_UDB_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyHFCLK                 | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                   | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                   | N/A                   | Target: 24.00 MHz  | 
Clock: CyLFCLK                 | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1               | N/A                   | Target: 24.00 MHz  | 
Clock: CySYSCLK                | N/A                   | Target: 24.00 MHz  | 
Clock: GLCD_SPIM_UDB_IntClock  | Frequency: 67.53 MHz  | Target: 12.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock            Capture Clock           Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------  ----------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
GLCD_SPIM_UDB_IntClock  GLCD_SPIM_UDB_IntClock  83333.3          68526       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name           Clock to Out  Clock Name:Phase          
------------------  ------------  ------------------------  
\GLCD:MOSI(0)_PAD\  24693         GLCD_SPIM_UDB_IntClock:R  
\GLCD:SCLK(0)_PAD\  21871         GLCD_SPIM_UDB_IntClock:R  
\GLCD:SS(0)_PAD\    23205         GLCD_SPIM_UDB_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for GLCD_SPIM_UDB_IntClock
****************************************************
Clock: GLCD_SPIM_UDB_IntClock
Frequency: 67.53 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb
Path End       : \GLCD:SPIM_UDB:BSPIM:RxStsReg\/status_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:RxStsReg\/clock
Path slack     : 68526p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1570
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13238
-------------------------------------   ----- 
End-of-path arrival time (ps)           13238
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  68526  RISE       1
\GLCD:SPIM_UDB:BSPIM:rx_status_6\/main_5           macrocell5      2300   7580  68526  RISE       1
\GLCD:SPIM_UDB:BSPIM:rx_status_6\/q                macrocell5      3350  10930  68526  RISE       1
\GLCD:SPIM_UDB:BSPIM:RxStsReg\/status_6            statusicell2    2308  13238  68526  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:RxStsReg\/clock                      statusicell2               0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (GLCD_SPIM_UDB_IntClock:R vs. GLCD_SPIM_UDB_IntClock:R)
*************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb
Path End       : \GLCD:SPIM_UDB:BSPIM:RxStsReg\/status_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:RxStsReg\/clock
Path slack     : 68526p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1570
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13238
-------------------------------------   ----- 
End-of-path arrival time (ps)           13238
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  68526  RISE       1
\GLCD:SPIM_UDB:BSPIM:rx_status_6\/main_5           macrocell5      2300   7580  68526  RISE       1
\GLCD:SPIM_UDB:BSPIM:rx_status_6\/q                macrocell5      3350  10930  68526  RISE       1
\GLCD:SPIM_UDB:BSPIM:RxStsReg\/status_6            statusicell2    2308  13238  68526  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:RxStsReg\/clock                      statusicell2               0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb
Path End       : \GLCD:SPIM_UDB:BSPIM:RxStsReg\/status_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:RxStsReg\/clock
Path slack     : 68526p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1570
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13238
-------------------------------------   ----- 
End-of-path arrival time (ps)           13238
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  68526  RISE       1
\GLCD:SPIM_UDB:BSPIM:rx_status_6\/main_5           macrocell5      2300   7580  68526  RISE       1
\GLCD:SPIM_UDB:BSPIM:rx_status_6\/q                macrocell5      3350  10930  68526  RISE       1
\GLCD:SPIM_UDB:BSPIM:RxStsReg\/status_6            statusicell2    2308  13238  68526  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:RxStsReg\/clock                      statusicell2               0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/so_comb
Path End       : \GLCD:Net_41\/main_4
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 68627p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11197
-------------------------------------   ----- 
End-of-path arrival time (ps)           11197
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock                    datapathcell2              0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/so_comb  datapathcell2   8300   8300  68627  RISE       1
\GLCD:Net_41\/main_4                      macrocell11     2897  11197  68627  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell11                0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/f1_load
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock
Path slack     : 69495p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1850
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11988
-------------------------------------   ----- 
End-of-path arrival time (ps)           11988
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0   count7cell      2110   2110  69495  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_rx_data\/main_4  macrocell2      3036   5146  69495  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_rx_data\/q       macrocell2      3350   8496  69495  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/f1_load   datapathcell2   3492  11988  69495  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock                    datapathcell2              0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_load
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock
Path slack     : 69495p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1850
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11988
-------------------------------------   ----- 
End-of-path arrival time (ps)           11988
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0   count7cell      2110   2110  69495  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_rx_data\/main_4  macrocell2      3036   5146  69495  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_rx_data\/q       macrocell2      3350   8496  69495  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_load   datapathcell1   3492  11988  69495  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:TxStsReg\/status_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:TxStsReg\/clock
Path slack     : 70712p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1570
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11051
-------------------------------------   ----- 
End-of-path arrival time (ps)           11051
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell12                0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q           macrocell12    1250   1250  70712  RISE       1
\GLCD:SPIM_UDB:BSPIM:tx_status_0\/main_0  macrocell3     3581   4831  70712  RISE       1
\GLCD:SPIM_UDB:BSPIM:tx_status_0\/q       macrocell3     3350   8181  70712  RISE       1
\GLCD:SPIM_UDB:BSPIM:TxStsReg\/status_0   statusicell1   2870  11051  70712  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:TxStsReg\/clock                      statusicell1               0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0
Path End       : \GLCD:SPIM_UDB:BSPIM:TxStsReg\/status_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:TxStsReg\/clock
Path slack     : 70714p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1570
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11049
-------------------------------------   ----- 
End-of-path arrival time (ps)           11049
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0   count7cell     2110   2110  69495  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_rx_data\/main_4  macrocell2     3036   5146  69495  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_rx_data\/q       macrocell2     3350   8496  69495  RISE       1
\GLCD:SPIM_UDB:BSPIM:TxStsReg\/status_3    statusicell1   2553  11049  70714  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:TxStsReg\/clock                      statusicell1               0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb
Path End       : \GLCD:SPIM_UDB:BSPIM:state_0\/main_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_0\/clock_0
Path slack     : 71017p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8806
-------------------------------------   ---- 
End-of-path arrival time (ps)           8806
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  71017  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/main_3               macrocell14     3526   8806  71017  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell14                0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_8
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 71310p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8513
-------------------------------------   ---- 
End-of-path arrival time (ps)           8513
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  71017  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_8               macrocell12     3233   8513  71310  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell12                0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_8
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 71310p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8513
-------------------------------------   ---- 
End-of-path arrival time (ps)           8513
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  71017  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_8               macrocell13     3233   8513  71310  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell13                0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/cs_addr_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock
Path slack     : 72195p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6300
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell14                0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q             macrocell14     1250   1250  70871  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/cs_addr_0  datapathcell2   3588   4838  72195  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock                    datapathcell2              0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/cs_addr_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock
Path slack     : 72196p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6300
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell14                0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q             macrocell14     1250   1250  70871  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/cs_addr_0  datapathcell1   3587   4837  72196  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/cs_addr_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock
Path slack     : 72327p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6300
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4707
-------------------------------------   ---- 
End-of-path arrival time (ps)           4707
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell12                0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q             macrocell12     1250   1250  70712  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/cs_addr_2  datapathcell2   3457   4707  72327  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock                    datapathcell2              0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/cs_addr_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock
Path slack     : 72378p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6300
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell12                0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q             macrocell12     1250   1250  70712  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/cs_addr_2  datapathcell1   3405   4655  72378  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/cs_addr_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock
Path slack     : 72378p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6300
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell13                0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q             macrocell13     1250   1250  71190  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/cs_addr_1  datapathcell1   3405   4655  72378  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/cs_addr_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock
Path slack     : 72379p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6300
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell13                0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q             macrocell13     1250   1250  71190  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/cs_addr_1  datapathcell2   3404   4654  72379  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock                    datapathcell2              0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:Net_41\/main_1
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 73886p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell12                0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q  macrocell12   1250   1250  70712  RISE       1
\GLCD:Net_41\/main_1             macrocell11   4687   5937  73886  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell11                0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 73889p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell12                0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q         macrocell12   1250   1250  70712  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_0  macrocell16   4684   5934  73889  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell16                0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:Net_42\/main_0
Capture Clock  : \GLCD:Net_42\/clock_0
Path slack     : 73889p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell12                0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q  macrocell12   1250   1250  70712  RISE       1
\GLCD:Net_42\/main_0             macrocell19   4684   5934  73889  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_42\/clock_0                                     macrocell19                0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0
Path slack     : 73905p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5919
-------------------------------------   ---- 
End-of-path arrival time (ps)           5919
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell12                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q          macrocell12   1250   1250  70712  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_0  macrocell18   4669   5919  73905  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0                  macrocell18                0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 73936p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5887
-------------------------------------   ---- 
End-of-path arrival time (ps)           5887
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell14                0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q         macrocell14   1250   1250  70871  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_2  macrocell16   4637   5887  73936  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell16                0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:Net_42\/main_2
Capture Clock  : \GLCD:Net_42\/clock_0
Path slack     : 73936p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5887
-------------------------------------   ---- 
End-of-path arrival time (ps)           5887
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell14                0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q  macrocell14   1250   1250  70871  RISE       1
\GLCD:Net_42\/main_2             macrocell19   4637   5887  73936  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_42\/clock_0                                     macrocell19                0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:Net_41\/main_3
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 73937p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell14                0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q  macrocell14   1250   1250  70871  RISE       1
\GLCD:Net_41\/main_3             macrocell11   4636   5886  73937  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell11                0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 73943p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5880
-------------------------------------   ---- 
End-of-path arrival time (ps)           5880
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1  count7cell    2110   2110  69805  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_6      macrocell12   3770   5880  73943  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell12                0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 73943p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5880
-------------------------------------   ---- 
End-of-path arrival time (ps)           5880
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1  count7cell    2110   2110  69805  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_6      macrocell13   3770   5880  73943  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell13                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 73943p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5880
-------------------------------------   ---- 
End-of-path arrival time (ps)           5880
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1  count7cell    2110   2110  69805  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_6     macrocell17   3770   5880  73943  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell17                0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_5
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 73946p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5877
-------------------------------------   ---- 
End-of-path arrival time (ps)           5877
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2  count7cell    2110   2110  69814  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_5      macrocell12   3767   5877  73946  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell12                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_5
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 73946p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5877
-------------------------------------   ---- 
End-of-path arrival time (ps)           5877
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2  count7cell    2110   2110  69814  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_5      macrocell13   3767   5877  73946  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell13                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_5
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 73946p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5877
-------------------------------------   ---- 
End-of-path arrival time (ps)           5877
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2  count7cell    2110   2110  69814  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_5     macrocell17   3767   5877  73946  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell17                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_7
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 73946p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5877
-------------------------------------   ---- 
End-of-path arrival time (ps)           5877
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0  count7cell    2110   2110  69495  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_7      macrocell12   3767   5877  73946  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell12                0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_7
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 73946p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5877
-------------------------------------   ---- 
End-of-path arrival time (ps)           5877
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0  count7cell    2110   2110  69495  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_7      macrocell13   3767   5877  73946  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell13                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_7
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 73946p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5877
-------------------------------------   ---- 
End-of-path arrival time (ps)           5877
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0  count7cell    2110   2110  69495  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_7     macrocell17   3767   5877  73946  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell17                0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_4
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 73984p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5840
-------------------------------------   ---- 
End-of-path arrival time (ps)           5840
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3  count7cell    2110   2110  69522  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_4      macrocell12   3730   5840  73984  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell12                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_4
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 73984p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5840
-------------------------------------   ---- 
End-of-path arrival time (ps)           5840
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3  count7cell    2110   2110  69522  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_4      macrocell13   3730   5840  73984  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell13                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_4
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 73984p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5840
-------------------------------------   ---- 
End-of-path arrival time (ps)           5840
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3  count7cell    2110   2110  69522  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_4     macrocell17   3730   5840  73984  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell17                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 74122p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4  count7cell    2110   2110  69822  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_3      macrocell12   3592   5702  74122  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell12                0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 74122p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4  count7cell    2110   2110  69822  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_3      macrocell13   3592   5702  74122  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell13                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 74122p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4  count7cell    2110   2110  69822  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_3     macrocell17   3592   5702  74122  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell17                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:Net_41\/main_2
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 74128p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q  macrocell13   1250   1250  71190  RISE       1
\GLCD:Net_41\/main_2             macrocell11   4445   5695  74128  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell11                0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0
Path slack     : 74137p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5686
-------------------------------------   ---- 
End-of-path arrival time (ps)           5686
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell13                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q          macrocell13   1250   1250  71190  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_1  macrocell18   4436   5686  74137  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0                  macrocell18                0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0
Path slack     : 74271p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           5553
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell14                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q          macrocell14   1250   1250  70871  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_2  macrocell18   4303   5553  74271  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0                  macrocell18                0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 74581p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell13                0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q         macrocell13   1250   1250  71190  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_1  macrocell16   3992   5242  74581  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell16                0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:Net_42\/main_1
Capture Clock  : \GLCD:Net_42\/clock_0
Path slack     : 74581p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q  macrocell13   1250   1250  71190  RISE       1
\GLCD:Net_42\/main_1             macrocell19   3992   5242  74581  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_42\/clock_0                                     macrocell19                0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_7
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 74677p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5146
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0  count7cell    2110   2110  69495  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_7    macrocell16   3036   5146  74677  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell16                0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0
Path End       : \GLCD:Net_41\/main_9
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 74695p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5128
-------------------------------------   ---- 
End-of-path arrival time (ps)           5128
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0  count7cell    2110   2110  69495  RISE       1
\GLCD:Net_41\/main_9                      macrocell11   3018   5128  74695  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell11                0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3
Path End       : \GLCD:Net_41\/main_6
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 74696p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5127
-------------------------------------   ---- 
End-of-path arrival time (ps)           5127
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3  count7cell    2110   2110  69522  RISE       1
\GLCD:Net_41\/main_6                      macrocell11   3017   5127  74696  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell11                0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_4
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 74704p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5119
-------------------------------------   ---- 
End-of-path arrival time (ps)           5119
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3  count7cell    2110   2110  69522  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_4    macrocell16   3009   5119  74704  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell16                0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:BitCounter\/enable
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:BitCounter\/clock
Path slack     : 74748p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3340
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79993

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5246
-------------------------------------   ---- 
End-of-path arrival time (ps)           5246
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0                  macrocell18                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/q       macrocell18   1250   1250  74748  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/enable  count7cell    3996   5246  74748  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 74983p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           4840
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell12                0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q       macrocell12   1250   1250  70712  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_0  macrocell12   3590   4840  74983  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell12                0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 74983p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           4840
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell12                0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q       macrocell12   1250   1250  70712  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_0  macrocell13   3590   4840  74983  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell13                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 74983p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           4840
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell12                0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q        macrocell12   1250   1250  70712  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_0  macrocell17   3590   4840  74983  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell17                0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1
Path End       : \GLCD:Net_41\/main_8
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 74987p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1  count7cell    2110   2110  69805  RISE       1
\GLCD:Net_41\/main_8                      macrocell11   2727   4837  74987  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell11                0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 74987p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4836
-------------------------------------   ---- 
End-of-path arrival time (ps)           4836
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1  count7cell    2110   2110  69805  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_6    macrocell16   2726   4836  74987  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell16                0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2
Path End       : \GLCD:Net_41\/main_7
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 74990p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2  count7cell    2110   2110  69814  RISE       1
\GLCD:Net_41\/main_7                      macrocell11   2724   4834  74990  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell11                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_0\/main_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_0\/clock_0
Path slack     : 74993p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell12                0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q       macrocell12   1250   1250  70712  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/main_0  macrocell14   3581   4831  74993  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell14                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:Net_43\/main_0
Capture Clock  : \GLCD:Net_43\/clock_0
Path slack     : 74993p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell12                0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q  macrocell12   1250   1250  70712  RISE       1
\GLCD:Net_43\/main_0             macrocell15   3581   4831  74993  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_43\/clock_0                                     macrocell15                0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4
Path End       : \GLCD:Net_41\/main_5
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 74995p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4  count7cell    2110   2110  69822  RISE       1
\GLCD:Net_41\/main_5                      macrocell11   2718   4828  74995  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell11                0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_5
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 74996p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2  count7cell    2110   2110  69814  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_5    macrocell16   2717   4827  74996  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell16                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 75004p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4  count7cell    2110   2110  69822  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_3    macrocell16   2709   4819  75004  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell16                0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:Net_43\/q
Path End       : \GLCD:Net_43\/main_3
Capture Clock  : \GLCD:Net_43\/clock_0
Path slack     : 75091p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_43\/clock_0                                     macrocell15                0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
\GLCD:Net_43\/q       macrocell15   1250   1250  75091  RISE       1
\GLCD:Net_43\/main_3  macrocell15   3482   4732  75091  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_43\/clock_0                                     macrocell15                0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:Net_42\/q
Path End       : \GLCD:Net_42\/main_3
Capture Clock  : \GLCD:Net_42\/clock_0
Path slack     : 75119p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4705
-------------------------------------   ---- 
End-of-path arrival time (ps)           4705
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_42\/clock_0                                     macrocell19                0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
\GLCD:Net_42\/q       macrocell19   1250   1250  75119  RISE       1
\GLCD:Net_42\/main_3  macrocell19   3455   4705  75119  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_42\/clock_0                                     macrocell19                0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/sol_msb
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/sir
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock
Path slack     : 75143p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6540
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               76793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1650
-------------------------------------   ---- 
End-of-path arrival time (ps)           1650
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/sol_msb  datapathcell1   1650   1650  75143  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/sir      datapathcell2      0   1650  75143  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock                    datapathcell2              0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_0\/main_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_0\/clock_0
Path slack     : 75151p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell14                0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q       macrocell14   1250   1250  70871  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/main_2  macrocell14   3422   4672  75151  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell14                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:Net_43\/main_2
Capture Clock  : \GLCD:Net_43\/clock_0
Path slack     : 75151p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell14                0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q  macrocell14   1250   1250  70871  RISE       1
\GLCD:Net_43\/main_2             macrocell15   3422   4672  75151  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_43\/clock_0                                     macrocell15                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 75162p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell14                0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q       macrocell14   1250   1250  70871  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_2  macrocell12   3412   4662  75162  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell12                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 75162p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell14                0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q       macrocell14   1250   1250  70871  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_2  macrocell13   3412   4662  75162  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell13                0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 75162p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell14                0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q        macrocell14   1250   1250  70871  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_2  macrocell17   3412   4662  75162  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell17                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 75180p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell13                0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q       macrocell13   1250   1250  71190  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_1  macrocell12   3394   4644  75180  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell12                0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 75180p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell13                0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q       macrocell13   1250   1250  71190  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_1  macrocell13   3394   4644  75180  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell13                0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 75180p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell13                0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q        macrocell13   1250   1250  71190  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_1  macrocell17   3394   4644  75180  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell17                0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:ld_ident\/q
Path End       : \GLCD:Net_41\/main_10
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 75213p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4610
-------------------------------------   ---- 
End-of-path arrival time (ps)           4610
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell17                0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:ld_ident\/q  macrocell17   1250   1250  75213  RISE       1
\GLCD:Net_41\/main_10             macrocell11   3360   4610  75213  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell11                0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:Net_41\/q
Path End       : \GLCD:Net_41\/main_0
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 75398p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell11                0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
\GLCD:Net_41\/q       macrocell11   1250   1250  75398  RISE       1
\GLCD:Net_41\/main_0  macrocell11   3175   4425  75398  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell11                0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_0\/main_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_0\/clock_0
Path slack     : 75470p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell13                0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q       macrocell13   1250   1250  71190  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/main_1  macrocell14   3103   4353  75470  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell14                0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:Net_43\/main_1
Capture Clock  : \GLCD:Net_43\/clock_0
Path slack     : 75470p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q  macrocell13   1250   1250  71190  RISE       1
\GLCD:Net_43\/main_1             macrocell15   3103   4353  75470  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_43\/clock_0                                     macrocell15                0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:ld_ident\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_9
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 75945p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell17                0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:ld_ident\/q      macrocell17   1250   1250  75213  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_9  macrocell12   2628   3878  75945  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell12                0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:ld_ident\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_9
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 75945p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell17                0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:ld_ident\/q      macrocell17   1250   1250  75213  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_9  macrocell13   2628   3878  75945  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell13                0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:ld_ident\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_8
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 75945p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell17                0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:ld_ident\/q       macrocell17   1250   1250  75213  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_8  macrocell17   2628   3878  75945  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell17                0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:load_cond\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_8
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 76341p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell16                0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:load_cond\/q       macrocell16   1250   1250  76341  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_8  macrocell16   2233   3483  76341  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell16                0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0
Path slack     : 76350p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3473
-------------------------------------   ---- 
End-of-path arrival time (ps)           3473
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0                  macrocell18                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/q       macrocell18   1250   1250  74748  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_3  macrocell18   2223   3473  76350  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0                  macrocell18                0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

