Analysis & Synthesis report for Processor
Wed Nov 01 18:21:45 2017
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Nov 01 18:21:45 2017             ;
; Quartus II Version                 ; 11.0 Build 208 07/03/2011 SP 1 SJ Web Edition ;
; Revision Name                      ; Processor                                     ;
; Top-level Entity Name              ; processor                                     ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; N/A until Partition Merge                     ;
;     Total combinational functions  ; N/A until Partition Merge                     ;
;     Dedicated logic registers      ; N/A until Partition Merge                     ;
; Total registers                    ; N/A until Partition Merge                     ;
; Total pins                         ; N/A until Partition Merge                     ;
; Total virtual pins                 ; N/A until Partition Merge                     ;
; Total memory bits                  ; N/A until Partition Merge                     ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                     ;
; Total PLLs                         ; N/A until Partition Merge                     ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; processor          ; Processor          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 01 18:21:43 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Processor
Warning: Parallel compilation is not licensed and has been disabled
Info: Found 2 design units, including 1 entities, in source file project/memfilesprocessor/pc_temp.vhdl
    Info: Found design unit 1: pc_temp-SYN
    Info: Found entity 1: PC_Temp
Info: Found 2 design units, including 1 entities, in source file project/memfilesprocessor/pc.vhdl
    Info: Found design unit 1: pc-SYN
    Info: Found entity 1: PC
Info: Found 2 design units, including 1 entities, in source file project/memfilesprocessor/muxpc.vhdl
    Info: Found design unit 1: muxpc-SYN
    Info: Found entity 1: MuxPC
Info: Found 2 design units, including 1 entities, in source file project/memfilesprocessor/muxinc.vhdl
    Info: Found design unit 1: muxinc-SYN
    Info: Found entity 1: MuxINC
Info: Found 1 design units, including 1 entities, in source file project/memfilesprocessor/memoryinterface.bdf
    Info: Found entity 1: MemoryInterface
Info: Found 2 design units, including 1 entities, in source file project/memfilesprocessor/mainmemory.vhdl
    Info: Found design unit 1: mainmemory-SYN
    Info: Found entity 1: MainMemory
Info: Found 1 design units, including 1 entities, in source file project/memfilesprocessor/instructionaddressgenerator.bdf
    Info: Found entity 1: InstructionAddressGenerator
Info: Found 2 design units, including 1 entities, in source file project/memfilesprocessor/const.vhdl
    Info: Found design unit 1: const-SYN
    Info: Found entity 1: Const
Info: Found 2 design units, including 1 entities, in source file project/memfilesprocessor/adder.vhdl
    Info: Found design unit 1: adder-SYN
    Info: Found entity 1: Adder
Info: Found 2 design units, including 1 entities, in source file project/reg_16.vhdl
    Info: Found design unit 1: reg_16-SYN
    Info: Found entity 1: Reg_16
Info: Found 2 design units, including 1 entities, in source file project/mux2_1.vhdl
    Info: Found design unit 1: mux2_1-SYN
    Info: Found entity 1: MUX2_1
Info: Found 1 design units, including 1 entities, in source file project/io_memoryinterface.bdf
    Info: Found entity 1: IO_MemoryInterface
Info: Found 2 design units, including 1 entities, in source file project/rz.vhdl
    Info: Found design unit 1: RZ-behavior
    Info: Found entity 1: RZ
Info: Found 2 design units, including 1 entities, in source file project/ry.vhdl
    Info: Found design unit 1: RY-behavior
    Info: Found entity 1: RY
Info: Found 2 design units, including 1 entities, in source file project/rm.vhdl
    Info: Found design unit 1: RM-behavior
    Info: Found entity 1: RM
Info: Found 2 design units, including 1 entities, in source file project/rb.vhdl
    Info: Found design unit 1: RB-behavior
    Info: Found entity 1: RB
Info: Found 2 design units, including 1 entities, in source file project/ra.vhdl
    Info: Found design unit 1: RA-behavior
    Info: Found entity 1: RA
Info: Found 2 design units, including 1 entities, in source file project/immediate.vhdl
    Info: Found design unit 1: immediate-arch
    Info: Found entity 1: immediate
Info: Found 2 design units, including 1 entities, in source file project/sixteenbitfa.vhdl
    Info: Found design unit 1: SIXTEENBITFA-FUADD
    Info: Found entity 1: SIXTEENBITFA
Info: Found 2 design units, including 1 entities, in source file project/registry.vhdl
    Info: Found design unit 1: Registry-LOGIC
    Info: Found entity 1: Registry
Info: Found 2 design units, including 1 entities, in source file project/reg16.vhdl
    Info: Found design unit 1: Reg16-behavior
    Info: Found entity 1: Reg16
Info: Found 2 design units, including 1 entities, in source file project/mux16.vhdl
    Info: Found design unit 1: mux16-multiplex
    Info: Found entity 1: mux16
Info: Found 2 design units, including 1 entities, in source file project/mux4to1.vhdl
    Info: Found design unit 1: MUX4TO1-Four21
    Info: Found entity 1: MUX4TO1
Warning: Entity "MUX" obtained from "project/MUX.vhdl" instead of from Quartus II megafunction library
Info: Found 2 design units, including 1 entities, in source file project/mux.vhdl
    Info: Found design unit 1: MUX-TwoTo1
    Info: Found entity 1: MUX
Info: Found 2 design units, including 1 entities, in source file project/flaglogic.vhdl
    Info: Found design unit 1: FLAGLOGIC-LOGIC
    Info: Found entity 1: FLAGLOGIC
Info: Found 2 design units, including 1 entities, in source file project/fa.vhdl
    Info: Found design unit 1: FA-ADD
    Info: Found entity 1: FA
Info: Found 2 design units, including 1 entities, in source file project/decoder16.vhdl
    Info: Found design unit 1: decoder16-decode
    Info: Found entity 1: decoder16
Info: Found 2 design units, including 1 entities, in source file project/cu.vhdl
    Info: Found design unit 1: CU-behavior
    Info: Found entity 1: CU
Info: Found 2 design units, including 1 entities, in source file project/alu.vhdl
    Info: Found design unit 1: ALU-LOGIC
    Info: Found entity 1: ALU
Info: Found 2 design units, including 1 entities, in source file project/processor.vhdl
    Info: Found design unit 1: processor-LOGIC
    Info: Found entity 1: processor
Info: Found 2 design units, including 1 entities, in source file project/ps.vhdl
    Info: Found design unit 1: PS-arch
    Info: Found entity 1: PS
Info: Found 2 design units, including 1 entities, in source file project/ir.vhdl
    Info: Found design unit 1: IR-arch
    Info: Found entity 1: IR
Info: Found 2 design units, including 1 entities, in source file project/muxb.vhdl
    Info: Found design unit 1: MUXB-MUX
    Info: Found entity 1: MUXB
Info: Found 2 design units, including 1 entities, in source file project/muxy.vhdl
    Info: Found design unit 1: MUXY-MUX
    Info: Found entity 1: MUXY
Info: Found 2 design units, including 1 entities, in source file project/mux6to1.vhdl
    Info: Found design unit 1: MUX6TO1-mux
    Info: Found entity 1: MUX6TO1
Error (10476): VHDL error at processor.vhdl(162): type of identifier "y_select" does not agree with its usage as "std_logic_vector" type File: Z:/csce230/altera/Project/230project/project/processor.vhdl Line: 162
Error (10558): VHDL error at processor.vhdl(162): cannot associate formal port "c_select" of mode "out" with an expression File: Z:/csce230/altera/Project/230project/project/processor.vhdl Line: 162
Error (10476): VHDL error at processor.vhdl(162): type of identifier "rf_write" does not agree with its usage as "std_logic_vector" type File: Z:/csce230/altera/Project/230project/project/processor.vhdl Line: 162
Error (10558): VHDL error at processor.vhdl(162): cannot associate formal port "y_select" of mode "out" with an expression File: Z:/csce230/altera/Project/230project/project/processor.vhdl Line: 162
Error (10476): VHDL error at processor.vhdl(162): type of identifier "extend" does not agree with its usage as "std_logic" type File: Z:/csce230/altera/Project/230project/project/processor.vhdl Line: 162
Error (10558): VHDL error at processor.vhdl(162): cannot associate formal port "b_inv" of mode "out" with an expression File: Z:/csce230/altera/Project/230project/project/processor.vhdl Line: 162
Error (10476): VHDL error at processor.vhdl(162): type of identifier "ir_enable" does not agree with its usage as "std_logic_vector" type File: Z:/csce230/altera/Project/230project/project/processor.vhdl Line: 162
Error (10558): VHDL error at processor.vhdl(162): cannot associate formal port "extend" of mode "out" with an expression File: Z:/csce230/altera/Project/230project/project/processor.vhdl Line: 162
Error: Quartus II Analysis & Synthesis was unsuccessful. 8 errors, 2 warnings
    Error: Peak virtual memory: 306 megabytes
    Error: Processing ended: Wed Nov 01 18:21:45 2017
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:01


