<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Analysis &amp; Synthesis Messages</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<div class="messages"><ul><li class="info_message">Info: *******************************************************************</li><li class="info_message">Info: Running Quartus Prime Analysis &amp; Synthesis<ul><li class="info_message">Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition</li><li class="info_message">Info: Processing started: Fri May 06 16:51:36 2022</li></ul></li><li class="info_message">Info: Command: quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv</li><li class="warning_message">Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.</li><li class="info_message">Info (20032): Parallel compilation is enabled and will use up to 4 processors</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v<ul><li class="info_message">Info (12023): Found entity 1: open_risc_v_soc File: F:/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v Line: 1</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 2 entities, in source file /bz_riscv/phase4_debug_led/utils/dual_ram.v<ul><li class="info_message">Info (12023): Found entity 1: dual_ram File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 2</li><li class="info_message">Info (12023): Found entity 2: dual_ram_template File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 62</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/utils/dff_set.v<ul><li class="info_message">Info (12023): Found entity 1: dff_set File: F:/bz_riscv/phase4_debug_led/utils/dff_set.v Line: 1</li></ul></li><li class="info_message">Info (12021): Found 3 design units, including 3 entities, in source file /bz_riscv/phase4_debug_led/rtl/uart_debug.v<ul><li class="info_message">Info (12023): Found entity 1: uart_debug File: F:/bz_riscv/phase4_debug_led/rtl/uart_debug.v Line: 1</li><li class="info_message">Info (12023): Found entity 2: write2rom File: F:/bz_riscv/phase4_debug_led/rtl/uart_debug.v Line: 37</li><li class="info_message">Info (12023): Found entity 3: uart_recv File: F:/bz_riscv/phase4_debug_led/rtl/uart_debug.v Line: 79</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/rom.v<ul><li class="info_message">Info (12023): Found entity 1: rom File: F:/bz_riscv/phase4_debug_led/rtl/rom.v Line: 1</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/regs.v<ul><li class="info_message">Info (12023): Found entity 1: regs File: F:/bz_riscv/phase4_debug_led/rtl/regs.v Line: 1</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/ram.v<ul><li class="info_message">Info (12023): Found entity 1: ram File: F:/bz_riscv/phase4_debug_led/rtl/ram.v Line: 1</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/pc_reg.v<ul><li class="info_message">Info (12023): Found entity 1: pc_reg File: F:/bz_riscv/phase4_debug_led/rtl/pc_reg.v Line: 1</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/open_risc_v.v<ul><li class="info_message">Info (12023): Found entity 1: open_risc_v File: F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v Line: 1</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/if_id.v<ul><li class="info_message">Info (12023): Found entity 1: if_id File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 3</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/id_ex.v<ul><li class="info_message">Info (12023): Found entity 1: id_ex File: F:/bz_riscv/phase4_debug_led/rtl/id_ex.v Line: 3</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/id.v<ul><li class="info_message">Info (12023): Found entity 1: id File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 4</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/ex.v<ul><li class="info_message">Info (12023): Found entity 1: ex File: F:/bz_riscv/phase4_debug_led/rtl/ex.v Line: 3</li></ul></li><li class="info_message">Info (12021): Found 0 design units, including 0 entities, in source file /bz_riscv/phase4_debug_led/rtl/defines.v</li><li class="info_message">Info (12021): Found 2 design units, including 2 entities, in source file /bz_riscv/phase4_debug_led/rtl/debug_button_debounce.v<ul><li class="info_message">Info (12023): Found entity 1: debug_button_debounce File: F:/bz_riscv/phase4_debug_led/rtl/debug_button_debounce.v Line: 1</li><li class="info_message">Info (12023): Found entity 2: key_debounce File: F:/bz_riscv/phase4_debug_led/rtl/debug_button_debounce.v Line: 31</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/ctrl.v<ul><li class="info_message">Info (12023): Found entity 1: ctrl File: F:/bz_riscv/phase4_debug_led/rtl/ctrl.v Line: 1</li></ul></li><li class="info_message">Info (12127): Elaborating entity &quot;open_risc_v_soc&quot; for the top level hierarchy</li><li class="info_message">Info (12128): Elaborating entity &quot;debug_button_debounce&quot; for hierarchy &quot;debug_button_debounce:debug_button_debounce_inst&quot; File: F:/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v Line: 45</li><li class="info_message">Info (12128): Elaborating entity &quot;key_debounce&quot; for hierarchy &quot;debug_button_debounce:debug_button_debounce_inst|key_debounce:key_debounce_inst1&quot; File: F:/bz_riscv/phase4_debug_led/rtl/debug_button_debounce.v Line: 15</li><li class="info_message">Info (12128): Elaborating entity &quot;open_risc_v&quot; for hierarchy &quot;open_risc_v:open_risc_v_inst&quot; File: F:/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v Line: 60</li><li class="info_message">Info (12128): Elaborating entity &quot;pc_reg&quot; for hierarchy &quot;open_risc_v:open_risc_v_inst|pc_reg:pc_reg_inst&quot; File: F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v Line: 80</li><li class="info_message">Info (12128): Elaborating entity &quot;if_id&quot; for hierarchy &quot;open_risc_v:open_risc_v_inst|if_id:if_id_inst&quot; File: F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v Line: 92</li><li class="info_message">Info (12128): Elaborating entity &quot;dff_set&quot; for hierarchy &quot;open_risc_v:open_risc_v_inst|if_id:if_id_inst|dff_set:dff2&quot; File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 26</li><li class="info_message">Info (12128): Elaborating entity &quot;id&quot; for hierarchy &quot;open_risc_v:open_risc_v_inst|id:id_inst&quot; File: F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v Line: 114</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at id.v(36): object &quot;func7&quot; assigned a value but never read File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 36</li><li class="warning_message">Warning (10240): Verilog HDL Always Construct warning at id.v(54): inferring latch(es) for variable &quot;base_addr_o&quot;, which holds its previous value in one or more paths through the always construct File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="warning_message">Warning (10240): Verilog HDL Always Construct warning at id.v(54): inferring latch(es) for variable &quot;addr_offset_o&quot;, which holds its previous value in one or more paths through the always construct File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[0]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[1]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[2]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[3]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[4]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[5]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[6]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[7]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[8]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[9]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[10]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[11]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[12]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[13]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[14]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[15]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[16]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[17]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[18]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[19]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[20]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[21]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[22]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[23]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[24]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[25]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[26]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[27]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[28]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[29]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[30]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;addr_offset_o[31]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[0]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[1]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[2]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[3]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[4]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[5]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[6]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[7]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[8]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[9]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[10]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[11]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[12]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[13]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[14]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[15]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[16]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[17]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[18]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[19]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[20]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[21]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[22]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[23]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[24]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[25]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[26]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[27]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[28]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[29]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[30]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (10041): Inferred latch for &quot;base_addr_o[31]&quot; at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (12128): Elaborating entity &quot;regs&quot; for hierarchy &quot;open_risc_v:open_risc_v_inst|regs:regs_inst&quot; File: F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v Line: 128</li><li class="info_message">Info (12128): Elaborating entity &quot;id_ex&quot; for hierarchy &quot;open_risc_v:open_risc_v_inst|id_ex:id_ex_inst&quot; File: F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v Line: 151</li><li class="info_message">Info (12128): Elaborating entity &quot;dff_set&quot; for hierarchy &quot;open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff5&quot; File: F:/bz_riscv/phase4_debug_led/rtl/id_ex.v Line: 36</li><li class="info_message">Info (12128): Elaborating entity &quot;dff_set&quot; for hierarchy &quot;open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff6&quot; File: F:/bz_riscv/phase4_debug_led/rtl/id_ex.v Line: 38</li><li class="info_message">Info (12128): Elaborating entity &quot;ex&quot; for hierarchy &quot;open_risc_v:open_risc_v_inst|ex:ex_inst&quot; File: F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v Line: 175</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at ex.v(33): object &quot;rd&quot; assigned a value but never read File: F:/bz_riscv/phase4_debug_led/rtl/ex.v Line: 33</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at ex.v(35): object &quot;rs1&quot; assigned a value but never read File: F:/bz_riscv/phase4_debug_led/rtl/ex.v Line: 35</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at ex.v(36): object &quot;rs2&quot; assigned a value but never read File: F:/bz_riscv/phase4_debug_led/rtl/ex.v Line: 36</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at ex.v(38): object &quot;imm&quot; assigned a value but never read File: F:/bz_riscv/phase4_debug_led/rtl/ex.v Line: 38</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at ex.v(39): object &quot;shamt&quot; assigned a value but never read File: F:/bz_riscv/phase4_debug_led/rtl/ex.v Line: 39</li><li class="info_message">Info (12128): Elaborating entity &quot;ctrl&quot; for hierarchy &quot;open_risc_v:open_risc_v_inst|ctrl:ctrl_inst&quot; File: F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v Line: 187</li><li class="info_message">Info (12128): Elaborating entity &quot;ram&quot; for hierarchy &quot;ram:ram_inst&quot; File: F:/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v Line: 73</li><li class="info_message">Info (12128): Elaborating entity &quot;dual_ram&quot; for hierarchy &quot;ram:ram_inst|dual_ram:ram_byte0&quot; File: F:/bz_riscv/phase4_debug_led/rtl/ram.v Line: 34</li><li class="info_message">Info (12128): Elaborating entity &quot;dual_ram_template&quot; for hierarchy &quot;ram:ram_inst|dual_ram:ram_byte0|dual_ram_template:dual_ram_template_isnt&quot; File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 55</li><li class="info_message">Info (12128): Elaborating entity &quot;rom&quot; for hierarchy &quot;rom:rom_inst&quot; File: F:/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v Line: 87</li><li class="info_message">Info (12128): Elaborating entity &quot;dual_ram&quot; for hierarchy &quot;rom:rom_inst|dual_ram:rom_32bit&quot; File: F:/bz_riscv/phase4_debug_led/rtl/rom.v Line: 30</li><li class="info_message">Info (12128): Elaborating entity &quot;dual_ram_template&quot; for hierarchy &quot;rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt&quot; File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 55</li><li class="info_message">Info (12128): Elaborating entity &quot;uart_debug&quot; for hierarchy &quot;uart_debug:uart_debug_inst&quot; File: F:/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v Line: 98</li><li class="info_message">Info (12128): Elaborating entity &quot;uart_recv&quot; for hierarchy &quot;uart_debug:uart_debug_inst|uart_recv:uart_recv_inst&quot; File: F:/bz_riscv/phase4_debug_led/rtl/uart_debug.v Line: 22</li><li class="info_message">Info (12128): Elaborating entity &quot;write2rom&quot; for hierarchy &quot;uart_debug:uart_debug_inst|write2rom:write2rom_inst&quot; File: F:/bz_riscv/phase4_debug_led/rtl/uart_debug.v Line: 33</li><li class="warning_message">Warning (276020): Inferred RAM node &quot;rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0&quot; from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.</li><li class="warning_message">Warning (276027): Inferred dual-clock RAM node &quot;ram:ram_inst|dual_ram:ram_byte0|dual_ram_template:dual_ram_template_isnt|memory_rtl_0&quot; from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.</li><li class="warning_message">Warning (276027): Inferred dual-clock RAM node &quot;ram:ram_inst|dual_ram:ram_byte2|dual_ram_template:dual_ram_template_isnt|memory_rtl_0&quot; from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.</li><li class="warning_message">Warning (276027): Inferred dual-clock RAM node &quot;ram:ram_inst|dual_ram:ram_byte3|dual_ram_template:dual_ram_template_isnt|memory_rtl_0&quot; from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.</li><li class="warning_message">Warning (276027): Inferred dual-clock RAM node &quot;ram:ram_inst|dual_ram:ram_byte1|dual_ram_template:dual_ram_template_isnt|memory_rtl_0&quot; from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.</li><li class="info_message">Info (19000): Inferred 5 megafunctions from design logic<ul><li class="info_message">Info (276029): Inferred altsyncram megafunction from the following design logic: &quot;rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0&quot; <ul><li class="info_message">Info (286033): Parameter OPERATION_MODE set to DUAL_PORT</li><li class="info_message">Info (286033): Parameter WIDTH_A set to 32</li><li class="info_message">Info (286033): Parameter WIDTHAD_A set to 12</li><li class="info_message">Info (286033): Parameter NUMWORDS_A set to 4096</li><li class="info_message">Info (286033): Parameter WIDTH_B set to 32</li><li class="info_message">Info (286033): Parameter WIDTHAD_B set to 12</li><li class="info_message">Info (286033): Parameter NUMWORDS_B set to 4096</li><li class="info_message">Info (286033): Parameter ADDRESS_ACLR_A set to NONE</li><li class="info_message">Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED</li><li class="info_message">Info (286033): Parameter ADDRESS_ACLR_B set to NONE</li><li class="info_message">Info (286033): Parameter OUTDATA_ACLR_B set to NONE</li><li class="info_message">Info (286033): Parameter ADDRESS_REG_B set to CLOCK0</li><li class="info_message">Info (286033): Parameter INDATA_ACLR_A set to NONE</li><li class="info_message">Info (286033): Parameter WRCONTROL_ACLR_A set to NONE</li><li class="info_message">Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA</li></ul></li><li class="info_message">Info (276029): Inferred altsyncram megafunction from the following design logic: &quot;ram:ram_inst|dual_ram:ram_byte0|dual_ram_template:dual_ram_template_isnt|memory_rtl_0&quot; <ul><li class="info_message">Info (286033): Parameter OPERATION_MODE set to DUAL_PORT</li><li class="info_message">Info (286033): Parameter WIDTH_A set to 8</li><li class="info_message">Info (286033): Parameter WIDTHAD_A set to 12</li><li class="info_message">Info (286033): Parameter NUMWORDS_A set to 4096</li><li class="info_message">Info (286033): Parameter WIDTH_B set to 8</li><li class="info_message">Info (286033): Parameter WIDTHAD_B set to 12</li><li class="info_message">Info (286033): Parameter NUMWORDS_B set to 4096</li><li class="info_message">Info (286033): Parameter ADDRESS_ACLR_A set to NONE</li><li class="info_message">Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED</li><li class="info_message">Info (286033): Parameter ADDRESS_ACLR_B set to NONE</li><li class="info_message">Info (286033): Parameter OUTDATA_ACLR_B set to NONE</li><li class="info_message">Info (286033): Parameter ADDRESS_REG_B set to CLOCK1</li><li class="info_message">Info (286033): Parameter INDATA_ACLR_A set to NONE</li><li class="info_message">Info (286033): Parameter WRCONTROL_ACLR_A set to NONE</li></ul></li><li class="info_message">Info (276029): Inferred altsyncram megafunction from the following design logic: &quot;ram:ram_inst|dual_ram:ram_byte2|dual_ram_template:dual_ram_template_isnt|memory_rtl_0&quot; <ul><li class="info_message">Info (286033): Parameter OPERATION_MODE set to DUAL_PORT</li><li class="info_message">Info (286033): Parameter WIDTH_A set to 8</li><li class="info_message">Info (286033): Parameter WIDTHAD_A set to 12</li><li class="info_message">Info (286033): Parameter NUMWORDS_A set to 4096</li><li class="info_message">Info (286033): Parameter WIDTH_B set to 8</li><li class="info_message">Info (286033): Parameter WIDTHAD_B set to 12</li><li class="info_message">Info (286033): Parameter NUMWORDS_B set to 4096</li><li class="info_message">Info (286033): Parameter ADDRESS_ACLR_A set to NONE</li><li class="info_message">Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED</li><li class="info_message">Info (286033): Parameter ADDRESS_ACLR_B set to NONE</li><li class="info_message">Info (286033): Parameter OUTDATA_ACLR_B set to NONE</li><li class="info_message">Info (286033): Parameter ADDRESS_REG_B set to CLOCK1</li><li class="info_message">Info (286033): Parameter INDATA_ACLR_A set to NONE</li><li class="info_message">Info (286033): Parameter WRCONTROL_ACLR_A set to NONE</li></ul></li><li class="info_message">Info (276029): Inferred altsyncram megafunction from the following design logic: &quot;ram:ram_inst|dual_ram:ram_byte3|dual_ram_template:dual_ram_template_isnt|memory_rtl_0&quot; <ul><li class="info_message">Info (286033): Parameter OPERATION_MODE set to DUAL_PORT</li><li class="info_message">Info (286033): Parameter WIDTH_A set to 8</li><li class="info_message">Info (286033): Parameter WIDTHAD_A set to 12</li><li class="info_message">Info (286033): Parameter NUMWORDS_A set to 4096</li><li class="info_message">Info (286033): Parameter WIDTH_B set to 8</li><li class="info_message">Info (286033): Parameter WIDTHAD_B set to 12</li><li class="info_message">Info (286033): Parameter NUMWORDS_B set to 4096</li><li class="info_message">Info (286033): Parameter ADDRESS_ACLR_A set to NONE</li><li class="info_message">Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED</li><li class="info_message">Info (286033): Parameter ADDRESS_ACLR_B set to NONE</li><li class="info_message">Info (286033): Parameter OUTDATA_ACLR_B set to NONE</li><li class="info_message">Info (286033): Parameter ADDRESS_REG_B set to CLOCK1</li><li class="info_message">Info (286033): Parameter INDATA_ACLR_A set to NONE</li><li class="info_message">Info (286033): Parameter WRCONTROL_ACLR_A set to NONE</li></ul></li><li class="info_message">Info (276029): Inferred altsyncram megafunction from the following design logic: &quot;ram:ram_inst|dual_ram:ram_byte1|dual_ram_template:dual_ram_template_isnt|memory_rtl_0&quot; <ul><li class="info_message">Info (286033): Parameter OPERATION_MODE set to DUAL_PORT</li><li class="info_message">Info (286033): Parameter WIDTH_A set to 8</li><li class="info_message">Info (286033): Parameter WIDTHAD_A set to 12</li><li class="info_message">Info (286033): Parameter NUMWORDS_A set to 4096</li><li class="info_message">Info (286033): Parameter WIDTH_B set to 8</li><li class="info_message">Info (286033): Parameter WIDTHAD_B set to 12</li><li class="info_message">Info (286033): Parameter NUMWORDS_B set to 4096</li><li class="info_message">Info (286033): Parameter ADDRESS_ACLR_A set to NONE</li><li class="info_message">Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED</li><li class="info_message">Info (286033): Parameter ADDRESS_ACLR_B set to NONE</li><li class="info_message">Info (286033): Parameter OUTDATA_ACLR_B set to NONE</li><li class="info_message">Info (286033): Parameter ADDRESS_REG_B set to CLOCK1</li><li class="info_message">Info (286033): Parameter INDATA_ACLR_A set to NONE</li><li class="info_message">Info (286033): Parameter WRCONTROL_ACLR_A set to NONE</li></ul></li></ul></li><li class="info_message">Info (278001): Inferred 1 megafunctions from design logic<ul><li class="info_message">Info (278002): Inferred adder/subtractor megafunction (&quot;lpm_add_sub&quot;) from the following logic: &quot;open_risc_v:open_risc_v_inst|ex:ex_inst|Add0&quot; File: F:/bz_riscv/phase4_debug_led/rtl/ex.v Line: 72</li></ul></li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0&quot;</li><li class="info_message">Info (12133): Instantiated megafunction &quot;rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0&quot; with the following parameter:<ul><li class="info_message">Info (12134): Parameter &quot;OPERATION_MODE&quot; = &quot;DUAL_PORT&quot;</li><li class="info_message">Info (12134): Parameter &quot;WIDTH_A&quot; = &quot;32&quot;</li><li class="info_message">Info (12134): Parameter &quot;WIDTHAD_A&quot; = &quot;12&quot;</li><li class="info_message">Info (12134): Parameter &quot;NUMWORDS_A&quot; = &quot;4096&quot;</li><li class="info_message">Info (12134): Parameter &quot;WIDTH_B&quot; = &quot;32&quot;</li><li class="info_message">Info (12134): Parameter &quot;WIDTHAD_B&quot; = &quot;12&quot;</li><li class="info_message">Info (12134): Parameter &quot;NUMWORDS_B&quot; = &quot;4096&quot;</li><li class="info_message">Info (12134): Parameter &quot;ADDRESS_ACLR_A&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;OUTDATA_REG_B&quot; = &quot;UNREGISTERED&quot;</li><li class="info_message">Info (12134): Parameter &quot;ADDRESS_ACLR_B&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;OUTDATA_ACLR_B&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;ADDRESS_REG_B&quot; = &quot;CLOCK0&quot;</li><li class="info_message">Info (12134): Parameter &quot;INDATA_ACLR_A&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;WRCONTROL_ACLR_A&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;READ_DURING_WRITE_MODE_MIXED_PORTS&quot; = &quot;OLD_DATA&quot;</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_66h1.tdf<ul><li class="info_message">Info (12023): Found entity 1: altsyncram_66h1 File: F:/bz_riscv/phase4_debug_led/quartus_prj/db/altsyncram_66h1.tdf Line: 27</li></ul></li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;ram:ram_inst|dual_ram:ram_byte0|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0&quot;</li><li class="info_message">Info (12133): Instantiated megafunction &quot;ram:ram_inst|dual_ram:ram_byte0|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0&quot; with the following parameter:<ul><li class="info_message">Info (12134): Parameter &quot;OPERATION_MODE&quot; = &quot;DUAL_PORT&quot;</li><li class="info_message">Info (12134): Parameter &quot;WIDTH_A&quot; = &quot;8&quot;</li><li class="info_message">Info (12134): Parameter &quot;WIDTHAD_A&quot; = &quot;12&quot;</li><li class="info_message">Info (12134): Parameter &quot;NUMWORDS_A&quot; = &quot;4096&quot;</li><li class="info_message">Info (12134): Parameter &quot;WIDTH_B&quot; = &quot;8&quot;</li><li class="info_message">Info (12134): Parameter &quot;WIDTHAD_B&quot; = &quot;12&quot;</li><li class="info_message">Info (12134): Parameter &quot;NUMWORDS_B&quot; = &quot;4096&quot;</li><li class="info_message">Info (12134): Parameter &quot;ADDRESS_ACLR_A&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;OUTDATA_REG_B&quot; = &quot;UNREGISTERED&quot;</li><li class="info_message">Info (12134): Parameter &quot;ADDRESS_ACLR_B&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;OUTDATA_ACLR_B&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;ADDRESS_REG_B&quot; = &quot;CLOCK1&quot;</li><li class="info_message">Info (12134): Parameter &quot;INDATA_ACLR_A&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;WRCONTROL_ACLR_A&quot; = &quot;NONE&quot;</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_20e1.tdf<ul><li class="info_message">Info (12023): Found entity 1: altsyncram_20e1 File: F:/bz_riscv/phase4_debug_led/quartus_prj/db/altsyncram_20e1.tdf Line: 27</li></ul></li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;open_risc_v:open_risc_v_inst|ex:ex_inst|lpm_add_sub:Add0&quot; File: F:/bz_riscv/phase4_debug_led/rtl/ex.v Line: 72</li><li class="info_message">Info (12133): Instantiated megafunction &quot;open_risc_v:open_risc_v_inst|ex:ex_inst|lpm_add_sub:Add0&quot; with the following parameter: File: F:/bz_riscv/phase4_debug_led/rtl/ex.v Line: 72<ul><li class="info_message">Info (12134): Parameter &quot;LPM_WIDTH&quot; = &quot;32&quot;</li><li class="info_message">Info (12134): Parameter &quot;LPM_DIRECTION&quot; = &quot;DEFAULT&quot;</li><li class="info_message">Info (12134): Parameter &quot;LPM_REPRESENTATION&quot; = &quot;UNSIGNED&quot;</li><li class="info_message">Info (12134): Parameter &quot;ONE_INPUT_IS_CONSTANT&quot; = &quot;NO&quot;</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf<ul><li class="info_message">Info (12023): Found entity 1: add_sub_pvi File: F:/bz_riscv/phase4_debug_led/quartus_prj/db/add_sub_pvi.tdf Line: 22</li></ul></li><li class="info_message">Info (13025): Duplicate LATCH primitives merged into single LATCH primitive<ul><li class="info_message">Info (13026): Duplicate LATCH primitive &quot;open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[31]&quot; merged with LATCH primitive &quot;open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[20]&quot; File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (13026): Duplicate LATCH primitive &quot;open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[30]&quot; merged with LATCH primitive &quot;open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[20]&quot; File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (13026): Duplicate LATCH primitive &quot;open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[29]&quot; merged with LATCH primitive &quot;open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[20]&quot; File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (13026): Duplicate LATCH primitive &quot;open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[28]&quot; merged with LATCH primitive &quot;open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[20]&quot; File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (13026): Duplicate LATCH primitive &quot;open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[27]&quot; merged with LATCH primitive &quot;open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[20]&quot; File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (13026): Duplicate LATCH primitive &quot;open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[26]&quot; merged with LATCH primitive &quot;open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[20]&quot; File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (13026): Duplicate LATCH primitive &quot;open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[25]&quot; merged with LATCH primitive &quot;open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[20]&quot; File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (13026): Duplicate LATCH primitive &quot;open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[24]&quot; merged with LATCH primitive &quot;open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[20]&quot; File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (13026): Duplicate LATCH primitive &quot;open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[23]&quot; merged with LATCH primitive &quot;open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[20]&quot; File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (13026): Duplicate LATCH primitive &quot;open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[22]&quot; merged with LATCH primitive &quot;open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[20]&quot; File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li><li class="info_message">Info (13026): Duplicate LATCH primitive &quot;open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[21]&quot; merged with LATCH primitive &quot;open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[20]&quot; File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[0] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[0] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[1] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[1] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[2] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[2] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[3] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[3] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[4] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[4] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[5] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:rom_inst|dual_ram:rom_32bit|rd_equ_wr_flag File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 20</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[5] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[6] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:rom_inst|dual_ram:rom_32bit|rd_equ_wr_flag File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 20</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[6] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[7] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:rom_inst|dual_ram:rom_32bit|rd_equ_wr_flag File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 20</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[7] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[8] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:rom_inst|dual_ram:rom_32bit|rd_equ_wr_flag File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 20</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[8] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[9] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:rom_inst|dual_ram:rom_32bit|rd_equ_wr_flag File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 20</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[9] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[10] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:rom_inst|dual_ram:rom_32bit|rd_equ_wr_flag File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 20</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[10] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[11] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[11] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[12] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[12] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[13] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[13] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[14] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[14] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[15] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[15] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[16] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[16] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[17] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[17] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[18] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[18] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[19] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:rom_inst|dual_ram:rom_32bit|rd_equ_wr_flag File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 20</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[19] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[20] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[20] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[21] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[22] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[23] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[24] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[25] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[26] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[27] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[28] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[29] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[30] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="warning_message">Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[31] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54<ul><li class="warning_message">Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13</li></ul></li><li class="info_message">Info (13000): Registers with preset signals will power-up high File: F:/bz_riscv/phase4_debug_led/rtl/debug_button_debounce.v Line: 42</li><li class="info_message">Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back</li><li class="info_message">Info (286030): Timing-Driven Synthesis is running</li><li class="info_message">Info (17049): 18 registers lost all their fanouts during netlist optimizations.</li><li class="info_message">Info (16010): Generating hard_block partition &quot;hard_block:auto_generated_inst&quot;<ul><li class="info_message">Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL</li></ul></li><li class="info_message">Info (21057): Implemented 4969 device resources after synthesis - the final resource count might be different<ul><li class="info_message">Info (21058): Implemented 4 input pins</li><li class="info_message">Info (21059): Implemented 2 output pins</li><li class="info_message">Info (21061): Implemented 4899 logic cells</li><li class="info_message">Info (21064): Implemented 64 RAM segments</li></ul></li><li class="info_message">Info: Quartus Prime Analysis &amp; Synthesis was successful. 0 errors, 120 warnings<ul><li class="info_message">Info: Peak virtual memory: 4799 megabytes</li><li class="info_message">Info: Processing ended: Fri May 06 16:51:59 2022</li><li class="info_message">Info: Elapsed time: 00:00:23</li><li class="info_message">Info: Total CPU time (on all processors): 00:00:32</li></ul></li></ul></div>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
