

================================================================
== Vivado HLS Report for 'shift_reg'
================================================================
* Date:           Tue Apr  6 15:13:00 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Shift_Register
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.570 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       11| 10.000 ns | 0.110 us |    1|   11|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 12 13 
2 --> 3 8 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 
13 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %load_data_11), !map !62"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %load_data_10), !map !68"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %load_data_9), !map !74"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %load_data_8), !map !80"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %load_data_7), !map !86"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %load_data_6), !map !92"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %load_data_5), !map !98"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %load_data_4), !map !104"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %load_data_3), !map !110"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %load_data_2), !map !116"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %load_data_1), !map !122"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %load_data_0), !map !128"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout0_11), !map !134"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout0_10), !map !138"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout0_9), !map !142"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout0_8), !map !146"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout0_7), !map !150"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout0_6), !map !154"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout0_5), !map !158"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout0_4), !map !162"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout0_3), !map !166"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout0_2), !map !170"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout0_1), !map !174"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout0_0), !map !178"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %dout1_3), !map !182"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %dout1_2), !map !186"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %dout1_1), !map !190"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %dout1_0), !map !194"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %din0), !map !198"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %din1), !map !204"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %srst), !map !208"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %load), !map !212"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %en), !map !216"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3 %select_V), !map !220"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @shift_reg_str) nounwind"   --->   Operation 48 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%select_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %select_V)" [Shift_Register/shift_reg.cpp:3]   --->   Operation 49 'read' 'select_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%en_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %en)" [Shift_Register/shift_reg.cpp:3]   --->   Operation 50 'read' 'en_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%load_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %load)" [Shift_Register/shift_reg.cpp:3]   --->   Operation 51 'read' 'load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%srst_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %srst)" [Shift_Register/shift_reg.cpp:3]   --->   Operation 52 'read' 'srst_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%din1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din1)" [Shift_Register/shift_reg.cpp:3]   --->   Operation 53 'read' 'din1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%din0_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din0)" [Shift_Register/shift_reg.cpp:3]   --->   Operation 54 'read' 'din0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%load_data_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %load_data_0)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 55 'read' 'load_data_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%load_data_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %load_data_1)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 56 'read' 'load_data_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%load_data_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %load_data_2)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 57 'read' 'load_data_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%load_data_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %load_data_3)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 58 'read' 'load_data_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%load_data_4_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %load_data_4)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 59 'read' 'load_data_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%load_data_5_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %load_data_5)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 60 'read' 'load_data_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%load_data_6_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %load_data_6)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 61 'read' 'load_data_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%load_data_7_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %load_data_7)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 62 'read' 'load_data_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.30ns)   --->   "switch i3 %select_V_read, label %6 [
    i3 0, label %1
    i3 1, label %2
    i3 2, label %3
    i3 3, label %4
    i3 -4, label %5
  ]" [Shift_Register/shift_reg.cpp:16]   --->   Operation 63 'switch' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 64 [2/2] (2.32ns)   --->   "%shift_reg0_regs_load_7 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 7), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:34->Shift_Register/shift_reg.cpp:34]   --->   Operation 64 'load' 'shift_reg0_regs_load_7' <Predicate = (select_V_read == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%regs_8_10_load = load i8* @regs_8_10, align 1" [Shift_Register/shift_reg_sreset.cpp:16->Shift_Register/shift_reg.cpp:30]   --->   Operation 65 'load' 'regs_8_10_load' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.24ns)   --->   "%select_ln10 = select i1 %srst_read, i8 0, i8 %regs_8_10_load" [Shift_Register/shift_reg_sreset.cpp:10->Shift_Register/shift_reg.cpp:30]   --->   Operation 66 'select' 'select_ln10' <Predicate = (select_V_read == 3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%regs_8_9_load = load i8* @regs_8_9, align 1" [Shift_Register/shift_reg_sreset.cpp:16->Shift_Register/shift_reg.cpp:30]   --->   Operation 67 'load' 'regs_8_9_load' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.24ns)   --->   "%select_ln10_1 = select i1 %srst_read, i8 0, i8 %regs_8_9_load" [Shift_Register/shift_reg_sreset.cpp:10->Shift_Register/shift_reg.cpp:30]   --->   Operation 68 'select' 'select_ln10_1' <Predicate = (select_V_read == 3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "store i8 %select_ln10_1, i8* @regs_8_10, align 1" [Shift_Register/shift_reg_sreset.cpp:11->Shift_Register/shift_reg.cpp:30]   --->   Operation 69 'store' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%regs_8_8_load = load i8* @regs_8_8, align 1" [Shift_Register/shift_reg_sreset.cpp:16->Shift_Register/shift_reg.cpp:30]   --->   Operation 70 'load' 'regs_8_8_load' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.24ns)   --->   "%select_ln10_2 = select i1 %srst_read, i8 0, i8 %regs_8_8_load" [Shift_Register/shift_reg_sreset.cpp:10->Shift_Register/shift_reg.cpp:30]   --->   Operation 71 'select' 'select_ln10_2' <Predicate = (select_V_read == 3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "store i8 %select_ln10_2, i8* @regs_8_9, align 1" [Shift_Register/shift_reg_sreset.cpp:11->Shift_Register/shift_reg.cpp:30]   --->   Operation 72 'store' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%regs_8_7_load = load i8* @regs_8_7, align 1" [Shift_Register/shift_reg_sreset.cpp:16->Shift_Register/shift_reg.cpp:30]   --->   Operation 73 'load' 'regs_8_7_load' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.24ns)   --->   "%select_ln10_3 = select i1 %srst_read, i8 0, i8 %regs_8_7_load" [Shift_Register/shift_reg_sreset.cpp:10->Shift_Register/shift_reg.cpp:30]   --->   Operation 74 'select' 'select_ln10_3' <Predicate = (select_V_read == 3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "store i8 %select_ln10_3, i8* @regs_8_8, align 1" [Shift_Register/shift_reg_sreset.cpp:11->Shift_Register/shift_reg.cpp:30]   --->   Operation 75 'store' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%regs_8_6_load = load i8* @regs_8_6, align 1" [Shift_Register/shift_reg_sreset.cpp:16->Shift_Register/shift_reg.cpp:30]   --->   Operation 76 'load' 'regs_8_6_load' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.24ns)   --->   "%select_ln10_4 = select i1 %srst_read, i8 0, i8 %regs_8_6_load" [Shift_Register/shift_reg_sreset.cpp:10->Shift_Register/shift_reg.cpp:30]   --->   Operation 77 'select' 'select_ln10_4' <Predicate = (select_V_read == 3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "store i8 %select_ln10_4, i8* @regs_8_7, align 1" [Shift_Register/shift_reg_sreset.cpp:11->Shift_Register/shift_reg.cpp:30]   --->   Operation 78 'store' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%regs_8_5_load = load i8* @regs_8_5, align 1" [Shift_Register/shift_reg_sreset.cpp:16->Shift_Register/shift_reg.cpp:30]   --->   Operation 79 'load' 'regs_8_5_load' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.24ns)   --->   "%select_ln10_5 = select i1 %srst_read, i8 0, i8 %regs_8_5_load" [Shift_Register/shift_reg_sreset.cpp:10->Shift_Register/shift_reg.cpp:30]   --->   Operation 80 'select' 'select_ln10_5' <Predicate = (select_V_read == 3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "store i8 %select_ln10_5, i8* @regs_8_6, align 1" [Shift_Register/shift_reg_sreset.cpp:11->Shift_Register/shift_reg.cpp:30]   --->   Operation 81 'store' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%regs_8_4_load = load i8* @regs_8_4, align 1" [Shift_Register/shift_reg_sreset.cpp:16->Shift_Register/shift_reg.cpp:30]   --->   Operation 82 'load' 'regs_8_4_load' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.24ns)   --->   "%select_ln10_6 = select i1 %srst_read, i8 0, i8 %regs_8_4_load" [Shift_Register/shift_reg_sreset.cpp:10->Shift_Register/shift_reg.cpp:30]   --->   Operation 83 'select' 'select_ln10_6' <Predicate = (select_V_read == 3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "store i8 %select_ln10_6, i8* @regs_8_5, align 1" [Shift_Register/shift_reg_sreset.cpp:11->Shift_Register/shift_reg.cpp:30]   --->   Operation 84 'store' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%regs_8_3_load = load i8* @regs_8_3, align 1" [Shift_Register/shift_reg_sreset.cpp:16->Shift_Register/shift_reg.cpp:30]   --->   Operation 85 'load' 'regs_8_3_load' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (1.24ns)   --->   "%select_ln10_7 = select i1 %srst_read, i8 0, i8 %regs_8_3_load" [Shift_Register/shift_reg_sreset.cpp:10->Shift_Register/shift_reg.cpp:30]   --->   Operation 86 'select' 'select_ln10_7' <Predicate = (select_V_read == 3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "store i8 %select_ln10_7, i8* @regs_8_4, align 1" [Shift_Register/shift_reg_sreset.cpp:11->Shift_Register/shift_reg.cpp:30]   --->   Operation 87 'store' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%regs_8_2_load = load i8* @regs_8_2, align 1" [Shift_Register/shift_reg_sreset.cpp:16->Shift_Register/shift_reg.cpp:30]   --->   Operation 88 'load' 'regs_8_2_load' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.24ns)   --->   "%select_ln10_8 = select i1 %srst_read, i8 0, i8 %regs_8_2_load" [Shift_Register/shift_reg_sreset.cpp:10->Shift_Register/shift_reg.cpp:30]   --->   Operation 89 'select' 'select_ln10_8' <Predicate = (select_V_read == 3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "store i8 %select_ln10_8, i8* @regs_8_3, align 1" [Shift_Register/shift_reg_sreset.cpp:11->Shift_Register/shift_reg.cpp:30]   --->   Operation 90 'store' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%regs_8_1_load = load i8* @regs_8_1, align 1" [Shift_Register/shift_reg_sreset.cpp:16->Shift_Register/shift_reg.cpp:30]   --->   Operation 91 'load' 'regs_8_1_load' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.24ns)   --->   "%select_ln10_9 = select i1 %srst_read, i8 0, i8 %regs_8_1_load" [Shift_Register/shift_reg_sreset.cpp:10->Shift_Register/shift_reg.cpp:30]   --->   Operation 92 'select' 'select_ln10_9' <Predicate = (select_V_read == 3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "store i8 %select_ln10_9, i8* @regs_8_2, align 1" [Shift_Register/shift_reg_sreset.cpp:11->Shift_Register/shift_reg.cpp:30]   --->   Operation 93 'store' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%regs_8_0_load = load i8* @regs_8_0, align 1" [Shift_Register/shift_reg_sreset.cpp:16->Shift_Register/shift_reg.cpp:30]   --->   Operation 94 'load' 'regs_8_0_load' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.24ns)   --->   "%select_ln10_10 = select i1 %srst_read, i8 0, i8 %regs_8_0_load" [Shift_Register/shift_reg_sreset.cpp:10->Shift_Register/shift_reg.cpp:30]   --->   Operation 95 'select' 'select_ln10_10' <Predicate = (select_V_read == 3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "store i8 %select_ln10_10, i8* @regs_8_1, align 1" [Shift_Register/shift_reg_sreset.cpp:11->Shift_Register/shift_reg.cpp:30]   --->   Operation 96 'store' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.24ns)   --->   "%select_ln10_11 = select i1 %srst_read, i8 0, i8 %din0_read" [Shift_Register/shift_reg_sreset.cpp:10->Shift_Register/shift_reg.cpp:30]   --->   Operation 97 'select' 'select_ln10_11' <Predicate = (select_V_read == 3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "store i8 %select_ln10_11, i8* @regs_8_0, align 1" [Shift_Register/shift_reg_sreset.cpp:11->Shift_Register/shift_reg.cpp:30]   --->   Operation 98 'store' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_0, i8 %select_ln10_11)" [Shift_Register/shift_reg.cpp:30]   --->   Operation 99 'write' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_1, i8 %select_ln10_10)" [Shift_Register/shift_reg.cpp:30]   --->   Operation 100 'write' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_2, i8 %select_ln10_9)" [Shift_Register/shift_reg.cpp:30]   --->   Operation 101 'write' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_3, i8 %select_ln10_8)" [Shift_Register/shift_reg.cpp:30]   --->   Operation 102 'write' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_4, i8 %select_ln10_7)" [Shift_Register/shift_reg.cpp:30]   --->   Operation 103 'write' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_5, i8 %select_ln10_6)" [Shift_Register/shift_reg.cpp:30]   --->   Operation 104 'write' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_6, i8 %select_ln10_5)" [Shift_Register/shift_reg.cpp:30]   --->   Operation 105 'write' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_7, i8 %select_ln10_4)" [Shift_Register/shift_reg.cpp:30]   --->   Operation 106 'write' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_8, i8 %select_ln10_3)" [Shift_Register/shift_reg.cpp:30]   --->   Operation 107 'write' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_9, i8 %select_ln10_2)" [Shift_Register/shift_reg.cpp:30]   --->   Operation 108 'write' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_10, i8 %select_ln10_1)" [Shift_Register/shift_reg.cpp:30]   --->   Operation 109 'write' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_11, i8 %select_ln10)" [Shift_Register/shift_reg.cpp:30]   --->   Operation 110 'write' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "br label %7" [Shift_Register/shift_reg.cpp:31]   --->   Operation 111 'br' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%load_data_8_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %load_data_8)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 112 'read' 'load_data_8_read' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%load_data_9_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %load_data_9)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 113 'read' 'load_data_9_read' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%load_data_10_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %load_data_10)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 114 'read' 'load_data_10_read' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%load_data_11_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %load_data_11)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 115 'read' 'load_data_11_read' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%regs_7_10_load = load i8* @regs_7_10, align 1" [Shift_Register/shift_reg_load.cpp:19->Shift_Register/shift_reg.cpp:26]   --->   Operation 116 'load' 'regs_7_10_load' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (1.24ns)   --->   "%select_ln13 = select i1 %load_read, i8 %load_data_11_read, i8 %regs_7_10_load" [Shift_Register/shift_reg_load.cpp:13->Shift_Register/shift_reg.cpp:26]   --->   Operation 117 'select' 'select_ln13' <Predicate = (select_V_read == 2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%regs_7_9_load = load i8* @regs_7_9, align 1" [Shift_Register/shift_reg_load.cpp:19->Shift_Register/shift_reg.cpp:26]   --->   Operation 118 'load' 'regs_7_9_load' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (1.24ns)   --->   "%select_ln13_1 = select i1 %load_read, i8 %load_data_10_read, i8 %regs_7_9_load" [Shift_Register/shift_reg_load.cpp:13->Shift_Register/shift_reg.cpp:26]   --->   Operation 119 'select' 'select_ln13_1' <Predicate = (select_V_read == 2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "store i8 %select_ln13_1, i8* @regs_7_10, align 1" [Shift_Register/shift_reg_load.cpp:14->Shift_Register/shift_reg.cpp:26]   --->   Operation 120 'store' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%regs_7_8_load = load i8* @regs_7_8, align 1" [Shift_Register/shift_reg_load.cpp:19->Shift_Register/shift_reg.cpp:26]   --->   Operation 121 'load' 'regs_7_8_load' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (1.24ns)   --->   "%select_ln13_2 = select i1 %load_read, i8 %load_data_9_read, i8 %regs_7_8_load" [Shift_Register/shift_reg_load.cpp:13->Shift_Register/shift_reg.cpp:26]   --->   Operation 122 'select' 'select_ln13_2' <Predicate = (select_V_read == 2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "store i8 %select_ln13_2, i8* @regs_7_9, align 1" [Shift_Register/shift_reg_load.cpp:14->Shift_Register/shift_reg.cpp:26]   --->   Operation 123 'store' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%regs_7_7_load = load i8* @regs_7_7, align 1" [Shift_Register/shift_reg_load.cpp:19->Shift_Register/shift_reg.cpp:26]   --->   Operation 124 'load' 'regs_7_7_load' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (1.24ns)   --->   "%select_ln13_3 = select i1 %load_read, i8 %load_data_8_read, i8 %regs_7_7_load" [Shift_Register/shift_reg_load.cpp:13->Shift_Register/shift_reg.cpp:26]   --->   Operation 125 'select' 'select_ln13_3' <Predicate = (select_V_read == 2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "store i8 %select_ln13_3, i8* @regs_7_8, align 1" [Shift_Register/shift_reg_load.cpp:14->Shift_Register/shift_reg.cpp:26]   --->   Operation 126 'store' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%regs_7_6_load = load i8* @regs_7_6, align 1" [Shift_Register/shift_reg_load.cpp:19->Shift_Register/shift_reg.cpp:26]   --->   Operation 127 'load' 'regs_7_6_load' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (1.24ns)   --->   "%select_ln13_4 = select i1 %load_read, i8 %load_data_7_read, i8 %regs_7_6_load" [Shift_Register/shift_reg_load.cpp:13->Shift_Register/shift_reg.cpp:26]   --->   Operation 128 'select' 'select_ln13_4' <Predicate = (select_V_read == 2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "store i8 %select_ln13_4, i8* @regs_7_7, align 1" [Shift_Register/shift_reg_load.cpp:14->Shift_Register/shift_reg.cpp:26]   --->   Operation 129 'store' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%regs_7_5_load = load i8* @regs_7_5, align 1" [Shift_Register/shift_reg_load.cpp:19->Shift_Register/shift_reg.cpp:26]   --->   Operation 130 'load' 'regs_7_5_load' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (1.24ns)   --->   "%select_ln13_5 = select i1 %load_read, i8 %load_data_6_read, i8 %regs_7_5_load" [Shift_Register/shift_reg_load.cpp:13->Shift_Register/shift_reg.cpp:26]   --->   Operation 131 'select' 'select_ln13_5' <Predicate = (select_V_read == 2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "store i8 %select_ln13_5, i8* @regs_7_6, align 1" [Shift_Register/shift_reg_load.cpp:14->Shift_Register/shift_reg.cpp:26]   --->   Operation 132 'store' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%regs_7_4_load = load i8* @regs_7_4, align 1" [Shift_Register/shift_reg_load.cpp:19->Shift_Register/shift_reg.cpp:26]   --->   Operation 133 'load' 'regs_7_4_load' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (1.24ns)   --->   "%select_ln13_6 = select i1 %load_read, i8 %load_data_5_read, i8 %regs_7_4_load" [Shift_Register/shift_reg_load.cpp:13->Shift_Register/shift_reg.cpp:26]   --->   Operation 134 'select' 'select_ln13_6' <Predicate = (select_V_read == 2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "store i8 %select_ln13_6, i8* @regs_7_5, align 1" [Shift_Register/shift_reg_load.cpp:14->Shift_Register/shift_reg.cpp:26]   --->   Operation 135 'store' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%regs_7_3_load = load i8* @regs_7_3, align 1" [Shift_Register/shift_reg_load.cpp:19->Shift_Register/shift_reg.cpp:26]   --->   Operation 136 'load' 'regs_7_3_load' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (1.24ns)   --->   "%select_ln13_7 = select i1 %load_read, i8 %load_data_4_read, i8 %regs_7_3_load" [Shift_Register/shift_reg_load.cpp:13->Shift_Register/shift_reg.cpp:26]   --->   Operation 137 'select' 'select_ln13_7' <Predicate = (select_V_read == 2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "store i8 %select_ln13_7, i8* @regs_7_4, align 1" [Shift_Register/shift_reg_load.cpp:14->Shift_Register/shift_reg.cpp:26]   --->   Operation 138 'store' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%regs_7_2_load = load i8* @regs_7_2, align 1" [Shift_Register/shift_reg_load.cpp:19->Shift_Register/shift_reg.cpp:26]   --->   Operation 139 'load' 'regs_7_2_load' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (1.24ns)   --->   "%select_ln13_8 = select i1 %load_read, i8 %load_data_3_read, i8 %regs_7_2_load" [Shift_Register/shift_reg_load.cpp:13->Shift_Register/shift_reg.cpp:26]   --->   Operation 140 'select' 'select_ln13_8' <Predicate = (select_V_read == 2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "store i8 %select_ln13_8, i8* @regs_7_3, align 1" [Shift_Register/shift_reg_load.cpp:14->Shift_Register/shift_reg.cpp:26]   --->   Operation 141 'store' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%regs_7_1_load = load i8* @regs_7_1, align 1" [Shift_Register/shift_reg_load.cpp:19->Shift_Register/shift_reg.cpp:26]   --->   Operation 142 'load' 'regs_7_1_load' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (1.24ns)   --->   "%select_ln13_9 = select i1 %load_read, i8 %load_data_2_read, i8 %regs_7_1_load" [Shift_Register/shift_reg_load.cpp:13->Shift_Register/shift_reg.cpp:26]   --->   Operation 143 'select' 'select_ln13_9' <Predicate = (select_V_read == 2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "store i8 %select_ln13_9, i8* @regs_7_2, align 1" [Shift_Register/shift_reg_load.cpp:14->Shift_Register/shift_reg.cpp:26]   --->   Operation 144 'store' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%regs_7_0_load = load i8* @regs_7_0, align 1" [Shift_Register/shift_reg_load.cpp:19->Shift_Register/shift_reg.cpp:26]   --->   Operation 145 'load' 'regs_7_0_load' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (1.24ns)   --->   "%select_ln13_10 = select i1 %load_read, i8 %load_data_1_read, i8 %regs_7_0_load" [Shift_Register/shift_reg_load.cpp:13->Shift_Register/shift_reg.cpp:26]   --->   Operation 146 'select' 'select_ln13_10' <Predicate = (select_V_read == 2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "store i8 %select_ln13_10, i8* @regs_7_1, align 1" [Shift_Register/shift_reg_load.cpp:14->Shift_Register/shift_reg.cpp:26]   --->   Operation 147 'store' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (1.24ns)   --->   "%select_ln13_11 = select i1 %load_read, i8 %load_data_0_read, i8 %din0_read" [Shift_Register/shift_reg_load.cpp:13->Shift_Register/shift_reg.cpp:26]   --->   Operation 148 'select' 'select_ln13_11' <Predicate = (select_V_read == 2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "store i8 %select_ln13_11, i8* @regs_7_0, align 1" [Shift_Register/shift_reg_load.cpp:14->Shift_Register/shift_reg.cpp:26]   --->   Operation 149 'store' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_0, i8 %select_ln13_11)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 150 'write' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_1, i8 %select_ln13_10)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 151 'write' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_2, i8 %select_ln13_9)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 152 'write' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_3, i8 %select_ln13_8)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 153 'write' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_4, i8 %select_ln13_7)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 154 'write' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_5, i8 %select_ln13_6)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 155 'write' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_6, i8 %select_ln13_5)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 156 'write' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_7, i8 %select_ln13_4)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 157 'write' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_8, i8 %select_ln13_3)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 158 'write' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_9, i8 %select_ln13_2)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 159 'write' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_10, i8 %select_ln13_1)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 160 'write' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_11, i8 %select_ln13)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 161 'write' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "br label %7" [Shift_Register/shift_reg.cpp:27]   --->   Operation 162 'br' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%regs_6_10_load = load i8* @regs_6_10, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 163 'load' 'regs_6_10_load' <Predicate = (select_V_read == 1)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%regs_6_9_load = load i8* @regs_6_9, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 164 'load' 'regs_6_9_load' <Predicate = (select_V_read == 1)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%regs_6_8_load = load i8* @regs_6_8, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 165 'load' 'regs_6_8_load' <Predicate = (select_V_read == 1)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%regs_6_7_load = load i8* @regs_6_7, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 166 'load' 'regs_6_7_load' <Predicate = (select_V_read == 1)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%regs_6_6_load = load i8* @regs_6_6, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 167 'load' 'regs_6_6_load' <Predicate = (select_V_read == 1)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%regs_6_5_load = load i8* @regs_6_5, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 168 'load' 'regs_6_5_load' <Predicate = (select_V_read == 1)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%regs_6_4_load = load i8* @regs_6_4, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 169 'load' 'regs_6_4_load' <Predicate = (select_V_read == 1)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%regs_6_3_load = load i8* @regs_6_3, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 170 'load' 'regs_6_3_load' <Predicate = (select_V_read == 1)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%regs_6_2_load = load i8* @regs_6_2, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 171 'load' 'regs_6_2_load' <Predicate = (select_V_read == 1)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%regs_6_1_load = load i8* @regs_6_1, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 172 'load' 'regs_6_1_load' <Predicate = (select_V_read == 1)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%regs_6_0_load = load i8* @regs_6_0, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 173 'load' 'regs_6_0_load' <Predicate = (select_V_read == 1)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (1.76ns)   --->   "br i1 %en_read, label %._crit_edge.0.i, label %shift_reg_en.exit" [Shift_Register/shift_reg_en.cpp:10->Shift_Register/shift_reg.cpp:22]   --->   Operation 174 'br' <Predicate = (select_V_read == 1)> <Delay = 1.76>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "store i8 %regs_6_10_load, i8* @regs_6_11, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 175 'store' <Predicate = (select_V_read == 1 & en_read)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "store i8 %regs_6_9_load, i8* @regs_6_10, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 176 'store' <Predicate = (select_V_read == 1 & en_read)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "store i8 %regs_6_8_load, i8* @regs_6_9, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 177 'store' <Predicate = (select_V_read == 1 & en_read)> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "store i8 %regs_6_7_load, i8* @regs_6_8, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 178 'store' <Predicate = (select_V_read == 1 & en_read)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "store i8 %regs_6_6_load, i8* @regs_6_7, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 179 'store' <Predicate = (select_V_read == 1 & en_read)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "store i8 %regs_6_5_load, i8* @regs_6_6, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 180 'store' <Predicate = (select_V_read == 1 & en_read)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "store i8 %regs_6_4_load, i8* @regs_6_5, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 181 'store' <Predicate = (select_V_read == 1 & en_read)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "store i8 %regs_6_3_load, i8* @regs_6_4, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 182 'store' <Predicate = (select_V_read == 1 & en_read)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "store i8 %regs_6_2_load, i8* @regs_6_3, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 183 'store' <Predicate = (select_V_read == 1 & en_read)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "store i8 %regs_6_1_load, i8* @regs_6_2, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 184 'store' <Predicate = (select_V_read == 1 & en_read)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "store i8 %regs_6_0_load, i8* @regs_6_1, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 185 'store' <Predicate = (select_V_read == 1 & en_read)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "store i8 %din0_read, i8* @regs_6_0, align 1" [Shift_Register/shift_reg_en.cpp:12->Shift_Register/shift_reg.cpp:22]   --->   Operation 186 'store' <Predicate = (select_V_read == 1 & en_read)> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (1.76ns)   --->   "br label %shift_reg_en.exit" [Shift_Register/shift_reg_en.cpp:15->Shift_Register/shift_reg.cpp:22]   --->   Operation 187 'br' <Predicate = (select_V_read == 1 & en_read)> <Delay = 1.76>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%regs_5_10_load = load i8* @regs_5_10, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 188 'load' 'regs_5_10_load' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%regs_5_9_load = load i8* @regs_5_9, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 189 'load' 'regs_5_9_load' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "store i8 %regs_5_9_load, i8* @regs_5_10, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 190 'store' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%regs_5_8_load = load i8* @regs_5_8, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 191 'load' 'regs_5_8_load' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "store i8 %regs_5_8_load, i8* @regs_5_9, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 192 'store' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%regs_5_7_load = load i8* @regs_5_7, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 193 'load' 'regs_5_7_load' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "store i8 %regs_5_7_load, i8* @regs_5_8, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 194 'store' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%regs_5_6_load = load i8* @regs_5_6, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 195 'load' 'regs_5_6_load' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "store i8 %regs_5_6_load, i8* @regs_5_7, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 196 'store' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%regs_5_5_load = load i8* @regs_5_5, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 197 'load' 'regs_5_5_load' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "store i8 %regs_5_5_load, i8* @regs_5_6, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 198 'store' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%regs_5_4_load = load i8* @regs_5_4, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 199 'load' 'regs_5_4_load' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "store i8 %regs_5_4_load, i8* @regs_5_5, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 200 'store' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%regs_5_3_load = load i8* @regs_5_3, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 201 'load' 'regs_5_3_load' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "store i8 %regs_5_3_load, i8* @regs_5_4, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 202 'store' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%regs_5_2_load = load i8* @regs_5_2, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 203 'load' 'regs_5_2_load' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "store i8 %regs_5_2_load, i8* @regs_5_3, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 204 'store' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%regs_5_1_load = load i8* @regs_5_1, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 205 'load' 'regs_5_1_load' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "store i8 %regs_5_1_load, i8* @regs_5_2, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 206 'store' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%regs_5_0_load = load i8* @regs_5_0, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 207 'load' 'regs_5_0_load' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "store i8 %regs_5_0_load, i8* @regs_5_1, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 208 'store' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "store i8 %din0_read, i8* @regs_5_0, align 1" [Shift_Register/shift_reg_basic.cpp:11->Shift_Register/shift_reg.cpp:18]   --->   Operation 209 'store' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_0, i8 %din0_read)" [Shift_Register/shift_reg.cpp:18]   --->   Operation 210 'write' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_1, i8 %regs_5_0_load)" [Shift_Register/shift_reg.cpp:18]   --->   Operation 211 'write' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_2, i8 %regs_5_1_load)" [Shift_Register/shift_reg.cpp:18]   --->   Operation 212 'write' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_3, i8 %regs_5_2_load)" [Shift_Register/shift_reg.cpp:18]   --->   Operation 213 'write' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_4, i8 %regs_5_3_load)" [Shift_Register/shift_reg.cpp:18]   --->   Operation 214 'write' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_5, i8 %regs_5_4_load)" [Shift_Register/shift_reg.cpp:18]   --->   Operation 215 'write' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_6, i8 %regs_5_5_load)" [Shift_Register/shift_reg.cpp:18]   --->   Operation 216 'write' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_7, i8 %regs_5_6_load)" [Shift_Register/shift_reg.cpp:18]   --->   Operation 217 'write' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_8, i8 %regs_5_7_load)" [Shift_Register/shift_reg.cpp:18]   --->   Operation 218 'write' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_9, i8 %regs_5_8_load)" [Shift_Register/shift_reg.cpp:18]   --->   Operation 219 'write' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_10, i8 %regs_5_9_load)" [Shift_Register/shift_reg.cpp:18]   --->   Operation 220 'write' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_11, i8 %regs_5_10_load)" [Shift_Register/shift_reg.cpp:18]   --->   Operation 221 'write' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "br label %7" [Shift_Register/shift_reg.cpp:19]   --->   Operation 222 'br' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%regs_9_6_load = load i8* @regs_9_6, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:9->Shift_Register/shift_reg.cpp:38]   --->   Operation 223 'load' 'regs_9_6_load' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%regs_9_5_load = load i8* @regs_9_5, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:9->Shift_Register/shift_reg.cpp:38]   --->   Operation 224 'load' 'regs_9_5_load' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "store i8 %regs_9_5_load, i8* @regs_9_6, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:9->Shift_Register/shift_reg.cpp:38]   --->   Operation 225 'store' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%regs_9_4_load = load i8* @regs_9_4, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:9->Shift_Register/shift_reg.cpp:38]   --->   Operation 226 'load' 'regs_9_4_load' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "store i8 %regs_9_4_load, i8* @regs_9_5, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:9->Shift_Register/shift_reg.cpp:38]   --->   Operation 227 'store' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%regs_9_3_load = load i8* @regs_9_3, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:9->Shift_Register/shift_reg.cpp:38]   --->   Operation 228 'load' 'regs_9_3_load' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "store i8 %regs_9_3_load, i8* @regs_9_4, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:9->Shift_Register/shift_reg.cpp:38]   --->   Operation 229 'store' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%regs_9_2_load = load i8* @regs_9_2, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:9->Shift_Register/shift_reg.cpp:38]   --->   Operation 230 'load' 'regs_9_2_load' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "store i8 %regs_9_2_load, i8* @regs_9_3, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:9->Shift_Register/shift_reg.cpp:38]   --->   Operation 231 'store' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%regs_9_1_load = load i8* @regs_9_1, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:9->Shift_Register/shift_reg.cpp:38]   --->   Operation 232 'load' 'regs_9_1_load' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "store i8 %regs_9_1_load, i8* @regs_9_2, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:9->Shift_Register/shift_reg.cpp:38]   --->   Operation 233 'store' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%regs_9_0_load = load i8* @regs_9_0, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:9->Shift_Register/shift_reg.cpp:38]   --->   Operation 234 'load' 'regs_9_0_load' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "store i8 %regs_9_0_load, i8* @regs_9_1, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:9->Shift_Register/shift_reg.cpp:38]   --->   Operation 235 'store' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "store i8 %din0_read, i8* @regs_9_0, align 1" [Shift_Register/shift_reg_tmpl.h:13->Shift_Register/shift_reg_template.cpp:9->Shift_Register/shift_reg.cpp:38]   --->   Operation 236 'store' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%regs_2_load = load i32* @regs_2, align 4" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:10->Shift_Register/shift_reg.cpp:38]   --->   Operation 237 'load' 'regs_2_load' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%regs_1_load = load i32* @regs_1, align 4" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:10->Shift_Register/shift_reg.cpp:38]   --->   Operation 238 'load' 'regs_1_load' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "store i32 %regs_1_load, i32* @regs_2, align 8" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:10->Shift_Register/shift_reg.cpp:38]   --->   Operation 239 'store' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%regs_0_load = load i32* @regs_0, align 16" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:10->Shift_Register/shift_reg.cpp:38]   --->   Operation 240 'load' 'regs_0_load' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "store i32 %regs_0_load, i32* @regs_1, align 4" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:10->Shift_Register/shift_reg.cpp:38]   --->   Operation 241 'store' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "store i32 %din1_read, i32* @regs_0, align 16" [Shift_Register/shift_reg_tmpl.h:13->Shift_Register/shift_reg_template.cpp:10->Shift_Register/shift_reg.cpp:38]   --->   Operation 242 'store' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_0, i8 %din0_read)" [Shift_Register/shift_reg.cpp:38]   --->   Operation 243 'write' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_1, i8 %regs_9_0_load)" [Shift_Register/shift_reg.cpp:38]   --->   Operation 244 'write' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_2, i8 %regs_9_1_load)" [Shift_Register/shift_reg.cpp:38]   --->   Operation 245 'write' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_3, i8 %regs_9_2_load)" [Shift_Register/shift_reg.cpp:38]   --->   Operation 246 'write' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_4, i8 %regs_9_3_load)" [Shift_Register/shift_reg.cpp:38]   --->   Operation 247 'write' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_5, i8 %regs_9_4_load)" [Shift_Register/shift_reg.cpp:38]   --->   Operation 248 'write' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_6, i8 %regs_9_5_load)" [Shift_Register/shift_reg.cpp:38]   --->   Operation 249 'write' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_7, i8 %regs_9_6_load)" [Shift_Register/shift_reg.cpp:38]   --->   Operation 250 'write' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %dout1_0, i32 %din1_read)" [Shift_Register/shift_reg.cpp:38]   --->   Operation 251 'write' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %dout1_1, i32 %regs_0_load)" [Shift_Register/shift_reg.cpp:38]   --->   Operation 252 'write' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %dout1_2, i32 %regs_1_load)" [Shift_Register/shift_reg.cpp:38]   --->   Operation 253 'write' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %dout1_3, i32 %regs_2_load)" [Shift_Register/shift_reg.cpp:38]   --->   Operation 254 'write' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "br label %7" [Shift_Register/shift_reg.cpp:39]   --->   Operation 255 'br' <Predicate = (select_V_read == 7) | (select_V_read == 6) | (select_V_read == 5)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 256 [1/2] (2.32ns)   --->   "%shift_reg0_regs_load_7 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 7), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:34->Shift_Register/shift_reg.cpp:34]   --->   Operation 256 'load' 'shift_reg0_regs_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 257 [1/1] (1.76ns)   --->   "br i1 %en_read, label %._crit_edge.0.i.i, label %shift.exit" [Shift_Register/shift_class.h:43->Shift_Register/shift_reg_class.cpp:34->Shift_Register/shift_reg.cpp:34]   --->   Operation 257 'br' <Predicate = true> <Delay = 1.76>
ST_2 : Operation 258 [2/2] (2.32ns)   --->   "%shift_reg0_regs_load_1 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 5), align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 258 'load' 'shift_reg0_regs_load_1' <Predicate = (en_read)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 259 [2/2] (2.32ns)   --->   "%shift_reg0_regs_load_2 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 4), align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 259 'load' 'shift_reg0_regs_load_2' <Predicate = (en_read)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_14)   --->   "%select_ln46 = select i1 %load_read, i8 %load_data_0_read, i8 %din0_read" [Shift_Register/shift_class.h:46->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 260 'select' 'select_ln46' <Predicate = (en_read & !srst_read)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln44_14 = select i1 %srst_read, i8 0, i8 %select_ln46" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 261 'select' 'select_ln44_14' <Predicate = (en_read)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.57>
ST_3 : Operation 262 [1/1] (0.97ns)   --->   "%or_ln44 = or i1 %srst_read, %load_read" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 262 'or' 'or_ln44' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_3)   --->   "%select_ln44_2 = select i1 %srst_read, i8 0, i8 %load_data_6_read" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 263 'select' 'select_ln44_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 264 [1/2] (2.32ns)   --->   "%shift_reg0_regs_load_1 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 5), align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 264 'load' 'shift_reg0_regs_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 265 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln44_3 = select i1 %or_ln44, i8 %select_ln44_2, i8 %shift_reg0_regs_load_1" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 265 'select' 'select_ln44_3' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_5)   --->   "%select_ln44_4 = select i1 %srst_read, i8 0, i8 %load_data_5_read" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 266 'select' 'select_ln44_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 267 [1/2] (2.32ns)   --->   "%shift_reg0_regs_load_2 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 4), align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 267 'load' 'shift_reg0_regs_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 268 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln44_5 = select i1 %or_ln44, i8 %select_ln44_4, i8 %shift_reg0_regs_load_2" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 268 'select' 'select_ln44_5' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 269 [2/2] (2.32ns)   --->   "%shift_reg0_regs_load_3 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 3), align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 269 'load' 'shift_reg0_regs_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 270 [2/2] (2.32ns)   --->   "%shift_reg0_regs_load_4 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 2), align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 270 'load' 'shift_reg0_regs_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 3.57>
ST_4 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_7)   --->   "%select_ln44_6 = select i1 %srst_read, i8 0, i8 %load_data_4_read" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 271 'select' 'select_ln44_6' <Predicate = (or_ln44)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 272 [1/2] (2.32ns)   --->   "%shift_reg0_regs_load_3 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 3), align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 272 'load' 'shift_reg0_regs_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 273 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln44_7 = select i1 %or_ln44, i8 %select_ln44_6, i8 %shift_reg0_regs_load_3" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 273 'select' 'select_ln44_7' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_9)   --->   "%select_ln44_8 = select i1 %srst_read, i8 0, i8 %load_data_3_read" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 274 'select' 'select_ln44_8' <Predicate = (or_ln44)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 275 [1/2] (2.32ns)   --->   "%shift_reg0_regs_load_4 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 2), align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 275 'load' 'shift_reg0_regs_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 276 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln44_9 = select i1 %or_ln44, i8 %select_ln44_8, i8 %shift_reg0_regs_load_4" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 276 'select' 'select_ln44_9' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 277 [2/2] (2.32ns)   --->   "%shift_reg0_regs_load_5 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 1), align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 277 'load' 'shift_reg0_regs_load_5' <Predicate = (!or_ln44)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 278 [2/2] (2.32ns)   --->   "%shift_reg0_regs_load_6 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 0), align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 278 'load' 'shift_reg0_regs_load_6' <Predicate = (!or_ln44)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 279 [1/1] (2.32ns)   --->   "store i8 %select_ln44_14, i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 0), align 1" [Shift_Register/shift_class.h:45->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 279 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 3.57>
ST_5 : Operation 280 [2/2] (2.32ns)   --->   "%shift_reg0_regs_load = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 6), align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 280 'load' 'shift_reg0_regs_load' <Predicate = (!or_ln44)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_5 : Operation 281 [1/1] (2.32ns)   --->   "store i8 %select_ln44_3, i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 6), align 1" [Shift_Register/shift_class.h:45->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 281 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_5 : Operation 282 [1/1] (2.32ns)   --->   "store i8 %select_ln44_5, i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 5), align 1" [Shift_Register/shift_class.h:45->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 282 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_5 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_11)   --->   "%select_ln44_10 = select i1 %srst_read, i8 0, i8 %load_data_2_read" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 283 'select' 'select_ln44_10' <Predicate = (or_ln44)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 284 [1/2] (2.32ns)   --->   "%shift_reg0_regs_load_5 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 1), align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 284 'load' 'shift_reg0_regs_load_5' <Predicate = (!or_ln44)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_5 : Operation 285 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln44_11 = select i1 %or_ln44, i8 %select_ln44_10, i8 %shift_reg0_regs_load_5" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 285 'select' 'select_ln44_11' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_13)   --->   "%select_ln44_12 = select i1 %srst_read, i8 0, i8 %load_data_1_read" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 286 'select' 'select_ln44_12' <Predicate = (or_ln44)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 287 [1/2] (2.32ns)   --->   "%shift_reg0_regs_load_6 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 0), align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 287 'load' 'shift_reg0_regs_load_6' <Predicate = (!or_ln44)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_5 : Operation 288 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln44_13 = select i1 %or_ln44, i8 %select_ln44_12, i8 %shift_reg0_regs_load_6" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 288 'select' 'select_ln44_13' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.57>
ST_6 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_1)   --->   "%select_ln44 = select i1 %srst_read, i8 0, i8 %load_data_7_read" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 289 'select' 'select_ln44' <Predicate = (or_ln44)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 290 [1/2] (2.32ns)   --->   "%shift_reg0_regs_load = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 6), align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 290 'load' 'shift_reg0_regs_load' <Predicate = (!or_ln44)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 291 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln44_1 = select i1 %or_ln44, i8 %select_ln44, i8 %shift_reg0_regs_load" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 291 'select' 'select_ln44_1' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 292 [1/1] (2.32ns)   --->   "store i8 %select_ln44_7, i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 4), align 1" [Shift_Register/shift_class.h:45->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 292 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 293 [1/1] (2.32ns)   --->   "store i8 %select_ln44_9, i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 3), align 1" [Shift_Register/shift_class.h:45->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 293 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 294 [1/1] (2.32ns)   --->   "store i8 %select_ln44_11, i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 2), align 1" [Shift_Register/shift_class.h:45->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 294 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 295 [1/1] (2.32ns)   --->   "store i8 %select_ln44_13, i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 1), align 1" [Shift_Register/shift_class.h:45->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 295 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 296 [1/1] (0.00ns)   --->   "%shift_reg1_regs_2_lo = load i8* @shift_reg1_regs_2, align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:34->Shift_Register/shift_reg.cpp:34]   --->   Operation 296 'load' 'shift_reg1_regs_2_lo' <Predicate = (en_read)> <Delay = 0.00>
ST_8 : Operation 297 [1/1] (0.00ns)   --->   "store i8 %shift_reg1_regs_2_lo, i8* @shift_reg1_regs_3, align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:34->Shift_Register/shift_reg.cpp:34]   --->   Operation 297 'store' <Predicate = (en_read)> <Delay = 0.00>
ST_8 : Operation 298 [1/1] (0.00ns)   --->   "%shift_reg1_regs_1_lo = load i8* @shift_reg1_regs_1, align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:34->Shift_Register/shift_reg.cpp:34]   --->   Operation 298 'load' 'shift_reg1_regs_1_lo' <Predicate = (en_read)> <Delay = 0.00>
ST_8 : Operation 299 [1/1] (0.00ns)   --->   "store i8 %shift_reg1_regs_1_lo, i8* @shift_reg1_regs_2, align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:34->Shift_Register/shift_reg.cpp:34]   --->   Operation 299 'store' <Predicate = (en_read)> <Delay = 0.00>
ST_8 : Operation 300 [1/1] (0.00ns)   --->   "%shift_reg1_regs_0_lo = load i8* @shift_reg1_regs_0, align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:34->Shift_Register/shift_reg.cpp:34]   --->   Operation 300 'load' 'shift_reg1_regs_0_lo' <Predicate = (en_read)> <Delay = 0.00>
ST_8 : Operation 301 [1/1] (0.00ns)   --->   "store i8 %shift_reg1_regs_0_lo, i8* @shift_reg1_regs_1, align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:34->Shift_Register/shift_reg.cpp:34]   --->   Operation 301 'store' <Predicate = (en_read)> <Delay = 0.00>
ST_8 : Operation 302 [1/1] (0.00ns)   --->   "store i8 %shift_reg0_regs_load_7, i8* @shift_reg1_regs_0, align 1" [Shift_Register/shift_class.h:49->Shift_Register/shift_reg_class.cpp:34->Shift_Register/shift_reg.cpp:34]   --->   Operation 302 'store' <Predicate = (en_read)> <Delay = 0.00>
ST_8 : Operation 303 [1/1] (2.32ns)   --->   "store i8 %select_ln44_1, i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 7), align 1" [Shift_Register/shift_class.h:45->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 303 'store' <Predicate = (en_read)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 304 [1/1] (1.76ns)   --->   "br label %shift.exit" [Shift_Register/shift_class.h:52->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 304 'br' <Predicate = (en_read)> <Delay = 1.76>
ST_8 : Operation 305 [2/2] (2.32ns)   --->   "%shift_reg0_regs_load_8 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 0), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34]   --->   Operation 305 'load' 'shift_reg0_regs_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 306 [1/1] (0.00ns)   --->   "%dout0_7_write_assig = phi i8 [ %select_ln44_1, %._crit_edge.0.i.i ], [ %shift_reg0_regs_load_7, %5 ]" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 306 'phi' 'dout0_7_write_assig' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 307 [1/2] (2.32ns)   --->   "%shift_reg0_regs_load_8 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 0), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34]   --->   Operation 307 'load' 'shift_reg0_regs_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 308 [2/2] (2.32ns)   --->   "%shift_reg0_regs_load_9 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 1), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34]   --->   Operation 308 'load' 'shift_reg0_regs_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 309 [2/2] (2.32ns)   --->   "%shift_reg0_regs_load_10 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 2), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34]   --->   Operation 309 'load' 'shift_reg0_regs_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 310 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_0, i8 %shift_reg0_regs_load_8)" [Shift_Register/shift_reg.cpp:34]   --->   Operation 310 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 311 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_7, i8 %dout0_7_write_assig)" [Shift_Register/shift_reg.cpp:34]   --->   Operation 311 'write' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 312 [1/2] (2.32ns)   --->   "%shift_reg0_regs_load_9 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 1), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34]   --->   Operation 312 'load' 'shift_reg0_regs_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 313 [1/2] (2.32ns)   --->   "%shift_reg0_regs_load_10 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 2), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34]   --->   Operation 313 'load' 'shift_reg0_regs_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 314 [2/2] (2.32ns)   --->   "%shift_reg0_regs_load_11 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 3), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34]   --->   Operation 314 'load' 'shift_reg0_regs_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 315 [2/2] (2.32ns)   --->   "%shift_reg0_regs_load_12 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 4), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34]   --->   Operation 315 'load' 'shift_reg0_regs_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 316 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_1, i8 %shift_reg0_regs_load_9)" [Shift_Register/shift_reg.cpp:34]   --->   Operation 316 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 317 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_2, i8 %shift_reg0_regs_load_10)" [Shift_Register/shift_reg.cpp:34]   --->   Operation 317 'write' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 318 [1/2] (2.32ns)   --->   "%shift_reg0_regs_load_11 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 3), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34]   --->   Operation 318 'load' 'shift_reg0_regs_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 319 [1/2] (2.32ns)   --->   "%shift_reg0_regs_load_12 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 4), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34]   --->   Operation 319 'load' 'shift_reg0_regs_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 320 [2/2] (2.32ns)   --->   "%shift_reg0_regs_load_13 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 5), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34]   --->   Operation 320 'load' 'shift_reg0_regs_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 321 [2/2] (2.32ns)   --->   "%shift_reg0_regs_load_14 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 6), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34]   --->   Operation 321 'load' 'shift_reg0_regs_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 322 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_3, i8 %shift_reg0_regs_load_11)" [Shift_Register/shift_reg.cpp:34]   --->   Operation 322 'write' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 323 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_4, i8 %shift_reg0_regs_load_12)" [Shift_Register/shift_reg.cpp:34]   --->   Operation 323 'write' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 324 [1/2] (2.32ns)   --->   "%shift_reg0_regs_load_13 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 5), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34]   --->   Operation 324 'load' 'shift_reg0_regs_load_13' <Predicate = (select_V_read == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 325 [1/2] (2.32ns)   --->   "%shift_reg0_regs_load_14 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 6), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34]   --->   Operation 325 'load' 'shift_reg0_regs_load_14' <Predicate = (select_V_read == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 326 [1/1] (0.00ns)   --->   "%shift_reg1_regs_0_lo_1 = load i8* @shift_reg1_regs_0, align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:47->Shift_Register/shift_reg.cpp:34]   --->   Operation 326 'load' 'shift_reg1_regs_0_lo_1' <Predicate = (select_V_read == 4)> <Delay = 0.00>
ST_12 : Operation 327 [1/1] (0.00ns)   --->   "%shift_reg1_regs_1_lo_1 = load i8* @shift_reg1_regs_1, align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:47->Shift_Register/shift_reg.cpp:34]   --->   Operation 327 'load' 'shift_reg1_regs_1_lo_1' <Predicate = (select_V_read == 4)> <Delay = 0.00>
ST_12 : Operation 328 [1/1] (0.00ns)   --->   "%shift_reg1_regs_2_lo_1 = load i8* @shift_reg1_regs_2, align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:47->Shift_Register/shift_reg.cpp:34]   --->   Operation 328 'load' 'shift_reg1_regs_2_lo_1' <Predicate = (select_V_read == 4)> <Delay = 0.00>
ST_12 : Operation 329 [1/1] (0.00ns)   --->   "%shift_reg1_regs_3_lo = load i8* @shift_reg1_regs_3, align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:47->Shift_Register/shift_reg.cpp:34]   --->   Operation 329 'load' 'shift_reg1_regs_3_lo' <Predicate = (select_V_read == 4)> <Delay = 0.00>
ST_12 : Operation 330 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_5, i8 %shift_reg0_regs_load_13)" [Shift_Register/shift_reg.cpp:34]   --->   Operation 330 'write' <Predicate = (select_V_read == 4)> <Delay = 0.00>
ST_12 : Operation 331 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_6, i8 %shift_reg0_regs_load_14)" [Shift_Register/shift_reg.cpp:34]   --->   Operation 331 'write' <Predicate = (select_V_read == 4)> <Delay = 0.00>
ST_12 : Operation 332 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_8, i8 %shift_reg1_regs_0_lo_1)" [Shift_Register/shift_reg.cpp:34]   --->   Operation 332 'write' <Predicate = (select_V_read == 4)> <Delay = 0.00>
ST_12 : Operation 333 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_9, i8 %shift_reg1_regs_1_lo_1)" [Shift_Register/shift_reg.cpp:34]   --->   Operation 333 'write' <Predicate = (select_V_read == 4)> <Delay = 0.00>
ST_12 : Operation 334 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_10, i8 %shift_reg1_regs_2_lo_1)" [Shift_Register/shift_reg.cpp:34]   --->   Operation 334 'write' <Predicate = (select_V_read == 4)> <Delay = 0.00>
ST_12 : Operation 335 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_11, i8 %shift_reg1_regs_3_lo)" [Shift_Register/shift_reg.cpp:34]   --->   Operation 335 'write' <Predicate = (select_V_read == 4)> <Delay = 0.00>
ST_12 : Operation 336 [1/1] (0.00ns)   --->   "br label %7" [Shift_Register/shift_reg.cpp:35]   --->   Operation 336 'br' <Predicate = (select_V_read == 4)> <Delay = 0.00>
ST_12 : Operation 337 [1/1] (0.00ns)   --->   "ret void" [Shift_Register/shift_reg.cpp:40]   --->   Operation 337 'ret' <Predicate = true> <Delay = 0.00>

State 13 <SV = 1> <Delay = 0.00>
ST_13 : Operation 338 [1/1] (0.00ns)   --->   "%dout_10_write_assig = phi i8 [ %regs_6_9_load, %._crit_edge.0.i ], [ %regs_6_10_load, %2 ]" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 338 'phi' 'dout_10_write_assig' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 339 [1/1] (0.00ns)   --->   "%dout_9_write_assign_3 = phi i8 [ %regs_6_8_load, %._crit_edge.0.i ], [ %regs_6_9_load, %2 ]" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 339 'phi' 'dout_9_write_assign_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 340 [1/1] (0.00ns)   --->   "%dout_8_write_assign_3 = phi i8 [ %regs_6_7_load, %._crit_edge.0.i ], [ %regs_6_8_load, %2 ]" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 340 'phi' 'dout_8_write_assign_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 341 [1/1] (0.00ns)   --->   "%dout_7_write_assign_3 = phi i8 [ %regs_6_6_load, %._crit_edge.0.i ], [ %regs_6_7_load, %2 ]" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 341 'phi' 'dout_7_write_assign_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 342 [1/1] (0.00ns)   --->   "%dout_6_write_assign_3 = phi i8 [ %regs_6_5_load, %._crit_edge.0.i ], [ %regs_6_6_load, %2 ]" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 342 'phi' 'dout_6_write_assign_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 343 [1/1] (0.00ns)   --->   "%dout_5_write_assign_3 = phi i8 [ %regs_6_4_load, %._crit_edge.0.i ], [ %regs_6_5_load, %2 ]" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 343 'phi' 'dout_5_write_assign_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 344 [1/1] (0.00ns)   --->   "%dout_4_write_assign_3 = phi i8 [ %regs_6_3_load, %._crit_edge.0.i ], [ %regs_6_4_load, %2 ]" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 344 'phi' 'dout_4_write_assign_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 345 [1/1] (0.00ns)   --->   "%dout_3_write_assign_4 = phi i8 [ %regs_6_2_load, %._crit_edge.0.i ], [ %regs_6_3_load, %2 ]" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 345 'phi' 'dout_3_write_assign_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 346 [1/1] (0.00ns)   --->   "%dout_2_write_assign_4 = phi i8 [ %regs_6_1_load, %._crit_edge.0.i ], [ %regs_6_2_load, %2 ]" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 346 'phi' 'dout_2_write_assign_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 347 [1/1] (0.00ns)   --->   "%dout_1_write_assign_4 = phi i8 [ %regs_6_0_load, %._crit_edge.0.i ], [ %regs_6_1_load, %2 ]" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 347 'phi' 'dout_1_write_assign_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 348 [1/1] (0.00ns)   --->   "%dout_0_write_assign_2 = phi i8 [ %din0_read, %._crit_edge.0.i ], [ %regs_6_0_load, %2 ]" [Shift_Register/shift_reg.cpp:3]   --->   Operation 348 'phi' 'dout_0_write_assign_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 349 [1/1] (0.00ns)   --->   "%regs_6_11_load = load i8* @regs_6_11, align 1" [Shift_Register/shift_reg_en.cpp:21->Shift_Register/shift_reg.cpp:22]   --->   Operation 349 'load' 'regs_6_11_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 350 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_0, i8 %dout_0_write_assign_2)" [Shift_Register/shift_reg.cpp:22]   --->   Operation 350 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 351 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_1, i8 %dout_1_write_assign_4)" [Shift_Register/shift_reg.cpp:22]   --->   Operation 351 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 352 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_2, i8 %dout_2_write_assign_4)" [Shift_Register/shift_reg.cpp:22]   --->   Operation 352 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 353 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_3, i8 %dout_3_write_assign_4)" [Shift_Register/shift_reg.cpp:22]   --->   Operation 353 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 354 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_4, i8 %dout_4_write_assign_3)" [Shift_Register/shift_reg.cpp:22]   --->   Operation 354 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 355 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_5, i8 %dout_5_write_assign_3)" [Shift_Register/shift_reg.cpp:22]   --->   Operation 355 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 356 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_6, i8 %dout_6_write_assign_3)" [Shift_Register/shift_reg.cpp:22]   --->   Operation 356 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 357 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_7, i8 %dout_7_write_assign_3)" [Shift_Register/shift_reg.cpp:22]   --->   Operation 357 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 358 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_8, i8 %dout_8_write_assign_3)" [Shift_Register/shift_reg.cpp:22]   --->   Operation 358 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 359 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_9, i8 %dout_9_write_assign_3)" [Shift_Register/shift_reg.cpp:22]   --->   Operation 359 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 360 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_10, i8 %dout_10_write_assig)" [Shift_Register/shift_reg.cpp:22]   --->   Operation 360 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 361 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_11, i8 %regs_6_11_load)" [Shift_Register/shift_reg.cpp:22]   --->   Operation 361 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 362 [1/1] (0.00ns)   --->   "br label %7" [Shift_Register/shift_reg.cpp:23]   --->   Operation 362 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'load' operation ('din', Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:34->Shift_Register/shift_reg.cpp:34) on array 'shift_reg0_regs' [147]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('din', Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:34->Shift_Register/shift_reg.cpp:34) on array 'shift_reg0_regs' [147]  (2.32 ns)

 <State 3>: 3.57ns
The critical path consists of the following:
	'load' operation ('shift_reg0_regs_load_1', Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34) on array 'shift_reg0_regs' [163]  (2.32 ns)
	'select' operation ('select_ln44_3', Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34) [164]  (1.25 ns)

 <State 4>: 3.57ns
The critical path consists of the following:
	'load' operation ('shift_reg0_regs_load_3', Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34) on array 'shift_reg0_regs' [171]  (2.32 ns)
	'select' operation ('select_ln44_7', Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34) [172]  (1.25 ns)

 <State 5>: 3.57ns
The critical path consists of the following:
	'load' operation ('shift_reg0_regs_load_5', Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34) on array 'shift_reg0_regs' [179]  (2.32 ns)
	'select' operation ('select_ln44_11', Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34) [180]  (1.25 ns)

 <State 6>: 3.57ns
The critical path consists of the following:
	'load' operation ('shift_reg0_regs_load', Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34) on array 'shift_reg0_regs' [159]  (2.32 ns)
	'select' operation ('select_ln44_1', Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34) [160]  (1.25 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln45', Shift_Register/shift_class.h:45->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34) of variable 'select_ln44_11', Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34 on array 'shift_reg0_regs' [181]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln45', Shift_Register/shift_class.h:45->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34) of variable 'select_ln44_1', Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34 on array 'shift_reg0_regs' [161]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'load' operation ('dout0[0]', Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34) on array 'shift_reg0_regs' [192]  (2.32 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'load' operation ('dout0[1]', Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34) on array 'shift_reg0_regs' [193]  (2.32 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'load' operation ('dout0[3]', Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34) on array 'shift_reg0_regs' [195]  (2.32 ns)

 <State 12>: 2.32ns
The critical path consists of the following:
	'load' operation ('dout0[5]', Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34) on array 'shift_reg0_regs' [197]  (2.32 ns)

 <State 13>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
