
prj1_led.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000272c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  080027ec  080027ec  000127ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002858  08002858  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08002858  08002858  00012858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002860  08002860  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002860  08002860  00012860  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002864  08002864  00012864  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002868  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a8  2000000c  08002874  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000b4  08002874  000200b4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000081aa  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001560  00000000  00000000  000281de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006c8  00000000  00000000  00029740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000630  00000000  00000000  00029e08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000139d0  00000000  00000000  0002a438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009483  00000000  00000000  0003de08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00079462  00000000  00000000  0004728b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c06ed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000016d4  00000000  00000000  000c0740  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080027d4 	.word	0x080027d4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080027d4 	.word	0x080027d4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4647      	mov	r7, r8
 8000266:	b580      	push	{r7, lr}
 8000268:	0007      	movs	r7, r0
 800026a:	4699      	mov	r9, r3
 800026c:	0c3b      	lsrs	r3, r7, #16
 800026e:	469c      	mov	ip, r3
 8000270:	0413      	lsls	r3, r2, #16
 8000272:	0c1b      	lsrs	r3, r3, #16
 8000274:	001d      	movs	r5, r3
 8000276:	000e      	movs	r6, r1
 8000278:	4661      	mov	r1, ip
 800027a:	0400      	lsls	r0, r0, #16
 800027c:	0c14      	lsrs	r4, r2, #16
 800027e:	0c00      	lsrs	r0, r0, #16
 8000280:	4345      	muls	r5, r0
 8000282:	434b      	muls	r3, r1
 8000284:	4360      	muls	r0, r4
 8000286:	4361      	muls	r1, r4
 8000288:	18c0      	adds	r0, r0, r3
 800028a:	0c2c      	lsrs	r4, r5, #16
 800028c:	1820      	adds	r0, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	4283      	cmp	r3, r0
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4372      	muls	r2, r6
 80002a2:	0c03      	lsrs	r3, r0, #16
 80002a4:	4463      	add	r3, ip
 80002a6:	042d      	lsls	r5, r5, #16
 80002a8:	0c2d      	lsrs	r5, r5, #16
 80002aa:	18c9      	adds	r1, r1, r3
 80002ac:	0400      	lsls	r0, r0, #16
 80002ae:	1940      	adds	r0, r0, r5
 80002b0:	1889      	adds	r1, r1, r2
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 f8ba 	bl	8000454 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 f8b5 	bl	8000454 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	469b      	mov	fp, r3
 80002f2:	d433      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f4:	465a      	mov	r2, fp
 80002f6:	4653      	mov	r3, sl
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83a      	bhi.n	800037e <__udivmoddi4+0xc2>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e078      	b.n	8000400 <__udivmoddi4+0x144>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e075      	b.n	8000406 <__udivmoddi4+0x14a>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e028      	b.n	8000386 <__udivmoddi4+0xca>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	2320      	movs	r3, #32
 8000360:	1a9b      	subs	r3, r3, r2
 8000362:	4652      	mov	r2, sl
 8000364:	40da      	lsrs	r2, r3
 8000366:	4641      	mov	r1, r8
 8000368:	0013      	movs	r3, r2
 800036a:	464a      	mov	r2, r9
 800036c:	408a      	lsls	r2, r1
 800036e:	0017      	movs	r7, r2
 8000370:	4642      	mov	r2, r8
 8000372:	431f      	orrs	r7, r3
 8000374:	4653      	mov	r3, sl
 8000376:	4093      	lsls	r3, r2
 8000378:	001e      	movs	r6, r3
 800037a:	42af      	cmp	r7, r5
 800037c:	d9c4      	bls.n	8000308 <__udivmoddi4+0x4c>
 800037e:	2200      	movs	r2, #0
 8000380:	2300      	movs	r3, #0
 8000382:	9200      	str	r2, [sp, #0]
 8000384:	9301      	str	r3, [sp, #4]
 8000386:	4643      	mov	r3, r8
 8000388:	2b00      	cmp	r3, #0
 800038a:	d0d9      	beq.n	8000340 <__udivmoddi4+0x84>
 800038c:	07fb      	lsls	r3, r7, #31
 800038e:	0872      	lsrs	r2, r6, #1
 8000390:	431a      	orrs	r2, r3
 8000392:	4646      	mov	r6, r8
 8000394:	087b      	lsrs	r3, r7, #1
 8000396:	e00e      	b.n	80003b6 <__udivmoddi4+0xfa>
 8000398:	42ab      	cmp	r3, r5
 800039a:	d101      	bne.n	80003a0 <__udivmoddi4+0xe4>
 800039c:	42a2      	cmp	r2, r4
 800039e:	d80c      	bhi.n	80003ba <__udivmoddi4+0xfe>
 80003a0:	1aa4      	subs	r4, r4, r2
 80003a2:	419d      	sbcs	r5, r3
 80003a4:	2001      	movs	r0, #1
 80003a6:	1924      	adds	r4, r4, r4
 80003a8:	416d      	adcs	r5, r5
 80003aa:	2100      	movs	r1, #0
 80003ac:	3e01      	subs	r6, #1
 80003ae:	1824      	adds	r4, r4, r0
 80003b0:	414d      	adcs	r5, r1
 80003b2:	2e00      	cmp	r6, #0
 80003b4:	d006      	beq.n	80003c4 <__udivmoddi4+0x108>
 80003b6:	42ab      	cmp	r3, r5
 80003b8:	d9ee      	bls.n	8000398 <__udivmoddi4+0xdc>
 80003ba:	3e01      	subs	r6, #1
 80003bc:	1924      	adds	r4, r4, r4
 80003be:	416d      	adcs	r5, r5
 80003c0:	2e00      	cmp	r6, #0
 80003c2:	d1f8      	bne.n	80003b6 <__udivmoddi4+0xfa>
 80003c4:	9800      	ldr	r0, [sp, #0]
 80003c6:	9901      	ldr	r1, [sp, #4]
 80003c8:	465b      	mov	r3, fp
 80003ca:	1900      	adds	r0, r0, r4
 80003cc:	4169      	adcs	r1, r5
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	db24      	blt.n	800041c <__udivmoddi4+0x160>
 80003d2:	002b      	movs	r3, r5
 80003d4:	465a      	mov	r2, fp
 80003d6:	4644      	mov	r4, r8
 80003d8:	40d3      	lsrs	r3, r2
 80003da:	002a      	movs	r2, r5
 80003dc:	40e2      	lsrs	r2, r4
 80003de:	001c      	movs	r4, r3
 80003e0:	465b      	mov	r3, fp
 80003e2:	0015      	movs	r5, r2
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	db2a      	blt.n	800043e <__udivmoddi4+0x182>
 80003e8:	0026      	movs	r6, r4
 80003ea:	409e      	lsls	r6, r3
 80003ec:	0033      	movs	r3, r6
 80003ee:	0026      	movs	r6, r4
 80003f0:	4647      	mov	r7, r8
 80003f2:	40be      	lsls	r6, r7
 80003f4:	0032      	movs	r2, r6
 80003f6:	1a80      	subs	r0, r0, r2
 80003f8:	4199      	sbcs	r1, r3
 80003fa:	9000      	str	r0, [sp, #0]
 80003fc:	9101      	str	r1, [sp, #4]
 80003fe:	e79f      	b.n	8000340 <__udivmoddi4+0x84>
 8000400:	42a3      	cmp	r3, r4
 8000402:	d8bc      	bhi.n	800037e <__udivmoddi4+0xc2>
 8000404:	e783      	b.n	800030e <__udivmoddi4+0x52>
 8000406:	4642      	mov	r2, r8
 8000408:	2320      	movs	r3, #32
 800040a:	2100      	movs	r1, #0
 800040c:	1a9b      	subs	r3, r3, r2
 800040e:	2200      	movs	r2, #0
 8000410:	9100      	str	r1, [sp, #0]
 8000412:	9201      	str	r2, [sp, #4]
 8000414:	2201      	movs	r2, #1
 8000416:	40da      	lsrs	r2, r3
 8000418:	9201      	str	r2, [sp, #4]
 800041a:	e786      	b.n	800032a <__udivmoddi4+0x6e>
 800041c:	4642      	mov	r2, r8
 800041e:	2320      	movs	r3, #32
 8000420:	1a9b      	subs	r3, r3, r2
 8000422:	002a      	movs	r2, r5
 8000424:	4646      	mov	r6, r8
 8000426:	409a      	lsls	r2, r3
 8000428:	0023      	movs	r3, r4
 800042a:	40f3      	lsrs	r3, r6
 800042c:	4644      	mov	r4, r8
 800042e:	4313      	orrs	r3, r2
 8000430:	002a      	movs	r2, r5
 8000432:	40e2      	lsrs	r2, r4
 8000434:	001c      	movs	r4, r3
 8000436:	465b      	mov	r3, fp
 8000438:	0015      	movs	r5, r2
 800043a:	2b00      	cmp	r3, #0
 800043c:	dad4      	bge.n	80003e8 <__udivmoddi4+0x12c>
 800043e:	4642      	mov	r2, r8
 8000440:	002f      	movs	r7, r5
 8000442:	2320      	movs	r3, #32
 8000444:	0026      	movs	r6, r4
 8000446:	4097      	lsls	r7, r2
 8000448:	1a9b      	subs	r3, r3, r2
 800044a:	40de      	lsrs	r6, r3
 800044c:	003b      	movs	r3, r7
 800044e:	4333      	orrs	r3, r6
 8000450:	e7cd      	b.n	80003ee <__udivmoddi4+0x132>
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__clzdi2>:
 8000454:	b510      	push	{r4, lr}
 8000456:	2900      	cmp	r1, #0
 8000458:	d103      	bne.n	8000462 <__clzdi2+0xe>
 800045a:	f000 f807 	bl	800046c <__clzsi2>
 800045e:	3020      	adds	r0, #32
 8000460:	e002      	b.n	8000468 <__clzdi2+0x14>
 8000462:	0008      	movs	r0, r1
 8000464:	f000 f802 	bl	800046c <__clzsi2>
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__clzsi2>:
 800046c:	211c      	movs	r1, #28
 800046e:	2301      	movs	r3, #1
 8000470:	041b      	lsls	r3, r3, #16
 8000472:	4298      	cmp	r0, r3
 8000474:	d301      	bcc.n	800047a <__clzsi2+0xe>
 8000476:	0c00      	lsrs	r0, r0, #16
 8000478:	3910      	subs	r1, #16
 800047a:	0a1b      	lsrs	r3, r3, #8
 800047c:	4298      	cmp	r0, r3
 800047e:	d301      	bcc.n	8000484 <__clzsi2+0x18>
 8000480:	0a00      	lsrs	r0, r0, #8
 8000482:	3908      	subs	r1, #8
 8000484:	091b      	lsrs	r3, r3, #4
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0x22>
 800048a:	0900      	lsrs	r0, r0, #4
 800048c:	3904      	subs	r1, #4
 800048e:	a202      	add	r2, pc, #8	; (adr r2, 8000498 <__clzsi2+0x2c>)
 8000490:	5c10      	ldrb	r0, [r2, r0]
 8000492:	1840      	adds	r0, r0, r1
 8000494:	4770      	bx	lr
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	02020304 	.word	0x02020304
 800049c:	01010101 	.word	0x01010101
	...

080004a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80004a8:	b590      	push	{r4, r7, lr}
 80004aa:	b089      	sub	sp, #36	; 0x24
 80004ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004ae:	240c      	movs	r4, #12
 80004b0:	193b      	adds	r3, r7, r4
 80004b2:	0018      	movs	r0, r3
 80004b4:	2314      	movs	r3, #20
 80004b6:	001a      	movs	r2, r3
 80004b8:	2100      	movs	r1, #0
 80004ba:	f002 f983 	bl	80027c4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004be:	4b2a      	ldr	r3, [pc, #168]	; (8000568 <MX_GPIO_Init+0xc0>)
 80004c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80004c2:	4b29      	ldr	r3, [pc, #164]	; (8000568 <MX_GPIO_Init+0xc0>)
 80004c4:	2104      	movs	r1, #4
 80004c6:	430a      	orrs	r2, r1
 80004c8:	62da      	str	r2, [r3, #44]	; 0x2c
 80004ca:	4b27      	ldr	r3, [pc, #156]	; (8000568 <MX_GPIO_Init+0xc0>)
 80004cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004ce:	2204      	movs	r2, #4
 80004d0:	4013      	ands	r3, r2
 80004d2:	60bb      	str	r3, [r7, #8]
 80004d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80004d6:	4b24      	ldr	r3, [pc, #144]	; (8000568 <MX_GPIO_Init+0xc0>)
 80004d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80004da:	4b23      	ldr	r3, [pc, #140]	; (8000568 <MX_GPIO_Init+0xc0>)
 80004dc:	2180      	movs	r1, #128	; 0x80
 80004de:	430a      	orrs	r2, r1
 80004e0:	62da      	str	r2, [r3, #44]	; 0x2c
 80004e2:	4b21      	ldr	r3, [pc, #132]	; (8000568 <MX_GPIO_Init+0xc0>)
 80004e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004e6:	2280      	movs	r2, #128	; 0x80
 80004e8:	4013      	ands	r3, r2
 80004ea:	607b      	str	r3, [r7, #4]
 80004ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004ee:	4b1e      	ldr	r3, [pc, #120]	; (8000568 <MX_GPIO_Init+0xc0>)
 80004f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80004f2:	4b1d      	ldr	r3, [pc, #116]	; (8000568 <MX_GPIO_Init+0xc0>)
 80004f4:	2101      	movs	r1, #1
 80004f6:	430a      	orrs	r2, r1
 80004f8:	62da      	str	r2, [r3, #44]	; 0x2c
 80004fa:	4b1b      	ldr	r3, [pc, #108]	; (8000568 <MX_GPIO_Init+0xc0>)
 80004fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004fe:	2201      	movs	r2, #1
 8000500:	4013      	ands	r3, r2
 8000502:	603b      	str	r3, [r7, #0]
 8000504:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000506:	23a0      	movs	r3, #160	; 0xa0
 8000508:	05db      	lsls	r3, r3, #23
 800050a:	2200      	movs	r2, #0
 800050c:	2120      	movs	r1, #32
 800050e:	0018      	movs	r0, r3
 8000510:	f000 fc4a 	bl	8000da8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000514:	193b      	adds	r3, r7, r4
 8000516:	2280      	movs	r2, #128	; 0x80
 8000518:	0192      	lsls	r2, r2, #6
 800051a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800051c:	193b      	adds	r3, r7, r4
 800051e:	2284      	movs	r2, #132	; 0x84
 8000520:	0392      	lsls	r2, r2, #14
 8000522:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000524:	193b      	adds	r3, r7, r4
 8000526:	2200      	movs	r2, #0
 8000528:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800052a:	193b      	adds	r3, r7, r4
 800052c:	4a0f      	ldr	r2, [pc, #60]	; (800056c <MX_GPIO_Init+0xc4>)
 800052e:	0019      	movs	r1, r3
 8000530:	0010      	movs	r0, r2
 8000532:	f000 fabb 	bl	8000aac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000536:	0021      	movs	r1, r4
 8000538:	187b      	adds	r3, r7, r1
 800053a:	2220      	movs	r2, #32
 800053c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800053e:	187b      	adds	r3, r7, r1
 8000540:	2201      	movs	r2, #1
 8000542:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000544:	187b      	adds	r3, r7, r1
 8000546:	2200      	movs	r2, #0
 8000548:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800054a:	187b      	adds	r3, r7, r1
 800054c:	2200      	movs	r2, #0
 800054e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000550:	187a      	adds	r2, r7, r1
 8000552:	23a0      	movs	r3, #160	; 0xa0
 8000554:	05db      	lsls	r3, r3, #23
 8000556:	0011      	movs	r1, r2
 8000558:	0018      	movs	r0, r3
 800055a:	f000 faa7 	bl	8000aac <HAL_GPIO_Init>

}
 800055e:	46c0      	nop			; (mov r8, r8)
 8000560:	46bd      	mov	sp, r7
 8000562:	b009      	add	sp, #36	; 0x24
 8000564:	bd90      	pop	{r4, r7, pc}
 8000566:	46c0      	nop			; (mov r8, r8)
 8000568:	40021000 	.word	0x40021000
 800056c:	50000800 	.word	0x50000800

08000570 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000574:	f000 f952 	bl	800081c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000578:	f000 f810 	bl	800059c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800057c:	f7ff ff94 	bl	80004a8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000580:	f000 f8ae 	bl	80006e0 <MX_USART2_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000584:	23a0      	movs	r3, #160	; 0xa0
 8000586:	05db      	lsls	r3, r3, #23
 8000588:	2120      	movs	r1, #32
 800058a:	0018      	movs	r0, r3
 800058c:	f000 fc29 	bl	8000de2 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 8000590:	23fa      	movs	r3, #250	; 0xfa
 8000592:	005b      	lsls	r3, r3, #1
 8000594:	0018      	movs	r0, r3
 8000596:	f000 f9b1 	bl	80008fc <HAL_Delay>
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800059a:	e7f3      	b.n	8000584 <main+0x14>

0800059c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800059c:	b590      	push	{r4, r7, lr}
 800059e:	b09f      	sub	sp, #124	; 0x7c
 80005a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005a2:	2440      	movs	r4, #64	; 0x40
 80005a4:	193b      	adds	r3, r7, r4
 80005a6:	0018      	movs	r0, r3
 80005a8:	2338      	movs	r3, #56	; 0x38
 80005aa:	001a      	movs	r2, r3
 80005ac:	2100      	movs	r1, #0
 80005ae:	f002 f909 	bl	80027c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005b2:	232c      	movs	r3, #44	; 0x2c
 80005b4:	18fb      	adds	r3, r7, r3
 80005b6:	0018      	movs	r0, r3
 80005b8:	2314      	movs	r3, #20
 80005ba:	001a      	movs	r2, r3
 80005bc:	2100      	movs	r1, #0
 80005be:	f002 f901 	bl	80027c4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005c2:	1d3b      	adds	r3, r7, #4
 80005c4:	0018      	movs	r0, r3
 80005c6:	2328      	movs	r3, #40	; 0x28
 80005c8:	001a      	movs	r2, r3
 80005ca:	2100      	movs	r1, #0
 80005cc:	f002 f8fa 	bl	80027c4 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005d0:	4b26      	ldr	r3, [pc, #152]	; (800066c <SystemClock_Config+0xd0>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	4a26      	ldr	r2, [pc, #152]	; (8000670 <SystemClock_Config+0xd4>)
 80005d6:	401a      	ands	r2, r3
 80005d8:	4b24      	ldr	r3, [pc, #144]	; (800066c <SystemClock_Config+0xd0>)
 80005da:	2180      	movs	r1, #128	; 0x80
 80005dc:	0109      	lsls	r1, r1, #4
 80005de:	430a      	orrs	r2, r1
 80005e0:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80005e2:	0021      	movs	r1, r4
 80005e4:	187b      	adds	r3, r7, r1
 80005e6:	2210      	movs	r2, #16
 80005e8:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80005ea:	187b      	adds	r3, r7, r1
 80005ec:	2201      	movs	r2, #1
 80005ee:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80005f0:	187b      	adds	r3, r7, r1
 80005f2:	2200      	movs	r2, #0
 80005f4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80005f6:	187b      	adds	r3, r7, r1
 80005f8:	22a0      	movs	r2, #160	; 0xa0
 80005fa:	0212      	lsls	r2, r2, #8
 80005fc:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005fe:	187b      	adds	r3, r7, r1
 8000600:	2200      	movs	r2, #0
 8000602:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000604:	187b      	adds	r3, r7, r1
 8000606:	0018      	movs	r0, r3
 8000608:	f000 fc06 	bl	8000e18 <HAL_RCC_OscConfig>
 800060c:	1e03      	subs	r3, r0, #0
 800060e:	d001      	beq.n	8000614 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000610:	f000 f830 	bl	8000674 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000614:	212c      	movs	r1, #44	; 0x2c
 8000616:	187b      	adds	r3, r7, r1
 8000618:	220f      	movs	r2, #15
 800061a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800061c:	187b      	adds	r3, r7, r1
 800061e:	2200      	movs	r2, #0
 8000620:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000622:	187b      	adds	r3, r7, r1
 8000624:	2200      	movs	r2, #0
 8000626:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000628:	187b      	adds	r3, r7, r1
 800062a:	2200      	movs	r2, #0
 800062c:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800062e:	187b      	adds	r3, r7, r1
 8000630:	2200      	movs	r2, #0
 8000632:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000634:	187b      	adds	r3, r7, r1
 8000636:	2100      	movs	r1, #0
 8000638:	0018      	movs	r0, r3
 800063a:	f000 ffc1 	bl	80015c0 <HAL_RCC_ClockConfig>
 800063e:	1e03      	subs	r3, r0, #0
 8000640:	d001      	beq.n	8000646 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000642:	f000 f817 	bl	8000674 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000646:	1d3b      	adds	r3, r7, #4
 8000648:	2202      	movs	r2, #2
 800064a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800064c:	1d3b      	adds	r3, r7, #4
 800064e:	2200      	movs	r2, #0
 8000650:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000652:	1d3b      	adds	r3, r7, #4
 8000654:	0018      	movs	r0, r3
 8000656:	f001 f9d7 	bl	8001a08 <HAL_RCCEx_PeriphCLKConfig>
 800065a:	1e03      	subs	r3, r0, #0
 800065c:	d001      	beq.n	8000662 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800065e:	f000 f809 	bl	8000674 <Error_Handler>
  }
}
 8000662:	46c0      	nop			; (mov r8, r8)
 8000664:	46bd      	mov	sp, r7
 8000666:	b01f      	add	sp, #124	; 0x7c
 8000668:	bd90      	pop	{r4, r7, pc}
 800066a:	46c0      	nop			; (mov r8, r8)
 800066c:	40007000 	.word	0x40007000
 8000670:	ffffe7ff 	.word	0xffffe7ff

08000674 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000678:	b672      	cpsid	i
}
 800067a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800067c:	e7fe      	b.n	800067c <Error_Handler+0x8>
	...

08000680 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000684:	4b07      	ldr	r3, [pc, #28]	; (80006a4 <HAL_MspInit+0x24>)
 8000686:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000688:	4b06      	ldr	r3, [pc, #24]	; (80006a4 <HAL_MspInit+0x24>)
 800068a:	2101      	movs	r1, #1
 800068c:	430a      	orrs	r2, r1
 800068e:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000690:	4b04      	ldr	r3, [pc, #16]	; (80006a4 <HAL_MspInit+0x24>)
 8000692:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000694:	4b03      	ldr	r3, [pc, #12]	; (80006a4 <HAL_MspInit+0x24>)
 8000696:	2180      	movs	r1, #128	; 0x80
 8000698:	0549      	lsls	r1, r1, #21
 800069a:	430a      	orrs	r2, r1
 800069c:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800069e:	46c0      	nop			; (mov r8, r8)
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	40021000 	.word	0x40021000

080006a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006ac:	e7fe      	b.n	80006ac <NMI_Handler+0x4>

080006ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006ae:	b580      	push	{r7, lr}
 80006b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006b2:	e7fe      	b.n	80006b2 <HardFault_Handler+0x4>

080006b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80006b8:	46c0      	nop			; (mov r8, r8)
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}

080006be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006be:	b580      	push	{r7, lr}
 80006c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006c2:	46c0      	nop			; (mov r8, r8)
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}

080006c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006cc:	f000 f8fa 	bl	80008c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006d0:	46c0      	nop			; (mov r8, r8)
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}

080006d6 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006d6:	b580      	push	{r7, lr}
 80006d8:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006da:	46c0      	nop			; (mov r8, r8)
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd80      	pop	{r7, pc}

080006e0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006e4:	4b14      	ldr	r3, [pc, #80]	; (8000738 <MX_USART2_UART_Init+0x58>)
 80006e6:	4a15      	ldr	r2, [pc, #84]	; (800073c <MX_USART2_UART_Init+0x5c>)
 80006e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006ea:	4b13      	ldr	r3, [pc, #76]	; (8000738 <MX_USART2_UART_Init+0x58>)
 80006ec:	22e1      	movs	r2, #225	; 0xe1
 80006ee:	0252      	lsls	r2, r2, #9
 80006f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006f2:	4b11      	ldr	r3, [pc, #68]	; (8000738 <MX_USART2_UART_Init+0x58>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006f8:	4b0f      	ldr	r3, [pc, #60]	; (8000738 <MX_USART2_UART_Init+0x58>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006fe:	4b0e      	ldr	r3, [pc, #56]	; (8000738 <MX_USART2_UART_Init+0x58>)
 8000700:	2200      	movs	r2, #0
 8000702:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000704:	4b0c      	ldr	r3, [pc, #48]	; (8000738 <MX_USART2_UART_Init+0x58>)
 8000706:	220c      	movs	r2, #12
 8000708:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800070a:	4b0b      	ldr	r3, [pc, #44]	; (8000738 <MX_USART2_UART_Init+0x58>)
 800070c:	2200      	movs	r2, #0
 800070e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000710:	4b09      	ldr	r3, [pc, #36]	; (8000738 <MX_USART2_UART_Init+0x58>)
 8000712:	2200      	movs	r2, #0
 8000714:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000716:	4b08      	ldr	r3, [pc, #32]	; (8000738 <MX_USART2_UART_Init+0x58>)
 8000718:	2200      	movs	r2, #0
 800071a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800071c:	4b06      	ldr	r3, [pc, #24]	; (8000738 <MX_USART2_UART_Init+0x58>)
 800071e:	2200      	movs	r2, #0
 8000720:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000722:	4b05      	ldr	r3, [pc, #20]	; (8000738 <MX_USART2_UART_Init+0x58>)
 8000724:	0018      	movs	r0, r3
 8000726:	f001 fb0d 	bl	8001d44 <HAL_UART_Init>
 800072a:	1e03      	subs	r3, r0, #0
 800072c:	d001      	beq.n	8000732 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800072e:	f7ff ffa1 	bl	8000674 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000732:	46c0      	nop			; (mov r8, r8)
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}
 8000738:	20000028 	.word	0x20000028
 800073c:	40004400 	.word	0x40004400

08000740 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000740:	b590      	push	{r4, r7, lr}
 8000742:	b089      	sub	sp, #36	; 0x24
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000748:	240c      	movs	r4, #12
 800074a:	193b      	adds	r3, r7, r4
 800074c:	0018      	movs	r0, r3
 800074e:	2314      	movs	r3, #20
 8000750:	001a      	movs	r2, r3
 8000752:	2100      	movs	r1, #0
 8000754:	f002 f836 	bl	80027c4 <memset>
  if(uartHandle->Instance==USART2)
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	4a18      	ldr	r2, [pc, #96]	; (80007c0 <HAL_UART_MspInit+0x80>)
 800075e:	4293      	cmp	r3, r2
 8000760:	d129      	bne.n	80007b6 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000762:	4b18      	ldr	r3, [pc, #96]	; (80007c4 <HAL_UART_MspInit+0x84>)
 8000764:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000766:	4b17      	ldr	r3, [pc, #92]	; (80007c4 <HAL_UART_MspInit+0x84>)
 8000768:	2180      	movs	r1, #128	; 0x80
 800076a:	0289      	lsls	r1, r1, #10
 800076c:	430a      	orrs	r2, r1
 800076e:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000770:	4b14      	ldr	r3, [pc, #80]	; (80007c4 <HAL_UART_MspInit+0x84>)
 8000772:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000774:	4b13      	ldr	r3, [pc, #76]	; (80007c4 <HAL_UART_MspInit+0x84>)
 8000776:	2101      	movs	r1, #1
 8000778:	430a      	orrs	r2, r1
 800077a:	62da      	str	r2, [r3, #44]	; 0x2c
 800077c:	4b11      	ldr	r3, [pc, #68]	; (80007c4 <HAL_UART_MspInit+0x84>)
 800077e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000780:	2201      	movs	r2, #1
 8000782:	4013      	ands	r3, r2
 8000784:	60bb      	str	r3, [r7, #8]
 8000786:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000788:	0021      	movs	r1, r4
 800078a:	187b      	adds	r3, r7, r1
 800078c:	220c      	movs	r2, #12
 800078e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000790:	187b      	adds	r3, r7, r1
 8000792:	2202      	movs	r2, #2
 8000794:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000796:	187b      	adds	r3, r7, r1
 8000798:	2200      	movs	r2, #0
 800079a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800079c:	187b      	adds	r3, r7, r1
 800079e:	2203      	movs	r2, #3
 80007a0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80007a2:	187b      	adds	r3, r7, r1
 80007a4:	2204      	movs	r2, #4
 80007a6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007a8:	187a      	adds	r2, r7, r1
 80007aa:	23a0      	movs	r3, #160	; 0xa0
 80007ac:	05db      	lsls	r3, r3, #23
 80007ae:	0011      	movs	r1, r2
 80007b0:	0018      	movs	r0, r3
 80007b2:	f000 f97b 	bl	8000aac <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80007b6:	46c0      	nop			; (mov r8, r8)
 80007b8:	46bd      	mov	sp, r7
 80007ba:	b009      	add	sp, #36	; 0x24
 80007bc:	bd90      	pop	{r4, r7, pc}
 80007be:	46c0      	nop			; (mov r8, r8)
 80007c0:	40004400 	.word	0x40004400
 80007c4:	40021000 	.word	0x40021000

080007c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80007c8:	480d      	ldr	r0, [pc, #52]	; (8000800 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80007ca:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80007cc:	f7ff ff83 	bl	80006d6 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007d0:	480c      	ldr	r0, [pc, #48]	; (8000804 <LoopForever+0x6>)
  ldr r1, =_edata
 80007d2:	490d      	ldr	r1, [pc, #52]	; (8000808 <LoopForever+0xa>)
  ldr r2, =_sidata
 80007d4:	4a0d      	ldr	r2, [pc, #52]	; (800080c <LoopForever+0xe>)
  movs r3, #0
 80007d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007d8:	e002      	b.n	80007e0 <LoopCopyDataInit>

080007da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007de:	3304      	adds	r3, #4

080007e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007e4:	d3f9      	bcc.n	80007da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007e6:	4a0a      	ldr	r2, [pc, #40]	; (8000810 <LoopForever+0x12>)
  ldr r4, =_ebss
 80007e8:	4c0a      	ldr	r4, [pc, #40]	; (8000814 <LoopForever+0x16>)
  movs r3, #0
 80007ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007ec:	e001      	b.n	80007f2 <LoopFillZerobss>

080007ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007f0:	3204      	adds	r2, #4

080007f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007f4:	d3fb      	bcc.n	80007ee <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 80007f6:	f001 ffc1 	bl	800277c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80007fa:	f7ff feb9 	bl	8000570 <main>

080007fe <LoopForever>:

LoopForever:
    b LoopForever
 80007fe:	e7fe      	b.n	80007fe <LoopForever>
   ldr   r0, =_estack
 8000800:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000804:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000808:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800080c:	08002868 	.word	0x08002868
  ldr r2, =_sbss
 8000810:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000814:	200000b4 	.word	0x200000b4

08000818 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000818:	e7fe      	b.n	8000818 <ADC1_COMP_IRQHandler>
	...

0800081c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000822:	1dfb      	adds	r3, r7, #7
 8000824:	2200      	movs	r2, #0
 8000826:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000828:	4b0b      	ldr	r3, [pc, #44]	; (8000858 <HAL_Init+0x3c>)
 800082a:	681a      	ldr	r2, [r3, #0]
 800082c:	4b0a      	ldr	r3, [pc, #40]	; (8000858 <HAL_Init+0x3c>)
 800082e:	2140      	movs	r1, #64	; 0x40
 8000830:	430a      	orrs	r2, r1
 8000832:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000834:	2000      	movs	r0, #0
 8000836:	f000 f811 	bl	800085c <HAL_InitTick>
 800083a:	1e03      	subs	r3, r0, #0
 800083c:	d003      	beq.n	8000846 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800083e:	1dfb      	adds	r3, r7, #7
 8000840:	2201      	movs	r2, #1
 8000842:	701a      	strb	r2, [r3, #0]
 8000844:	e001      	b.n	800084a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000846:	f7ff ff1b 	bl	8000680 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800084a:	1dfb      	adds	r3, r7, #7
 800084c:	781b      	ldrb	r3, [r3, #0]
}
 800084e:	0018      	movs	r0, r3
 8000850:	46bd      	mov	sp, r7
 8000852:	b002      	add	sp, #8
 8000854:	bd80      	pop	{r7, pc}
 8000856:	46c0      	nop			; (mov r8, r8)
 8000858:	40022000 	.word	0x40022000

0800085c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800085c:	b590      	push	{r4, r7, lr}
 800085e:	b083      	sub	sp, #12
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000864:	4b14      	ldr	r3, [pc, #80]	; (80008b8 <HAL_InitTick+0x5c>)
 8000866:	681c      	ldr	r4, [r3, #0]
 8000868:	4b14      	ldr	r3, [pc, #80]	; (80008bc <HAL_InitTick+0x60>)
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	0019      	movs	r1, r3
 800086e:	23fa      	movs	r3, #250	; 0xfa
 8000870:	0098      	lsls	r0, r3, #2
 8000872:	f7ff fc49 	bl	8000108 <__udivsi3>
 8000876:	0003      	movs	r3, r0
 8000878:	0019      	movs	r1, r3
 800087a:	0020      	movs	r0, r4
 800087c:	f7ff fc44 	bl	8000108 <__udivsi3>
 8000880:	0003      	movs	r3, r0
 8000882:	0018      	movs	r0, r3
 8000884:	f000 f905 	bl	8000a92 <HAL_SYSTICK_Config>
 8000888:	1e03      	subs	r3, r0, #0
 800088a:	d001      	beq.n	8000890 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800088c:	2301      	movs	r3, #1
 800088e:	e00f      	b.n	80008b0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	2b03      	cmp	r3, #3
 8000894:	d80b      	bhi.n	80008ae <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000896:	6879      	ldr	r1, [r7, #4]
 8000898:	2301      	movs	r3, #1
 800089a:	425b      	negs	r3, r3
 800089c:	2200      	movs	r2, #0
 800089e:	0018      	movs	r0, r3
 80008a0:	f000 f8e2 	bl	8000a68 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008a4:	4b06      	ldr	r3, [pc, #24]	; (80008c0 <HAL_InitTick+0x64>)
 80008a6:	687a      	ldr	r2, [r7, #4]
 80008a8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008aa:	2300      	movs	r3, #0
 80008ac:	e000      	b.n	80008b0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80008ae:	2301      	movs	r3, #1
}
 80008b0:	0018      	movs	r0, r3
 80008b2:	46bd      	mov	sp, r7
 80008b4:	b003      	add	sp, #12
 80008b6:	bd90      	pop	{r4, r7, pc}
 80008b8:	20000000 	.word	0x20000000
 80008bc:	20000008 	.word	0x20000008
 80008c0:	20000004 	.word	0x20000004

080008c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008c8:	4b05      	ldr	r3, [pc, #20]	; (80008e0 <HAL_IncTick+0x1c>)
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	001a      	movs	r2, r3
 80008ce:	4b05      	ldr	r3, [pc, #20]	; (80008e4 <HAL_IncTick+0x20>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	18d2      	adds	r2, r2, r3
 80008d4:	4b03      	ldr	r3, [pc, #12]	; (80008e4 <HAL_IncTick+0x20>)
 80008d6:	601a      	str	r2, [r3, #0]
}
 80008d8:	46c0      	nop			; (mov r8, r8)
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	46c0      	nop			; (mov r8, r8)
 80008e0:	20000008 	.word	0x20000008
 80008e4:	200000b0 	.word	0x200000b0

080008e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
  return uwTick;
 80008ec:	4b02      	ldr	r3, [pc, #8]	; (80008f8 <HAL_GetTick+0x10>)
 80008ee:	681b      	ldr	r3, [r3, #0]
}
 80008f0:	0018      	movs	r0, r3
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	46c0      	nop			; (mov r8, r8)
 80008f8:	200000b0 	.word	0x200000b0

080008fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b084      	sub	sp, #16
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000904:	f7ff fff0 	bl	80008e8 <HAL_GetTick>
 8000908:	0003      	movs	r3, r0
 800090a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	3301      	adds	r3, #1
 8000914:	d005      	beq.n	8000922 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000916:	4b0a      	ldr	r3, [pc, #40]	; (8000940 <HAL_Delay+0x44>)
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	001a      	movs	r2, r3
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	189b      	adds	r3, r3, r2
 8000920:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000922:	46c0      	nop			; (mov r8, r8)
 8000924:	f7ff ffe0 	bl	80008e8 <HAL_GetTick>
 8000928:	0002      	movs	r2, r0
 800092a:	68bb      	ldr	r3, [r7, #8]
 800092c:	1ad3      	subs	r3, r2, r3
 800092e:	68fa      	ldr	r2, [r7, #12]
 8000930:	429a      	cmp	r2, r3
 8000932:	d8f7      	bhi.n	8000924 <HAL_Delay+0x28>
  {
  }
}
 8000934:	46c0      	nop			; (mov r8, r8)
 8000936:	46c0      	nop			; (mov r8, r8)
 8000938:	46bd      	mov	sp, r7
 800093a:	b004      	add	sp, #16
 800093c:	bd80      	pop	{r7, pc}
 800093e:	46c0      	nop			; (mov r8, r8)
 8000940:	20000008 	.word	0x20000008

08000944 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000944:	b590      	push	{r4, r7, lr}
 8000946:	b083      	sub	sp, #12
 8000948:	af00      	add	r7, sp, #0
 800094a:	0002      	movs	r2, r0
 800094c:	6039      	str	r1, [r7, #0]
 800094e:	1dfb      	adds	r3, r7, #7
 8000950:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000952:	1dfb      	adds	r3, r7, #7
 8000954:	781b      	ldrb	r3, [r3, #0]
 8000956:	2b7f      	cmp	r3, #127	; 0x7f
 8000958:	d828      	bhi.n	80009ac <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800095a:	4a2f      	ldr	r2, [pc, #188]	; (8000a18 <__NVIC_SetPriority+0xd4>)
 800095c:	1dfb      	adds	r3, r7, #7
 800095e:	781b      	ldrb	r3, [r3, #0]
 8000960:	b25b      	sxtb	r3, r3
 8000962:	089b      	lsrs	r3, r3, #2
 8000964:	33c0      	adds	r3, #192	; 0xc0
 8000966:	009b      	lsls	r3, r3, #2
 8000968:	589b      	ldr	r3, [r3, r2]
 800096a:	1dfa      	adds	r2, r7, #7
 800096c:	7812      	ldrb	r2, [r2, #0]
 800096e:	0011      	movs	r1, r2
 8000970:	2203      	movs	r2, #3
 8000972:	400a      	ands	r2, r1
 8000974:	00d2      	lsls	r2, r2, #3
 8000976:	21ff      	movs	r1, #255	; 0xff
 8000978:	4091      	lsls	r1, r2
 800097a:	000a      	movs	r2, r1
 800097c:	43d2      	mvns	r2, r2
 800097e:	401a      	ands	r2, r3
 8000980:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	019b      	lsls	r3, r3, #6
 8000986:	22ff      	movs	r2, #255	; 0xff
 8000988:	401a      	ands	r2, r3
 800098a:	1dfb      	adds	r3, r7, #7
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	0018      	movs	r0, r3
 8000990:	2303      	movs	r3, #3
 8000992:	4003      	ands	r3, r0
 8000994:	00db      	lsls	r3, r3, #3
 8000996:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000998:	481f      	ldr	r0, [pc, #124]	; (8000a18 <__NVIC_SetPriority+0xd4>)
 800099a:	1dfb      	adds	r3, r7, #7
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	b25b      	sxtb	r3, r3
 80009a0:	089b      	lsrs	r3, r3, #2
 80009a2:	430a      	orrs	r2, r1
 80009a4:	33c0      	adds	r3, #192	; 0xc0
 80009a6:	009b      	lsls	r3, r3, #2
 80009a8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80009aa:	e031      	b.n	8000a10 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009ac:	4a1b      	ldr	r2, [pc, #108]	; (8000a1c <__NVIC_SetPriority+0xd8>)
 80009ae:	1dfb      	adds	r3, r7, #7
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	0019      	movs	r1, r3
 80009b4:	230f      	movs	r3, #15
 80009b6:	400b      	ands	r3, r1
 80009b8:	3b08      	subs	r3, #8
 80009ba:	089b      	lsrs	r3, r3, #2
 80009bc:	3306      	adds	r3, #6
 80009be:	009b      	lsls	r3, r3, #2
 80009c0:	18d3      	adds	r3, r2, r3
 80009c2:	3304      	adds	r3, #4
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	1dfa      	adds	r2, r7, #7
 80009c8:	7812      	ldrb	r2, [r2, #0]
 80009ca:	0011      	movs	r1, r2
 80009cc:	2203      	movs	r2, #3
 80009ce:	400a      	ands	r2, r1
 80009d0:	00d2      	lsls	r2, r2, #3
 80009d2:	21ff      	movs	r1, #255	; 0xff
 80009d4:	4091      	lsls	r1, r2
 80009d6:	000a      	movs	r2, r1
 80009d8:	43d2      	mvns	r2, r2
 80009da:	401a      	ands	r2, r3
 80009dc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80009de:	683b      	ldr	r3, [r7, #0]
 80009e0:	019b      	lsls	r3, r3, #6
 80009e2:	22ff      	movs	r2, #255	; 0xff
 80009e4:	401a      	ands	r2, r3
 80009e6:	1dfb      	adds	r3, r7, #7
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	0018      	movs	r0, r3
 80009ec:	2303      	movs	r3, #3
 80009ee:	4003      	ands	r3, r0
 80009f0:	00db      	lsls	r3, r3, #3
 80009f2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009f4:	4809      	ldr	r0, [pc, #36]	; (8000a1c <__NVIC_SetPriority+0xd8>)
 80009f6:	1dfb      	adds	r3, r7, #7
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	001c      	movs	r4, r3
 80009fc:	230f      	movs	r3, #15
 80009fe:	4023      	ands	r3, r4
 8000a00:	3b08      	subs	r3, #8
 8000a02:	089b      	lsrs	r3, r3, #2
 8000a04:	430a      	orrs	r2, r1
 8000a06:	3306      	adds	r3, #6
 8000a08:	009b      	lsls	r3, r3, #2
 8000a0a:	18c3      	adds	r3, r0, r3
 8000a0c:	3304      	adds	r3, #4
 8000a0e:	601a      	str	r2, [r3, #0]
}
 8000a10:	46c0      	nop			; (mov r8, r8)
 8000a12:	46bd      	mov	sp, r7
 8000a14:	b003      	add	sp, #12
 8000a16:	bd90      	pop	{r4, r7, pc}
 8000a18:	e000e100 	.word	0xe000e100
 8000a1c:	e000ed00 	.word	0xe000ed00

08000a20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	1e5a      	subs	r2, r3, #1
 8000a2c:	2380      	movs	r3, #128	; 0x80
 8000a2e:	045b      	lsls	r3, r3, #17
 8000a30:	429a      	cmp	r2, r3
 8000a32:	d301      	bcc.n	8000a38 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a34:	2301      	movs	r3, #1
 8000a36:	e010      	b.n	8000a5a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a38:	4b0a      	ldr	r3, [pc, #40]	; (8000a64 <SysTick_Config+0x44>)
 8000a3a:	687a      	ldr	r2, [r7, #4]
 8000a3c:	3a01      	subs	r2, #1
 8000a3e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a40:	2301      	movs	r3, #1
 8000a42:	425b      	negs	r3, r3
 8000a44:	2103      	movs	r1, #3
 8000a46:	0018      	movs	r0, r3
 8000a48:	f7ff ff7c 	bl	8000944 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a4c:	4b05      	ldr	r3, [pc, #20]	; (8000a64 <SysTick_Config+0x44>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a52:	4b04      	ldr	r3, [pc, #16]	; (8000a64 <SysTick_Config+0x44>)
 8000a54:	2207      	movs	r2, #7
 8000a56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a58:	2300      	movs	r3, #0
}
 8000a5a:	0018      	movs	r0, r3
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	b002      	add	sp, #8
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	46c0      	nop			; (mov r8, r8)
 8000a64:	e000e010 	.word	0xe000e010

08000a68 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b084      	sub	sp, #16
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	60b9      	str	r1, [r7, #8]
 8000a70:	607a      	str	r2, [r7, #4]
 8000a72:	210f      	movs	r1, #15
 8000a74:	187b      	adds	r3, r7, r1
 8000a76:	1c02      	adds	r2, r0, #0
 8000a78:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000a7a:	68ba      	ldr	r2, [r7, #8]
 8000a7c:	187b      	adds	r3, r7, r1
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	b25b      	sxtb	r3, r3
 8000a82:	0011      	movs	r1, r2
 8000a84:	0018      	movs	r0, r3
 8000a86:	f7ff ff5d 	bl	8000944 <__NVIC_SetPriority>
}
 8000a8a:	46c0      	nop			; (mov r8, r8)
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	b004      	add	sp, #16
 8000a90:	bd80      	pop	{r7, pc}

08000a92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a92:	b580      	push	{r7, lr}
 8000a94:	b082      	sub	sp, #8
 8000a96:	af00      	add	r7, sp, #0
 8000a98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	0018      	movs	r0, r3
 8000a9e:	f7ff ffbf 	bl	8000a20 <SysTick_Config>
 8000aa2:	0003      	movs	r3, r0
}
 8000aa4:	0018      	movs	r0, r3
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	b002      	add	sp, #8
 8000aaa:	bd80      	pop	{r7, pc}

08000aac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b086      	sub	sp, #24
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
 8000ab4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000aba:	2300      	movs	r3, #0
 8000abc:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000ac2:	e155      	b.n	8000d70 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000ac4:	683b      	ldr	r3, [r7, #0]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	2101      	movs	r1, #1
 8000aca:	697a      	ldr	r2, [r7, #20]
 8000acc:	4091      	lsls	r1, r2
 8000ace:	000a      	movs	r2, r1
 8000ad0:	4013      	ands	r3, r2
 8000ad2:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d100      	bne.n	8000adc <HAL_GPIO_Init+0x30>
 8000ada:	e146      	b.n	8000d6a <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000adc:	683b      	ldr	r3, [r7, #0]
 8000ade:	685b      	ldr	r3, [r3, #4]
 8000ae0:	2203      	movs	r2, #3
 8000ae2:	4013      	ands	r3, r2
 8000ae4:	2b01      	cmp	r3, #1
 8000ae6:	d005      	beq.n	8000af4 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	685b      	ldr	r3, [r3, #4]
 8000aec:	2203      	movs	r2, #3
 8000aee:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000af0:	2b02      	cmp	r3, #2
 8000af2:	d130      	bne.n	8000b56 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	689b      	ldr	r3, [r3, #8]
 8000af8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000afa:	697b      	ldr	r3, [r7, #20]
 8000afc:	005b      	lsls	r3, r3, #1
 8000afe:	2203      	movs	r2, #3
 8000b00:	409a      	lsls	r2, r3
 8000b02:	0013      	movs	r3, r2
 8000b04:	43da      	mvns	r2, r3
 8000b06:	693b      	ldr	r3, [r7, #16]
 8000b08:	4013      	ands	r3, r2
 8000b0a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	68da      	ldr	r2, [r3, #12]
 8000b10:	697b      	ldr	r3, [r7, #20]
 8000b12:	005b      	lsls	r3, r3, #1
 8000b14:	409a      	lsls	r2, r3
 8000b16:	0013      	movs	r3, r2
 8000b18:	693a      	ldr	r2, [r7, #16]
 8000b1a:	4313      	orrs	r3, r2
 8000b1c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	693a      	ldr	r2, [r7, #16]
 8000b22:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	685b      	ldr	r3, [r3, #4]
 8000b28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	697b      	ldr	r3, [r7, #20]
 8000b2e:	409a      	lsls	r2, r3
 8000b30:	0013      	movs	r3, r2
 8000b32:	43da      	mvns	r2, r3
 8000b34:	693b      	ldr	r3, [r7, #16]
 8000b36:	4013      	ands	r3, r2
 8000b38:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000b3a:	683b      	ldr	r3, [r7, #0]
 8000b3c:	685b      	ldr	r3, [r3, #4]
 8000b3e:	091b      	lsrs	r3, r3, #4
 8000b40:	2201      	movs	r2, #1
 8000b42:	401a      	ands	r2, r3
 8000b44:	697b      	ldr	r3, [r7, #20]
 8000b46:	409a      	lsls	r2, r3
 8000b48:	0013      	movs	r3, r2
 8000b4a:	693a      	ldr	r2, [r7, #16]
 8000b4c:	4313      	orrs	r3, r2
 8000b4e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	693a      	ldr	r2, [r7, #16]
 8000b54:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b56:	683b      	ldr	r3, [r7, #0]
 8000b58:	685b      	ldr	r3, [r3, #4]
 8000b5a:	2203      	movs	r2, #3
 8000b5c:	4013      	ands	r3, r2
 8000b5e:	2b03      	cmp	r3, #3
 8000b60:	d017      	beq.n	8000b92 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	68db      	ldr	r3, [r3, #12]
 8000b66:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000b68:	697b      	ldr	r3, [r7, #20]
 8000b6a:	005b      	lsls	r3, r3, #1
 8000b6c:	2203      	movs	r2, #3
 8000b6e:	409a      	lsls	r2, r3
 8000b70:	0013      	movs	r3, r2
 8000b72:	43da      	mvns	r2, r3
 8000b74:	693b      	ldr	r3, [r7, #16]
 8000b76:	4013      	ands	r3, r2
 8000b78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000b7a:	683b      	ldr	r3, [r7, #0]
 8000b7c:	689a      	ldr	r2, [r3, #8]
 8000b7e:	697b      	ldr	r3, [r7, #20]
 8000b80:	005b      	lsls	r3, r3, #1
 8000b82:	409a      	lsls	r2, r3
 8000b84:	0013      	movs	r3, r2
 8000b86:	693a      	ldr	r2, [r7, #16]
 8000b88:	4313      	orrs	r3, r2
 8000b8a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	693a      	ldr	r2, [r7, #16]
 8000b90:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b92:	683b      	ldr	r3, [r7, #0]
 8000b94:	685b      	ldr	r3, [r3, #4]
 8000b96:	2203      	movs	r2, #3
 8000b98:	4013      	ands	r3, r2
 8000b9a:	2b02      	cmp	r3, #2
 8000b9c:	d123      	bne.n	8000be6 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000b9e:	697b      	ldr	r3, [r7, #20]
 8000ba0:	08da      	lsrs	r2, r3, #3
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	3208      	adds	r2, #8
 8000ba6:	0092      	lsls	r2, r2, #2
 8000ba8:	58d3      	ldr	r3, [r2, r3]
 8000baa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000bac:	697b      	ldr	r3, [r7, #20]
 8000bae:	2207      	movs	r2, #7
 8000bb0:	4013      	ands	r3, r2
 8000bb2:	009b      	lsls	r3, r3, #2
 8000bb4:	220f      	movs	r2, #15
 8000bb6:	409a      	lsls	r2, r3
 8000bb8:	0013      	movs	r3, r2
 8000bba:	43da      	mvns	r2, r3
 8000bbc:	693b      	ldr	r3, [r7, #16]
 8000bbe:	4013      	ands	r3, r2
 8000bc0:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	691a      	ldr	r2, [r3, #16]
 8000bc6:	697b      	ldr	r3, [r7, #20]
 8000bc8:	2107      	movs	r1, #7
 8000bca:	400b      	ands	r3, r1
 8000bcc:	009b      	lsls	r3, r3, #2
 8000bce:	409a      	lsls	r2, r3
 8000bd0:	0013      	movs	r3, r2
 8000bd2:	693a      	ldr	r2, [r7, #16]
 8000bd4:	4313      	orrs	r3, r2
 8000bd6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	08da      	lsrs	r2, r3, #3
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	3208      	adds	r2, #8
 8000be0:	0092      	lsls	r2, r2, #2
 8000be2:	6939      	ldr	r1, [r7, #16]
 8000be4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	005b      	lsls	r3, r3, #1
 8000bf0:	2203      	movs	r2, #3
 8000bf2:	409a      	lsls	r2, r3
 8000bf4:	0013      	movs	r3, r2
 8000bf6:	43da      	mvns	r2, r3
 8000bf8:	693b      	ldr	r3, [r7, #16]
 8000bfa:	4013      	ands	r3, r2
 8000bfc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000bfe:	683b      	ldr	r3, [r7, #0]
 8000c00:	685b      	ldr	r3, [r3, #4]
 8000c02:	2203      	movs	r2, #3
 8000c04:	401a      	ands	r2, r3
 8000c06:	697b      	ldr	r3, [r7, #20]
 8000c08:	005b      	lsls	r3, r3, #1
 8000c0a:	409a      	lsls	r2, r3
 8000c0c:	0013      	movs	r3, r2
 8000c0e:	693a      	ldr	r2, [r7, #16]
 8000c10:	4313      	orrs	r3, r2
 8000c12:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	693a      	ldr	r2, [r7, #16]
 8000c18:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	685a      	ldr	r2, [r3, #4]
 8000c1e:	23c0      	movs	r3, #192	; 0xc0
 8000c20:	029b      	lsls	r3, r3, #10
 8000c22:	4013      	ands	r3, r2
 8000c24:	d100      	bne.n	8000c28 <HAL_GPIO_Init+0x17c>
 8000c26:	e0a0      	b.n	8000d6a <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c28:	4b57      	ldr	r3, [pc, #348]	; (8000d88 <HAL_GPIO_Init+0x2dc>)
 8000c2a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c2c:	4b56      	ldr	r3, [pc, #344]	; (8000d88 <HAL_GPIO_Init+0x2dc>)
 8000c2e:	2101      	movs	r1, #1
 8000c30:	430a      	orrs	r2, r1
 8000c32:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000c34:	4a55      	ldr	r2, [pc, #340]	; (8000d8c <HAL_GPIO_Init+0x2e0>)
 8000c36:	697b      	ldr	r3, [r7, #20]
 8000c38:	089b      	lsrs	r3, r3, #2
 8000c3a:	3302      	adds	r3, #2
 8000c3c:	009b      	lsls	r3, r3, #2
 8000c3e:	589b      	ldr	r3, [r3, r2]
 8000c40:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000c42:	697b      	ldr	r3, [r7, #20]
 8000c44:	2203      	movs	r2, #3
 8000c46:	4013      	ands	r3, r2
 8000c48:	009b      	lsls	r3, r3, #2
 8000c4a:	220f      	movs	r2, #15
 8000c4c:	409a      	lsls	r2, r3
 8000c4e:	0013      	movs	r3, r2
 8000c50:	43da      	mvns	r2, r3
 8000c52:	693b      	ldr	r3, [r7, #16]
 8000c54:	4013      	ands	r3, r2
 8000c56:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000c58:	687a      	ldr	r2, [r7, #4]
 8000c5a:	23a0      	movs	r3, #160	; 0xa0
 8000c5c:	05db      	lsls	r3, r3, #23
 8000c5e:	429a      	cmp	r2, r3
 8000c60:	d01f      	beq.n	8000ca2 <HAL_GPIO_Init+0x1f6>
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	4a4a      	ldr	r2, [pc, #296]	; (8000d90 <HAL_GPIO_Init+0x2e4>)
 8000c66:	4293      	cmp	r3, r2
 8000c68:	d019      	beq.n	8000c9e <HAL_GPIO_Init+0x1f2>
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	4a49      	ldr	r2, [pc, #292]	; (8000d94 <HAL_GPIO_Init+0x2e8>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d013      	beq.n	8000c9a <HAL_GPIO_Init+0x1ee>
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	4a48      	ldr	r2, [pc, #288]	; (8000d98 <HAL_GPIO_Init+0x2ec>)
 8000c76:	4293      	cmp	r3, r2
 8000c78:	d00d      	beq.n	8000c96 <HAL_GPIO_Init+0x1ea>
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	4a47      	ldr	r2, [pc, #284]	; (8000d9c <HAL_GPIO_Init+0x2f0>)
 8000c7e:	4293      	cmp	r3, r2
 8000c80:	d007      	beq.n	8000c92 <HAL_GPIO_Init+0x1e6>
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	4a46      	ldr	r2, [pc, #280]	; (8000da0 <HAL_GPIO_Init+0x2f4>)
 8000c86:	4293      	cmp	r3, r2
 8000c88:	d101      	bne.n	8000c8e <HAL_GPIO_Init+0x1e2>
 8000c8a:	2305      	movs	r3, #5
 8000c8c:	e00a      	b.n	8000ca4 <HAL_GPIO_Init+0x1f8>
 8000c8e:	2306      	movs	r3, #6
 8000c90:	e008      	b.n	8000ca4 <HAL_GPIO_Init+0x1f8>
 8000c92:	2304      	movs	r3, #4
 8000c94:	e006      	b.n	8000ca4 <HAL_GPIO_Init+0x1f8>
 8000c96:	2303      	movs	r3, #3
 8000c98:	e004      	b.n	8000ca4 <HAL_GPIO_Init+0x1f8>
 8000c9a:	2302      	movs	r3, #2
 8000c9c:	e002      	b.n	8000ca4 <HAL_GPIO_Init+0x1f8>
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	e000      	b.n	8000ca4 <HAL_GPIO_Init+0x1f8>
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	697a      	ldr	r2, [r7, #20]
 8000ca6:	2103      	movs	r1, #3
 8000ca8:	400a      	ands	r2, r1
 8000caa:	0092      	lsls	r2, r2, #2
 8000cac:	4093      	lsls	r3, r2
 8000cae:	693a      	ldr	r2, [r7, #16]
 8000cb0:	4313      	orrs	r3, r2
 8000cb2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000cb4:	4935      	ldr	r1, [pc, #212]	; (8000d8c <HAL_GPIO_Init+0x2e0>)
 8000cb6:	697b      	ldr	r3, [r7, #20]
 8000cb8:	089b      	lsrs	r3, r3, #2
 8000cba:	3302      	adds	r3, #2
 8000cbc:	009b      	lsls	r3, r3, #2
 8000cbe:	693a      	ldr	r2, [r7, #16]
 8000cc0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000cc2:	4b38      	ldr	r3, [pc, #224]	; (8000da4 <HAL_GPIO_Init+0x2f8>)
 8000cc4:	689b      	ldr	r3, [r3, #8]
 8000cc6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	43da      	mvns	r2, r3
 8000ccc:	693b      	ldr	r3, [r7, #16]
 8000cce:	4013      	ands	r3, r2
 8000cd0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	685a      	ldr	r2, [r3, #4]
 8000cd6:	2380      	movs	r3, #128	; 0x80
 8000cd8:	035b      	lsls	r3, r3, #13
 8000cda:	4013      	ands	r3, r2
 8000cdc:	d003      	beq.n	8000ce6 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8000cde:	693a      	ldr	r2, [r7, #16]
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	4313      	orrs	r3, r2
 8000ce4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000ce6:	4b2f      	ldr	r3, [pc, #188]	; (8000da4 <HAL_GPIO_Init+0x2f8>)
 8000ce8:	693a      	ldr	r2, [r7, #16]
 8000cea:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000cec:	4b2d      	ldr	r3, [pc, #180]	; (8000da4 <HAL_GPIO_Init+0x2f8>)
 8000cee:	68db      	ldr	r3, [r3, #12]
 8000cf0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	43da      	mvns	r2, r3
 8000cf6:	693b      	ldr	r3, [r7, #16]
 8000cf8:	4013      	ands	r3, r2
 8000cfa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	685a      	ldr	r2, [r3, #4]
 8000d00:	2380      	movs	r3, #128	; 0x80
 8000d02:	039b      	lsls	r3, r3, #14
 8000d04:	4013      	ands	r3, r2
 8000d06:	d003      	beq.n	8000d10 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000d08:	693a      	ldr	r2, [r7, #16]
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	4313      	orrs	r3, r2
 8000d0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000d10:	4b24      	ldr	r3, [pc, #144]	; (8000da4 <HAL_GPIO_Init+0x2f8>)
 8000d12:	693a      	ldr	r2, [r7, #16]
 8000d14:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8000d16:	4b23      	ldr	r3, [pc, #140]	; (8000da4 <HAL_GPIO_Init+0x2f8>)
 8000d18:	685b      	ldr	r3, [r3, #4]
 8000d1a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	43da      	mvns	r2, r3
 8000d20:	693b      	ldr	r3, [r7, #16]
 8000d22:	4013      	ands	r3, r2
 8000d24:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	685a      	ldr	r2, [r3, #4]
 8000d2a:	2380      	movs	r3, #128	; 0x80
 8000d2c:	029b      	lsls	r3, r3, #10
 8000d2e:	4013      	ands	r3, r2
 8000d30:	d003      	beq.n	8000d3a <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8000d32:	693a      	ldr	r2, [r7, #16]
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	4313      	orrs	r3, r2
 8000d38:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000d3a:	4b1a      	ldr	r3, [pc, #104]	; (8000da4 <HAL_GPIO_Init+0x2f8>)
 8000d3c:	693a      	ldr	r2, [r7, #16]
 8000d3e:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000d40:	4b18      	ldr	r3, [pc, #96]	; (8000da4 <HAL_GPIO_Init+0x2f8>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	43da      	mvns	r2, r3
 8000d4a:	693b      	ldr	r3, [r7, #16]
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000d50:	683b      	ldr	r3, [r7, #0]
 8000d52:	685a      	ldr	r2, [r3, #4]
 8000d54:	2380      	movs	r3, #128	; 0x80
 8000d56:	025b      	lsls	r3, r3, #9
 8000d58:	4013      	ands	r3, r2
 8000d5a:	d003      	beq.n	8000d64 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8000d5c:	693a      	ldr	r2, [r7, #16]
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	4313      	orrs	r3, r2
 8000d62:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000d64:	4b0f      	ldr	r3, [pc, #60]	; (8000da4 <HAL_GPIO_Init+0x2f8>)
 8000d66:	693a      	ldr	r2, [r7, #16]
 8000d68:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8000d6a:	697b      	ldr	r3, [r7, #20]
 8000d6c:	3301      	adds	r3, #1
 8000d6e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000d70:	683b      	ldr	r3, [r7, #0]
 8000d72:	681a      	ldr	r2, [r3, #0]
 8000d74:	697b      	ldr	r3, [r7, #20]
 8000d76:	40da      	lsrs	r2, r3
 8000d78:	1e13      	subs	r3, r2, #0
 8000d7a:	d000      	beq.n	8000d7e <HAL_GPIO_Init+0x2d2>
 8000d7c:	e6a2      	b.n	8000ac4 <HAL_GPIO_Init+0x18>
  }
}
 8000d7e:	46c0      	nop			; (mov r8, r8)
 8000d80:	46c0      	nop			; (mov r8, r8)
 8000d82:	46bd      	mov	sp, r7
 8000d84:	b006      	add	sp, #24
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	40021000 	.word	0x40021000
 8000d8c:	40010000 	.word	0x40010000
 8000d90:	50000400 	.word	0x50000400
 8000d94:	50000800 	.word	0x50000800
 8000d98:	50000c00 	.word	0x50000c00
 8000d9c:	50001000 	.word	0x50001000
 8000da0:	50001c00 	.word	0x50001c00
 8000da4:	40010400 	.word	0x40010400

08000da8 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
 8000db0:	0008      	movs	r0, r1
 8000db2:	0011      	movs	r1, r2
 8000db4:	1cbb      	adds	r3, r7, #2
 8000db6:	1c02      	adds	r2, r0, #0
 8000db8:	801a      	strh	r2, [r3, #0]
 8000dba:	1c7b      	adds	r3, r7, #1
 8000dbc:	1c0a      	adds	r2, r1, #0
 8000dbe:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000dc0:	1c7b      	adds	r3, r7, #1
 8000dc2:	781b      	ldrb	r3, [r3, #0]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d004      	beq.n	8000dd2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000dc8:	1cbb      	adds	r3, r7, #2
 8000dca:	881a      	ldrh	r2, [r3, #0]
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8000dd0:	e003      	b.n	8000dda <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8000dd2:	1cbb      	adds	r3, r7, #2
 8000dd4:	881a      	ldrh	r2, [r3, #0]
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000dda:	46c0      	nop			; (mov r8, r8)
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	b002      	add	sp, #8
 8000de0:	bd80      	pop	{r7, pc}

08000de2 <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000de2:	b580      	push	{r7, lr}
 8000de4:	b084      	sub	sp, #16
 8000de6:	af00      	add	r7, sp, #0
 8000de8:	6078      	str	r0, [r7, #4]
 8000dea:	000a      	movs	r2, r1
 8000dec:	1cbb      	adds	r3, r7, #2
 8000dee:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	695b      	ldr	r3, [r3, #20]
 8000df4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000df6:	1cbb      	adds	r3, r7, #2
 8000df8:	881b      	ldrh	r3, [r3, #0]
 8000dfa:	68fa      	ldr	r2, [r7, #12]
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	041a      	lsls	r2, r3, #16
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	43db      	mvns	r3, r3
 8000e04:	1cb9      	adds	r1, r7, #2
 8000e06:	8809      	ldrh	r1, [r1, #0]
 8000e08:	400b      	ands	r3, r1
 8000e0a:	431a      	orrs	r2, r3
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	619a      	str	r2, [r3, #24]
}
 8000e10:	46c0      	nop			; (mov r8, r8)
 8000e12:	46bd      	mov	sp, r7
 8000e14:	b004      	add	sp, #16
 8000e16:	bd80      	pop	{r7, pc}

08000e18 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e18:	b5b0      	push	{r4, r5, r7, lr}
 8000e1a:	b08a      	sub	sp, #40	; 0x28
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d102      	bne.n	8000e2c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000e26:	2301      	movs	r3, #1
 8000e28:	f000 fbbf 	bl	80015aa <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000e2c:	4bc9      	ldr	r3, [pc, #804]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 8000e2e:	68db      	ldr	r3, [r3, #12]
 8000e30:	220c      	movs	r2, #12
 8000e32:	4013      	ands	r3, r2
 8000e34:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000e36:	4bc7      	ldr	r3, [pc, #796]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 8000e38:	68da      	ldr	r2, [r3, #12]
 8000e3a:	2380      	movs	r3, #128	; 0x80
 8000e3c:	025b      	lsls	r3, r3, #9
 8000e3e:	4013      	ands	r3, r2
 8000e40:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	2201      	movs	r2, #1
 8000e48:	4013      	ands	r3, r2
 8000e4a:	d100      	bne.n	8000e4e <HAL_RCC_OscConfig+0x36>
 8000e4c:	e07e      	b.n	8000f4c <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e4e:	69fb      	ldr	r3, [r7, #28]
 8000e50:	2b08      	cmp	r3, #8
 8000e52:	d007      	beq.n	8000e64 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000e54:	69fb      	ldr	r3, [r7, #28]
 8000e56:	2b0c      	cmp	r3, #12
 8000e58:	d112      	bne.n	8000e80 <HAL_RCC_OscConfig+0x68>
 8000e5a:	69ba      	ldr	r2, [r7, #24]
 8000e5c:	2380      	movs	r3, #128	; 0x80
 8000e5e:	025b      	lsls	r3, r3, #9
 8000e60:	429a      	cmp	r2, r3
 8000e62:	d10d      	bne.n	8000e80 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e64:	4bbb      	ldr	r3, [pc, #748]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 8000e66:	681a      	ldr	r2, [r3, #0]
 8000e68:	2380      	movs	r3, #128	; 0x80
 8000e6a:	029b      	lsls	r3, r3, #10
 8000e6c:	4013      	ands	r3, r2
 8000e6e:	d100      	bne.n	8000e72 <HAL_RCC_OscConfig+0x5a>
 8000e70:	e06b      	b.n	8000f4a <HAL_RCC_OscConfig+0x132>
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	685b      	ldr	r3, [r3, #4]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d167      	bne.n	8000f4a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	f000 fb95 	bl	80015aa <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	685a      	ldr	r2, [r3, #4]
 8000e84:	2380      	movs	r3, #128	; 0x80
 8000e86:	025b      	lsls	r3, r3, #9
 8000e88:	429a      	cmp	r2, r3
 8000e8a:	d107      	bne.n	8000e9c <HAL_RCC_OscConfig+0x84>
 8000e8c:	4bb1      	ldr	r3, [pc, #708]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 8000e8e:	681a      	ldr	r2, [r3, #0]
 8000e90:	4bb0      	ldr	r3, [pc, #704]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 8000e92:	2180      	movs	r1, #128	; 0x80
 8000e94:	0249      	lsls	r1, r1, #9
 8000e96:	430a      	orrs	r2, r1
 8000e98:	601a      	str	r2, [r3, #0]
 8000e9a:	e027      	b.n	8000eec <HAL_RCC_OscConfig+0xd4>
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	685a      	ldr	r2, [r3, #4]
 8000ea0:	23a0      	movs	r3, #160	; 0xa0
 8000ea2:	02db      	lsls	r3, r3, #11
 8000ea4:	429a      	cmp	r2, r3
 8000ea6:	d10e      	bne.n	8000ec6 <HAL_RCC_OscConfig+0xae>
 8000ea8:	4baa      	ldr	r3, [pc, #680]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 8000eaa:	681a      	ldr	r2, [r3, #0]
 8000eac:	4ba9      	ldr	r3, [pc, #676]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 8000eae:	2180      	movs	r1, #128	; 0x80
 8000eb0:	02c9      	lsls	r1, r1, #11
 8000eb2:	430a      	orrs	r2, r1
 8000eb4:	601a      	str	r2, [r3, #0]
 8000eb6:	4ba7      	ldr	r3, [pc, #668]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 8000eb8:	681a      	ldr	r2, [r3, #0]
 8000eba:	4ba6      	ldr	r3, [pc, #664]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 8000ebc:	2180      	movs	r1, #128	; 0x80
 8000ebe:	0249      	lsls	r1, r1, #9
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	601a      	str	r2, [r3, #0]
 8000ec4:	e012      	b.n	8000eec <HAL_RCC_OscConfig+0xd4>
 8000ec6:	4ba3      	ldr	r3, [pc, #652]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 8000ec8:	681a      	ldr	r2, [r3, #0]
 8000eca:	4ba2      	ldr	r3, [pc, #648]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 8000ecc:	49a2      	ldr	r1, [pc, #648]	; (8001158 <HAL_RCC_OscConfig+0x340>)
 8000ece:	400a      	ands	r2, r1
 8000ed0:	601a      	str	r2, [r3, #0]
 8000ed2:	4ba0      	ldr	r3, [pc, #640]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 8000ed4:	681a      	ldr	r2, [r3, #0]
 8000ed6:	2380      	movs	r3, #128	; 0x80
 8000ed8:	025b      	lsls	r3, r3, #9
 8000eda:	4013      	ands	r3, r2
 8000edc:	60fb      	str	r3, [r7, #12]
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	4b9c      	ldr	r3, [pc, #624]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 8000ee2:	681a      	ldr	r2, [r3, #0]
 8000ee4:	4b9b      	ldr	r3, [pc, #620]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 8000ee6:	499d      	ldr	r1, [pc, #628]	; (800115c <HAL_RCC_OscConfig+0x344>)
 8000ee8:	400a      	ands	r2, r1
 8000eea:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d015      	beq.n	8000f20 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ef4:	f7ff fcf8 	bl	80008e8 <HAL_GetTick>
 8000ef8:	0003      	movs	r3, r0
 8000efa:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000efc:	e009      	b.n	8000f12 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000efe:	f7ff fcf3 	bl	80008e8 <HAL_GetTick>
 8000f02:	0002      	movs	r2, r0
 8000f04:	697b      	ldr	r3, [r7, #20]
 8000f06:	1ad3      	subs	r3, r2, r3
 8000f08:	2b64      	cmp	r3, #100	; 0x64
 8000f0a:	d902      	bls.n	8000f12 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000f0c:	2303      	movs	r3, #3
 8000f0e:	f000 fb4c 	bl	80015aa <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000f12:	4b90      	ldr	r3, [pc, #576]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 8000f14:	681a      	ldr	r2, [r3, #0]
 8000f16:	2380      	movs	r3, #128	; 0x80
 8000f18:	029b      	lsls	r3, r3, #10
 8000f1a:	4013      	ands	r3, r2
 8000f1c:	d0ef      	beq.n	8000efe <HAL_RCC_OscConfig+0xe6>
 8000f1e:	e015      	b.n	8000f4c <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f20:	f7ff fce2 	bl	80008e8 <HAL_GetTick>
 8000f24:	0003      	movs	r3, r0
 8000f26:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000f28:	e008      	b.n	8000f3c <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f2a:	f7ff fcdd 	bl	80008e8 <HAL_GetTick>
 8000f2e:	0002      	movs	r2, r0
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	1ad3      	subs	r3, r2, r3
 8000f34:	2b64      	cmp	r3, #100	; 0x64
 8000f36:	d901      	bls.n	8000f3c <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8000f38:	2303      	movs	r3, #3
 8000f3a:	e336      	b.n	80015aa <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000f3c:	4b85      	ldr	r3, [pc, #532]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 8000f3e:	681a      	ldr	r2, [r3, #0]
 8000f40:	2380      	movs	r3, #128	; 0x80
 8000f42:	029b      	lsls	r3, r3, #10
 8000f44:	4013      	ands	r3, r2
 8000f46:	d1f0      	bne.n	8000f2a <HAL_RCC_OscConfig+0x112>
 8000f48:	e000      	b.n	8000f4c <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f4a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	2202      	movs	r2, #2
 8000f52:	4013      	ands	r3, r2
 8000f54:	d100      	bne.n	8000f58 <HAL_RCC_OscConfig+0x140>
 8000f56:	e099      	b.n	800108c <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	68db      	ldr	r3, [r3, #12]
 8000f5c:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8000f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f60:	2220      	movs	r2, #32
 8000f62:	4013      	ands	r3, r2
 8000f64:	d009      	beq.n	8000f7a <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8000f66:	4b7b      	ldr	r3, [pc, #492]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 8000f68:	681a      	ldr	r2, [r3, #0]
 8000f6a:	4b7a      	ldr	r3, [pc, #488]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 8000f6c:	2120      	movs	r1, #32
 8000f6e:	430a      	orrs	r2, r1
 8000f70:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8000f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f74:	2220      	movs	r2, #32
 8000f76:	4393      	bics	r3, r2
 8000f78:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f7a:	69fb      	ldr	r3, [r7, #28]
 8000f7c:	2b04      	cmp	r3, #4
 8000f7e:	d005      	beq.n	8000f8c <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000f80:	69fb      	ldr	r3, [r7, #28]
 8000f82:	2b0c      	cmp	r3, #12
 8000f84:	d13e      	bne.n	8001004 <HAL_RCC_OscConfig+0x1ec>
 8000f86:	69bb      	ldr	r3, [r7, #24]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d13b      	bne.n	8001004 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8000f8c:	4b71      	ldr	r3, [pc, #452]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	2204      	movs	r2, #4
 8000f92:	4013      	ands	r3, r2
 8000f94:	d004      	beq.n	8000fa0 <HAL_RCC_OscConfig+0x188>
 8000f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d101      	bne.n	8000fa0 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	e304      	b.n	80015aa <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fa0:	4b6c      	ldr	r3, [pc, #432]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	4a6e      	ldr	r2, [pc, #440]	; (8001160 <HAL_RCC_OscConfig+0x348>)
 8000fa6:	4013      	ands	r3, r2
 8000fa8:	0019      	movs	r1, r3
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	691b      	ldr	r3, [r3, #16]
 8000fae:	021a      	lsls	r2, r3, #8
 8000fb0:	4b68      	ldr	r3, [pc, #416]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 8000fb2:	430a      	orrs	r2, r1
 8000fb4:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000fb6:	4b67      	ldr	r3, [pc, #412]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	2209      	movs	r2, #9
 8000fbc:	4393      	bics	r3, r2
 8000fbe:	0019      	movs	r1, r3
 8000fc0:	4b64      	ldr	r3, [pc, #400]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 8000fc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000fc4:	430a      	orrs	r2, r1
 8000fc6:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000fc8:	f000 fc42 	bl	8001850 <HAL_RCC_GetSysClockFreq>
 8000fcc:	0001      	movs	r1, r0
 8000fce:	4b61      	ldr	r3, [pc, #388]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 8000fd0:	68db      	ldr	r3, [r3, #12]
 8000fd2:	091b      	lsrs	r3, r3, #4
 8000fd4:	220f      	movs	r2, #15
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	4a62      	ldr	r2, [pc, #392]	; (8001164 <HAL_RCC_OscConfig+0x34c>)
 8000fda:	5cd3      	ldrb	r3, [r2, r3]
 8000fdc:	000a      	movs	r2, r1
 8000fde:	40da      	lsrs	r2, r3
 8000fe0:	4b61      	ldr	r3, [pc, #388]	; (8001168 <HAL_RCC_OscConfig+0x350>)
 8000fe2:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8000fe4:	4b61      	ldr	r3, [pc, #388]	; (800116c <HAL_RCC_OscConfig+0x354>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	2513      	movs	r5, #19
 8000fea:	197c      	adds	r4, r7, r5
 8000fec:	0018      	movs	r0, r3
 8000fee:	f7ff fc35 	bl	800085c <HAL_InitTick>
 8000ff2:	0003      	movs	r3, r0
 8000ff4:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8000ff6:	197b      	adds	r3, r7, r5
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d046      	beq.n	800108c <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8000ffe:	197b      	adds	r3, r7, r5
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	e2d2      	b.n	80015aa <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001006:	2b00      	cmp	r3, #0
 8001008:	d027      	beq.n	800105a <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800100a:	4b52      	ldr	r3, [pc, #328]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	2209      	movs	r2, #9
 8001010:	4393      	bics	r3, r2
 8001012:	0019      	movs	r1, r3
 8001014:	4b4f      	ldr	r3, [pc, #316]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 8001016:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001018:	430a      	orrs	r2, r1
 800101a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800101c:	f7ff fc64 	bl	80008e8 <HAL_GetTick>
 8001020:	0003      	movs	r3, r0
 8001022:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001024:	e008      	b.n	8001038 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001026:	f7ff fc5f 	bl	80008e8 <HAL_GetTick>
 800102a:	0002      	movs	r2, r0
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	1ad3      	subs	r3, r2, r3
 8001030:	2b02      	cmp	r3, #2
 8001032:	d901      	bls.n	8001038 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8001034:	2303      	movs	r3, #3
 8001036:	e2b8      	b.n	80015aa <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001038:	4b46      	ldr	r3, [pc, #280]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2204      	movs	r2, #4
 800103e:	4013      	ands	r3, r2
 8001040:	d0f1      	beq.n	8001026 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001042:	4b44      	ldr	r3, [pc, #272]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	4a46      	ldr	r2, [pc, #280]	; (8001160 <HAL_RCC_OscConfig+0x348>)
 8001048:	4013      	ands	r3, r2
 800104a:	0019      	movs	r1, r3
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	691b      	ldr	r3, [r3, #16]
 8001050:	021a      	lsls	r2, r3, #8
 8001052:	4b40      	ldr	r3, [pc, #256]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 8001054:	430a      	orrs	r2, r1
 8001056:	605a      	str	r2, [r3, #4]
 8001058:	e018      	b.n	800108c <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800105a:	4b3e      	ldr	r3, [pc, #248]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 800105c:	681a      	ldr	r2, [r3, #0]
 800105e:	4b3d      	ldr	r3, [pc, #244]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 8001060:	2101      	movs	r1, #1
 8001062:	438a      	bics	r2, r1
 8001064:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001066:	f7ff fc3f 	bl	80008e8 <HAL_GetTick>
 800106a:	0003      	movs	r3, r0
 800106c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800106e:	e008      	b.n	8001082 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001070:	f7ff fc3a 	bl	80008e8 <HAL_GetTick>
 8001074:	0002      	movs	r2, r0
 8001076:	697b      	ldr	r3, [r7, #20]
 8001078:	1ad3      	subs	r3, r2, r3
 800107a:	2b02      	cmp	r3, #2
 800107c:	d901      	bls.n	8001082 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 800107e:	2303      	movs	r3, #3
 8001080:	e293      	b.n	80015aa <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001082:	4b34      	ldr	r3, [pc, #208]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	2204      	movs	r2, #4
 8001088:	4013      	ands	r3, r2
 800108a:	d1f1      	bne.n	8001070 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	2210      	movs	r2, #16
 8001092:	4013      	ands	r3, r2
 8001094:	d100      	bne.n	8001098 <HAL_RCC_OscConfig+0x280>
 8001096:	e0a2      	b.n	80011de <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001098:	69fb      	ldr	r3, [r7, #28]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d140      	bne.n	8001120 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800109e:	4b2d      	ldr	r3, [pc, #180]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 80010a0:	681a      	ldr	r2, [r3, #0]
 80010a2:	2380      	movs	r3, #128	; 0x80
 80010a4:	009b      	lsls	r3, r3, #2
 80010a6:	4013      	ands	r3, r2
 80010a8:	d005      	beq.n	80010b6 <HAL_RCC_OscConfig+0x29e>
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	69db      	ldr	r3, [r3, #28]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d101      	bne.n	80010b6 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80010b2:	2301      	movs	r3, #1
 80010b4:	e279      	b.n	80015aa <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80010b6:	4b27      	ldr	r3, [pc, #156]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	4a2d      	ldr	r2, [pc, #180]	; (8001170 <HAL_RCC_OscConfig+0x358>)
 80010bc:	4013      	ands	r3, r2
 80010be:	0019      	movs	r1, r3
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010c4:	4b23      	ldr	r3, [pc, #140]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 80010c6:	430a      	orrs	r2, r1
 80010c8:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80010ca:	4b22      	ldr	r3, [pc, #136]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	021b      	lsls	r3, r3, #8
 80010d0:	0a19      	lsrs	r1, r3, #8
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6a1b      	ldr	r3, [r3, #32]
 80010d6:	061a      	lsls	r2, r3, #24
 80010d8:	4b1e      	ldr	r3, [pc, #120]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 80010da:	430a      	orrs	r2, r1
 80010dc:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010e2:	0b5b      	lsrs	r3, r3, #13
 80010e4:	3301      	adds	r3, #1
 80010e6:	2280      	movs	r2, #128	; 0x80
 80010e8:	0212      	lsls	r2, r2, #8
 80010ea:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80010ec:	4b19      	ldr	r3, [pc, #100]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 80010ee:	68db      	ldr	r3, [r3, #12]
 80010f0:	091b      	lsrs	r3, r3, #4
 80010f2:	210f      	movs	r1, #15
 80010f4:	400b      	ands	r3, r1
 80010f6:	491b      	ldr	r1, [pc, #108]	; (8001164 <HAL_RCC_OscConfig+0x34c>)
 80010f8:	5ccb      	ldrb	r3, [r1, r3]
 80010fa:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80010fc:	4b1a      	ldr	r3, [pc, #104]	; (8001168 <HAL_RCC_OscConfig+0x350>)
 80010fe:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001100:	4b1a      	ldr	r3, [pc, #104]	; (800116c <HAL_RCC_OscConfig+0x354>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	2513      	movs	r5, #19
 8001106:	197c      	adds	r4, r7, r5
 8001108:	0018      	movs	r0, r3
 800110a:	f7ff fba7 	bl	800085c <HAL_InitTick>
 800110e:	0003      	movs	r3, r0
 8001110:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001112:	197b      	adds	r3, r7, r5
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d061      	beq.n	80011de <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 800111a:	197b      	adds	r3, r7, r5
 800111c:	781b      	ldrb	r3, [r3, #0]
 800111e:	e244      	b.n	80015aa <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	69db      	ldr	r3, [r3, #28]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d040      	beq.n	80011aa <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001128:	4b0a      	ldr	r3, [pc, #40]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 800112a:	681a      	ldr	r2, [r3, #0]
 800112c:	4b09      	ldr	r3, [pc, #36]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 800112e:	2180      	movs	r1, #128	; 0x80
 8001130:	0049      	lsls	r1, r1, #1
 8001132:	430a      	orrs	r2, r1
 8001134:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001136:	f7ff fbd7 	bl	80008e8 <HAL_GetTick>
 800113a:	0003      	movs	r3, r0
 800113c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800113e:	e019      	b.n	8001174 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001140:	f7ff fbd2 	bl	80008e8 <HAL_GetTick>
 8001144:	0002      	movs	r2, r0
 8001146:	697b      	ldr	r3, [r7, #20]
 8001148:	1ad3      	subs	r3, r2, r3
 800114a:	2b02      	cmp	r3, #2
 800114c:	d912      	bls.n	8001174 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 800114e:	2303      	movs	r3, #3
 8001150:	e22b      	b.n	80015aa <HAL_RCC_OscConfig+0x792>
 8001152:	46c0      	nop			; (mov r8, r8)
 8001154:	40021000 	.word	0x40021000
 8001158:	fffeffff 	.word	0xfffeffff
 800115c:	fffbffff 	.word	0xfffbffff
 8001160:	ffffe0ff 	.word	0xffffe0ff
 8001164:	080027ec 	.word	0x080027ec
 8001168:	20000000 	.word	0x20000000
 800116c:	20000004 	.word	0x20000004
 8001170:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001174:	4bca      	ldr	r3, [pc, #808]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 8001176:	681a      	ldr	r2, [r3, #0]
 8001178:	2380      	movs	r3, #128	; 0x80
 800117a:	009b      	lsls	r3, r3, #2
 800117c:	4013      	ands	r3, r2
 800117e:	d0df      	beq.n	8001140 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001180:	4bc7      	ldr	r3, [pc, #796]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	4ac7      	ldr	r2, [pc, #796]	; (80014a4 <HAL_RCC_OscConfig+0x68c>)
 8001186:	4013      	ands	r3, r2
 8001188:	0019      	movs	r1, r3
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800118e:	4bc4      	ldr	r3, [pc, #784]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 8001190:	430a      	orrs	r2, r1
 8001192:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001194:	4bc2      	ldr	r3, [pc, #776]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	021b      	lsls	r3, r3, #8
 800119a:	0a19      	lsrs	r1, r3, #8
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	6a1b      	ldr	r3, [r3, #32]
 80011a0:	061a      	lsls	r2, r3, #24
 80011a2:	4bbf      	ldr	r3, [pc, #764]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 80011a4:	430a      	orrs	r2, r1
 80011a6:	605a      	str	r2, [r3, #4]
 80011a8:	e019      	b.n	80011de <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80011aa:	4bbd      	ldr	r3, [pc, #756]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 80011ac:	681a      	ldr	r2, [r3, #0]
 80011ae:	4bbc      	ldr	r3, [pc, #752]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 80011b0:	49bd      	ldr	r1, [pc, #756]	; (80014a8 <HAL_RCC_OscConfig+0x690>)
 80011b2:	400a      	ands	r2, r1
 80011b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011b6:	f7ff fb97 	bl	80008e8 <HAL_GetTick>
 80011ba:	0003      	movs	r3, r0
 80011bc:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80011be:	e008      	b.n	80011d2 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80011c0:	f7ff fb92 	bl	80008e8 <HAL_GetTick>
 80011c4:	0002      	movs	r2, r0
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	1ad3      	subs	r3, r2, r3
 80011ca:	2b02      	cmp	r3, #2
 80011cc:	d901      	bls.n	80011d2 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 80011ce:	2303      	movs	r3, #3
 80011d0:	e1eb      	b.n	80015aa <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80011d2:	4bb3      	ldr	r3, [pc, #716]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 80011d4:	681a      	ldr	r2, [r3, #0]
 80011d6:	2380      	movs	r3, #128	; 0x80
 80011d8:	009b      	lsls	r3, r3, #2
 80011da:	4013      	ands	r3, r2
 80011dc:	d1f0      	bne.n	80011c0 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	2208      	movs	r2, #8
 80011e4:	4013      	ands	r3, r2
 80011e6:	d036      	beq.n	8001256 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	695b      	ldr	r3, [r3, #20]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d019      	beq.n	8001224 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011f0:	4bab      	ldr	r3, [pc, #684]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 80011f2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80011f4:	4baa      	ldr	r3, [pc, #680]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 80011f6:	2101      	movs	r1, #1
 80011f8:	430a      	orrs	r2, r1
 80011fa:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011fc:	f7ff fb74 	bl	80008e8 <HAL_GetTick>
 8001200:	0003      	movs	r3, r0
 8001202:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001204:	e008      	b.n	8001218 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001206:	f7ff fb6f 	bl	80008e8 <HAL_GetTick>
 800120a:	0002      	movs	r2, r0
 800120c:	697b      	ldr	r3, [r7, #20]
 800120e:	1ad3      	subs	r3, r2, r3
 8001210:	2b02      	cmp	r3, #2
 8001212:	d901      	bls.n	8001218 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8001214:	2303      	movs	r3, #3
 8001216:	e1c8      	b.n	80015aa <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001218:	4ba1      	ldr	r3, [pc, #644]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 800121a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800121c:	2202      	movs	r2, #2
 800121e:	4013      	ands	r3, r2
 8001220:	d0f1      	beq.n	8001206 <HAL_RCC_OscConfig+0x3ee>
 8001222:	e018      	b.n	8001256 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001224:	4b9e      	ldr	r3, [pc, #632]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 8001226:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001228:	4b9d      	ldr	r3, [pc, #628]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 800122a:	2101      	movs	r1, #1
 800122c:	438a      	bics	r2, r1
 800122e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001230:	f7ff fb5a 	bl	80008e8 <HAL_GetTick>
 8001234:	0003      	movs	r3, r0
 8001236:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001238:	e008      	b.n	800124c <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800123a:	f7ff fb55 	bl	80008e8 <HAL_GetTick>
 800123e:	0002      	movs	r2, r0
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	1ad3      	subs	r3, r2, r3
 8001244:	2b02      	cmp	r3, #2
 8001246:	d901      	bls.n	800124c <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8001248:	2303      	movs	r3, #3
 800124a:	e1ae      	b.n	80015aa <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800124c:	4b94      	ldr	r3, [pc, #592]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 800124e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001250:	2202      	movs	r2, #2
 8001252:	4013      	ands	r3, r2
 8001254:	d1f1      	bne.n	800123a <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	2204      	movs	r2, #4
 800125c:	4013      	ands	r3, r2
 800125e:	d100      	bne.n	8001262 <HAL_RCC_OscConfig+0x44a>
 8001260:	e0ae      	b.n	80013c0 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001262:	2023      	movs	r0, #35	; 0x23
 8001264:	183b      	adds	r3, r7, r0
 8001266:	2200      	movs	r2, #0
 8001268:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800126a:	4b8d      	ldr	r3, [pc, #564]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 800126c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800126e:	2380      	movs	r3, #128	; 0x80
 8001270:	055b      	lsls	r3, r3, #21
 8001272:	4013      	ands	r3, r2
 8001274:	d109      	bne.n	800128a <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001276:	4b8a      	ldr	r3, [pc, #552]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 8001278:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800127a:	4b89      	ldr	r3, [pc, #548]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 800127c:	2180      	movs	r1, #128	; 0x80
 800127e:	0549      	lsls	r1, r1, #21
 8001280:	430a      	orrs	r2, r1
 8001282:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001284:	183b      	adds	r3, r7, r0
 8001286:	2201      	movs	r2, #1
 8001288:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800128a:	4b88      	ldr	r3, [pc, #544]	; (80014ac <HAL_RCC_OscConfig+0x694>)
 800128c:	681a      	ldr	r2, [r3, #0]
 800128e:	2380      	movs	r3, #128	; 0x80
 8001290:	005b      	lsls	r3, r3, #1
 8001292:	4013      	ands	r3, r2
 8001294:	d11a      	bne.n	80012cc <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001296:	4b85      	ldr	r3, [pc, #532]	; (80014ac <HAL_RCC_OscConfig+0x694>)
 8001298:	681a      	ldr	r2, [r3, #0]
 800129a:	4b84      	ldr	r3, [pc, #528]	; (80014ac <HAL_RCC_OscConfig+0x694>)
 800129c:	2180      	movs	r1, #128	; 0x80
 800129e:	0049      	lsls	r1, r1, #1
 80012a0:	430a      	orrs	r2, r1
 80012a2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80012a4:	f7ff fb20 	bl	80008e8 <HAL_GetTick>
 80012a8:	0003      	movs	r3, r0
 80012aa:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012ac:	e008      	b.n	80012c0 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012ae:	f7ff fb1b 	bl	80008e8 <HAL_GetTick>
 80012b2:	0002      	movs	r2, r0
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	1ad3      	subs	r3, r2, r3
 80012b8:	2b64      	cmp	r3, #100	; 0x64
 80012ba:	d901      	bls.n	80012c0 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 80012bc:	2303      	movs	r3, #3
 80012be:	e174      	b.n	80015aa <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012c0:	4b7a      	ldr	r3, [pc, #488]	; (80014ac <HAL_RCC_OscConfig+0x694>)
 80012c2:	681a      	ldr	r2, [r3, #0]
 80012c4:	2380      	movs	r3, #128	; 0x80
 80012c6:	005b      	lsls	r3, r3, #1
 80012c8:	4013      	ands	r3, r2
 80012ca:	d0f0      	beq.n	80012ae <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	689a      	ldr	r2, [r3, #8]
 80012d0:	2380      	movs	r3, #128	; 0x80
 80012d2:	005b      	lsls	r3, r3, #1
 80012d4:	429a      	cmp	r2, r3
 80012d6:	d107      	bne.n	80012e8 <HAL_RCC_OscConfig+0x4d0>
 80012d8:	4b71      	ldr	r3, [pc, #452]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 80012da:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80012dc:	4b70      	ldr	r3, [pc, #448]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 80012de:	2180      	movs	r1, #128	; 0x80
 80012e0:	0049      	lsls	r1, r1, #1
 80012e2:	430a      	orrs	r2, r1
 80012e4:	651a      	str	r2, [r3, #80]	; 0x50
 80012e6:	e031      	b.n	800134c <HAL_RCC_OscConfig+0x534>
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	689b      	ldr	r3, [r3, #8]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d10c      	bne.n	800130a <HAL_RCC_OscConfig+0x4f2>
 80012f0:	4b6b      	ldr	r3, [pc, #428]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 80012f2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80012f4:	4b6a      	ldr	r3, [pc, #424]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 80012f6:	496c      	ldr	r1, [pc, #432]	; (80014a8 <HAL_RCC_OscConfig+0x690>)
 80012f8:	400a      	ands	r2, r1
 80012fa:	651a      	str	r2, [r3, #80]	; 0x50
 80012fc:	4b68      	ldr	r3, [pc, #416]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 80012fe:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001300:	4b67      	ldr	r3, [pc, #412]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 8001302:	496b      	ldr	r1, [pc, #428]	; (80014b0 <HAL_RCC_OscConfig+0x698>)
 8001304:	400a      	ands	r2, r1
 8001306:	651a      	str	r2, [r3, #80]	; 0x50
 8001308:	e020      	b.n	800134c <HAL_RCC_OscConfig+0x534>
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	689a      	ldr	r2, [r3, #8]
 800130e:	23a0      	movs	r3, #160	; 0xa0
 8001310:	00db      	lsls	r3, r3, #3
 8001312:	429a      	cmp	r2, r3
 8001314:	d10e      	bne.n	8001334 <HAL_RCC_OscConfig+0x51c>
 8001316:	4b62      	ldr	r3, [pc, #392]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 8001318:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800131a:	4b61      	ldr	r3, [pc, #388]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 800131c:	2180      	movs	r1, #128	; 0x80
 800131e:	00c9      	lsls	r1, r1, #3
 8001320:	430a      	orrs	r2, r1
 8001322:	651a      	str	r2, [r3, #80]	; 0x50
 8001324:	4b5e      	ldr	r3, [pc, #376]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 8001326:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001328:	4b5d      	ldr	r3, [pc, #372]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 800132a:	2180      	movs	r1, #128	; 0x80
 800132c:	0049      	lsls	r1, r1, #1
 800132e:	430a      	orrs	r2, r1
 8001330:	651a      	str	r2, [r3, #80]	; 0x50
 8001332:	e00b      	b.n	800134c <HAL_RCC_OscConfig+0x534>
 8001334:	4b5a      	ldr	r3, [pc, #360]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 8001336:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001338:	4b59      	ldr	r3, [pc, #356]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 800133a:	495b      	ldr	r1, [pc, #364]	; (80014a8 <HAL_RCC_OscConfig+0x690>)
 800133c:	400a      	ands	r2, r1
 800133e:	651a      	str	r2, [r3, #80]	; 0x50
 8001340:	4b57      	ldr	r3, [pc, #348]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 8001342:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001344:	4b56      	ldr	r3, [pc, #344]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 8001346:	495a      	ldr	r1, [pc, #360]	; (80014b0 <HAL_RCC_OscConfig+0x698>)
 8001348:	400a      	ands	r2, r1
 800134a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	689b      	ldr	r3, [r3, #8]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d015      	beq.n	8001380 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001354:	f7ff fac8 	bl	80008e8 <HAL_GetTick>
 8001358:	0003      	movs	r3, r0
 800135a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800135c:	e009      	b.n	8001372 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800135e:	f7ff fac3 	bl	80008e8 <HAL_GetTick>
 8001362:	0002      	movs	r2, r0
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	1ad3      	subs	r3, r2, r3
 8001368:	4a52      	ldr	r2, [pc, #328]	; (80014b4 <HAL_RCC_OscConfig+0x69c>)
 800136a:	4293      	cmp	r3, r2
 800136c:	d901      	bls.n	8001372 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 800136e:	2303      	movs	r3, #3
 8001370:	e11b      	b.n	80015aa <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001372:	4b4b      	ldr	r3, [pc, #300]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 8001374:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001376:	2380      	movs	r3, #128	; 0x80
 8001378:	009b      	lsls	r3, r3, #2
 800137a:	4013      	ands	r3, r2
 800137c:	d0ef      	beq.n	800135e <HAL_RCC_OscConfig+0x546>
 800137e:	e014      	b.n	80013aa <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001380:	f7ff fab2 	bl	80008e8 <HAL_GetTick>
 8001384:	0003      	movs	r3, r0
 8001386:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001388:	e009      	b.n	800139e <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800138a:	f7ff faad 	bl	80008e8 <HAL_GetTick>
 800138e:	0002      	movs	r2, r0
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	1ad3      	subs	r3, r2, r3
 8001394:	4a47      	ldr	r2, [pc, #284]	; (80014b4 <HAL_RCC_OscConfig+0x69c>)
 8001396:	4293      	cmp	r3, r2
 8001398:	d901      	bls.n	800139e <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 800139a:	2303      	movs	r3, #3
 800139c:	e105      	b.n	80015aa <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800139e:	4b40      	ldr	r3, [pc, #256]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 80013a0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80013a2:	2380      	movs	r3, #128	; 0x80
 80013a4:	009b      	lsls	r3, r3, #2
 80013a6:	4013      	ands	r3, r2
 80013a8:	d1ef      	bne.n	800138a <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80013aa:	2323      	movs	r3, #35	; 0x23
 80013ac:	18fb      	adds	r3, r7, r3
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d105      	bne.n	80013c0 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80013b4:	4b3a      	ldr	r3, [pc, #232]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 80013b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80013b8:	4b39      	ldr	r3, [pc, #228]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 80013ba:	493f      	ldr	r1, [pc, #252]	; (80014b8 <HAL_RCC_OscConfig+0x6a0>)
 80013bc:	400a      	ands	r2, r1
 80013be:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	2220      	movs	r2, #32
 80013c6:	4013      	ands	r3, r2
 80013c8:	d049      	beq.n	800145e <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	699b      	ldr	r3, [r3, #24]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d026      	beq.n	8001420 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80013d2:	4b33      	ldr	r3, [pc, #204]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 80013d4:	689a      	ldr	r2, [r3, #8]
 80013d6:	4b32      	ldr	r3, [pc, #200]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 80013d8:	2101      	movs	r1, #1
 80013da:	430a      	orrs	r2, r1
 80013dc:	609a      	str	r2, [r3, #8]
 80013de:	4b30      	ldr	r3, [pc, #192]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 80013e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013e2:	4b2f      	ldr	r3, [pc, #188]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 80013e4:	2101      	movs	r1, #1
 80013e6:	430a      	orrs	r2, r1
 80013e8:	635a      	str	r2, [r3, #52]	; 0x34
 80013ea:	4b34      	ldr	r3, [pc, #208]	; (80014bc <HAL_RCC_OscConfig+0x6a4>)
 80013ec:	6a1a      	ldr	r2, [r3, #32]
 80013ee:	4b33      	ldr	r3, [pc, #204]	; (80014bc <HAL_RCC_OscConfig+0x6a4>)
 80013f0:	2180      	movs	r1, #128	; 0x80
 80013f2:	0189      	lsls	r1, r1, #6
 80013f4:	430a      	orrs	r2, r1
 80013f6:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013f8:	f7ff fa76 	bl	80008e8 <HAL_GetTick>
 80013fc:	0003      	movs	r3, r0
 80013fe:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001400:	e008      	b.n	8001414 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001402:	f7ff fa71 	bl	80008e8 <HAL_GetTick>
 8001406:	0002      	movs	r2, r0
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	1ad3      	subs	r3, r2, r3
 800140c:	2b02      	cmp	r3, #2
 800140e:	d901      	bls.n	8001414 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8001410:	2303      	movs	r3, #3
 8001412:	e0ca      	b.n	80015aa <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001414:	4b22      	ldr	r3, [pc, #136]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 8001416:	689b      	ldr	r3, [r3, #8]
 8001418:	2202      	movs	r2, #2
 800141a:	4013      	ands	r3, r2
 800141c:	d0f1      	beq.n	8001402 <HAL_RCC_OscConfig+0x5ea>
 800141e:	e01e      	b.n	800145e <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001420:	4b1f      	ldr	r3, [pc, #124]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 8001422:	689a      	ldr	r2, [r3, #8]
 8001424:	4b1e      	ldr	r3, [pc, #120]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 8001426:	2101      	movs	r1, #1
 8001428:	438a      	bics	r2, r1
 800142a:	609a      	str	r2, [r3, #8]
 800142c:	4b23      	ldr	r3, [pc, #140]	; (80014bc <HAL_RCC_OscConfig+0x6a4>)
 800142e:	6a1a      	ldr	r2, [r3, #32]
 8001430:	4b22      	ldr	r3, [pc, #136]	; (80014bc <HAL_RCC_OscConfig+0x6a4>)
 8001432:	4923      	ldr	r1, [pc, #140]	; (80014c0 <HAL_RCC_OscConfig+0x6a8>)
 8001434:	400a      	ands	r2, r1
 8001436:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001438:	f7ff fa56 	bl	80008e8 <HAL_GetTick>
 800143c:	0003      	movs	r3, r0
 800143e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001440:	e008      	b.n	8001454 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001442:	f7ff fa51 	bl	80008e8 <HAL_GetTick>
 8001446:	0002      	movs	r2, r0
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	1ad3      	subs	r3, r2, r3
 800144c:	2b02      	cmp	r3, #2
 800144e:	d901      	bls.n	8001454 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8001450:	2303      	movs	r3, #3
 8001452:	e0aa      	b.n	80015aa <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001454:	4b12      	ldr	r3, [pc, #72]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 8001456:	689b      	ldr	r3, [r3, #8]
 8001458:	2202      	movs	r2, #2
 800145a:	4013      	ands	r3, r2
 800145c:	d1f1      	bne.n	8001442 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001462:	2b00      	cmp	r3, #0
 8001464:	d100      	bne.n	8001468 <HAL_RCC_OscConfig+0x650>
 8001466:	e09f      	b.n	80015a8 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001468:	69fb      	ldr	r3, [r7, #28]
 800146a:	2b0c      	cmp	r3, #12
 800146c:	d100      	bne.n	8001470 <HAL_RCC_OscConfig+0x658>
 800146e:	e078      	b.n	8001562 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001474:	2b02      	cmp	r3, #2
 8001476:	d159      	bne.n	800152c <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001478:	4b09      	ldr	r3, [pc, #36]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	4b08      	ldr	r3, [pc, #32]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 800147e:	4911      	ldr	r1, [pc, #68]	; (80014c4 <HAL_RCC_OscConfig+0x6ac>)
 8001480:	400a      	ands	r2, r1
 8001482:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001484:	f7ff fa30 	bl	80008e8 <HAL_GetTick>
 8001488:	0003      	movs	r3, r0
 800148a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800148c:	e01c      	b.n	80014c8 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800148e:	f7ff fa2b 	bl	80008e8 <HAL_GetTick>
 8001492:	0002      	movs	r2, r0
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	1ad3      	subs	r3, r2, r3
 8001498:	2b02      	cmp	r3, #2
 800149a:	d915      	bls.n	80014c8 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 800149c:	2303      	movs	r3, #3
 800149e:	e084      	b.n	80015aa <HAL_RCC_OscConfig+0x792>
 80014a0:	40021000 	.word	0x40021000
 80014a4:	ffff1fff 	.word	0xffff1fff
 80014a8:	fffffeff 	.word	0xfffffeff
 80014ac:	40007000 	.word	0x40007000
 80014b0:	fffffbff 	.word	0xfffffbff
 80014b4:	00001388 	.word	0x00001388
 80014b8:	efffffff 	.word	0xefffffff
 80014bc:	40010000 	.word	0x40010000
 80014c0:	ffffdfff 	.word	0xffffdfff
 80014c4:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80014c8:	4b3a      	ldr	r3, [pc, #232]	; (80015b4 <HAL_RCC_OscConfig+0x79c>)
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	2380      	movs	r3, #128	; 0x80
 80014ce:	049b      	lsls	r3, r3, #18
 80014d0:	4013      	ands	r3, r2
 80014d2:	d1dc      	bne.n	800148e <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80014d4:	4b37      	ldr	r3, [pc, #220]	; (80015b4 <HAL_RCC_OscConfig+0x79c>)
 80014d6:	68db      	ldr	r3, [r3, #12]
 80014d8:	4a37      	ldr	r2, [pc, #220]	; (80015b8 <HAL_RCC_OscConfig+0x7a0>)
 80014da:	4013      	ands	r3, r2
 80014dc:	0019      	movs	r1, r3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e6:	431a      	orrs	r2, r3
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014ec:	431a      	orrs	r2, r3
 80014ee:	4b31      	ldr	r3, [pc, #196]	; (80015b4 <HAL_RCC_OscConfig+0x79c>)
 80014f0:	430a      	orrs	r2, r1
 80014f2:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80014f4:	4b2f      	ldr	r3, [pc, #188]	; (80015b4 <HAL_RCC_OscConfig+0x79c>)
 80014f6:	681a      	ldr	r2, [r3, #0]
 80014f8:	4b2e      	ldr	r3, [pc, #184]	; (80015b4 <HAL_RCC_OscConfig+0x79c>)
 80014fa:	2180      	movs	r1, #128	; 0x80
 80014fc:	0449      	lsls	r1, r1, #17
 80014fe:	430a      	orrs	r2, r1
 8001500:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001502:	f7ff f9f1 	bl	80008e8 <HAL_GetTick>
 8001506:	0003      	movs	r3, r0
 8001508:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800150a:	e008      	b.n	800151e <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800150c:	f7ff f9ec 	bl	80008e8 <HAL_GetTick>
 8001510:	0002      	movs	r2, r0
 8001512:	697b      	ldr	r3, [r7, #20]
 8001514:	1ad3      	subs	r3, r2, r3
 8001516:	2b02      	cmp	r3, #2
 8001518:	d901      	bls.n	800151e <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 800151a:	2303      	movs	r3, #3
 800151c:	e045      	b.n	80015aa <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800151e:	4b25      	ldr	r3, [pc, #148]	; (80015b4 <HAL_RCC_OscConfig+0x79c>)
 8001520:	681a      	ldr	r2, [r3, #0]
 8001522:	2380      	movs	r3, #128	; 0x80
 8001524:	049b      	lsls	r3, r3, #18
 8001526:	4013      	ands	r3, r2
 8001528:	d0f0      	beq.n	800150c <HAL_RCC_OscConfig+0x6f4>
 800152a:	e03d      	b.n	80015a8 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800152c:	4b21      	ldr	r3, [pc, #132]	; (80015b4 <HAL_RCC_OscConfig+0x79c>)
 800152e:	681a      	ldr	r2, [r3, #0]
 8001530:	4b20      	ldr	r3, [pc, #128]	; (80015b4 <HAL_RCC_OscConfig+0x79c>)
 8001532:	4922      	ldr	r1, [pc, #136]	; (80015bc <HAL_RCC_OscConfig+0x7a4>)
 8001534:	400a      	ands	r2, r1
 8001536:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001538:	f7ff f9d6 	bl	80008e8 <HAL_GetTick>
 800153c:	0003      	movs	r3, r0
 800153e:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001540:	e008      	b.n	8001554 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001542:	f7ff f9d1 	bl	80008e8 <HAL_GetTick>
 8001546:	0002      	movs	r2, r0
 8001548:	697b      	ldr	r3, [r7, #20]
 800154a:	1ad3      	subs	r3, r2, r3
 800154c:	2b02      	cmp	r3, #2
 800154e:	d901      	bls.n	8001554 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8001550:	2303      	movs	r3, #3
 8001552:	e02a      	b.n	80015aa <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001554:	4b17      	ldr	r3, [pc, #92]	; (80015b4 <HAL_RCC_OscConfig+0x79c>)
 8001556:	681a      	ldr	r2, [r3, #0]
 8001558:	2380      	movs	r3, #128	; 0x80
 800155a:	049b      	lsls	r3, r3, #18
 800155c:	4013      	ands	r3, r2
 800155e:	d1f0      	bne.n	8001542 <HAL_RCC_OscConfig+0x72a>
 8001560:	e022      	b.n	80015a8 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001566:	2b01      	cmp	r3, #1
 8001568:	d101      	bne.n	800156e <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 800156a:	2301      	movs	r3, #1
 800156c:	e01d      	b.n	80015aa <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800156e:	4b11      	ldr	r3, [pc, #68]	; (80015b4 <HAL_RCC_OscConfig+0x79c>)
 8001570:	68db      	ldr	r3, [r3, #12]
 8001572:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001574:	69ba      	ldr	r2, [r7, #24]
 8001576:	2380      	movs	r3, #128	; 0x80
 8001578:	025b      	lsls	r3, r3, #9
 800157a:	401a      	ands	r2, r3
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001580:	429a      	cmp	r2, r3
 8001582:	d10f      	bne.n	80015a4 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001584:	69ba      	ldr	r2, [r7, #24]
 8001586:	23f0      	movs	r3, #240	; 0xf0
 8001588:	039b      	lsls	r3, r3, #14
 800158a:	401a      	ands	r2, r3
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001590:	429a      	cmp	r2, r3
 8001592:	d107      	bne.n	80015a4 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001594:	69ba      	ldr	r2, [r7, #24]
 8001596:	23c0      	movs	r3, #192	; 0xc0
 8001598:	041b      	lsls	r3, r3, #16
 800159a:	401a      	ands	r2, r3
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80015a0:	429a      	cmp	r2, r3
 80015a2:	d001      	beq.n	80015a8 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 80015a4:	2301      	movs	r3, #1
 80015a6:	e000      	b.n	80015aa <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 80015a8:	2300      	movs	r3, #0
}
 80015aa:	0018      	movs	r0, r3
 80015ac:	46bd      	mov	sp, r7
 80015ae:	b00a      	add	sp, #40	; 0x28
 80015b0:	bdb0      	pop	{r4, r5, r7, pc}
 80015b2:	46c0      	nop			; (mov r8, r8)
 80015b4:	40021000 	.word	0x40021000
 80015b8:	ff02ffff 	.word	0xff02ffff
 80015bc:	feffffff 	.word	0xfeffffff

080015c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015c0:	b5b0      	push	{r4, r5, r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d101      	bne.n	80015d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015d0:	2301      	movs	r3, #1
 80015d2:	e128      	b.n	8001826 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80015d4:	4b96      	ldr	r3, [pc, #600]	; (8001830 <HAL_RCC_ClockConfig+0x270>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	2201      	movs	r2, #1
 80015da:	4013      	ands	r3, r2
 80015dc:	683a      	ldr	r2, [r7, #0]
 80015de:	429a      	cmp	r2, r3
 80015e0:	d91e      	bls.n	8001620 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015e2:	4b93      	ldr	r3, [pc, #588]	; (8001830 <HAL_RCC_ClockConfig+0x270>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	2201      	movs	r2, #1
 80015e8:	4393      	bics	r3, r2
 80015ea:	0019      	movs	r1, r3
 80015ec:	4b90      	ldr	r3, [pc, #576]	; (8001830 <HAL_RCC_ClockConfig+0x270>)
 80015ee:	683a      	ldr	r2, [r7, #0]
 80015f0:	430a      	orrs	r2, r1
 80015f2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80015f4:	f7ff f978 	bl	80008e8 <HAL_GetTick>
 80015f8:	0003      	movs	r3, r0
 80015fa:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015fc:	e009      	b.n	8001612 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015fe:	f7ff f973 	bl	80008e8 <HAL_GetTick>
 8001602:	0002      	movs	r2, r0
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	1ad3      	subs	r3, r2, r3
 8001608:	4a8a      	ldr	r2, [pc, #552]	; (8001834 <HAL_RCC_ClockConfig+0x274>)
 800160a:	4293      	cmp	r3, r2
 800160c:	d901      	bls.n	8001612 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800160e:	2303      	movs	r3, #3
 8001610:	e109      	b.n	8001826 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001612:	4b87      	ldr	r3, [pc, #540]	; (8001830 <HAL_RCC_ClockConfig+0x270>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	2201      	movs	r2, #1
 8001618:	4013      	ands	r3, r2
 800161a:	683a      	ldr	r2, [r7, #0]
 800161c:	429a      	cmp	r2, r3
 800161e:	d1ee      	bne.n	80015fe <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	2202      	movs	r2, #2
 8001626:	4013      	ands	r3, r2
 8001628:	d009      	beq.n	800163e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800162a:	4b83      	ldr	r3, [pc, #524]	; (8001838 <HAL_RCC_ClockConfig+0x278>)
 800162c:	68db      	ldr	r3, [r3, #12]
 800162e:	22f0      	movs	r2, #240	; 0xf0
 8001630:	4393      	bics	r3, r2
 8001632:	0019      	movs	r1, r3
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	689a      	ldr	r2, [r3, #8]
 8001638:	4b7f      	ldr	r3, [pc, #508]	; (8001838 <HAL_RCC_ClockConfig+0x278>)
 800163a:	430a      	orrs	r2, r1
 800163c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	2201      	movs	r2, #1
 8001644:	4013      	ands	r3, r2
 8001646:	d100      	bne.n	800164a <HAL_RCC_ClockConfig+0x8a>
 8001648:	e089      	b.n	800175e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	2b02      	cmp	r3, #2
 8001650:	d107      	bne.n	8001662 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001652:	4b79      	ldr	r3, [pc, #484]	; (8001838 <HAL_RCC_ClockConfig+0x278>)
 8001654:	681a      	ldr	r2, [r3, #0]
 8001656:	2380      	movs	r3, #128	; 0x80
 8001658:	029b      	lsls	r3, r3, #10
 800165a:	4013      	ands	r3, r2
 800165c:	d120      	bne.n	80016a0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e0e1      	b.n	8001826 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	2b03      	cmp	r3, #3
 8001668:	d107      	bne.n	800167a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800166a:	4b73      	ldr	r3, [pc, #460]	; (8001838 <HAL_RCC_ClockConfig+0x278>)
 800166c:	681a      	ldr	r2, [r3, #0]
 800166e:	2380      	movs	r3, #128	; 0x80
 8001670:	049b      	lsls	r3, r3, #18
 8001672:	4013      	ands	r3, r2
 8001674:	d114      	bne.n	80016a0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001676:	2301      	movs	r3, #1
 8001678:	e0d5      	b.n	8001826 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	2b01      	cmp	r3, #1
 8001680:	d106      	bne.n	8001690 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001682:	4b6d      	ldr	r3, [pc, #436]	; (8001838 <HAL_RCC_ClockConfig+0x278>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	2204      	movs	r2, #4
 8001688:	4013      	ands	r3, r2
 800168a:	d109      	bne.n	80016a0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800168c:	2301      	movs	r3, #1
 800168e:	e0ca      	b.n	8001826 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001690:	4b69      	ldr	r3, [pc, #420]	; (8001838 <HAL_RCC_ClockConfig+0x278>)
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	2380      	movs	r3, #128	; 0x80
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	4013      	ands	r3, r2
 800169a:	d101      	bne.n	80016a0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800169c:	2301      	movs	r3, #1
 800169e:	e0c2      	b.n	8001826 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016a0:	4b65      	ldr	r3, [pc, #404]	; (8001838 <HAL_RCC_ClockConfig+0x278>)
 80016a2:	68db      	ldr	r3, [r3, #12]
 80016a4:	2203      	movs	r2, #3
 80016a6:	4393      	bics	r3, r2
 80016a8:	0019      	movs	r1, r3
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	685a      	ldr	r2, [r3, #4]
 80016ae:	4b62      	ldr	r3, [pc, #392]	; (8001838 <HAL_RCC_ClockConfig+0x278>)
 80016b0:	430a      	orrs	r2, r1
 80016b2:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80016b4:	f7ff f918 	bl	80008e8 <HAL_GetTick>
 80016b8:	0003      	movs	r3, r0
 80016ba:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	2b02      	cmp	r3, #2
 80016c2:	d111      	bne.n	80016e8 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80016c4:	e009      	b.n	80016da <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016c6:	f7ff f90f 	bl	80008e8 <HAL_GetTick>
 80016ca:	0002      	movs	r2, r0
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	1ad3      	subs	r3, r2, r3
 80016d0:	4a58      	ldr	r2, [pc, #352]	; (8001834 <HAL_RCC_ClockConfig+0x274>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d901      	bls.n	80016da <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80016d6:	2303      	movs	r3, #3
 80016d8:	e0a5      	b.n	8001826 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80016da:	4b57      	ldr	r3, [pc, #348]	; (8001838 <HAL_RCC_ClockConfig+0x278>)
 80016dc:	68db      	ldr	r3, [r3, #12]
 80016de:	220c      	movs	r2, #12
 80016e0:	4013      	ands	r3, r2
 80016e2:	2b08      	cmp	r3, #8
 80016e4:	d1ef      	bne.n	80016c6 <HAL_RCC_ClockConfig+0x106>
 80016e6:	e03a      	b.n	800175e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	2b03      	cmp	r3, #3
 80016ee:	d111      	bne.n	8001714 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016f0:	e009      	b.n	8001706 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016f2:	f7ff f8f9 	bl	80008e8 <HAL_GetTick>
 80016f6:	0002      	movs	r2, r0
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	1ad3      	subs	r3, r2, r3
 80016fc:	4a4d      	ldr	r2, [pc, #308]	; (8001834 <HAL_RCC_ClockConfig+0x274>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d901      	bls.n	8001706 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001702:	2303      	movs	r3, #3
 8001704:	e08f      	b.n	8001826 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001706:	4b4c      	ldr	r3, [pc, #304]	; (8001838 <HAL_RCC_ClockConfig+0x278>)
 8001708:	68db      	ldr	r3, [r3, #12]
 800170a:	220c      	movs	r2, #12
 800170c:	4013      	ands	r3, r2
 800170e:	2b0c      	cmp	r3, #12
 8001710:	d1ef      	bne.n	80016f2 <HAL_RCC_ClockConfig+0x132>
 8001712:	e024      	b.n	800175e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	2b01      	cmp	r3, #1
 800171a:	d11b      	bne.n	8001754 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800171c:	e009      	b.n	8001732 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800171e:	f7ff f8e3 	bl	80008e8 <HAL_GetTick>
 8001722:	0002      	movs	r2, r0
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	1ad3      	subs	r3, r2, r3
 8001728:	4a42      	ldr	r2, [pc, #264]	; (8001834 <HAL_RCC_ClockConfig+0x274>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d901      	bls.n	8001732 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800172e:	2303      	movs	r3, #3
 8001730:	e079      	b.n	8001826 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001732:	4b41      	ldr	r3, [pc, #260]	; (8001838 <HAL_RCC_ClockConfig+0x278>)
 8001734:	68db      	ldr	r3, [r3, #12]
 8001736:	220c      	movs	r2, #12
 8001738:	4013      	ands	r3, r2
 800173a:	2b04      	cmp	r3, #4
 800173c:	d1ef      	bne.n	800171e <HAL_RCC_ClockConfig+0x15e>
 800173e:	e00e      	b.n	800175e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001740:	f7ff f8d2 	bl	80008e8 <HAL_GetTick>
 8001744:	0002      	movs	r2, r0
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	1ad3      	subs	r3, r2, r3
 800174a:	4a3a      	ldr	r2, [pc, #232]	; (8001834 <HAL_RCC_ClockConfig+0x274>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d901      	bls.n	8001754 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001750:	2303      	movs	r3, #3
 8001752:	e068      	b.n	8001826 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001754:	4b38      	ldr	r3, [pc, #224]	; (8001838 <HAL_RCC_ClockConfig+0x278>)
 8001756:	68db      	ldr	r3, [r3, #12]
 8001758:	220c      	movs	r2, #12
 800175a:	4013      	ands	r3, r2
 800175c:	d1f0      	bne.n	8001740 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800175e:	4b34      	ldr	r3, [pc, #208]	; (8001830 <HAL_RCC_ClockConfig+0x270>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	2201      	movs	r2, #1
 8001764:	4013      	ands	r3, r2
 8001766:	683a      	ldr	r2, [r7, #0]
 8001768:	429a      	cmp	r2, r3
 800176a:	d21e      	bcs.n	80017aa <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800176c:	4b30      	ldr	r3, [pc, #192]	; (8001830 <HAL_RCC_ClockConfig+0x270>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	2201      	movs	r2, #1
 8001772:	4393      	bics	r3, r2
 8001774:	0019      	movs	r1, r3
 8001776:	4b2e      	ldr	r3, [pc, #184]	; (8001830 <HAL_RCC_ClockConfig+0x270>)
 8001778:	683a      	ldr	r2, [r7, #0]
 800177a:	430a      	orrs	r2, r1
 800177c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800177e:	f7ff f8b3 	bl	80008e8 <HAL_GetTick>
 8001782:	0003      	movs	r3, r0
 8001784:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001786:	e009      	b.n	800179c <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001788:	f7ff f8ae 	bl	80008e8 <HAL_GetTick>
 800178c:	0002      	movs	r2, r0
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	1ad3      	subs	r3, r2, r3
 8001792:	4a28      	ldr	r2, [pc, #160]	; (8001834 <HAL_RCC_ClockConfig+0x274>)
 8001794:	4293      	cmp	r3, r2
 8001796:	d901      	bls.n	800179c <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001798:	2303      	movs	r3, #3
 800179a:	e044      	b.n	8001826 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800179c:	4b24      	ldr	r3, [pc, #144]	; (8001830 <HAL_RCC_ClockConfig+0x270>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	2201      	movs	r2, #1
 80017a2:	4013      	ands	r3, r2
 80017a4:	683a      	ldr	r2, [r7, #0]
 80017a6:	429a      	cmp	r2, r3
 80017a8:	d1ee      	bne.n	8001788 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	2204      	movs	r2, #4
 80017b0:	4013      	ands	r3, r2
 80017b2:	d009      	beq.n	80017c8 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017b4:	4b20      	ldr	r3, [pc, #128]	; (8001838 <HAL_RCC_ClockConfig+0x278>)
 80017b6:	68db      	ldr	r3, [r3, #12]
 80017b8:	4a20      	ldr	r2, [pc, #128]	; (800183c <HAL_RCC_ClockConfig+0x27c>)
 80017ba:	4013      	ands	r3, r2
 80017bc:	0019      	movs	r1, r3
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	68da      	ldr	r2, [r3, #12]
 80017c2:	4b1d      	ldr	r3, [pc, #116]	; (8001838 <HAL_RCC_ClockConfig+0x278>)
 80017c4:	430a      	orrs	r2, r1
 80017c6:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	2208      	movs	r2, #8
 80017ce:	4013      	ands	r3, r2
 80017d0:	d00a      	beq.n	80017e8 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80017d2:	4b19      	ldr	r3, [pc, #100]	; (8001838 <HAL_RCC_ClockConfig+0x278>)
 80017d4:	68db      	ldr	r3, [r3, #12]
 80017d6:	4a1a      	ldr	r2, [pc, #104]	; (8001840 <HAL_RCC_ClockConfig+0x280>)
 80017d8:	4013      	ands	r3, r2
 80017da:	0019      	movs	r1, r3
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	691b      	ldr	r3, [r3, #16]
 80017e0:	00da      	lsls	r2, r3, #3
 80017e2:	4b15      	ldr	r3, [pc, #84]	; (8001838 <HAL_RCC_ClockConfig+0x278>)
 80017e4:	430a      	orrs	r2, r1
 80017e6:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80017e8:	f000 f832 	bl	8001850 <HAL_RCC_GetSysClockFreq>
 80017ec:	0001      	movs	r1, r0
 80017ee:	4b12      	ldr	r3, [pc, #72]	; (8001838 <HAL_RCC_ClockConfig+0x278>)
 80017f0:	68db      	ldr	r3, [r3, #12]
 80017f2:	091b      	lsrs	r3, r3, #4
 80017f4:	220f      	movs	r2, #15
 80017f6:	4013      	ands	r3, r2
 80017f8:	4a12      	ldr	r2, [pc, #72]	; (8001844 <HAL_RCC_ClockConfig+0x284>)
 80017fa:	5cd3      	ldrb	r3, [r2, r3]
 80017fc:	000a      	movs	r2, r1
 80017fe:	40da      	lsrs	r2, r3
 8001800:	4b11      	ldr	r3, [pc, #68]	; (8001848 <HAL_RCC_ClockConfig+0x288>)
 8001802:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001804:	4b11      	ldr	r3, [pc, #68]	; (800184c <HAL_RCC_ClockConfig+0x28c>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	250b      	movs	r5, #11
 800180a:	197c      	adds	r4, r7, r5
 800180c:	0018      	movs	r0, r3
 800180e:	f7ff f825 	bl	800085c <HAL_InitTick>
 8001812:	0003      	movs	r3, r0
 8001814:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001816:	197b      	adds	r3, r7, r5
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d002      	beq.n	8001824 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800181e:	197b      	adds	r3, r7, r5
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	e000      	b.n	8001826 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001824:	2300      	movs	r3, #0
}
 8001826:	0018      	movs	r0, r3
 8001828:	46bd      	mov	sp, r7
 800182a:	b004      	add	sp, #16
 800182c:	bdb0      	pop	{r4, r5, r7, pc}
 800182e:	46c0      	nop			; (mov r8, r8)
 8001830:	40022000 	.word	0x40022000
 8001834:	00001388 	.word	0x00001388
 8001838:	40021000 	.word	0x40021000
 800183c:	fffff8ff 	.word	0xfffff8ff
 8001840:	ffffc7ff 	.word	0xffffc7ff
 8001844:	080027ec 	.word	0x080027ec
 8001848:	20000000 	.word	0x20000000
 800184c:	20000004 	.word	0x20000004

08001850 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001850:	b5b0      	push	{r4, r5, r7, lr}
 8001852:	b08e      	sub	sp, #56	; 0x38
 8001854:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001856:	4b4c      	ldr	r3, [pc, #304]	; (8001988 <HAL_RCC_GetSysClockFreq+0x138>)
 8001858:	68db      	ldr	r3, [r3, #12]
 800185a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800185c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800185e:	230c      	movs	r3, #12
 8001860:	4013      	ands	r3, r2
 8001862:	2b0c      	cmp	r3, #12
 8001864:	d014      	beq.n	8001890 <HAL_RCC_GetSysClockFreq+0x40>
 8001866:	d900      	bls.n	800186a <HAL_RCC_GetSysClockFreq+0x1a>
 8001868:	e07b      	b.n	8001962 <HAL_RCC_GetSysClockFreq+0x112>
 800186a:	2b04      	cmp	r3, #4
 800186c:	d002      	beq.n	8001874 <HAL_RCC_GetSysClockFreq+0x24>
 800186e:	2b08      	cmp	r3, #8
 8001870:	d00b      	beq.n	800188a <HAL_RCC_GetSysClockFreq+0x3a>
 8001872:	e076      	b.n	8001962 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001874:	4b44      	ldr	r3, [pc, #272]	; (8001988 <HAL_RCC_GetSysClockFreq+0x138>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	2210      	movs	r2, #16
 800187a:	4013      	ands	r3, r2
 800187c:	d002      	beq.n	8001884 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800187e:	4b43      	ldr	r3, [pc, #268]	; (800198c <HAL_RCC_GetSysClockFreq+0x13c>)
 8001880:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001882:	e07c      	b.n	800197e <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8001884:	4b42      	ldr	r3, [pc, #264]	; (8001990 <HAL_RCC_GetSysClockFreq+0x140>)
 8001886:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001888:	e079      	b.n	800197e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800188a:	4b42      	ldr	r3, [pc, #264]	; (8001994 <HAL_RCC_GetSysClockFreq+0x144>)
 800188c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800188e:	e076      	b.n	800197e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001890:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001892:	0c9a      	lsrs	r2, r3, #18
 8001894:	230f      	movs	r3, #15
 8001896:	401a      	ands	r2, r3
 8001898:	4b3f      	ldr	r3, [pc, #252]	; (8001998 <HAL_RCC_GetSysClockFreq+0x148>)
 800189a:	5c9b      	ldrb	r3, [r3, r2]
 800189c:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800189e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018a0:	0d9a      	lsrs	r2, r3, #22
 80018a2:	2303      	movs	r3, #3
 80018a4:	4013      	ands	r3, r2
 80018a6:	3301      	adds	r3, #1
 80018a8:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80018aa:	4b37      	ldr	r3, [pc, #220]	; (8001988 <HAL_RCC_GetSysClockFreq+0x138>)
 80018ac:	68da      	ldr	r2, [r3, #12]
 80018ae:	2380      	movs	r3, #128	; 0x80
 80018b0:	025b      	lsls	r3, r3, #9
 80018b2:	4013      	ands	r3, r2
 80018b4:	d01a      	beq.n	80018ec <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80018b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018b8:	61bb      	str	r3, [r7, #24]
 80018ba:	2300      	movs	r3, #0
 80018bc:	61fb      	str	r3, [r7, #28]
 80018be:	4a35      	ldr	r2, [pc, #212]	; (8001994 <HAL_RCC_GetSysClockFreq+0x144>)
 80018c0:	2300      	movs	r3, #0
 80018c2:	69b8      	ldr	r0, [r7, #24]
 80018c4:	69f9      	ldr	r1, [r7, #28]
 80018c6:	f7fe fccb 	bl	8000260 <__aeabi_lmul>
 80018ca:	0002      	movs	r2, r0
 80018cc:	000b      	movs	r3, r1
 80018ce:	0010      	movs	r0, r2
 80018d0:	0019      	movs	r1, r3
 80018d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d4:	613b      	str	r3, [r7, #16]
 80018d6:	2300      	movs	r3, #0
 80018d8:	617b      	str	r3, [r7, #20]
 80018da:	693a      	ldr	r2, [r7, #16]
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	f7fe fc9f 	bl	8000220 <__aeabi_uldivmod>
 80018e2:	0002      	movs	r2, r0
 80018e4:	000b      	movs	r3, r1
 80018e6:	0013      	movs	r3, r2
 80018e8:	637b      	str	r3, [r7, #52]	; 0x34
 80018ea:	e037      	b.n	800195c <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80018ec:	4b26      	ldr	r3, [pc, #152]	; (8001988 <HAL_RCC_GetSysClockFreq+0x138>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	2210      	movs	r2, #16
 80018f2:	4013      	ands	r3, r2
 80018f4:	d01a      	beq.n	800192c <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80018f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018f8:	60bb      	str	r3, [r7, #8]
 80018fa:	2300      	movs	r3, #0
 80018fc:	60fb      	str	r3, [r7, #12]
 80018fe:	4a23      	ldr	r2, [pc, #140]	; (800198c <HAL_RCC_GetSysClockFreq+0x13c>)
 8001900:	2300      	movs	r3, #0
 8001902:	68b8      	ldr	r0, [r7, #8]
 8001904:	68f9      	ldr	r1, [r7, #12]
 8001906:	f7fe fcab 	bl	8000260 <__aeabi_lmul>
 800190a:	0002      	movs	r2, r0
 800190c:	000b      	movs	r3, r1
 800190e:	0010      	movs	r0, r2
 8001910:	0019      	movs	r1, r3
 8001912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001914:	603b      	str	r3, [r7, #0]
 8001916:	2300      	movs	r3, #0
 8001918:	607b      	str	r3, [r7, #4]
 800191a:	683a      	ldr	r2, [r7, #0]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f7fe fc7f 	bl	8000220 <__aeabi_uldivmod>
 8001922:	0002      	movs	r2, r0
 8001924:	000b      	movs	r3, r1
 8001926:	0013      	movs	r3, r2
 8001928:	637b      	str	r3, [r7, #52]	; 0x34
 800192a:	e017      	b.n	800195c <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800192c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800192e:	0018      	movs	r0, r3
 8001930:	2300      	movs	r3, #0
 8001932:	0019      	movs	r1, r3
 8001934:	4a16      	ldr	r2, [pc, #88]	; (8001990 <HAL_RCC_GetSysClockFreq+0x140>)
 8001936:	2300      	movs	r3, #0
 8001938:	f7fe fc92 	bl	8000260 <__aeabi_lmul>
 800193c:	0002      	movs	r2, r0
 800193e:	000b      	movs	r3, r1
 8001940:	0010      	movs	r0, r2
 8001942:	0019      	movs	r1, r3
 8001944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001946:	001c      	movs	r4, r3
 8001948:	2300      	movs	r3, #0
 800194a:	001d      	movs	r5, r3
 800194c:	0022      	movs	r2, r4
 800194e:	002b      	movs	r3, r5
 8001950:	f7fe fc66 	bl	8000220 <__aeabi_uldivmod>
 8001954:	0002      	movs	r2, r0
 8001956:	000b      	movs	r3, r1
 8001958:	0013      	movs	r3, r2
 800195a:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 800195c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800195e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001960:	e00d      	b.n	800197e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001962:	4b09      	ldr	r3, [pc, #36]	; (8001988 <HAL_RCC_GetSysClockFreq+0x138>)
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	0b5b      	lsrs	r3, r3, #13
 8001968:	2207      	movs	r2, #7
 800196a:	4013      	ands	r3, r2
 800196c:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800196e:	6a3b      	ldr	r3, [r7, #32]
 8001970:	3301      	adds	r3, #1
 8001972:	2280      	movs	r2, #128	; 0x80
 8001974:	0212      	lsls	r2, r2, #8
 8001976:	409a      	lsls	r2, r3
 8001978:	0013      	movs	r3, r2
 800197a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800197c:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800197e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001980:	0018      	movs	r0, r3
 8001982:	46bd      	mov	sp, r7
 8001984:	b00e      	add	sp, #56	; 0x38
 8001986:	bdb0      	pop	{r4, r5, r7, pc}
 8001988:	40021000 	.word	0x40021000
 800198c:	003d0900 	.word	0x003d0900
 8001990:	00f42400 	.word	0x00f42400
 8001994:	007a1200 	.word	0x007a1200
 8001998:	08002804 	.word	0x08002804

0800199c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019a0:	4b02      	ldr	r3, [pc, #8]	; (80019ac <HAL_RCC_GetHCLKFreq+0x10>)
 80019a2:	681b      	ldr	r3, [r3, #0]
}
 80019a4:	0018      	movs	r0, r3
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	46c0      	nop			; (mov r8, r8)
 80019ac:	20000000 	.word	0x20000000

080019b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80019b4:	f7ff fff2 	bl	800199c <HAL_RCC_GetHCLKFreq>
 80019b8:	0001      	movs	r1, r0
 80019ba:	4b06      	ldr	r3, [pc, #24]	; (80019d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80019bc:	68db      	ldr	r3, [r3, #12]
 80019be:	0a1b      	lsrs	r3, r3, #8
 80019c0:	2207      	movs	r2, #7
 80019c2:	4013      	ands	r3, r2
 80019c4:	4a04      	ldr	r2, [pc, #16]	; (80019d8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80019c6:	5cd3      	ldrb	r3, [r2, r3]
 80019c8:	40d9      	lsrs	r1, r3
 80019ca:	000b      	movs	r3, r1
}
 80019cc:	0018      	movs	r0, r3
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	46c0      	nop			; (mov r8, r8)
 80019d4:	40021000 	.word	0x40021000
 80019d8:	080027fc 	.word	0x080027fc

080019dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80019e0:	f7ff ffdc 	bl	800199c <HAL_RCC_GetHCLKFreq>
 80019e4:	0001      	movs	r1, r0
 80019e6:	4b06      	ldr	r3, [pc, #24]	; (8001a00 <HAL_RCC_GetPCLK2Freq+0x24>)
 80019e8:	68db      	ldr	r3, [r3, #12]
 80019ea:	0adb      	lsrs	r3, r3, #11
 80019ec:	2207      	movs	r2, #7
 80019ee:	4013      	ands	r3, r2
 80019f0:	4a04      	ldr	r2, [pc, #16]	; (8001a04 <HAL_RCC_GetPCLK2Freq+0x28>)
 80019f2:	5cd3      	ldrb	r3, [r2, r3]
 80019f4:	40d9      	lsrs	r1, r3
 80019f6:	000b      	movs	r3, r1
}
 80019f8:	0018      	movs	r0, r3
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	46c0      	nop			; (mov r8, r8)
 8001a00:	40021000 	.word	0x40021000
 8001a04:	080027fc 	.word	0x080027fc

08001a08 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b086      	sub	sp, #24
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001a10:	2317      	movs	r3, #23
 8001a12:	18fb      	adds	r3, r7, r3
 8001a14:	2200      	movs	r2, #0
 8001a16:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	2220      	movs	r2, #32
 8001a1e:	4013      	ands	r3, r2
 8001a20:	d106      	bne.n	8001a30 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	2380      	movs	r3, #128	; 0x80
 8001a28:	011b      	lsls	r3, r3, #4
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	d100      	bne.n	8001a30 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8001a2e:	e104      	b.n	8001c3a <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a30:	4bb9      	ldr	r3, [pc, #740]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001a32:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001a34:	2380      	movs	r3, #128	; 0x80
 8001a36:	055b      	lsls	r3, r3, #21
 8001a38:	4013      	ands	r3, r2
 8001a3a:	d10a      	bne.n	8001a52 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a3c:	4bb6      	ldr	r3, [pc, #728]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001a3e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001a40:	4bb5      	ldr	r3, [pc, #724]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001a42:	2180      	movs	r1, #128	; 0x80
 8001a44:	0549      	lsls	r1, r1, #21
 8001a46:	430a      	orrs	r2, r1
 8001a48:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001a4a:	2317      	movs	r3, #23
 8001a4c:	18fb      	adds	r3, r7, r3
 8001a4e:	2201      	movs	r2, #1
 8001a50:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a52:	4bb2      	ldr	r3, [pc, #712]	; (8001d1c <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	2380      	movs	r3, #128	; 0x80
 8001a58:	005b      	lsls	r3, r3, #1
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	d11a      	bne.n	8001a94 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a5e:	4baf      	ldr	r3, [pc, #700]	; (8001d1c <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8001a60:	681a      	ldr	r2, [r3, #0]
 8001a62:	4bae      	ldr	r3, [pc, #696]	; (8001d1c <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8001a64:	2180      	movs	r1, #128	; 0x80
 8001a66:	0049      	lsls	r1, r1, #1
 8001a68:	430a      	orrs	r2, r1
 8001a6a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a6c:	f7fe ff3c 	bl	80008e8 <HAL_GetTick>
 8001a70:	0003      	movs	r3, r0
 8001a72:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a74:	e008      	b.n	8001a88 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a76:	f7fe ff37 	bl	80008e8 <HAL_GetTick>
 8001a7a:	0002      	movs	r2, r0
 8001a7c:	693b      	ldr	r3, [r7, #16]
 8001a7e:	1ad3      	subs	r3, r2, r3
 8001a80:	2b64      	cmp	r3, #100	; 0x64
 8001a82:	d901      	bls.n	8001a88 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001a84:	2303      	movs	r3, #3
 8001a86:	e143      	b.n	8001d10 <HAL_RCCEx_PeriphCLKConfig+0x308>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a88:	4ba4      	ldr	r3, [pc, #656]	; (8001d1c <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	2380      	movs	r3, #128	; 0x80
 8001a8e:	005b      	lsls	r3, r3, #1
 8001a90:	4013      	ands	r3, r2
 8001a92:	d0f0      	beq.n	8001a76 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001a94:	4ba0      	ldr	r3, [pc, #640]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	23c0      	movs	r3, #192	; 0xc0
 8001a9a:	039b      	lsls	r3, r3, #14
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	685a      	ldr	r2, [r3, #4]
 8001aa4:	23c0      	movs	r3, #192	; 0xc0
 8001aa6:	039b      	lsls	r3, r3, #14
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	68fa      	ldr	r2, [r7, #12]
 8001aac:	429a      	cmp	r2, r3
 8001aae:	d107      	bne.n	8001ac0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	689a      	ldr	r2, [r3, #8]
 8001ab4:	23c0      	movs	r3, #192	; 0xc0
 8001ab6:	039b      	lsls	r3, r3, #14
 8001ab8:	4013      	ands	r3, r2
 8001aba:	68fa      	ldr	r2, [r7, #12]
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d013      	beq.n	8001ae8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	685a      	ldr	r2, [r3, #4]
 8001ac4:	23c0      	movs	r3, #192	; 0xc0
 8001ac6:	029b      	lsls	r3, r3, #10
 8001ac8:	401a      	ands	r2, r3
 8001aca:	23c0      	movs	r3, #192	; 0xc0
 8001acc:	029b      	lsls	r3, r3, #10
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	d10a      	bne.n	8001ae8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001ad2:	4b91      	ldr	r3, [pc, #580]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	2380      	movs	r3, #128	; 0x80
 8001ad8:	029b      	lsls	r3, r3, #10
 8001ada:	401a      	ands	r2, r3
 8001adc:	2380      	movs	r3, #128	; 0x80
 8001ade:	029b      	lsls	r3, r3, #10
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d101      	bne.n	8001ae8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e113      	b.n	8001d10 <HAL_RCCEx_PeriphCLKConfig+0x308>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001ae8:	4b8b      	ldr	r3, [pc, #556]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001aea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001aec:	23c0      	movs	r3, #192	; 0xc0
 8001aee:	029b      	lsls	r3, r3, #10
 8001af0:	4013      	ands	r3, r2
 8001af2:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d049      	beq.n	8001b8e <HAL_RCCEx_PeriphCLKConfig+0x186>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	685a      	ldr	r2, [r3, #4]
 8001afe:	23c0      	movs	r3, #192	; 0xc0
 8001b00:	029b      	lsls	r3, r3, #10
 8001b02:	4013      	ands	r3, r2
 8001b04:	68fa      	ldr	r2, [r7, #12]
 8001b06:	429a      	cmp	r2, r3
 8001b08:	d004      	beq.n	8001b14 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	2220      	movs	r2, #32
 8001b10:	4013      	ands	r3, r2
 8001b12:	d10d      	bne.n	8001b30 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	689a      	ldr	r2, [r3, #8]
 8001b18:	23c0      	movs	r3, #192	; 0xc0
 8001b1a:	029b      	lsls	r3, r3, #10
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	68fa      	ldr	r2, [r7, #12]
 8001b20:	429a      	cmp	r2, r3
 8001b22:	d034      	beq.n	8001b8e <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681a      	ldr	r2, [r3, #0]
 8001b28:	2380      	movs	r3, #128	; 0x80
 8001b2a:	011b      	lsls	r3, r3, #4
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	d02e      	beq.n	8001b8e <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001b30:	4b79      	ldr	r3, [pc, #484]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001b32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b34:	4a7a      	ldr	r2, [pc, #488]	; (8001d20 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8001b36:	4013      	ands	r3, r2
 8001b38:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001b3a:	4b77      	ldr	r3, [pc, #476]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001b3c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b3e:	4b76      	ldr	r3, [pc, #472]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001b40:	2180      	movs	r1, #128	; 0x80
 8001b42:	0309      	lsls	r1, r1, #12
 8001b44:	430a      	orrs	r2, r1
 8001b46:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001b48:	4b73      	ldr	r3, [pc, #460]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001b4a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b4c:	4b72      	ldr	r3, [pc, #456]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001b4e:	4975      	ldr	r1, [pc, #468]	; (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8001b50:	400a      	ands	r2, r1
 8001b52:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001b54:	4b70      	ldr	r3, [pc, #448]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001b56:	68fa      	ldr	r2, [r7, #12]
 8001b58:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001b5a:	68fa      	ldr	r2, [r7, #12]
 8001b5c:	2380      	movs	r3, #128	; 0x80
 8001b5e:	005b      	lsls	r3, r3, #1
 8001b60:	4013      	ands	r3, r2
 8001b62:	d014      	beq.n	8001b8e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b64:	f7fe fec0 	bl	80008e8 <HAL_GetTick>
 8001b68:	0003      	movs	r3, r0
 8001b6a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001b6c:	e009      	b.n	8001b82 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b6e:	f7fe febb 	bl	80008e8 <HAL_GetTick>
 8001b72:	0002      	movs	r2, r0
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	1ad3      	subs	r3, r2, r3
 8001b78:	4a6b      	ldr	r2, [pc, #428]	; (8001d28 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d901      	bls.n	8001b82 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8001b7e:	2303      	movs	r3, #3
 8001b80:	e0c6      	b.n	8001d10 <HAL_RCCEx_PeriphCLKConfig+0x308>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001b82:	4b65      	ldr	r3, [pc, #404]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001b84:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b86:	2380      	movs	r3, #128	; 0x80
 8001b88:	009b      	lsls	r3, r3, #2
 8001b8a:	4013      	ands	r3, r2
 8001b8c:	d0ef      	beq.n	8001b6e <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681a      	ldr	r2, [r3, #0]
 8001b92:	2380      	movs	r3, #128	; 0x80
 8001b94:	011b      	lsls	r3, r3, #4
 8001b96:	4013      	ands	r3, r2
 8001b98:	d01f      	beq.n	8001bda <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	689a      	ldr	r2, [r3, #8]
 8001b9e:	23c0      	movs	r3, #192	; 0xc0
 8001ba0:	029b      	lsls	r3, r3, #10
 8001ba2:	401a      	ands	r2, r3
 8001ba4:	23c0      	movs	r3, #192	; 0xc0
 8001ba6:	029b      	lsls	r3, r3, #10
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	d10c      	bne.n	8001bc6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8001bac:	4b5a      	ldr	r3, [pc, #360]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a5e      	ldr	r2, [pc, #376]	; (8001d2c <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	0019      	movs	r1, r3
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	689a      	ldr	r2, [r3, #8]
 8001bba:	23c0      	movs	r3, #192	; 0xc0
 8001bbc:	039b      	lsls	r3, r3, #14
 8001bbe:	401a      	ands	r2, r3
 8001bc0:	4b55      	ldr	r3, [pc, #340]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001bc2:	430a      	orrs	r2, r1
 8001bc4:	601a      	str	r2, [r3, #0]
 8001bc6:	4b54      	ldr	r3, [pc, #336]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001bc8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	689a      	ldr	r2, [r3, #8]
 8001bce:	23c0      	movs	r3, #192	; 0xc0
 8001bd0:	029b      	lsls	r3, r3, #10
 8001bd2:	401a      	ands	r2, r3
 8001bd4:	4b50      	ldr	r3, [pc, #320]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001bd6:	430a      	orrs	r2, r1
 8001bd8:	651a      	str	r2, [r3, #80]	; 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	2220      	movs	r2, #32
 8001be0:	4013      	ands	r3, r2
 8001be2:	d01f      	beq.n	8001c24 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	685a      	ldr	r2, [r3, #4]
 8001be8:	23c0      	movs	r3, #192	; 0xc0
 8001bea:	029b      	lsls	r3, r3, #10
 8001bec:	401a      	ands	r2, r3
 8001bee:	23c0      	movs	r3, #192	; 0xc0
 8001bf0:	029b      	lsls	r3, r3, #10
 8001bf2:	429a      	cmp	r2, r3
 8001bf4:	d10c      	bne.n	8001c10 <HAL_RCCEx_PeriphCLKConfig+0x208>
 8001bf6:	4b48      	ldr	r3, [pc, #288]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a4c      	ldr	r2, [pc, #304]	; (8001d2c <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	0019      	movs	r1, r3
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	685a      	ldr	r2, [r3, #4]
 8001c04:	23c0      	movs	r3, #192	; 0xc0
 8001c06:	039b      	lsls	r3, r3, #14
 8001c08:	401a      	ands	r2, r3
 8001c0a:	4b43      	ldr	r3, [pc, #268]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001c0c:	430a      	orrs	r2, r1
 8001c0e:	601a      	str	r2, [r3, #0]
 8001c10:	4b41      	ldr	r3, [pc, #260]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001c12:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	685a      	ldr	r2, [r3, #4]
 8001c18:	23c0      	movs	r3, #192	; 0xc0
 8001c1a:	029b      	lsls	r3, r3, #10
 8001c1c:	401a      	ands	r2, r3
 8001c1e:	4b3e      	ldr	r3, [pc, #248]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001c20:	430a      	orrs	r2, r1
 8001c22:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001c24:	2317      	movs	r3, #23
 8001c26:	18fb      	adds	r3, r7, r3
 8001c28:	781b      	ldrb	r3, [r3, #0]
 8001c2a:	2b01      	cmp	r3, #1
 8001c2c:	d105      	bne.n	8001c3a <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c2e:	4b3a      	ldr	r3, [pc, #232]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001c30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001c32:	4b39      	ldr	r3, [pc, #228]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001c34:	493e      	ldr	r1, [pc, #248]	; (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 8001c36:	400a      	ands	r2, r1
 8001c38:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	2201      	movs	r2, #1
 8001c40:	4013      	ands	r3, r2
 8001c42:	d009      	beq.n	8001c58 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001c44:	4b34      	ldr	r3, [pc, #208]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001c46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c48:	2203      	movs	r2, #3
 8001c4a:	4393      	bics	r3, r2
 8001c4c:	0019      	movs	r1, r3
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	68da      	ldr	r2, [r3, #12]
 8001c52:	4b31      	ldr	r3, [pc, #196]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001c54:	430a      	orrs	r2, r1
 8001c56:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	2202      	movs	r2, #2
 8001c5e:	4013      	ands	r3, r2
 8001c60:	d009      	beq.n	8001c76 <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001c62:	4b2d      	ldr	r3, [pc, #180]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001c64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c66:	220c      	movs	r2, #12
 8001c68:	4393      	bics	r3, r2
 8001c6a:	0019      	movs	r1, r3
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	691a      	ldr	r2, [r3, #16]
 8001c70:	4b29      	ldr	r3, [pc, #164]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001c72:	430a      	orrs	r2, r1
 8001c74:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	2204      	movs	r2, #4
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	d009      	beq.n	8001c94 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001c80:	4b25      	ldr	r3, [pc, #148]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001c82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c84:	4a2b      	ldr	r2, [pc, #172]	; (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 8001c86:	4013      	ands	r3, r2
 8001c88:	0019      	movs	r1, r3
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	695a      	ldr	r2, [r3, #20]
 8001c8e:	4b22      	ldr	r3, [pc, #136]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001c90:	430a      	orrs	r2, r1
 8001c92:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	2208      	movs	r2, #8
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	d009      	beq.n	8001cb2 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001c9e:	4b1e      	ldr	r3, [pc, #120]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001ca0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ca2:	4a25      	ldr	r2, [pc, #148]	; (8001d38 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	0019      	movs	r1, r3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	699a      	ldr	r2, [r3, #24]
 8001cac:	4b1a      	ldr	r3, [pc, #104]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001cae:	430a      	orrs	r2, r1
 8001cb0:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	2380      	movs	r3, #128	; 0x80
 8001cb8:	005b      	lsls	r3, r3, #1
 8001cba:	4013      	ands	r3, r2
 8001cbc:	d009      	beq.n	8001cd2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001cbe:	4b16      	ldr	r3, [pc, #88]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001cc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cc2:	4a17      	ldr	r2, [pc, #92]	; (8001d20 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	0019      	movs	r1, r3
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	69da      	ldr	r2, [r3, #28]
 8001ccc:	4b12      	ldr	r3, [pc, #72]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001cce:	430a      	orrs	r2, r1
 8001cd0:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	2240      	movs	r2, #64	; 0x40
 8001cd8:	4013      	ands	r3, r2
 8001cda:	d009      	beq.n	8001cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001cdc:	4b0e      	ldr	r3, [pc, #56]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001cde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ce0:	4a16      	ldr	r2, [pc, #88]	; (8001d3c <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	0019      	movs	r1, r3
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001cea:	4b0b      	ldr	r3, [pc, #44]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001cec:	430a      	orrs	r2, r1
 8001cee:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	2280      	movs	r2, #128	; 0x80
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	d009      	beq.n	8001d0e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8001cfa:	4b07      	ldr	r3, [pc, #28]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001cfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cfe:	4a10      	ldr	r2, [pc, #64]	; (8001d40 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8001d00:	4013      	ands	r3, r2
 8001d02:	0019      	movs	r1, r3
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6a1a      	ldr	r2, [r3, #32]
 8001d08:	4b03      	ldr	r3, [pc, #12]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001d0a:	430a      	orrs	r2, r1
 8001d0c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8001d0e:	2300      	movs	r3, #0
}
 8001d10:	0018      	movs	r0, r3
 8001d12:	46bd      	mov	sp, r7
 8001d14:	b006      	add	sp, #24
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	40021000 	.word	0x40021000
 8001d1c:	40007000 	.word	0x40007000
 8001d20:	fffcffff 	.word	0xfffcffff
 8001d24:	fff7ffff 	.word	0xfff7ffff
 8001d28:	00001388 	.word	0x00001388
 8001d2c:	ffcfffff 	.word	0xffcfffff
 8001d30:	efffffff 	.word	0xefffffff
 8001d34:	fffff3ff 	.word	0xfffff3ff
 8001d38:	ffffcfff 	.word	0xffffcfff
 8001d3c:	fbffffff 	.word	0xfbffffff
 8001d40:	fff3ffff 	.word	0xfff3ffff

08001d44 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b082      	sub	sp, #8
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d101      	bne.n	8001d56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	e044      	b.n	8001de0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d107      	bne.n	8001d6e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2278      	movs	r2, #120	; 0x78
 8001d62:	2100      	movs	r1, #0
 8001d64:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	0018      	movs	r0, r3
 8001d6a:	f7fe fce9 	bl	8000740 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2224      	movs	r2, #36	; 0x24
 8001d72:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	2101      	movs	r1, #1
 8001d80:	438a      	bics	r2, r1
 8001d82:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	0018      	movs	r0, r3
 8001d88:	f000 f830 	bl	8001dec <UART_SetConfig>
 8001d8c:	0003      	movs	r3, r0
 8001d8e:	2b01      	cmp	r3, #1
 8001d90:	d101      	bne.n	8001d96 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e024      	b.n	8001de0 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d003      	beq.n	8001da6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	0018      	movs	r0, r3
 8001da2:	f000 fac1 	bl	8002328 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	685a      	ldr	r2, [r3, #4]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	490d      	ldr	r1, [pc, #52]	; (8001de8 <HAL_UART_Init+0xa4>)
 8001db2:	400a      	ands	r2, r1
 8001db4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	689a      	ldr	r2, [r3, #8]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	212a      	movs	r1, #42	; 0x2a
 8001dc2:	438a      	bics	r2, r1
 8001dc4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	2101      	movs	r1, #1
 8001dd2:	430a      	orrs	r2, r1
 8001dd4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	0018      	movs	r0, r3
 8001dda:	f000 fb59 	bl	8002490 <UART_CheckIdleState>
 8001dde:	0003      	movs	r3, r0
}
 8001de0:	0018      	movs	r0, r3
 8001de2:	46bd      	mov	sp, r7
 8001de4:	b002      	add	sp, #8
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	ffffb7ff 	.word	0xffffb7ff

08001dec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001dec:	b5b0      	push	{r4, r5, r7, lr}
 8001dee:	b08e      	sub	sp, #56	; 0x38
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001df4:	231a      	movs	r3, #26
 8001df6:	2218      	movs	r2, #24
 8001df8:	189b      	adds	r3, r3, r2
 8001dfa:	19db      	adds	r3, r3, r7
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001e00:	69fb      	ldr	r3, [r7, #28]
 8001e02:	689a      	ldr	r2, [r3, #8]
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	691b      	ldr	r3, [r3, #16]
 8001e08:	431a      	orrs	r2, r3
 8001e0a:	69fb      	ldr	r3, [r7, #28]
 8001e0c:	695b      	ldr	r3, [r3, #20]
 8001e0e:	431a      	orrs	r2, r3
 8001e10:	69fb      	ldr	r3, [r7, #28]
 8001e12:	69db      	ldr	r3, [r3, #28]
 8001e14:	4313      	orrs	r3, r2
 8001e16:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001e18:	69fb      	ldr	r3, [r7, #28]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4ac3      	ldr	r2, [pc, #780]	; (800212c <UART_SetConfig+0x340>)
 8001e20:	4013      	ands	r3, r2
 8001e22:	0019      	movs	r1, r3
 8001e24:	69fb      	ldr	r3, [r7, #28]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001e2a:	430a      	orrs	r2, r1
 8001e2c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001e2e:	69fb      	ldr	r3, [r7, #28]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	4abe      	ldr	r2, [pc, #760]	; (8002130 <UART_SetConfig+0x344>)
 8001e36:	4013      	ands	r3, r2
 8001e38:	0019      	movs	r1, r3
 8001e3a:	69fb      	ldr	r3, [r7, #28]
 8001e3c:	68da      	ldr	r2, [r3, #12]
 8001e3e:	69fb      	ldr	r3, [r7, #28]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	430a      	orrs	r2, r1
 8001e44:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001e46:	69fb      	ldr	r3, [r7, #28]
 8001e48:	699b      	ldr	r3, [r3, #24]
 8001e4a:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001e4c:	69fb      	ldr	r3, [r7, #28]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4ab8      	ldr	r2, [pc, #736]	; (8002134 <UART_SetConfig+0x348>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d004      	beq.n	8001e60 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8001e56:	69fb      	ldr	r3, [r7, #28]
 8001e58:	6a1b      	ldr	r3, [r3, #32]
 8001e5a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001e60:	69fb      	ldr	r3, [r7, #28]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	4ab4      	ldr	r2, [pc, #720]	; (8002138 <UART_SetConfig+0x34c>)
 8001e68:	4013      	ands	r3, r2
 8001e6a:	0019      	movs	r1, r3
 8001e6c:	69fb      	ldr	r3, [r7, #28]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001e72:	430a      	orrs	r2, r1
 8001e74:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001e76:	69fb      	ldr	r3, [r7, #28]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4ab0      	ldr	r2, [pc, #704]	; (800213c <UART_SetConfig+0x350>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d131      	bne.n	8001ee4 <UART_SetConfig+0xf8>
 8001e80:	4baf      	ldr	r3, [pc, #700]	; (8002140 <UART_SetConfig+0x354>)
 8001e82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e84:	2203      	movs	r2, #3
 8001e86:	4013      	ands	r3, r2
 8001e88:	2b03      	cmp	r3, #3
 8001e8a:	d01d      	beq.n	8001ec8 <UART_SetConfig+0xdc>
 8001e8c:	d823      	bhi.n	8001ed6 <UART_SetConfig+0xea>
 8001e8e:	2b02      	cmp	r3, #2
 8001e90:	d00c      	beq.n	8001eac <UART_SetConfig+0xc0>
 8001e92:	d820      	bhi.n	8001ed6 <UART_SetConfig+0xea>
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d002      	beq.n	8001e9e <UART_SetConfig+0xb2>
 8001e98:	2b01      	cmp	r3, #1
 8001e9a:	d00e      	beq.n	8001eba <UART_SetConfig+0xce>
 8001e9c:	e01b      	b.n	8001ed6 <UART_SetConfig+0xea>
 8001e9e:	231b      	movs	r3, #27
 8001ea0:	2218      	movs	r2, #24
 8001ea2:	189b      	adds	r3, r3, r2
 8001ea4:	19db      	adds	r3, r3, r7
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	701a      	strb	r2, [r3, #0]
 8001eaa:	e0b4      	b.n	8002016 <UART_SetConfig+0x22a>
 8001eac:	231b      	movs	r3, #27
 8001eae:	2218      	movs	r2, #24
 8001eb0:	189b      	adds	r3, r3, r2
 8001eb2:	19db      	adds	r3, r3, r7
 8001eb4:	2202      	movs	r2, #2
 8001eb6:	701a      	strb	r2, [r3, #0]
 8001eb8:	e0ad      	b.n	8002016 <UART_SetConfig+0x22a>
 8001eba:	231b      	movs	r3, #27
 8001ebc:	2218      	movs	r2, #24
 8001ebe:	189b      	adds	r3, r3, r2
 8001ec0:	19db      	adds	r3, r3, r7
 8001ec2:	2204      	movs	r2, #4
 8001ec4:	701a      	strb	r2, [r3, #0]
 8001ec6:	e0a6      	b.n	8002016 <UART_SetConfig+0x22a>
 8001ec8:	231b      	movs	r3, #27
 8001eca:	2218      	movs	r2, #24
 8001ecc:	189b      	adds	r3, r3, r2
 8001ece:	19db      	adds	r3, r3, r7
 8001ed0:	2208      	movs	r2, #8
 8001ed2:	701a      	strb	r2, [r3, #0]
 8001ed4:	e09f      	b.n	8002016 <UART_SetConfig+0x22a>
 8001ed6:	231b      	movs	r3, #27
 8001ed8:	2218      	movs	r2, #24
 8001eda:	189b      	adds	r3, r3, r2
 8001edc:	19db      	adds	r3, r3, r7
 8001ede:	2210      	movs	r2, #16
 8001ee0:	701a      	strb	r2, [r3, #0]
 8001ee2:	e098      	b.n	8002016 <UART_SetConfig+0x22a>
 8001ee4:	69fb      	ldr	r3, [r7, #28]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a96      	ldr	r2, [pc, #600]	; (8002144 <UART_SetConfig+0x358>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d131      	bne.n	8001f52 <UART_SetConfig+0x166>
 8001eee:	4b94      	ldr	r3, [pc, #592]	; (8002140 <UART_SetConfig+0x354>)
 8001ef0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ef2:	220c      	movs	r2, #12
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	2b0c      	cmp	r3, #12
 8001ef8:	d01d      	beq.n	8001f36 <UART_SetConfig+0x14a>
 8001efa:	d823      	bhi.n	8001f44 <UART_SetConfig+0x158>
 8001efc:	2b08      	cmp	r3, #8
 8001efe:	d00c      	beq.n	8001f1a <UART_SetConfig+0x12e>
 8001f00:	d820      	bhi.n	8001f44 <UART_SetConfig+0x158>
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d002      	beq.n	8001f0c <UART_SetConfig+0x120>
 8001f06:	2b04      	cmp	r3, #4
 8001f08:	d00e      	beq.n	8001f28 <UART_SetConfig+0x13c>
 8001f0a:	e01b      	b.n	8001f44 <UART_SetConfig+0x158>
 8001f0c:	231b      	movs	r3, #27
 8001f0e:	2218      	movs	r2, #24
 8001f10:	189b      	adds	r3, r3, r2
 8001f12:	19db      	adds	r3, r3, r7
 8001f14:	2200      	movs	r2, #0
 8001f16:	701a      	strb	r2, [r3, #0]
 8001f18:	e07d      	b.n	8002016 <UART_SetConfig+0x22a>
 8001f1a:	231b      	movs	r3, #27
 8001f1c:	2218      	movs	r2, #24
 8001f1e:	189b      	adds	r3, r3, r2
 8001f20:	19db      	adds	r3, r3, r7
 8001f22:	2202      	movs	r2, #2
 8001f24:	701a      	strb	r2, [r3, #0]
 8001f26:	e076      	b.n	8002016 <UART_SetConfig+0x22a>
 8001f28:	231b      	movs	r3, #27
 8001f2a:	2218      	movs	r2, #24
 8001f2c:	189b      	adds	r3, r3, r2
 8001f2e:	19db      	adds	r3, r3, r7
 8001f30:	2204      	movs	r2, #4
 8001f32:	701a      	strb	r2, [r3, #0]
 8001f34:	e06f      	b.n	8002016 <UART_SetConfig+0x22a>
 8001f36:	231b      	movs	r3, #27
 8001f38:	2218      	movs	r2, #24
 8001f3a:	189b      	adds	r3, r3, r2
 8001f3c:	19db      	adds	r3, r3, r7
 8001f3e:	2208      	movs	r2, #8
 8001f40:	701a      	strb	r2, [r3, #0]
 8001f42:	e068      	b.n	8002016 <UART_SetConfig+0x22a>
 8001f44:	231b      	movs	r3, #27
 8001f46:	2218      	movs	r2, #24
 8001f48:	189b      	adds	r3, r3, r2
 8001f4a:	19db      	adds	r3, r3, r7
 8001f4c:	2210      	movs	r2, #16
 8001f4e:	701a      	strb	r2, [r3, #0]
 8001f50:	e061      	b.n	8002016 <UART_SetConfig+0x22a>
 8001f52:	69fb      	ldr	r3, [r7, #28]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a7c      	ldr	r2, [pc, #496]	; (8002148 <UART_SetConfig+0x35c>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d106      	bne.n	8001f6a <UART_SetConfig+0x17e>
 8001f5c:	231b      	movs	r3, #27
 8001f5e:	2218      	movs	r2, #24
 8001f60:	189b      	adds	r3, r3, r2
 8001f62:	19db      	adds	r3, r3, r7
 8001f64:	2200      	movs	r2, #0
 8001f66:	701a      	strb	r2, [r3, #0]
 8001f68:	e055      	b.n	8002016 <UART_SetConfig+0x22a>
 8001f6a:	69fb      	ldr	r3, [r7, #28]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4a77      	ldr	r2, [pc, #476]	; (800214c <UART_SetConfig+0x360>)
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d106      	bne.n	8001f82 <UART_SetConfig+0x196>
 8001f74:	231b      	movs	r3, #27
 8001f76:	2218      	movs	r2, #24
 8001f78:	189b      	adds	r3, r3, r2
 8001f7a:	19db      	adds	r3, r3, r7
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	701a      	strb	r2, [r3, #0]
 8001f80:	e049      	b.n	8002016 <UART_SetConfig+0x22a>
 8001f82:	69fb      	ldr	r3, [r7, #28]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a6b      	ldr	r2, [pc, #428]	; (8002134 <UART_SetConfig+0x348>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d13e      	bne.n	800200a <UART_SetConfig+0x21e>
 8001f8c:	4b6c      	ldr	r3, [pc, #432]	; (8002140 <UART_SetConfig+0x354>)
 8001f8e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001f90:	23c0      	movs	r3, #192	; 0xc0
 8001f92:	011b      	lsls	r3, r3, #4
 8001f94:	4013      	ands	r3, r2
 8001f96:	22c0      	movs	r2, #192	; 0xc0
 8001f98:	0112      	lsls	r2, r2, #4
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d027      	beq.n	8001fee <UART_SetConfig+0x202>
 8001f9e:	22c0      	movs	r2, #192	; 0xc0
 8001fa0:	0112      	lsls	r2, r2, #4
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d82a      	bhi.n	8001ffc <UART_SetConfig+0x210>
 8001fa6:	2280      	movs	r2, #128	; 0x80
 8001fa8:	0112      	lsls	r2, r2, #4
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d011      	beq.n	8001fd2 <UART_SetConfig+0x1e6>
 8001fae:	2280      	movs	r2, #128	; 0x80
 8001fb0:	0112      	lsls	r2, r2, #4
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d822      	bhi.n	8001ffc <UART_SetConfig+0x210>
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d004      	beq.n	8001fc4 <UART_SetConfig+0x1d8>
 8001fba:	2280      	movs	r2, #128	; 0x80
 8001fbc:	00d2      	lsls	r2, r2, #3
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d00e      	beq.n	8001fe0 <UART_SetConfig+0x1f4>
 8001fc2:	e01b      	b.n	8001ffc <UART_SetConfig+0x210>
 8001fc4:	231b      	movs	r3, #27
 8001fc6:	2218      	movs	r2, #24
 8001fc8:	189b      	adds	r3, r3, r2
 8001fca:	19db      	adds	r3, r3, r7
 8001fcc:	2200      	movs	r2, #0
 8001fce:	701a      	strb	r2, [r3, #0]
 8001fd0:	e021      	b.n	8002016 <UART_SetConfig+0x22a>
 8001fd2:	231b      	movs	r3, #27
 8001fd4:	2218      	movs	r2, #24
 8001fd6:	189b      	adds	r3, r3, r2
 8001fd8:	19db      	adds	r3, r3, r7
 8001fda:	2202      	movs	r2, #2
 8001fdc:	701a      	strb	r2, [r3, #0]
 8001fde:	e01a      	b.n	8002016 <UART_SetConfig+0x22a>
 8001fe0:	231b      	movs	r3, #27
 8001fe2:	2218      	movs	r2, #24
 8001fe4:	189b      	adds	r3, r3, r2
 8001fe6:	19db      	adds	r3, r3, r7
 8001fe8:	2204      	movs	r2, #4
 8001fea:	701a      	strb	r2, [r3, #0]
 8001fec:	e013      	b.n	8002016 <UART_SetConfig+0x22a>
 8001fee:	231b      	movs	r3, #27
 8001ff0:	2218      	movs	r2, #24
 8001ff2:	189b      	adds	r3, r3, r2
 8001ff4:	19db      	adds	r3, r3, r7
 8001ff6:	2208      	movs	r2, #8
 8001ff8:	701a      	strb	r2, [r3, #0]
 8001ffa:	e00c      	b.n	8002016 <UART_SetConfig+0x22a>
 8001ffc:	231b      	movs	r3, #27
 8001ffe:	2218      	movs	r2, #24
 8002000:	189b      	adds	r3, r3, r2
 8002002:	19db      	adds	r3, r3, r7
 8002004:	2210      	movs	r2, #16
 8002006:	701a      	strb	r2, [r3, #0]
 8002008:	e005      	b.n	8002016 <UART_SetConfig+0x22a>
 800200a:	231b      	movs	r3, #27
 800200c:	2218      	movs	r2, #24
 800200e:	189b      	adds	r3, r3, r2
 8002010:	19db      	adds	r3, r3, r7
 8002012:	2210      	movs	r2, #16
 8002014:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002016:	69fb      	ldr	r3, [r7, #28]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a46      	ldr	r2, [pc, #280]	; (8002134 <UART_SetConfig+0x348>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d000      	beq.n	8002022 <UART_SetConfig+0x236>
 8002020:	e09a      	b.n	8002158 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002022:	231b      	movs	r3, #27
 8002024:	2218      	movs	r2, #24
 8002026:	189b      	adds	r3, r3, r2
 8002028:	19db      	adds	r3, r3, r7
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	2b08      	cmp	r3, #8
 800202e:	d01d      	beq.n	800206c <UART_SetConfig+0x280>
 8002030:	dc20      	bgt.n	8002074 <UART_SetConfig+0x288>
 8002032:	2b04      	cmp	r3, #4
 8002034:	d015      	beq.n	8002062 <UART_SetConfig+0x276>
 8002036:	dc1d      	bgt.n	8002074 <UART_SetConfig+0x288>
 8002038:	2b00      	cmp	r3, #0
 800203a:	d002      	beq.n	8002042 <UART_SetConfig+0x256>
 800203c:	2b02      	cmp	r3, #2
 800203e:	d005      	beq.n	800204c <UART_SetConfig+0x260>
 8002040:	e018      	b.n	8002074 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002042:	f7ff fcb5 	bl	80019b0 <HAL_RCC_GetPCLK1Freq>
 8002046:	0003      	movs	r3, r0
 8002048:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800204a:	e01c      	b.n	8002086 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800204c:	4b3c      	ldr	r3, [pc, #240]	; (8002140 <UART_SetConfig+0x354>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	2210      	movs	r2, #16
 8002052:	4013      	ands	r3, r2
 8002054:	d002      	beq.n	800205c <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002056:	4b3e      	ldr	r3, [pc, #248]	; (8002150 <UART_SetConfig+0x364>)
 8002058:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800205a:	e014      	b.n	8002086 <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 800205c:	4b3d      	ldr	r3, [pc, #244]	; (8002154 <UART_SetConfig+0x368>)
 800205e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002060:	e011      	b.n	8002086 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002062:	f7ff fbf5 	bl	8001850 <HAL_RCC_GetSysClockFreq>
 8002066:	0003      	movs	r3, r0
 8002068:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800206a:	e00c      	b.n	8002086 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800206c:	2380      	movs	r3, #128	; 0x80
 800206e:	021b      	lsls	r3, r3, #8
 8002070:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002072:	e008      	b.n	8002086 <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8002074:	2300      	movs	r3, #0
 8002076:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002078:	231a      	movs	r3, #26
 800207a:	2218      	movs	r2, #24
 800207c:	189b      	adds	r3, r3, r2
 800207e:	19db      	adds	r3, r3, r7
 8002080:	2201      	movs	r2, #1
 8002082:	701a      	strb	r2, [r3, #0]
        break;
 8002084:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002086:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002088:	2b00      	cmp	r3, #0
 800208a:	d100      	bne.n	800208e <UART_SetConfig+0x2a2>
 800208c:	e133      	b.n	80022f6 <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800208e:	69fb      	ldr	r3, [r7, #28]
 8002090:	685a      	ldr	r2, [r3, #4]
 8002092:	0013      	movs	r3, r2
 8002094:	005b      	lsls	r3, r3, #1
 8002096:	189b      	adds	r3, r3, r2
 8002098:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800209a:	429a      	cmp	r2, r3
 800209c:	d305      	bcc.n	80020aa <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 800209e:	69fb      	ldr	r3, [r7, #28]
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80020a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80020a6:	429a      	cmp	r2, r3
 80020a8:	d906      	bls.n	80020b8 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 80020aa:	231a      	movs	r3, #26
 80020ac:	2218      	movs	r2, #24
 80020ae:	189b      	adds	r3, r3, r2
 80020b0:	19db      	adds	r3, r3, r7
 80020b2:	2201      	movs	r2, #1
 80020b4:	701a      	strb	r2, [r3, #0]
 80020b6:	e11e      	b.n	80022f6 <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80020b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020ba:	613b      	str	r3, [r7, #16]
 80020bc:	2300      	movs	r3, #0
 80020be:	617b      	str	r3, [r7, #20]
 80020c0:	6939      	ldr	r1, [r7, #16]
 80020c2:	697a      	ldr	r2, [r7, #20]
 80020c4:	000b      	movs	r3, r1
 80020c6:	0e1b      	lsrs	r3, r3, #24
 80020c8:	0010      	movs	r0, r2
 80020ca:	0205      	lsls	r5, r0, #8
 80020cc:	431d      	orrs	r5, r3
 80020ce:	000b      	movs	r3, r1
 80020d0:	021c      	lsls	r4, r3, #8
 80020d2:	69fb      	ldr	r3, [r7, #28]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	085b      	lsrs	r3, r3, #1
 80020d8:	60bb      	str	r3, [r7, #8]
 80020da:	2300      	movs	r3, #0
 80020dc:	60fb      	str	r3, [r7, #12]
 80020de:	68b8      	ldr	r0, [r7, #8]
 80020e0:	68f9      	ldr	r1, [r7, #12]
 80020e2:	1900      	adds	r0, r0, r4
 80020e4:	4169      	adcs	r1, r5
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	603b      	str	r3, [r7, #0]
 80020ec:	2300      	movs	r3, #0
 80020ee:	607b      	str	r3, [r7, #4]
 80020f0:	683a      	ldr	r2, [r7, #0]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	f7fe f894 	bl	8000220 <__aeabi_uldivmod>
 80020f8:	0002      	movs	r2, r0
 80020fa:	000b      	movs	r3, r1
 80020fc:	0013      	movs	r3, r2
 80020fe:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002100:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002102:	23c0      	movs	r3, #192	; 0xc0
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	429a      	cmp	r2, r3
 8002108:	d309      	bcc.n	800211e <UART_SetConfig+0x332>
 800210a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800210c:	2380      	movs	r3, #128	; 0x80
 800210e:	035b      	lsls	r3, r3, #13
 8002110:	429a      	cmp	r2, r3
 8002112:	d204      	bcs.n	800211e <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8002114:	69fb      	ldr	r3, [r7, #28]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800211a:	60da      	str	r2, [r3, #12]
 800211c:	e0eb      	b.n	80022f6 <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 800211e:	231a      	movs	r3, #26
 8002120:	2218      	movs	r2, #24
 8002122:	189b      	adds	r3, r3, r2
 8002124:	19db      	adds	r3, r3, r7
 8002126:	2201      	movs	r2, #1
 8002128:	701a      	strb	r2, [r3, #0]
 800212a:	e0e4      	b.n	80022f6 <UART_SetConfig+0x50a>
 800212c:	efff69f3 	.word	0xefff69f3
 8002130:	ffffcfff 	.word	0xffffcfff
 8002134:	40004800 	.word	0x40004800
 8002138:	fffff4ff 	.word	0xfffff4ff
 800213c:	40013800 	.word	0x40013800
 8002140:	40021000 	.word	0x40021000
 8002144:	40004400 	.word	0x40004400
 8002148:	40004c00 	.word	0x40004c00
 800214c:	40005000 	.word	0x40005000
 8002150:	003d0900 	.word	0x003d0900
 8002154:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002158:	69fb      	ldr	r3, [r7, #28]
 800215a:	69da      	ldr	r2, [r3, #28]
 800215c:	2380      	movs	r3, #128	; 0x80
 800215e:	021b      	lsls	r3, r3, #8
 8002160:	429a      	cmp	r2, r3
 8002162:	d000      	beq.n	8002166 <UART_SetConfig+0x37a>
 8002164:	e070      	b.n	8002248 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 8002166:	231b      	movs	r3, #27
 8002168:	2218      	movs	r2, #24
 800216a:	189b      	adds	r3, r3, r2
 800216c:	19db      	adds	r3, r3, r7
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	2b08      	cmp	r3, #8
 8002172:	d822      	bhi.n	80021ba <UART_SetConfig+0x3ce>
 8002174:	009a      	lsls	r2, r3, #2
 8002176:	4b67      	ldr	r3, [pc, #412]	; (8002314 <UART_SetConfig+0x528>)
 8002178:	18d3      	adds	r3, r2, r3
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800217e:	f7ff fc17 	bl	80019b0 <HAL_RCC_GetPCLK1Freq>
 8002182:	0003      	movs	r3, r0
 8002184:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002186:	e021      	b.n	80021cc <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002188:	f7ff fc28 	bl	80019dc <HAL_RCC_GetPCLK2Freq>
 800218c:	0003      	movs	r3, r0
 800218e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002190:	e01c      	b.n	80021cc <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002192:	4b61      	ldr	r3, [pc, #388]	; (8002318 <UART_SetConfig+0x52c>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	2210      	movs	r2, #16
 8002198:	4013      	ands	r3, r2
 800219a:	d002      	beq.n	80021a2 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800219c:	4b5f      	ldr	r3, [pc, #380]	; (800231c <UART_SetConfig+0x530>)
 800219e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80021a0:	e014      	b.n	80021cc <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 80021a2:	4b5f      	ldr	r3, [pc, #380]	; (8002320 <UART_SetConfig+0x534>)
 80021a4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80021a6:	e011      	b.n	80021cc <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80021a8:	f7ff fb52 	bl	8001850 <HAL_RCC_GetSysClockFreq>
 80021ac:	0003      	movs	r3, r0
 80021ae:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80021b0:	e00c      	b.n	80021cc <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80021b2:	2380      	movs	r3, #128	; 0x80
 80021b4:	021b      	lsls	r3, r3, #8
 80021b6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80021b8:	e008      	b.n	80021cc <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 80021ba:	2300      	movs	r3, #0
 80021bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80021be:	231a      	movs	r3, #26
 80021c0:	2218      	movs	r2, #24
 80021c2:	189b      	adds	r3, r3, r2
 80021c4:	19db      	adds	r3, r3, r7
 80021c6:	2201      	movs	r2, #1
 80021c8:	701a      	strb	r2, [r3, #0]
        break;
 80021ca:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80021cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d100      	bne.n	80021d4 <UART_SetConfig+0x3e8>
 80021d2:	e090      	b.n	80022f6 <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80021d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021d6:	005a      	lsls	r2, r3, #1
 80021d8:	69fb      	ldr	r3, [r7, #28]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	085b      	lsrs	r3, r3, #1
 80021de:	18d2      	adds	r2, r2, r3
 80021e0:	69fb      	ldr	r3, [r7, #28]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	0019      	movs	r1, r3
 80021e6:	0010      	movs	r0, r2
 80021e8:	f7fd ff8e 	bl	8000108 <__udivsi3>
 80021ec:	0003      	movs	r3, r0
 80021ee:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80021f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021f2:	2b0f      	cmp	r3, #15
 80021f4:	d921      	bls.n	800223a <UART_SetConfig+0x44e>
 80021f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80021f8:	2380      	movs	r3, #128	; 0x80
 80021fa:	025b      	lsls	r3, r3, #9
 80021fc:	429a      	cmp	r2, r3
 80021fe:	d21c      	bcs.n	800223a <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002200:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002202:	b29a      	uxth	r2, r3
 8002204:	200e      	movs	r0, #14
 8002206:	2418      	movs	r4, #24
 8002208:	1903      	adds	r3, r0, r4
 800220a:	19db      	adds	r3, r3, r7
 800220c:	210f      	movs	r1, #15
 800220e:	438a      	bics	r2, r1
 8002210:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002212:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002214:	085b      	lsrs	r3, r3, #1
 8002216:	b29b      	uxth	r3, r3
 8002218:	2207      	movs	r2, #7
 800221a:	4013      	ands	r3, r2
 800221c:	b299      	uxth	r1, r3
 800221e:	1903      	adds	r3, r0, r4
 8002220:	19db      	adds	r3, r3, r7
 8002222:	1902      	adds	r2, r0, r4
 8002224:	19d2      	adds	r2, r2, r7
 8002226:	8812      	ldrh	r2, [r2, #0]
 8002228:	430a      	orrs	r2, r1
 800222a:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800222c:	69fb      	ldr	r3, [r7, #28]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	1902      	adds	r2, r0, r4
 8002232:	19d2      	adds	r2, r2, r7
 8002234:	8812      	ldrh	r2, [r2, #0]
 8002236:	60da      	str	r2, [r3, #12]
 8002238:	e05d      	b.n	80022f6 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 800223a:	231a      	movs	r3, #26
 800223c:	2218      	movs	r2, #24
 800223e:	189b      	adds	r3, r3, r2
 8002240:	19db      	adds	r3, r3, r7
 8002242:	2201      	movs	r2, #1
 8002244:	701a      	strb	r2, [r3, #0]
 8002246:	e056      	b.n	80022f6 <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002248:	231b      	movs	r3, #27
 800224a:	2218      	movs	r2, #24
 800224c:	189b      	adds	r3, r3, r2
 800224e:	19db      	adds	r3, r3, r7
 8002250:	781b      	ldrb	r3, [r3, #0]
 8002252:	2b08      	cmp	r3, #8
 8002254:	d822      	bhi.n	800229c <UART_SetConfig+0x4b0>
 8002256:	009a      	lsls	r2, r3, #2
 8002258:	4b32      	ldr	r3, [pc, #200]	; (8002324 <UART_SetConfig+0x538>)
 800225a:	18d3      	adds	r3, r2, r3
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002260:	f7ff fba6 	bl	80019b0 <HAL_RCC_GetPCLK1Freq>
 8002264:	0003      	movs	r3, r0
 8002266:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002268:	e021      	b.n	80022ae <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800226a:	f7ff fbb7 	bl	80019dc <HAL_RCC_GetPCLK2Freq>
 800226e:	0003      	movs	r3, r0
 8002270:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002272:	e01c      	b.n	80022ae <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002274:	4b28      	ldr	r3, [pc, #160]	; (8002318 <UART_SetConfig+0x52c>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	2210      	movs	r2, #16
 800227a:	4013      	ands	r3, r2
 800227c:	d002      	beq.n	8002284 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800227e:	4b27      	ldr	r3, [pc, #156]	; (800231c <UART_SetConfig+0x530>)
 8002280:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002282:	e014      	b.n	80022ae <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8002284:	4b26      	ldr	r3, [pc, #152]	; (8002320 <UART_SetConfig+0x534>)
 8002286:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002288:	e011      	b.n	80022ae <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800228a:	f7ff fae1 	bl	8001850 <HAL_RCC_GetSysClockFreq>
 800228e:	0003      	movs	r3, r0
 8002290:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002292:	e00c      	b.n	80022ae <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002294:	2380      	movs	r3, #128	; 0x80
 8002296:	021b      	lsls	r3, r3, #8
 8002298:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800229a:	e008      	b.n	80022ae <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 800229c:	2300      	movs	r3, #0
 800229e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80022a0:	231a      	movs	r3, #26
 80022a2:	2218      	movs	r2, #24
 80022a4:	189b      	adds	r3, r3, r2
 80022a6:	19db      	adds	r3, r3, r7
 80022a8:	2201      	movs	r2, #1
 80022aa:	701a      	strb	r2, [r3, #0]
        break;
 80022ac:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80022ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d020      	beq.n	80022f6 <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80022b4:	69fb      	ldr	r3, [r7, #28]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	085a      	lsrs	r2, r3, #1
 80022ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022bc:	18d2      	adds	r2, r2, r3
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	0019      	movs	r1, r3
 80022c4:	0010      	movs	r0, r2
 80022c6:	f7fd ff1f 	bl	8000108 <__udivsi3>
 80022ca:	0003      	movs	r3, r0
 80022cc:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80022ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022d0:	2b0f      	cmp	r3, #15
 80022d2:	d90a      	bls.n	80022ea <UART_SetConfig+0x4fe>
 80022d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80022d6:	2380      	movs	r3, #128	; 0x80
 80022d8:	025b      	lsls	r3, r3, #9
 80022da:	429a      	cmp	r2, r3
 80022dc:	d205      	bcs.n	80022ea <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80022de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022e0:	b29a      	uxth	r2, r3
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	60da      	str	r2, [r3, #12]
 80022e8:	e005      	b.n	80022f6 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 80022ea:	231a      	movs	r3, #26
 80022ec:	2218      	movs	r2, #24
 80022ee:	189b      	adds	r3, r3, r2
 80022f0:	19db      	adds	r3, r3, r7
 80022f2:	2201      	movs	r2, #1
 80022f4:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	2200      	movs	r2, #0
 80022fa:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80022fc:	69fb      	ldr	r3, [r7, #28]
 80022fe:	2200      	movs	r2, #0
 8002300:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8002302:	231a      	movs	r3, #26
 8002304:	2218      	movs	r2, #24
 8002306:	189b      	adds	r3, r3, r2
 8002308:	19db      	adds	r3, r3, r7
 800230a:	781b      	ldrb	r3, [r3, #0]
}
 800230c:	0018      	movs	r0, r3
 800230e:	46bd      	mov	sp, r7
 8002310:	b00e      	add	sp, #56	; 0x38
 8002312:	bdb0      	pop	{r4, r5, r7, pc}
 8002314:	08002810 	.word	0x08002810
 8002318:	40021000 	.word	0x40021000
 800231c:	003d0900 	.word	0x003d0900
 8002320:	00f42400 	.word	0x00f42400
 8002324:	08002834 	.word	0x08002834

08002328 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002334:	2201      	movs	r2, #1
 8002336:	4013      	ands	r3, r2
 8002338:	d00b      	beq.n	8002352 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	4a4a      	ldr	r2, [pc, #296]	; (800246c <UART_AdvFeatureConfig+0x144>)
 8002342:	4013      	ands	r3, r2
 8002344:	0019      	movs	r1, r3
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	430a      	orrs	r2, r1
 8002350:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002356:	2202      	movs	r2, #2
 8002358:	4013      	ands	r3, r2
 800235a:	d00b      	beq.n	8002374 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	4a43      	ldr	r2, [pc, #268]	; (8002470 <UART_AdvFeatureConfig+0x148>)
 8002364:	4013      	ands	r3, r2
 8002366:	0019      	movs	r1, r3
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	430a      	orrs	r2, r1
 8002372:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002378:	2204      	movs	r2, #4
 800237a:	4013      	ands	r3, r2
 800237c:	d00b      	beq.n	8002396 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	4a3b      	ldr	r2, [pc, #236]	; (8002474 <UART_AdvFeatureConfig+0x14c>)
 8002386:	4013      	ands	r3, r2
 8002388:	0019      	movs	r1, r3
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	430a      	orrs	r2, r1
 8002394:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800239a:	2208      	movs	r2, #8
 800239c:	4013      	ands	r3, r2
 800239e:	d00b      	beq.n	80023b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	4a34      	ldr	r2, [pc, #208]	; (8002478 <UART_AdvFeatureConfig+0x150>)
 80023a8:	4013      	ands	r3, r2
 80023aa:	0019      	movs	r1, r3
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	430a      	orrs	r2, r1
 80023b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023bc:	2210      	movs	r2, #16
 80023be:	4013      	ands	r3, r2
 80023c0:	d00b      	beq.n	80023da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	4a2c      	ldr	r2, [pc, #176]	; (800247c <UART_AdvFeatureConfig+0x154>)
 80023ca:	4013      	ands	r3, r2
 80023cc:	0019      	movs	r1, r3
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	430a      	orrs	r2, r1
 80023d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023de:	2220      	movs	r2, #32
 80023e0:	4013      	ands	r3, r2
 80023e2:	d00b      	beq.n	80023fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	4a25      	ldr	r2, [pc, #148]	; (8002480 <UART_AdvFeatureConfig+0x158>)
 80023ec:	4013      	ands	r3, r2
 80023ee:	0019      	movs	r1, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	430a      	orrs	r2, r1
 80023fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002400:	2240      	movs	r2, #64	; 0x40
 8002402:	4013      	ands	r3, r2
 8002404:	d01d      	beq.n	8002442 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	4a1d      	ldr	r2, [pc, #116]	; (8002484 <UART_AdvFeatureConfig+0x15c>)
 800240e:	4013      	ands	r3, r2
 8002410:	0019      	movs	r1, r3
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	430a      	orrs	r2, r1
 800241c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002422:	2380      	movs	r3, #128	; 0x80
 8002424:	035b      	lsls	r3, r3, #13
 8002426:	429a      	cmp	r2, r3
 8002428:	d10b      	bne.n	8002442 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	4a15      	ldr	r2, [pc, #84]	; (8002488 <UART_AdvFeatureConfig+0x160>)
 8002432:	4013      	ands	r3, r2
 8002434:	0019      	movs	r1, r3
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	430a      	orrs	r2, r1
 8002440:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002446:	2280      	movs	r2, #128	; 0x80
 8002448:	4013      	ands	r3, r2
 800244a:	d00b      	beq.n	8002464 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	4a0e      	ldr	r2, [pc, #56]	; (800248c <UART_AdvFeatureConfig+0x164>)
 8002454:	4013      	ands	r3, r2
 8002456:	0019      	movs	r1, r3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	430a      	orrs	r2, r1
 8002462:	605a      	str	r2, [r3, #4]
  }
}
 8002464:	46c0      	nop			; (mov r8, r8)
 8002466:	46bd      	mov	sp, r7
 8002468:	b002      	add	sp, #8
 800246a:	bd80      	pop	{r7, pc}
 800246c:	fffdffff 	.word	0xfffdffff
 8002470:	fffeffff 	.word	0xfffeffff
 8002474:	fffbffff 	.word	0xfffbffff
 8002478:	ffff7fff 	.word	0xffff7fff
 800247c:	ffffefff 	.word	0xffffefff
 8002480:	ffffdfff 	.word	0xffffdfff
 8002484:	ffefffff 	.word	0xffefffff
 8002488:	ff9fffff 	.word	0xff9fffff
 800248c:	fff7ffff 	.word	0xfff7ffff

08002490 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b092      	sub	sp, #72	; 0x48
 8002494:	af02      	add	r7, sp, #8
 8002496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2284      	movs	r2, #132	; 0x84
 800249c:	2100      	movs	r1, #0
 800249e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80024a0:	f7fe fa22 	bl	80008e8 <HAL_GetTick>
 80024a4:	0003      	movs	r3, r0
 80024a6:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	2208      	movs	r2, #8
 80024b0:	4013      	ands	r3, r2
 80024b2:	2b08      	cmp	r3, #8
 80024b4:	d12c      	bne.n	8002510 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80024b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80024b8:	2280      	movs	r2, #128	; 0x80
 80024ba:	0391      	lsls	r1, r2, #14
 80024bc:	6878      	ldr	r0, [r7, #4]
 80024be:	4a46      	ldr	r2, [pc, #280]	; (80025d8 <UART_CheckIdleState+0x148>)
 80024c0:	9200      	str	r2, [sp, #0]
 80024c2:	2200      	movs	r2, #0
 80024c4:	f000 f88c 	bl	80025e0 <UART_WaitOnFlagUntilTimeout>
 80024c8:	1e03      	subs	r3, r0, #0
 80024ca:	d021      	beq.n	8002510 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80024cc:	f3ef 8310 	mrs	r3, PRIMASK
 80024d0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80024d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80024d4:	63bb      	str	r3, [r7, #56]	; 0x38
 80024d6:	2301      	movs	r3, #1
 80024d8:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024dc:	f383 8810 	msr	PRIMASK, r3
}
 80024e0:	46c0      	nop			; (mov r8, r8)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2180      	movs	r1, #128	; 0x80
 80024ee:	438a      	bics	r2, r1
 80024f0:	601a      	str	r2, [r3, #0]
 80024f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024f8:	f383 8810 	msr	PRIMASK, r3
}
 80024fc:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2220      	movs	r2, #32
 8002502:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2278      	movs	r2, #120	; 0x78
 8002508:	2100      	movs	r1, #0
 800250a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800250c:	2303      	movs	r3, #3
 800250e:	e05f      	b.n	80025d0 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	2204      	movs	r2, #4
 8002518:	4013      	ands	r3, r2
 800251a:	2b04      	cmp	r3, #4
 800251c:	d146      	bne.n	80025ac <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800251e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002520:	2280      	movs	r2, #128	; 0x80
 8002522:	03d1      	lsls	r1, r2, #15
 8002524:	6878      	ldr	r0, [r7, #4]
 8002526:	4a2c      	ldr	r2, [pc, #176]	; (80025d8 <UART_CheckIdleState+0x148>)
 8002528:	9200      	str	r2, [sp, #0]
 800252a:	2200      	movs	r2, #0
 800252c:	f000 f858 	bl	80025e0 <UART_WaitOnFlagUntilTimeout>
 8002530:	1e03      	subs	r3, r0, #0
 8002532:	d03b      	beq.n	80025ac <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002534:	f3ef 8310 	mrs	r3, PRIMASK
 8002538:	60fb      	str	r3, [r7, #12]
  return(result);
 800253a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800253c:	637b      	str	r3, [r7, #52]	; 0x34
 800253e:	2301      	movs	r3, #1
 8002540:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	f383 8810 	msr	PRIMASK, r3
}
 8002548:	46c0      	nop			; (mov r8, r8)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4921      	ldr	r1, [pc, #132]	; (80025dc <UART_CheckIdleState+0x14c>)
 8002556:	400a      	ands	r2, r1
 8002558:	601a      	str	r2, [r3, #0]
 800255a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800255c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	f383 8810 	msr	PRIMASK, r3
}
 8002564:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002566:	f3ef 8310 	mrs	r3, PRIMASK
 800256a:	61bb      	str	r3, [r7, #24]
  return(result);
 800256c:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800256e:	633b      	str	r3, [r7, #48]	; 0x30
 8002570:	2301      	movs	r3, #1
 8002572:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002574:	69fb      	ldr	r3, [r7, #28]
 8002576:	f383 8810 	msr	PRIMASK, r3
}
 800257a:	46c0      	nop			; (mov r8, r8)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	689a      	ldr	r2, [r3, #8]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	2101      	movs	r1, #1
 8002588:	438a      	bics	r2, r1
 800258a:	609a      	str	r2, [r3, #8]
 800258c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800258e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002590:	6a3b      	ldr	r3, [r7, #32]
 8002592:	f383 8810 	msr	PRIMASK, r3
}
 8002596:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2280      	movs	r2, #128	; 0x80
 800259c:	2120      	movs	r1, #32
 800259e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2278      	movs	r2, #120	; 0x78
 80025a4:	2100      	movs	r1, #0
 80025a6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80025a8:	2303      	movs	r3, #3
 80025aa:	e011      	b.n	80025d0 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2220      	movs	r2, #32
 80025b0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2280      	movs	r2, #128	; 0x80
 80025b6:	2120      	movs	r1, #32
 80025b8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2200      	movs	r2, #0
 80025be:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2200      	movs	r2, #0
 80025c4:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2278      	movs	r2, #120	; 0x78
 80025ca:	2100      	movs	r1, #0
 80025cc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80025ce:	2300      	movs	r3, #0
}
 80025d0:	0018      	movs	r0, r3
 80025d2:	46bd      	mov	sp, r7
 80025d4:	b010      	add	sp, #64	; 0x40
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	01ffffff 	.word	0x01ffffff
 80025dc:	fffffedf 	.word	0xfffffedf

080025e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b084      	sub	sp, #16
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	60f8      	str	r0, [r7, #12]
 80025e8:	60b9      	str	r1, [r7, #8]
 80025ea:	603b      	str	r3, [r7, #0]
 80025ec:	1dfb      	adds	r3, r7, #7
 80025ee:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025f0:	e04b      	b.n	800268a <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025f2:	69bb      	ldr	r3, [r7, #24]
 80025f4:	3301      	adds	r3, #1
 80025f6:	d048      	beq.n	800268a <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025f8:	f7fe f976 	bl	80008e8 <HAL_GetTick>
 80025fc:	0002      	movs	r2, r0
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	69ba      	ldr	r2, [r7, #24]
 8002604:	429a      	cmp	r2, r3
 8002606:	d302      	bcc.n	800260e <UART_WaitOnFlagUntilTimeout+0x2e>
 8002608:	69bb      	ldr	r3, [r7, #24]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d101      	bne.n	8002612 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800260e:	2303      	movs	r3, #3
 8002610:	e04b      	b.n	80026aa <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	2204      	movs	r2, #4
 800261a:	4013      	ands	r3, r2
 800261c:	d035      	beq.n	800268a <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	69db      	ldr	r3, [r3, #28]
 8002624:	2208      	movs	r2, #8
 8002626:	4013      	ands	r3, r2
 8002628:	2b08      	cmp	r3, #8
 800262a:	d111      	bne.n	8002650 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	2208      	movs	r2, #8
 8002632:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	0018      	movs	r0, r3
 8002638:	f000 f83c 	bl	80026b4 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	2284      	movs	r2, #132	; 0x84
 8002640:	2108      	movs	r1, #8
 8002642:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2278      	movs	r2, #120	; 0x78
 8002648:	2100      	movs	r1, #0
 800264a:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 800264c:	2301      	movs	r3, #1
 800264e:	e02c      	b.n	80026aa <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	69da      	ldr	r2, [r3, #28]
 8002656:	2380      	movs	r3, #128	; 0x80
 8002658:	011b      	lsls	r3, r3, #4
 800265a:	401a      	ands	r2, r3
 800265c:	2380      	movs	r3, #128	; 0x80
 800265e:	011b      	lsls	r3, r3, #4
 8002660:	429a      	cmp	r2, r3
 8002662:	d112      	bne.n	800268a <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	2280      	movs	r2, #128	; 0x80
 800266a:	0112      	lsls	r2, r2, #4
 800266c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	0018      	movs	r0, r3
 8002672:	f000 f81f 	bl	80026b4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	2284      	movs	r2, #132	; 0x84
 800267a:	2120      	movs	r1, #32
 800267c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	2278      	movs	r2, #120	; 0x78
 8002682:	2100      	movs	r1, #0
 8002684:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002686:	2303      	movs	r3, #3
 8002688:	e00f      	b.n	80026aa <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	69db      	ldr	r3, [r3, #28]
 8002690:	68ba      	ldr	r2, [r7, #8]
 8002692:	4013      	ands	r3, r2
 8002694:	68ba      	ldr	r2, [r7, #8]
 8002696:	1ad3      	subs	r3, r2, r3
 8002698:	425a      	negs	r2, r3
 800269a:	4153      	adcs	r3, r2
 800269c:	b2db      	uxtb	r3, r3
 800269e:	001a      	movs	r2, r3
 80026a0:	1dfb      	adds	r3, r7, #7
 80026a2:	781b      	ldrb	r3, [r3, #0]
 80026a4:	429a      	cmp	r2, r3
 80026a6:	d0a4      	beq.n	80025f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80026a8:	2300      	movs	r3, #0
}
 80026aa:	0018      	movs	r0, r3
 80026ac:	46bd      	mov	sp, r7
 80026ae:	b004      	add	sp, #16
 80026b0:	bd80      	pop	{r7, pc}
	...

080026b4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b08e      	sub	sp, #56	; 0x38
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026bc:	f3ef 8310 	mrs	r3, PRIMASK
 80026c0:	617b      	str	r3, [r7, #20]
  return(result);
 80026c2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80026c4:	637b      	str	r3, [r7, #52]	; 0x34
 80026c6:	2301      	movs	r3, #1
 80026c8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026ca:	69bb      	ldr	r3, [r7, #24]
 80026cc:	f383 8810 	msr	PRIMASK, r3
}
 80026d0:	46c0      	nop			; (mov r8, r8)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4926      	ldr	r1, [pc, #152]	; (8002778 <UART_EndRxTransfer+0xc4>)
 80026de:	400a      	ands	r2, r1
 80026e0:	601a      	str	r2, [r3, #0]
 80026e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026e4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	f383 8810 	msr	PRIMASK, r3
}
 80026ec:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026ee:	f3ef 8310 	mrs	r3, PRIMASK
 80026f2:	623b      	str	r3, [r7, #32]
  return(result);
 80026f4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026f6:	633b      	str	r3, [r7, #48]	; 0x30
 80026f8:	2301      	movs	r3, #1
 80026fa:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026fe:	f383 8810 	msr	PRIMASK, r3
}
 8002702:	46c0      	nop			; (mov r8, r8)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	689a      	ldr	r2, [r3, #8]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	2101      	movs	r1, #1
 8002710:	438a      	bics	r2, r1
 8002712:	609a      	str	r2, [r3, #8]
 8002714:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002716:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800271a:	f383 8810 	msr	PRIMASK, r3
}
 800271e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002724:	2b01      	cmp	r3, #1
 8002726:	d118      	bne.n	800275a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002728:	f3ef 8310 	mrs	r3, PRIMASK
 800272c:	60bb      	str	r3, [r7, #8]
  return(result);
 800272e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002730:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002732:	2301      	movs	r3, #1
 8002734:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	f383 8810 	msr	PRIMASK, r3
}
 800273c:	46c0      	nop			; (mov r8, r8)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2110      	movs	r1, #16
 800274a:	438a      	bics	r2, r1
 800274c:	601a      	str	r2, [r3, #0]
 800274e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002750:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	f383 8810 	msr	PRIMASK, r3
}
 8002758:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2280      	movs	r2, #128	; 0x80
 800275e:	2120      	movs	r1, #32
 8002760:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2200      	movs	r2, #0
 8002766:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2200      	movs	r2, #0
 800276c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800276e:	46c0      	nop			; (mov r8, r8)
 8002770:	46bd      	mov	sp, r7
 8002772:	b00e      	add	sp, #56	; 0x38
 8002774:	bd80      	pop	{r7, pc}
 8002776:	46c0      	nop			; (mov r8, r8)
 8002778:	fffffedf 	.word	0xfffffedf

0800277c <__libc_init_array>:
 800277c:	b570      	push	{r4, r5, r6, lr}
 800277e:	2600      	movs	r6, #0
 8002780:	4d0c      	ldr	r5, [pc, #48]	; (80027b4 <__libc_init_array+0x38>)
 8002782:	4c0d      	ldr	r4, [pc, #52]	; (80027b8 <__libc_init_array+0x3c>)
 8002784:	1b64      	subs	r4, r4, r5
 8002786:	10a4      	asrs	r4, r4, #2
 8002788:	42a6      	cmp	r6, r4
 800278a:	d109      	bne.n	80027a0 <__libc_init_array+0x24>
 800278c:	2600      	movs	r6, #0
 800278e:	f000 f821 	bl	80027d4 <_init>
 8002792:	4d0a      	ldr	r5, [pc, #40]	; (80027bc <__libc_init_array+0x40>)
 8002794:	4c0a      	ldr	r4, [pc, #40]	; (80027c0 <__libc_init_array+0x44>)
 8002796:	1b64      	subs	r4, r4, r5
 8002798:	10a4      	asrs	r4, r4, #2
 800279a:	42a6      	cmp	r6, r4
 800279c:	d105      	bne.n	80027aa <__libc_init_array+0x2e>
 800279e:	bd70      	pop	{r4, r5, r6, pc}
 80027a0:	00b3      	lsls	r3, r6, #2
 80027a2:	58eb      	ldr	r3, [r5, r3]
 80027a4:	4798      	blx	r3
 80027a6:	3601      	adds	r6, #1
 80027a8:	e7ee      	b.n	8002788 <__libc_init_array+0xc>
 80027aa:	00b3      	lsls	r3, r6, #2
 80027ac:	58eb      	ldr	r3, [r5, r3]
 80027ae:	4798      	blx	r3
 80027b0:	3601      	adds	r6, #1
 80027b2:	e7f2      	b.n	800279a <__libc_init_array+0x1e>
 80027b4:	08002860 	.word	0x08002860
 80027b8:	08002860 	.word	0x08002860
 80027bc:	08002860 	.word	0x08002860
 80027c0:	08002864 	.word	0x08002864

080027c4 <memset>:
 80027c4:	0003      	movs	r3, r0
 80027c6:	1882      	adds	r2, r0, r2
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d100      	bne.n	80027ce <memset+0xa>
 80027cc:	4770      	bx	lr
 80027ce:	7019      	strb	r1, [r3, #0]
 80027d0:	3301      	adds	r3, #1
 80027d2:	e7f9      	b.n	80027c8 <memset+0x4>

080027d4 <_init>:
 80027d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027d6:	46c0      	nop			; (mov r8, r8)
 80027d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027da:	bc08      	pop	{r3}
 80027dc:	469e      	mov	lr, r3
 80027de:	4770      	bx	lr

080027e0 <_fini>:
 80027e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027e2:	46c0      	nop			; (mov r8, r8)
 80027e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027e6:	bc08      	pop	{r3}
 80027e8:	469e      	mov	lr, r3
 80027ea:	4770      	bx	lr
