# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab6.srcs/sources_1/new/VGAController.v" \
"../../../../Lab6.srcs/sources_1/imports/countUD5L.v" \
"../../../../Lab6.srcs/sources_1/imports/new/counterUD15L.v" \
"../../../../Lab6.srcs/sources_1/imports/labVGA_clks.v" \
"../../../../Lab6.srcs/sources_1/new/Top_Module.v" \
"../../../../Lab6.srcs/sources_1/imports/new/LSFR.v" \
"../../../../Lab6.srcs/sources_1/imports/new/multiplexer8.v" \
"../../../../Lab6.srcs/sources_1/imports/new/multiplex.v" \
"../../../../Lab6.srcs/sources_1/imports/sources_1/imports/new/hex7seg.v" \
"../../../../Lab6.srcs/sources_1/imports/sources_1/new/ringCounter.v" \
"../../../../Lab6.srcs/sources_1/imports/sources_1/new/selector.v" \
"../../../../Lab6.srcs/sim_1/imports/test3.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
