/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [12:0] _02_;
  wire [4:0] _03_;
  reg [13:0] _04_;
  wire [4:0] _05_;
  wire celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [21:0] celloutsig_0_21z;
  wire [11:0] celloutsig_0_22z;
  wire [5:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [5:0] celloutsig_0_28z;
  wire [4:0] celloutsig_0_2z;
  wire [11:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_41z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_62z;
  wire [2:0] celloutsig_0_63z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_96z;
  wire celloutsig_0_97z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [22:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = !(celloutsig_0_6z[0] ? celloutsig_0_0z : celloutsig_0_0z);
  assign celloutsig_1_19z = !(_00_ ? celloutsig_1_5z : celloutsig_1_7z[22]);
  assign celloutsig_0_11z = !(celloutsig_0_5z ? celloutsig_0_8z : celloutsig_0_1z);
  assign celloutsig_0_13z = ~(celloutsig_0_5z | celloutsig_0_12z);
  assign celloutsig_0_35z = ~celloutsig_0_10z[6];
  assign celloutsig_0_34z = ~((celloutsig_0_14z | celloutsig_0_12z) & celloutsig_0_25z[1]);
  assign celloutsig_0_5z = ~((celloutsig_0_4z | celloutsig_0_1z) & celloutsig_0_1z);
  assign celloutsig_0_97z = ~((1'h1 | celloutsig_0_63z[2]) & celloutsig_0_62z[0]);
  assign celloutsig_0_31z = celloutsig_0_8z | ~(_01_);
  assign celloutsig_0_46z = ~(celloutsig_0_28z[3] ^ celloutsig_0_7z);
  assign celloutsig_0_8z = ~(celloutsig_0_5z ^ celloutsig_0_0z);
  assign celloutsig_1_0z = ~(in_data[103] ^ in_data[166]);
  assign celloutsig_1_6z = ~(celloutsig_1_0z ^ celloutsig_1_1z);
  assign celloutsig_0_14z = ~(celloutsig_0_11z ^ celloutsig_0_6z[2]);
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 13'h0000;
    else _02_ <= { in_data[130:121], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  reg [4:0] _21_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _21_ <= 5'h00;
    else _21_ <= in_data[101:97];
  assign { _03_[4:3], _00_, _03_[1:0] } = _21_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 14'h0000;
    else _04_ <= { celloutsig_0_15z[3:1], celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_3z };
  reg [4:0] _23_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _23_ <= 5'h00;
    else _23_ <= in_data[66:62];
  assign { _01_, _05_[3:0] } = _23_;
  assign celloutsig_0_62z = { celloutsig_0_5z, celloutsig_0_6z[4:0], celloutsig_0_8z } / { 1'h1, celloutsig_0_37z, celloutsig_0_46z, celloutsig_0_12z, celloutsig_0_14z };
  assign celloutsig_0_16z = { in_data[12:7], celloutsig_0_3z } / { 1'h1, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_1_7z = { in_data[174:166], celloutsig_1_6z, _02_ } / { 1'h1, _02_[9:3], celloutsig_1_5z, celloutsig_1_0z, _02_[12:1], in_data[96] };
  assign celloutsig_1_3z = { in_data[162:161], celloutsig_1_0z } >= { in_data[101:100], celloutsig_1_2z };
  assign celloutsig_0_36z = celloutsig_0_30z[4:2] > { celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_9z };
  assign celloutsig_0_51z = { celloutsig_0_21z[13:8], celloutsig_0_18z } > { celloutsig_0_37z, celloutsig_0_34z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_7z = celloutsig_0_6z[4:2] > celloutsig_0_2z[2:0];
  assign celloutsig_0_32z = { celloutsig_0_25z[4:3], celloutsig_0_7z, celloutsig_0_25z } <= { celloutsig_0_22z[8:1], celloutsig_0_14z };
  assign celloutsig_0_96z = _04_[10:2] <= { _04_[12:5], celloutsig_0_35z };
  assign celloutsig_1_5z = { in_data[165:163], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z } <= in_data[160:155];
  assign celloutsig_1_9z = { celloutsig_1_5z, _02_, celloutsig_1_2z, celloutsig_1_3z } || { celloutsig_1_7z[14:3], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[69:61] < in_data[63:55];
  assign celloutsig_0_3z = { celloutsig_0_2z[0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } < { in_data[19:17], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_12z = { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_8z } < celloutsig_0_10z[5:3];
  assign celloutsig_0_18z = { celloutsig_0_2z[1:0], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z } < { in_data[53:34], celloutsig_0_12z };
  assign celloutsig_0_26z = { celloutsig_0_16z[4], celloutsig_0_20z } < { celloutsig_0_5z, celloutsig_0_6z[4:1], celloutsig_0_14z };
  assign celloutsig_0_38z = celloutsig_0_34z & ~(celloutsig_0_5z);
  assign celloutsig_0_1z = in_data[32] & ~(in_data[18]);
  assign celloutsig_0_63z = { celloutsig_0_38z, celloutsig_0_55z, celloutsig_0_3z } % { 1'h1, celloutsig_0_41z[2:1] };
  assign { celloutsig_0_6z[6], celloutsig_0_6z[4:0] } = celloutsig_0_2z[0] ? { celloutsig_0_1z, celloutsig_0_2z[4:1], 1'h1 } : { celloutsig_0_2z[3], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_25z = celloutsig_0_16z[0] ? { celloutsig_0_17z[4:0], celloutsig_0_4z } : { celloutsig_0_6z[2], celloutsig_0_2z };
  assign celloutsig_0_30z = - { in_data[23:15], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_26z };
  assign celloutsig_0_17z = ~ { in_data[20:12], celloutsig_0_4z };
  assign celloutsig_0_22z = ~ { _04_[4:1], celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_20z };
  assign celloutsig_1_1z = & in_data[138:134];
  assign celloutsig_0_4z = celloutsig_0_1z & in_data[36];
  assign celloutsig_0_55z = celloutsig_0_51z & celloutsig_0_31z;
  assign celloutsig_1_2z = | { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_33z = ~^ celloutsig_0_30z[5:2];
  assign celloutsig_0_37z = { celloutsig_0_32z, celloutsig_0_26z, celloutsig_0_33z } >> { celloutsig_0_10z[6], celloutsig_0_5z, celloutsig_0_14z };
  assign celloutsig_0_15z = { celloutsig_0_2z[3:1], celloutsig_0_13z } >> { celloutsig_0_10z[5:4], celloutsig_0_13z, celloutsig_0_4z };
  assign celloutsig_0_41z = { celloutsig_0_21z[7:1], celloutsig_0_36z } >>> { celloutsig_0_20z[2:1], celloutsig_0_25z };
  assign celloutsig_0_10z = { celloutsig_0_6z[6], celloutsig_0_5z, celloutsig_0_6z[4:1], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z } >>> { in_data[52:44], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_21z = { in_data[23:16], _04_ } >>> { celloutsig_0_16z[4:1], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_18z };
  assign celloutsig_0_20z = celloutsig_0_10z[6:2] - { in_data[13:11], celloutsig_0_14z, celloutsig_0_13z };
  assign celloutsig_0_2z = in_data[22:18] ~^ in_data[12:8];
  assign celloutsig_0_28z = { _01_, _05_[3:0], celloutsig_0_4z } ~^ { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_1_18z = { _03_[4:3], _00_, _03_[1] } ^ { celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_0z };
  assign _03_[2] = _00_;
  assign _05_[4] = _01_;
  assign celloutsig_0_6z[5] = celloutsig_0_5z;
  assign { out_data[131:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_96z, celloutsig_0_97z };
endmodule
