$date
	Mon May  6 15:32:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module adder8_tb $end
$scope module DUT $end
$var wire 1 ! clk $end
$var wire 8 " in0 [7:0] $end
$var wire 8 # in1 [7:0] $end
$var reg 8 $ out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
b0 #
b0 "
0!
$end
#1
b0 $
1!
#2
0!
b100 #
b101 "
#3
b1001 $
1!
#4
0!
b1 #
b11111111 "
#5
b0 $
1!
#6
0!
