<module name="ISS_BTE" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="BTE_HL_REVISION" acronym="BTE_HL_REVISION" offset="0x0" width="32" description="IP revision identifier (X.Y.R) Used by software to track features, bugs, and compatibility">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="See" description="IP revision" range="" rwaccess="R"/>
  </register>
  <register id="BTE_HL_HWINFO" acronym="BTE_HL_HWINFO" offset="0x4" width="32" description="Information about the hardware configuration of the IP module; that is, typically, the HDL generics (if any) of the module.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESPFIFO" width="3" begin="23" end="21" resetval="0x2" description="Response FIFO size" range="" rwaccess="R">
      <bitenum value="3" id="3" token="RESPFIFO_3_r" description="64 x 128 bits"/>
      <bitenum value="4" id="4" token="RESPFIFO_4_r" description="128 x 128 bits"/>
      <bitenum value="2" id="2" token="RESPFIFO_2_r" description="32 x 128 bits"/>
      <bitenum value="0" id="0" token="RESPFIFO_0_r" description="Reserved"/>
      <bitenum value="6" id="6" token="RESPFIFO_6_r" description="Reserved"/>
      <bitenum value="1" id="1" token="RESPFIFO_1_r" description="16 x 128 bits"/>
      <bitenum value="7" id="7" token="RESPFIFO_7_r" description="Reserved"/>
      <bitenum value="5" id="5" token="RESPFIFO_5_r" description="Reserved"/>
    </bitfield>
    <bitfield id="CONTEXTS" width="2" begin="20" end="19" resetval="0x1" description="Number of contexts" range="" rwaccess="R">
      <bitenum value="3" id="3" token="CONTEXTS_3_r" description="Reserved"/>
      <bitenum value="2" id="2" token="CONTEXTS_2_r" description="8 contexts"/>
      <bitenum value="1" id="1" token="CONTEXTS_1_r" description="4 contexts"/>
      <bitenum value="0" id="0" token="CONTEXTS_0_r" description="2 contexts"/>
    </bitfield>
    <bitfield id="RESERVED" width="19" begin="18" end="0" resetval="0x056A0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="BTE_HL_SYSCONFIG" acronym="BTE_HL_SYSCONFIG" offset="0x10" width="32" description="Clock management configuration">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEMODE" width="2" begin="3" end="2" resetval="0x2" description="Configuration of the local target state management mode. By definition, target can handle read/write transaction as long as it is out of IDLE state." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IDLEMODE_0" description="An IDLE request is acknowledged unconditionally"/>
      <bitenum value="1" id="1" token="IDLEMODE_1" description="An IDLE request is never acknowledged"/>
      <bitenum value="3" id="3" token="IDLEMODE_3" description="Reserved. Do not use"/>
      <bitenum value="2" id="2" token="IDLEMODE_2" description="Smart-idle mode. Acknowledgment to an IDLE request is given based on the internal activity of the module."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="SOFTRESET" width="1" begin="0" end="0" resetval="0" description="Software reset." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SOFTRESET_0_w" description="No action"/>
      <bitenum value="1" id="1" token="SOFTRESET_1_w" description="Initiate software reset"/>
      <bitenum value="1" id="1" token="SOFTRESET_1_r" description="Reset (software or other) ongoing"/>
      <bitenum value="0" id="0" token="SOFTRESET_0_r" description="Reset done, no pending action"/>
    </bitfield>
  </register>
  <register id="BTE_HL_IRQSTATUS_RAW" acronym="BTE_HL_IRQSTATUS_RAW" offset="0x20" width="32" description="Per-event raw interrupt status vector Raw status is set even if event is not enabled. Write 1 to set the (raw) status, mostly for debug.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="RO R returns 0"/>
    <bitfield id="IRQ_CTX3_ERR" width="1" begin="27" end="27" resetval="0" description="Read request received before sufficient data has been prefetched." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IRQ_CTX3_ERR_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX3_ERR_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="1" token="IRQ_CTX3_ERR_1_r" description="Event pending"/>
      <bitenum value="0" id="0" token="IRQ_CTX3_ERR_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ_CTX2_ERR" width="1" begin="26" end="26" resetval="0" description="Read request received before sufficient data has been prefetched." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IRQ_CTX2_ERR_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX2_ERR_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="1" token="IRQ_CTX2_ERR_1_r" description="Event pending"/>
      <bitenum value="0" id="0" token="IRQ_CTX2_ERR_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ_CTX1_ERR" width="1" begin="25" end="25" resetval="0" description="Read request received before sufficient data has been prefetched." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IRQ_CTX1_ERR_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX1_ERR_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="1" token="IRQ_CTX1_ERR_1_r" description="Event pending"/>
      <bitenum value="0" id="0" token="IRQ_CTX1_ERR_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ_CTX0_ERR" width="1" begin="24" end="24" resetval="0" description="Read request received before sufficient data has been prefetched." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IRQ_CTX0_ERR_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX0_ERR_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="1" token="IRQ_CTX0_ERR_1_r" description="Event pending"/>
      <bitenum value="0" id="0" token="IRQ_CTX0_ERR_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0" description="Reserved" range="" rwaccess="RO R returns 0"/>
    <bitfield id="IRQ_CTX3_INVALID" width="1" begin="19" end="19" resetval="0" description="Invalid access." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IRQ_CTX3_INVALID_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX3_INVALID_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="1" token="IRQ_CTX3_INVALID_1_r" description="Event pending"/>
      <bitenum value="0" id="0" token="IRQ_CTX3_INVALID_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ_CTX2_INVALID" width="1" begin="18" end="18" resetval="0" description="Invalid access." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IRQ_CTX2_INVALID_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX2_INVALID_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="1" token="IRQ_CTX2_INVALID_1_r" description="Event pending"/>
      <bitenum value="0" id="0" token="IRQ_CTX2_INVALID_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ_CTX1_INVALID" width="1" begin="17" end="17" resetval="0" description="Invalid access." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IRQ_CTX1_INVALID_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX1_INVALID_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="1" token="IRQ_CTX1_INVALID_1_r" description="Event pending"/>
      <bitenum value="0" id="0" token="IRQ_CTX1_INVALID_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ_CTX0_INVALID" width="1" begin="16" end="16" resetval="0" description="Invalid access." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IRQ_CTX0_INVALID_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX0_INVALID_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="1" token="IRQ_CTX0_INVALID_1_r" description="Event pending"/>
      <bitenum value="0" id="0" token="IRQ_CTX0_INVALID_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="RO R returns 0"/>
    <bitfield id="IRQ_CTX3_DONE" width="1" begin="11" end="11" resetval="0" description="Context has been fully transferred to the TILER" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IRQ_CTX3_DONE_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX3_DONE_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="1" token="IRQ_CTX3_DONE_1_r" description="Event pending"/>
      <bitenum value="0" id="0" token="IRQ_CTX3_DONE_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ_CTX2_DONE" width="1" begin="10" end="10" resetval="0" description="Context has been fully transferred to the TILER" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IRQ_CTX2_DONE_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX2_DONE_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="1" token="IRQ_CTX2_DONE_1_r" description="Event pending"/>
      <bitenum value="0" id="0" token="IRQ_CTX2_DONE_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ_CTX1_DONE" width="1" begin="9" end="9" resetval="0" description="Context has been fully transferred to the TILER" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IRQ_CTX1_DONE_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX1_DONE_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="1" token="IRQ_CTX1_DONE_1_r" description="Event pending"/>
      <bitenum value="0" id="0" token="IRQ_CTX1_DONE_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ_CTX0_DONE" width="1" begin="8" end="8" resetval="0" description="Write mode: Context has been fully transferred to the TILER Read mode: Context prefetch has completed." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IRQ_CTX0_DONE_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX0_DONE_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="1" token="IRQ_CTX0_DONE_1_r" description="Event pending"/>
      <bitenum value="0" id="0" token="IRQ_CTX0_DONE_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="IRQ_INVALID" width="1" begin="1" end="1" resetval="0" description="Invalid access to the virtual space" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IRQ_INVALID_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_INVALID_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="1" token="IRQ_INVALID_1_r" description="Event pending"/>
      <bitenum value="0" id="0" token="IRQ_INVALID_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IRQ_OCP_ERR" width="1" begin="0" end="0" resetval="0" description="OCP error received from OCP master port." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IRQ_OCP_ERR_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_OCP_ERR_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="1" token="IRQ_OCP_ERR_1_r" description="Event pending"/>
      <bitenum value="0" id="0" token="IRQ_OCP_ERR_0_r" description="No event pending"/>
    </bitfield>
  </register>
  <register id="BTE_HL_IRQSTATUS" acronym="BTE_HL_IRQSTATUS" offset="0x24" width="32" description="Per-event 'enabled' interrupt status vector. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled).">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="RO R returns 0"/>
    <bitfield id="IRQ_CTX3_ERR" width="1" begin="27" end="27" resetval="0" description="Read request received before sufficient data has been prefetched." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IRQ_CTX3_ERR_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX3_ERR_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="1" token="IRQ_CTX3_ERR_1_r" description="Event pending"/>
      <bitenum value="0" id="0" token="IRQ_CTX3_ERR_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ_CTX2_ERR" width="1" begin="26" end="26" resetval="0" description="Read request received before sufficient data has been prefetched." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IRQ_CTX2_ERR_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX2_ERR_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="1" token="IRQ_CTX2_ERR_1_r" description="Event pending"/>
      <bitenum value="0" id="0" token="IRQ_CTX2_ERR_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ_CTX1_ERR" width="1" begin="25" end="25" resetval="0" description="Read request received before sufficient data has been prefetched." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IRQ_CTX1_ERR_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX1_ERR_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="1" token="IRQ_CTX1_ERR_1_r" description="Event pending"/>
      <bitenum value="0" id="0" token="IRQ_CTX1_ERR_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ_CTX0_ERR" width="1" begin="24" end="24" resetval="0" description="Read request received before sufficient data has been prefetched." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IRQ_CTX0_ERR_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX0_ERR_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="1" token="IRQ_CTX0_ERR_1_r" description="Event pending"/>
      <bitenum value="0" id="0" token="IRQ_CTX0_ERR_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0" description="Reserved" range="" rwaccess="RO R returns 0"/>
    <bitfield id="IRQ_CTX3_INVALID" width="1" begin="19" end="19" resetval="0" description="Invalid access." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IRQ_CTX3_INVALID_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX3_INVALID_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="1" token="IRQ_CTX3_INVALID_1_r" description="Event pending"/>
      <bitenum value="0" id="0" token="IRQ_CTX3_INVALID_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ_CTX2_INVALID" width="1" begin="18" end="18" resetval="0" description="Invalid access." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IRQ_CTX2_INVALID_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX2_INVALID_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="1" token="IRQ_CTX2_INVALID_1_r" description="Event pending"/>
      <bitenum value="0" id="0" token="IRQ_CTX2_INVALID_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ_CTX1_INVALID" width="1" begin="17" end="17" resetval="0" description="Invalid access." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IRQ_CTX1_INVALID_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX1_INVALID_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="1" token="IRQ_CTX1_INVALID_1_r" description="Event pending"/>
      <bitenum value="0" id="0" token="IRQ_CTX1_INVALID_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ_CTX0_INVALID" width="1" begin="16" end="16" resetval="0" description="Invalid access." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IRQ_CTX0_INVALID_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX0_INVALID_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="1" token="IRQ_CTX0_INVALID_1_r" description="Event pending"/>
      <bitenum value="0" id="0" token="IRQ_CTX0_INVALID_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="RO R returns 0"/>
    <bitfield id="IRQ_CTX3_DONE" width="1" begin="11" end="11" resetval="0" description="Context has been fully transferred to the TILER" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IRQ_CTX3_DONE_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX3_DONE_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="1" token="IRQ_CTX3_DONE_1_r" description="Event pending"/>
      <bitenum value="0" id="0" token="IRQ_CTX3_DONE_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ_CTX2_DONE" width="1" begin="10" end="10" resetval="0" description="Context has been fully transferred to the TILER" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IRQ_CTX2_DONE_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX2_DONE_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="1" token="IRQ_CTX2_DONE_1_r" description="Event pending"/>
      <bitenum value="0" id="0" token="IRQ_CTX2_DONE_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ_CTX1_DONE" width="1" begin="9" end="9" resetval="0" description="Context has been fully transferred to the TILER" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IRQ_CTX1_DONE_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX1_DONE_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="1" token="IRQ_CTX1_DONE_1_r" description="Event pending"/>
      <bitenum value="0" id="0" token="IRQ_CTX1_DONE_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ_CTX0_DONE" width="1" begin="8" end="8" resetval="0" description="Write mode: Context has been fully transferred to the TILER Read mode: Context prefetch has completed." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IRQ_CTX0_DONE_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX0_DONE_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="1" token="IRQ_CTX0_DONE_1_r" description="Event pending"/>
      <bitenum value="0" id="0" token="IRQ_CTX0_DONE_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="IRQ_INVALID" width="1" begin="1" end="1" resetval="0" description="Invalid access to the virtual space" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IRQ_INVALID_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_INVALID_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="1" token="IRQ_INVALID_1_r" description="Event pending"/>
      <bitenum value="0" id="0" token="IRQ_INVALID_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IRQ_OCP_ERR" width="1" begin="0" end="0" resetval="0" description="OCP error received from OCP master port." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IRQ_OCP_ERR_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_OCP_ERR_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="1" token="IRQ_OCP_ERR_1_r" description="Event pending"/>
      <bitenum value="0" id="0" token="IRQ_OCP_ERR_0_r" description="No (enabled) event pending"/>
    </bitfield>
  </register>
  <register id="BTE_HL_IRQENABLE_SET" acronym="BTE_HL_IRQENABLE_SET" offset="0x28" width="32" description="Per-event interrupt enable bit vector Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="RO R returns 0"/>
    <bitfield id="IRQ_CTX3_ERR" width="1" begin="27" end="27" resetval="0" description="Read request received before sufficient data has been prefetched." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IRQ_CTX3_ERR_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX3_ERR_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="1" token="IRQ_CTX3_ERR_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="0" token="IRQ_CTX3_ERR_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ_CTX2_ERR" width="1" begin="26" end="26" resetval="0" description="Read request received before sufficient data has been prefetched." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IRQ_CTX2_ERR_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX2_ERR_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="1" token="IRQ_CTX2_ERR_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="0" token="IRQ_CTX2_ERR_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ_CTX1_ERR" width="1" begin="25" end="25" resetval="0" description="Read request received before sufficient data has been prefetched." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IRQ_CTX1_ERR_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX1_ERR_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="1" token="IRQ_CTX1_ERR_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="0" token="IRQ_CTX1_ERR_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ_CTX0_ERR" width="1" begin="24" end="24" resetval="0" description="Read request received before sufficient data has been prefetched." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IRQ_CTX0_ERR_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX0_ERR_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="1" token="IRQ_CTX0_ERR_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="0" token="IRQ_CTX0_ERR_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0" description="Reserved" range="" rwaccess="RO R returns 0"/>
    <bitfield id="IRQ_CTX3_INVALID" width="1" begin="19" end="19" resetval="0" description="Invalid access." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IRQ_CTX3_INVALID_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX3_INVALID_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="1" token="IRQ_CTX3_INVALID_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="0" token="IRQ_CTX3_INVALID_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ_CTX2_INVALID" width="1" begin="18" end="18" resetval="0" description="Invalid access." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IRQ_CTX2_INVALID_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX2_INVALID_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="1" token="IRQ_CTX2_INVALID_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="0" token="IRQ_CTX2_INVALID_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ_CTX1_INVALID" width="1" begin="17" end="17" resetval="0" description="Invalid access." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IRQ_CTX1_INVALID_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX1_INVALID_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="1" token="IRQ_CTX1_INVALID_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="0" token="IRQ_CTX1_INVALID_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ_CTX0_INVALID" width="1" begin="16" end="16" resetval="0" description="Invalid access." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IRQ_CTX0_INVALID_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX0_INVALID_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="1" token="IRQ_CTX0_INVALID_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="0" token="IRQ_CTX0_INVALID_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="RO R returns 0"/>
    <bitfield id="IRQ_CTX3_DONE" width="1" begin="11" end="11" resetval="0" description="Context has been fully transferred to the TILER" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IRQ_CTX3_DONE_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX3_DONE_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="1" token="IRQ_CTX3_DONE_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="0" token="IRQ_CTX3_DONE_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ_CTX2_DONE" width="1" begin="10" end="10" resetval="0" description="Context has been fully transferred to the TILER" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IRQ_CTX2_DONE_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX2_DONE_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="1" token="IRQ_CTX2_DONE_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="0" token="IRQ_CTX2_DONE_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ_CTX1_DONE" width="1" begin="9" end="9" resetval="0" description="Context has been fully transferred to the TILER" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IRQ_CTX1_DONE_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX1_DONE_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="1" token="IRQ_CTX1_DONE_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="0" token="IRQ_CTX1_DONE_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ_CTX0_DONE" width="1" begin="8" end="8" resetval="0" description="Write mode: Context has been fully transferred to the TILER Read mode: Context prefetch has completed." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IRQ_CTX0_DONE_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX0_DONE_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="1" token="IRQ_CTX0_DONE_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="0" token="IRQ_CTX0_DONE_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="IRQ_INVALID" width="1" begin="1" end="1" resetval="0" description="Invalid access to the virtual space" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IRQ_INVALID_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_INVALID_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="1" token="IRQ_INVALID_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="0" token="IRQ_INVALID_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ_OCP_ERR" width="1" begin="0" end="0" resetval="0" description="OCP error received from OCP master port." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="IRQ_OCP_ERR_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_OCP_ERR_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="1" token="IRQ_OCP_ERR_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="0" token="IRQ_OCP_ERR_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="BTE_HL_IRQENABLE_CLR" acronym="BTE_HL_IRQENABLE_CLR" offset="0x2C" width="32" description="Per-event interrupt enable bit vector Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="RO R returns 0"/>
    <bitfield id="IRQ_CTX3_ERR" width="1" begin="27" end="27" resetval="0" description="Read request received before sufficient data has been prefetched." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IRQ_CTX3_ERR_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX3_ERR_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="1" token="IRQ_CTX3_ERR_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="0" token="IRQ_CTX3_ERR_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ_CTX2_ERR" width="1" begin="26" end="26" resetval="0" description="Read request received before sufficient data has been prefetched." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IRQ_CTX2_ERR_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX2_ERR_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="1" token="IRQ_CTX2_ERR_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="0" token="IRQ_CTX2_ERR_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ_CTX1_ERR" width="1" begin="25" end="25" resetval="0" description="Read request received before sufficient data has been prefetched." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IRQ_CTX1_ERR_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX1_ERR_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="1" token="IRQ_CTX1_ERR_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="0" token="IRQ_CTX1_ERR_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ_CTX0_ERR" width="1" begin="24" end="24" resetval="0" description="Read request received before sufficient data has been prefetched." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IRQ_CTX0_ERR_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX0_ERR_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="1" token="IRQ_CTX0_ERR_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="0" token="IRQ_CTX0_ERR_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0" description="Reserved" range="" rwaccess="RO R returns 0"/>
    <bitfield id="IRQ_CTX3_INVALID" width="1" begin="19" end="19" resetval="0" description="Invalid access." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IRQ_CTX3_INVALID_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX3_INVALID_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="1" token="IRQ_CTX3_INVALID_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="0" token="IRQ_CTX3_INVALID_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ_CTX2_INVALID" width="1" begin="18" end="18" resetval="0" description="Invalid access." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IRQ_CTX2_INVALID_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX2_INVALID_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="1" token="IRQ_CTX2_INVALID_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="0" token="IRQ_CTX2_INVALID_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ_CTX1_INVALID" width="1" begin="17" end="17" resetval="0" description="Invalid access." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IRQ_CTX1_INVALID_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX1_INVALID_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="1" token="IRQ_CTX1_INVALID_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="0" token="IRQ_CTX1_INVALID_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ_CTX0_INVALID" width="1" begin="16" end="16" resetval="0" description="Invalid access." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IRQ_CTX0_INVALID_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX0_INVALID_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="1" token="IRQ_CTX0_INVALID_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="0" token="IRQ_CTX0_INVALID_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="RO R returns 0"/>
    <bitfield id="IRQ_CTX3_DONE" width="1" begin="11" end="11" resetval="0" description="Context has been fully transferred to the TILER" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IRQ_CTX3_DONE_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX3_DONE_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="1" token="IRQ_CTX3_DONE_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="0" token="IRQ_CTX3_DONE_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ_CTX2_DONE" width="1" begin="10" end="10" resetval="0" description="Context has been fully transferred to the TILER" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IRQ_CTX2_DONE_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX2_DONE_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="1" token="IRQ_CTX2_DONE_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="0" token="IRQ_CTX2_DONE_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ_CTX1_DONE" width="1" begin="9" end="9" resetval="0" description="Context has been fully transferred to the TILER" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IRQ_CTX1_DONE_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX1_DONE_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="1" token="IRQ_CTX1_DONE_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="0" token="IRQ_CTX1_DONE_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ_CTX0_DONE" width="1" begin="8" end="8" resetval="0" description="Write mode: Context has been fully transferred to the TILER Read mode: Context prefetch has completed." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IRQ_CTX0_DONE_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_CTX0_DONE_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="1" token="IRQ_CTX0_DONE_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="0" token="IRQ_CTX0_DONE_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="IRQ_INVALID" width="1" begin="1" end="1" resetval="0" description="Invalid access to the virtual space" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IRQ_INVALID_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_INVALID_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="1" token="IRQ_INVALID_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="0" token="IRQ_INVALID_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IRQ_OCP_ERR" width="1" begin="0" end="0" resetval="0" description="OCP error received from OCP master port." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="IRQ_OCP_ERR_0_w" description="No action"/>
      <bitenum value="1" id="1" token="IRQ_OCP_ERR_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="1" token="IRQ_OCP_ERR_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="0" token="IRQ_OCP_ERR_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="BTE_CTRL" acronym="BTE_CTRL" offset="0x30" width="32" description="BTE control register">
    <bitfield id="BW_LIMITER" width="10" begin="31" end="22" resetval="0x000" description="Minimum number of OCP cycles between two consecutive buffer flushing or prefetch requests. Used to limit the bandwidth used to fill/empty buffers. 0: Maximum speed. Up to 1 request every 8 cycles (3.2GB @ 200 MHz) 1: Up to 1 request every 9 cycles. 1023: Minimum speed. Up to 1 request every 1031 cycles (24MB @ 200 MHz)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="21" end="12" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="BASE" width="4" begin="11" end="8" resetval="0x0" description="Base address of the virtual space translated by the BTE. Start address = BASE*512MB End address = (BASE+1)*512MB &#8211; 1 For example: BASE=3 =&amp;amp;gt; 0x 0 6000 0000 - 0x 0 7FFF FFFF" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="POSTED" width="1" begin="5" end="5" resetval="0" description="Select among posted and nonposted writes for translated requests." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="POSTED_0" description="Use non posted writes"/>
      <bitenum value="1" id="1" token="POSTED_1" description="Use posted writes"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="TAG_CNT" width="4" begin="3" end="0" resetval="0xF" description="BTE could use up to TAG_CNT+1 tags on OCPO. There could only be one outstanding request per tag. TAG_CNT does not control the number of requests it could handle on OCPI. This register is internally shadowed. Modifications are taken into account when there are no outstanding transactions on OCPO. TAG ID 0 to TAG_CNT are used on OCPO." range="" rwaccess="RW"/>
  </register>
  <register id="BTE_CTRL1" acronym="BTE_CTRL1" offset="0x34" width="32" description="BTE control register">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="RESP_FIFO_THR" width="7" begin="6" end="0" resetval="0x0F" description="The BTE stops accepting new requests from OCPI (on a clean burst boundary) when the response FIFO contains more than RESP_FIFO_THR words. The reset value is FIFO_SIZE - 16 - 1. FIFO_SIZE = 8 * 2" range="" rwaccess="RW"/>
  </register>
  <register id="BTE_CONTEXT_CTRL_i_0" acronym="BTE_CONTEXT_CTRL_i_0" offset="0x40" width="32" description="Context control register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TRIGGER" width="14" begin="29" end="16" resetval="0x0000" description="Threshold used to trigger translated requests to OCPO. Unit: words or 16 bytes Valid range: 3 lines + 2 ... 4 lines WRITE: a 2D write is issued to OCPO when the internal buffer level (including masked accesses) is superior or equal to TRIGGER READ: a 2D read is issued to OCPO when the internal buffer level (including masked accesses) is inferior to TRIGGER." range="" rwaccess="RW"/>
    <bitfield id="INITSX" width="1" begin="15" end="15" resetval="0" description="Reset value to be used for SX__x. Check the section describing the local buffer management for details." range="" rwaccess="RW"/>
    <bitfield id="INITSY" width="2" begin="14" end="13" resetval="0x0" description="Reset value to be used for SY__x. Check the section describing the local buffer management for details. Must be 0 when ONESHOT = 0." range="" rwaccess="RW"/>
    <bitfield id="ADDR32" width="1" begin="12" end="12" resetval="1" description="Controls the value of the OCP address bit 32 to be used for translated accesses" range="" rwaccess="RW"/>
    <bitfield id="AUTOFLUSH" width="1" begin="11" end="11" resetval="0" description="Controls automatic context flushing when an IDLE request is received" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AUTOFLUSH_0" description="Disabled"/>
      <bitenum value="1" id="1" token="AUTOFLUSH_1" description="Enabled"/>
    </bitfield>
    <bitfield id="ONESHOT" width="1" begin="10" end="10" resetval="0" description="Selects one-shot or continuous mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ONESHOT_0" description="The context is automatically re-enabled when its end is reached."/>
      <bitenum value="1" id="1" token="ONESHOT_1" description="The context is disabled when the end of a frame has been reached."/>
    </bitfield>
    <bitfield id="GRID" width="2" begin="9" end="8" resetval="0x0" description="Grid used to access the TILER" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="GRID_0" description="Stride = 16k Subtile = 4x4 bytes Tile = 32x32 bytes"/>
      <bitenum value="1" id="1" token="GRID_1" description="Stride = 8k Subtile = 4x4 bytes Tile = 32x32 bytes"/>
      <bitenum value="3" id="3" token="GRID_3" description="Stride = 16k Subtile = 8x2 bytes Tile = 64x16 bytes"/>
      <bitenum value="2" id="2" token="GRID_2" description="Stride = 32k Subtile = 8x2 bytes Tile = 64x16 bytes"/>
    </bitfield>
    <bitfield id="MODE" width="2" begin="7" end="6" resetval="0x0" description="Select the translation mode for the context" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="Write translation"/>
      <bitenum value="1" id="1" token="MODE_1" description="Read translation"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="2" id="2" token="MODE_2" description="Direct access to local buffer"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="5" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FLUSH" width="1" begin="2" end="2" resetval="0" description="Flushes all remaining data of the context to the TILER." range="" rwaccess="W">
      <bitenum value="0" id="0" token="FLUSH_0_w" description="No effect"/>
      <bitenum value="1" id="1" token="FLUSH_1_w" description="Flush"/>
    </bitfield>
    <bitfield id="STOP" width="1" begin="1" end="1" resetval="0" description="Stops the context on a clean OCP transaction boundary." range="" rwaccess="W">
      <bitenum value="0" id="0" token="STOP_0_w" description="No effect"/>
      <bitenum value="1" id="1" token="STOP_1_w" description="Stop the context"/>
    </bitfield>
    <bitfield id="START" width="1" begin="0" end="0" resetval="0" description="Resets the contexts internal state and enables the context on a clean OCP transaction boundary." range="" rwaccess="W">
      <bitenum value="0" id="0" token="START_0_w" description="No effect"/>
      <bitenum value="1" id="1" token="START_1_w" description="Reset + Enable"/>
    </bitfield>
  </register>
  <register id="BTE_CONTEXT_CTRL_i_1" acronym="BTE_CONTEXT_CTRL_i_1" offset="0x60" width="32" description="Context control register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TRIGGER" width="14" begin="29" end="16" resetval="0x0000" description="Threshold used to trigger translated requests to OCPO. Unit: words or 16 bytes Valid range: 3 lines + 2 ... 4 lines WRITE: a 2D write is issued to OCPO when the internal buffer level (including masked accesses) is superior or equal to TRIGGER READ: a 2D read is issued to OCPO when the internal buffer level (including masked accesses) is inferior to TRIGGER." range="" rwaccess="RW"/>
    <bitfield id="INITSX" width="1" begin="15" end="15" resetval="0" description="Reset value to be used for SX__x. Check the section describing the local buffer management for details." range="" rwaccess="RW"/>
    <bitfield id="INITSY" width="2" begin="14" end="13" resetval="0x0" description="Reset value to be used for SY__x. Check the section describing the local buffer management for details. Must be 0 when ONESHOT = 0." range="" rwaccess="RW"/>
    <bitfield id="ADDR32" width="1" begin="12" end="12" resetval="1" description="Controls the value of the OCP address bit 32 to be used for translated accesses" range="" rwaccess="RW"/>
    <bitfield id="AUTOFLUSH" width="1" begin="11" end="11" resetval="0" description="Controls automatic context flushing when an IDLE request is received" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AUTOFLUSH_0" description="Disabled"/>
      <bitenum value="1" id="1" token="AUTOFLUSH_1" description="Enabled"/>
    </bitfield>
    <bitfield id="ONESHOT" width="1" begin="10" end="10" resetval="0" description="Selects one-shot or continuous mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ONESHOT_0" description="The context is automatically re-enabled when its end is reached."/>
      <bitenum value="1" id="1" token="ONESHOT_1" description="The context is disabled when the end of a frame has been reached."/>
    </bitfield>
    <bitfield id="GRID" width="2" begin="9" end="8" resetval="0x0" description="Grid used to access the TILER" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="GRID_0" description="Stride = 16k Subtile = 4x4 bytes Tile = 32x32 bytes"/>
      <bitenum value="1" id="1" token="GRID_1" description="Stride = 8k Subtile = 4x4 bytes Tile = 32x32 bytes"/>
      <bitenum value="3" id="3" token="GRID_3" description="Stride = 16k Subtile = 8x2 bytes Tile = 64x16 bytes"/>
      <bitenum value="2" id="2" token="GRID_2" description="Stride = 32k Subtile = 8x2 bytes Tile = 64x16 bytes"/>
    </bitfield>
    <bitfield id="MODE" width="2" begin="7" end="6" resetval="0x0" description="Select the translation mode for the context" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="Write translation"/>
      <bitenum value="1" id="1" token="MODE_1" description="Read translation"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="2" id="2" token="MODE_2" description="Direct access to local buffer"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="5" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FLUSH" width="1" begin="2" end="2" resetval="0" description="Flushes all remaining data of the context to the TILER." range="" rwaccess="W">
      <bitenum value="0" id="0" token="FLUSH_0_w" description="No effect"/>
      <bitenum value="1" id="1" token="FLUSH_1_w" description="Flush"/>
    </bitfield>
    <bitfield id="STOP" width="1" begin="1" end="1" resetval="0" description="Stops the context on a clean OCP transaction boundary." range="" rwaccess="W">
      <bitenum value="0" id="0" token="STOP_0_w" description="No effect"/>
      <bitenum value="1" id="1" token="STOP_1_w" description="Stop the context"/>
    </bitfield>
    <bitfield id="START" width="1" begin="0" end="0" resetval="0" description="Resets the contexts internal state and enables the context on a clean OCP transaction boundary." range="" rwaccess="W">
      <bitenum value="0" id="0" token="START_0_w" description="No effect"/>
      <bitenum value="1" id="1" token="START_1_w" description="Reset + Enable"/>
    </bitfield>
  </register>
  <register id="BTE_CONTEXT_CTRL_i_2" acronym="BTE_CONTEXT_CTRL_i_2" offset="0x80" width="32" description="Context control register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TRIGGER" width="14" begin="29" end="16" resetval="0x0000" description="Threshold used to trigger translated requests to OCPO. Unit: words or 16 bytes Valid range: 3 lines + 2 ... 4 lines WRITE: a 2D write is issued to OCPO when the internal buffer level (including masked accesses) is superior or equal to TRIGGER READ: a 2D read is issued to OCPO when the internal buffer level (including masked accesses) is inferior to TRIGGER." range="" rwaccess="RW"/>
    <bitfield id="INITSX" width="1" begin="15" end="15" resetval="0" description="Reset value to be used for SX__x. Check the section describing the local buffer management for details." range="" rwaccess="RW"/>
    <bitfield id="INITSY" width="2" begin="14" end="13" resetval="0x0" description="Reset value to be used for SY__x. Check the section describing the local buffer management for details. Must be 0 when ONESHOT = 0." range="" rwaccess="RW"/>
    <bitfield id="ADDR32" width="1" begin="12" end="12" resetval="1" description="Controls the value of the OCP address bit 32 to be used for translated accesses" range="" rwaccess="RW"/>
    <bitfield id="AUTOFLUSH" width="1" begin="11" end="11" resetval="0" description="Controls automatic context flushing when an IDLE request is received" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AUTOFLUSH_0" description="Disabled"/>
      <bitenum value="1" id="1" token="AUTOFLUSH_1" description="Enabled"/>
    </bitfield>
    <bitfield id="ONESHOT" width="1" begin="10" end="10" resetval="0" description="Selects one-shot or continuous mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ONESHOT_0" description="The context is automatically re-enabled when its end is reached."/>
      <bitenum value="1" id="1" token="ONESHOT_1" description="The context is disabled when the end of a frame has been reached."/>
    </bitfield>
    <bitfield id="GRID" width="2" begin="9" end="8" resetval="0x0" description="Grid used to access the TILER" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="GRID_0" description="Stride = 16k Subtile = 4x4 bytes Tile = 32x32 bytes"/>
      <bitenum value="1" id="1" token="GRID_1" description="Stride = 8k Subtile = 4x4 bytes Tile = 32x32 bytes"/>
      <bitenum value="3" id="3" token="GRID_3" description="Stride = 16k Subtile = 8x2 bytes Tile = 64x16 bytes"/>
      <bitenum value="2" id="2" token="GRID_2" description="Stride = 32k Subtile = 8x2 bytes Tile = 64x16 bytes"/>
    </bitfield>
    <bitfield id="MODE" width="2" begin="7" end="6" resetval="0x0" description="Select the translation mode for the context" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="Write translation"/>
      <bitenum value="1" id="1" token="MODE_1" description="Read translation"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="2" id="2" token="MODE_2" description="Direct access to local buffer"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="5" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FLUSH" width="1" begin="2" end="2" resetval="0" description="Flushes all remaining data of the context to the TILER." range="" rwaccess="W">
      <bitenum value="0" id="0" token="FLUSH_0_w" description="No effect"/>
      <bitenum value="1" id="1" token="FLUSH_1_w" description="Flush"/>
    </bitfield>
    <bitfield id="STOP" width="1" begin="1" end="1" resetval="0" description="Stops the context on a clean OCP transaction boundary." range="" rwaccess="W">
      <bitenum value="0" id="0" token="STOP_0_w" description="No effect"/>
      <bitenum value="1" id="1" token="STOP_1_w" description="Stop the context"/>
    </bitfield>
    <bitfield id="START" width="1" begin="0" end="0" resetval="0" description="Resets the contexts internal state and enables the context on a clean OCP transaction boundary." range="" rwaccess="W">
      <bitenum value="0" id="0" token="START_0_w" description="No effect"/>
      <bitenum value="1" id="1" token="START_1_w" description="Reset + Enable"/>
    </bitfield>
  </register>
  <register id="BTE_CONTEXT_CTRL_i_3" acronym="BTE_CONTEXT_CTRL_i_3" offset="0xA0" width="32" description="Context control register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TRIGGER" width="14" begin="29" end="16" resetval="0x0000" description="Threshold used to trigger translated requests to OCPO. Unit: words or 16 bytes Valid range: 3 lines + 2 ... 4 lines WRITE: a 2D write is issued to OCPO when the internal buffer level (including masked accesses) is superior or equal to TRIGGER READ: a 2D read is issued to OCPO when the internal buffer level (including masked accesses) is inferior to TRIGGER." range="" rwaccess="RW"/>
    <bitfield id="INITSX" width="1" begin="15" end="15" resetval="0" description="Reset value to be used for SX__x. Check the section describing the local buffer management for details." range="" rwaccess="RW"/>
    <bitfield id="INITSY" width="2" begin="14" end="13" resetval="0x0" description="Reset value to be used for SY__x. Check the section describing the local buffer management for details. Must be 0 when ONESHOT = 0." range="" rwaccess="RW"/>
    <bitfield id="ADDR32" width="1" begin="12" end="12" resetval="1" description="Controls the value of the OCP address bit 32 to be used for translated accesses" range="" rwaccess="RW"/>
    <bitfield id="AUTOFLUSH" width="1" begin="11" end="11" resetval="0" description="Controls automatic context flushing when an IDLE request is received" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AUTOFLUSH_0" description="Disabled"/>
      <bitenum value="1" id="1" token="AUTOFLUSH_1" description="Enabled"/>
    </bitfield>
    <bitfield id="ONESHOT" width="1" begin="10" end="10" resetval="0" description="Selects one-shot or continuous mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ONESHOT_0" description="The context is automatically re-enabled when its end is reached."/>
      <bitenum value="1" id="1" token="ONESHOT_1" description="The context is disabled when the end of a frame has been reached."/>
    </bitfield>
    <bitfield id="GRID" width="2" begin="9" end="8" resetval="0x0" description="Grid used to access the TILER" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="GRID_0" description="Stride = 16k Subtile = 4x4 bytes Tile = 32x32 bytes"/>
      <bitenum value="1" id="1" token="GRID_1" description="Stride = 8k Subtile = 4x4 bytes Tile = 32x32 bytes"/>
      <bitenum value="3" id="3" token="GRID_3" description="Stride = 16k Subtile = 8x2 bytes Tile = 64x16 bytes"/>
      <bitenum value="2" id="2" token="GRID_2" description="Stride = 32k Subtile = 8x2 bytes Tile = 64x16 bytes"/>
    </bitfield>
    <bitfield id="MODE" width="2" begin="7" end="6" resetval="0x0" description="Select the translation mode for the context" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="Write translation"/>
      <bitenum value="1" id="1" token="MODE_1" description="Read translation"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="2" id="2" token="MODE_2" description="Direct access to local buffer"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="5" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FLUSH" width="1" begin="2" end="2" resetval="0" description="Flushes all remaining data of the context to the TILER." range="" rwaccess="W">
      <bitenum value="0" id="0" token="FLUSH_0_w" description="No effect"/>
      <bitenum value="1" id="1" token="FLUSH_1_w" description="Flush"/>
    </bitfield>
    <bitfield id="STOP" width="1" begin="1" end="1" resetval="0" description="Stops the context on a clean OCP transaction boundary." range="" rwaccess="W">
      <bitenum value="0" id="0" token="STOP_0_w" description="No effect"/>
      <bitenum value="1" id="1" token="STOP_1_w" description="Stop the context"/>
    </bitfield>
    <bitfield id="START" width="1" begin="0" end="0" resetval="0" description="Resets the contexts internal state and enables the context on a clean OCP transaction boundary." range="" rwaccess="W">
      <bitenum value="0" id="0" token="START_0_w" description="No effect"/>
      <bitenum value="1" id="1" token="START_1_w" description="Reset + Enable"/>
    </bitfield>
  </register>
  <register id="BTE_CONTEXT_BASE_i_0" acronym="BTE_CONTEXT_BASE_i_0" offset="0x44" width="32" description="Address of the frame buffer in the TILER address space.">
    <bitfield id="ADDR" width="27" begin="31" end="5" resetval="0x0000000" description="Address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="BTE_CONTEXT_BASE_i_1" acronym="BTE_CONTEXT_BASE_i_1" offset="0x64" width="32" description="Address of the frame buffer in the TILER address space.">
    <bitfield id="ADDR" width="27" begin="31" end="5" resetval="0x0000000" description="Address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="BTE_CONTEXT_BASE_i_2" acronym="BTE_CONTEXT_BASE_i_2" offset="0x84" width="32" description="Address of the frame buffer in the TILER address space.">
    <bitfield id="ADDR" width="27" begin="31" end="5" resetval="0x0000000" description="Address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="BTE_CONTEXT_BASE_i_3" acronym="BTE_CONTEXT_BASE_i_3" offset="0xA4" width="32" description="Address of the frame buffer in the TILER address space.">
    <bitfield id="ADDR" width="27" begin="31" end="5" resetval="0x0000000" description="Address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="BTE_CONTEXT_START_i_0" acronym="BTE_CONTEXT_START_i_0" offset="0x48" width="32" description="Top-left corner of the context.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="X" width="9" begin="15" end="7" resetval="0x000" description="Address, in 128-byte words" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="6" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="BTE_CONTEXT_START_i_1" acronym="BTE_CONTEXT_START_i_1" offset="0x68" width="32" description="Top-left corner of the context.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="X" width="9" begin="15" end="7" resetval="0x000" description="Address, in 128-byte words" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="6" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="BTE_CONTEXT_START_i_2" acronym="BTE_CONTEXT_START_i_2" offset="0x88" width="32" description="Top-left corner of the context.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="X" width="9" begin="15" end="7" resetval="0x000" description="Address, in 128-byte words" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="6" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="BTE_CONTEXT_START_i_3" acronym="BTE_CONTEXT_START_i_3" offset="0xA8" width="32" description="Top-left corner of the context.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="X" width="9" begin="15" end="7" resetval="0x000" description="Address, in 128-byte words" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="6" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="BTE_CONTEXT_END_i_0" acronym="BTE_CONTEXT_END_i_0" offset="0x4C" width="32" description="Bottom-right corner of the context.">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="Y" width="13" begin="28" end="16" resetval="0x0000" description="Last line number for the context (0 corresponds to a context of 1 line) Must be 7 when ONESHOT = 0." range="" rwaccess="RW"/>
    <bitfield id="X" width="12" begin="15" end="4" resetval="0x000" description="Address, in 128-bit words, of the last column of the context" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="BTE_CONTEXT_END_i_1" acronym="BTE_CONTEXT_END_i_1" offset="0x6C" width="32" description="Bottom-right corner of the context.">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="Y" width="13" begin="28" end="16" resetval="0x0000" description="Last line number for the context (0 corresponds to a context of 1 line) Must be 7 when ONESHOT = 0." range="" rwaccess="RW"/>
    <bitfield id="X" width="12" begin="15" end="4" resetval="0x000" description="Address, in 128-bit words, of the last column of the context" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="BTE_CONTEXT_END_i_2" acronym="BTE_CONTEXT_END_i_2" offset="0x8C" width="32" description="Bottom-right corner of the context.">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="Y" width="13" begin="28" end="16" resetval="0x0000" description="Last line number for the context (0 corresponds to a context of 1 line) Must be 7 when ONESHOT = 0." range="" rwaccess="RW"/>
    <bitfield id="X" width="12" begin="15" end="4" resetval="0x000" description="Address, in 128-bit words, of the last column of the context" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="BTE_CONTEXT_END_i_3" acronym="BTE_CONTEXT_END_i_3" offset="0xAC" width="32" description="Bottom-right corner of the context.">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="Y" width="13" begin="28" end="16" resetval="0x0000" description="Last line number for the context (0 corresponds to a context of 1 line) Must be 7 when ONESHOT = 0." range="" rwaccess="RW"/>
    <bitfield id="X" width="12" begin="15" end="4" resetval="0x000" description="Address, in 128-bit words, of the last column of the context" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
</module>
