<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file lab3_impl1.ncd.
Design name: Lab3
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: E:/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.0.111.2</big></U></B>
Wed Dec 09 21:42:48 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o lab3_impl1.twr -gui -msgset C:/Users/70735/Desktop/lab3/promote.xml lab3_impl1.ncd lab3_impl1.prf 
Design file:     lab3_impl1.ncd
Preference file: lab3_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "clk_c" 238.493000 MHz (342 errors)</FONT></A></LI>
</FONT>            636 items scored, 342 timing errors detected.
Warning: 107.388MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_1' Target='right'><FONT COLOR=red>FREQUENCY NET "clk_1000ms" 399.840000 MHz (23 errors)</FONT></A></LI>
</FONT>            30 items scored, 23 timing errors detected.
Warning: 277.778MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_2' Target='right'><FONT COLOR=red>FREQUENCY NET "seven_segment_disp_right_6__N_20" 99.364000 MHz (4096 errors)</FONT></A></LI>
</FONT>            4096 items scored, 4096 timing errors detected.
Warning:   2.884MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_3' Target='right'><FONT COLOR=red>FREQUENCY NET "led_5__N_40" 175.871000 MHz (149 errors)</FONT></A></LI>
</FONT>            205 items scored, 149 timing errors detected.
Warning:  11.347MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_4' Target='right'><FONT COLOR=red>FREQUENCY NET "current_state_1__N_80" 218.198000 MHz (44 errors)</FONT></A></LI>
</FONT>            51 items scored, 44 timing errors detected.
Warning:  18.520MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_5' Target='right'>FREQUENCY NET "column_c_derived_3" 399.840000 MHz (0 errors)</A></LI>            3 items scored, 0 timing errors detected.
Report:  400.000MHz is the maximum frequency for this preference.

3 potential circuit loops found in timing analysis.
Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_c" 238.493000 MHz ;
            636 items scored, 342 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 5.119ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_1s_686__i5  (from clk_c +)
   Destination:    FF         Data in        cnt_1s_686__i12  (to clk_c +)
                   FF                        cnt_1s_686__i11

   Delay:               9.038ns  (26.9% logic, 73.1% route), 5 logic levels.

 Constraint Details:

      9.038ns physical path delay SLICE_13 to SLICE_10 exceeds
      4.193ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.919ns) by 5.119ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C13D.CLK to      R7C13D.Q0 SLICE_13 (from clk_c)
ROUTE         2     1.457      R7C13D.Q0 to      R8C14A.B1 cnt_1s_5
CTOF_DEL    ---     0.495      R8C14A.B1 to      R8C14A.F1 SLICE_68
ROUTE         1     0.747      R8C14A.F1 to      R8C14D.C0 n24
CTOF_DEL    ---     0.495      R8C14D.C0 to      R8C14D.F0 SLICE_49
ROUTE         1     0.436      R8C14D.F0 to      R8C14D.C1 n26_adj_1
CTOF_DEL    ---     0.495      R8C14D.C1 to      R8C14D.F1 SLICE_49
ROUTE         1     0.747      R8C14D.F1 to      R8C14B.C0 n2524
CTOF_DEL    ---     0.495      R8C14B.C0 to      R8C14B.F0 SLICE_25
ROUTE        14     3.219      R8C14B.F0 to     R7C14C.LSR cnt_1s_23__N_203 (to clk_c)
                  --------
                    9.038   (26.9% logic, 73.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     3.044       C1.PADDI to     R7C13D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     3.044       C1.PADDI to     R7C14C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.119ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_1s_686__i5  (from clk_c +)
   Destination:    FF         Data in        cnt_1s_686__i10  (to clk_c +)
                   FF                        cnt_1s_686__i9

   Delay:               9.038ns  (26.9% logic, 73.1% route), 5 logic levels.

 Constraint Details:

      9.038ns physical path delay SLICE_13 to SLICE_11 exceeds
      4.193ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.919ns) by 5.119ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C13D.CLK to      R7C13D.Q0 SLICE_13 (from clk_c)
ROUTE         2     1.457      R7C13D.Q0 to      R8C14A.B1 cnt_1s_5
CTOF_DEL    ---     0.495      R8C14A.B1 to      R8C14A.F1 SLICE_68
ROUTE         1     0.747      R8C14A.F1 to      R8C14D.C0 n24
CTOF_DEL    ---     0.495      R8C14D.C0 to      R8C14D.F0 SLICE_49
ROUTE         1     0.436      R8C14D.F0 to      R8C14D.C1 n26_adj_1
CTOF_DEL    ---     0.495      R8C14D.C1 to      R8C14D.F1 SLICE_49
ROUTE         1     0.747      R8C14D.F1 to      R8C14B.C0 n2524
CTOF_DEL    ---     0.495      R8C14B.C0 to      R8C14B.F0 SLICE_25
ROUTE        14     3.219      R8C14B.F0 to     R7C14B.LSR cnt_1s_23__N_203 (to clk_c)
                  --------
                    9.038   (26.9% logic, 73.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     3.044       C1.PADDI to     R7C13D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     3.044       C1.PADDI to     R7C14B.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.119ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_1s_686__i5  (from clk_c +)
   Destination:    FF         Data in        cnt_1s_686__i8  (to clk_c +)
                   FF                        cnt_1s_686__i7

   Delay:               9.038ns  (26.9% logic, 73.1% route), 5 logic levels.

 Constraint Details:

      9.038ns physical path delay SLICE_13 to SLICE_12 exceeds
      4.193ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.919ns) by 5.119ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C13D.CLK to      R7C13D.Q0 SLICE_13 (from clk_c)
ROUTE         2     1.457      R7C13D.Q0 to      R8C14A.B1 cnt_1s_5
CTOF_DEL    ---     0.495      R8C14A.B1 to      R8C14A.F1 SLICE_68
ROUTE         1     0.747      R8C14A.F1 to      R8C14D.C0 n24
CTOF_DEL    ---     0.495      R8C14D.C0 to      R8C14D.F0 SLICE_49
ROUTE         1     0.436      R8C14D.F0 to      R8C14D.C1 n26_adj_1
CTOF_DEL    ---     0.495      R8C14D.C1 to      R8C14D.F1 SLICE_49
ROUTE         1     0.747      R8C14D.F1 to      R8C14B.C0 n2524
CTOF_DEL    ---     0.495      R8C14B.C0 to      R8C14B.F0 SLICE_25
ROUTE        14     3.219      R8C14B.F0 to     R7C14A.LSR cnt_1s_23__N_203 (to clk_c)
                  --------
                    9.038   (26.9% logic, 73.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     3.044       C1.PADDI to     R7C13D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     3.044       C1.PADDI to     R7C14A.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.119ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_1s_686__i5  (from clk_c +)
   Destination:    FF         Data in        cnt_1s_686__i6  (to clk_c +)
                   FF                        cnt_1s_686__i5

   Delay:               9.038ns  (26.9% logic, 73.1% route), 5 logic levels.

 Constraint Details:

      9.038ns physical path delay SLICE_13 to SLICE_13 exceeds
      4.193ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.919ns) by 5.119ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C13D.CLK to      R7C13D.Q0 SLICE_13 (from clk_c)
ROUTE         2     1.457      R7C13D.Q0 to      R8C14A.B1 cnt_1s_5
CTOF_DEL    ---     0.495      R8C14A.B1 to      R8C14A.F1 SLICE_68
ROUTE         1     0.747      R8C14A.F1 to      R8C14D.C0 n24
CTOF_DEL    ---     0.495      R8C14D.C0 to      R8C14D.F0 SLICE_49
ROUTE         1     0.436      R8C14D.F0 to      R8C14D.C1 n26_adj_1
CTOF_DEL    ---     0.495      R8C14D.C1 to      R8C14D.F1 SLICE_49
ROUTE         1     0.747      R8C14D.F1 to      R8C14B.C0 n2524
CTOF_DEL    ---     0.495      R8C14B.C0 to      R8C14B.F0 SLICE_25
ROUTE        14     3.219      R8C14B.F0 to     R7C13D.LSR cnt_1s_23__N_203 (to clk_c)
                  --------
                    9.038   (26.9% logic, 73.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     3.044       C1.PADDI to     R7C13D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     3.044       C1.PADDI to     R7C13D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.119ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_1s_686__i5  (from clk_c +)
   Destination:    FF         Data in        cnt_1s_686__i4  (to clk_c +)
                   FF                        cnt_1s_686__i3

   Delay:               9.038ns  (26.9% logic, 73.1% route), 5 logic levels.

 Constraint Details:

      9.038ns physical path delay SLICE_13 to SLICE_14 exceeds
      4.193ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.919ns) by 5.119ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C13D.CLK to      R7C13D.Q0 SLICE_13 (from clk_c)
ROUTE         2     1.457      R7C13D.Q0 to      R8C14A.B1 cnt_1s_5
CTOF_DEL    ---     0.495      R8C14A.B1 to      R8C14A.F1 SLICE_68
ROUTE         1     0.747      R8C14A.F1 to      R8C14D.C0 n24
CTOF_DEL    ---     0.495      R8C14D.C0 to      R8C14D.F0 SLICE_49
ROUTE         1     0.436      R8C14D.F0 to      R8C14D.C1 n26_adj_1
CTOF_DEL    ---     0.495      R8C14D.C1 to      R8C14D.F1 SLICE_49
ROUTE         1     0.747      R8C14D.F1 to      R8C14B.C0 n2524
CTOF_DEL    ---     0.495      R8C14B.C0 to      R8C14B.F0 SLICE_25
ROUTE        14     3.219      R8C14B.F0 to     R7C13C.LSR cnt_1s_23__N_203 (to clk_c)
                  --------
                    9.038   (26.9% logic, 73.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     3.044       C1.PADDI to     R7C13D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     3.044       C1.PADDI to     R7C13C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.119ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_1s_686__i5  (from clk_c +)
   Destination:    FF         Data in        cnt_1s_686__i2  (to clk_c +)
                   FF                        cnt_1s_686__i1

   Delay:               9.038ns  (26.9% logic, 73.1% route), 5 logic levels.

 Constraint Details:

      9.038ns physical path delay SLICE_13 to SLICE_15 exceeds
      4.193ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.919ns) by 5.119ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C13D.CLK to      R7C13D.Q0 SLICE_13 (from clk_c)
ROUTE         2     1.457      R7C13D.Q0 to      R8C14A.B1 cnt_1s_5
CTOF_DEL    ---     0.495      R8C14A.B1 to      R8C14A.F1 SLICE_68
ROUTE         1     0.747      R8C14A.F1 to      R8C14D.C0 n24
CTOF_DEL    ---     0.495      R8C14D.C0 to      R8C14D.F0 SLICE_49
ROUTE         1     0.436      R8C14D.F0 to      R8C14D.C1 n26_adj_1
CTOF_DEL    ---     0.495      R8C14D.C1 to      R8C14D.F1 SLICE_49
ROUTE         1     0.747      R8C14D.F1 to      R8C14B.C0 n2524
CTOF_DEL    ---     0.495      R8C14B.C0 to      R8C14B.F0 SLICE_25
ROUTE        14     3.219      R8C14B.F0 to     R7C13B.LSR cnt_1s_23__N_203 (to clk_c)
                  --------
                    9.038   (26.9% logic, 73.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     3.044       C1.PADDI to     R7C13D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     3.044       C1.PADDI to     R7C13B.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.119ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_1s_686__i5  (from clk_c +)
   Destination:    FF         Data in        cnt_1s_686__i0  (to clk_c +)

   Delay:               9.038ns  (26.9% logic, 73.1% route), 5 logic levels.

 Constraint Details:

      9.038ns physical path delay SLICE_13 to SLICE_16 exceeds
      4.193ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.919ns) by 5.119ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C13D.CLK to      R7C13D.Q0 SLICE_13 (from clk_c)
ROUTE         2     1.457      R7C13D.Q0 to      R8C14A.B1 cnt_1s_5
CTOF_DEL    ---     0.495      R8C14A.B1 to      R8C14A.F1 SLICE_68
ROUTE         1     0.747      R8C14A.F1 to      R8C14D.C0 n24
CTOF_DEL    ---     0.495      R8C14D.C0 to      R8C14D.F0 SLICE_49
ROUTE         1     0.436      R8C14D.F0 to      R8C14D.C1 n26_adj_1
CTOF_DEL    ---     0.495      R8C14D.C1 to      R8C14D.F1 SLICE_49
ROUTE         1     0.747      R8C14D.F1 to      R8C14B.C0 n2524
CTOF_DEL    ---     0.495      R8C14B.C0 to      R8C14B.F0 SLICE_25
ROUTE        14     3.219      R8C14B.F0 to     R7C13A.LSR cnt_1s_23__N_203 (to clk_c)
                  --------
                    9.038   (26.9% logic, 73.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     3.044       C1.PADDI to     R7C13D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     3.044       C1.PADDI to     R7C13A.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.119ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_1s_686__i5  (from clk_c +)
   Destination:    FF         Data in        cnt_1s_686__i23  (to clk_c +)

   Delay:               9.038ns  (26.9% logic, 73.1% route), 5 logic levels.

 Constraint Details:

      9.038ns physical path delay SLICE_13 to SLICE_4 exceeds
      4.193ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.919ns) by 5.119ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C13D.CLK to      R7C13D.Q0 SLICE_13 (from clk_c)
ROUTE         2     1.457      R7C13D.Q0 to      R8C14A.B1 cnt_1s_5
CTOF_DEL    ---     0.495      R8C14A.B1 to      R8C14A.F1 SLICE_68
ROUTE         1     0.747      R8C14A.F1 to      R8C14D.C0 n24
CTOF_DEL    ---     0.495      R8C14D.C0 to      R8C14D.F0 SLICE_49
ROUTE         1     0.436      R8C14D.F0 to      R8C14D.C1 n26_adj_1
CTOF_DEL    ---     0.495      R8C14D.C1 to      R8C14D.F1 SLICE_49
ROUTE         1     0.747      R8C14D.F1 to      R8C14B.C0 n2524
CTOF_DEL    ---     0.495      R8C14B.C0 to      R8C14B.F0 SLICE_25
ROUTE        14     3.219      R8C14B.F0 to     R7C16A.LSR cnt_1s_23__N_203 (to clk_c)
                  --------
                    9.038   (26.9% logic, 73.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     3.044       C1.PADDI to     R7C13D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     3.044       C1.PADDI to     R7C16A.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.119ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_1s_686__i5  (from clk_c +)
   Destination:    FF         Data in        cnt_1s_686__i22  (to clk_c +)
                   FF                        cnt_1s_686__i21

   Delay:               9.038ns  (26.9% logic, 73.1% route), 5 logic levels.

 Constraint Details:

      9.038ns physical path delay SLICE_13 to SLICE_5 exceeds
      4.193ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.919ns) by 5.119ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C13D.CLK to      R7C13D.Q0 SLICE_13 (from clk_c)
ROUTE         2     1.457      R7C13D.Q0 to      R8C14A.B1 cnt_1s_5
CTOF_DEL    ---     0.495      R8C14A.B1 to      R8C14A.F1 SLICE_68
ROUTE         1     0.747      R8C14A.F1 to      R8C14D.C0 n24
CTOF_DEL    ---     0.495      R8C14D.C0 to      R8C14D.F0 SLICE_49
ROUTE         1     0.436      R8C14D.F0 to      R8C14D.C1 n26_adj_1
CTOF_DEL    ---     0.495      R8C14D.C1 to      R8C14D.F1 SLICE_49
ROUTE         1     0.747      R8C14D.F1 to      R8C14B.C0 n2524
CTOF_DEL    ---     0.495      R8C14B.C0 to      R8C14B.F0 SLICE_25
ROUTE        14     3.219      R8C14B.F0 to     R7C15D.LSR cnt_1s_23__N_203 (to clk_c)
                  --------
                    9.038   (26.9% logic, 73.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     3.044       C1.PADDI to     R7C13D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     3.044       C1.PADDI to     R7C15D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.119ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_1s_686__i5  (from clk_c +)
   Destination:    FF         Data in        cnt_1s_686__i20  (to clk_c +)
                   FF                        cnt_1s_686__i19

   Delay:               9.038ns  (26.9% logic, 73.1% route), 5 logic levels.

 Constraint Details:

      9.038ns physical path delay SLICE_13 to SLICE_6 exceeds
      4.193ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.919ns) by 5.119ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C13D.CLK to      R7C13D.Q0 SLICE_13 (from clk_c)
ROUTE         2     1.457      R7C13D.Q0 to      R8C14A.B1 cnt_1s_5
CTOF_DEL    ---     0.495      R8C14A.B1 to      R8C14A.F1 SLICE_68
ROUTE         1     0.747      R8C14A.F1 to      R8C14D.C0 n24
CTOF_DEL    ---     0.495      R8C14D.C0 to      R8C14D.F0 SLICE_49
ROUTE         1     0.436      R8C14D.F0 to      R8C14D.C1 n26_adj_1
CTOF_DEL    ---     0.495      R8C14D.C1 to      R8C14D.F1 SLICE_49
ROUTE         1     0.747      R8C14D.F1 to      R8C14B.C0 n2524
CTOF_DEL    ---     0.495      R8C14B.C0 to      R8C14B.F0 SLICE_25
ROUTE        14     3.219      R8C14B.F0 to     R7C15C.LSR cnt_1s_23__N_203 (to clk_c)
                  --------
                    9.038   (26.9% logic, 73.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     3.044       C1.PADDI to     R7C13D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     3.044       C1.PADDI to     R7C15C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 107.388MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "clk_1000ms" 399.840000 MHz ;
            30 items scored, 23 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.099ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_seconds_main_688_689__i4  (from clk_1000ms +)
   Destination:    FF         Data in        counter_seconds_main_688_689__i3  (to clk_1000ms +)
                   FF                        counter_seconds_main_688_689__i2

   Delay:               3.326ns  (43.4% logic, 56.6% route), 3 logic levels.

 Constraint Details:

      3.326ns physical path delay SLICE_24 to SLICE_17 exceeds
      2.501ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 2.227ns) by 1.099ns

 Physical Path Details:

      Data path SLICE_24 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C17C.CLK to      R9C17C.Q0 SLICE_24 (from clk_1000ms)
ROUTE        11     0.766      R9C17C.Q0 to      R9C17D.C1 counter_seconds_main_3
CTOF_DEL    ---     0.495      R9C17D.C1 to      R9C17D.F1 SLICE_58
ROUTE         1     0.436      R9C17D.F1 to      R9C17D.C0 n1915
CTOF_DEL    ---     0.495      R9C17D.C0 to      R9C17D.F0 SLICE_58
ROUTE         3     0.682      R9C17D.F0 to     R9C17B.LSR n1817 (to clk_1000ms)
                  --------
                    3.326   (43.4% logic, 56.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_25 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
                  --------
                    1.154   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_25 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.154      R8C14B.Q0 to     R9C17B.CLK clk_1000ms
                  --------
                    1.154   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.099ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_seconds_main_688_689__i4  (from clk_1000ms +)
   Destination:    FF         Data in        counter_seconds_main_688_689__i1  (to clk_1000ms +)

   Delay:               3.326ns  (43.4% logic, 56.6% route), 3 logic levels.

 Constraint Details:

      3.326ns physical path delay SLICE_24 to SLICE_21 exceeds
      2.501ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 2.227ns) by 1.099ns

 Physical Path Details:

      Data path SLICE_24 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C17C.CLK to      R9C17C.Q0 SLICE_24 (from clk_1000ms)
ROUTE        11     0.766      R9C17C.Q0 to      R9C17D.C1 counter_seconds_main_3
CTOF_DEL    ---     0.495      R9C17D.C1 to      R9C17D.F1 SLICE_58
ROUTE         1     0.436      R9C17D.F1 to      R9C17D.C0 n1915
CTOF_DEL    ---     0.495      R9C17D.C0 to      R9C17D.F0 SLICE_58
ROUTE         3     0.682      R9C17D.F0 to     R9C17A.LSR n1817 (to clk_1000ms)
                  --------
                    3.326   (43.4% logic, 56.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_25 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
                  --------
                    1.154   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_25 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.154      R8C14B.Q0 to     R9C17A.CLK clk_1000ms
                  --------
                    1.154   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.099ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_seconds_main_688_689__i4  (from clk_1000ms +)
   Destination:    FF         Data in        counter_seconds_main_688_689__i5  (to clk_1000ms +)
                   FF                        counter_seconds_main_688_689__i4

   Delay:               3.326ns  (43.4% logic, 56.6% route), 3 logic levels.

 Constraint Details:

      3.326ns physical path delay SLICE_24 to SLICE_24 exceeds
      2.501ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 2.227ns) by 1.099ns

 Physical Path Details:

      Data path SLICE_24 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C17C.CLK to      R9C17C.Q0 SLICE_24 (from clk_1000ms)
ROUTE        11     0.766      R9C17C.Q0 to      R9C17D.C1 counter_seconds_main_3
CTOF_DEL    ---     0.495      R9C17D.C1 to      R9C17D.F1 SLICE_58
ROUTE         1     0.436      R9C17D.F1 to      R9C17D.C0 n1915
CTOF_DEL    ---     0.495      R9C17D.C0 to      R9C17D.F0 SLICE_58
ROUTE         3     0.682      R9C17D.F0 to     R9C17C.LSR n1817 (to clk_1000ms)
                  --------
                    3.326   (43.4% logic, 56.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_25 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
                  --------
                    1.154   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_25 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
                  --------
                    1.154   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.990ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_seconds_main_688_689__i5  (from clk_1000ms +)
   Destination:    FF         Data in        counter_seconds_main_688_689__i3  (to clk_1000ms +)
                   FF                        counter_seconds_main_688_689__i2

   Delay:               3.217ns  (44.8% logic, 55.2% route), 3 logic levels.

 Constraint Details:

      3.217ns physical path delay SLICE_24 to SLICE_17 exceeds
      2.501ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 2.227ns) by 0.990ns

 Physical Path Details:

      Data path SLICE_24 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C17C.CLK to      R9C17C.Q1 SLICE_24 (from clk_1000ms)
ROUTE        12     0.657      R9C17C.Q1 to      R9C17D.D1 counter_seconds_main_4
CTOF_DEL    ---     0.495      R9C17D.D1 to      R9C17D.F1 SLICE_58
ROUTE         1     0.436      R9C17D.F1 to      R9C17D.C0 n1915
CTOF_DEL    ---     0.495      R9C17D.C0 to      R9C17D.F0 SLICE_58
ROUTE         3     0.682      R9C17D.F0 to     R9C17B.LSR n1817 (to clk_1000ms)
                  --------
                    3.217   (44.8% logic, 55.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_25 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
                  --------
                    1.154   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_25 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.154      R8C14B.Q0 to     R9C17B.CLK clk_1000ms
                  --------
                    1.154   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.990ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_seconds_main_688_689__i5  (from clk_1000ms +)
   Destination:    FF         Data in        counter_seconds_main_688_689__i1  (to clk_1000ms +)

   Delay:               3.217ns  (44.8% logic, 55.2% route), 3 logic levels.

 Constraint Details:

      3.217ns physical path delay SLICE_24 to SLICE_21 exceeds
      2.501ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 2.227ns) by 0.990ns

 Physical Path Details:

      Data path SLICE_24 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C17C.CLK to      R9C17C.Q1 SLICE_24 (from clk_1000ms)
ROUTE        12     0.657      R9C17C.Q1 to      R9C17D.D1 counter_seconds_main_4
CTOF_DEL    ---     0.495      R9C17D.D1 to      R9C17D.F1 SLICE_58
ROUTE         1     0.436      R9C17D.F1 to      R9C17D.C0 n1915
CTOF_DEL    ---     0.495      R9C17D.C0 to      R9C17D.F0 SLICE_58
ROUTE         3     0.682      R9C17D.F0 to     R9C17A.LSR n1817 (to clk_1000ms)
                  --------
                    3.217   (44.8% logic, 55.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_25 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
                  --------
                    1.154   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_25 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.154      R8C14B.Q0 to     R9C17A.CLK clk_1000ms
                  --------
                    1.154   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.990ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_seconds_main_688_689__i5  (from clk_1000ms +)
   Destination:    FF         Data in        counter_seconds_main_688_689__i5  (to clk_1000ms +)
                   FF                        counter_seconds_main_688_689__i4

   Delay:               3.217ns  (44.8% logic, 55.2% route), 3 logic levels.

 Constraint Details:

      3.217ns physical path delay SLICE_24 to SLICE_24 exceeds
      2.501ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 2.227ns) by 0.990ns

 Physical Path Details:

      Data path SLICE_24 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C17C.CLK to      R9C17C.Q1 SLICE_24 (from clk_1000ms)
ROUTE        12     0.657      R9C17C.Q1 to      R9C17D.D1 counter_seconds_main_4
CTOF_DEL    ---     0.495      R9C17D.D1 to      R9C17D.F1 SLICE_58
ROUTE         1     0.436      R9C17D.F1 to      R9C17D.C0 n1915
CTOF_DEL    ---     0.495      R9C17D.C0 to      R9C17D.F0 SLICE_58
ROUTE         3     0.682      R9C17D.F0 to     R9C17C.LSR n1817 (to clk_1000ms)
                  --------
                    3.217   (44.8% logic, 55.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_25 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
                  --------
                    1.154   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_25 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
                  --------
                    1.154   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.492ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_seconds_main_688_689__i1  (from clk_1000ms +)
   Destination:    FF         Data in        counter_seconds_main_688_689__i5  (to clk_1000ms +)

   Delay:               2.827ns  (75.9% logic, 24.1% route), 4 logic levels.

 Constraint Details:

      2.827ns physical path delay SLICE_21 to SLICE_24 exceeds
      2.501ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.335ns) by 0.492ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C17A.CLK to      R9C17A.Q1 SLICE_21 (from clk_1000ms)
ROUTE         8     0.681      R9C17A.Q1 to      R9C17A.A1 counter_seconds_main_0
C1TOFCO_DE  ---     0.889      R9C17A.A1 to     R9C17A.FCO SLICE_21
ROUTE         1     0.000     R9C17A.FCO to     R9C17B.FCI n2222
FCITOFCO_D  ---     0.162     R9C17B.FCI to     R9C17B.FCO SLICE_17
ROUTE         1     0.000     R9C17B.FCO to     R9C17C.FCI n2223
FCITOF1_DE  ---     0.643     R9C17C.FCI to      R9C17C.F1 SLICE_24
ROUTE         1     0.000      R9C17C.F1 to     R9C17C.DI1 n26 (to clk_1000ms)
                  --------
                    2.827   (75.9% logic, 24.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_25 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.154      R8C14B.Q0 to     R9C17A.CLK clk_1000ms
                  --------
                    1.154   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_25 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
                  --------
                    1.154   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.458ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_seconds_main_688_689__i2  (from clk_1000ms +)
   Destination:    FF         Data in        counter_seconds_main_688_689__i5  (to clk_1000ms +)

   Delay:               2.793ns  (75.8% logic, 24.2% route), 3 logic levels.

 Constraint Details:

      2.793ns physical path delay SLICE_17 to SLICE_24 exceeds
      2.501ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.335ns) by 0.458ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C17B.CLK to      R9C17B.Q0 SLICE_17 (from clk_1000ms)
ROUTE        13     0.675      R9C17B.Q0 to      R9C17B.A0 counter_seconds_main_1
C0TOFCO_DE  ---     1.023      R9C17B.A0 to     R9C17B.FCO SLICE_17
ROUTE         1     0.000     R9C17B.FCO to     R9C17C.FCI n2223
FCITOF1_DE  ---     0.643     R9C17C.FCI to      R9C17C.F1 SLICE_24
ROUTE         1     0.000      R9C17C.F1 to     R9C17C.DI1 n26 (to clk_1000ms)
                  --------
                    2.793   (75.8% logic, 24.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_25 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.154      R8C14B.Q0 to     R9C17B.CLK clk_1000ms
                  --------
                    1.154   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_25 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
                  --------
                    1.154   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.434ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_seconds_main_688_689__i1  (from clk_1000ms +)
   Destination:    FF         Data in        counter_seconds_main_688_689__i4  (to clk_1000ms +)

   Delay:               2.769ns  (75.4% logic, 24.6% route), 4 logic levels.

 Constraint Details:

      2.769ns physical path delay SLICE_21 to SLICE_24 exceeds
      2.501ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.335ns) by 0.434ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C17A.CLK to      R9C17A.Q1 SLICE_21 (from clk_1000ms)
ROUTE         8     0.681      R9C17A.Q1 to      R9C17A.A1 counter_seconds_main_0
C1TOFCO_DE  ---     0.889      R9C17A.A1 to     R9C17A.FCO SLICE_21
ROUTE         1     0.000     R9C17A.FCO to     R9C17B.FCI n2222
FCITOFCO_D  ---     0.162     R9C17B.FCI to     R9C17B.FCO SLICE_17
ROUTE         1     0.000     R9C17B.FCO to     R9C17C.FCI n2223
FCITOF0_DE  ---     0.585     R9C17C.FCI to      R9C17C.F0 SLICE_24
ROUTE         1     0.000      R9C17C.F0 to     R9C17C.DI0 n27_adj_5 (to clk_1000ms)
                  --------
                    2.769   (75.4% logic, 24.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_25 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.154      R8C14B.Q0 to     R9C17A.CLK clk_1000ms
                  --------
                    1.154   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_25 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
                  --------
                    1.154   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.425ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_seconds_main_688_689__i2  (from clk_1000ms +)
   Destination:    FF         Data in        counter_seconds_main_688_689__i3  (to clk_1000ms +)
                   FF                        counter_seconds_main_688_689__i2

   Delay:               2.652ns  (35.7% logic, 64.3% route), 2 logic levels.

 Constraint Details:

      2.652ns physical path delay SLICE_17 to SLICE_17 exceeds
      2.501ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 2.227ns) by 0.425ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C17B.CLK to      R9C17B.Q0 SLICE_17 (from clk_1000ms)
ROUTE        13     1.023      R9C17B.Q0 to      R9C17D.B0 counter_seconds_main_1
CTOF_DEL    ---     0.495      R9C17D.B0 to      R9C17D.F0 SLICE_58
ROUTE         3     0.682      R9C17D.F0 to     R9C17B.LSR n1817 (to clk_1000ms)
                  --------
                    2.652   (35.7% logic, 64.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_25 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.154      R8C14B.Q0 to     R9C17B.CLK clk_1000ms
                  --------
                    1.154   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_25 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.154      R8C14B.Q0 to     R9C17B.CLK clk_1000ms
                  --------
                    1.154   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 277.778MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "seven_segment_disp_right_6__N_20" 99.364000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 15.187ns (weighted slack = -336.656ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              disp_number_6__I_34_i2  (from led_5__N_40 +)
   Destination:    FF         Data in        seven_segment_disp_right_6__I_0_i2  (to seven_segment_disp_right_6__N_20 +)

   Delay:              12.414ns  (46.8% logic, 53.2% route), 10 logic levels.

 Constraint Details:

     12.414ns physical path delay SLICE_27 to SLICE_37 exceeds
      (delay constraint based on source clock period of 5.686ns and destination clock period of 10.064ns)
      0.454ns delay constraint less
      3.061ns skew and
      0.166ns DIN_SET requirement (totaling -2.773ns) by 15.187ns

 Physical Path Details:

      Data path SLICE_27 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C14B.CLK to     R13C14B.Q1 SLICE_27 (from led_5__N_40)
ROUTE         5     1.049     R13C14B.Q1 to     R13C16A.B1 disp_number_1
CTOF_DEL    ---     0.495     R13C16A.B1 to     R13C16A.F1 SLICE_50
ROUTE         4     0.681     R13C16A.F1 to     R13C16C.A1 n2619
CTOF_DEL    ---     0.495     R13C16C.A1 to     R13C16C.F1 SLICE_61
ROUTE         5     1.195     R13C16C.F1 to     R13C15B.C0 n2613
C0TOFCO_DE  ---     1.023     R13C15B.C0 to    R13C15B.FCO SLICE_2
ROUTE         1     0.000    R13C15B.FCO to    R13C15C.FCI n2213
FCITOF1_DE  ---     0.643    R13C15C.FCI to     R13C15C.F1 SLICE_1
ROUTE         9     1.003     R13C15C.F1 to     R14C15A.A1 ones_place_5
CTOOFX_DEL  ---     0.721     R14C15A.A1 to   R14C15A.OFX0 i1807/SLICE_44
ROUTE         2     0.794   R14C15A.OFX0 to     R12C15A.C0 n22
CTOF_DEL    ---     0.495     R12C15A.C0 to     R12C15A.F0 SLICE_66
ROUTE         5     0.788     R12C15A.F0 to     R12C17D.C0 seven_segment_disp_right_6__N_20
CTOF_DEL    ---     0.495     R12C17D.C0 to     R12C17D.F0 SLICE_46
ROUTE         5     0.469     R12C17D.F0 to     R12C17D.C1 n2691
CTOF_DEL    ---     0.495     R12C17D.C1 to     R12C17D.F1 SLICE_46
ROUTE         1     0.626     R12C17D.F1 to     R12C17A.D1 n2626
CTOF_DEL    ---     0.495     R12C17A.D1 to     R12C17A.F1 SLICE_37
ROUTE         1     0.000     R12C17A.F1 to    R12C17A.DI1 seven_segment_disp_right_6__N_18 (to seven_segment_disp_right_6__N_20)
                  --------
                   12.414   (46.8% logic, 53.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.452     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.452     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     2.419      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.495     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.967     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.495     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     1.041     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
REG_DEL     ---     0.452    R14C17D.CLK to     R14C17D.Q0 SLICE_29
ROUTE        14     0.781     R14C17D.Q0 to     R14C17A.C1 led_5__N_26
CTOF_DEL    ---     0.495     R14C17A.C1 to     R14C17A.F1 SLICE_60
ROUTE         8     2.804     R14C17A.F1 to    R13C14B.CLK led_5__N_40
                  --------
                   16.183   (24.6% logic, 75.4% route), 7 logic levels.

      Destination Clock Path clk to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q1 SLICE_33
ROUTE        11     0.695     R14C18D.Q1 to     R14C17A.D1 mode_1
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 SLICE_60
ROUTE         8     2.804     R14C17A.F1 to    R13C18A.CLK led_5__N_40
REG_DEL     ---     0.452    R13C18A.CLK to     R13C18A.Q0 SLICE_19
ROUTE         6     1.355     R13C18A.Q0 to     R13C15D.B0 disp_number_6
CTOF_DEL    ---     0.495     R13C15D.B0 to     R13C15D.F0 SLICE_0
ROUTE         4     0.640     R13C15D.F0 to     R12C15A.D0 ones_place_6
CTOF_DEL    ---     0.495     R12C15A.D0 to     R12C15A.F0 SLICE_66
ROUTE         5     1.063     R12C15A.F0 to    R12C17A.CLK seven_segment_disp_right_6__N_20
                  --------
                   13.122   (26.8% logic, 73.2% route), 6 logic levels.


Error: The following path exceeds requirements by 15.187ns (weighted slack = -336.656ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              disp_number_6__I_34_i2  (from led_5__N_40 +)
   Destination:    FF         Data in        seven_segment_disp_right_6__I_0_i2  (to seven_segment_disp_right_6__N_20 +)

   Delay:              12.414ns  (46.8% logic, 53.2% route), 10 logic levels.

 Constraint Details:

     12.414ns physical path delay SLICE_27 to SLICE_37 exceeds
      (delay constraint based on source clock period of 5.686ns and destination clock period of 10.064ns)
      0.454ns delay constraint less
      3.061ns skew and
      0.166ns DIN_SET requirement (totaling -2.773ns) by 15.187ns

 Physical Path Details:

      Data path SLICE_27 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C14B.CLK to     R13C14B.Q1 SLICE_27 (from led_5__N_40)
ROUTE         5     1.049     R13C14B.Q1 to     R13C16A.B1 disp_number_1
CTOF_DEL    ---     0.495     R13C16A.B1 to     R13C16A.F1 SLICE_50
ROUTE         4     0.681     R13C16A.F1 to     R13C16C.A1 n2619
CTOF_DEL    ---     0.495     R13C16C.A1 to     R13C16C.F1 SLICE_61
ROUTE         5     1.195     R13C16C.F1 to     R13C15B.C0 n2613
C0TOFCO_DE  ---     1.023     R13C15B.C0 to    R13C15B.FCO SLICE_2
ROUTE         1     0.000    R13C15B.FCO to    R13C15C.FCI n2213
FCITOF1_DE  ---     0.643    R13C15C.FCI to     R13C15C.F1 SLICE_1
ROUTE         9     1.003     R13C15C.F1 to     R14C15A.A0 ones_place_5
CTOOFX_DEL  ---     0.721     R14C15A.A0 to   R14C15A.OFX0 i1807/SLICE_44
ROUTE         2     0.794   R14C15A.OFX0 to     R12C15A.C0 n22
CTOF_DEL    ---     0.495     R12C15A.C0 to     R12C15A.F0 SLICE_66
ROUTE         5     0.788     R12C15A.F0 to     R12C17D.C0 seven_segment_disp_right_6__N_20
CTOF_DEL    ---     0.495     R12C17D.C0 to     R12C17D.F0 SLICE_46
ROUTE         5     0.469     R12C17D.F0 to     R12C17D.C1 n2691
CTOF_DEL    ---     0.495     R12C17D.C1 to     R12C17D.F1 SLICE_46
ROUTE         1     0.626     R12C17D.F1 to     R12C17A.D1 n2626
CTOF_DEL    ---     0.495     R12C17A.D1 to     R12C17A.F1 SLICE_37
ROUTE         1     0.000     R12C17A.F1 to    R12C17A.DI1 seven_segment_disp_right_6__N_18 (to seven_segment_disp_right_6__N_20)
                  --------
                   12.414   (46.8% logic, 53.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.452     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.452     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     2.419      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.495     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.967     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.495     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     1.041     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
REG_DEL     ---     0.452    R14C17D.CLK to     R14C17D.Q0 SLICE_29
ROUTE        14     0.781     R14C17D.Q0 to     R14C17A.C1 led_5__N_26
CTOF_DEL    ---     0.495     R14C17A.C1 to     R14C17A.F1 SLICE_60
ROUTE         8     2.804     R14C17A.F1 to    R13C14B.CLK led_5__N_40
                  --------
                   16.183   (24.6% logic, 75.4% route), 7 logic levels.

      Destination Clock Path clk to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q1 SLICE_33
ROUTE        11     0.695     R14C18D.Q1 to     R14C17A.D1 mode_1
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 SLICE_60
ROUTE         8     2.804     R14C17A.F1 to    R13C18A.CLK led_5__N_40
REG_DEL     ---     0.452    R13C18A.CLK to     R13C18A.Q0 SLICE_19
ROUTE         6     1.355     R13C18A.Q0 to     R13C15D.B0 disp_number_6
CTOF_DEL    ---     0.495     R13C15D.B0 to     R13C15D.F0 SLICE_0
ROUTE         4     0.640     R13C15D.F0 to     R12C15A.D0 ones_place_6
CTOF_DEL    ---     0.495     R12C15A.D0 to     R12C15A.F0 SLICE_66
ROUTE         5     1.063     R12C15A.F0 to    R12C17A.CLK seven_segment_disp_right_6__N_20
                  --------
                   13.122   (26.8% logic, 73.2% route), 6 logic levels.


Error: The following path exceeds requirements by 15.144ns (weighted slack = -335.703ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              disp_number_6__I_34_i3  (from led_5__N_40 +)
   Destination:    FF         Data in        seven_segment_disp_right_6__I_0_i2  (to seven_segment_disp_right_6__N_20 +)

   Delay:              12.371ns  (47.0% logic, 53.0% route), 10 logic levels.

 Constraint Details:

     12.371ns physical path delay SLICE_18 to SLICE_37 exceeds
      (delay constraint based on source clock period of 5.686ns and destination clock period of 10.064ns)
      0.454ns delay constraint less
      3.061ns skew and
      0.166ns DIN_SET requirement (totaling -2.773ns) by 15.144ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C17C.CLK to     R13C17C.Q0 SLICE_18 (from led_5__N_40)
ROUTE         6     1.006     R13C17C.Q0 to     R13C16A.A1 disp_number_2
CTOF_DEL    ---     0.495     R13C16A.A1 to     R13C16A.F1 SLICE_50
ROUTE         4     0.681     R13C16A.F1 to     R13C16C.A1 n2619
CTOF_DEL    ---     0.495     R13C16C.A1 to     R13C16C.F1 SLICE_61
ROUTE         5     1.195     R13C16C.F1 to     R13C15B.C0 n2613
C0TOFCO_DE  ---     1.023     R13C15B.C0 to    R13C15B.FCO SLICE_2
ROUTE         1     0.000    R13C15B.FCO to    R13C15C.FCI n2213
FCITOF1_DE  ---     0.643    R13C15C.FCI to     R13C15C.F1 SLICE_1
ROUTE         9     1.003     R13C15C.F1 to     R14C15A.A1 ones_place_5
CTOOFX_DEL  ---     0.721     R14C15A.A1 to   R14C15A.OFX0 i1807/SLICE_44
ROUTE         2     0.794   R14C15A.OFX0 to     R12C15A.C0 n22
CTOF_DEL    ---     0.495     R12C15A.C0 to     R12C15A.F0 SLICE_66
ROUTE         5     0.788     R12C15A.F0 to     R12C17D.C0 seven_segment_disp_right_6__N_20
CTOF_DEL    ---     0.495     R12C17D.C0 to     R12C17D.F0 SLICE_46
ROUTE         5     0.469     R12C17D.F0 to     R12C17D.C1 n2691
CTOF_DEL    ---     0.495     R12C17D.C1 to     R12C17D.F1 SLICE_46
ROUTE         1     0.626     R12C17D.F1 to     R12C17A.D1 n2626
CTOF_DEL    ---     0.495     R12C17A.D1 to     R12C17A.F1 SLICE_37
ROUTE         1     0.000     R12C17A.F1 to    R12C17A.DI1 seven_segment_disp_right_6__N_18 (to seven_segment_disp_right_6__N_20)
                  --------
                   12.371   (47.0% logic, 53.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.452     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.452     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     2.419      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.495     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.967     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.495     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     1.041     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
REG_DEL     ---     0.452    R14C17D.CLK to     R14C17D.Q0 SLICE_29
ROUTE        14     0.781     R14C17D.Q0 to     R14C17A.C1 led_5__N_26
CTOF_DEL    ---     0.495     R14C17A.C1 to     R14C17A.F1 SLICE_60
ROUTE         8     2.804     R14C17A.F1 to    R13C17C.CLK led_5__N_40
                  --------
                   16.183   (24.6% logic, 75.4% route), 7 logic levels.

      Destination Clock Path clk to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q1 SLICE_33
ROUTE        11     0.695     R14C18D.Q1 to     R14C17A.D1 mode_1
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 SLICE_60
ROUTE         8     2.804     R14C17A.F1 to    R13C18A.CLK led_5__N_40
REG_DEL     ---     0.452    R13C18A.CLK to     R13C18A.Q0 SLICE_19
ROUTE         6     1.355     R13C18A.Q0 to     R13C15D.B0 disp_number_6
CTOF_DEL    ---     0.495     R13C15D.B0 to     R13C15D.F0 SLICE_0
ROUTE         4     0.640     R13C15D.F0 to     R12C15A.D0 ones_place_6
CTOF_DEL    ---     0.495     R12C15A.D0 to     R12C15A.F0 SLICE_66
ROUTE         5     1.063     R12C15A.F0 to    R12C17A.CLK seven_segment_disp_right_6__N_20
                  --------
                   13.122   (26.8% logic, 73.2% route), 6 logic levels.


Error: The following path exceeds requirements by 15.144ns (weighted slack = -335.703ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              disp_number_6__I_34_i3  (from led_5__N_40 +)
   Destination:    FF         Data in        seven_segment_disp_right_6__I_0_i2  (to seven_segment_disp_right_6__N_20 +)

   Delay:              12.371ns  (47.0% logic, 53.0% route), 10 logic levels.

 Constraint Details:

     12.371ns physical path delay SLICE_18 to SLICE_37 exceeds
      (delay constraint based on source clock period of 5.686ns and destination clock period of 10.064ns)
      0.454ns delay constraint less
      3.061ns skew and
      0.166ns DIN_SET requirement (totaling -2.773ns) by 15.144ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C17C.CLK to     R13C17C.Q0 SLICE_18 (from led_5__N_40)
ROUTE         6     1.006     R13C17C.Q0 to     R13C16A.A1 disp_number_2
CTOF_DEL    ---     0.495     R13C16A.A1 to     R13C16A.F1 SLICE_50
ROUTE         4     0.681     R13C16A.F1 to     R13C16C.A1 n2619
CTOF_DEL    ---     0.495     R13C16C.A1 to     R13C16C.F1 SLICE_61
ROUTE         5     1.195     R13C16C.F1 to     R13C15B.C0 n2613
C0TOFCO_DE  ---     1.023     R13C15B.C0 to    R13C15B.FCO SLICE_2
ROUTE         1     0.000    R13C15B.FCO to    R13C15C.FCI n2213
FCITOF1_DE  ---     0.643    R13C15C.FCI to     R13C15C.F1 SLICE_1
ROUTE         9     1.003     R13C15C.F1 to     R14C15A.A0 ones_place_5
CTOOFX_DEL  ---     0.721     R14C15A.A0 to   R14C15A.OFX0 i1807/SLICE_44
ROUTE         2     0.794   R14C15A.OFX0 to     R12C15A.C0 n22
CTOF_DEL    ---     0.495     R12C15A.C0 to     R12C15A.F0 SLICE_66
ROUTE         5     0.788     R12C15A.F0 to     R12C17D.C0 seven_segment_disp_right_6__N_20
CTOF_DEL    ---     0.495     R12C17D.C0 to     R12C17D.F0 SLICE_46
ROUTE         5     0.469     R12C17D.F0 to     R12C17D.C1 n2691
CTOF_DEL    ---     0.495     R12C17D.C1 to     R12C17D.F1 SLICE_46
ROUTE         1     0.626     R12C17D.F1 to     R12C17A.D1 n2626
CTOF_DEL    ---     0.495     R12C17A.D1 to     R12C17A.F1 SLICE_37
ROUTE         1     0.000     R12C17A.F1 to    R12C17A.DI1 seven_segment_disp_right_6__N_18 (to seven_segment_disp_right_6__N_20)
                  --------
                   12.371   (47.0% logic, 53.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.452     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.452     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     2.419      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.495     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.967     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.495     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     1.041     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
REG_DEL     ---     0.452    R14C17D.CLK to     R14C17D.Q0 SLICE_29
ROUTE        14     0.781     R14C17D.Q0 to     R14C17A.C1 led_5__N_26
CTOF_DEL    ---     0.495     R14C17A.C1 to     R14C17A.F1 SLICE_60
ROUTE         8     2.804     R14C17A.F1 to    R13C17C.CLK led_5__N_40
                  --------
                   16.183   (24.6% logic, 75.4% route), 7 logic levels.

      Destination Clock Path clk to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q1 SLICE_33
ROUTE        11     0.695     R14C18D.Q1 to     R14C17A.D1 mode_1
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 SLICE_60
ROUTE         8     2.804     R14C17A.F1 to    R13C18A.CLK led_5__N_40
REG_DEL     ---     0.452    R13C18A.CLK to     R13C18A.Q0 SLICE_19
ROUTE         6     1.355     R13C18A.Q0 to     R13C15D.B0 disp_number_6
CTOF_DEL    ---     0.495     R13C15D.B0 to     R13C15D.F0 SLICE_0
ROUTE         4     0.640     R13C15D.F0 to     R12C15A.D0 ones_place_6
CTOF_DEL    ---     0.495     R12C15A.D0 to     R12C15A.F0 SLICE_66
ROUTE         5     1.063     R12C15A.F0 to    R12C17A.CLK seven_segment_disp_right_6__N_20
                  --------
                   13.122   (26.8% logic, 73.2% route), 6 logic levels.


Error: The following path exceeds requirements by 15.133ns (weighted slack = -335.459ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              disp_number_6__I_34_i2  (from led_5__N_40 +)
   Destination:    FF         Data in        seven_segment_disp_right_6__I_0_i1  (to seven_segment_disp_right_6__N_20 +)

   Delay:              12.360ns  (47.0% logic, 53.0% route), 10 logic levels.

 Constraint Details:

     12.360ns physical path delay SLICE_27 to SLICE_37 exceeds
      (delay constraint based on source clock period of 5.686ns and destination clock period of 10.064ns)
      0.454ns delay constraint less
      3.061ns skew and
      0.166ns DIN_SET requirement (totaling -2.773ns) by 15.133ns

 Physical Path Details:

      Data path SLICE_27 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C14B.CLK to     R13C14B.Q1 SLICE_27 (from led_5__N_40)
ROUTE         5     1.049     R13C14B.Q1 to     R13C16A.B1 disp_number_1
CTOF_DEL    ---     0.495     R13C16A.B1 to     R13C16A.F1 SLICE_50
ROUTE         4     0.681     R13C16A.F1 to     R13C16C.A1 n2619
CTOF_DEL    ---     0.495     R13C16C.A1 to     R13C16C.F1 SLICE_61
ROUTE         5     1.195     R13C16C.F1 to     R13C15B.C0 n2613
C0TOFCO_DE  ---     1.023     R13C15B.C0 to    R13C15B.FCO SLICE_2
ROUTE         1     0.000    R13C15B.FCO to    R13C15C.FCI n2213
FCITOF1_DE  ---     0.643    R13C15C.FCI to     R13C15C.F1 SLICE_1
ROUTE         9     1.003     R13C15C.F1 to     R14C15A.A1 ones_place_5
CTOOFX_DEL  ---     0.721     R14C15A.A1 to   R14C15A.OFX0 i1807/SLICE_44
ROUTE         2     0.794   R14C15A.OFX0 to     R12C15A.C0 n22
CTOF_DEL    ---     0.495     R12C15A.C0 to     R12C15A.F0 SLICE_66
ROUTE         5     0.788     R12C15A.F0 to     R12C17D.C0 seven_segment_disp_right_6__N_20
CTOF_DEL    ---     0.495     R12C17D.C0 to     R12C17D.F0 SLICE_46
ROUTE         5     0.726     R12C17D.F0 to     R12C17B.B1 n2691
CTOF_DEL    ---     0.495     R12C17B.B1 to     R12C17B.F1 SLICE_53
ROUTE         1     0.315     R12C17B.F1 to     R12C17A.D0 n2606
CTOF_DEL    ---     0.495     R12C17A.D0 to     R12C17A.F0 SLICE_37
ROUTE         1     0.000     R12C17A.F0 to    R12C17A.DI0 seven_segment_disp_right_6__N_19 (to seven_segment_disp_right_6__N_20)
                  --------
                   12.360   (47.0% logic, 53.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.452     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.452     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     2.419      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.495     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.967     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.495     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     1.041     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
REG_DEL     ---     0.452    R14C17D.CLK to     R14C17D.Q0 SLICE_29
ROUTE        14     0.781     R14C17D.Q0 to     R14C17A.C1 led_5__N_26
CTOF_DEL    ---     0.495     R14C17A.C1 to     R14C17A.F1 SLICE_60
ROUTE         8     2.804     R14C17A.F1 to    R13C14B.CLK led_5__N_40
                  --------
                   16.183   (24.6% logic, 75.4% route), 7 logic levels.

      Destination Clock Path clk to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q1 SLICE_33
ROUTE        11     0.695     R14C18D.Q1 to     R14C17A.D1 mode_1
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 SLICE_60
ROUTE         8     2.804     R14C17A.F1 to    R13C18A.CLK led_5__N_40
REG_DEL     ---     0.452    R13C18A.CLK to     R13C18A.Q0 SLICE_19
ROUTE         6     1.355     R13C18A.Q0 to     R13C15D.B0 disp_number_6
CTOF_DEL    ---     0.495     R13C15D.B0 to     R13C15D.F0 SLICE_0
ROUTE         4     0.640     R13C15D.F0 to     R12C15A.D0 ones_place_6
CTOF_DEL    ---     0.495     R12C15A.D0 to     R12C15A.F0 SLICE_66
ROUTE         5     1.063     R12C15A.F0 to    R12C17A.CLK seven_segment_disp_right_6__N_20
                  --------
                   13.122   (26.8% logic, 73.2% route), 6 logic levels.


Error: The following path exceeds requirements by 15.133ns (weighted slack = -335.459ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              disp_number_6__I_34_i2  (from led_5__N_40 +)
   Destination:    FF         Data in        seven_segment_disp_right_6__I_0_i1  (to seven_segment_disp_right_6__N_20 +)

   Delay:              12.360ns  (47.0% logic, 53.0% route), 10 logic levels.

 Constraint Details:

     12.360ns physical path delay SLICE_27 to SLICE_37 exceeds
      (delay constraint based on source clock period of 5.686ns and destination clock period of 10.064ns)
      0.454ns delay constraint less
      3.061ns skew and
      0.166ns DIN_SET requirement (totaling -2.773ns) by 15.133ns

 Physical Path Details:

      Data path SLICE_27 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C14B.CLK to     R13C14B.Q1 SLICE_27 (from led_5__N_40)
ROUTE         5     1.049     R13C14B.Q1 to     R13C16A.B1 disp_number_1
CTOF_DEL    ---     0.495     R13C16A.B1 to     R13C16A.F1 SLICE_50
ROUTE         4     0.681     R13C16A.F1 to     R13C16C.A1 n2619
CTOF_DEL    ---     0.495     R13C16C.A1 to     R13C16C.F1 SLICE_61
ROUTE         5     1.195     R13C16C.F1 to     R13C15B.C0 n2613
C0TOFCO_DE  ---     1.023     R13C15B.C0 to    R13C15B.FCO SLICE_2
ROUTE         1     0.000    R13C15B.FCO to    R13C15C.FCI n2213
FCITOF1_DE  ---     0.643    R13C15C.FCI to     R13C15C.F1 SLICE_1
ROUTE         9     1.003     R13C15C.F1 to     R14C15A.A0 ones_place_5
CTOOFX_DEL  ---     0.721     R14C15A.A0 to   R14C15A.OFX0 i1807/SLICE_44
ROUTE         2     0.794   R14C15A.OFX0 to     R12C15A.C0 n22
CTOF_DEL    ---     0.495     R12C15A.C0 to     R12C15A.F0 SLICE_66
ROUTE         5     0.788     R12C15A.F0 to     R12C17D.C0 seven_segment_disp_right_6__N_20
CTOF_DEL    ---     0.495     R12C17D.C0 to     R12C17D.F0 SLICE_46
ROUTE         5     0.726     R12C17D.F0 to     R12C17B.B1 n2691
CTOF_DEL    ---     0.495     R12C17B.B1 to     R12C17B.F1 SLICE_53
ROUTE         1     0.315     R12C17B.F1 to     R12C17A.D0 n2606
CTOF_DEL    ---     0.495     R12C17A.D0 to     R12C17A.F0 SLICE_37
ROUTE         1     0.000     R12C17A.F0 to    R12C17A.DI0 seven_segment_disp_right_6__N_19 (to seven_segment_disp_right_6__N_20)
                  --------
                   12.360   (47.0% logic, 53.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.452     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.452     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     2.419      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.495     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.967     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.495     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     1.041     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
REG_DEL     ---     0.452    R14C17D.CLK to     R14C17D.Q0 SLICE_29
ROUTE        14     0.781     R14C17D.Q0 to     R14C17A.C1 led_5__N_26
CTOF_DEL    ---     0.495     R14C17A.C1 to     R14C17A.F1 SLICE_60
ROUTE         8     2.804     R14C17A.F1 to    R13C14B.CLK led_5__N_40
                  --------
                   16.183   (24.6% logic, 75.4% route), 7 logic levels.

      Destination Clock Path clk to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q1 SLICE_33
ROUTE        11     0.695     R14C18D.Q1 to     R14C17A.D1 mode_1
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 SLICE_60
ROUTE         8     2.804     R14C17A.F1 to    R13C18A.CLK led_5__N_40
REG_DEL     ---     0.452    R13C18A.CLK to     R13C18A.Q0 SLICE_19
ROUTE         6     1.355     R13C18A.Q0 to     R13C15D.B0 disp_number_6
CTOF_DEL    ---     0.495     R13C15D.B0 to     R13C15D.F0 SLICE_0
ROUTE         4     0.640     R13C15D.F0 to     R12C15A.D0 ones_place_6
CTOF_DEL    ---     0.495     R12C15A.D0 to     R12C15A.F0 SLICE_66
ROUTE         5     1.063     R12C15A.F0 to    R12C17A.CLK seven_segment_disp_right_6__N_20
                  --------
                   13.122   (26.8% logic, 73.2% route), 6 logic levels.


Error: The following path exceeds requirements by 15.090ns (weighted slack = -334.506ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              disp_number_6__I_34_i3  (from led_5__N_40 +)
   Destination:    FF         Data in        seven_segment_disp_right_6__I_0_i1  (to seven_segment_disp_right_6__N_20 +)

   Delay:              12.317ns  (47.2% logic, 52.8% route), 10 logic levels.

 Constraint Details:

     12.317ns physical path delay SLICE_18 to SLICE_37 exceeds
      (delay constraint based on source clock period of 5.686ns and destination clock period of 10.064ns)
      0.454ns delay constraint less
      3.061ns skew and
      0.166ns DIN_SET requirement (totaling -2.773ns) by 15.090ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C17C.CLK to     R13C17C.Q0 SLICE_18 (from led_5__N_40)
ROUTE         6     1.006     R13C17C.Q0 to     R13C16A.A1 disp_number_2
CTOF_DEL    ---     0.495     R13C16A.A1 to     R13C16A.F1 SLICE_50
ROUTE         4     0.681     R13C16A.F1 to     R13C16C.A1 n2619
CTOF_DEL    ---     0.495     R13C16C.A1 to     R13C16C.F1 SLICE_61
ROUTE         5     1.195     R13C16C.F1 to     R13C15B.C0 n2613
C0TOFCO_DE  ---     1.023     R13C15B.C0 to    R13C15B.FCO SLICE_2
ROUTE         1     0.000    R13C15B.FCO to    R13C15C.FCI n2213
FCITOF1_DE  ---     0.643    R13C15C.FCI to     R13C15C.F1 SLICE_1
ROUTE         9     1.003     R13C15C.F1 to     R14C15A.A1 ones_place_5
CTOOFX_DEL  ---     0.721     R14C15A.A1 to   R14C15A.OFX0 i1807/SLICE_44
ROUTE         2     0.794   R14C15A.OFX0 to     R12C15A.C0 n22
CTOF_DEL    ---     0.495     R12C15A.C0 to     R12C15A.F0 SLICE_66
ROUTE         5     0.788     R12C15A.F0 to     R12C17D.C0 seven_segment_disp_right_6__N_20
CTOF_DEL    ---     0.495     R12C17D.C0 to     R12C17D.F0 SLICE_46
ROUTE         5     0.726     R12C17D.F0 to     R12C17B.B1 n2691
CTOF_DEL    ---     0.495     R12C17B.B1 to     R12C17B.F1 SLICE_53
ROUTE         1     0.315     R12C17B.F1 to     R12C17A.D0 n2606
CTOF_DEL    ---     0.495     R12C17A.D0 to     R12C17A.F0 SLICE_37
ROUTE         1     0.000     R12C17A.F0 to    R12C17A.DI0 seven_segment_disp_right_6__N_19 (to seven_segment_disp_right_6__N_20)
                  --------
                   12.317   (47.2% logic, 52.8% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.452     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.452     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     2.419      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.495     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.967     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.495     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     1.041     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
REG_DEL     ---     0.452    R14C17D.CLK to     R14C17D.Q0 SLICE_29
ROUTE        14     0.781     R14C17D.Q0 to     R14C17A.C1 led_5__N_26
CTOF_DEL    ---     0.495     R14C17A.C1 to     R14C17A.F1 SLICE_60
ROUTE         8     2.804     R14C17A.F1 to    R13C17C.CLK led_5__N_40
                  --------
                   16.183   (24.6% logic, 75.4% route), 7 logic levels.

      Destination Clock Path clk to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q1 SLICE_33
ROUTE        11     0.695     R14C18D.Q1 to     R14C17A.D1 mode_1
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 SLICE_60
ROUTE         8     2.804     R14C17A.F1 to    R13C18A.CLK led_5__N_40
REG_DEL     ---     0.452    R13C18A.CLK to     R13C18A.Q0 SLICE_19
ROUTE         6     1.355     R13C18A.Q0 to     R13C15D.B0 disp_number_6
CTOF_DEL    ---     0.495     R13C15D.B0 to     R13C15D.F0 SLICE_0
ROUTE         4     0.640     R13C15D.F0 to     R12C15A.D0 ones_place_6
CTOF_DEL    ---     0.495     R12C15A.D0 to     R12C15A.F0 SLICE_66
ROUTE         5     1.063     R12C15A.F0 to    R12C17A.CLK seven_segment_disp_right_6__N_20
                  --------
                   13.122   (26.8% logic, 73.2% route), 6 logic levels.


Error: The following path exceeds requirements by 15.090ns (weighted slack = -334.506ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              disp_number_6__I_34_i3  (from led_5__N_40 +)
   Destination:    FF         Data in        seven_segment_disp_right_6__I_0_i1  (to seven_segment_disp_right_6__N_20 +)

   Delay:              12.317ns  (47.2% logic, 52.8% route), 10 logic levels.

 Constraint Details:

     12.317ns physical path delay SLICE_18 to SLICE_37 exceeds
      (delay constraint based on source clock period of 5.686ns and destination clock period of 10.064ns)
      0.454ns delay constraint less
      3.061ns skew and
      0.166ns DIN_SET requirement (totaling -2.773ns) by 15.090ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C17C.CLK to     R13C17C.Q0 SLICE_18 (from led_5__N_40)
ROUTE         6     1.006     R13C17C.Q0 to     R13C16A.A1 disp_number_2
CTOF_DEL    ---     0.495     R13C16A.A1 to     R13C16A.F1 SLICE_50
ROUTE         4     0.681     R13C16A.F1 to     R13C16C.A1 n2619
CTOF_DEL    ---     0.495     R13C16C.A1 to     R13C16C.F1 SLICE_61
ROUTE         5     1.195     R13C16C.F1 to     R13C15B.C0 n2613
C0TOFCO_DE  ---     1.023     R13C15B.C0 to    R13C15B.FCO SLICE_2
ROUTE         1     0.000    R13C15B.FCO to    R13C15C.FCI n2213
FCITOF1_DE  ---     0.643    R13C15C.FCI to     R13C15C.F1 SLICE_1
ROUTE         9     1.003     R13C15C.F1 to     R14C15A.A0 ones_place_5
CTOOFX_DEL  ---     0.721     R14C15A.A0 to   R14C15A.OFX0 i1807/SLICE_44
ROUTE         2     0.794   R14C15A.OFX0 to     R12C15A.C0 n22
CTOF_DEL    ---     0.495     R12C15A.C0 to     R12C15A.F0 SLICE_66
ROUTE         5     0.788     R12C15A.F0 to     R12C17D.C0 seven_segment_disp_right_6__N_20
CTOF_DEL    ---     0.495     R12C17D.C0 to     R12C17D.F0 SLICE_46
ROUTE         5     0.726     R12C17D.F0 to     R12C17B.B1 n2691
CTOF_DEL    ---     0.495     R12C17B.B1 to     R12C17B.F1 SLICE_53
ROUTE         1     0.315     R12C17B.F1 to     R12C17A.D0 n2606
CTOF_DEL    ---     0.495     R12C17A.D0 to     R12C17A.F0 SLICE_37
ROUTE         1     0.000     R12C17A.F0 to    R12C17A.DI0 seven_segment_disp_right_6__N_19 (to seven_segment_disp_right_6__N_20)
                  --------
                   12.317   (47.2% logic, 52.8% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.452     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.452     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     2.419      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.495     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.967     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.495     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     1.041     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
REG_DEL     ---     0.452    R14C17D.CLK to     R14C17D.Q0 SLICE_29
ROUTE        14     0.781     R14C17D.Q0 to     R14C17A.C1 led_5__N_26
CTOF_DEL    ---     0.495     R14C17A.C1 to     R14C17A.F1 SLICE_60
ROUTE         8     2.804     R14C17A.F1 to    R13C17C.CLK led_5__N_40
                  --------
                   16.183   (24.6% logic, 75.4% route), 7 logic levels.

      Destination Clock Path clk to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q1 SLICE_33
ROUTE        11     0.695     R14C18D.Q1 to     R14C17A.D1 mode_1
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 SLICE_60
ROUTE         8     2.804     R14C17A.F1 to    R13C18A.CLK led_5__N_40
REG_DEL     ---     0.452    R13C18A.CLK to     R13C18A.Q0 SLICE_19
ROUTE         6     1.355     R13C18A.Q0 to     R13C15D.B0 disp_number_6
CTOF_DEL    ---     0.495     R13C15D.B0 to     R13C15D.F0 SLICE_0
ROUTE         4     0.640     R13C15D.F0 to     R12C15A.D0 ones_place_6
CTOF_DEL    ---     0.495     R12C15A.D0 to     R12C15A.F0 SLICE_66
ROUTE         5     1.063     R12C15A.F0 to    R12C17A.CLK seven_segment_disp_right_6__N_20
                  --------
                   13.122   (26.8% logic, 73.2% route), 6 logic levels.


Error: The following path exceeds requirements by 15.053ns (weighted slack = -333.686ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              disp_number_6__I_34_i2  (from led_5__N_40 +)
   Destination:    FF         Data in        seven_segment_disp_right_6__I_0_i2  (to seven_segment_disp_right_6__N_20 +)

   Delay:              12.280ns  (46.2% logic, 53.8% route), 10 logic levels.

 Constraint Details:

     12.280ns physical path delay SLICE_27 to SLICE_37 exceeds
      (delay constraint based on source clock period of 5.686ns and destination clock period of 10.064ns)
      0.454ns delay constraint less
      3.061ns skew and
      0.166ns DIN_SET requirement (totaling -2.773ns) by 15.053ns

 Physical Path Details:

      Data path SLICE_27 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C14B.CLK to     R13C14B.Q1 SLICE_27 (from led_5__N_40)
ROUTE         5     1.049     R13C14B.Q1 to     R13C16A.B1 disp_number_1
CTOF_DEL    ---     0.495     R13C16A.B1 to     R13C16A.F1 SLICE_50
ROUTE         4     0.681     R13C16A.F1 to     R13C16C.A1 n2619
CTOF_DEL    ---     0.495     R13C16C.A1 to     R13C16C.F1 SLICE_61
ROUTE         5     1.195     R13C16C.F1 to     R13C15B.C1 n2613
C1TOFCO_DE  ---     0.889     R13C15B.C1 to    R13C15B.FCO SLICE_2
ROUTE         1     0.000    R13C15B.FCO to    R13C15C.FCI n2213
FCITOF1_DE  ---     0.643    R13C15C.FCI to     R13C15C.F1 SLICE_1
ROUTE         9     1.003     R13C15C.F1 to     R14C15A.A1 ones_place_5
CTOOFX_DEL  ---     0.721     R14C15A.A1 to   R14C15A.OFX0 i1807/SLICE_44
ROUTE         2     0.794   R14C15A.OFX0 to     R12C15A.C0 n22
CTOF_DEL    ---     0.495     R12C15A.C0 to     R12C15A.F0 SLICE_66
ROUTE         5     0.788     R12C15A.F0 to     R12C17D.C0 seven_segment_disp_right_6__N_20
CTOF_DEL    ---     0.495     R12C17D.C0 to     R12C17D.F0 SLICE_46
ROUTE         5     0.469     R12C17D.F0 to     R12C17D.C1 n2691
CTOF_DEL    ---     0.495     R12C17D.C1 to     R12C17D.F1 SLICE_46
ROUTE         1     0.626     R12C17D.F1 to     R12C17A.D1 n2626
CTOF_DEL    ---     0.495     R12C17A.D1 to     R12C17A.F1 SLICE_37
ROUTE         1     0.000     R12C17A.F1 to    R12C17A.DI1 seven_segment_disp_right_6__N_18 (to seven_segment_disp_right_6__N_20)
                  --------
                   12.280   (46.2% logic, 53.8% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.452     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.452     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     2.419      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.495     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.967     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.495     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     1.041     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
REG_DEL     ---     0.452    R14C17D.CLK to     R14C17D.Q0 SLICE_29
ROUTE        14     0.781     R14C17D.Q0 to     R14C17A.C1 led_5__N_26
CTOF_DEL    ---     0.495     R14C17A.C1 to     R14C17A.F1 SLICE_60
ROUTE         8     2.804     R14C17A.F1 to    R13C14B.CLK led_5__N_40
                  --------
                   16.183   (24.6% logic, 75.4% route), 7 logic levels.

      Destination Clock Path clk to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q1 SLICE_33
ROUTE        11     0.695     R14C18D.Q1 to     R14C17A.D1 mode_1
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 SLICE_60
ROUTE         8     2.804     R14C17A.F1 to    R13C18A.CLK led_5__N_40
REG_DEL     ---     0.452    R13C18A.CLK to     R13C18A.Q0 SLICE_19
ROUTE         6     1.355     R13C18A.Q0 to     R13C15D.B0 disp_number_6
CTOF_DEL    ---     0.495     R13C15D.B0 to     R13C15D.F0 SLICE_0
ROUTE         4     0.640     R13C15D.F0 to     R12C15A.D0 ones_place_6
CTOF_DEL    ---     0.495     R12C15A.D0 to     R12C15A.F0 SLICE_66
ROUTE         5     1.063     R12C15A.F0 to    R12C17A.CLK seven_segment_disp_right_6__N_20
                  --------
                   13.122   (26.8% logic, 73.2% route), 6 logic levels.


Error: The following path exceeds requirements by 15.053ns (weighted slack = -333.686ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              disp_number_6__I_34_i2  (from led_5__N_40 +)
   Destination:    FF         Data in        seven_segment_disp_right_6__I_0_i2  (to seven_segment_disp_right_6__N_20 +)

   Delay:              12.280ns  (46.2% logic, 53.8% route), 10 logic levels.

 Constraint Details:

     12.280ns physical path delay SLICE_27 to SLICE_37 exceeds
      (delay constraint based on source clock period of 5.686ns and destination clock period of 10.064ns)
      0.454ns delay constraint less
      3.061ns skew and
      0.166ns DIN_SET requirement (totaling -2.773ns) by 15.053ns

 Physical Path Details:

      Data path SLICE_27 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C14B.CLK to     R13C14B.Q1 SLICE_27 (from led_5__N_40)
ROUTE         5     1.049     R13C14B.Q1 to     R13C16A.B1 disp_number_1
CTOF_DEL    ---     0.495     R13C16A.B1 to     R13C16A.F1 SLICE_50
ROUTE         4     0.681     R13C16A.F1 to     R13C16C.A1 n2619
CTOF_DEL    ---     0.495     R13C16C.A1 to     R13C16C.F1 SLICE_61
ROUTE         5     1.195     R13C16C.F1 to     R13C15B.C1 n2613
C1TOFCO_DE  ---     0.889     R13C15B.C1 to    R13C15B.FCO SLICE_2
ROUTE         1     0.000    R13C15B.FCO to    R13C15C.FCI n2213
FCITOF1_DE  ---     0.643    R13C15C.FCI to     R13C15C.F1 SLICE_1
ROUTE         9     1.003     R13C15C.F1 to     R14C15A.A0 ones_place_5
CTOOFX_DEL  ---     0.721     R14C15A.A0 to   R14C15A.OFX0 i1807/SLICE_44
ROUTE         2     0.794   R14C15A.OFX0 to     R12C15A.C0 n22
CTOF_DEL    ---     0.495     R12C15A.C0 to     R12C15A.F0 SLICE_66
ROUTE         5     0.788     R12C15A.F0 to     R12C17D.C0 seven_segment_disp_right_6__N_20
CTOF_DEL    ---     0.495     R12C17D.C0 to     R12C17D.F0 SLICE_46
ROUTE         5     0.469     R12C17D.F0 to     R12C17D.C1 n2691
CTOF_DEL    ---     0.495     R12C17D.C1 to     R12C17D.F1 SLICE_46
ROUTE         1     0.626     R12C17D.F1 to     R12C17A.D1 n2626
CTOF_DEL    ---     0.495     R12C17A.D1 to     R12C17A.F1 SLICE_37
ROUTE         1     0.000     R12C17A.F1 to    R12C17A.DI1 seven_segment_disp_right_6__N_18 (to seven_segment_disp_right_6__N_20)
                  --------
                   12.280   (46.2% logic, 53.8% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.452     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.452     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     2.419      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.495     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.967     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.495     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     1.041     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
REG_DEL     ---     0.452    R14C17D.CLK to     R14C17D.Q0 SLICE_29
ROUTE        14     0.781     R14C17D.Q0 to     R14C17A.C1 led_5__N_26
CTOF_DEL    ---     0.495     R14C17A.C1 to     R14C17A.F1 SLICE_60
ROUTE         8     2.804     R14C17A.F1 to    R13C14B.CLK led_5__N_40
                  --------
                   16.183   (24.6% logic, 75.4% route), 7 logic levels.

      Destination Clock Path clk to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q1 SLICE_33
ROUTE        11     0.695     R14C18D.Q1 to     R14C17A.D1 mode_1
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 SLICE_60
ROUTE         8     2.804     R14C17A.F1 to    R13C18A.CLK led_5__N_40
REG_DEL     ---     0.452    R13C18A.CLK to     R13C18A.Q0 SLICE_19
ROUTE         6     1.355     R13C18A.Q0 to     R13C15D.B0 disp_number_6
CTOF_DEL    ---     0.495     R13C15D.B0 to     R13C15D.F0 SLICE_0
ROUTE         4     0.640     R13C15D.F0 to     R12C15A.D0 ones_place_6
CTOF_DEL    ---     0.495     R12C15A.D0 to     R12C15A.F0 SLICE_66
ROUTE         5     1.063     R12C15A.F0 to    R12C17A.CLK seven_segment_disp_right_6__N_20
                  --------
                   13.122   (26.8% logic, 73.2% route), 6 logic levels.

Warning:   2.884MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: FREQUENCY NET "led_5__N_40" 175.871000 MHz ;
            205 items scored, 149 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 11.034ns (weighted slack = -82.443ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state_1__I_10_i1  (from current_state_1__N_80 +)
   Destination:    FF         Data in        disp_number_6__I_34_i2  (to led_5__N_40 +)

   Delay:               8.600ns  (34.6% logic, 65.4% route), 5 logic levels.

 Constraint Details:

      8.600ns physical path delay SLICE_26 to SLICE_27 exceeds
      (delay constraint based on source clock period of 4.583ns and destination clock period of 5.686ns)
      0.761ns delay constraint less
      3.029ns skew and
      0.166ns DIN_SET requirement (totaling -2.434ns) by 11.034ns

 Physical Path Details:

      Data path SLICE_26 to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C17C.CLK to     R14C17C.Q0 SLICE_26 (from current_state_1__N_80)
ROUTE        12     1.801     R14C17C.Q0 to     R13C18C.B1 current_state_0
CTOF_DEL    ---     0.495     R13C18C.B1 to     R13C18C.F1 SLICE_28
ROUTE         2     2.024     R13C18C.F1 to     R13C17A.C1 n1195
C1TOFCO_DE  ---     0.889     R13C17A.C1 to    R13C17A.FCO SLICE_23
ROUTE         1     0.000    R13C17A.FCO to    R13C17B.FCI n2218
FCITOF1_DE  ---     0.643    R13C17B.FCI to     R13C17B.F1 SLICE_22
ROUTE         1     1.801     R13C17B.F1 to     R13C14B.A1 disp_number_6__N_126
CTOF_DEL    ---     0.495     R13C14B.A1 to     R13C14B.F1 SLICE_27
ROUTE         1     0.000     R13C14B.F1 to    R13C14B.DI1 disp_number_6__N_125 (to led_5__N_40)
                  --------
                    8.600   (34.6% logic, 65.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.452     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.452     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     2.419      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.495     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.967     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.495     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     1.041     R14C16D.F1 to    R14C17C.CLK current_state_1__N_80
                  --------
                   11.651   (26.0% logic, 74.0% route), 5 logic levels.

      Destination Clock Path clk to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q1 SLICE_33
ROUTE        11     0.695     R14C18D.Q1 to     R14C17A.D1 mode_1
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 SLICE_60
ROUTE         8     2.804     R14C17A.F1 to    R13C14B.CLK led_5__N_40
                  --------
                    8.622   (24.1% logic, 75.9% route), 3 logic levels.


Error: The following path exceeds requirements by 11.013ns (weighted slack = -82.286ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state_1__I_10_i1  (from current_state_1__N_80 +)
   Destination:    FF         Data in        disp_number_6__I_34_i1  (to led_5__N_40 +)

   Delay:               8.579ns  (34.0% logic, 66.0% route), 5 logic levels.

 Constraint Details:

      8.579ns physical path delay SLICE_26 to SLICE_27 exceeds
      (delay constraint based on source clock period of 4.583ns and destination clock period of 5.686ns)
      0.761ns delay constraint less
      3.029ns skew and
      0.166ns DIN_SET requirement (totaling -2.434ns) by 11.013ns

 Physical Path Details:

      Data path SLICE_26 to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C17C.CLK to     R14C17C.Q0 SLICE_26 (from current_state_1__N_80)
ROUTE        12     1.801     R14C17C.Q0 to     R13C18C.B1 current_state_0
CTOF_DEL    ---     0.495     R13C18C.B1 to     R13C18C.F1 SLICE_28
ROUTE         2     2.024     R13C18C.F1 to     R13C17A.C1 n1195
C1TOFCO_DE  ---     0.889     R13C17A.C1 to    R13C17A.FCO SLICE_23
ROUTE         1     0.000    R13C17A.FCO to    R13C17B.FCI n2218
FCITOF0_DE  ---     0.585    R13C17B.FCI to     R13C17B.F0 SLICE_22
ROUTE         1     1.838     R13C17B.F0 to     R13C14B.B0 disp_number_6__N_131
CTOF_DEL    ---     0.495     R13C14B.B0 to     R13C14B.F0 SLICE_27
ROUTE         1     0.000     R13C14B.F0 to    R13C14B.DI0 disp_number_6__N_130 (to led_5__N_40)
                  --------
                    8.579   (34.0% logic, 66.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.452     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.452     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     2.419      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.495     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.967     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.495     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     1.041     R14C16D.F1 to    R14C17C.CLK current_state_1__N_80
                  --------
                   11.651   (26.0% logic, 74.0% route), 5 logic levels.

      Destination Clock Path clk to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q1 SLICE_33
ROUTE        11     0.695     R14C18D.Q1 to     R14C17A.D1 mode_1
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 SLICE_60
ROUTE         8     2.804     R14C17A.F1 to    R13C14B.CLK led_5__N_40
                  --------
                    8.622   (24.1% logic, 75.9% route), 3 logic levels.


Error: The following path exceeds requirements by 10.940ns (weighted slack = -81.741ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state_1__I_10_i1  (from current_state_1__N_80 +)
   Destination:    FF         Data in        disp_number_6__I_34_i6  (to led_5__N_40 +)

   Delay:               8.506ns  (38.8% logic, 61.2% route), 7 logic levels.

 Constraint Details:

      8.506ns physical path delay SLICE_26 to SLICE_28 exceeds
      (delay constraint based on source clock period of 4.583ns and destination clock period of 5.686ns)
      0.761ns delay constraint less
      3.029ns skew and
      0.166ns DIN_SET requirement (totaling -2.434ns) by 10.940ns

 Physical Path Details:

      Data path SLICE_26 to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C17C.CLK to     R14C17C.Q0 SLICE_26 (from current_state_1__N_80)
ROUTE        12     1.801     R14C17C.Q0 to     R13C18C.B1 current_state_0
CTOF_DEL    ---     0.495     R13C18C.B1 to     R13C18C.F1 SLICE_28
ROUTE         2     2.024     R13C18C.F1 to     R13C17A.C1 n1195
C1TOFCO_DE  ---     0.889     R13C17A.C1 to    R13C17A.FCO SLICE_23
ROUTE         1     0.000    R13C17A.FCO to    R13C17B.FCI n2218
FCITOFCO_D  ---     0.162    R13C17B.FCI to    R13C17B.FCO SLICE_22
ROUTE         1     0.000    R13C17B.FCO to    R13C17C.FCI n2219
FCITOFCO_D  ---     0.162    R13C17C.FCI to    R13C17C.FCO SLICE_18
ROUTE         1     0.000    R13C17C.FCO to    R13C17D.FCI n2220
FCITOF1_DE  ---     0.643    R13C17D.FCI to     R13C17D.F1 SLICE_20
ROUTE         1     1.383     R13C17D.F1 to     R13C18C.A0 disp_number_6__N_106
CTOF_DEL    ---     0.495     R13C18C.A0 to     R13C18C.F0 SLICE_28
ROUTE         1     0.000     R13C18C.F0 to    R13C18C.DI0 disp_number_6__N_105 (to led_5__N_40)
                  --------
                    8.506   (38.8% logic, 61.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.452     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.452     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     2.419      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.495     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.967     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.495     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     1.041     R14C16D.F1 to    R14C17C.CLK current_state_1__N_80
                  --------
                   11.651   (26.0% logic, 74.0% route), 5 logic levels.

      Destination Clock Path clk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q1 SLICE_33
ROUTE        11     0.695     R14C18D.Q1 to     R14C17A.D1 mode_1
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 SLICE_60
ROUTE         8     2.804     R14C17A.F1 to    R13C18C.CLK led_5__N_40
                  --------
                    8.622   (24.1% logic, 75.9% route), 3 logic levels.


Error: The following path exceeds requirements by 10.353ns (weighted slack = -77.355ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state_1__I_10_i1  (from current_state_1__N_80 +)
   Destination:    FF         Data in        disp_number_6__I_34_i6  (to led_5__N_40 +)

   Delay:               7.919ns  (39.2% logic, 60.8% route), 5 logic levels.

 Constraint Details:

      7.919ns physical path delay SLICE_26 to SLICE_28 exceeds
      (delay constraint based on source clock period of 4.583ns and destination clock period of 5.686ns)
      0.761ns delay constraint less
      3.029ns skew and
      0.166ns DIN_SET requirement (totaling -2.434ns) by 10.353ns

 Physical Path Details:

      Data path SLICE_26 to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C17C.CLK to     R14C17C.Q0 SLICE_26 (from current_state_1__N_80)
ROUTE        12     1.801     R14C17C.Q0 to     R13C18C.B1 current_state_0
CTOF_DEL    ---     0.495     R13C18C.B1 to     R13C18C.F1 SLICE_28
ROUTE         2     1.627     R13C18C.F1 to     R13C17C.C0 n1195
C0TOFCO_DE  ---     1.023     R13C17C.C0 to    R13C17C.FCO SLICE_18
ROUTE         1     0.000    R13C17C.FCO to    R13C17D.FCI n2220
FCITOF1_DE  ---     0.643    R13C17D.FCI to     R13C17D.F1 SLICE_20
ROUTE         1     1.383     R13C17D.F1 to     R13C18C.A0 disp_number_6__N_106
CTOF_DEL    ---     0.495     R13C18C.A0 to     R13C18C.F0 SLICE_28
ROUTE         1     0.000     R13C18C.F0 to    R13C18C.DI0 disp_number_6__N_105 (to led_5__N_40)
                  --------
                    7.919   (39.2% logic, 60.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.452     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.452     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     2.419      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.495     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.967     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.495     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     1.041     R14C16D.F1 to    R14C17C.CLK current_state_1__N_80
                  --------
                   11.651   (26.0% logic, 74.0% route), 5 logic levels.

      Destination Clock Path clk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q1 SLICE_33
ROUTE        11     0.695     R14C18D.Q1 to     R14C17A.D1 mode_1
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 SLICE_60
ROUTE         8     2.804     R14C17A.F1 to    R13C18C.CLK led_5__N_40
                  --------
                    8.622   (24.1% logic, 75.9% route), 3 logic levels.


Error: The following path exceeds requirements by 10.229ns (weighted slack = -76.429ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state_1__I_10_i2  (from current_state_1__N_80 +)
   Destination:    FF         Data in        disp_number_6__I_34_i2  (to led_5__N_40 +)

   Delay:               7.795ns  (38.2% logic, 61.8% route), 5 logic levels.

 Constraint Details:

      7.795ns physical path delay SLICE_29 to SLICE_27 exceeds
      (delay constraint based on source clock period of 4.583ns and destination clock period of 5.686ns)
      0.761ns delay constraint less
      3.029ns skew and
      0.166ns DIN_SET requirement (totaling -2.434ns) by 10.229ns

 Physical Path Details:

      Data path SLICE_29 to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C17D.CLK to     R14C17D.Q0 SLICE_29 (from current_state_1__N_80)
ROUTE        14     0.996     R14C17D.Q0 to     R13C18C.D1 led_5__N_26
CTOF_DEL    ---     0.495     R13C18C.D1 to     R13C18C.F1 SLICE_28
ROUTE         2     2.024     R13C18C.F1 to     R13C17A.C1 n1195
C1TOFCO_DE  ---     0.889     R13C17A.C1 to    R13C17A.FCO SLICE_23
ROUTE         1     0.000    R13C17A.FCO to    R13C17B.FCI n2218
FCITOF1_DE  ---     0.643    R13C17B.FCI to     R13C17B.F1 SLICE_22
ROUTE         1     1.801     R13C17B.F1 to     R13C14B.A1 disp_number_6__N_126
CTOF_DEL    ---     0.495     R13C14B.A1 to     R13C14B.F1 SLICE_27
ROUTE         1     0.000     R13C14B.F1 to    R13C14B.DI1 disp_number_6__N_125 (to led_5__N_40)
                  --------
                    7.795   (38.2% logic, 61.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.452     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.452     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     2.419      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.495     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.967     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.495     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     1.041     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
                  --------
                   11.651   (26.0% logic, 74.0% route), 5 logic levels.

      Destination Clock Path clk to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q1 SLICE_33
ROUTE        11     0.695     R14C18D.Q1 to     R14C17A.D1 mode_1
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 SLICE_60
ROUTE         8     2.804     R14C17A.F1 to    R13C14B.CLK led_5__N_40
                  --------
                    8.622   (24.1% logic, 75.9% route), 3 logic levels.


Error: The following path exceeds requirements by 10.208ns (weighted slack = -76.272ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state_1__I_10_i2  (from current_state_1__N_80 +)
   Destination:    FF         Data in        disp_number_6__I_34_i1  (to led_5__N_40 +)

   Delay:               7.774ns  (37.5% logic, 62.5% route), 5 logic levels.

 Constraint Details:

      7.774ns physical path delay SLICE_29 to SLICE_27 exceeds
      (delay constraint based on source clock period of 4.583ns and destination clock period of 5.686ns)
      0.761ns delay constraint less
      3.029ns skew and
      0.166ns DIN_SET requirement (totaling -2.434ns) by 10.208ns

 Physical Path Details:

      Data path SLICE_29 to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C17D.CLK to     R14C17D.Q0 SLICE_29 (from current_state_1__N_80)
ROUTE        14     0.996     R14C17D.Q0 to     R13C18C.D1 led_5__N_26
CTOF_DEL    ---     0.495     R13C18C.D1 to     R13C18C.F1 SLICE_28
ROUTE         2     2.024     R13C18C.F1 to     R13C17A.C1 n1195
C1TOFCO_DE  ---     0.889     R13C17A.C1 to    R13C17A.FCO SLICE_23
ROUTE         1     0.000    R13C17A.FCO to    R13C17B.FCI n2218
FCITOF0_DE  ---     0.585    R13C17B.FCI to     R13C17B.F0 SLICE_22
ROUTE         1     1.838     R13C17B.F0 to     R13C14B.B0 disp_number_6__N_131
CTOF_DEL    ---     0.495     R13C14B.B0 to     R13C14B.F0 SLICE_27
ROUTE         1     0.000     R13C14B.F0 to    R13C14B.DI0 disp_number_6__N_130 (to led_5__N_40)
                  --------
                    7.774   (37.5% logic, 62.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.452     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.452     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     2.419      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.495     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.967     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.495     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     1.041     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
                  --------
                   11.651   (26.0% logic, 74.0% route), 5 logic levels.

      Destination Clock Path clk to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q1 SLICE_33
ROUTE        11     0.695     R14C18D.Q1 to     R14C17A.D1 mode_1
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 SLICE_60
ROUTE         8     2.804     R14C17A.F1 to    R13C14B.CLK led_5__N_40
                  --------
                    8.622   (24.1% logic, 75.9% route), 3 logic levels.


Error: The following path exceeds requirements by 10.163ns (weighted slack = -75.935ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state_1__I_10_i1  (from current_state_1__N_80 +)
   Destination:    FF         Data in        disp_number_6__I_34_i2  (to led_5__N_40 +)

   Delay:               7.729ns  (38.5% logic, 61.5% route), 5 logic levels.

 Constraint Details:

      7.729ns physical path delay SLICE_26 to SLICE_27 exceeds
      (delay constraint based on source clock period of 4.583ns and destination clock period of 5.686ns)
      0.761ns delay constraint less
      3.029ns skew and
      0.166ns DIN_SET requirement (totaling -2.434ns) by 10.163ns

 Physical Path Details:

      Data path SLICE_26 to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C17C.CLK to     R14C17C.Q0 SLICE_26 (from current_state_1__N_80)
ROUTE        12     1.058     R14C17C.Q0 to     R14C17C.B1 current_state_0
CTOF_DEL    ---     0.495     R14C17C.B1 to     R14C17C.F1 SLICE_26
ROUTE         1     1.896     R14C17C.F1 to     R13C17A.D1 n2
C1TOFCO_DE  ---     0.889     R13C17A.D1 to    R13C17A.FCO SLICE_23
ROUTE         1     0.000    R13C17A.FCO to    R13C17B.FCI n2218
FCITOF1_DE  ---     0.643    R13C17B.FCI to     R13C17B.F1 SLICE_22
ROUTE         1     1.801     R13C17B.F1 to     R13C14B.A1 disp_number_6__N_126
CTOF_DEL    ---     0.495     R13C14B.A1 to     R13C14B.F1 SLICE_27
ROUTE         1     0.000     R13C14B.F1 to    R13C14B.DI1 disp_number_6__N_125 (to led_5__N_40)
                  --------
                    7.729   (38.5% logic, 61.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.452     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.452     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     2.419      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.495     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.967     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.495     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     1.041     R14C16D.F1 to    R14C17C.CLK current_state_1__N_80
                  --------
                   11.651   (26.0% logic, 74.0% route), 5 logic levels.

      Destination Clock Path clk to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q1 SLICE_33
ROUTE        11     0.695     R14C18D.Q1 to     R14C17A.D1 mode_1
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 SLICE_60
ROUTE         8     2.804     R14C17A.F1 to    R13C14B.CLK led_5__N_40
                  --------
                    8.622   (24.1% logic, 75.9% route), 3 logic levels.


Error: The following path exceeds requirements by 10.142ns (weighted slack = -75.778ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state_1__I_10_i1  (from current_state_1__N_80 +)
   Destination:    FF         Data in        disp_number_6__I_34_i1  (to led_5__N_40 +)

   Delay:               7.708ns  (37.8% logic, 62.2% route), 5 logic levels.

 Constraint Details:

      7.708ns physical path delay SLICE_26 to SLICE_27 exceeds
      (delay constraint based on source clock period of 4.583ns and destination clock period of 5.686ns)
      0.761ns delay constraint less
      3.029ns skew and
      0.166ns DIN_SET requirement (totaling -2.434ns) by 10.142ns

 Physical Path Details:

      Data path SLICE_26 to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C17C.CLK to     R14C17C.Q0 SLICE_26 (from current_state_1__N_80)
ROUTE        12     1.058     R14C17C.Q0 to     R14C17C.B1 current_state_0
CTOF_DEL    ---     0.495     R14C17C.B1 to     R14C17C.F1 SLICE_26
ROUTE         1     1.896     R14C17C.F1 to     R13C17A.D1 n2
C1TOFCO_DE  ---     0.889     R13C17A.D1 to    R13C17A.FCO SLICE_23
ROUTE         1     0.000    R13C17A.FCO to    R13C17B.FCI n2218
FCITOF0_DE  ---     0.585    R13C17B.FCI to     R13C17B.F0 SLICE_22
ROUTE         1     1.838     R13C17B.F0 to     R13C14B.B0 disp_number_6__N_131
CTOF_DEL    ---     0.495     R13C14B.B0 to     R13C14B.F0 SLICE_27
ROUTE         1     0.000     R13C14B.F0 to    R13C14B.DI0 disp_number_6__N_130 (to led_5__N_40)
                  --------
                    7.708   (37.8% logic, 62.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.452     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.452     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     2.419      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.495     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.967     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.495     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     1.041     R14C16D.F1 to    R14C17C.CLK current_state_1__N_80
                  --------
                   11.651   (26.0% logic, 74.0% route), 5 logic levels.

      Destination Clock Path clk to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q1 SLICE_33
ROUTE        11     0.695     R14C18D.Q1 to     R14C17A.D1 mode_1
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 SLICE_60
ROUTE         8     2.804     R14C17A.F1 to    R13C14B.CLK led_5__N_40
                  --------
                    8.622   (24.1% logic, 75.9% route), 3 logic levels.


Error: The following path exceeds requirements by 10.135ns (weighted slack = -75.726ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state_1__I_10_i2  (from current_state_1__N_80 +)
   Destination:    FF         Data in        disp_number_6__I_34_i6  (to led_5__N_40 +)

   Delay:               7.701ns  (42.8% logic, 57.2% route), 7 logic levels.

 Constraint Details:

      7.701ns physical path delay SLICE_29 to SLICE_28 exceeds
      (delay constraint based on source clock period of 4.583ns and destination clock period of 5.686ns)
      0.761ns delay constraint less
      3.029ns skew and
      0.166ns DIN_SET requirement (totaling -2.434ns) by 10.135ns

 Physical Path Details:

      Data path SLICE_29 to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C17D.CLK to     R14C17D.Q0 SLICE_29 (from current_state_1__N_80)
ROUTE        14     0.996     R14C17D.Q0 to     R13C18C.D1 led_5__N_26
CTOF_DEL    ---     0.495     R13C18C.D1 to     R13C18C.F1 SLICE_28
ROUTE         2     2.024     R13C18C.F1 to     R13C17A.C1 n1195
C1TOFCO_DE  ---     0.889     R13C17A.C1 to    R13C17A.FCO SLICE_23
ROUTE         1     0.000    R13C17A.FCO to    R13C17B.FCI n2218
FCITOFCO_D  ---     0.162    R13C17B.FCI to    R13C17B.FCO SLICE_22
ROUTE         1     0.000    R13C17B.FCO to    R13C17C.FCI n2219
FCITOFCO_D  ---     0.162    R13C17C.FCI to    R13C17C.FCO SLICE_18
ROUTE         1     0.000    R13C17C.FCO to    R13C17D.FCI n2220
FCITOF1_DE  ---     0.643    R13C17D.FCI to     R13C17D.F1 SLICE_20
ROUTE         1     1.383     R13C17D.F1 to     R13C18C.A0 disp_number_6__N_106
CTOF_DEL    ---     0.495     R13C18C.A0 to     R13C18C.F0 SLICE_28
ROUTE         1     0.000     R13C18C.F0 to    R13C18C.DI0 disp_number_6__N_105 (to led_5__N_40)
                  --------
                    7.701   (42.8% logic, 57.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.452     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.452     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     2.419      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.495     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.967     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.495     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     1.041     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
                  --------
                   11.651   (26.0% logic, 74.0% route), 5 logic levels.

      Destination Clock Path clk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q1 SLICE_33
ROUTE        11     0.695     R14C18D.Q1 to     R14C17A.D1 mode_1
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 SLICE_60
ROUTE         8     2.804     R14C17A.F1 to    R13C18C.CLK led_5__N_40
                  --------
                    8.622   (24.1% logic, 75.9% route), 3 logic levels.


Error: The following path exceeds requirements by 10.069ns (weighted slack = -75.233ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state_1__I_10_i1  (from current_state_1__N_80 +)
   Destination:    FF         Data in        disp_number_6__I_34_i6  (to led_5__N_40 +)

   Delay:               7.635ns  (43.2% logic, 56.8% route), 7 logic levels.

 Constraint Details:

      7.635ns physical path delay SLICE_26 to SLICE_28 exceeds
      (delay constraint based on source clock period of 4.583ns and destination clock period of 5.686ns)
      0.761ns delay constraint less
      3.029ns skew and
      0.166ns DIN_SET requirement (totaling -2.434ns) by 10.069ns

 Physical Path Details:

      Data path SLICE_26 to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C17C.CLK to     R14C17C.Q0 SLICE_26 (from current_state_1__N_80)
ROUTE        12     1.058     R14C17C.Q0 to     R14C17C.B1 current_state_0
CTOF_DEL    ---     0.495     R14C17C.B1 to     R14C17C.F1 SLICE_26
ROUTE         1     1.896     R14C17C.F1 to     R13C17A.D1 n2
C1TOFCO_DE  ---     0.889     R13C17A.D1 to    R13C17A.FCO SLICE_23
ROUTE         1     0.000    R13C17A.FCO to    R13C17B.FCI n2218
FCITOFCO_D  ---     0.162    R13C17B.FCI to    R13C17B.FCO SLICE_22
ROUTE         1     0.000    R13C17B.FCO to    R13C17C.FCI n2219
FCITOFCO_D  ---     0.162    R13C17C.FCI to    R13C17C.FCO SLICE_18
ROUTE         1     0.000    R13C17C.FCO to    R13C17D.FCI n2220
FCITOF1_DE  ---     0.643    R13C17D.FCI to     R13C17D.F1 SLICE_20
ROUTE         1     1.383     R13C17D.F1 to     R13C18C.A0 disp_number_6__N_106
CTOF_DEL    ---     0.495     R13C18C.A0 to     R13C18C.F0 SLICE_28
ROUTE         1     0.000     R13C18C.F0 to    R13C18C.DI0 disp_number_6__N_105 (to led_5__N_40)
                  --------
                    7.635   (43.2% logic, 56.8% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.452     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.452     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     2.419      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.495     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.967     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.495     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     1.041     R14C16D.F1 to    R14C17C.CLK current_state_1__N_80
                  --------
                   11.651   (26.0% logic, 74.0% route), 5 logic levels.

      Destination Clock Path clk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q1 SLICE_33
ROUTE        11     0.695     R14C18D.Q1 to     R14C17A.D1 mode_1
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 SLICE_60
ROUTE         8     2.804     R14C17A.F1 to    R13C18C.CLK led_5__N_40
                  --------
                    8.622   (24.1% logic, 75.9% route), 3 logic levels.

Warning:  11.347MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_4"></A>Preference: FREQUENCY NET "current_state_1__N_80" 218.198000 MHz ;
            51 items scored, 44 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 4.205ns (weighted slack = -49.414ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mode_i0  (from clk_c +)
   Destination:    FF         Data in        current_state_1__I_10_i1  (to current_state_1__N_80 +)

   Delay:               8.050ns  (30.2% logic, 69.8% route), 5 logic levels.

 Constraint Details:

      8.050ns physical path delay SLICE_33 to SLICE_26 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 4.583ns)
      0.390ns delay constraint less
     -3.621ns skew and
      0.166ns DIN_SET requirement (totaling 3.845ns) by 4.205ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q0 SLICE_33 (from clk_c)
ROUTE        11     1.417     R14C18D.Q0 to     R13C18D.D1 mode_0
CTOF_DEL    ---     0.495     R13C18D.D1 to     R13C18D.F1 SLICE_32
ROUTE         7     1.567     R13C18D.F1 to      R9C18A.B0 n2617
CTOF_DEL    ---     0.495      R9C18A.B0 to      R9C18A.F0 SLICE_51
ROUTE         1     0.656      R9C18A.F0 to      R9C18A.A1 n2580
CTOF_DEL    ---     0.495      R9C18A.A1 to      R9C18A.F1 SLICE_51
ROUTE         1     1.978      R9C18A.F1 to     R14C17C.B0 current_state_1__N_69
CTOF_DEL    ---     0.495     R14C17C.B0 to     R14C17C.F0 SLICE_26
ROUTE         1     0.000     R14C17C.F0 to    R14C17C.DI0 current_state_1__N_68 (to current_state_1__N_80)
                  --------
                    8.050   (30.2% logic, 69.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q0 SLICE_33
ROUTE        11     0.677     R14C18D.Q0 to     R14C16B.D1 mode_0
CTOF_DEL    ---     0.495     R14C16B.D1 to     R14C16B.F1 SLICE_30
ROUTE         7     0.461     R14C16B.F1 to     R14C16D.C1 n2621
CTOF_DEL    ---     0.495     R14C16D.C1 to     R14C16D.F1 SLICE_57
ROUTE         2     1.041     R14C16D.F1 to    R14C17C.CLK current_state_1__N_80
                  --------
                    7.797   (33.0% logic, 67.0% route), 4 logic levels.


Error: The following path exceeds requirements by 4.144ns (weighted slack = -48.697ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mode_i0  (from clk_c +)
   Destination:    FF         Data in        current_state_1__I_10_i1  (to current_state_1__N_80 +)

   Delay:               7.989ns  (33.3% logic, 66.7% route), 5 logic levels.

 Constraint Details:

      7.989ns physical path delay SLICE_33 to SLICE_26 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 4.583ns)
      0.390ns delay constraint less
     -3.621ns skew and
      0.166ns DIN_SET requirement (totaling 3.845ns) by 4.144ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q0 SLICE_33 (from clk_c)
ROUTE        11     1.417     R14C18D.Q0 to     R13C18D.D1 mode_0
CTOF_DEL    ---     0.495     R13C18D.D1 to     R13C18D.F1 SLICE_32
ROUTE         7     1.189     R13C18D.F1 to      R9C18C.D1 n2617
CTOOFX_DEL  ---     0.721      R9C18C.D1 to    R9C18C.OFX0 i1799/SLICE_41
ROUTE         1     0.747    R9C18C.OFX0 to      R9C18A.C1 n2579
CTOF_DEL    ---     0.495      R9C18A.C1 to      R9C18A.F1 SLICE_51
ROUTE         1     1.978      R9C18A.F1 to     R14C17C.B0 current_state_1__N_69
CTOF_DEL    ---     0.495     R14C17C.B0 to     R14C17C.F0 SLICE_26
ROUTE         1     0.000     R14C17C.F0 to    R14C17C.DI0 current_state_1__N_68 (to current_state_1__N_80)
                  --------
                    7.989   (33.3% logic, 66.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q0 SLICE_33
ROUTE        11     0.677     R14C18D.Q0 to     R14C16B.D1 mode_0
CTOF_DEL    ---     0.495     R14C16B.D1 to     R14C16B.F1 SLICE_30
ROUTE         7     0.461     R14C16B.F1 to     R14C16D.C1 n2621
CTOF_DEL    ---     0.495     R14C16D.C1 to     R14C16D.F1 SLICE_57
ROUTE         2     1.041     R14C16D.F1 to    R14C17C.CLK current_state_1__N_80
                  --------
                    7.797   (33.0% logic, 67.0% route), 4 logic levels.


Error: The following path exceeds requirements by 3.808ns (weighted slack = -44.749ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mode_i1  (from clk_c +)
   Destination:    FF         Data in        current_state_1__I_10_i1  (to current_state_1__N_80 +)

   Delay:               7.653ns  (31.8% logic, 68.2% route), 5 logic levels.

 Constraint Details:

      7.653ns physical path delay SLICE_33 to SLICE_26 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 4.583ns)
      0.390ns delay constraint less
     -3.621ns skew and
      0.166ns DIN_SET requirement (totaling 3.845ns) by 3.808ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q1 SLICE_33 (from clk_c)
ROUTE        11     1.020     R14C18D.Q1 to     R13C18D.B1 mode_1
CTOF_DEL    ---     0.495     R13C18D.B1 to     R13C18D.F1 SLICE_32
ROUTE         7     1.567     R13C18D.F1 to      R9C18A.B0 n2617
CTOF_DEL    ---     0.495      R9C18A.B0 to      R9C18A.F0 SLICE_51
ROUTE         1     0.656      R9C18A.F0 to      R9C18A.A1 n2580
CTOF_DEL    ---     0.495      R9C18A.A1 to      R9C18A.F1 SLICE_51
ROUTE         1     1.978      R9C18A.F1 to     R14C17C.B0 current_state_1__N_69
CTOF_DEL    ---     0.495     R14C17C.B0 to     R14C17C.F0 SLICE_26
ROUTE         1     0.000     R14C17C.F0 to    R14C17C.DI0 current_state_1__N_68 (to current_state_1__N_80)
                  --------
                    7.653   (31.8% logic, 68.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q0 SLICE_33
ROUTE        11     0.677     R14C18D.Q0 to     R14C16B.D1 mode_0
CTOF_DEL    ---     0.495     R14C16B.D1 to     R14C16B.F1 SLICE_30
ROUTE         7     0.461     R14C16B.F1 to     R14C16D.C1 n2621
CTOF_DEL    ---     0.495     R14C16D.C1 to     R14C16D.F1 SLICE_57
ROUTE         2     1.041     R14C16D.F1 to    R14C17C.CLK current_state_1__N_80
                  --------
                    7.797   (33.0% logic, 67.0% route), 4 logic levels.


Error: The following path exceeds requirements by 3.747ns (weighted slack = -44.032ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mode_i1  (from clk_c +)
   Destination:    FF         Data in        current_state_1__I_10_i1  (to current_state_1__N_80 +)

   Delay:               7.592ns  (35.0% logic, 65.0% route), 5 logic levels.

 Constraint Details:

      7.592ns physical path delay SLICE_33 to SLICE_26 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 4.583ns)
      0.390ns delay constraint less
     -3.621ns skew and
      0.166ns DIN_SET requirement (totaling 3.845ns) by 3.747ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q1 SLICE_33 (from clk_c)
ROUTE        11     1.020     R14C18D.Q1 to     R13C18D.B1 mode_1
CTOF_DEL    ---     0.495     R13C18D.B1 to     R13C18D.F1 SLICE_32
ROUTE         7     1.189     R13C18D.F1 to      R9C18C.D1 n2617
CTOOFX_DEL  ---     0.721      R9C18C.D1 to    R9C18C.OFX0 i1799/SLICE_41
ROUTE         1     0.747    R9C18C.OFX0 to      R9C18A.C1 n2579
CTOF_DEL    ---     0.495      R9C18A.C1 to      R9C18A.F1 SLICE_51
ROUTE         1     1.978      R9C18A.F1 to     R14C17C.B0 current_state_1__N_69
CTOF_DEL    ---     0.495     R14C17C.B0 to     R14C17C.F0 SLICE_26
ROUTE         1     0.000     R14C17C.F0 to    R14C17C.DI0 current_state_1__N_68 (to current_state_1__N_80)
                  --------
                    7.592   (35.0% logic, 65.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q0 SLICE_33
ROUTE        11     0.677     R14C18D.Q0 to     R14C16B.D1 mode_0
CTOF_DEL    ---     0.495     R14C16B.D1 to     R14C16B.F1 SLICE_30
ROUTE         7     0.461     R14C16B.F1 to     R14C16D.C1 n2621
CTOF_DEL    ---     0.495     R14C16D.C1 to     R14C16D.F1 SLICE_57
ROUTE         2     1.041     R14C16D.F1 to    R14C17C.CLK current_state_1__N_80
                  --------
                    7.797   (33.0% logic, 67.0% route), 4 logic levels.


Error: The following path exceeds requirements by 3.559ns (weighted slack = -41.823ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mode_i2  (from clk_c +)
   Destination:    FF         Data in        current_state_1__I_10_i1  (to current_state_1__N_80 +)

   Delay:               7.404ns  (32.8% logic, 67.2% route), 5 logic levels.

 Constraint Details:

      7.404ns physical path delay SLICE_55 to SLICE_26 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 4.583ns)
      0.390ns delay constraint less
     -3.621ns skew and
      0.166ns DIN_SET requirement (totaling 3.845ns) by 3.559ns

 Physical Path Details:

      Data path SLICE_55 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C18C.CLK to     R14C18C.Q0 SLICE_55 (from clk_c)
ROUTE        11     0.771     R14C18C.Q0 to     R13C18D.C1 mode_2
CTOF_DEL    ---     0.495     R13C18D.C1 to     R13C18D.F1 SLICE_32
ROUTE         7     1.567     R13C18D.F1 to      R9C18A.B0 n2617
CTOF_DEL    ---     0.495      R9C18A.B0 to      R9C18A.F0 SLICE_51
ROUTE         1     0.656      R9C18A.F0 to      R9C18A.A1 n2580
CTOF_DEL    ---     0.495      R9C18A.A1 to      R9C18A.F1 SLICE_51
ROUTE         1     1.978      R9C18A.F1 to     R14C17C.B0 current_state_1__N_69
CTOF_DEL    ---     0.495     R14C17C.B0 to     R14C17C.F0 SLICE_26
ROUTE         1     0.000     R14C17C.F0 to    R14C17C.DI0 current_state_1__N_68 (to current_state_1__N_80)
                  --------
                    7.404   (32.8% logic, 67.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18C.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q0 SLICE_33
ROUTE        11     0.677     R14C18D.Q0 to     R14C16B.D1 mode_0
CTOF_DEL    ---     0.495     R14C16B.D1 to     R14C16B.F1 SLICE_30
ROUTE         7     0.461     R14C16B.F1 to     R14C16D.C1 n2621
CTOF_DEL    ---     0.495     R14C16D.C1 to     R14C16D.F1 SLICE_57
ROUTE         2     1.041     R14C16D.F1 to    R14C17C.CLK current_state_1__N_80
                  --------
                    7.797   (33.0% logic, 67.0% route), 4 logic levels.


Error: The following path exceeds requirements by 3.673ns (weighted slack = -41.461ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_seconds_main_688_689__i1  (from clk_1000ms +)
   Destination:    FF         Data in        current_state_1__I_10_i1  (to current_state_1__N_80 +)

   Delay:               5.928ns  (36.5% logic, 63.5% route), 4 logic levels.

 Constraint Details:

      5.928ns physical path delay SLICE_21 to SLICE_26 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 4.583ns)
      0.406ns delay constraint less
     -2.015ns skew and
      0.166ns DIN_SET requirement (totaling 2.255ns) by 3.673ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C17A.CLK to      R9C17A.Q1 SLICE_21 (from clk_1000ms)
ROUTE         8     1.040      R9C17A.Q1 to      R9C18C.B1 counter_seconds_main_0
CTOOFX_DEL  ---     0.721      R9C18C.B1 to    R9C18C.OFX0 i1799/SLICE_41
ROUTE         1     0.747    R9C18C.OFX0 to      R9C18A.C1 n2579
CTOF_DEL    ---     0.495      R9C18A.C1 to      R9C18A.F1 SLICE_51
ROUTE         1     1.978      R9C18A.F1 to     R14C17C.B0 current_state_1__N_69
CTOF_DEL    ---     0.495     R14C17C.B0 to     R14C17C.F0 SLICE_26
ROUTE         1     0.000     R14C17C.F0 to    R14C17C.DI0 current_state_1__N_68 (to current_state_1__N_80)
                  --------
                    5.928   (36.5% logic, 63.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.452     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     1.154      R8C14B.Q0 to     R9C17A.CLK clk_1000ms
                  --------
                    5.782   (27.4% logic, 72.6% route), 2 logic levels.

      Destination Clock Path clk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q0 SLICE_33
ROUTE        11     0.677     R14C18D.Q0 to     R14C16B.D1 mode_0
CTOF_DEL    ---     0.495     R14C16B.D1 to     R14C16B.F1 SLICE_30
ROUTE         7     0.461     R14C16B.F1 to     R14C16D.C1 n2621
CTOF_DEL    ---     0.495     R14C16D.C1 to     R14C16D.F1 SLICE_57
ROUTE         2     1.041     R14C16D.F1 to    R14C17C.CLK current_state_1__N_80
                  --------
                    7.797   (33.0% logic, 67.0% route), 4 logic levels.


Error: The following path exceeds requirements by 3.673ns (weighted slack = -41.461ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_seconds_main_688_689__i1  (from clk_1000ms +)
   Destination:    FF         Data in        current_state_1__I_10_i1  (to current_state_1__N_80 +)

   Delay:               5.928ns  (36.5% logic, 63.5% route), 4 logic levels.

 Constraint Details:

      5.928ns physical path delay SLICE_21 to SLICE_26 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 4.583ns)
      0.406ns delay constraint less
     -2.015ns skew and
      0.166ns DIN_SET requirement (totaling 2.255ns) by 3.673ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C17A.CLK to      R9C17A.Q1 SLICE_21 (from clk_1000ms)
ROUTE         8     1.040      R9C17A.Q1 to      R9C18C.B0 counter_seconds_main_0
CTOOFX_DEL  ---     0.721      R9C18C.B0 to    R9C18C.OFX0 i1799/SLICE_41
ROUTE         1     0.747    R9C18C.OFX0 to      R9C18A.C1 n2579
CTOF_DEL    ---     0.495      R9C18A.C1 to      R9C18A.F1 SLICE_51
ROUTE         1     1.978      R9C18A.F1 to     R14C17C.B0 current_state_1__N_69
CTOF_DEL    ---     0.495     R14C17C.B0 to     R14C17C.F0 SLICE_26
ROUTE         1     0.000     R14C17C.F0 to    R14C17C.DI0 current_state_1__N_68 (to current_state_1__N_80)
                  --------
                    5.928   (36.5% logic, 63.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.452     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     1.154      R8C14B.Q0 to     R9C17A.CLK clk_1000ms
                  --------
                    5.782   (27.4% logic, 72.6% route), 2 logic levels.

      Destination Clock Path clk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q0 SLICE_33
ROUTE        11     0.677     R14C18D.Q0 to     R14C16B.D1 mode_0
CTOF_DEL    ---     0.495     R14C16B.D1 to     R14C16B.F1 SLICE_30
ROUTE         7     0.461     R14C16B.F1 to     R14C16D.C1 n2621
CTOF_DEL    ---     0.495     R14C16D.C1 to     R14C16D.F1 SLICE_57
ROUTE         2     1.041     R14C16D.F1 to    R14C17C.CLK current_state_1__N_80
                  --------
                    7.797   (33.0% logic, 67.0% route), 4 logic levels.


Error: The following path exceeds requirements by 3.663ns (weighted slack = -41.349ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_seconds_main_688_689__i5  (from clk_1000ms +)
   Destination:    FF         Data in        current_state_1__I_10_i1  (to current_state_1__N_80 +)

   Delay:               5.918ns  (36.5% logic, 63.5% route), 4 logic levels.

 Constraint Details:

      5.918ns physical path delay SLICE_24 to SLICE_26 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 4.583ns)
      0.406ns delay constraint less
     -2.015ns skew and
      0.166ns DIN_SET requirement (totaling 2.255ns) by 3.663ns

 Physical Path Details:

      Data path SLICE_24 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C17C.CLK to      R9C17C.Q1 SLICE_24 (from clk_1000ms)
ROUTE        12     1.030      R9C17C.Q1 to      R9C18C.A1 counter_seconds_main_4
CTOOFX_DEL  ---     0.721      R9C18C.A1 to    R9C18C.OFX0 i1799/SLICE_41
ROUTE         1     0.747    R9C18C.OFX0 to      R9C18A.C1 n2579
CTOF_DEL    ---     0.495      R9C18A.C1 to      R9C18A.F1 SLICE_51
ROUTE         1     1.978      R9C18A.F1 to     R14C17C.B0 current_state_1__N_69
CTOF_DEL    ---     0.495     R14C17C.B0 to     R14C17C.F0 SLICE_26
ROUTE         1     0.000     R14C17C.F0 to    R14C17C.DI0 current_state_1__N_68 (to current_state_1__N_80)
                  --------
                    5.918   (36.5% logic, 63.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.452     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
                  --------
                    5.782   (27.4% logic, 72.6% route), 2 logic levels.

      Destination Clock Path clk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q0 SLICE_33
ROUTE        11     0.677     R14C18D.Q0 to     R14C16B.D1 mode_0
CTOF_DEL    ---     0.495     R14C16B.D1 to     R14C16B.F1 SLICE_30
ROUTE         7     0.461     R14C16B.F1 to     R14C16D.C1 n2621
CTOF_DEL    ---     0.495     R14C16D.C1 to     R14C16D.F1 SLICE_57
ROUTE         2     1.041     R14C16D.F1 to    R14C17C.CLK current_state_1__N_80
                  --------
                    7.797   (33.0% logic, 67.0% route), 4 logic levels.


Error: The following path exceeds requirements by 3.663ns (weighted slack = -41.349ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_seconds_main_688_689__i5  (from clk_1000ms +)
   Destination:    FF         Data in        current_state_1__I_10_i1  (to current_state_1__N_80 +)

   Delay:               5.918ns  (36.5% logic, 63.5% route), 4 logic levels.

 Constraint Details:

      5.918ns physical path delay SLICE_24 to SLICE_26 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 4.583ns)
      0.406ns delay constraint less
     -2.015ns skew and
      0.166ns DIN_SET requirement (totaling 2.255ns) by 3.663ns

 Physical Path Details:

      Data path SLICE_24 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C17C.CLK to      R9C17C.Q1 SLICE_24 (from clk_1000ms)
ROUTE        12     1.030      R9C17C.Q1 to      R9C18C.A0 counter_seconds_main_4
CTOOFX_DEL  ---     0.721      R9C18C.A0 to    R9C18C.OFX0 i1799/SLICE_41
ROUTE         1     0.747    R9C18C.OFX0 to      R9C18A.C1 n2579
CTOF_DEL    ---     0.495      R9C18A.C1 to      R9C18A.F1 SLICE_51
ROUTE         1     1.978      R9C18A.F1 to     R14C17C.B0 current_state_1__N_69
CTOF_DEL    ---     0.495     R14C17C.B0 to     R14C17C.F0 SLICE_26
ROUTE         1     0.000     R14C17C.F0 to    R14C17C.DI0 current_state_1__N_68 (to current_state_1__N_80)
                  --------
                    5.918   (36.5% logic, 63.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.452     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     1.154      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
                  --------
                    5.782   (27.4% logic, 72.6% route), 2 logic levels.

      Destination Clock Path clk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q0 SLICE_33
ROUTE        11     0.677     R14C18D.Q0 to     R14C16B.D1 mode_0
CTOF_DEL    ---     0.495     R14C16B.D1 to     R14C16B.F1 SLICE_30
ROUTE         7     0.461     R14C16B.F1 to     R14C16D.C1 n2621
CTOF_DEL    ---     0.495     R14C16D.C1 to     R14C16D.F1 SLICE_57
ROUTE         2     1.041     R14C16D.F1 to    R14C17C.CLK current_state_1__N_80
                  --------
                    7.797   (33.0% logic, 67.0% route), 4 logic levels.


Error: The following path exceeds requirements by 3.498ns (weighted slack = -41.106ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mode_i2  (from clk_c +)
   Destination:    FF         Data in        current_state_1__I_10_i1  (to current_state_1__N_80 +)

   Delay:               7.343ns  (36.2% logic, 63.8% route), 5 logic levels.

 Constraint Details:

      7.343ns physical path delay SLICE_55 to SLICE_26 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 4.583ns)
      0.390ns delay constraint less
     -3.621ns skew and
      0.166ns DIN_SET requirement (totaling 3.845ns) by 3.498ns

 Physical Path Details:

      Data path SLICE_55 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C18C.CLK to     R14C18C.Q0 SLICE_55 (from clk_c)
ROUTE        11     0.771     R14C18C.Q0 to     R13C18D.C1 mode_2
CTOF_DEL    ---     0.495     R13C18D.C1 to     R13C18D.F1 SLICE_32
ROUTE         7     1.189     R13C18D.F1 to      R9C18C.D1 n2617
CTOOFX_DEL  ---     0.721      R9C18C.D1 to    R9C18C.OFX0 i1799/SLICE_41
ROUTE         1     0.747    R9C18C.OFX0 to      R9C18A.C1 n2579
CTOF_DEL    ---     0.495      R9C18A.C1 to      R9C18A.F1 SLICE_51
ROUTE         1     1.978      R9C18A.F1 to     R14C17C.B0 current_state_1__N_69
CTOF_DEL    ---     0.495     R14C17C.B0 to     R14C17C.F0 SLICE_26
ROUTE         1     0.000     R14C17C.F0 to    R14C17C.DI0 current_state_1__N_68 (to current_state_1__N_80)
                  --------
                    7.343   (36.2% logic, 63.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18C.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q0 SLICE_33
ROUTE        11     0.677     R14C18D.Q0 to     R14C16B.D1 mode_0
CTOF_DEL    ---     0.495     R14C16B.D1 to     R14C16B.F1 SLICE_30
ROUTE         7     0.461     R14C16B.F1 to     R14C16D.C1 n2621
CTOF_DEL    ---     0.495     R14C16D.C1 to     R14C16D.F1 SLICE_57
ROUTE         2     1.041     R14C16D.F1 to    R14C17C.CLK current_state_1__N_80
                  --------
                    7.797   (33.0% logic, 67.0% route), 4 logic levels.

Warning:  18.520MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_5"></A>Preference: FREQUENCY NET "column_c_derived_3" 399.840000 MHz ;
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.001ns
         The internal maximum frequency of the following component is 400.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    SLICE      CLK            SLICE_35

   Delay:               2.500ns -- based on Minimum Pulse Width


Passed: The following path meets requirements by 1.623ns (weighted slack = 5.523ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mode_i1  (from clk_c +)
   Destination:    FF         Data in        mode_2__I_0_i2  (to column_c_derived_3 +)

   Delay:               2.232ns  (20.3% logic, 79.7% route), 1 logic levels.

 Constraint Details:

      2.232ns physical path delay SLICE_33 to SLICE_35 meets
      (delay constraint based on source clock period of 4.193ns and destination clock period of 2.501ns)
      0.735ns delay constraint less
     -3.468ns skew and
      0.348ns M_SET requirement (totaling 3.855ns) by 1.623ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q1 SLICE_33 (from clk_c)
ROUTE        11     1.780     R14C18D.Q1 to     R14C18B.M1 mode_1 (to column_c_derived_3)
                  --------
                    2.232   (20.3% logic, 79.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q0 SLICE_33
ROUTE        11     0.651     R14C18D.Q0 to     R14C18A.D0 mode_0
CTOF_DEL    ---     0.495     R14C18A.D0 to     R14C18A.F0 SLICE_54
ROUTE         2     0.756     R14C18A.F0 to     R14C18C.C1 n5
CTOF_DEL    ---     0.495     R14C18C.C1 to     R14C18C.F1 SLICE_55
ROUTE         2     0.619     R14C18C.F1 to    R14C18B.CLK column_c_derived_3
                  --------
                    7.644   (33.7% logic, 66.3% route), 4 logic levels.


Passed: The following path meets requirements by 2.216ns (weighted slack = 7.540ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mode_i2  (from clk_c +)
   Destination:    FF         Data in        mode_2__I_0_i3  (to column_c_derived_3 +)

   Delay:               2.489ns  (18.2% logic, 81.8% route), 1 logic levels.

 Constraint Details:

      2.489ns physical path delay SLICE_55 to SLICE_36 meets
      (delay constraint based on source clock period of 4.193ns and destination clock period of 2.501ns)
      0.735ns delay constraint less
     -4.318ns skew and
      0.348ns M_SET requirement (totaling 4.705ns) by 2.216ns

 Physical Path Details:

      Data path SLICE_55 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C18C.CLK to     R14C18C.Q0 SLICE_55 (from clk_c)
ROUTE        11     2.037     R14C18C.Q0 to      R8C16A.M0 mode_2 (to column_c_derived_3)
                  --------
                    2.489   (18.2% logic, 81.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18C.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q0 SLICE_33
ROUTE        11     0.651     R14C18D.Q0 to     R14C18A.D0 mode_0
CTOF_DEL    ---     0.495     R14C18A.D0 to     R14C18A.F0 SLICE_54
ROUTE         2     0.756     R14C18A.F0 to     R14C18C.C1 n5
CTOF_DEL    ---     0.495     R14C18C.C1 to     R14C18C.F1 SLICE_55
ROUTE         2     1.469     R14C18C.F1 to     R8C16A.CLK column_c_derived_3
                  --------
                    8.494   (30.3% logic, 69.7% route), 4 logic levels.


Passed: The following path meets requirements by 2.810ns (weighted slack = 9.562ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mode_i0  (from clk_c +)
   Destination:    FF         Data in        mode_2__I_0_i1  (to column_c_derived_3 +)

   Delay:               1.045ns  (43.3% logic, 56.7% route), 1 logic levels.

 Constraint Details:

      1.045ns physical path delay SLICE_33 to SLICE_35 meets
      (delay constraint based on source clock period of 4.193ns and destination clock period of 2.501ns)
      0.735ns delay constraint less
     -3.468ns skew and
      0.348ns M_SET requirement (totaling 3.855ns) by 2.810ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q0 SLICE_33 (from clk_c)
ROUTE        11     0.593     R14C18D.Q0 to     R14C18B.M0 mode_0 (to column_c_derived_3)
                  --------
                    1.045   (43.3% logic, 56.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        16     3.044       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q0 SLICE_33
ROUTE        11     0.651     R14C18D.Q0 to     R14C18A.D0 mode_0
CTOF_DEL    ---     0.495     R14C18A.D0 to     R14C18A.F0 SLICE_54
ROUTE         2     0.756     R14C18A.F0 to     R14C18C.C1 n5
CTOF_DEL    ---     0.495     R14C18C.C1 to     R14C18C.F1 SLICE_55
ROUTE         2     0.619     R14C18C.F1 to    R14C18B.CLK column_c_derived_3
                  --------
                    7.644   (33.7% logic, 66.3% route), 4 logic levels.

Report:  400.000MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 238.493000 MHz ;  |  238.493 MHz|  107.388 MHz|   5 *
                                        |             |             |
FREQUENCY NET "clk_1000ms" 399.840000   |             |             |
MHz ;                                   |  399.840 MHz|  277.778 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"seven_segment_disp_right_6__N_20"      |             |             |
99.364000 MHz ;                         |   99.364 MHz|    2.884 MHz|  10 *
                                        |             |             |
FREQUENCY NET "led_5__N_40" 175.871000  |             |             |
MHz ;                                   |  175.871 MHz|   11.347 MHz|   5 *
                                        |             |             |
FREQUENCY NET "current_state_1__N_80"   |             |             |
218.198000 MHz ;                        |  218.198 MHz|   18.520 MHz|   5 *
                                        |             |             |
FREQUENCY NET "column_c_derived_3"      |             |             |
399.840000 MHz ;                        |  399.840 MHz|  400.000 MHz|   0  
                                        |             |             |
----------------------------------------------------------------------------


5 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2691">n2691</a>                                   |       5|    2621|     56.32%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2213">n2213</a>                                   |       1|    2097|     45.06%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=seven_segment_disp_right_6__N_20">seven_segment_disp_right_6__N_20</a>        |       5|    1943|     41.75%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2613">n2613</a>                                   |       5|    1715|     36.85%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n22">n22</a>                                     |       2|    1486|     31.93%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ones_place_5">ones_place_5</a>                            |       9|    1297|     27.87%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2212">n2212</a>                                   |       1|    1291|     27.74%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=seven_segment_disp_right_6__N_18">seven_segment_disp_right_6__N_18</a>        |       1|    1267|     27.22%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2619">n2619</a>                                   |       4|    1258|     27.03%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=tens_place_1_N_98_1">tens_place_1_N_98_1</a>                     |       7|    1240|     26.64%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n4_adj_3">n4_adj_3</a>                                |       4|    1031|     22.15%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=seven_segment_disp_right_6__N_19">seven_segment_disp_right_6__N_19</a>        |       1|     954|     20.50%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=seven_segment_disp_right_6__N_1">seven_segment_disp_right_6__N_1</a>         |       1|     933|     20.05%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=disp_number_4">disp_number_4</a>                           |       7|     825|     17.73%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=disp_number_3">disp_number_3</a>                           |       6|     805|     17.30%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2606">n2606</a>                                   |       1|     779|     16.74%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=disp_number_2">disp_number_2</a>                           |       6|     759|     16.31%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ones_place_6">ones_place_6</a>                            |       4|     707|     15.19%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2214">n2214</a>                                   |       1|     707|     15.19%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2609">n2609</a>                                   |       4|     678|     14.57%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=seven_segment_disp_right_6__N_17">seven_segment_disp_right_6__N_17</a>        |       1|     641|     13.77%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ones_place_4">ones_place_4</a>                            |       4|     638|     13.71%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ones_place_3">ones_place_3</a>                            |       8|     626|     13.45%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=disp_number_1">disp_number_1</a>                           |       5|     623|     13.39%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2692">n2692</a>                                   |       3|     614|     13.19%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2626">n2626</a>                                   |       1|     574|     12.33%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ones_place_2">ones_place_2</a>                            |      11|     572|     12.29%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=disp_number_5">disp_number_5</a>                           |       6|     562|     12.08%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=disp_number_6">disp_number_6</a>                           |       6|     522|     11.22%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 6 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 16
   Covered under: FREQUENCY NET "clk_c" 238.493000 MHz ;

Clock Domain: column_c_derived_3   Source: SLICE_55.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "column_c_derived_3" 399.840000 MHz ;   Transfers: 3

Clock Domain: current_state_1__N_80   Source: SLICE_57.F1   Loads: 2
   Covered under: FREQUENCY NET "current_state_1__N_80" 218.198000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "current_state_1__N_80" 218.198000 MHz ;   Transfers: 3

   Clock Domain: clk_1000ms   Source: SLICE_25.Q0
      Covered under: FREQUENCY NET "current_state_1__N_80" 218.198000 MHz ;   Transfers: 5

Clock Domain: led_5__N_40   Source: SLICE_60.F1   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "led_5__N_40" 175.871000 MHz ;   Transfers: 3

   Clock Domain: current_state_1__N_80   Source: SLICE_57.F1
      Covered under: FREQUENCY NET "led_5__N_40" 175.871000 MHz ;   Transfers: 2

   Clock Domain: clk_1000ms   Source: SLICE_25.Q0
      Covered under: FREQUENCY NET "led_5__N_40" 175.871000 MHz ;   Transfers: 5

Clock Domain: clk_1000ms   Source: SLICE_25.Q0   Loads: 3
   Covered under: FREQUENCY NET "clk_1000ms" 399.840000 MHz ;

Clock Domain: seven_segment_disp_right_6__N_20   Source: SLICE_66.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: led_5__N_40   Source: SLICE_60.F1
      Covered under: FREQUENCY NET "seven_segment_disp_right_6__N_20" 99.364000 MHz ;   Transfers: 7


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 4654  Score: 1084988432
Cumulative negative slack: 1084988432

Constraints cover 6666 paths, 13 nets, and 453 connections (85.47% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.0.111.2</big></U></B>
Wed Dec 09 21:42:51 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o lab3_impl1.twr -gui -msgset C:/Users/70735/Desktop/lab3/promote.xml lab3_impl1.ncd lab3_impl1.prf 
Design file:     lab3_impl1.ncd
Preference file: lab3_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_c" 238.493000 MHz (0 errors)</A></LI>            636 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "clk_1000ms" 399.840000 MHz (0 errors)</A></LI>            30 items scored, 0 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_2' Target='right'><FONT COLOR=red>FREQUENCY NET "seven_segment_disp_right_6__N_20" 99.364000 MHz (4096 errors)</FONT></A></LI>
</FONT>            4096 items scored, 4096 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_3' Target='right'><FONT COLOR=red>FREQUENCY NET "led_5__N_40" 175.871000 MHz (208 errors)</FONT></A></LI>
</FONT>            208 items scored, 208 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_4' Target='right'><FONT COLOR=red>FREQUENCY NET "current_state_1__N_80" 218.198000 MHz (50 errors)</FONT></A></LI>
</FONT>            51 items scored, 50 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_5' Target='right'><FONT COLOR=red>FREQUENCY NET "column_c_derived_3" 399.840000 MHz (3 errors)</FONT></A></LI>
</FONT>            3 items scored, 3 timing errors detected.

3 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_c" 238.493000 MHz ;
            636 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_1s_686__i11  (from clk_c +)
   Destination:    FF         Data in        cnt_1s_686__i11  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C14C.CLK to      R7C14C.Q0 SLICE_10 (from clk_c)
ROUTE         2     0.132      R7C14C.Q0 to      R7C14C.A0 cnt_1s_11
CTOF_DEL    ---     0.101      R7C14C.A0 to      R7C14C.F0 SLICE_10
ROUTE         1     0.000      R7C14C.F0 to     R7C14C.DI0 n114 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.116       C1.PADDI to     R7C14C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.116       C1.PADDI to     R7C14C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_1s_686__i12  (from clk_c +)
   Destination:    FF         Data in        cnt_1s_686__i12  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C14C.CLK to      R7C14C.Q1 SLICE_10 (from clk_c)
ROUTE         2     0.132      R7C14C.Q1 to      R7C14C.A1 cnt_1s_12
CTOF_DEL    ---     0.101      R7C14C.A1 to      R7C14C.F1 SLICE_10
ROUTE         1     0.000      R7C14C.F1 to     R7C14C.DI1 n113 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.116       C1.PADDI to     R7C14C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.116       C1.PADDI to     R7C14C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_1s_686__i9  (from clk_c +)
   Destination:    FF         Data in        cnt_1s_686__i9  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C14B.CLK to      R7C14B.Q0 SLICE_11 (from clk_c)
ROUTE         2     0.132      R7C14B.Q0 to      R7C14B.A0 cnt_1s_9
CTOF_DEL    ---     0.101      R7C14B.A0 to      R7C14B.F0 SLICE_11
ROUTE         1     0.000      R7C14B.F0 to     R7C14B.DI0 n116 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.116       C1.PADDI to     R7C14B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.116       C1.PADDI to     R7C14B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_1s_686__i10  (from clk_c +)
   Destination:    FF         Data in        cnt_1s_686__i10  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C14B.CLK to      R7C14B.Q1 SLICE_11 (from clk_c)
ROUTE         2     0.132      R7C14B.Q1 to      R7C14B.A1 cnt_1s_10
CTOF_DEL    ---     0.101      R7C14B.A1 to      R7C14B.F1 SLICE_11
ROUTE         1     0.000      R7C14B.F1 to     R7C14B.DI1 n115 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.116       C1.PADDI to     R7C14B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.116       C1.PADDI to     R7C14B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_1s_686__i8  (from clk_c +)
   Destination:    FF         Data in        cnt_1s_686__i8  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C14A.CLK to      R7C14A.Q1 SLICE_12 (from clk_c)
ROUTE         2     0.132      R7C14A.Q1 to      R7C14A.A1 cnt_1s_8
CTOF_DEL    ---     0.101      R7C14A.A1 to      R7C14A.F1 SLICE_12
ROUTE         1     0.000      R7C14A.F1 to     R7C14A.DI1 n117 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.116       C1.PADDI to     R7C14A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.116       C1.PADDI to     R7C14A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_1s_686__i7  (from clk_c +)
   Destination:    FF         Data in        cnt_1s_686__i7  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C14A.CLK to      R7C14A.Q0 SLICE_12 (from clk_c)
ROUTE         2     0.132      R7C14A.Q0 to      R7C14A.A0 cnt_1s_7
CTOF_DEL    ---     0.101      R7C14A.A0 to      R7C14A.F0 SLICE_12
ROUTE         1     0.000      R7C14A.F0 to     R7C14A.DI0 n118 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.116       C1.PADDI to     R7C14A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.116       C1.PADDI to     R7C14A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_1s_686__i6  (from clk_c +)
   Destination:    FF         Data in        cnt_1s_686__i6  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C13D.CLK to      R7C13D.Q1 SLICE_13 (from clk_c)
ROUTE         2     0.132      R7C13D.Q1 to      R7C13D.A1 cnt_1s_6
CTOF_DEL    ---     0.101      R7C13D.A1 to      R7C13D.F1 SLICE_13
ROUTE         1     0.000      R7C13D.F1 to     R7C13D.DI1 n119 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.116       C1.PADDI to     R7C13D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.116       C1.PADDI to     R7C13D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_1s_686__i5  (from clk_c +)
   Destination:    FF         Data in        cnt_1s_686__i5  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C13D.CLK to      R7C13D.Q0 SLICE_13 (from clk_c)
ROUTE         2     0.132      R7C13D.Q0 to      R7C13D.A0 cnt_1s_5
CTOF_DEL    ---     0.101      R7C13D.A0 to      R7C13D.F0 SLICE_13
ROUTE         1     0.000      R7C13D.F0 to     R7C13D.DI0 n120 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.116       C1.PADDI to     R7C13D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.116       C1.PADDI to     R7C13D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_1s_686__i4  (from clk_c +)
   Destination:    FF         Data in        cnt_1s_686__i4  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C13C.CLK to      R7C13C.Q1 SLICE_14 (from clk_c)
ROUTE         2     0.132      R7C13C.Q1 to      R7C13C.A1 cnt_1s_4
CTOF_DEL    ---     0.101      R7C13C.A1 to      R7C13C.F1 SLICE_14
ROUTE         1     0.000      R7C13C.F1 to     R7C13C.DI1 n121 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.116       C1.PADDI to     R7C13C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.116       C1.PADDI to     R7C13C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_1s_686__i3  (from clk_c +)
   Destination:    FF         Data in        cnt_1s_686__i3  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C13C.CLK to      R7C13C.Q0 SLICE_14 (from clk_c)
ROUTE         2     0.132      R7C13C.Q0 to      R7C13C.A0 cnt_1s_3
CTOF_DEL    ---     0.101      R7C13C.A0 to      R7C13C.F0 SLICE_14
ROUTE         1     0.000      R7C13C.F0 to     R7C13C.DI0 n122 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.116       C1.PADDI to     R7C13C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.116       C1.PADDI to     R7C13C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "clk_1000ms" 399.840000 MHz ;
            30 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_seconds_main_688_689__i2  (from clk_1000ms +)
   Destination:    FF         Data in        counter_seconds_main_688_689__i2  (to clk_1000ms +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay SLICE_17 to SLICE_17 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C17B.CLK to      R9C17B.Q0 SLICE_17 (from clk_1000ms)
ROUTE        13     0.134      R9C17B.Q0 to      R9C17B.A0 counter_seconds_main_1
CTOF_DEL    ---     0.101      R9C17B.A0 to      R9C17B.F0 SLICE_17
ROUTE         1     0.000      R9C17B.F0 to     R9C17B.DI0 n29 (to clk_1000ms)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_25 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.368      R8C14B.Q0 to     R9C17B.CLK clk_1000ms
                  --------
                    0.368   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_25 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.368      R8C14B.Q0 to     R9C17B.CLK clk_1000ms
                  --------
                    0.368   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_seconds_main_688_689__i4  (from clk_1000ms +)
   Destination:    FF         Data in        counter_seconds_main_688_689__i4  (to clk_1000ms +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay SLICE_24 to SLICE_24 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path SLICE_24 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C17C.CLK to      R9C17C.Q0 SLICE_24 (from clk_1000ms)
ROUTE        11     0.134      R9C17C.Q0 to      R9C17C.A0 counter_seconds_main_3
CTOF_DEL    ---     0.101      R9C17C.A0 to      R9C17C.F0 SLICE_24
ROUTE         1     0.000      R9C17C.F0 to     R9C17C.DI0 n27_adj_5 (to clk_1000ms)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_25 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
                  --------
                    0.368   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_25 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
                  --------
                    0.368   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_seconds_main_688_689__i3  (from clk_1000ms +)
   Destination:    FF         Data in        counter_seconds_main_688_689__i3  (to clk_1000ms +)

   Delay:               0.369ns  (63.4% logic, 36.6% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay SLICE_17 to SLICE_17 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.382ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C17B.CLK to      R9C17B.Q1 SLICE_17 (from clk_1000ms)
ROUTE        10     0.135      R9C17B.Q1 to      R9C17B.A1 counter_seconds_main_2
CTOF_DEL    ---     0.101      R9C17B.A1 to      R9C17B.F1 SLICE_17
ROUTE         1     0.000      R9C17B.F1 to     R9C17B.DI1 n28 (to clk_1000ms)
                  --------
                    0.369   (63.4% logic, 36.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_25 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.368      R8C14B.Q0 to     R9C17B.CLK clk_1000ms
                  --------
                    0.368   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_25 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.368      R8C14B.Q0 to     R9C17B.CLK clk_1000ms
                  --------
                    0.368   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_seconds_main_688_689__i1  (from clk_1000ms +)
   Destination:    FF         Data in        counter_seconds_main_688_689__i1  (to clk_1000ms +)

   Delay:               0.369ns  (63.4% logic, 36.6% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay SLICE_21 to SLICE_21 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.382ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C17A.CLK to      R9C17A.Q1 SLICE_21 (from clk_1000ms)
ROUTE         8     0.135      R9C17A.Q1 to      R9C17A.A1 counter_seconds_main_0
CTOF_DEL    ---     0.101      R9C17A.A1 to      R9C17A.F1 SLICE_21
ROUTE         1     0.000      R9C17A.F1 to     R9C17A.DI1 n30 (to clk_1000ms)
                  --------
                    0.369   (63.4% logic, 36.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_25 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.368      R8C14B.Q0 to     R9C17A.CLK clk_1000ms
                  --------
                    0.368   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_25 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.368      R8C14B.Q0 to     R9C17A.CLK clk_1000ms
                  --------
                    0.368   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.383ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_seconds_main_688_689__i5  (from clk_1000ms +)
   Destination:    FF         Data in        counter_seconds_main_688_689__i5  (to clk_1000ms +)

   Delay:               0.370ns  (63.2% logic, 36.8% route), 2 logic levels.

 Constraint Details:

      0.370ns physical path delay SLICE_24 to SLICE_24 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.383ns

 Physical Path Details:

      Data path SLICE_24 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C17C.CLK to      R9C17C.Q1 SLICE_24 (from clk_1000ms)
ROUTE        12     0.136      R9C17C.Q1 to      R9C17C.A1 counter_seconds_main_4
CTOF_DEL    ---     0.101      R9C17C.A1 to      R9C17C.F1 SLICE_24
ROUTE         1     0.000      R9C17C.F1 to     R9C17C.DI1 n26 (to clk_1000ms)
                  --------
                    0.370   (63.2% logic, 36.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_25 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
                  --------
                    0.368   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_25 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
                  --------
                    0.368   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.505ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_seconds_main_688_689__i2  (from clk_1000ms +)
   Destination:    FF         Data in        counter_seconds_main_688_689__i3  (to clk_1000ms +)

   Delay:               0.492ns  (72.8% logic, 27.2% route), 2 logic levels.

 Constraint Details:

      0.492ns physical path delay SLICE_17 to SLICE_17 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.505ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C17B.CLK to      R9C17B.Q0 SLICE_17 (from clk_1000ms)
ROUTE        13     0.134      R9C17B.Q0 to      R9C17B.A0 counter_seconds_main_1
CTOF1_DEL   ---     0.225      R9C17B.A0 to      R9C17B.F1 SLICE_17
ROUTE         1     0.000      R9C17B.F1 to     R9C17B.DI1 n28 (to clk_1000ms)
                  --------
                    0.492   (72.8% logic, 27.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_25 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.368      R8C14B.Q0 to     R9C17B.CLK clk_1000ms
                  --------
                    0.368   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_25 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.368      R8C14B.Q0 to     R9C17B.CLK clk_1000ms
                  --------
                    0.368   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.505ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_seconds_main_688_689__i4  (from clk_1000ms +)
   Destination:    FF         Data in        counter_seconds_main_688_689__i5  (to clk_1000ms +)

   Delay:               0.492ns  (72.8% logic, 27.2% route), 2 logic levels.

 Constraint Details:

      0.492ns physical path delay SLICE_24 to SLICE_24 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.505ns

 Physical Path Details:

      Data path SLICE_24 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C17C.CLK to      R9C17C.Q0 SLICE_24 (from clk_1000ms)
ROUTE        11     0.134      R9C17C.Q0 to      R9C17C.A0 counter_seconds_main_3
CTOF1_DEL   ---     0.225      R9C17C.A0 to      R9C17C.F1 SLICE_24
ROUTE         1     0.000      R9C17C.F1 to     R9C17C.DI1 n26 (to clk_1000ms)
                  --------
                    0.492   (72.8% logic, 27.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_25 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
                  --------
                    0.368   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_25 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
                  --------
                    0.368   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.581ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_seconds_main_688_689__i3  (from clk_1000ms +)
   Destination:    FF         Data in        counter_seconds_main_688_689__i3  (to clk_1000ms +)
                   FF                        counter_seconds_main_688_689__i2

   Delay:               0.524ns  (44.7% logic, 55.3% route), 2 logic levels.

 Constraint Details:

      0.524ns physical path delay SLICE_17 to SLICE_17 meets
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.057ns) by 0.581ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C17B.CLK to      R9C17B.Q1 SLICE_17 (from clk_1000ms)
ROUTE        10     0.138      R9C17B.Q1 to      R9C17D.D0 counter_seconds_main_2
CTOF_DEL    ---     0.101      R9C17D.D0 to      R9C17D.F0 SLICE_58
ROUTE         3     0.152      R9C17D.F0 to     R9C17B.LSR n1817 (to clk_1000ms)
                  --------
                    0.524   (44.7% logic, 55.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_25 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.368      R8C14B.Q0 to     R9C17B.CLK clk_1000ms
                  --------
                    0.368   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_25 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.368      R8C14B.Q0 to     R9C17B.CLK clk_1000ms
                  --------
                    0.368   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.581ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_seconds_main_688_689__i3  (from clk_1000ms +)
   Destination:    FF         Data in        counter_seconds_main_688_689__i1  (to clk_1000ms +)

   Delay:               0.524ns  (44.7% logic, 55.3% route), 2 logic levels.

 Constraint Details:

      0.524ns physical path delay SLICE_17 to SLICE_21 meets
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.057ns) by 0.581ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C17B.CLK to      R9C17B.Q1 SLICE_17 (from clk_1000ms)
ROUTE        10     0.138      R9C17B.Q1 to      R9C17D.D0 counter_seconds_main_2
CTOF_DEL    ---     0.101      R9C17D.D0 to      R9C17D.F0 SLICE_58
ROUTE         3     0.152      R9C17D.F0 to     R9C17A.LSR n1817 (to clk_1000ms)
                  --------
                    0.524   (44.7% logic, 55.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_25 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.368      R8C14B.Q0 to     R9C17B.CLK clk_1000ms
                  --------
                    0.368   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_25 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.368      R8C14B.Q0 to     R9C17A.CLK clk_1000ms
                  --------
                    0.368   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.581ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_seconds_main_688_689__i3  (from clk_1000ms +)
   Destination:    FF         Data in        counter_seconds_main_688_689__i5  (to clk_1000ms +)
                   FF                        counter_seconds_main_688_689__i4

   Delay:               0.524ns  (44.7% logic, 55.3% route), 2 logic levels.

 Constraint Details:

      0.524ns physical path delay SLICE_17 to SLICE_24 meets
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.057ns) by 0.581ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C17B.CLK to      R9C17B.Q1 SLICE_17 (from clk_1000ms)
ROUTE        10     0.138      R9C17B.Q1 to      R9C17D.D0 counter_seconds_main_2
CTOF_DEL    ---     0.101      R9C17D.D0 to      R9C17D.F0 SLICE_58
ROUTE         3     0.152      R9C17D.F0 to     R9C17C.LSR n1817 (to clk_1000ms)
                  --------
                    0.524   (44.7% logic, 55.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_25 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.368      R8C14B.Q0 to     R9C17B.CLK clk_1000ms
                  --------
                    0.368   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_25 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
                  --------
                    0.368   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "seven_segment_disp_right_6__N_20" 99.364000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 5.704ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              disp_number_6__I_34_i1  (from led_5__N_40 +)
   Destination:    FF         Data in        seven_segment_disp_right_6__I_0_i5  (to seven_segment_disp_right_6__N_20 +)

   Delay:               0.465ns  (50.3% logic, 49.7% route), 2 logic levels.

 Constraint Details:

      0.465ns physical path delay SLICE_27 to SLICE_39 exceeds
      (delay constraint based on source clock period of 5.686ns and destination clock period of 10.064ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -6.182ns skew requirement (totaling 6.169ns) by 5.704ns

 Physical Path Details:

      Data path SLICE_27 to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C14B.CLK to     R13C14B.Q0 SLICE_27 (from led_5__N_40)
ROUTE        11     0.231     R13C14B.Q0 to     R13C13A.B0 disp_number_0
CTOF_DEL    ---     0.101     R13C13A.B0 to     R13C13A.F0 SLICE_39
ROUTE         1     0.000     R13C13A.F0 to    R13C13A.DI0 seven_segment_disp_right_6__N_15 (to seven_segment_disp_right_6__N_20)
                  --------
                    0.465   (50.3% logic, 49.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.154    R14C18D.CLK to     R14C18D.Q1 SLICE_33
ROUTE        11     0.236     R14C18D.Q1 to     R14C17A.D1 mode_1
CTOF_DEL    ---     0.177     R14C17A.D1 to     R14C17A.F1 SLICE_60
ROUTE         8     0.897     R14C17A.F1 to    R13C14B.CLK led_5__N_40
                  --------
                    3.029   (25.8% logic, 74.2% route), 3 logic levels.

      Destination Clock Path clk to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.154     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.154     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     0.856      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.177     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.319     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.177     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     0.361     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
REG_DEL     ---     0.154    R14C17D.CLK to     R14C17D.Q0 SLICE_29
ROUTE        14     0.275     R14C17D.Q0 to     R14C17A.C1 led_5__N_26
CTOF_DEL    ---     0.177     R14C17A.C1 to     R14C17A.F1 SLICE_60
ROUTE         8     0.897     R14C17A.F1 to    R13C14B.CLK led_5__N_40
REG_DEL     ---     0.154    R13C14B.CLK to     R13C14B.Q1 SLICE_27
ROUTE         5     0.344     R13C14B.Q1 to     R13C16A.B1 disp_number_1
CTOF_DEL    ---     0.177     R13C16A.B1 to     R13C16A.F1 SLICE_50
ROUTE         4     0.240     R13C16A.F1 to     R13C16C.A1 n2619
CTOF_DEL    ---     0.177     R13C16C.A1 to     R13C16C.F1 SLICE_61
ROUTE         5     0.436     R13C16C.F1 to     R13C15B.C0 n2613
C0TOFCO_DE  ---     0.321     R13C15B.C0 to    R13C15B.FCO SLICE_2
ROUTE         1     0.000    R13C15B.FCO to    R13C15C.FCI n2213
FCITOF1_DE  ---     0.202    R13C15C.FCI to     R13C15C.F1 SLICE_1
ROUTE         9     0.354     R13C15C.F1 to     R14C15A.A0 ones_place_5
CTOOFX_DEL  ---     0.272     R14C15A.A0 to   R14C15A.OFX0 i1807/SLICE_44
ROUTE         2     0.268   R14C15A.OFX0 to     R12C15A.C0 n22
CTOF_DEL    ---     0.177     R12C15A.C0 to     R12C15A.F0 SLICE_66
ROUTE         5     0.455     R12C15A.F0 to    R13C13A.CLK seven_segment_disp_right_6__N_20
                  --------
                    9.211   (31.7% logic, 68.3% route), 14 logic levels.


Error: The following path exceeds requirements by 5.451ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              disp_number_6__I_34_i1  (from led_5__N_40 +)
   Destination:    FF         Data in        seven_segment_disp_right_6__I_0_i6  (to seven_segment_disp_right_6__N_20 +)

   Delay:               0.718ns  (46.7% logic, 53.3% route), 3 logic levels.

 Constraint Details:

      0.718ns physical path delay SLICE_27 to SLICE_39 exceeds
      (delay constraint based on source clock period of 5.686ns and destination clock period of 10.064ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -6.182ns skew requirement (totaling 6.169ns) by 5.451ns

 Physical Path Details:

      Data path SLICE_27 to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C14B.CLK to     R13C14B.Q0 SLICE_27 (from led_5__N_40)
ROUTE        11     0.330     R13C14B.Q0 to     R13C13C.A0 disp_number_0
CTOF_DEL    ---     0.101     R13C13C.A0 to     R13C13C.F0 SLICE_62
ROUTE         1     0.053     R13C13C.F0 to     R13C13A.D1 n2596
CTOF_DEL    ---     0.101     R13C13A.D1 to     R13C13A.F1 SLICE_39
ROUTE         1     0.000     R13C13A.F1 to    R13C13A.DI1 seven_segment_disp_right_6__N_14 (to seven_segment_disp_right_6__N_20)
                  --------
                    0.718   (46.7% logic, 53.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.154    R14C18D.CLK to     R14C18D.Q1 SLICE_33
ROUTE        11     0.236     R14C18D.Q1 to     R14C17A.D1 mode_1
CTOF_DEL    ---     0.177     R14C17A.D1 to     R14C17A.F1 SLICE_60
ROUTE         8     0.897     R14C17A.F1 to    R13C14B.CLK led_5__N_40
                  --------
                    3.029   (25.8% logic, 74.2% route), 3 logic levels.

      Destination Clock Path clk to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.154     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.154     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     0.856      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.177     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.319     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.177     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     0.361     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
REG_DEL     ---     0.154    R14C17D.CLK to     R14C17D.Q0 SLICE_29
ROUTE        14     0.275     R14C17D.Q0 to     R14C17A.C1 led_5__N_26
CTOF_DEL    ---     0.177     R14C17A.C1 to     R14C17A.F1 SLICE_60
ROUTE         8     0.897     R14C17A.F1 to    R13C14B.CLK led_5__N_40
REG_DEL     ---     0.154    R13C14B.CLK to     R13C14B.Q1 SLICE_27
ROUTE         5     0.344     R13C14B.Q1 to     R13C16A.B1 disp_number_1
CTOF_DEL    ---     0.177     R13C16A.B1 to     R13C16A.F1 SLICE_50
ROUTE         4     0.240     R13C16A.F1 to     R13C16C.A1 n2619
CTOF_DEL    ---     0.177     R13C16C.A1 to     R13C16C.F1 SLICE_61
ROUTE         5     0.436     R13C16C.F1 to     R13C15B.C0 n2613
C0TOFCO_DE  ---     0.321     R13C15B.C0 to    R13C15B.FCO SLICE_2
ROUTE         1     0.000    R13C15B.FCO to    R13C15C.FCI n2213
FCITOF1_DE  ---     0.202    R13C15C.FCI to     R13C15C.F1 SLICE_1
ROUTE         9     0.354     R13C15C.F1 to     R14C15A.A0 ones_place_5
CTOOFX_DEL  ---     0.272     R14C15A.A0 to   R14C15A.OFX0 i1807/SLICE_44
ROUTE         2     0.268   R14C15A.OFX0 to     R12C15A.C0 n22
CTOF_DEL    ---     0.177     R12C15A.C0 to     R12C15A.F0 SLICE_66
ROUTE         5     0.455     R12C15A.F0 to    R13C13A.CLK seven_segment_disp_right_6__N_20
                  --------
                    9.211   (31.7% logic, 68.3% route), 14 logic levels.


Error: The following path exceeds requirements by 5.375ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              disp_number_6__I_34_i1  (from led_5__N_40 +)
   Destination:    FF         Data in        seven_segment_disp_right_6__I_0_i7  (to seven_segment_disp_right_6__N_20 +)

   Delay:               0.716ns  (46.8% logic, 53.2% route), 3 logic levels.

 Constraint Details:

      0.716ns physical path delay SLICE_27 to SLICE_40 exceeds
      (delay constraint based on source clock period of 5.686ns and destination clock period of 10.064ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -6.104ns skew requirement (totaling 6.091ns) by 5.375ns

 Physical Path Details:

      Data path SLICE_27 to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C14B.CLK to     R13C14B.Q0 SLICE_27 (from led_5__N_40)
ROUTE        11     0.323     R13C14B.Q0 to     R12C17D.D0 disp_number_0
CTOF_DEL    ---     0.101     R12C17D.D0 to     R12C17D.F0 SLICE_46
ROUTE         5     0.058     R12C17D.F0 to     R12C17C.D0 n2691
CTOF_DEL    ---     0.101     R12C17C.D0 to     R12C17C.F0 SLICE_40
ROUTE         1     0.000     R12C17C.F0 to    R12C17C.DI0 seven_segment_disp_right_6__N_1 (to seven_segment_disp_right_6__N_20)
                  --------
                    0.716   (46.8% logic, 53.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.154    R14C18D.CLK to     R14C18D.Q1 SLICE_33
ROUTE        11     0.236     R14C18D.Q1 to     R14C17A.D1 mode_1
CTOF_DEL    ---     0.177     R14C17A.D1 to     R14C17A.F1 SLICE_60
ROUTE         8     0.897     R14C17A.F1 to    R13C14B.CLK led_5__N_40
                  --------
                    3.029   (25.8% logic, 74.2% route), 3 logic levels.

      Destination Clock Path clk to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.154     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.154     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     0.856      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.177     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.319     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.177     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     0.361     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
REG_DEL     ---     0.154    R14C17D.CLK to     R14C17D.Q0 SLICE_29
ROUTE        14     0.275     R14C17D.Q0 to     R14C17A.C1 led_5__N_26
CTOF_DEL    ---     0.177     R14C17A.C1 to     R14C17A.F1 SLICE_60
ROUTE         8     0.897     R14C17A.F1 to    R13C14B.CLK led_5__N_40
REG_DEL     ---     0.154    R13C14B.CLK to     R13C14B.Q1 SLICE_27
ROUTE         5     0.344     R13C14B.Q1 to     R13C16A.B1 disp_number_1
CTOF_DEL    ---     0.177     R13C16A.B1 to     R13C16A.F1 SLICE_50
ROUTE         4     0.240     R13C16A.F1 to     R13C16C.A1 n2619
CTOF_DEL    ---     0.177     R13C16C.A1 to     R13C16C.F1 SLICE_61
ROUTE         5     0.436     R13C16C.F1 to     R13C15B.C0 n2613
C0TOFCO_DE  ---     0.321     R13C15B.C0 to    R13C15B.FCO SLICE_2
ROUTE         1     0.000    R13C15B.FCO to    R13C15C.FCI n2213
FCITOF1_DE  ---     0.202    R13C15C.FCI to     R13C15C.F1 SLICE_1
ROUTE         9     0.354     R13C15C.F1 to     R14C15A.A0 ones_place_5
CTOOFX_DEL  ---     0.272     R14C15A.A0 to   R14C15A.OFX0 i1807/SLICE_44
ROUTE         2     0.268   R14C15A.OFX0 to     R12C15A.C0 n22
CTOF_DEL    ---     0.177     R12C15A.C0 to     R12C15A.F0 SLICE_66
ROUTE         5     0.377     R12C15A.F0 to    R12C17C.CLK seven_segment_disp_right_6__N_20
                  --------
                    9.133   (32.0% logic, 68.0% route), 14 logic levels.


Error: The following path exceeds requirements by 5.311ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              disp_number_6__I_34_i2  (from led_5__N_40 +)
   Destination:    FF         Data in        seven_segment_disp_right_6__I_0_i6  (to seven_segment_disp_right_6__N_20 +)

   Delay:               0.858ns  (50.8% logic, 49.2% route), 4 logic levels.

 Constraint Details:

      0.858ns physical path delay SLICE_27 to SLICE_39 exceeds
      (delay constraint based on source clock period of 5.686ns and destination clock period of 10.064ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -6.182ns skew requirement (totaling 6.169ns) by 5.311ns

 Physical Path Details:

      Data path SLICE_27 to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C14B.CLK to     R13C14B.Q1 SLICE_27 (from led_5__N_40)
ROUTE         5     0.225     R13C14B.Q1 to     R13C15A.B1 disp_number_1
CTOF_DEL    ---     0.101     R13C15A.B1 to     R13C15A.F1 SLICE_3
ROUTE        11     0.144     R13C15A.F1 to     R13C13C.C0 ones_place_1
CTOF_DEL    ---     0.101     R13C13C.C0 to     R13C13C.F0 SLICE_62
ROUTE         1     0.053     R13C13C.F0 to     R13C13A.D1 n2596
CTOF_DEL    ---     0.101     R13C13A.D1 to     R13C13A.F1 SLICE_39
ROUTE         1     0.000     R13C13A.F1 to    R13C13A.DI1 seven_segment_disp_right_6__N_14 (to seven_segment_disp_right_6__N_20)
                  --------
                    0.858   (50.8% logic, 49.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.154    R14C18D.CLK to     R14C18D.Q1 SLICE_33
ROUTE        11     0.236     R14C18D.Q1 to     R14C17A.D1 mode_1
CTOF_DEL    ---     0.177     R14C17A.D1 to     R14C17A.F1 SLICE_60
ROUTE         8     0.897     R14C17A.F1 to    R13C14B.CLK led_5__N_40
                  --------
                    3.029   (25.8% logic, 74.2% route), 3 logic levels.

      Destination Clock Path clk to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.154     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.154     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     0.856      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.177     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.319     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.177     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     0.361     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
REG_DEL     ---     0.154    R14C17D.CLK to     R14C17D.Q0 SLICE_29
ROUTE        14     0.275     R14C17D.Q0 to     R14C17A.C1 led_5__N_26
CTOF_DEL    ---     0.177     R14C17A.C1 to     R14C17A.F1 SLICE_60
ROUTE         8     0.897     R14C17A.F1 to    R13C14B.CLK led_5__N_40
REG_DEL     ---     0.154    R13C14B.CLK to     R13C14B.Q1 SLICE_27
ROUTE         5     0.344     R13C14B.Q1 to     R13C16A.B1 disp_number_1
CTOF_DEL    ---     0.177     R13C16A.B1 to     R13C16A.F1 SLICE_50
ROUTE         4     0.240     R13C16A.F1 to     R13C16C.A1 n2619
CTOF_DEL    ---     0.177     R13C16C.A1 to     R13C16C.F1 SLICE_61
ROUTE         5     0.436     R13C16C.F1 to     R13C15B.C0 n2613
C0TOFCO_DE  ---     0.321     R13C15B.C0 to    R13C15B.FCO SLICE_2
ROUTE         1     0.000    R13C15B.FCO to    R13C15C.FCI n2213
FCITOF1_DE  ---     0.202    R13C15C.FCI to     R13C15C.F1 SLICE_1
ROUTE         9     0.354     R13C15C.F1 to     R14C15A.A0 ones_place_5
CTOOFX_DEL  ---     0.272     R14C15A.A0 to   R14C15A.OFX0 i1807/SLICE_44
ROUTE         2     0.268   R14C15A.OFX0 to     R12C15A.C0 n22
CTOF_DEL    ---     0.177     R12C15A.C0 to     R12C15A.F0 SLICE_66
ROUTE         5     0.455     R12C15A.F0 to    R13C13A.CLK seven_segment_disp_right_6__N_20
                  --------
                    9.211   (31.7% logic, 68.3% route), 14 logic levels.


Error: The following path exceeds requirements by 5.296ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              disp_number_6__I_34_i1  (from led_5__N_40 +)
   Destination:    FF         Data in        seven_segment_disp_right_6__I_0_i1  (to seven_segment_disp_right_6__N_20 +)

   Delay:               0.795ns  (42.1% logic, 57.9% route), 3 logic levels.

 Constraint Details:

      0.795ns physical path delay SLICE_27 to SLICE_37 exceeds
      (delay constraint based on source clock period of 5.686ns and destination clock period of 10.064ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -6.104ns skew requirement (totaling 6.091ns) by 5.296ns

 Physical Path Details:

      Data path SLICE_27 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C14B.CLK to     R13C14B.Q0 SLICE_27 (from led_5__N_40)
ROUTE        11     0.407     R13C14B.Q0 to     R12C17B.A1 disp_number_0
CTOF_DEL    ---     0.101     R12C17B.A1 to     R12C17B.F1 SLICE_53
ROUTE         1     0.053     R12C17B.F1 to     R12C17A.D0 n2606
CTOF_DEL    ---     0.101     R12C17A.D0 to     R12C17A.F0 SLICE_37
ROUTE         1     0.000     R12C17A.F0 to    R12C17A.DI0 seven_segment_disp_right_6__N_19 (to seven_segment_disp_right_6__N_20)
                  --------
                    0.795   (42.1% logic, 57.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.154    R14C18D.CLK to     R14C18D.Q1 SLICE_33
ROUTE        11     0.236     R14C18D.Q1 to     R14C17A.D1 mode_1
CTOF_DEL    ---     0.177     R14C17A.D1 to     R14C17A.F1 SLICE_60
ROUTE         8     0.897     R14C17A.F1 to    R13C14B.CLK led_5__N_40
                  --------
                    3.029   (25.8% logic, 74.2% route), 3 logic levels.

      Destination Clock Path clk to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.154     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.154     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     0.856      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.177     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.319     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.177     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     0.361     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
REG_DEL     ---     0.154    R14C17D.CLK to     R14C17D.Q0 SLICE_29
ROUTE        14     0.275     R14C17D.Q0 to     R14C17A.C1 led_5__N_26
CTOF_DEL    ---     0.177     R14C17A.C1 to     R14C17A.F1 SLICE_60
ROUTE         8     0.897     R14C17A.F1 to    R13C14B.CLK led_5__N_40
REG_DEL     ---     0.154    R13C14B.CLK to     R13C14B.Q1 SLICE_27
ROUTE         5     0.344     R13C14B.Q1 to     R13C16A.B1 disp_number_1
CTOF_DEL    ---     0.177     R13C16A.B1 to     R13C16A.F1 SLICE_50
ROUTE         4     0.240     R13C16A.F1 to     R13C16C.A1 n2619
CTOF_DEL    ---     0.177     R13C16C.A1 to     R13C16C.F1 SLICE_61
ROUTE         5     0.436     R13C16C.F1 to     R13C15B.C0 n2613
C0TOFCO_DE  ---     0.321     R13C15B.C0 to    R13C15B.FCO SLICE_2
ROUTE         1     0.000    R13C15B.FCO to    R13C15C.FCI n2213
FCITOF1_DE  ---     0.202    R13C15C.FCI to     R13C15C.F1 SLICE_1
ROUTE         9     0.354     R13C15C.F1 to     R14C15A.A0 ones_place_5
CTOOFX_DEL  ---     0.272     R14C15A.A0 to   R14C15A.OFX0 i1807/SLICE_44
ROUTE         2     0.268   R14C15A.OFX0 to     R12C15A.C0 n22
CTOF_DEL    ---     0.177     R12C15A.C0 to     R12C15A.F0 SLICE_66
ROUTE         5     0.377     R12C15A.F0 to    R12C17A.CLK seven_segment_disp_right_6__N_20
                  --------
                    9.133   (32.0% logic, 68.0% route), 14 logic levels.


Error: The following path exceeds requirements by 5.293ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              disp_number_6__I_34_i1  (from led_5__N_40 +)
   Destination:    FF         Data in        seven_segment_disp_right_6__I_0_i7  (to seven_segment_disp_right_6__N_20 +)

   Delay:               0.798ns  (42.0% logic, 58.0% route), 3 logic levels.

 Constraint Details:

      0.798ns physical path delay SLICE_27 to SLICE_40 exceeds
      (delay constraint based on source clock period of 5.686ns and destination clock period of 10.064ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -6.104ns skew requirement (totaling 6.091ns) by 5.293ns

 Physical Path Details:

      Data path SLICE_27 to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C14B.CLK to     R13C14B.Q0 SLICE_27 (from led_5__N_40)
ROUTE        11     0.407     R13C14B.Q0 to     R12C17C.A1 disp_number_0
CTOF_DEL    ---     0.101     R12C17C.A1 to     R12C17C.F1 SLICE_40
ROUTE         1     0.056     R12C17C.F1 to     R12C17C.C0 n2591
CTOF_DEL    ---     0.101     R12C17C.C0 to     R12C17C.F0 SLICE_40
ROUTE         1     0.000     R12C17C.F0 to    R12C17C.DI0 seven_segment_disp_right_6__N_1 (to seven_segment_disp_right_6__N_20)
                  --------
                    0.798   (42.0% logic, 58.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.154    R14C18D.CLK to     R14C18D.Q1 SLICE_33
ROUTE        11     0.236     R14C18D.Q1 to     R14C17A.D1 mode_1
CTOF_DEL    ---     0.177     R14C17A.D1 to     R14C17A.F1 SLICE_60
ROUTE         8     0.897     R14C17A.F1 to    R13C14B.CLK led_5__N_40
                  --------
                    3.029   (25.8% logic, 74.2% route), 3 logic levels.

      Destination Clock Path clk to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.154     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.154     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     0.856      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.177     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.319     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.177     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     0.361     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
REG_DEL     ---     0.154    R14C17D.CLK to     R14C17D.Q0 SLICE_29
ROUTE        14     0.275     R14C17D.Q0 to     R14C17A.C1 led_5__N_26
CTOF_DEL    ---     0.177     R14C17A.C1 to     R14C17A.F1 SLICE_60
ROUTE         8     0.897     R14C17A.F1 to    R13C14B.CLK led_5__N_40
REG_DEL     ---     0.154    R13C14B.CLK to     R13C14B.Q1 SLICE_27
ROUTE         5     0.344     R13C14B.Q1 to     R13C16A.B1 disp_number_1
CTOF_DEL    ---     0.177     R13C16A.B1 to     R13C16A.F1 SLICE_50
ROUTE         4     0.240     R13C16A.F1 to     R13C16C.A1 n2619
CTOF_DEL    ---     0.177     R13C16C.A1 to     R13C16C.F1 SLICE_61
ROUTE         5     0.436     R13C16C.F1 to     R13C15B.C0 n2613
C0TOFCO_DE  ---     0.321     R13C15B.C0 to    R13C15B.FCO SLICE_2
ROUTE         1     0.000    R13C15B.FCO to    R13C15C.FCI n2213
FCITOF1_DE  ---     0.202    R13C15C.FCI to     R13C15C.F1 SLICE_1
ROUTE         9     0.354     R13C15C.F1 to     R14C15A.A0 ones_place_5
CTOOFX_DEL  ---     0.272     R14C15A.A0 to   R14C15A.OFX0 i1807/SLICE_44
ROUTE         2     0.268   R14C15A.OFX0 to     R12C15A.C0 n22
CTOF_DEL    ---     0.177     R12C15A.C0 to     R12C15A.F0 SLICE_66
ROUTE         5     0.377     R12C15A.F0 to    R12C17C.CLK seven_segment_disp_right_6__N_20
                  --------
                    9.133   (32.0% logic, 68.0% route), 14 logic levels.


Error: The following path exceeds requirements by 5.292ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              disp_number_6__I_34_i1  (from led_5__N_40 +)
   Destination:    FF         Data in        seven_segment_disp_right_6__I_0_i2  (to seven_segment_disp_right_6__N_20 +)

   Delay:               0.799ns  (41.9% logic, 58.1% route), 3 logic levels.

 Constraint Details:

      0.799ns physical path delay SLICE_27 to SLICE_37 exceeds
      (delay constraint based on source clock period of 5.686ns and destination clock period of 10.064ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -6.104ns skew requirement (totaling 6.091ns) by 5.292ns

 Physical Path Details:

      Data path SLICE_27 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C14B.CLK to     R13C14B.Q0 SLICE_27 (from led_5__N_40)
ROUTE        11     0.323     R13C14B.Q0 to     R12C17D.D0 disp_number_0
CTOF_DEL    ---     0.101     R12C17D.D0 to     R12C17D.F0 SLICE_46
ROUTE         5     0.141     R12C17D.F0 to     R12C17A.C1 n2691
CTOF_DEL    ---     0.101     R12C17A.C1 to     R12C17A.F1 SLICE_37
ROUTE         1     0.000     R12C17A.F1 to    R12C17A.DI1 seven_segment_disp_right_6__N_18 (to seven_segment_disp_right_6__N_20)
                  --------
                    0.799   (41.9% logic, 58.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.154    R14C18D.CLK to     R14C18D.Q1 SLICE_33
ROUTE        11     0.236     R14C18D.Q1 to     R14C17A.D1 mode_1
CTOF_DEL    ---     0.177     R14C17A.D1 to     R14C17A.F1 SLICE_60
ROUTE         8     0.897     R14C17A.F1 to    R13C14B.CLK led_5__N_40
                  --------
                    3.029   (25.8% logic, 74.2% route), 3 logic levels.

      Destination Clock Path clk to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.154     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.154     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     0.856      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.177     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.319     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.177     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     0.361     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
REG_DEL     ---     0.154    R14C17D.CLK to     R14C17D.Q0 SLICE_29
ROUTE        14     0.275     R14C17D.Q0 to     R14C17A.C1 led_5__N_26
CTOF_DEL    ---     0.177     R14C17A.C1 to     R14C17A.F1 SLICE_60
ROUTE         8     0.897     R14C17A.F1 to    R13C14B.CLK led_5__N_40
REG_DEL     ---     0.154    R13C14B.CLK to     R13C14B.Q1 SLICE_27
ROUTE         5     0.344     R13C14B.Q1 to     R13C16A.B1 disp_number_1
CTOF_DEL    ---     0.177     R13C16A.B1 to     R13C16A.F1 SLICE_50
ROUTE         4     0.240     R13C16A.F1 to     R13C16C.A1 n2619
CTOF_DEL    ---     0.177     R13C16C.A1 to     R13C16C.F1 SLICE_61
ROUTE         5     0.436     R13C16C.F1 to     R13C15B.C0 n2613
C0TOFCO_DE  ---     0.321     R13C15B.C0 to    R13C15B.FCO SLICE_2
ROUTE         1     0.000    R13C15B.FCO to    R13C15C.FCI n2213
FCITOF1_DE  ---     0.202    R13C15C.FCI to     R13C15C.F1 SLICE_1
ROUTE         9     0.354     R13C15C.F1 to     R14C15A.A0 ones_place_5
CTOOFX_DEL  ---     0.272     R14C15A.A0 to   R14C15A.OFX0 i1807/SLICE_44
ROUTE         2     0.268   R14C15A.OFX0 to     R12C15A.C0 n22
CTOF_DEL    ---     0.177     R12C15A.C0 to     R12C15A.F0 SLICE_66
ROUTE         5     0.377     R12C15A.F0 to    R12C17A.CLK seven_segment_disp_right_6__N_20
                  --------
                    9.133   (32.0% logic, 68.0% route), 14 logic levels.


Error: The following path exceeds requirements by 5.290ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              disp_number_6__I_34_i6  (from led_5__N_40 +)
   Destination:    FF         Data in        seven_segment_disp_right_6__I_0_i5  (to seven_segment_disp_right_6__N_20 +)

   Delay:               0.879ns  (38.1% logic, 61.9% route), 3 logic levels.

 Constraint Details:

      0.879ns physical path delay SLICE_28 to SLICE_39 exceeds
      (delay constraint based on source clock period of 5.686ns and destination clock period of 10.064ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -6.182ns skew requirement (totaling 6.169ns) by 5.290ns

 Physical Path Details:

      Data path SLICE_28 to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C18C.CLK to     R13C18C.Q0 SLICE_28 (from led_5__N_40)
ROUTE         6     0.325     R13C18C.Q0 to     R13C15C.A1 disp_number_5
CTOF_DEL    ---     0.101     R13C15C.A1 to     R13C15C.F1 SLICE_1
ROUTE         9     0.219     R13C15C.F1 to     R13C13A.A0 ones_place_5
CTOF_DEL    ---     0.101     R13C13A.A0 to     R13C13A.F0 SLICE_39
ROUTE         1     0.000     R13C13A.F0 to    R13C13A.DI0 seven_segment_disp_right_6__N_15 (to seven_segment_disp_right_6__N_20)
                  --------
                    0.879   (38.1% logic, 61.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.154    R14C18D.CLK to     R14C18D.Q1 SLICE_33
ROUTE        11     0.236     R14C18D.Q1 to     R14C17A.D1 mode_1
CTOF_DEL    ---     0.177     R14C17A.D1 to     R14C17A.F1 SLICE_60
ROUTE         8     0.897     R14C17A.F1 to    R13C18C.CLK led_5__N_40
                  --------
                    3.029   (25.8% logic, 74.2% route), 3 logic levels.

      Destination Clock Path clk to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.154     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.154     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     0.856      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.177     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.319     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.177     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     0.361     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
REG_DEL     ---     0.154    R14C17D.CLK to     R14C17D.Q0 SLICE_29
ROUTE        14     0.275     R14C17D.Q0 to     R14C17A.C1 led_5__N_26
CTOF_DEL    ---     0.177     R14C17A.C1 to     R14C17A.F1 SLICE_60
ROUTE         8     0.897     R14C17A.F1 to    R13C14B.CLK led_5__N_40
REG_DEL     ---     0.154    R13C14B.CLK to     R13C14B.Q1 SLICE_27
ROUTE         5     0.344     R13C14B.Q1 to     R13C16A.B1 disp_number_1
CTOF_DEL    ---     0.177     R13C16A.B1 to     R13C16A.F1 SLICE_50
ROUTE         4     0.240     R13C16A.F1 to     R13C16C.A1 n2619
CTOF_DEL    ---     0.177     R13C16C.A1 to     R13C16C.F1 SLICE_61
ROUTE         5     0.436     R13C16C.F1 to     R13C15B.C0 n2613
C0TOFCO_DE  ---     0.321     R13C15B.C0 to    R13C15B.FCO SLICE_2
ROUTE         1     0.000    R13C15B.FCO to    R13C15C.FCI n2213
FCITOF1_DE  ---     0.202    R13C15C.FCI to     R13C15C.F1 SLICE_1
ROUTE         9     0.354     R13C15C.F1 to     R14C15A.A0 ones_place_5
CTOOFX_DEL  ---     0.272     R14C15A.A0 to   R14C15A.OFX0 i1807/SLICE_44
ROUTE         2     0.268   R14C15A.OFX0 to     R12C15A.C0 n22
CTOF_DEL    ---     0.177     R12C15A.C0 to     R12C15A.F0 SLICE_66
ROUTE         5     0.455     R12C15A.F0 to    R13C13A.CLK seven_segment_disp_right_6__N_20
                  --------
                    9.211   (31.7% logic, 68.3% route), 14 logic levels.


Error: The following path exceeds requirements by 5.288ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              disp_number_6__I_34_i5  (from led_5__N_40 +)
   Destination:    FF         Data in        seven_segment_disp_right_6__I_0_i6  (to seven_segment_disp_right_6__N_20 +)

   Delay:               0.881ns  (38.0% logic, 62.0% route), 3 logic levels.

 Constraint Details:

      0.881ns physical path delay SLICE_20 to SLICE_39 exceeds
      (delay constraint based on source clock period of 5.686ns and destination clock period of 10.064ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -6.182ns skew requirement (totaling 6.169ns) by 5.288ns

 Physical Path Details:

      Data path SLICE_20 to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C17D.CLK to     R13C17D.Q0 SLICE_20 (from led_5__N_40)
ROUTE         7     0.332     R13C17D.Q0 to     R13C15C.A0 disp_number_4
CTOF_DEL    ---     0.101     R13C15C.A0 to     R13C15C.F0 SLICE_1
ROUTE         4     0.214     R13C15C.F0 to     R13C13A.A1 ones_place_4
CTOF_DEL    ---     0.101     R13C13A.A1 to     R13C13A.F1 SLICE_39
ROUTE         1     0.000     R13C13A.F1 to    R13C13A.DI1 seven_segment_disp_right_6__N_14 (to seven_segment_disp_right_6__N_20)
                  --------
                    0.881   (38.0% logic, 62.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.154    R14C18D.CLK to     R14C18D.Q1 SLICE_33
ROUTE        11     0.236     R14C18D.Q1 to     R14C17A.D1 mode_1
CTOF_DEL    ---     0.177     R14C17A.D1 to     R14C17A.F1 SLICE_60
ROUTE         8     0.897     R14C17A.F1 to    R13C17D.CLK led_5__N_40
                  --------
                    3.029   (25.8% logic, 74.2% route), 3 logic levels.

      Destination Clock Path clk to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.154     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.154     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     0.856      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.177     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.319     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.177     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     0.361     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
REG_DEL     ---     0.154    R14C17D.CLK to     R14C17D.Q0 SLICE_29
ROUTE        14     0.275     R14C17D.Q0 to     R14C17A.C1 led_5__N_26
CTOF_DEL    ---     0.177     R14C17A.C1 to     R14C17A.F1 SLICE_60
ROUTE         8     0.897     R14C17A.F1 to    R13C14B.CLK led_5__N_40
REG_DEL     ---     0.154    R13C14B.CLK to     R13C14B.Q1 SLICE_27
ROUTE         5     0.344     R13C14B.Q1 to     R13C16A.B1 disp_number_1
CTOF_DEL    ---     0.177     R13C16A.B1 to     R13C16A.F1 SLICE_50
ROUTE         4     0.240     R13C16A.F1 to     R13C16C.A1 n2619
CTOF_DEL    ---     0.177     R13C16C.A1 to     R13C16C.F1 SLICE_61
ROUTE         5     0.436     R13C16C.F1 to     R13C15B.C0 n2613
C0TOFCO_DE  ---     0.321     R13C15B.C0 to    R13C15B.FCO SLICE_2
ROUTE         1     0.000    R13C15B.FCO to    R13C15C.FCI n2213
FCITOF1_DE  ---     0.202    R13C15C.FCI to     R13C15C.F1 SLICE_1
ROUTE         9     0.354     R13C15C.F1 to     R14C15A.A0 ones_place_5
CTOOFX_DEL  ---     0.272     R14C15A.A0 to   R14C15A.OFX0 i1807/SLICE_44
ROUTE         2     0.268   R14C15A.OFX0 to     R12C15A.C0 n22
CTOF_DEL    ---     0.177     R12C15A.C0 to     R12C15A.F0 SLICE_66
ROUTE         5     0.455     R12C15A.F0 to    R13C13A.CLK seven_segment_disp_right_6__N_20
                  --------
                    9.211   (31.7% logic, 68.3% route), 14 logic levels.


Error: The following path exceeds requirements by 5.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              disp_number_6__I_34_i1  (from led_5__N_40 +)
   Destination:    FF         Data in        seven_segment_disp_right_6__I_0_i3  (to seven_segment_disp_right_6__N_20 +)

   Delay:               0.798ns  (42.0% logic, 58.0% route), 3 logic levels.

 Constraint Details:

      0.798ns physical path delay SLICE_27 to SLICE_38 exceeds
      (delay constraint based on source clock period of 5.686ns and destination clock period of 10.064ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -6.094ns skew requirement (totaling 6.081ns) by 5.283ns

 Physical Path Details:

      Data path SLICE_27 to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C14B.CLK to     R13C14B.Q0 SLICE_27 (from led_5__N_40)
ROUTE        11     0.323     R13C14B.Q0 to     R12C17D.D0 disp_number_0
CTOF_DEL    ---     0.101     R12C17D.D0 to     R12C17D.F0 SLICE_46
ROUTE         5     0.140     R12C17D.F0 to     R12C16A.D0 n2691
CTOF_DEL    ---     0.101     R12C16A.D0 to     R12C16A.F0 SLICE_38
ROUTE         1     0.000     R12C16A.F0 to    R12C16A.DI0 seven_segment_disp_right_6__N_17 (to seven_segment_disp_right_6__N_20)
                  --------
                    0.798   (42.0% logic, 58.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18D.CLK clk_c
REG_DEL     ---     0.154    R14C18D.CLK to     R14C18D.Q1 SLICE_33
ROUTE        11     0.236     R14C18D.Q1 to     R14C17A.D1 mode_1
CTOF_DEL    ---     0.177     R14C17A.D1 to     R14C17A.F1 SLICE_60
ROUTE         8     0.897     R14C17A.F1 to    R13C14B.CLK led_5__N_40
                  --------
                    3.029   (25.8% logic, 74.2% route), 3 logic levels.

      Destination Clock Path clk to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.154     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.154     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     0.856      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.177     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.319     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.177     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     0.361     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
REG_DEL     ---     0.154    R14C17D.CLK to     R14C17D.Q0 SLICE_29
ROUTE        14     0.275     R14C17D.Q0 to     R14C17A.C1 led_5__N_26
CTOF_DEL    ---     0.177     R14C17A.C1 to     R14C17A.F1 SLICE_60
ROUTE         8     0.897     R14C17A.F1 to    R13C14B.CLK led_5__N_40
REG_DEL     ---     0.154    R13C14B.CLK to     R13C14B.Q1 SLICE_27
ROUTE         5     0.344     R13C14B.Q1 to     R13C16A.B1 disp_number_1
CTOF_DEL    ---     0.177     R13C16A.B1 to     R13C16A.F1 SLICE_50
ROUTE         4     0.240     R13C16A.F1 to     R13C16C.A1 n2619
CTOF_DEL    ---     0.177     R13C16C.A1 to     R13C16C.F1 SLICE_61
ROUTE         5     0.436     R13C16C.F1 to     R13C15B.C0 n2613
C0TOFCO_DE  ---     0.321     R13C15B.C0 to    R13C15B.FCO SLICE_2
ROUTE         1     0.000    R13C15B.FCO to    R13C15C.FCI n2213
FCITOF1_DE  ---     0.202    R13C15C.FCI to     R13C15C.F1 SLICE_1
ROUTE         9     0.354     R13C15C.F1 to     R14C15A.A0 ones_place_5
CTOOFX_DEL  ---     0.272     R14C15A.A0 to   R14C15A.OFX0 i1807/SLICE_44
ROUTE         2     0.268   R14C15A.OFX0 to     R12C15A.C0 n22
CTOF_DEL    ---     0.177     R12C15A.C0 to     R12C15A.F0 SLICE_66
ROUTE         5     0.367     R12C15A.F0 to    R12C16A.CLK seven_segment_disp_right_6__N_20
                  --------
                    9.123   (32.0% logic, 68.0% route), 14 logic levels.


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: FREQUENCY NET "led_5__N_40" 175.871000 MHz ;
            208 items scored, 208 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.680ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mode_i2  (from clk_c +)
   Destination:    FF         Data in        led_5__I_0_i5  (to led_5__N_40 +)

   Delay:               0.376ns  (62.2% logic, 37.8% route), 2 logic levels.

 Constraint Details:

      0.376ns physical path delay SLICE_55 to SLICE_32 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 5.686ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -4.069ns skew requirement (totaling 4.056ns) by 3.680ns

 Physical Path Details:

      Data path SLICE_55 to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18C.CLK to     R14C18C.Q0 SLICE_55 (from clk_c)
ROUTE        11     0.142     R14C18C.Q0 to     R13C18D.C0 mode_2
CTOF_DEL    ---     0.101     R13C18D.C0 to     R13C18D.F0 SLICE_32
ROUTE         1     0.000     R13C18D.F0 to    R13C18D.DI0 n2612 (to led_5__N_40)
                  --------
                    0.376   (62.2% logic, 37.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18C.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.154     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.154     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     0.856      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.177     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.319     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.177     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     0.361     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
REG_DEL     ---     0.154    R14C17D.CLK to     R14C17D.Q0 SLICE_29
ROUTE        14     0.275     R14C17D.Q0 to     R14C17A.C1 led_5__N_26
CTOF_DEL    ---     0.177     R14C17A.C1 to     R14C17A.F1 SLICE_60
ROUTE         8     0.897     R14C17A.F1 to    R13C18D.CLK led_5__N_40
                  --------
                    5.634   (25.6% logic, 74.4% route), 7 logic levels.


Error: The following path exceeds requirements by 3.679ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mode_i0  (from clk_c +)
   Destination:    FF         Data in        led_5__I_0_i4  (to led_5__N_40 +)

   Delay:               0.377ns  (62.1% logic, 37.9% route), 2 logic levels.

 Constraint Details:

      0.377ns physical path delay SLICE_33 to SLICE_31 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 5.686ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -4.069ns skew requirement (totaling 4.056ns) by 3.679ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18D.CLK to     R14C18D.Q0 SLICE_33 (from clk_c)
ROUTE        11     0.143     R14C18D.Q0 to     R14C17B.D1 mode_0
CTOF_DEL    ---     0.101     R14C17B.D1 to     R14C17B.F1 SLICE_31
ROUTE         1     0.000     R14C17B.F1 to    R14C17B.DI1 n1586 (to led_5__N_40)
                  --------
                    0.377   (62.1% logic, 37.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18D.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.154     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.154     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     0.856      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.177     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.319     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.177     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     0.361     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
REG_DEL     ---     0.154    R14C17D.CLK to     R14C17D.Q0 SLICE_29
ROUTE        14     0.275     R14C17D.Q0 to     R14C17A.C1 led_5__N_26
CTOF_DEL    ---     0.177     R14C17A.C1 to     R14C17A.F1 SLICE_60
ROUTE         8     0.897     R14C17A.F1 to    R14C17B.CLK led_5__N_40
                  --------
                    5.634   (25.6% logic, 74.4% route), 7 logic levels.


Error: The following path exceeds requirements by 3.679ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mode_i0  (from clk_c +)
   Destination:    FF         Data in        led_5__I_0_i2  (to led_5__N_40 +)

   Delay:               0.377ns  (62.1% logic, 37.9% route), 2 logic levels.

 Constraint Details:

      0.377ns physical path delay SLICE_33 to SLICE_31 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 5.686ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -4.069ns skew requirement (totaling 4.056ns) by 3.679ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18D.CLK to     R14C18D.Q0 SLICE_33 (from clk_c)
ROUTE        11     0.143     R14C18D.Q0 to     R14C17B.D0 mode_0
CTOF_DEL    ---     0.101     R14C17B.D0 to     R14C17B.F0 SLICE_31
ROUTE         1     0.000     R14C17B.F0 to    R14C17B.DI0 n1540 (to led_5__N_40)
                  --------
                    0.377   (62.1% logic, 37.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18D.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.154     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.154     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     0.856      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.177     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.319     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.177     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     0.361     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
REG_DEL     ---     0.154    R14C17D.CLK to     R14C17D.Q0 SLICE_29
ROUTE        14     0.275     R14C17D.Q0 to     R14C17A.C1 led_5__N_26
CTOF_DEL    ---     0.177     R14C17A.C1 to     R14C17A.F1 SLICE_60
ROUTE         8     0.897     R14C17A.F1 to    R14C17B.CLK led_5__N_40
                  --------
                    5.634   (25.6% logic, 74.4% route), 7 logic levels.


Error: The following path exceeds requirements by 3.594ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mode_i2  (from clk_c +)
   Destination:    FF         Data in        led_5__I_0_i4  (to led_5__N_40 +)

   Delay:               0.462ns  (50.6% logic, 49.4% route), 2 logic levels.

 Constraint Details:

      0.462ns physical path delay SLICE_55 to SLICE_31 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 5.686ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -4.069ns skew requirement (totaling 4.056ns) by 3.594ns

 Physical Path Details:

      Data path SLICE_55 to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18C.CLK to     R14C18C.Q0 SLICE_55 (from clk_c)
ROUTE        11     0.228     R14C18C.Q0 to     R14C17B.A1 mode_2
CTOF_DEL    ---     0.101     R14C17B.A1 to     R14C17B.F1 SLICE_31
ROUTE         1     0.000     R14C17B.F1 to    R14C17B.DI1 n1586 (to led_5__N_40)
                  --------
                    0.462   (50.6% logic, 49.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18C.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.154     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.154     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     0.856      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.177     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.319     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.177     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     0.361     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
REG_DEL     ---     0.154    R14C17D.CLK to     R14C17D.Q0 SLICE_29
ROUTE        14     0.275     R14C17D.Q0 to     R14C17A.C1 led_5__N_26
CTOF_DEL    ---     0.177     R14C17A.C1 to     R14C17A.F1 SLICE_60
ROUTE         8     0.897     R14C17A.F1 to    R14C17B.CLK led_5__N_40
                  --------
                    5.634   (25.6% logic, 74.4% route), 7 logic levels.


Error: The following path exceeds requirements by 3.594ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mode_i2  (from clk_c +)
   Destination:    FF         Data in        led_5__I_0_i2  (to led_5__N_40 +)

   Delay:               0.462ns  (50.6% logic, 49.4% route), 2 logic levels.

 Constraint Details:

      0.462ns physical path delay SLICE_55 to SLICE_31 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 5.686ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -4.069ns skew requirement (totaling 4.056ns) by 3.594ns

 Physical Path Details:

      Data path SLICE_55 to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18C.CLK to     R14C18C.Q0 SLICE_55 (from clk_c)
ROUTE        11     0.228     R14C18C.Q0 to     R14C17B.A0 mode_2
CTOF_DEL    ---     0.101     R14C17B.A0 to     R14C17B.F0 SLICE_31
ROUTE         1     0.000     R14C17B.F0 to    R14C17B.DI0 n1540 (to led_5__N_40)
                  --------
                    0.462   (50.6% logic, 49.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18C.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.154     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.154     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     0.856      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.177     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.319     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.177     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     0.361     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
REG_DEL     ---     0.154    R14C17D.CLK to     R14C17D.Q0 SLICE_29
ROUTE        14     0.275     R14C17D.Q0 to     R14C17A.C1 led_5__N_26
CTOF_DEL    ---     0.177     R14C17A.C1 to     R14C17A.F1 SLICE_60
ROUTE         8     0.897     R14C17A.F1 to    R14C17B.CLK led_5__N_40
                  --------
                    5.634   (25.6% logic, 74.4% route), 7 logic levels.


Error: The following path exceeds requirements by 3.552ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mode_i1  (from clk_c +)
   Destination:    FF         Data in        led_5__I_0_i4  (to led_5__N_40 +)

   Delay:               0.504ns  (46.4% logic, 53.6% route), 2 logic levels.

 Constraint Details:

      0.504ns physical path delay SLICE_33 to SLICE_31 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 5.686ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -4.069ns skew requirement (totaling 4.056ns) by 3.552ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18D.CLK to     R14C18D.Q1 SLICE_33 (from clk_c)
ROUTE        11     0.270     R14C18D.Q1 to     R14C17B.C1 mode_1
CTOF_DEL    ---     0.101     R14C17B.C1 to     R14C17B.F1 SLICE_31
ROUTE         1     0.000     R14C17B.F1 to    R14C17B.DI1 n1586 (to led_5__N_40)
                  --------
                    0.504   (46.4% logic, 53.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18D.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.154     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.154     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     0.856      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.177     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.319     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.177     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     0.361     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
REG_DEL     ---     0.154    R14C17D.CLK to     R14C17D.Q0 SLICE_29
ROUTE        14     0.275     R14C17D.Q0 to     R14C17A.C1 led_5__N_26
CTOF_DEL    ---     0.177     R14C17A.C1 to     R14C17A.F1 SLICE_60
ROUTE         8     0.897     R14C17A.F1 to    R14C17B.CLK led_5__N_40
                  --------
                    5.634   (25.6% logic, 74.4% route), 7 logic levels.


Error: The following path exceeds requirements by 3.552ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mode_i1  (from clk_c +)
   Destination:    FF         Data in        led_5__I_0_i2  (to led_5__N_40 +)

   Delay:               0.504ns  (46.4% logic, 53.6% route), 2 logic levels.

 Constraint Details:

      0.504ns physical path delay SLICE_33 to SLICE_31 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 5.686ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -4.069ns skew requirement (totaling 4.056ns) by 3.552ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18D.CLK to     R14C18D.Q1 SLICE_33 (from clk_c)
ROUTE        11     0.270     R14C18D.Q1 to     R14C17B.C0 mode_1
CTOF_DEL    ---     0.101     R14C17B.C0 to     R14C17B.F0 SLICE_31
ROUTE         1     0.000     R14C17B.F0 to    R14C17B.DI0 n1540 (to led_5__N_40)
                  --------
                    0.504   (46.4% logic, 53.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18D.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.154     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.154     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     0.856      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.177     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.319     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.177     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     0.361     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
REG_DEL     ---     0.154    R14C17D.CLK to     R14C17D.Q0 SLICE_29
ROUTE        14     0.275     R14C17D.Q0 to     R14C17A.C1 led_5__N_26
CTOF_DEL    ---     0.177     R14C17A.C1 to     R14C17A.F1 SLICE_60
ROUTE         8     0.897     R14C17A.F1 to    R14C17B.CLK led_5__N_40
                  --------
                    5.634   (25.6% logic, 74.4% route), 7 logic levels.


Error: The following path exceeds requirements by 3.518ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mode_i0  (from clk_c +)
   Destination:    FF         Data in        led_5__I_0_i1  (to led_5__N_40 +)

   Delay:               0.538ns  (62.3% logic, 37.7% route), 3 logic levels.

 Constraint Details:

      0.538ns physical path delay SLICE_33 to SLICE_30 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 5.686ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -4.069ns skew requirement (totaling 4.056ns) by 3.518ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18D.CLK to     R14C18D.Q0 SLICE_33 (from clk_c)
ROUTE        11     0.143     R14C18D.Q0 to     R14C16B.D1 mode_0
CTOF_DEL    ---     0.101     R14C16B.D1 to     R14C16B.F1 SLICE_30
ROUTE         7     0.060     R14C16B.F1 to     R14C16B.C0 n2621
CTOF_DEL    ---     0.101     R14C16B.C0 to     R14C16B.F0 SLICE_30
ROUTE         1     0.000     R14C16B.F0 to    R14C16B.DI0 led_5__N_37 (to led_5__N_40)
                  --------
                    0.538   (62.3% logic, 37.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18D.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.154     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.154     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     0.856      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.177     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.319     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.177     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     0.361     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
REG_DEL     ---     0.154    R14C17D.CLK to     R14C17D.Q0 SLICE_29
ROUTE        14     0.275     R14C17D.Q0 to     R14C17A.C1 led_5__N_26
CTOF_DEL    ---     0.177     R14C17A.C1 to     R14C17A.F1 SLICE_60
ROUTE         8     0.897     R14C17A.F1 to    R14C16B.CLK led_5__N_40
                  --------
                    5.634   (25.6% logic, 74.4% route), 7 logic levels.


Error: The following path exceeds requirements by 3.495ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mode_i1  (from clk_c +)
   Destination:    FF         Data in        led_5__I_0_i5  (to led_5__N_40 +)

   Delay:               0.561ns  (41.7% logic, 58.3% route), 2 logic levels.

 Constraint Details:

      0.561ns physical path delay SLICE_33 to SLICE_32 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 5.686ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -4.069ns skew requirement (totaling 4.056ns) by 3.495ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18D.CLK to     R14C18D.Q1 SLICE_33 (from clk_c)
ROUTE        11     0.327     R14C18D.Q1 to     R13C18D.A0 mode_1
CTOF_DEL    ---     0.101     R13C18D.A0 to     R13C18D.F0 SLICE_32
ROUTE         1     0.000     R13C18D.F0 to    R13C18D.DI0 n2612 (to led_5__N_40)
                  --------
                    0.561   (41.7% logic, 58.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18D.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.154     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.154     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     0.856      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.177     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.319     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.177     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     0.361     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
REG_DEL     ---     0.154    R14C17D.CLK to     R14C17D.Q0 SLICE_29
ROUTE        14     0.275     R14C17D.Q0 to     R14C17A.C1 led_5__N_26
CTOF_DEL    ---     0.177     R14C17A.C1 to     R14C17A.F1 SLICE_60
ROUTE         8     0.897     R14C17A.F1 to    R13C18D.CLK led_5__N_40
                  --------
                    5.634   (25.6% logic, 74.4% route), 7 logic levels.


Error: The following path exceeds requirements by 3.491ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mode_i0  (from clk_c +)
   Destination:    FF         Data in        led_5__I_0_i5  (to led_5__N_40 +)

   Delay:               0.565ns  (41.4% logic, 58.6% route), 2 logic levels.

 Constraint Details:

      0.565ns physical path delay SLICE_33 to SLICE_32 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 5.686ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -4.069ns skew requirement (totaling 4.056ns) by 3.491ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18D.CLK to     R14C18D.Q0 SLICE_33 (from clk_c)
ROUTE        11     0.331     R14C18D.Q0 to     R13C18D.D0 mode_0
CTOF_DEL    ---     0.101     R13C18D.D0 to     R13C18D.F0 SLICE_32
ROUTE         1     0.000     R13C18D.F0 to    R13C18D.DI0 n2612 (to led_5__N_40)
                  --------
                    0.565   (41.4% logic, 58.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18D.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.154     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.154     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     0.856      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.177     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.319     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.177     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     0.361     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
REG_DEL     ---     0.154    R14C17D.CLK to     R14C17D.Q0 SLICE_29
ROUTE        14     0.275     R14C17D.Q0 to     R14C17A.C1 led_5__N_26
CTOF_DEL    ---     0.177     R14C17A.C1 to     R14C17A.F1 SLICE_60
ROUTE         8     0.897     R14C17A.F1 to    R13C18D.CLK led_5__N_40
                  --------
                    5.634   (25.6% logic, 74.4% route), 7 logic levels.


================================================================================
<A name="par_twr_pref_1_4"></A>Preference: FREQUENCY NET "current_state_1__N_80" 218.198000 MHz ;
            51 items scored, 50 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.934ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mode_i0  (from clk_c +)
   Destination:    FF         Data in        current_state_1__I_10_i1  (to current_state_1__N_80 +)

   Delay:               0.619ns  (54.1% logic, 45.9% route), 3 logic levels.

 Constraint Details:

      0.619ns physical path delay SLICE_33 to SLICE_26 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 4.583ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.566ns skew requirement (totaling 2.553ns) by 1.934ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18D.CLK to     R14C18D.Q0 SLICE_33 (from clk_c)
ROUTE        11     0.143     R14C18D.Q0 to     R14C16B.D1 mode_0
CTOF_DEL    ---     0.101     R14C16B.D1 to     R14C16B.F1 SLICE_30
ROUTE         7     0.141     R14C16B.F1 to     R14C17C.C0 n2621
CTOF_DEL    ---     0.101     R14C17C.C0 to     R14C17C.F0 SLICE_26
ROUTE         1     0.000     R14C17C.F0 to    R14C17C.DI0 current_state_1__N_68 (to current_state_1__N_80)
                  --------
                    0.619   (54.1% logic, 45.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18D.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.154     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.154     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     0.856      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.177     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.319     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.177     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     0.361     R14C16D.F1 to    R14C17C.CLK current_state_1__N_80
                  --------
                    4.131   (26.9% logic, 73.1% route), 5 logic levels.


Error: The following path exceeds requirements by 1.849ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mode_i2  (from clk_c +)
   Destination:    FF         Data in        current_state_1__I_10_i1  (to current_state_1__N_80 +)

   Delay:               0.704ns  (47.6% logic, 52.4% route), 3 logic levels.

 Constraint Details:

      0.704ns physical path delay SLICE_55 to SLICE_26 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 4.583ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.566ns skew requirement (totaling 2.553ns) by 1.849ns

 Physical Path Details:

      Data path SLICE_55 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18C.CLK to     R14C18C.Q0 SLICE_55 (from clk_c)
ROUTE        11     0.228     R14C18C.Q0 to     R14C16B.A1 mode_2
CTOF_DEL    ---     0.101     R14C16B.A1 to     R14C16B.F1 SLICE_30
ROUTE         7     0.141     R14C16B.F1 to     R14C17C.C0 n2621
CTOF_DEL    ---     0.101     R14C17C.C0 to     R14C17C.F0 SLICE_26
ROUTE         1     0.000     R14C17C.F0 to    R14C17C.DI0 current_state_1__N_68 (to current_state_1__N_80)
                  --------
                    0.704   (47.6% logic, 52.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18C.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.154     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.154     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     0.856      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.177     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.319     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.177     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     0.361     R14C16D.F1 to    R14C17C.CLK current_state_1__N_80
                  --------
                    4.131   (26.9% logic, 73.1% route), 5 logic levels.


Error: The following path exceeds requirements by 1.824ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mode_i2  (from clk_c +)
   Destination:    FF         Data in        current_state_1__I_10_i2  (to current_state_1__N_80 +)

   Delay:               0.729ns  (46.0% logic, 54.0% route), 3 logic levels.

 Constraint Details:

      0.729ns physical path delay SLICE_55 to SLICE_29 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 4.583ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.566ns skew requirement (totaling 2.553ns) by 1.824ns

 Physical Path Details:

      Data path SLICE_55 to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18C.CLK to     R14C18C.Q0 SLICE_55 (from clk_c)
ROUTE        11     0.142     R14C18C.Q0 to     R13C18D.C1 mode_2
CTOF_DEL    ---     0.101     R13C18D.C1 to     R13C18D.F1 SLICE_32
ROUTE         7     0.252     R13C18D.F1 to     R14C17D.C0 n2617
CTOF_DEL    ---     0.101     R14C17D.C0 to     R14C17D.F0 SLICE_29
ROUTE         1     0.000     R14C17D.F0 to    R14C17D.DI0 current_state_1__N_46 (to current_state_1__N_80)
                  --------
                    0.729   (46.0% logic, 54.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18C.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.154     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.154     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     0.856      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.177     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.319     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.177     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     0.361     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
                  --------
                    4.131   (26.9% logic, 73.1% route), 5 logic levels.


Error: The following path exceeds requirements by 1.812ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mode_i1  (from clk_c +)
   Destination:    FF         Data in        current_state_1__I_10_i1  (to current_state_1__N_80 +)

   Delay:               0.741ns  (45.2% logic, 54.8% route), 3 logic levels.

 Constraint Details:

      0.741ns physical path delay SLICE_33 to SLICE_26 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 4.583ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.566ns skew requirement (totaling 2.553ns) by 1.812ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18D.CLK to     R14C18D.Q1 SLICE_33 (from clk_c)
ROUTE        11     0.265     R14C18D.Q1 to     R14C16B.C1 mode_1
CTOF_DEL    ---     0.101     R14C16B.C1 to     R14C16B.F1 SLICE_30
ROUTE         7     0.141     R14C16B.F1 to     R14C17C.C0 n2621
CTOF_DEL    ---     0.101     R14C17C.C0 to     R14C17C.F0 SLICE_26
ROUTE         1     0.000     R14C17C.F0 to    R14C17C.DI0 current_state_1__N_68 (to current_state_1__N_80)
                  --------
                    0.741   (45.2% logic, 54.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18D.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.154     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.154     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     0.856      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.177     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.319     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.177     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     0.361     R14C16D.F1 to    R14C17C.CLK current_state_1__N_80
                  --------
                    4.131   (26.9% logic, 73.1% route), 5 logic levels.


Error: The following path exceeds requirements by 1.739ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mode_i1  (from clk_c +)
   Destination:    FF         Data in        current_state_1__I_10_i2  (to current_state_1__N_80 +)

   Delay:               0.814ns  (41.2% logic, 58.8% route), 3 logic levels.

 Constraint Details:

      0.814ns physical path delay SLICE_33 to SLICE_29 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 4.583ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.566ns skew requirement (totaling 2.553ns) by 1.739ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18D.CLK to     R14C18D.Q1 SLICE_33 (from clk_c)
ROUTE        11     0.227     R14C18D.Q1 to     R13C18D.B1 mode_1
CTOF_DEL    ---     0.101     R13C18D.B1 to     R13C18D.F1 SLICE_32
ROUTE         7     0.252     R13C18D.F1 to     R14C17D.C0 n2617
CTOF_DEL    ---     0.101     R14C17D.C0 to     R14C17D.F0 SLICE_29
ROUTE         1     0.000     R14C17D.F0 to    R14C17D.DI0 current_state_1__N_46 (to current_state_1__N_80)
                  --------
                    0.814   (41.2% logic, 58.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18D.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.154     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.154     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     0.856      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.177     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.319     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.177     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     0.361     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
                  --------
                    4.131   (26.9% logic, 73.1% route), 5 logic levels.


Error: The following path exceeds requirements by 1.678ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mode_i0  (from clk_c +)
   Destination:    FF         Data in        current_state_1__I_10_i2  (to current_state_1__N_80 +)

   Delay:               0.831ns  (28.2% logic, 71.8% route), 2 logic levels.

 Constraint Details:

      0.831ns physical path delay SLICE_33 to SLICE_29 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 4.583ns)
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -2.566ns skew requirement (totaling 2.509ns) by 1.678ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18D.CLK to     R14C18D.Q0 SLICE_33 (from clk_c)
ROUTE        11     0.143     R14C18D.Q0 to     R14C16B.D1 mode_0
CTOF_DEL    ---     0.101     R14C16B.D1 to     R14C16B.F1 SLICE_30
ROUTE         7     0.454     R14C16B.F1 to    R14C17D.LSR n2621 (to current_state_1__N_80)
                  --------
                    0.831   (28.2% logic, 71.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18D.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.154     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.154     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     0.856      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.177     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.319     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.177     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     0.361     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
                  --------
                    4.131   (26.9% logic, 73.1% route), 5 logic levels.


Error: The following path exceeds requirements by 1.635ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mode_i0  (from clk_c +)
   Destination:    FF         Data in        current_state_1__I_10_i2  (to current_state_1__N_80 +)

   Delay:               0.918ns  (36.5% logic, 63.5% route), 3 logic levels.

 Constraint Details:

      0.918ns physical path delay SLICE_33 to SLICE_29 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 4.583ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.566ns skew requirement (totaling 2.553ns) by 1.635ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18D.CLK to     R14C18D.Q0 SLICE_33 (from clk_c)
ROUTE        11     0.331     R14C18D.Q0 to     R13C18D.D1 mode_0
CTOF_DEL    ---     0.101     R13C18D.D1 to     R13C18D.F1 SLICE_32
ROUTE         7     0.252     R13C18D.F1 to     R14C17D.C0 n2617
CTOF_DEL    ---     0.101     R14C17D.C0 to     R14C17D.F0 SLICE_29
ROUTE         1     0.000     R14C17D.F0 to    R14C17D.DI0 current_state_1__N_46 (to current_state_1__N_80)
                  --------
                    0.918   (36.5% logic, 63.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18D.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.154     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.154     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     0.856      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.177     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.319     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.177     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     0.361     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
                  --------
                    4.131   (26.9% logic, 73.1% route), 5 logic levels.


Error: The following path exceeds requirements by 1.593ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mode_i2  (from clk_c +)
   Destination:    FF         Data in        current_state_1__I_10_i2  (to current_state_1__N_80 +)

   Delay:               0.916ns  (25.5% logic, 74.5% route), 2 logic levels.

 Constraint Details:

      0.916ns physical path delay SLICE_55 to SLICE_29 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 4.583ns)
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -2.566ns skew requirement (totaling 2.509ns) by 1.593ns

 Physical Path Details:

      Data path SLICE_55 to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18C.CLK to     R14C18C.Q0 SLICE_55 (from clk_c)
ROUTE        11     0.228     R14C18C.Q0 to     R14C16B.A1 mode_2
CTOF_DEL    ---     0.101     R14C16B.A1 to     R14C16B.F1 SLICE_30
ROUTE         7     0.454     R14C16B.F1 to    R14C17D.LSR n2621 (to current_state_1__N_80)
                  --------
                    0.916   (25.5% logic, 74.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18C.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.154     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.154     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     0.856      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.177     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.319     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.177     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     0.361     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
                  --------
                    4.131   (26.9% logic, 73.1% route), 5 logic levels.


Error: The following path exceeds requirements by 1.556ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mode_i1  (from clk_c +)
   Destination:    FF         Data in        current_state_1__I_10_i2  (to current_state_1__N_80 +)

   Delay:               0.953ns  (24.6% logic, 75.4% route), 2 logic levels.

 Constraint Details:

      0.953ns physical path delay SLICE_33 to SLICE_29 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 4.583ns)
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -2.566ns skew requirement (totaling 2.509ns) by 1.556ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18D.CLK to     R14C18D.Q1 SLICE_33 (from clk_c)
ROUTE        11     0.265     R14C18D.Q1 to     R14C16B.C1 mode_1
CTOF_DEL    ---     0.101     R14C16B.C1 to     R14C16B.F1 SLICE_30
ROUTE         7     0.454     R14C16B.F1 to    R14C17D.LSR n2621 (to current_state_1__N_80)
                  --------
                    0.953   (24.6% logic, 75.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18D.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.154     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.154     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     0.856      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.177     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.319     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.177     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     0.361     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
                  --------
                    4.131   (26.9% logic, 73.1% route), 5 logic levels.


Error: The following path exceeds requirements by 1.214ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_seconds_main_688_689__i5  (from clk_1000ms +)
   Destination:    FF         Data in        current_state_1__I_10_i2  (to current_state_1__N_80 +)

   Delay:               0.817ns  (47.7% logic, 52.3% route), 3 logic levels.

 Constraint Details:

      0.817ns physical path delay SLICE_24 to SLICE_29 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 4.583ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.044ns skew requirement (totaling 2.031ns) by 1.214ns

 Physical Path Details:

      Data path SLICE_24 to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C17C.CLK to      R9C17C.Q1 SLICE_24 (from clk_1000ms)
ROUTE        12     0.151      R9C17C.Q1 to     R10C17C.C1 counter_seconds_main_4
CTOOFX_DEL  ---     0.156     R10C17C.C1 to   R10C17C.OFX0 i1811/SLICE_43
ROUTE         1     0.276   R10C17C.OFX0 to     R14C17D.D0 current_state_1__N_55
CTOF_DEL    ---     0.101     R14C17D.D0 to     R14C17D.F0 SLICE_29
ROUTE         1     0.000     R14C17D.F0 to    R14C17D.DI0 current_state_1__N_46 (to current_state_1__N_80)
                  --------
                    0.817   (47.7% logic, 52.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.154     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
                  --------
                    2.087   (28.9% logic, 71.1% route), 2 logic levels.

      Destination Clock Path clk to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to     R8C14B.CLK clk_c
REG_DEL     ---     0.154     R8C14B.CLK to      R8C14B.Q0 SLICE_25
ROUTE         3     0.368      R8C14B.Q0 to     R9C17C.CLK clk_1000ms
REG_DEL     ---     0.154     R9C17C.CLK to      R9C17C.Q0 SLICE_24
ROUTE        11     0.856      R9C17C.Q0 to     R14C16D.A0 counter_seconds_main_3
CTOF_DEL    ---     0.177     R14C16D.A0 to     R14C16D.F0 SLICE_57
ROUTE         1     0.319     R14C16D.F0 to     R14C16D.A1 n2043
CTOF_DEL    ---     0.177     R14C16D.A1 to     R14C16D.F1 SLICE_57
ROUTE         2     0.361     R14C16D.F1 to    R14C17D.CLK current_state_1__N_80
                  --------
                    4.131   (26.9% logic, 73.1% route), 5 logic levels.


================================================================================
<A name="par_twr_pref_1_5"></A>Preference: FREQUENCY NET "column_c_derived_3" 399.840000 MHz ;
            3 items scored, 3 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.922ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mode_i0  (from clk_c +)
   Destination:    FF         Data in        mode_2__I_0_i1  (to column_c_derived_3 +)

   Delay:               0.290ns  (45.9% logic, 54.1% route), 1 logic levels.

 Constraint Details:

      0.290ns physical path delay SLICE_33 to SLICE_35 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 2.501ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.231ns skew requirement (totaling 1.212ns) by 0.922ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18D.CLK to     R14C18D.Q0 SLICE_33 (from clk_c)
ROUTE        11     0.157     R14C18D.Q0 to     R14C18B.M0 mode_0 (to column_c_derived_3)
                  --------
                    0.290   (45.9% logic, 54.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18D.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18C.CLK clk_c
REG_DEL     ---     0.154    R14C18C.CLK to     R14C18C.Q0 SLICE_55
ROUTE        11     0.262     R14C18C.Q0 to     R14C18A.C0 mode_2
CTOF_DEL    ---     0.177     R14C18A.C0 to     R14C18A.F0 SLICE_54
ROUTE         2     0.262     R14C18A.F0 to     R14C18C.C1 n5
CTOF_DEL    ---     0.177     R14C18C.C1 to     R14C18C.F1 SLICE_55
ROUTE         2     0.199     R14C18C.F1 to    R14C18B.CLK column_c_derived_3
                  --------
                    2.796   (34.2% logic, 65.8% route), 4 logic levels.


Error: The following path exceeds requirements by 0.817ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mode_i2  (from clk_c +)
   Destination:    FF         Data in        mode_2__I_0_i3  (to column_c_derived_3 +)

   Delay:               0.663ns  (20.1% logic, 79.9% route), 1 logic levels.

 Constraint Details:

      0.663ns physical path delay SLICE_55 to SLICE_36 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 2.501ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.499ns skew requirement (totaling 1.480ns) by 0.817ns

 Physical Path Details:

      Data path SLICE_55 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18C.CLK to     R14C18C.Q0 SLICE_55 (from clk_c)
ROUTE        11     0.530     R14C18C.Q0 to      R8C16A.M0 mode_2 (to column_c_derived_3)
                  --------
                    0.663   (20.1% logic, 79.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18C.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18C.CLK clk_c
REG_DEL     ---     0.154    R14C18C.CLK to     R14C18C.Q0 SLICE_55
ROUTE        11     0.262     R14C18C.Q0 to     R14C18A.C0 mode_2
CTOF_DEL    ---     0.177     R14C18A.C0 to     R14C18A.F0 SLICE_54
ROUTE         2     0.262     R14C18A.F0 to     R14C18C.C1 n5
CTOF_DEL    ---     0.177     R14C18C.C1 to     R14C18C.F1 SLICE_55
ROUTE         2     0.467     R14C18C.F1 to     R8C16A.CLK column_c_derived_3
                  --------
                    3.064   (31.2% logic, 68.8% route), 4 logic levels.


Error: The following path exceeds requirements by 0.624ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mode_i1  (from clk_c +)
   Destination:    FF         Data in        mode_2__I_0_i2  (to column_c_derived_3 +)

   Delay:               0.588ns  (22.6% logic, 77.4% route), 1 logic levels.

 Constraint Details:

      0.588ns physical path delay SLICE_33 to SLICE_35 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 2.501ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.231ns skew requirement (totaling 1.212ns) by 0.624ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18D.CLK to     R14C18D.Q1 SLICE_33 (from clk_c)
ROUTE        11     0.455     R14C18D.Q1 to     R14C18B.M1 mode_1 (to column_c_derived_3)
                  --------
                    0.588   (22.6% logic, 77.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18D.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        16     1.116       C1.PADDI to    R14C18C.CLK clk_c
REG_DEL     ---     0.154    R14C18C.CLK to     R14C18C.Q0 SLICE_55
ROUTE        11     0.262     R14C18C.Q0 to     R14C18A.C0 mode_2
CTOF_DEL    ---     0.177     R14C18A.C0 to     R14C18A.F0 SLICE_54
ROUTE         2     0.262     R14C18A.F0 to     R14C18C.C1 n5
CTOF_DEL    ---     0.177     R14C18C.C1 to     R14C18C.F1 SLICE_55
ROUTE         2     0.199     R14C18C.F1 to    R14C18B.CLK column_c_derived_3
                  --------
                    2.796   (34.2% logic, 65.8% route), 4 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 238.493000 MHz ;  |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
FREQUENCY NET "clk_1000ms" 399.840000   |             |             |
MHz ;                                   |     0.000 ns|     0.381 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"seven_segment_disp_right_6__N_20"      |             |             |
99.364000 MHz ;                         |     0.000 ns|    -5.704 ns|   2 *
                                        |             |             |
FREQUENCY NET "led_5__N_40" 175.871000  |             |             |
MHz ;                                   |     0.000 ns|    -3.680 ns|   2 *
                                        |             |             |
FREQUENCY NET "current_state_1__N_80"   |             |             |
218.198000 MHz ;                        |     0.000 ns|    -1.934 ns|   3 *
                                        |             |             |
FREQUENCY NET "column_c_derived_3"      |             |             |
399.840000 MHz ;                        |     0.000 ns|    -0.922 ns|   1 *
                                        |             |             |
----------------------------------------------------------------------------


4 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2213">n2213</a>                                   |       1|    1600|     36.72%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2691">n2691</a>                                   |       5|    1508|     34.61%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2613">n2613</a>                                   |       5|    1333|     30.59%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=tens_place_1_N_98_1">tens_place_1_N_98_1</a>                     |       7|    1310|     30.07%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n4_adj_3">n4_adj_3</a>                                |       4|    1033|     23.71%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ones_place_5">ones_place_5</a>                            |       9|    1001|     22.97%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2212">n2212</a>                                   |       1|     993|     22.79%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=seven_segment_disp_right_6__N_20">seven_segment_disp_right_6__N_20</a>        |       5|     928|     21.30%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=disp_number_2">disp_number_2</a>                           |       6|     874|     20.06%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=seven_segment_disp_right_6__N_1">seven_segment_disp_right_6__N_1</a>         |       1|     848|     19.46%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=disp_number_3">disp_number_3</a>                           |       6|     847|     19.44%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2609">n2609</a>                                   |       4|     824|     18.91%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=seven_segment_disp_right_6__N_18">seven_segment_disp_right_6__N_18</a>        |       1|     796|     18.27%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=disp_number_4">disp_number_4</a>                           |       7|     785|     18.02%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2619">n2619</a>                                   |       4|     743|     17.05%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n22">n22</a>                                     |       2|     740|     16.98%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ones_place_6">ones_place_6</a>                            |       4|     721|     16.55%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2214">n2214</a>                                   |       1|     707|     16.23%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ones_place_3">ones_place_3</a>                            |       8|     691|     15.86%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=seven_segment_disp_right_6__N_19">seven_segment_disp_right_6__N_19</a>        |       1|     684|     15.70%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ones_place_4">ones_place_4</a>                            |       4|     661|     15.17%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ones_place_2">ones_place_2</a>                            |      11|     632|     14.51%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=seven_segment_disp_right_6__N_17">seven_segment_disp_right_6__N_17</a>        |       1|     625|     14.34%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=seven_segment_disp_right_6__N_16">seven_segment_disp_right_6__N_16</a>        |       1|     559|     12.83%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=disp_number_1">disp_number_1</a>                           |       5|     538|     12.35%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=disp_number_5">disp_number_5</a>                           |       6|     517|     11.87%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=disp_number_6">disp_number_6</a>                           |       6|     515|     11.82%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2606">n2606</a>                                   |       1|     445|     10.21%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 6 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 16
   Covered under: FREQUENCY NET "clk_c" 238.493000 MHz ;

Clock Domain: column_c_derived_3   Source: SLICE_55.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "column_c_derived_3" 399.840000 MHz ;   Transfers: 3

Clock Domain: current_state_1__N_80   Source: SLICE_57.F1   Loads: 2
   Covered under: FREQUENCY NET "current_state_1__N_80" 218.198000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "current_state_1__N_80" 218.198000 MHz ;   Transfers: 3

   Clock Domain: clk_1000ms   Source: SLICE_25.Q0
      Covered under: FREQUENCY NET "current_state_1__N_80" 218.198000 MHz ;   Transfers: 5

Clock Domain: led_5__N_40   Source: SLICE_60.F1   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "led_5__N_40" 175.871000 MHz ;   Transfers: 3

   Clock Domain: current_state_1__N_80   Source: SLICE_57.F1
      Covered under: FREQUENCY NET "led_5__N_40" 175.871000 MHz ;   Transfers: 2

   Clock Domain: clk_1000ms   Source: SLICE_25.Q0
      Covered under: FREQUENCY NET "led_5__N_40" 175.871000 MHz ;   Transfers: 5

Clock Domain: clk_1000ms   Source: SLICE_25.Q0   Loads: 3
   Covered under: FREQUENCY NET "clk_1000ms" 399.840000 MHz ;

Clock Domain: seven_segment_disp_right_6__N_20   Source: SLICE_66.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: led_5__N_40   Source: SLICE_60.F1
      Covered under: FREQUENCY NET "seven_segment_disp_right_6__N_20" 99.364000 MHz ;   Transfers: 7


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 4357  Score: 18630488
Cumulative negative slack: 18630488

Constraints cover 6666 paths, 13 nets, and 453 connections (85.47% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 4654 (setup), 4357 (hold)
Score: 1084988432 (setup), 18630488 (hold)
Cumulative negative slack: 1103618920 (1084988432+18630488)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
