Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.
Reading design: cpu_class.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu_class.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu_class"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Use New Parser                     : yes
Top Module Name                    : cpu_class
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/main/class/fpga/ipcore_dir/memory.vhd" into library work
Parsing entity <memory>.
Parsing architecture <memory_a> of entity <memory>.
Parsing VHDL file "/home/main/class/fpga/lib.vhd" into library work
Parsing package <uas>.
Parsing package body <uas>.
Parsing VHDL file "/home/main/class/fpga/cpu_class.vhd" into library work
Parsing entity <cpu_class>.
Parsing architecture <Behavioral> of entity <cpu_class>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <cpu_class> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "/home/main/class/fpga/cpu_class.vhd" Line 41: Using initial value "0" for mem_we since it is never assigned
WARNING:HDLCompiler:871 - "/home/main/class/fpga/cpu_class.vhd" Line 42: Using initial value "0000000000000000" for mem_addr since it is never assigned
WARNING:HDLCompiler:871 - "/home/main/class/fpga/cpu_class.vhd" Line 43: Using initial value "00000000" for mem_data_in since it is never assigned

Elaborating entity <memory> (architecture <memory_a>) from library <work>.
WARNING:HDLCompiler:634 - "/home/main/class/fpga/cpu_class.vhd" Line 50: Net <portb_buf[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/main/class/fpga/cpu_class.vhd" Line 51: Net <portc_buf[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/main/class/fpga/cpu_class.vhd" Line 52: Net <portd_buf[7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_class>.
    Related source file is "/home/main/class/fpga/cpu_class.vhd".
INFO:Xst:3210 - "/home/main/class/fpga/cpu_class.vhd" line 168: Output port <douta> of the instance <cpu_memory> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <portb_buf> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <portc_buf> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <portd_buf> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit register for signal <cpu_process.program_counter>.
    Found 24-bit register for signal <clock_divider.counter>.
    Found 1-bit register for signal <cpu_clock>.
    Found 1-bit register for signal <register_a<7>>.
    Found 1-bit register for signal <register_a<6>>.
    Found 1-bit register for signal <register_a<5>>.
    Found 1-bit register for signal <register_a<4>>.
    Found 1-bit register for signal <register_a<3>>.
    Found 1-bit register for signal <register_a<2>>.
    Found 1-bit register for signal <register_a<1>>.
    Found 1-bit register for signal <register_a<0>>.
    Found 24-bit adder for signal <clock_divider.counter[23]_GND_5_o_add_6_OUT> created at line 129.
    Found 16-bit adder for signal <cpu_process.program_counter[15]_GND_5_o_add_10_OUT> created at line 151.
    Found 16-bit adder for signal <n0072> created at line 155.
    Found 16-bit adder for signal <GND_5_o_GND_5_o_add_30_OUT> created at line 162.
    Found 16x8-bit Read Only RAM for signal <cpu_process.program_counter[3]_X_5_o_wide_mux_9_OUT>
    Found 16x8-bit Read Only RAM for signal <cpu_process.program_counter[15]_X_5_o_wide_mux_13_OUT>
    Found 16-bit comparator greater for signal <cpu_process.program_counter[15]_GND_5_o_LessThan_9_o> created at line 143
    Summary:
	inferred   2 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <cpu_class> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port Read Only RAM                    : 2
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 3
 24-bit adder                                          : 1
# Registers                                            : 4
 1-bit register                                        : 1
 16-bit register                                       : 1
 24-bit register                                       : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 16-bit comparator greater                             : 1
# Multiplexers                                         : 1
 16-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/memory.ngc>.
Loading core <memory> for timing and area information for instance <cpu_memory>.

Synthesizing (advanced) Unit <cpu_class>.
The following registers are absorbed into counter <clock_divider.counter>: 1 register on signal <clock_divider.counter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cpu_process.program_counter[3]_X_5_o_wide_mux_9_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cpu_process.program_counter<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cpu_process.program_counter[15]_X_5_o_wide_mux_13_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cpu_process.program_counter[15]_GND_5_o_add_10_OUT<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cpu_class> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port distributed Read Only RAM        : 2
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 2
 4-bit adder                                           : 1
# Counters                                             : 1
 24-bit up counter                                     : 1
# Registers                                            : 25
 Flip-Flops                                            : 25
# Comparators                                          : 1
 16-bit comparator greater                             : 1
# Multiplexers                                         : 1
 16-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <register_a_3> in Unit <cpu_class> is equivalent to the following FF/Latch, which will be removed : <register_a_1> 
INFO:Xst:2261 - The FF/Latch <register_a_2> in Unit <cpu_class> is equivalent to the following FF/Latch, which will be removed : <register_a_0> 

Optimizing unit <cpu_class> ...
WARNING:Xst:1293 - FF/Latch <cpu_process.program_counter_4> has a constant value of 0 in block <cpu_class>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu_process.program_counter_5> has a constant value of 0 in block <cpu_class>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu_process.program_counter_6> has a constant value of 0 in block <cpu_class>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu_process.program_counter_7> has a constant value of 0 in block <cpu_class>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu_process.program_counter_8> has a constant value of 0 in block <cpu_class>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu_process.program_counter_9> has a constant value of 0 in block <cpu_class>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu_process.program_counter_10> has a constant value of 0 in block <cpu_class>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu_process.program_counter_11> has a constant value of 0 in block <cpu_class>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu_process.program_counter_12> has a constant value of 0 in block <cpu_class>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu_process.program_counter_13> has a constant value of 0 in block <cpu_class>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu_process.program_counter_14> has a constant value of 0 in block <cpu_class>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu_process.program_counter_15> has a constant value of 0 in block <cpu_class>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <register_a_6> in Unit <cpu_class> is equivalent to the following FF/Latch, which will be removed : <register_a_4> 
INFO:Xst:2261 - The FF/Latch <register_a_7> in Unit <cpu_class> is equivalent to the following FF/Latch, which will be removed : <register_a_5> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_class, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cpu_class.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 124
#      GND                         : 2
#      INV                         : 2
#      LUT1                        : 26
#      LUT2                        : 4
#      LUT3                        : 2
#      LUT4                        : 7
#      LUT5                        : 6
#      LUT6                        : 12
#      MUXCY                       : 29
#      VCC                         : 2
#      XORCY                       : 32
# FlipFlops/Latches                : 35
#      FDC                         : 25
#      FDCE                        : 4
#      FDE                         : 6
# RAMS                             : 32
#      RAMB16BWER                  : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              35  out of  18224     0%  
 Number of Slice LUTs:                   59  out of   9112     0%  
    Number used as Logic:                59  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     61
   Number with an unused Flip Flop:      26  out of     61    42%  
   Number with an unused LUT:             2  out of     61     3%  
   Number of fully used LUT-FF pairs:    33  out of     61    54%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    232    14%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               32  out of     32   100%  
    Number using Block RAM only:         32
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                | Load  |
-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------+
cpu_clock                          | NONE(cpu_process.program_counter_0)                                                                                                  | 42    |
clk                                | BUFGP                                                                                                                                | 25    |
cpu_memory/N1                      | NONE(cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 32    |
-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.034ns (Maximum Frequency: 247.911MHz)
   Minimum input arrival time before clock: 3.923ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'cpu_clock'
  Clock period: 4.034ns (frequency: 247.911MHz)
  Total number of paths / destination ports: 139 / 16
-------------------------------------------------------------------------
Delay:               4.034ns (Levels of Logic = 8)
  Source:            cpu_process.program_counter_0 (FF)
  Destination:       cpu_process.program_counter_3 (FF)
  Source Clock:      cpu_clock rising
  Destination Clock: cpu_clock rising

  Data Path: cpu_process.program_counter_0 to cpu_process.program_counter_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.447   0.882  cpu_process.program_counter_0 (cpu_process.program_counter_0)
     INV:I->O              1   0.206   0.000  Madd_cpu_process.program_counter[15]_GND_5_o_add_10_OUT_lut<0>_INV_0 (Madd_cpu_process.program_counter[15]_GND_5_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_cpu_process.program_counter[15]_GND_5_o_add_10_OUT_cy<0> (Madd_cpu_process.program_counter[15]_GND_5_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_cpu_process.program_counter[15]_GND_5_o_add_10_OUT_cy<1> (Madd_cpu_process.program_counter[15]_GND_5_o_add_10_OUT_cy<1>)
     XORCY:CI->O           4   0.180   0.684  Madd_cpu_process.program_counter[15]_GND_5_o_add_10_OUT_xor<2> (cpu_process.program_counter[15]_GND_5_o_add_10_OUT<2>)
     LUT5:I4->O            1   0.205   0.000  _n0156<2>1 (_n0156<2>)
     MUXCY:S->O            0   0.172   0.000  Madd_GND_5_o_GND_5_o_add_30_OUT_cy<2> (Madd_GND_5_o_GND_5_o_add_30_OUT_cy<2>)
     XORCY:CI->O           1   0.180   0.580  Madd_GND_5_o_GND_5_o_add_30_OUT_xor<3> (GND_5_o_GND_5_o_add_30_OUT<3>)
     LUT4:I3->O            1   0.205   0.000  Mmux_GND_5_o_GND_5_o_mux_31_OUT101 (GND_5_o_GND_5_o_mux_31_OUT<3>)
     FDCE:D                    0.102          cpu_process.program_counter_3
    ----------------------------------------
    Total                      4.034ns (1.888ns logic, 2.146ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.763ns (frequency: 361.912MHz)
  Total number of paths / destination ports: 325 / 25
-------------------------------------------------------------------------
Delay:               2.763ns (Levels of Logic = 2)
  Source:            clock_divider.counter_13 (FF)
  Destination:       cpu_clock (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clock_divider.counter_13 to cpu_clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  clock_divider.counter_13 (clock_divider.counter_13)
     LUT6:I0->O            1   0.203   0.827  GND_5_o_clock_divider.counter[23]_equal_6_o<23>1 (GND_5_o_clock_divider.counter[23]_equal_6_o<23>)
     LUT5:I1->O            1   0.203   0.000  cpu_clock_rstpot (cpu_clock_rstpot)
     FDC:D                     0.102          cpu_clock
    ----------------------------------------
    Total                      2.763ns (0.955ns logic, 1.808ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cpu_clock'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.923ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       register_a_7 (FF)
  Destination Clock: cpu_clock rising

  Data Path: rst to register_a_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            30   1.222   1.492  rst_IBUF (rst_IBUF)
     LUT5:I2->O            4   0.205   0.683  _n0099_inv1 (_n0099_inv)
     FDE:CE                    0.322          register_a_7
    ----------------------------------------
    Total                      3.923ns (1.749ns logic, 2.174ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              2.915ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       clock_divider.counter_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to clock_divider.counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            30   1.222   1.263  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.430          clock_divider.counter_0
    ----------------------------------------
    Total                      2.915ns (1.652ns logic, 1.263ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpu_clock'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            register_a_2 (FF)
  Destination:       porta<7> (PAD)
  Source Clock:      cpu_clock rising

  Data Path: register_a_2 to porta<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.616  register_a_2 (register_a_2)
     OBUF:I->O                 2.571          porta_7_OBUF (porta<7>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.763|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cpu_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cpu_clock      |    4.034|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.40 secs
 
--> 


Total memory usage is 491260 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :    8 (   0 filtered)

