digital "ShiftRegister" {
  module ShiftRegister8bit ports:(clk, reset, serial_in, shift_enable, serial_out, parallel_out[7:0]) params:(WIDTH:8)

  net clk, reset, serial_in, shift_enable, serial_out
  net parallel_out[7:0]
}
