<html>
  <head>
    <link rel="stylesheet" href="connectivity_table_styles.css">
  </head>
  <body>
    <h3>Instance Name: <span style="font-weight:normal">tag_sram</span>
    </h3>
    <h3>Module: <span style="font-weight:normal">sky130_sram_0kbytes_1r1w_16x32_8</span>
    </h3>
    <h3>Instance Hierarchy: <span style="font-weight:normal">
        <a href="instruction_cache.html">instruction_cache</a>.<a href="instruction_cache.icache_stage1_m.html">icache_stage1_m</a>.<a href="instruction_cache.icache_stage1_m.tag_array_m.html">tag_array_m</a>.<a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html">tag_sram</a>
      </span>
    </h3>
    <table>
      <thead>
        <tr>
          <td>Variable Name</td>
          <td>Variable Info</td>
          <td>Driver</td>
          <td>Load</td>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td rowspan="1" id="clk0">
            <p>clk0</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#31">import/sky130_sram_0kbytes_1r1w_16x32_8.v, 31:10</a>
            </p>
          </td>
          <td>
            <h4>gated_clk</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#gated_clk">instruction_cache.icache_stage1_m.tag_array_m.gated_clk</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#44">src/tag_array.v:44</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="csb0">
            <p>csb0</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#32">import/sky130_sram_0kbytes_1r1w_16x32_8.v, 32:11</a>
            </p>
          </td>
          <td>
            <h4>i_w_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#i_w_valid">instruction_cache.icache_stage1_m.tag_array_m.i_w_valid</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#45">src/tag_array.v:45</a>
            </p>
          </td>
          <td>
            <h4>csb0_reg</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#csb0_reg">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.csb0_reg</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#51">import/sky130_sram_0kbytes_1r1w_16x32_8.v:51</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="wmask0">
            <p>wmask0</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#34">import/sky130_sram_0kbytes_1r1w_16x32_8.v, 34:28</a>
            </p>
          </td>
          <td>
            <h4>i_w_wmask</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#i_w_wmask">instruction_cache.icache_stage1_m.tag_array_m.i_w_wmask</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#46">src/tag_array.v:46</a>
            </p>
          </td>
          <td>
            <h4>wmask0_reg</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#wmask0_reg">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.wmask0_reg</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#52">import/sky130_sram_0kbytes_1r1w_16x32_8.v:52</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="addr0">
            <p>addr0</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#33">import/sky130_sram_0kbytes_1r1w_16x32_8.v, 33:27</a>
            </p>
          </td>
          <td>
            <h4>i_w_addr</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#i_w_addr">instruction_cache.icache_stage1_m.tag_array_m.i_w_addr</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#47">src/tag_array.v:47</a>
            </p>
          </td>
          <td>
            <h4>addr0_reg</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#addr0_reg">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.addr0_reg</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#53">import/sky130_sram_0kbytes_1r1w_16x32_8.v:53</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="din0">
            <p>din0</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#35">import/sky130_sram_0kbytes_1r1w_16x32_8.v, 35:27</a>
            </p>
          </td>
          <td>
            <h4>i_w_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#i_w_data">instruction_cache.icache_stage1_m.tag_array_m.i_w_data</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#48">src/tag_array.v:48</a>
            </p>
          </td>
          <td>
            <h4>din0_reg</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#din0_reg">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.din0_reg</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#54">import/sky130_sram_0kbytes_1r1w_16x32_8.v:54</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="clk1">
            <p>clk1</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#36">import/sky130_sram_0kbytes_1r1w_16x32_8.v, 36:10</a>
            </p>
          </td>
          <td>
            <h4>gated_clk</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#gated_clk">instruction_cache.icache_stage1_m.tag_array_m.gated_clk</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#50">src/tag_array.v:50</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="csb1">
            <p>csb1</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#37">import/sky130_sram_0kbytes_1r1w_16x32_8.v, 37:11</a>
            </p>
          </td>
          <td>
            <h4>i_r_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#i_r_valid">instruction_cache.icache_stage1_m.tag_array_m.i_r_valid</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#51">src/tag_array.v:51</a>
            </p>
          </td>
          <td>
            <h4>csb1_reg</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#csb1_reg">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.csb1_reg</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#66">import/sky130_sram_0kbytes_1r1w_16x32_8.v:66</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="addr1">
            <p>addr1</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#38">import/sky130_sram_0kbytes_1r1w_16x32_8.v, 38:27</a>
            </p>
          </td>
          <td>
            <h4>i_r_addr</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#i_r_addr">instruction_cache.icache_stage1_m.tag_array_m.i_r_addr</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#52">src/tag_array.v:52</a>
            </p>
          </td>
          <td>
            <h4>addr1_reg</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#addr1_reg">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.addr1_reg</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#67">import/sky130_sram_0kbytes_1r1w_16x32_8.v:67</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="dout1">
            <p>dout1</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#39">import/sky130_sram_0kbytes_1r1w_16x32_8.v, 39:27</a>
            </p>
          </td>
          <td>
            <p>32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</p>
            <p>Examine RTL: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#70">import/sky130_sram_0kbytes_1r1w_16x32_8.v:70</a>
            </p>
          </td>
          <td>
            <h4>ss_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.html#ss_data">instruction_cache.icache_stage1_m.tag_array_m.ss_data</a>
            </p>
            <p>Examine RTL: <a href="src__tag_array.v.html#53">src/tag_array.v:53</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>mem</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#mem">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.mem</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#97">import/sky130_sram_0kbytes_1r1w_16x32_8.v:97</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>addr1_reg</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#addr1_reg">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.addr1_reg</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#97">import/sky130_sram_0kbytes_1r1w_16x32_8.v:97</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="NUM_WMASKS">
            <p>NUM_WMASKS</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, parameter</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#18">import/sky130_sram_0kbytes_1r1w_16x32_8.v, 18:13</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="DATA_WIDTH">
            <p>DATA_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, parameter</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#19">import/sky130_sram_0kbytes_1r1w_16x32_8.v, 19:13</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="ADDR_WIDTH">
            <p>ADDR_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, parameter</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#20">import/sky130_sram_0kbytes_1r1w_16x32_8.v, 20:13</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="RAM_DEPTH">
            <p>RAM_DEPTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, parameter</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#21">import/sky130_sram_0kbytes_1r1w_16x32_8.v, 21:13</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="DELAY">
            <p>DELAY</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, parameter</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#23">import/sky130_sram_0kbytes_1r1w_16x32_8.v, 23:13</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="VERBOSE">
            <p>VERBOSE</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, parameter</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#24">import/sky130_sram_0kbytes_1r1w_16x32_8.v, 24:13</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="T_HOLD">
            <p>T_HOLD</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, parameter</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#25">import/sky130_sram_0kbytes_1r1w_16x32_8.v, 25:13</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="4" id="mem">
            <p>mem</p>
          </td>
          <td rowspan="4">
            <p>
              <strong>type</strong>: array</p>
            <p>
              <strong>dim</strong>: [0:15] [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#41">import/sky130_sram_0kbytes_1r1w_16x32_8.v, 41:27</a>
            </p>
          </td>
          <td>
            <h4>addr0_reg</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#addr0_reg">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.addr0_reg</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#82">import/sky130_sram_0kbytes_1r1w_16x32_8.v:82</a>
            </p>
          </td>
          <td>
            <h4>dout1</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#dout1">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.dout1</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#97">import/sky130_sram_0kbytes_1r1w_16x32_8.v:97</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>addr0_reg</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#addr0_reg">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.addr0_reg</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#84">import/sky130_sram_0kbytes_1r1w_16x32_8.v:84</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>addr0_reg</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#addr0_reg">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.addr0_reg</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#86">import/sky130_sram_0kbytes_1r1w_16x32_8.v:86</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>addr0_reg</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#addr0_reg">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.addr0_reg</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#88">import/sky130_sram_0kbytes_1r1w_16x32_8.v:88</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="csb0_reg">
            <p>csb0_reg</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#43">import/sky130_sram_0kbytes_1r1w_16x32_8.v, 43:8</a>
            </p>
          </td>
          <td>
            <h4>csb0</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#csb0">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.csb0</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#51">import/sky130_sram_0kbytes_1r1w_16x32_8.v:51</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="wmask0_reg">
            <p>wmask0_reg</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#44">import/sky130_sram_0kbytes_1r1w_16x32_8.v, 44:26</a>
            </p>
          </td>
          <td>
            <h4>wmask0</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#wmask0">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.wmask0</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#52">import/sky130_sram_0kbytes_1r1w_16x32_8.v:52</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="4" id="addr0_reg">
            <p>addr0_reg</p>
          </td>
          <td rowspan="4">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#45">import/sky130_sram_0kbytes_1r1w_16x32_8.v, 45:25</a>
            </p>
          </td>
          <td>
            <h4>addr0</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#addr0">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.addr0</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#53">import/sky130_sram_0kbytes_1r1w_16x32_8.v:53</a>
            </p>
          </td>
          <td>
            <h4>mem</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#mem">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.mem</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#82">import/sky130_sram_0kbytes_1r1w_16x32_8.v:82</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>mem</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#mem">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.mem</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#84">import/sky130_sram_0kbytes_1r1w_16x32_8.v:84</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>mem</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#mem">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.mem</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#86">import/sky130_sram_0kbytes_1r1w_16x32_8.v:86</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>mem</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#mem">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.mem</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#88">import/sky130_sram_0kbytes_1r1w_16x32_8.v:88</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="din0_reg">
            <p>din0_reg</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#46">import/sky130_sram_0kbytes_1r1w_16x32_8.v, 46:25</a>
            </p>
          </td>
          <td>
            <h4>din0</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#din0">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.din0</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#54">import/sky130_sram_0kbytes_1r1w_16x32_8.v:54</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="csb1_reg">
            <p>csb1_reg</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#59">import/sky130_sram_0kbytes_1r1w_16x32_8.v, 59:8</a>
            </p>
          </td>
          <td>
            <h4>csb1</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#csb1">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.csb1</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#66">import/sky130_sram_0kbytes_1r1w_16x32_8.v:66</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="addr1_reg">
            <p>addr1_reg</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#60">import/sky130_sram_0kbytes_1r1w_16x32_8.v, 60:25</a>
            </p>
          </td>
          <td>
            <h4>addr1</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#addr1">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.addr1</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#67">import/sky130_sram_0kbytes_1r1w_16x32_8.v:67</a>
            </p>
          </td>
          <td>
            <h4>dout1</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.tag_array_m.tag_sram.html#dout1">instruction_cache.icache_stage1_m.tag_array_m.tag_sram.dout1</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_0kbytes_1r1w_16x32_8.v.html#97">import/sky130_sram_0kbytes_1r1w_16x32_8.v:97</a>
            </p>
          </td>
        </tr>
      </tbody>
    </table>
  </body>
  <p>
    <a href="index.html">Design Hierarchy Index</a>
  </p>
</html>