Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Dec  9 20:17:48 2025
| Host         : trinh-Latitude-3540 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
| Design       : system_top
| Device       : xczu2eg-sfvc784-1-e
| Speed File   : -1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 13677 |     0 |          0 |     47232 | 28.96 |
|   LUT as Logic             | 11665 |     0 |          0 |     47232 | 24.70 |
|   LUT as Memory            |  2012 |     0 |          0 |     28800 |  6.99 |
|     LUT as Distributed RAM |  1138 |     0 |            |           |       |
|     LUT as Shift Register  |   874 |     0 |            |           |       |
| CLB Registers              | 22641 |     0 |          0 |     94464 | 23.97 |
|   Register as Flip Flop    | 22641 |     0 |          0 |     94464 | 23.97 |
|   Register as Latch        |     0 |     0 |          0 |     94464 |  0.00 |
| CARRY8                     |   409 |     0 |          0 |      8820 |  4.64 |
| F7 Muxes                   |    54 |     0 |          0 |     35280 |  0.15 |
| F8 Muxes                   |     0 |     0 |          0 |     17640 |  0.00 |
| F9 Muxes                   |     0 |     0 |          0 |      8820 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 79    |          Yes |           - |          Set |
| 3353  |          Yes |           - |        Reset |
| 495   |          Yes |         Set |            - |
| 18714 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  3116 |     0 |          0 |      8820 | 35.33 |
|   CLBL                                     |  1967 |     0 |            |           |       |
|   CLBM                                     |  1149 |     0 |            |           |       |
| LUT as Logic                               | 11665 |     0 |          0 |     47232 | 24.70 |
|   using O5 output only                     |   432 |       |            |           |       |
|   using O6 output only                     |  8385 |       |            |           |       |
|   using O5 and O6                          |  2848 |       |            |           |       |
| LUT as Memory                              |  2012 |     0 |          0 |     28800 |  6.99 |
|   LUT as Distributed RAM                   |  1138 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |    22 |       |            |           |       |
|     using O5 and O6                        |  1116 |       |            |           |       |
|   LUT as Shift Register                    |   874 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   588 |       |            |           |       |
|     using O5 and O6                        |   286 |       |            |           |       |
| CLB Registers                              | 22641 |     0 |          0 |     94464 | 23.97 |
|   Register driven from within the CLB      | 11659 |       |            |           |       |
|   Register driven from outside the CLB     | 10982 |       |            |           |       |
|     LUT in front of the register is unused |  8243 |       |            |           |       |
|     LUT in front of the register is used   |  2739 |       |            |           |       |
| Unique Control Sets                        |   969 |       |          0 |     17640 |  5.49 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   20 |     0 |          0 |       150 | 13.33 |
|   RAMB36/FIFO*    |   20 |     0 |          0 |       150 | 13.33 |
|     RAMB36E2 only |   20 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       300 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   14 |     0 |          0 |       240 |  5.83 |
|   DSP48E2 only |   14 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   53 |    53 |          0 |       252 | 21.03 |
| HPIOB_M          |   26 |    26 |          0 |        72 | 36.11 |
|   INPUT          |   12 |       |            |           |       |
|   OUTPUT         |   14 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |   27 |    27 |          0 |        72 | 37.50 |
|   INPUT          |   13 |       |            |           |       |
|   OUTPUT         |   14 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        48 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    8 |     8 |          0 |        72 | 11.11 |
|   DIFFINBUF      |    8 |     8 |            |           |       |
| HPIOBDIFFOUTBUF  |    8 |     8 |          0 |        72 | 11.11 |
|   OBUFDS         |    8 |     8 |            |           |       |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    1 |     0 |          0 |        24 |  4.17 |
| BITSLICE_RX_TX   |   24 |    24 |          0 |       936 |  2.56 |
|   IDELAY         |    7 |     7 |            |           |       |
|   OSERDES        |   10 |    10 |            |           |       |
|   IDDR           |    7 |     7 |            |           |       |
| BITSLICE_TX      |    0 |     0 |          0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        12 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    9 |     0 |          0 |       196 |  4.59 |
|   BUFGCE             |    3 |     0 |          0 |        88 |  3.41 |
|   BUFGCE_DIV         |    2 |     0 |          0 |        12 | 16.67 |
|   BUFG_PS            |    2 |     0 |          0 |        72 |  2.78 |
|   BUFGCTRL*          |    1 |     0 |          0 |        24 |  4.17 |
| PLL                  |    0 |     0 |          0 |         6 |  0.00 |
| MMCM                 |    1 |     0 |          0 |         3 | 33.33 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+------------+-----------+--------+
| Site Type | Used | Fixed | Prohibited | Available |  Util% |
+-----------+------+-------+------------+-----------+--------+
| PS8       |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |          0 |         1 |   0.00 |
+-----------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDRE       | 18714 |            Register |
| LUT3       |  4300 |                 CLB |
| LUT6       |  4127 |                 CLB |
| FDCE       |  3353 |            Register |
| LUT2       |  2149 |                 CLB |
| RAMD32     |  1970 |                 CLB |
| LUT5       |  1810 |                 CLB |
| LUT4       |  1597 |                 CLB |
| SRL16E     |   770 |                 CLB |
| LUT1       |   530 |                 CLB |
| FDSE       |   495 |            Register |
| CARRY8     |   409 |                 CLB |
| SRLC32E    |   386 |                 CLB |
| RAMS32     |   284 |                 CLB |
| FDPE       |    79 |            Register |
| MUXF7      |    54 |                 CLB |
| RAMB36E2   |    20 |            BLOCKRAM |
| IBUFCTRL   |    17 |              Others |
| DSP48E2    |    14 |          Arithmetic |
| OBUF       |    12 |                 I/O |
| OSERDESE3  |    10 |                 I/O |
| INBUF      |     9 |                 I/O |
| OBUFDS     |     8 |                 I/O |
| DIFFINBUF  |     8 |                 I/O |
| IDELAYE3   |     7 |                 I/O |
| IDDRE1     |     7 |            Register |
| SRLC16E    |     4 |                 CLB |
| BUFGCE     |     3 |               Clock |
| BUFG_PS    |     2 |               Clock |
| BUFGCE_DIV |     2 |               Clock |
| PS8        |     1 |            Advanced |
| MMCME4_ADV |     1 |               Clock |
| IDELAYCTRL |     1 |                 I/O |
| BUFGCTRL   |     1 |               Clock |
| BSCANE2    |     1 |       Configuration |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+
| dbg_hub  |    1 |
+----------+------+


