Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Dec 12 23:14:54 2024
| Host         : LAPTOP-D1MNH2FH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ov7670_top_timing_summary_routed.rpt -pb ov7670_top_timing_summary_routed.pb -rpx ov7670_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ov7670_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     217         
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (221)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (445)
5. checking no_input_delay (12)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (221)
--------------------------
 There are 207 register/latch pins with no clock driven by root clock pin: OV7670_PCLK (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: capture/Predict_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_display/vga_hsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (445)
--------------------------------------------------
 There are 445 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.614        0.000                      0                  242        0.151        0.000                      0                  242        3.000        0.000                       0                   132  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk100                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       17.483        0.000                      0                   25        0.208        0.000                      0                   25        9.500        0.000                       0                    27  
  clk_out2_clk_wiz_0       34.019        0.000                      0                  175        0.151        0.000                      0                  175       19.500        0.000                       0                   101  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       16.614        0.000                      0                   42        0.209        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  clk_out2_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.483ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.704ns (28.343%)  route 1.780ns (71.657%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 18.454 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.568    -0.944    btn_debounce/clk_out1
    SLICE_X11Y42         FDRE                                         r  btn_debounce/c_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  btn_debounce/c_reg[19]/Q
                         net (fo=2, routed)           0.833     0.346    btn_debounce/c_reg[19]
    SLICE_X10Y43         LUT6 (Prop_lut6_I2_O)        0.124     0.470 r  btn_debounce/o_i_3/O
                         net (fo=1, routed)           0.947     1.416    btn_debounce/o_i_3_n_0
    SLICE_X10Y40         LUT5 (Prop_lut5_I1_O)        0.124     1.540 r  btn_debounce/o_i_1/O
                         net (fo=1, routed)           0.000     1.540    btn_debounce/o_i_1_n_0
    SLICE_X10Y40         FDRE                                         r  btn_debounce/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.449    18.454    btn_debounce/clk_out1
    SLICE_X10Y40         FDRE                                         r  btn_debounce/o_reg/C
                         clock pessimism              0.577    19.030    
                         clock uncertainty           -0.084    18.947    
    SLICE_X10Y40         FDRE (Setup_fdre_C_D)        0.077    19.024    btn_debounce/o_reg
  -------------------------------------------------------------------
                         required time                         19.024    
                         arrival time                          -1.540    
  -------------------------------------------------------------------
                         slack                                 17.483    

Slack (MET) :             17.544ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 1.920ns (79.582%)  route 0.493ns (20.418%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.566    -0.946    btn_debounce/clk_out1
    SLICE_X11Y38         FDRE                                         r  btn_debounce/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  btn_debounce/c_reg[1]/Q
                         net (fo=2, routed)           0.493     0.003    btn_debounce/c_reg[1]
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.677 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.677    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.791 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.791    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.905 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.905    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.019 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.019    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.133 r  btn_debounce/c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.133    btn_debounce/c_reg[16]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.467 r  btn_debounce/c_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.467    btn_debounce/c_reg[20]_i_1_n_6
    SLICE_X11Y43         FDRE                                         r  btn_debounce/c_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.451    18.456    btn_debounce/clk_out1
    SLICE_X11Y43         FDRE                                         r  btn_debounce/c_reg[21]/C
                         clock pessimism              0.577    19.032    
                         clock uncertainty           -0.084    18.949    
    SLICE_X11Y43         FDRE (Setup_fdre_C_D)        0.062    19.011    btn_debounce/c_reg[21]
  -------------------------------------------------------------------
                         required time                         19.011    
                         arrival time                          -1.467    
  -------------------------------------------------------------------
                         slack                                 17.544    

Slack (MET) :             17.565ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 1.899ns (79.402%)  route 0.493ns (20.598%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.566    -0.946    btn_debounce/clk_out1
    SLICE_X11Y38         FDRE                                         r  btn_debounce/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  btn_debounce/c_reg[1]/Q
                         net (fo=2, routed)           0.493     0.003    btn_debounce/c_reg[1]
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.677 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.677    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.791 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.791    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.905 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.905    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.019 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.019    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.133 r  btn_debounce/c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.133    btn_debounce/c_reg[16]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.446 r  btn_debounce/c_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.446    btn_debounce/c_reg[20]_i_1_n_4
    SLICE_X11Y43         FDRE                                         r  btn_debounce/c_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.451    18.456    btn_debounce/clk_out1
    SLICE_X11Y43         FDRE                                         r  btn_debounce/c_reg[23]/C
                         clock pessimism              0.577    19.032    
                         clock uncertainty           -0.084    18.949    
    SLICE_X11Y43         FDRE (Setup_fdre_C_D)        0.062    19.011    btn_debounce/c_reg[23]
  -------------------------------------------------------------------
                         required time                         19.011    
                         arrival time                          -1.446    
  -------------------------------------------------------------------
                         slack                                 17.565    

Slack (MET) :             17.639ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 1.825ns (78.745%)  route 0.493ns (21.255%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.566    -0.946    btn_debounce/clk_out1
    SLICE_X11Y38         FDRE                                         r  btn_debounce/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  btn_debounce/c_reg[1]/Q
                         net (fo=2, routed)           0.493     0.003    btn_debounce/c_reg[1]
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.677 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.677    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.791 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.791    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.905 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.905    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.019 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.019    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.133 r  btn_debounce/c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.133    btn_debounce/c_reg[16]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.372 r  btn_debounce/c_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.372    btn_debounce/c_reg[20]_i_1_n_5
    SLICE_X11Y43         FDRE                                         r  btn_debounce/c_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.451    18.456    btn_debounce/clk_out1
    SLICE_X11Y43         FDRE                                         r  btn_debounce/c_reg[22]/C
                         clock pessimism              0.577    19.032    
                         clock uncertainty           -0.084    18.949    
    SLICE_X11Y43         FDRE (Setup_fdre_C_D)        0.062    19.011    btn_debounce/c_reg[22]
  -------------------------------------------------------------------
                         required time                         19.011    
                         arrival time                          -1.372    
  -------------------------------------------------------------------
                         slack                                 17.639    

Slack (MET) :             17.655ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 1.809ns (78.597%)  route 0.493ns (21.403%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.566    -0.946    btn_debounce/clk_out1
    SLICE_X11Y38         FDRE                                         r  btn_debounce/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  btn_debounce/c_reg[1]/Q
                         net (fo=2, routed)           0.493     0.003    btn_debounce/c_reg[1]
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.677 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.677    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.791 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.791    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.905 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.905    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.019 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.019    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.133 r  btn_debounce/c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.133    btn_debounce/c_reg[16]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.356 r  btn_debounce/c_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.356    btn_debounce/c_reg[20]_i_1_n_7
    SLICE_X11Y43         FDRE                                         r  btn_debounce/c_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.451    18.456    btn_debounce/clk_out1
    SLICE_X11Y43         FDRE                                         r  btn_debounce/c_reg[20]/C
                         clock pessimism              0.577    19.032    
                         clock uncertainty           -0.084    18.949    
    SLICE_X11Y43         FDRE (Setup_fdre_C_D)        0.062    19.011    btn_debounce/c_reg[20]
  -------------------------------------------------------------------
                         required time                         19.011    
                         arrival time                          -1.356    
  -------------------------------------------------------------------
                         slack                                 17.655    

Slack (MET) :             17.657ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 1.806ns (78.569%)  route 0.493ns (21.431%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 18.455 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.566    -0.946    btn_debounce/clk_out1
    SLICE_X11Y38         FDRE                                         r  btn_debounce/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  btn_debounce/c_reg[1]/Q
                         net (fo=2, routed)           0.493     0.003    btn_debounce/c_reg[1]
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.677 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.677    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.791 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.791    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.905 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.905    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.019 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.019    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.353 r  btn_debounce/c_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.353    btn_debounce/c_reg[16]_i_1_n_6
    SLICE_X11Y42         FDRE                                         r  btn_debounce/c_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.450    18.455    btn_debounce/clk_out1
    SLICE_X11Y42         FDRE                                         r  btn_debounce/c_reg[17]/C
                         clock pessimism              0.577    19.031    
                         clock uncertainty           -0.084    18.948    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)        0.062    19.010    btn_debounce/c_reg[17]
  -------------------------------------------------------------------
                         required time                         19.010    
                         arrival time                          -1.353    
  -------------------------------------------------------------------
                         slack                                 17.657    

Slack (MET) :             17.678ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 1.785ns (78.371%)  route 0.493ns (21.629%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 18.455 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.566    -0.946    btn_debounce/clk_out1
    SLICE_X11Y38         FDRE                                         r  btn_debounce/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  btn_debounce/c_reg[1]/Q
                         net (fo=2, routed)           0.493     0.003    btn_debounce/c_reg[1]
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.677 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.677    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.791 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.791    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.905 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.905    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.019 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.019    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.332 r  btn_debounce/c_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.332    btn_debounce/c_reg[16]_i_1_n_4
    SLICE_X11Y42         FDRE                                         r  btn_debounce/c_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.450    18.455    btn_debounce/clk_out1
    SLICE_X11Y42         FDRE                                         r  btn_debounce/c_reg[19]/C
                         clock pessimism              0.577    19.031    
                         clock uncertainty           -0.084    18.948    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)        0.062    19.010    btn_debounce/c_reg[19]
  -------------------------------------------------------------------
                         required time                         19.010    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                 17.678    

Slack (MET) :             17.752ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 1.711ns (77.645%)  route 0.493ns (22.355%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 18.455 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.566    -0.946    btn_debounce/clk_out1
    SLICE_X11Y38         FDRE                                         r  btn_debounce/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  btn_debounce/c_reg[1]/Q
                         net (fo=2, routed)           0.493     0.003    btn_debounce/c_reg[1]
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.677 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.677    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.791 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.791    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.905 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.905    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.019 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.019    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.258 r  btn_debounce/c_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.258    btn_debounce/c_reg[16]_i_1_n_5
    SLICE_X11Y42         FDRE                                         r  btn_debounce/c_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.450    18.455    btn_debounce/clk_out1
    SLICE_X11Y42         FDRE                                         r  btn_debounce/c_reg[18]/C
                         clock pessimism              0.577    19.031    
                         clock uncertainty           -0.084    18.948    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)        0.062    19.010    btn_debounce/c_reg[18]
  -------------------------------------------------------------------
                         required time                         19.010    
                         arrival time                          -1.258    
  -------------------------------------------------------------------
                         slack                                 17.752    

Slack (MET) :             17.768ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 1.695ns (77.481%)  route 0.493ns (22.519%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 18.455 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.566    -0.946    btn_debounce/clk_out1
    SLICE_X11Y38         FDRE                                         r  btn_debounce/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  btn_debounce/c_reg[1]/Q
                         net (fo=2, routed)           0.493     0.003    btn_debounce/c_reg[1]
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.677 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.677    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.791 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.791    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.905 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.905    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.019 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.019    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.242 r  btn_debounce/c_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.242    btn_debounce/c_reg[16]_i_1_n_7
    SLICE_X11Y42         FDRE                                         r  btn_debounce/c_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.450    18.455    btn_debounce/clk_out1
    SLICE_X11Y42         FDRE                                         r  btn_debounce/c_reg[16]/C
                         clock pessimism              0.577    19.031    
                         clock uncertainty           -0.084    18.948    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)        0.062    19.010    btn_debounce/c_reg[16]
  -------------------------------------------------------------------
                         required time                         19.010    
                         arrival time                          -1.242    
  -------------------------------------------------------------------
                         slack                                 17.768    

Slack (MET) :             17.771ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 1.692ns (77.451%)  route 0.493ns (22.549%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 18.455 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.566    -0.946    btn_debounce/clk_out1
    SLICE_X11Y38         FDRE                                         r  btn_debounce/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  btn_debounce/c_reg[1]/Q
                         net (fo=2, routed)           0.493     0.003    btn_debounce/c_reg[1]
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.677 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.677    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.791 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.791    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.905 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.905    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.239 r  btn_debounce/c_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.239    btn_debounce/c_reg[12]_i_1_n_6
    SLICE_X11Y41         FDRE                                         r  btn_debounce/c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.450    18.455    btn_debounce/clk_out1
    SLICE_X11Y41         FDRE                                         r  btn_debounce/c_reg[13]/C
                         clock pessimism              0.577    19.031    
                         clock uncertainty           -0.084    18.948    
    SLICE_X11Y41         FDRE (Setup_fdre_C_D)        0.062    19.010    btn_debounce/c_reg[13]
  -------------------------------------------------------------------
                         required time                         19.010    
                         arrival time                          -1.239    
  -------------------------------------------------------------------
                         slack                                 17.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.989%)  route 0.159ns (46.011%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.564    -0.617    btn_debounce/clk_out1
    SLICE_X11Y38         FDRE                                         r  btn_debounce/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  btn_debounce/c_reg[0]/Q
                         net (fo=2, routed)           0.159    -0.318    btn_debounce/c_reg[0]
    SLICE_X10Y40         LUT5 (Prop_lut5_I3_O)        0.045    -0.273 r  btn_debounce/o_i_1/O
                         net (fo=1, routed)           0.000    -0.273    btn_debounce/o_i_1_n_0
    SLICE_X10Y40         FDRE                                         r  btn_debounce/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.835    -0.855    btn_debounce/clk_out1
    SLICE_X10Y40         FDRE                                         r  btn_debounce/o_reg/C
                         clock pessimism              0.254    -0.600    
    SLICE_X10Y40         FDRE (Hold_fdre_C_D)         0.120    -0.480    btn_debounce/o_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.565    -0.616    btn_debounce/clk_out1
    SLICE_X11Y40         FDRE                                         r  btn_debounce/c_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  btn_debounce/c_reg[11]/Q
                         net (fo=2, routed)           0.117    -0.358    btn_debounce/c_reg[11]
    SLICE_X11Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.250 r  btn_debounce/c_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.250    btn_debounce/c_reg[8]_i_1_n_4
    SLICE_X11Y40         FDRE                                         r  btn_debounce/c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.835    -0.855    btn_debounce/clk_out1
    SLICE_X11Y40         FDRE                                         r  btn_debounce/c_reg[11]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X11Y40         FDRE (Hold_fdre_C_D)         0.105    -0.511    btn_debounce/c_reg[11]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.565    -0.616    btn_debounce/clk_out1
    SLICE_X11Y41         FDRE                                         r  btn_debounce/c_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  btn_debounce/c_reg[15]/Q
                         net (fo=2, routed)           0.117    -0.358    btn_debounce/c_reg[15]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.250 r  btn_debounce/c_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.250    btn_debounce/c_reg[12]_i_1_n_4
    SLICE_X11Y41         FDRE                                         r  btn_debounce/c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.835    -0.855    btn_debounce/clk_out1
    SLICE_X11Y41         FDRE                                         r  btn_debounce/c_reg[15]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X11Y41         FDRE (Hold_fdre_C_D)         0.105    -0.511    btn_debounce/c_reg[15]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.566    -0.615    btn_debounce/clk_out1
    SLICE_X11Y43         FDRE                                         r  btn_debounce/c_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  btn_debounce/c_reg[23]/Q
                         net (fo=2, routed)           0.117    -0.357    btn_debounce/c_reg[23]
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.249 r  btn_debounce/c_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.249    btn_debounce/c_reg[20]_i_1_n_4
    SLICE_X11Y43         FDRE                                         r  btn_debounce/c_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.836    -0.854    btn_debounce/clk_out1
    SLICE_X11Y43         FDRE                                         r  btn_debounce/c_reg[23]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X11Y43         FDRE (Hold_fdre_C_D)         0.105    -0.510    btn_debounce/c_reg[23]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.565    -0.616    btn_debounce/clk_out1
    SLICE_X11Y42         FDRE                                         r  btn_debounce/c_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  btn_debounce/c_reg[19]/Q
                         net (fo=2, routed)           0.120    -0.355    btn_debounce/c_reg[19]
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.247 r  btn_debounce/c_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.247    btn_debounce/c_reg[16]_i_1_n_4
    SLICE_X11Y42         FDRE                                         r  btn_debounce/c_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.835    -0.855    btn_debounce/clk_out1
    SLICE_X11Y42         FDRE                                         r  btn_debounce/c_reg[19]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X11Y42         FDRE (Hold_fdre_C_D)         0.105    -0.511    btn_debounce/c_reg[19]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.564    -0.617    btn_debounce/clk_out1
    SLICE_X11Y38         FDRE                                         r  btn_debounce/c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  btn_debounce/c_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.356    btn_debounce/c_reg[3]
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.248 r  btn_debounce/c_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.248    btn_debounce/c_reg[0]_i_2_n_4
    SLICE_X11Y38         FDRE                                         r  btn_debounce/c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.834    -0.856    btn_debounce/clk_out1
    SLICE_X11Y38         FDRE                                         r  btn_debounce/c_reg[3]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X11Y38         FDRE (Hold_fdre_C_D)         0.105    -0.512    btn_debounce/c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.564    -0.617    btn_debounce/clk_out1
    SLICE_X11Y39         FDRE                                         r  btn_debounce/c_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  btn_debounce/c_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.356    btn_debounce/c_reg[7]
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.248 r  btn_debounce/c_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.248    btn_debounce/c_reg[4]_i_1_n_4
    SLICE_X11Y39         FDRE                                         r  btn_debounce/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.834    -0.856    btn_debounce/clk_out1
    SLICE_X11Y39         FDRE                                         r  btn_debounce/c_reg[7]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X11Y39         FDRE (Hold_fdre_C_D)         0.105    -0.512    btn_debounce/c_reg[7]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.566    -0.615    btn_debounce/clk_out1
    SLICE_X11Y43         FDRE                                         r  btn_debounce/c_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  btn_debounce/c_reg[20]/Q
                         net (fo=2, routed)           0.116    -0.358    btn_debounce/c_reg[20]
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.243 r  btn_debounce/c_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.243    btn_debounce/c_reg[20]_i_1_n_7
    SLICE_X11Y43         FDRE                                         r  btn_debounce/c_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.836    -0.854    btn_debounce/clk_out1
    SLICE_X11Y43         FDRE                                         r  btn_debounce/c_reg[20]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X11Y43         FDRE (Hold_fdre_C_D)         0.105    -0.510    btn_debounce/c_reg[20]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.564    -0.617    btn_debounce/clk_out1
    SLICE_X11Y39         FDRE                                         r  btn_debounce/c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  btn_debounce/c_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.360    btn_debounce/c_reg[4]
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.245 r  btn_debounce/c_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.245    btn_debounce/c_reg[4]_i_1_n_7
    SLICE_X11Y39         FDRE                                         r  btn_debounce/c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.834    -0.856    btn_debounce/clk_out1
    SLICE_X11Y39         FDRE                                         r  btn_debounce/c_reg[4]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X11Y39         FDRE (Hold_fdre_C_D)         0.105    -0.512    btn_debounce/c_reg[4]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.565    -0.616    btn_debounce/clk_out1
    SLICE_X11Y40         FDRE                                         r  btn_debounce/c_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  btn_debounce/c_reg[8]/Q
                         net (fo=2, routed)           0.116    -0.359    btn_debounce/c_reg[8]
    SLICE_X11Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.244 r  btn_debounce/c_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.244    btn_debounce/c_reg[8]_i_1_n_7
    SLICE_X11Y40         FDRE                                         r  btn_debounce/c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.835    -0.855    btn_debounce/clk_out1
    SLICE_X11Y40         FDRE                                         r  btn_debounce/c_reg[8]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X11Y40         FDRE (Hold_fdre_C_D)         0.105    -0.511    btn_debounce/c_reg[8]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    clk_div/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y38     btn_debounce/c_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y40     btn_debounce/c_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y40     btn_debounce/c_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y41     btn_debounce/c_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y41     btn_debounce/c_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y41     btn_debounce/c_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y41     btn_debounce/c_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y42     btn_debounce/c_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y38     btn_debounce/c_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y38     btn_debounce/c_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y40     btn_debounce/c_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y40     btn_debounce/c_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y40     btn_debounce/c_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y40     btn_debounce/c_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y41     btn_debounce/c_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y41     btn_debounce/c_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y41     btn_debounce/c_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y41     btn_debounce/c_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y38     btn_debounce/c_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y38     btn_debounce/c_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y40     btn_debounce/c_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y40     btn_debounce/c_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y40     btn_debounce/c_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y40     btn_debounce/c_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y41     btn_debounce/c_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y41     btn_debounce/c_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y41     btn_debounce/c_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y41     btn_debounce/c_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.019ns  (required time - arrival time)
  Source:                 IIC/LUT_INDEX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/sccb_sender/I2C_BIT_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.882ns  (logic 1.530ns (26.012%)  route 4.352ns (73.988%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.631    -0.881    IIC/clk_out2
    SLICE_X6Y37          FDCE                                         r  IIC/LUT_INDEX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.518    -0.363 f  IIC/LUT_INDEX_reg[6]/Q
                         net (fo=61, routed)          1.630     1.267    IIC/OV7670_RGB565_Config/LUT_INDEX_reg[6]
    SLICE_X2Y34          LUT3 (Prop_lut3_I1_O)        0.124     1.391 r  IIC/OV7670_RGB565_Config/I2C_BIT_i_34/O
                         net (fo=3, routed)           1.062     2.453    IIC/OV7670_RGB565_Config/I2C_BIT_i_34_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I0_O)        0.124     2.577 r  IIC/OV7670_RGB565_Config/I2C_BIT_i_22/O
                         net (fo=2, routed)           0.588     3.165    IIC/sccb_sender/data10
    SLICE_X5Y38          LUT6 (Prop_lut6_I1_O)        0.124     3.289 r  IIC/sccb_sender/I2C_BIT_i_32/O
                         net (fo=1, routed)           0.000     3.289    IIC/sccb_sender/I2C_BIT_i_32_n_0
    SLICE_X5Y38          MUXF7 (Prop_muxf7_I1_O)      0.217     3.506 r  IIC/sccb_sender/I2C_BIT_reg_i_14/O
                         net (fo=1, routed)           0.661     4.168    IIC/sccb_sender/I2C_BIT_reg_i_14_n_0
    SLICE_X4Y38          LUT5 (Prop_lut5_I4_O)        0.299     4.467 r  IIC/sccb_sender/I2C_BIT_i_3/O
                         net (fo=1, routed)           0.410     4.877    IIC/sccb_sender/I2C_BIT_i_3_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I2_O)        0.124     5.001 r  IIC/sccb_sender/I2C_BIT_i_1/O
                         net (fo=1, routed)           0.000     5.001    IIC/sccb_sender/I2C_BIT_i_1_n_0
    SLICE_X3Y39          FDPE                                         r  IIC/sccb_sender/I2C_BIT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.517    38.522    IIC/sccb_sender/clk_out2
    SLICE_X3Y39          FDPE                                         r  IIC/sccb_sender/I2C_BIT_reg/C
                         clock pessimism              0.564    39.085    
                         clock uncertainty           -0.095    38.991    
    SLICE_X3Y39          FDPE (Setup_fdpe_C_D)        0.029    39.020    IIC/sccb_sender/I2C_BIT_reg
  -------------------------------------------------------------------
                         required time                         39.020    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                 34.019    

Slack (MET) :             34.430ns  (required time - arrival time)
  Source:                 IIC/LUT_INDEX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/LUT_INDEX_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 1.050ns (21.096%)  route 3.927ns (78.904%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.631    -0.881    IIC/clk_out2
    SLICE_X7Y37          FDCE                                         r  IIC/LUT_INDEX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.425 f  IIC/LUT_INDEX_reg[3]/Q
                         net (fo=60, routed)          1.759     1.334    IIC/LUT_INDEX_reg[3]
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124     1.458 r  IIC/FSM_onehot_mSetup_ST[2]_i_6/O
                         net (fo=1, routed)           0.483     1.941    IIC/FSM_onehot_mSetup_ST[2]_i_6_n_0
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.116     2.057 r  IIC/FSM_onehot_mSetup_ST[2]_i_4/O
                         net (fo=7, routed)           0.759     2.817    IIC/Config_Done1__4
    SLICE_X6Y41          LUT4 (Prop_lut4_I3_O)        0.354     3.171 r  IIC/LUT_INDEX[0]_i_1/O
                         net (fo=8, routed)           0.926     4.097    IIC/LUT_INDEX[0]_i_1_n_0
    SLICE_X8Y37          FDCE                                         r  IIC/LUT_INDEX_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.446    38.451    IIC/clk_out2
    SLICE_X8Y37          FDCE                                         r  IIC/LUT_INDEX_reg[0]/C
                         clock pessimism              0.564    39.014    
                         clock uncertainty           -0.095    38.920    
    SLICE_X8Y37          FDCE (Setup_fdce_C_CE)      -0.393    38.527    IIC/LUT_INDEX_reg[0]
  -------------------------------------------------------------------
                         required time                         38.527    
                         arrival time                          -4.097    
  -------------------------------------------------------------------
                         slack                                 34.430    

Slack (MET) :             34.667ns  (required time - arrival time)
  Source:                 IIC/sccb_sender/SD_COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/sccb_sender/ACKR2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 1.323ns (25.304%)  route 3.905ns (74.696%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.637    -0.875    IIC/sccb_sender/clk_out2
    SLICE_X3Y41          FDCE                                         r  IIC/sccb_sender/SD_COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.419    -0.456 f  IIC/sccb_sender/SD_COUNTER_reg[0]/Q
                         net (fo=34, routed)          1.585     1.130    IIC/sccb_sender/SD_COUNTER_reg[0]
    SLICE_X3Y39          LUT2 (Prop_lut2_I1_O)        0.324     1.454 r  IIC/sccb_sender/ACKR2_i_5/O
                         net (fo=2, routed)           0.834     2.287    IIC/sccb_sender/ACKR2_i_5_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I3_O)        0.332     2.619 r  IIC/sccb_sender/ACKR2_i_3/O
                         net (fo=3, routed)           0.828     3.447    IIC/sccb_sender/ACKR2_i_3_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.124     3.571 r  IIC/sccb_sender/ACKR2_i_2/O
                         net (fo=1, routed)           0.659     4.230    IIC/sccb_sender/ACKR25_out
    SLICE_X4Y41          LUT6 (Prop_lut6_I4_O)        0.124     4.354 r  IIC/sccb_sender/ACKR2_i_1/O
                         net (fo=1, routed)           0.000     4.354    IIC/sccb_sender/ACKR2_i_1_n_0
    SLICE_X4Y41          FDPE                                         r  IIC/sccb_sender/ACKR2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.516    38.521    IIC/sccb_sender/clk_out2
    SLICE_X4Y41          FDPE                                         r  IIC/sccb_sender/ACKR2_reg/C
                         clock pessimism              0.564    39.084    
                         clock uncertainty           -0.095    38.990    
    SLICE_X4Y41          FDPE (Setup_fdpe_C_D)        0.031    39.021    IIC/sccb_sender/ACKR2_reg
  -------------------------------------------------------------------
                         required time                         39.021    
                         arrival time                          -4.354    
  -------------------------------------------------------------------
                         slack                                 34.667    

Slack (MET) :             34.725ns  (required time - arrival time)
  Source:                 IIC/LUT_INDEX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/LUT_INDEX_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 1.050ns (22.099%)  route 3.701ns (77.901%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.631    -0.881    IIC/clk_out2
    SLICE_X7Y37          FDCE                                         r  IIC/LUT_INDEX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.425 f  IIC/LUT_INDEX_reg[3]/Q
                         net (fo=60, routed)          1.759     1.334    IIC/LUT_INDEX_reg[3]
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124     1.458 r  IIC/FSM_onehot_mSetup_ST[2]_i_6/O
                         net (fo=1, routed)           0.483     1.941    IIC/FSM_onehot_mSetup_ST[2]_i_6_n_0
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.116     2.057 r  IIC/FSM_onehot_mSetup_ST[2]_i_4/O
                         net (fo=7, routed)           0.759     2.817    IIC/Config_Done1__4
    SLICE_X6Y41          LUT4 (Prop_lut4_I3_O)        0.354     3.171 r  IIC/LUT_INDEX[0]_i_1/O
                         net (fo=8, routed)           0.700     3.871    IIC/LUT_INDEX[0]_i_1_n_0
    SLICE_X7Y37          FDCE                                         r  IIC/LUT_INDEX_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.513    38.518    IIC/clk_out2
    SLICE_X7Y37          FDCE                                         r  IIC/LUT_INDEX_reg[1]/C
                         clock pessimism              0.602    39.119    
                         clock uncertainty           -0.095    39.025    
    SLICE_X7Y37          FDCE (Setup_fdce_C_CE)      -0.429    38.596    IIC/LUT_INDEX_reg[1]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -3.871    
  -------------------------------------------------------------------
                         slack                                 34.725    

Slack (MET) :             34.725ns  (required time - arrival time)
  Source:                 IIC/LUT_INDEX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/LUT_INDEX_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 1.050ns (22.099%)  route 3.701ns (77.901%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.631    -0.881    IIC/clk_out2
    SLICE_X7Y37          FDCE                                         r  IIC/LUT_INDEX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.425 f  IIC/LUT_INDEX_reg[3]/Q
                         net (fo=60, routed)          1.759     1.334    IIC/LUT_INDEX_reg[3]
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124     1.458 r  IIC/FSM_onehot_mSetup_ST[2]_i_6/O
                         net (fo=1, routed)           0.483     1.941    IIC/FSM_onehot_mSetup_ST[2]_i_6_n_0
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.116     2.057 r  IIC/FSM_onehot_mSetup_ST[2]_i_4/O
                         net (fo=7, routed)           0.759     2.817    IIC/Config_Done1__4
    SLICE_X6Y41          LUT4 (Prop_lut4_I3_O)        0.354     3.171 r  IIC/LUT_INDEX[0]_i_1/O
                         net (fo=8, routed)           0.700     3.871    IIC/LUT_INDEX[0]_i_1_n_0
    SLICE_X7Y37          FDCE                                         r  IIC/LUT_INDEX_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.513    38.518    IIC/clk_out2
    SLICE_X7Y37          FDCE                                         r  IIC/LUT_INDEX_reg[2]/C
                         clock pessimism              0.602    39.119    
                         clock uncertainty           -0.095    39.025    
    SLICE_X7Y37          FDCE (Setup_fdce_C_CE)      -0.429    38.596    IIC/LUT_INDEX_reg[2]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -3.871    
  -------------------------------------------------------------------
                         slack                                 34.725    

Slack (MET) :             34.725ns  (required time - arrival time)
  Source:                 IIC/LUT_INDEX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/LUT_INDEX_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 1.050ns (22.099%)  route 3.701ns (77.901%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.631    -0.881    IIC/clk_out2
    SLICE_X7Y37          FDCE                                         r  IIC/LUT_INDEX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.425 f  IIC/LUT_INDEX_reg[3]/Q
                         net (fo=60, routed)          1.759     1.334    IIC/LUT_INDEX_reg[3]
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124     1.458 r  IIC/FSM_onehot_mSetup_ST[2]_i_6/O
                         net (fo=1, routed)           0.483     1.941    IIC/FSM_onehot_mSetup_ST[2]_i_6_n_0
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.116     2.057 r  IIC/FSM_onehot_mSetup_ST[2]_i_4/O
                         net (fo=7, routed)           0.759     2.817    IIC/Config_Done1__4
    SLICE_X6Y41          LUT4 (Prop_lut4_I3_O)        0.354     3.171 r  IIC/LUT_INDEX[0]_i_1/O
                         net (fo=8, routed)           0.700     3.871    IIC/LUT_INDEX[0]_i_1_n_0
    SLICE_X7Y37          FDCE                                         r  IIC/LUT_INDEX_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.513    38.518    IIC/clk_out2
    SLICE_X7Y37          FDCE                                         r  IIC/LUT_INDEX_reg[3]/C
                         clock pessimism              0.602    39.119    
                         clock uncertainty           -0.095    39.025    
    SLICE_X7Y37          FDCE (Setup_fdce_C_CE)      -0.429    38.596    IIC/LUT_INDEX_reg[3]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -3.871    
  -------------------------------------------------------------------
                         slack                                 34.725    

Slack (MET) :             34.725ns  (required time - arrival time)
  Source:                 IIC/LUT_INDEX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/LUT_INDEX_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 1.050ns (22.099%)  route 3.701ns (77.901%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.631    -0.881    IIC/clk_out2
    SLICE_X7Y37          FDCE                                         r  IIC/LUT_INDEX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.425 f  IIC/LUT_INDEX_reg[3]/Q
                         net (fo=60, routed)          1.759     1.334    IIC/LUT_INDEX_reg[3]
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124     1.458 r  IIC/FSM_onehot_mSetup_ST[2]_i_6/O
                         net (fo=1, routed)           0.483     1.941    IIC/FSM_onehot_mSetup_ST[2]_i_6_n_0
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.116     2.057 r  IIC/FSM_onehot_mSetup_ST[2]_i_4/O
                         net (fo=7, routed)           0.759     2.817    IIC/Config_Done1__4
    SLICE_X6Y41          LUT4 (Prop_lut4_I3_O)        0.354     3.171 r  IIC/LUT_INDEX[0]_i_1/O
                         net (fo=8, routed)           0.700     3.871    IIC/LUT_INDEX[0]_i_1_n_0
    SLICE_X7Y37          FDCE                                         r  IIC/LUT_INDEX_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.513    38.518    IIC/clk_out2
    SLICE_X7Y37          FDCE                                         r  IIC/LUT_INDEX_reg[4]/C
                         clock pessimism              0.602    39.119    
                         clock uncertainty           -0.095    39.025    
    SLICE_X7Y37          FDCE (Setup_fdce_C_CE)      -0.429    38.596    IIC/LUT_INDEX_reg[4]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -3.871    
  -------------------------------------------------------------------
                         slack                                 34.725    

Slack (MET) :             34.725ns  (required time - arrival time)
  Source:                 IIC/LUT_INDEX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/LUT_INDEX_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 1.050ns (22.099%)  route 3.701ns (77.901%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.631    -0.881    IIC/clk_out2
    SLICE_X7Y37          FDCE                                         r  IIC/LUT_INDEX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.425 f  IIC/LUT_INDEX_reg[3]/Q
                         net (fo=60, routed)          1.759     1.334    IIC/LUT_INDEX_reg[3]
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124     1.458 r  IIC/FSM_onehot_mSetup_ST[2]_i_6/O
                         net (fo=1, routed)           0.483     1.941    IIC/FSM_onehot_mSetup_ST[2]_i_6_n_0
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.116     2.057 r  IIC/FSM_onehot_mSetup_ST[2]_i_4/O
                         net (fo=7, routed)           0.759     2.817    IIC/Config_Done1__4
    SLICE_X6Y41          LUT4 (Prop_lut4_I3_O)        0.354     3.171 r  IIC/LUT_INDEX[0]_i_1/O
                         net (fo=8, routed)           0.700     3.871    IIC/LUT_INDEX[0]_i_1_n_0
    SLICE_X7Y37          FDCE                                         r  IIC/LUT_INDEX_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.513    38.518    IIC/clk_out2
    SLICE_X7Y37          FDCE                                         r  IIC/LUT_INDEX_reg[5]/C
                         clock pessimism              0.602    39.119    
                         clock uncertainty           -0.095    39.025    
    SLICE_X7Y37          FDCE (Setup_fdce_C_CE)      -0.429    38.596    IIC/LUT_INDEX_reg[5]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -3.871    
  -------------------------------------------------------------------
                         slack                                 34.725    

Slack (MET) :             34.739ns  (required time - arrival time)
  Source:                 IIC/LUT_INDEX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/LUT_INDEX_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 1.050ns (22.099%)  route 3.701ns (77.901%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.631    -0.881    IIC/clk_out2
    SLICE_X7Y37          FDCE                                         r  IIC/LUT_INDEX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.425 f  IIC/LUT_INDEX_reg[3]/Q
                         net (fo=60, routed)          1.759     1.334    IIC/LUT_INDEX_reg[3]
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124     1.458 r  IIC/FSM_onehot_mSetup_ST[2]_i_6/O
                         net (fo=1, routed)           0.483     1.941    IIC/FSM_onehot_mSetup_ST[2]_i_6_n_0
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.116     2.057 r  IIC/FSM_onehot_mSetup_ST[2]_i_4/O
                         net (fo=7, routed)           0.759     2.817    IIC/Config_Done1__4
    SLICE_X6Y41          LUT4 (Prop_lut4_I3_O)        0.354     3.171 r  IIC/LUT_INDEX[0]_i_1/O
                         net (fo=8, routed)           0.700     3.871    IIC/LUT_INDEX[0]_i_1_n_0
    SLICE_X6Y37          FDCE                                         r  IIC/LUT_INDEX_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.513    38.518    IIC/clk_out2
    SLICE_X6Y37          FDCE                                         r  IIC/LUT_INDEX_reg[6]/C
                         clock pessimism              0.580    39.097    
                         clock uncertainty           -0.095    39.003    
    SLICE_X6Y37          FDCE (Setup_fdce_C_CE)      -0.393    38.610    IIC/LUT_INDEX_reg[6]
  -------------------------------------------------------------------
                         required time                         38.610    
                         arrival time                          -3.871    
  -------------------------------------------------------------------
                         slack                                 34.739    

Slack (MET) :             34.739ns  (required time - arrival time)
  Source:                 IIC/LUT_INDEX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/LUT_INDEX_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 1.050ns (22.099%)  route 3.701ns (77.901%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.631    -0.881    IIC/clk_out2
    SLICE_X7Y37          FDCE                                         r  IIC/LUT_INDEX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.425 f  IIC/LUT_INDEX_reg[3]/Q
                         net (fo=60, routed)          1.759     1.334    IIC/LUT_INDEX_reg[3]
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124     1.458 r  IIC/FSM_onehot_mSetup_ST[2]_i_6/O
                         net (fo=1, routed)           0.483     1.941    IIC/FSM_onehot_mSetup_ST[2]_i_6_n_0
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.116     2.057 r  IIC/FSM_onehot_mSetup_ST[2]_i_4/O
                         net (fo=7, routed)           0.759     2.817    IIC/Config_Done1__4
    SLICE_X6Y41          LUT4 (Prop_lut4_I3_O)        0.354     3.171 r  IIC/LUT_INDEX[0]_i_1/O
                         net (fo=8, routed)           0.700     3.871    IIC/LUT_INDEX[0]_i_1_n_0
    SLICE_X6Y37          FDCE                                         r  IIC/LUT_INDEX_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.513    38.518    IIC/clk_out2
    SLICE_X6Y37          FDCE                                         r  IIC/LUT_INDEX_reg[7]/C
                         clock pessimism              0.580    39.097    
                         clock uncertainty           -0.095    39.003    
    SLICE_X6Y37          FDCE (Setup_fdce_C_CE)      -0.393    38.610    IIC/LUT_INDEX_reg[7]
  -------------------------------------------------------------------
                         required time                         38.610    
                         arrival time                          -3.871    
  -------------------------------------------------------------------
                         slack                                 34.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 vga_display/HCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/HCNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.592    -0.589    vga_display/clk_out2
    SLICE_X7Y8           FDRE                                         r  vga_display/HCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  vga_display/HCNT_reg[1]/Q
                         net (fo=7, routed)           0.099    -0.350    vga_display/HCNT_reg_n_0_[1]
    SLICE_X6Y8           LUT6 (Prop_lut6_I3_O)        0.045    -0.305 r  vga_display/HCNT[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    vga_display/HCNT[4]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  vga_display/HCNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.863    -0.827    vga_display/clk_out2
    SLICE_X6Y8           FDRE                                         r  vga_display/HCNT_reg[4]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X6Y8           FDRE (Hold_fdre_C_D)         0.121    -0.455    vga_display/HCNT_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 vga_display/hCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/hCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.816%)  route 0.088ns (32.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.594    -0.587    vga_display/clk_out2
    SLICE_X0Y8           FDRE                                         r  vga_display/hCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vga_display/hCounter_reg[0]/Q
                         net (fo=8, routed)           0.088    -0.358    vga_display/hCounter[0]
    SLICE_X1Y8           LUT6 (Prop_lut6_I2_O)        0.045    -0.313 r  vga_display/hCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    vga_display/hCounter[5]_i_1_n_0
    SLICE_X1Y8           FDRE                                         r  vga_display/hCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.865    -0.825    vga_display/clk_out2
    SLICE_X1Y8           FDRE                                         r  vga_display/hCounter_reg[5]/C
                         clock pessimism              0.250    -0.574    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.092    -0.482    vga_display/hCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga_display/vCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/vCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.594    -0.587    vga_display/clk_out2
    SLICE_X3Y7           FDRE                                         r  vga_display/vCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vga_display/vCounter_reg[1]/Q
                         net (fo=8, routed)           0.133    -0.314    vga_display/vCounter_reg_n_0_[1]
    SLICE_X2Y7           LUT5 (Prop_lut5_I4_O)        0.048    -0.266 r  vga_display/vCounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    vga_display/vCounter[3]_i_1_n_0
    SLICE_X2Y7           FDRE                                         r  vga_display/vCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.865    -0.825    vga_display/clk_out2
    SLICE_X2Y7           FDRE                                         r  vga_display/vCounter_reg[3]/C
                         clock pessimism              0.250    -0.574    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.131    -0.443    vga_display/vCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga_display/vCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/vCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.594    -0.587    vga_display/clk_out2
    SLICE_X3Y7           FDRE                                         r  vga_display/vCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vga_display/vCounter_reg[1]/Q
                         net (fo=8, routed)           0.133    -0.314    vga_display/vCounter_reg_n_0_[1]
    SLICE_X2Y7           LUT5 (Prop_lut5_I2_O)        0.045    -0.269 r  vga_display/vCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    vga_display/vCounter[2]_i_1_n_0
    SLICE_X2Y7           FDRE                                         r  vga_display/vCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.865    -0.825    vga_display/clk_out2
    SLICE_X2Y7           FDRE                                         r  vga_display/vCounter_reg[2]/C
                         clock pessimism              0.250    -0.574    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.120    -0.454    vga_display/vCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_display/vCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/vCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.594    -0.587    vga_display/clk_out2
    SLICE_X3Y7           FDRE                                         r  vga_display/vCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vga_display/vCounter_reg[1]/Q
                         net (fo=8, routed)           0.137    -0.310    vga_display/vCounter_reg_n_0_[1]
    SLICE_X2Y7           LUT5 (Prop_lut5_I1_O)        0.045    -0.265 r  vga_display/vCounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    vga_display/vCounter[4]_i_1_n_0
    SLICE_X2Y7           FDRE                                         r  vga_display/vCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.865    -0.825    vga_display/clk_out2
    SLICE_X2Y7           FDRE                                         r  vga_display/vCounter_reg[4]/C
                         clock pessimism              0.250    -0.574    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.121    -0.453    vga_display/vCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 vga_display/address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.164%)  route 0.297ns (67.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.591    -0.590    vga_display/clk_out2
    SLICE_X7Y10          FDRE                                         r  vga_display/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_display/address_reg[7]/Q
                         net (fo=1, routed)           0.297    -0.152    <hidden>
    RAMB18_X0Y4          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.873    -0.816    <hidden>
    RAMB18_X0Y4          RAMB18E1                                     r  <hidden>
                         clock pessimism              0.274    -0.542    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.359    <hidden>
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vga_display/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.075%)  route 0.299ns (67.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.592    -0.589    vga_display/clk_out2
    SLICE_X7Y9           FDRE                                         r  vga_display/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  vga_display/address_reg[5]/Q
                         net (fo=1, routed)           0.299    -0.150    <hidden>
    RAMB18_X0Y4          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.873    -0.816    <hidden>
    RAMB18_X0Y4          RAMB18E1                                     r  <hidden>
                         clock pessimism              0.274    -0.542    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.359    <hidden>
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vga_display/vga_hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/HCNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.189ns (49.726%)  route 0.191ns (50.274%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.594    -0.587    vga_display/clk_out2
    SLICE_X3Y9           FDRE                                         r  vga_display/vga_hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.446 f  vga_display/vga_hsync_reg/Q
                         net (fo=18, routed)          0.191    -0.255    vga_display/vga_hsync_OBUF
    SLICE_X6Y9           LUT4 (Prop_lut4_I3_O)        0.048    -0.207 r  vga_display/HCNT[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    vga_display/HCNT[7]_i_1_n_0
    SLICE_X6Y9           FDRE                                         r  vga_display/HCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.863    -0.827    vga_display/clk_out2
    SLICE_X6Y9           FDRE                                         r  vga_display/HCNT_reg[7]/C
                         clock pessimism              0.274    -0.552    
    SLICE_X6Y9           FDRE (Hold_fdre_C_D)         0.131    -0.421    vga_display/HCNT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 vga_display/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.656%)  route 0.304ns (68.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.592    -0.589    vga_display/clk_out2
    SLICE_X7Y9           FDRE                                         r  vga_display/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  vga_display/address_reg[4]/Q
                         net (fo=1, routed)           0.304    -0.144    <hidden>
    RAMB18_X0Y4          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.873    -0.816    <hidden>
    RAMB18_X0Y4          RAMB18E1                                     r  <hidden>
                         clock pessimism              0.274    -0.542    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.359    <hidden>
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vga_display/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/HCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.592    -0.589    vga_display/clk_out2
    SLICE_X6Y8           FDRE                                         r  vga_display/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  vga_display/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.128    -0.298    vga_display/HCNT_reg_n_0_[0]
    SLICE_X7Y8           LUT4 (Prop_lut4_I1_O)        0.048    -0.250 r  vga_display/HCNT[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    vga_display/HCNT[3]_i_1_n_0
    SLICE_X7Y8           FDRE                                         r  vga_display/HCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.863    -0.827    vga_display/clk_out2
    SLICE_X7Y8           FDRE                                         r  vga_display/HCNT_reg[3]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X7Y8           FDRE (Hold_fdre_C_D)         0.107    -0.469    vga_display/HCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y4      <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_div/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X5Y40      IIC/FSM_onehot_mSetup_ST_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X5Y41      IIC/FSM_onehot_mSetup_ST_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X5Y40      IIC/FSM_onehot_mSetup_ST_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X8Y37      IIC/LUT_INDEX_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X7Y37      IIC/LUT_INDEX_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X7Y37      IIC/LUT_INDEX_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X7Y37      IIC/LUT_INDEX_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X5Y40      IIC/FSM_onehot_mSetup_ST_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X5Y40      IIC/FSM_onehot_mSetup_ST_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y41      IIC/FSM_onehot_mSetup_ST_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y41      IIC/FSM_onehot_mSetup_ST_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y40      IIC/FSM_onehot_mSetup_ST_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y40      IIC/FSM_onehot_mSetup_ST_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y37      IIC/LUT_INDEX_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y37      IIC/LUT_INDEX_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X7Y37      IIC/LUT_INDEX_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X7Y37      IIC/LUT_INDEX_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X5Y40      IIC/FSM_onehot_mSetup_ST_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X5Y40      IIC/FSM_onehot_mSetup_ST_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y41      IIC/FSM_onehot_mSetup_ST_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y41      IIC/FSM_onehot_mSetup_ST_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y40      IIC/FSM_onehot_mSetup_ST_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y40      IIC/FSM_onehot_mSetup_ST_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y37      IIC/LUT_INDEX_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y37      IIC/LUT_INDEX_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X7Y37      IIC/LUT_INDEX_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X7Y37      IIC/LUT_INDEX_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.614ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/FSM_onehot_mSetup_ST_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.629ns  (logic 0.518ns (19.701%)  route 2.111ns (80.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 19.055 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.567    19.055    btn_debounce/clk_out1
    SLICE_X10Y40         FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518    19.573 f  btn_debounce/o_reg/Q
                         net (fo=42, routed)          2.111    21.685    IIC/o
    SLICE_X5Y40          FDCE                                         f  IIC/FSM_onehot_mSetup_ST_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.515    38.520    IIC/clk_out2
    SLICE_X5Y40          FDCE                                         r  IIC/FSM_onehot_mSetup_ST_reg[2]/C
                         clock pessimism              0.398    38.918    
                         clock uncertainty           -0.215    38.704    
    SLICE_X5Y40          FDCE (Recov_fdce_C_CLR)     -0.405    38.299    IIC/FSM_onehot_mSetup_ST_reg[2]
  -------------------------------------------------------------------
                         required time                         38.299    
                         arrival time                         -21.685    
  -------------------------------------------------------------------
                         slack                                 16.614    

Slack (MET) :             16.614ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/mI2C_GO_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.629ns  (logic 0.518ns (19.701%)  route 2.111ns (80.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 19.055 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.567    19.055    btn_debounce/clk_out1
    SLICE_X10Y40         FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518    19.573 f  btn_debounce/o_reg/Q
                         net (fo=42, routed)          2.111    21.685    IIC/o
    SLICE_X5Y40          FDCE                                         f  IIC/mI2C_GO_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.515    38.520    IIC/clk_out2
    SLICE_X5Y40          FDCE                                         r  IIC/mI2C_GO_reg/C
                         clock pessimism              0.398    38.918    
                         clock uncertainty           -0.215    38.704    
    SLICE_X5Y40          FDCE (Recov_fdce_C_CLR)     -0.405    38.299    IIC/mI2C_GO_reg
  -------------------------------------------------------------------
                         required time                         38.299    
                         arrival time                         -21.685    
  -------------------------------------------------------------------
                         slack                                 16.614    

Slack (MET) :             16.614ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/mI2C_WR_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.629ns  (logic 0.518ns (19.701%)  route 2.111ns (80.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 19.055 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.567    19.055    btn_debounce/clk_out1
    SLICE_X10Y40         FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518    19.573 f  btn_debounce/o_reg/Q
                         net (fo=42, routed)          2.111    21.685    IIC/o
    SLICE_X5Y40          FDCE                                         f  IIC/mI2C_WR_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.515    38.520    IIC/clk_out2
    SLICE_X5Y40          FDCE                                         r  IIC/mI2C_WR_reg/C
                         clock pessimism              0.398    38.918    
                         clock uncertainty           -0.215    38.704    
    SLICE_X5Y40          FDCE (Recov_fdce_C_CLR)     -0.405    38.299    IIC/mI2C_WR_reg
  -------------------------------------------------------------------
                         required time                         38.299    
                         arrival time                         -21.685    
  -------------------------------------------------------------------
                         slack                                 16.614    

Slack (MET) :             16.655ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/sccb_sender/ACKW2_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.634ns  (logic 0.518ns (19.668%)  route 2.116ns (80.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 19.055 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.567    19.055    btn_debounce/clk_out1
    SLICE_X10Y40         FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518    19.573 f  btn_debounce/o_reg/Q
                         net (fo=42, routed)          2.116    21.689    IIC/sccb_sender/o
    SLICE_X4Y40          FDPE                                         f  IIC/sccb_sender/ACKW2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.515    38.520    IIC/sccb_sender/clk_out2
    SLICE_X4Y40          FDPE                                         r  IIC/sccb_sender/ACKW2_reg/C
                         clock pessimism              0.398    38.918    
                         clock uncertainty           -0.215    38.704    
    SLICE_X4Y40          FDPE (Recov_fdpe_C_PRE)     -0.359    38.345    IIC/sccb_sender/ACKW2_reg
  -------------------------------------------------------------------
                         required time                         38.345    
                         arrival time                         -21.689    
  -------------------------------------------------------------------
                         slack                                 16.655    

Slack (MET) :             16.660ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/FSM_onehot_mSetup_ST_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.629ns  (logic 0.518ns (19.701%)  route 2.111ns (80.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 19.055 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.567    19.055    btn_debounce/clk_out1
    SLICE_X10Y40         FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518    19.573 f  btn_debounce/o_reg/Q
                         net (fo=42, routed)          2.111    21.685    IIC/o
    SLICE_X5Y40          FDPE                                         f  IIC/FSM_onehot_mSetup_ST_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.515    38.520    IIC/clk_out2
    SLICE_X5Y40          FDPE                                         r  IIC/FSM_onehot_mSetup_ST_reg[0]/C
                         clock pessimism              0.398    38.918    
                         clock uncertainty           -0.215    38.704    
    SLICE_X5Y40          FDPE (Recov_fdpe_C_PRE)     -0.359    38.345    IIC/FSM_onehot_mSetup_ST_reg[0]
  -------------------------------------------------------------------
                         required time                         38.345    
                         arrival time                         -21.685    
  -------------------------------------------------------------------
                         slack                                 16.660    

Slack (MET) :             16.902ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/FSM_onehot_mSetup_ST_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.342ns  (logic 0.518ns (22.114%)  route 1.824ns (77.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 19.055 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.567    19.055    btn_debounce/clk_out1
    SLICE_X10Y40         FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518    19.573 f  btn_debounce/o_reg/Q
                         net (fo=42, routed)          1.824    21.398    IIC/o
    SLICE_X5Y41          FDCE                                         f  IIC/FSM_onehot_mSetup_ST_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.516    38.521    IIC/clk_out2
    SLICE_X5Y41          FDCE                                         r  IIC/FSM_onehot_mSetup_ST_reg[1]/C
                         clock pessimism              0.398    38.919    
                         clock uncertainty           -0.215    38.705    
    SLICE_X5Y41          FDCE (Recov_fdce_C_CLR)     -0.405    38.300    IIC/FSM_onehot_mSetup_ST_reg[1]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                         -21.398    
  -------------------------------------------------------------------
                         slack                                 16.902    

Slack (MET) :             16.943ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/sccb_sender/ACKR1_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.347ns  (logic 0.518ns (22.073%)  route 1.829ns (77.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 19.055 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.567    19.055    btn_debounce/clk_out1
    SLICE_X10Y40         FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518    19.573 f  btn_debounce/o_reg/Q
                         net (fo=42, routed)          1.829    21.402    IIC/sccb_sender/o
    SLICE_X4Y41          FDPE                                         f  IIC/sccb_sender/ACKR1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.516    38.521    IIC/sccb_sender/clk_out2
    SLICE_X4Y41          FDPE                                         r  IIC/sccb_sender/ACKR1_reg/C
                         clock pessimism              0.398    38.919    
                         clock uncertainty           -0.215    38.705    
    SLICE_X4Y41          FDPE (Recov_fdpe_C_PRE)     -0.359    38.346    IIC/sccb_sender/ACKR1_reg
  -------------------------------------------------------------------
                         required time                         38.346    
                         arrival time                         -21.402    
  -------------------------------------------------------------------
                         slack                                 16.943    

Slack (MET) :             16.943ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/sccb_sender/ACKR2_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.347ns  (logic 0.518ns (22.073%)  route 1.829ns (77.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 19.055 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.567    19.055    btn_debounce/clk_out1
    SLICE_X10Y40         FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518    19.573 f  btn_debounce/o_reg/Q
                         net (fo=42, routed)          1.829    21.402    IIC/sccb_sender/o
    SLICE_X4Y41          FDPE                                         f  IIC/sccb_sender/ACKR2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.516    38.521    IIC/sccb_sender/clk_out2
    SLICE_X4Y41          FDPE                                         r  IIC/sccb_sender/ACKR2_reg/C
                         clock pessimism              0.398    38.919    
                         clock uncertainty           -0.215    38.705    
    SLICE_X4Y41          FDPE (Recov_fdpe_C_PRE)     -0.359    38.346    IIC/sccb_sender/ACKR2_reg
  -------------------------------------------------------------------
                         required time                         38.346    
                         arrival time                         -21.402    
  -------------------------------------------------------------------
                         slack                                 16.943    

Slack (MET) :             16.943ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/sccb_sender/ACKR3_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.347ns  (logic 0.518ns (22.073%)  route 1.829ns (77.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 19.055 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.567    19.055    btn_debounce/clk_out1
    SLICE_X10Y40         FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518    19.573 f  btn_debounce/o_reg/Q
                         net (fo=42, routed)          1.829    21.402    IIC/sccb_sender/o
    SLICE_X4Y41          FDPE                                         f  IIC/sccb_sender/ACKR3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.516    38.521    IIC/sccb_sender/clk_out2
    SLICE_X4Y41          FDPE                                         r  IIC/sccb_sender/ACKR3_reg/C
                         clock pessimism              0.398    38.919    
                         clock uncertainty           -0.215    38.705    
    SLICE_X4Y41          FDPE (Recov_fdpe_C_PRE)     -0.359    38.346    IIC/sccb_sender/ACKR3_reg
  -------------------------------------------------------------------
                         required time                         38.346    
                         arrival time                         -21.402    
  -------------------------------------------------------------------
                         slack                                 16.943    

Slack (MET) :             17.062ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/mI2C_CLK_DIV_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.181ns  (logic 0.518ns (23.750%)  route 1.663ns (76.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 19.055 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.567    19.055    btn_debounce/clk_out1
    SLICE_X10Y40         FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518    19.573 f  btn_debounce/o_reg/Q
                         net (fo=42, routed)          1.663    21.237    IIC/o
    SLICE_X7Y40          FDCE                                         f  IIC/mI2C_CLK_DIV_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.515    38.520    IIC/clk_out2
    SLICE_X7Y40          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[4]/C
                         clock pessimism              0.398    38.918    
                         clock uncertainty           -0.215    38.704    
    SLICE_X7Y40          FDCE (Recov_fdce_C_CLR)     -0.405    38.299    IIC/mI2C_CLK_DIV_reg[4]
  -------------------------------------------------------------------
                         required time                         38.299    
                         arrival time                         -21.237    
  -------------------------------------------------------------------
                         slack                                 17.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/i2c_en_r1_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.164ns (23.331%)  route 0.539ns (76.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.565    -0.616    btn_debounce/clk_out1
    SLICE_X10Y40         FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.452 f  btn_debounce/o_reg/Q
                         net (fo=42, routed)          0.539     0.087    IIC/o
    SLICE_X2Y41          FDCE                                         f  IIC/i2c_en_r1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.865    -0.825    IIC/clk_out2
    SLICE_X2Y41          FDCE                                         r  IIC/i2c_en_r1_reg/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.215    -0.055    
    SLICE_X2Y41          FDCE (Remov_fdce_C_CLR)     -0.067    -0.122    IIC/i2c_en_r1_reg
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/sccb_sender/END_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.164ns (23.331%)  route 0.539ns (76.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.565    -0.616    btn_debounce/clk_out1
    SLICE_X10Y40         FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.452 f  btn_debounce/o_reg/Q
                         net (fo=42, routed)          0.539     0.087    IIC/sccb_sender/o
    SLICE_X2Y41          FDCE                                         f  IIC/sccb_sender/END_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.865    -0.825    IIC/sccb_sender/clk_out2
    SLICE_X2Y41          FDCE                                         r  IIC/sccb_sender/END_reg/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.215    -0.055    
    SLICE_X2Y41          FDCE (Remov_fdce_C_CLR)     -0.067    -0.122    IIC/sccb_sender/END_reg
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/sccb_sender/SD_COUNTER_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.164ns (23.331%)  route 0.539ns (76.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.565    -0.616    btn_debounce/clk_out1
    SLICE_X10Y40         FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.452 f  btn_debounce/o_reg/Q
                         net (fo=42, routed)          0.539     0.087    IIC/sccb_sender/o
    SLICE_X3Y41          FDCE                                         f  IIC/sccb_sender/SD_COUNTER_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.865    -0.825    IIC/sccb_sender/clk_out2
    SLICE_X3Y41          FDCE                                         r  IIC/sccb_sender/SD_COUNTER_reg[0]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.215    -0.055    
    SLICE_X3Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.147    IIC/sccb_sender/SD_COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/sccb_sender/SD_COUNTER_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.164ns (23.331%)  route 0.539ns (76.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.565    -0.616    btn_debounce/clk_out1
    SLICE_X10Y40         FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.452 f  btn_debounce/o_reg/Q
                         net (fo=42, routed)          0.539     0.087    IIC/sccb_sender/o
    SLICE_X3Y41          FDCE                                         f  IIC/sccb_sender/SD_COUNTER_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.865    -0.825    IIC/sccb_sender/clk_out2
    SLICE_X3Y41          FDCE                                         r  IIC/sccb_sender/SD_COUNTER_reg[1]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.215    -0.055    
    SLICE_X3Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.147    IIC/sccb_sender/SD_COUNTER_reg[1]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/sccb_sender/SD_COUNTER_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.164ns (23.331%)  route 0.539ns (76.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.565    -0.616    btn_debounce/clk_out1
    SLICE_X10Y40         FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.452 f  btn_debounce/o_reg/Q
                         net (fo=42, routed)          0.539     0.087    IIC/sccb_sender/o
    SLICE_X3Y41          FDCE                                         f  IIC/sccb_sender/SD_COUNTER_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.865    -0.825    IIC/sccb_sender/clk_out2
    SLICE_X3Y41          FDCE                                         r  IIC/sccb_sender/SD_COUNTER_reg[2]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.215    -0.055    
    SLICE_X3Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.147    IIC/sccb_sender/SD_COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/sccb_sender/SD_COUNTER_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.164ns (23.331%)  route 0.539ns (76.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.565    -0.616    btn_debounce/clk_out1
    SLICE_X10Y40         FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.452 f  btn_debounce/o_reg/Q
                         net (fo=42, routed)          0.539     0.087    IIC/sccb_sender/o
    SLICE_X3Y41          FDCE                                         f  IIC/sccb_sender/SD_COUNTER_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.865    -0.825    IIC/sccb_sender/clk_out2
    SLICE_X3Y41          FDCE                                         r  IIC/sccb_sender/SD_COUNTER_reg[3]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.215    -0.055    
    SLICE_X3Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.147    IIC/sccb_sender/SD_COUNTER_reg[3]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/sccb_sender/SD_COUNTER_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.164ns (22.171%)  route 0.576ns (77.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.565    -0.616    btn_debounce/clk_out1
    SLICE_X10Y40         FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.452 f  btn_debounce/o_reg/Q
                         net (fo=42, routed)          0.576     0.123    IIC/sccb_sender/o
    SLICE_X3Y42          FDCE                                         f  IIC/sccb_sender/SD_COUNTER_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.865    -0.825    IIC/sccb_sender/clk_out2
    SLICE_X3Y42          FDCE                                         r  IIC/sccb_sender/SD_COUNTER_reg[4]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.215    -0.055    
    SLICE_X3Y42          FDCE (Remov_fdce_C_CLR)     -0.092    -0.147    IIC/sccb_sender/SD_COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/sccb_sender/SD_COUNTER_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.164ns (22.171%)  route 0.576ns (77.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.565    -0.616    btn_debounce/clk_out1
    SLICE_X10Y40         FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.452 f  btn_debounce/o_reg/Q
                         net (fo=42, routed)          0.576     0.123    IIC/sccb_sender/o
    SLICE_X3Y42          FDCE                                         f  IIC/sccb_sender/SD_COUNTER_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.865    -0.825    IIC/sccb_sender/clk_out2
    SLICE_X3Y42          FDCE                                         r  IIC/sccb_sender/SD_COUNTER_reg[5]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.215    -0.055    
    SLICE_X3Y42          FDCE (Remov_fdce_C_CLR)     -0.092    -0.147    IIC/sccb_sender/SD_COUNTER_reg[5]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/sccb_sender/ACKW3_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.164ns (21.170%)  route 0.611ns (78.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.565    -0.616    btn_debounce/clk_out1
    SLICE_X10Y40         FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.452 f  btn_debounce/o_reg/Q
                         net (fo=42, routed)          0.611     0.158    IIC/sccb_sender/o
    SLICE_X2Y40          FDPE                                         f  IIC/sccb_sender/ACKW3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.865    -0.825    IIC/sccb_sender/clk_out2
    SLICE_X2Y40          FDPE                                         r  IIC/sccb_sender/ACKW3_reg/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.215    -0.055    
    SLICE_X2Y40          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.126    IIC/sccb_sender/ACKW3_reg
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/sccb_sender/ACKW1_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.164ns (21.170%)  route 0.611ns (78.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.565    -0.616    btn_debounce/clk_out1
    SLICE_X10Y40         FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.452 f  btn_debounce/o_reg/Q
                         net (fo=42, routed)          0.611     0.158    IIC/sccb_sender/o
    SLICE_X3Y40          FDPE                                         f  IIC/sccb_sender/ACKW1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.865    -0.825    IIC/sccb_sender/clk_out2
    SLICE_X3Y40          FDPE                                         r  IIC/sccb_sender/ACKW1_reg/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.215    -0.055    
    SLICE_X3Y40          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.150    IIC/sccb_sender/ACKW1_reg
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.308    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           452 Endpoints
Min Delay           452 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 capture/dtc_inst/result_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.232ns  (logic 4.537ns (49.138%)  route 4.696ns (50.862%))
  Logic Levels:           3  (LDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          LDPE                         0.000     0.000 r  capture/dtc_inst/result_reg[1]/G
    SLICE_X8Y29          LDPE (EnToQ_ldpe_G_Q)        0.625     0.625 r  capture/dtc_inst/result_reg[1]/Q
                         net (fo=7, routed)           1.420     2.045    capture/b1/result[1]
    SLICE_X14Y24         LUT4 (Prop_lut4_I3_O)        0.152     2.197 r  capture/b1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.276     5.473    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760     9.232 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.232    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/dtc_inst/result_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.178ns  (logic 4.423ns (48.194%)  route 4.755ns (51.806%))
  Logic Levels:           3  (LDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         LDPE                         0.000     0.000 r  capture/dtc_inst/result_reg[3]/G
    SLICE_X11Y30         LDPE (EnToQ_ldpe_G_Q)        0.559     0.559 r  capture/dtc_inst/result_reg[3]/Q
                         net (fo=7, routed)           1.406     1.965    capture/b1/result[3]
    SLICE_X14Y24         LUT4 (Prop_lut4_I0_O)        0.153     2.118 r  capture/b1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.349     5.467    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711     9.178 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.178    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/frame_reg[55]/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture/dtc_inst/result_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.015ns  (logic 2.096ns (23.251%)  route 6.919ns (76.749%))
  Logic Levels:           9  (FDRE=1 LUT5=4 MUXF7=3 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE                         0.000     0.000 r  capture/frame_reg[55]/C
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  capture/frame_reg[55]/Q
                         net (fo=52, routed)          3.955     4.411    capture/dtc_inst/result_reg[1]_i_72_1
    SLICE_X10Y30         LUT5 (Prop_lut5_I2_O)        0.124     4.535 r  capture/dtc_inst/result_reg[2]_i_162/O
                         net (fo=1, routed)           0.000     4.535    capture/dtc_inst/result_reg[2]_i_162_n_0
    SLICE_X10Y30         MUXF7 (Prop_muxf7_I1_O)      0.214     4.749 r  capture/dtc_inst/result_reg[2]_i_138/O
                         net (fo=1, routed)           0.833     5.582    capture/dtc_inst/result_reg[2]_i_138_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.297     5.879 r  capture/dtc_inst/result_reg[2]_i_90/O
                         net (fo=1, routed)           0.963     6.842    capture/dtc_inst/result_reg[2]_i_90_n_0
    SLICE_X10Y31         LUT5 (Prop_lut5_I0_O)        0.124     6.966 r  capture/dtc_inst/result_reg[2]_i_43/O
                         net (fo=1, routed)           0.000     6.966    capture/dtc_inst/result_reg[2]_i_43_n_0
    SLICE_X10Y31         MUXF7 (Prop_muxf7_I1_O)      0.247     7.213 r  capture/dtc_inst/result_reg[2]_i_17/O
                         net (fo=1, routed)           0.000     7.213    capture/dtc_inst/result_reg[2]_i_17_n_0
    SLICE_X10Y31         MUXF8 (Prop_muxf8_I0_O)      0.098     7.311 r  capture/dtc_inst/result_reg[2]_i_7/O
                         net (fo=1, routed)           1.168     8.479    capture/dtc_inst/result_reg[2]_i_7_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.319     8.798 r  capture/dtc_inst/result_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     8.798    capture/dtc_inst/result_reg[2]_i_3_n_0
    SLICE_X11Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     9.015 r  capture/dtc_inst/result_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.015    capture/dtc_inst/result_reg[2]_i_1_n_0
    SLICE_X11Y27         LDCE                                         r  capture/dtc_inst/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/dtc_inst/result_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.961ns  (logic 4.203ns (46.902%)  route 4.758ns (53.098%))
  Logic Levels:           3  (LDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         LDPE                         0.000     0.000 r  capture/dtc_inst/result_reg[3]/G
    SLICE_X11Y30         LDPE (EnToQ_ldpe_G_Q)        0.559     0.559 r  capture/dtc_inst/result_reg[3]/Q
                         net (fo=7, routed)           1.406     1.965    capture/b1/result[3]
    SLICE_X14Y24         LUT4 (Prop_lut4_I0_O)        0.124     2.089 r  capture/b1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.352     5.441    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.961 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.961    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/dtc_inst/result_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.869ns  (logic 4.504ns (50.784%)  route 4.365ns (49.216%))
  Logic Levels:           3  (LDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          LDPE                         0.000     0.000 r  capture/dtc_inst/result_reg[1]/G
    SLICE_X8Y29          LDPE (EnToQ_ldpe_G_Q)        0.625     0.625 r  capture/dtc_inst/result_reg[1]/Q
                         net (fo=7, routed)           1.210     1.835    capture/b1/result[1]
    SLICE_X14Y24         LUT4 (Prop_lut4_I2_O)        0.146     1.981 r  capture/b1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.155     5.136    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733     8.869 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.869    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/frame_reg[64]/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture/dtc_inst/result_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.840ns  (logic 1.754ns (19.841%)  route 7.086ns (80.159%))
  Logic Levels:           7  (FDRE=1 LUT5=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE                         0.000     0.000 r  capture/frame_reg[64]/C
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  capture/frame_reg[64]/Q
                         net (fo=36, routed)          4.201     4.657    capture/dtc_inst/result_reg[3]_i_65_0
    SLICE_X5Y26          LUT5 (Prop_lut5_I1_O)        0.154     4.811 r  capture/dtc_inst/result_reg[3]_i_70/O
                         net (fo=1, routed)           0.808     5.618    capture/dtc_inst/result_reg[3]_i_70_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.357     5.975 r  capture/dtc_inst/result_reg[3]_i_32/O
                         net (fo=1, routed)           0.978     6.954    capture/dtc_inst/result_reg[3]_i_32_n_0
    SLICE_X3Y30          LUT5 (Prop_lut5_I2_O)        0.327     7.281 r  capture/dtc_inst/result_reg[3]_i_13/O
                         net (fo=1, routed)           0.577     7.857    capture/dtc_inst/result_reg[3]_i_13_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I4_O)        0.124     7.981 r  capture/dtc_inst/result_reg[3]_i_5/O
                         net (fo=1, routed)           0.523     8.504    capture/dtc_inst/result_reg[3]_i_5_n_0
    SLICE_X11Y30         LUT5 (Prop_lut5_I0_O)        0.124     8.628 r  capture/dtc_inst/result_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     8.628    capture/dtc_inst/result_reg[3]_i_3_n_0
    SLICE_X11Y30         MUXF7 (Prop_muxf7_I0_O)      0.212     8.840 r  capture/dtc_inst/result_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.840    capture/dtc_inst/result_reg[3]_i_1_n_0
    SLICE_X11Y30         LDPE                                         r  capture/dtc_inst/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/dtc_inst/result_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.794ns  (logic 4.214ns (47.926%)  route 4.579ns (52.074%))
  Logic Levels:           3  (LDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         LDPE                         0.000     0.000 r  capture/dtc_inst/result_reg[3]/G
    SLICE_X11Y30         LDPE (EnToQ_ldpe_G_Q)        0.559     0.559 r  capture/dtc_inst/result_reg[3]/Q
                         net (fo=7, routed)           1.420     1.979    capture/b1/result[3]
    SLICE_X14Y24         LUT4 (Prop_lut4_I0_O)        0.124     2.103 r  capture/b1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.159     5.262    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.794 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.794    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/dtc_inst/result_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.708ns  (logic 4.284ns (49.198%)  route 4.424ns (50.802%))
  Logic Levels:           3  (LDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          LDPE                         0.000     0.000 r  capture/dtc_inst/result_reg[1]/G
    SLICE_X8Y29          LDPE (EnToQ_ldpe_G_Q)        0.625     0.625 r  capture/dtc_inst/result_reg[1]/Q
                         net (fo=7, routed)           1.420     2.045    capture/b1/result[1]
    SLICE_X14Y24         LUT4 (Prop_lut4_I2_O)        0.124     2.169 r  capture/b1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.004     5.173    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.708 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.708    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/dtc_inst/result_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.623ns  (logic 4.260ns (49.401%)  route 4.363ns (50.599%))
  Logic Levels:           3  (LDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          LDPE                         0.000     0.000 r  capture/dtc_inst/result_reg[1]/G
    SLICE_X8Y29          LDPE (EnToQ_ldpe_G_Q)        0.625     0.625 r  capture/dtc_inst/result_reg[1]/Q
                         net (fo=7, routed)           1.210     1.835    capture/b1/result[1]
    SLICE_X14Y24         LUT4 (Prop_lut4_I3_O)        0.124     1.959 r  capture/b1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.153     5.112    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.623 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.623    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/frame_reg[42]/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture/dtc_inst/result_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.566ns  (logic 1.686ns (19.682%)  route 6.880ns (80.318%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT5=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE                         0.000     0.000 r  capture/frame_reg[42]/C
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  capture/frame_reg[42]/Q
                         net (fo=49, routed)          3.259     3.715    capture/dtc_inst/result_reg[2]_i_152_0
    SLICE_X15Y25         LUT3 (Prop_lut3_I1_O)        0.150     3.865 r  capture/dtc_inst/result_reg[3]_i_105/O
                         net (fo=2, routed)           0.615     4.480    capture/dtc_inst/result_reg[3]_i_105_n_0
    SLICE_X15Y23         LUT5 (Prop_lut5_I4_O)        0.326     4.806 r  capture/dtc_inst/result_reg[0]_i_45/O
                         net (fo=1, routed)           0.669     5.476    capture/dtc_inst/result_reg[0]_i_45_n_0
    SLICE_X14Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.600 r  capture/dtc_inst/result_reg[0]_i_18/O
                         net (fo=1, routed)           0.800     6.399    capture/dtc_inst/result_reg[0]_i_18_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.523 r  capture/dtc_inst/result_reg[0]_i_7/O
                         net (fo=1, routed)           0.000     6.523    capture/dtc_inst/result_reg[0]_i_7_n_0
    SLICE_X12Y23         MUXF7 (Prop_muxf7_I0_O)      0.209     6.732 r  capture/dtc_inst/result_reg[0]_i_3/O
                         net (fo=1, routed)           1.157     7.890    capture/dtc_inst/result_reg[0]_i_3_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I2_O)        0.297     8.187 r  capture/dtc_inst/result_reg[0]_i_1/O
                         net (fo=1, routed)           0.379     8.566    capture/dtc_inst/result_reg[0]_i_1_n_0
    SLICE_X11Y27         LDCE                                         r  capture/dtc_inst/result_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 capture/address_next_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture/address_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.164ns (58.723%)  route 0.115ns (41.277%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE                         0.000     0.000 r  capture/address_next_reg[12]/C
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  capture/address_next_reg[12]/Q
                         net (fo=2, routed)           0.115     0.279    capture/address_next_reg[12]
    SLICE_X9Y13          FDRE                                         r  capture/address_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/address_next_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture/address_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.164ns (58.142%)  route 0.118ns (41.858%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE                         0.000     0.000 r  capture/address_next_reg[10]/C
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  capture/address_next_reg[10]/Q
                         net (fo=2, routed)           0.118     0.282    capture/address_next_reg[10]
    SLICE_X9Y13          FDRE                                         r  capture/address_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/address_next_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture/address_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE                         0.000     0.000 r  capture/address_next_reg[16]/C
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  capture/address_next_reg[16]/Q
                         net (fo=2, routed)           0.124     0.288    capture/address_next_reg[16]
    SLICE_X9Y13          FDRE                                         r  capture/address_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/address_next_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture/address_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE                         0.000     0.000 r  capture/address_next_reg[9]/C
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  capture/address_next_reg[9]/Q
                         net (fo=2, routed)           0.124     0.288    capture/address_next_reg[9]
    SLICE_X8Y13          FDRE                                         r  capture/address_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/address_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.635%)  route 0.149ns (51.365%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE                         0.000     0.000 r  capture/address_reg[2]/C
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  capture/address_reg[2]/Q
                         net (fo=1, routed)           0.149     0.290    <hidden>
    RAMB18_X0Y4          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/d_latch_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture/gray1[-1111111108]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  capture/d_latch_reg[2]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  capture/d_latch_reg[2]/Q
                         net (fo=1, routed)           0.158     0.299    capture/A[3]
    SLICE_X1Y18          FDRE                                         r  capture/gray1[-1111111108]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/address_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.718%)  route 0.161ns (53.282%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  capture/address_reg[7]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  capture/address_reg[7]/Q
                         net (fo=2, routed)           0.161     0.302    <hidden>
    RAMB18_X0Y4          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/VCNT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/VCNT_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE                         0.000     0.000 r  vga_display/VCNT_reg[2]/C
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_display/VCNT_reg[2]/Q
                         net (fo=7, routed)           0.121     0.262    vga_display/VCNT_reg_n_0_[2]
    SLICE_X5Y6           LUT5 (Prop_lut5_I3_O)        0.045     0.307 r  vga_display/VCNT[4]_i_1/O
                         net (fo=1, routed)           0.000     0.307    vga_display/p_2_in[4]
    SLICE_X5Y6           FDRE                                         r  vga_display/VCNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/VCNT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/VCNT_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  vga_display/VCNT_reg[0]/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_display/VCNT_reg[0]/Q
                         net (fo=7, routed)           0.131     0.272    vga_display/VCNT_reg_n_0_[0]
    SLICE_X4Y6           LUT4 (Prop_lut4_I1_O)        0.045     0.317 r  vga_display/VCNT[2]_i_1/O
                         net (fo=1, routed)           0.000     0.317    vga_display/VCNT[2]_i_1_n_0
    SLICE_X4Y6           FDRE                                         r  vga_display/VCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/address_next_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture/address_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.164ns (51.377%)  route 0.155ns (48.623%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE                         0.000     0.000 r  capture/address_next_reg[11]/C
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  capture/address_next_reg[11]/Q
                         net (fo=2, routed)           0.155     0.319    capture/address_next_reg[11]
    SLICE_X9Y12          FDRE                                         r  capture/address_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_XCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.215ns  (logic 3.633ns (44.220%)  route 4.583ns (55.780%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 f  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 f  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         2.921    20.409    OV7670_XCLK_OBUF
    K17                  OBUF (Prop_obuf_I_O)         3.537    23.946 f  OV7670_XCLK_OBUF_inst/O
                         net (fo=0)                   0.000    23.946    OV7670_XCLK
    K17                                                               f  OV7670_XCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IIC/sccb_sender/SD_COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_SIOD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.187ns  (logic 4.734ns (51.528%)  route 4.453ns (48.472%))
  Logic Levels:           4  (LUT1=1 LUT6=1 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.637    -0.875    IIC/sccb_sender/clk_out2
    SLICE_X3Y41          FDCE                                         r  IIC/sccb_sender/SD_COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.419    -0.456 r  IIC/sccb_sender/SD_COUNTER_reg[0]/Q
                         net (fo=34, routed)          1.888     1.432    IIC/sccb_sender/SD_COUNTER_reg[0]
    SLICE_X0Y39          LUT6 (Prop_lut6_I5_O)        0.296     1.728 r  IIC/sccb_sender/OV7670_SIOD_IOBUF_inst_i_3/O
                         net (fo=1, routed)           0.000     1.728    IIC/sccb_sender/OV7670_SIOD_IOBUF_inst_i_3_n_0
    SLICE_X0Y39          MUXF7 (Prop_muxf7_I0_O)      0.212     1.940 r  IIC/sccb_sender/OV7670_SIOD_IOBUF_inst_i_2/O
                         net (fo=1, routed)           0.441     2.381    IIC/sccb_sender/SDO
    SLICE_X0Y39          LUT1 (Prop_lut1_I0_O)        0.299     2.680 f  IIC/sccb_sender/OV7670_SIOD_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.124     4.804    OV7670_SIOD_IOBUF_inst/T
    N17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.508     8.312 r  OV7670_SIOD_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.312    OV7670_SIOD
    N17                                                               r  OV7670_SIOD (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IIC/sccb_sender/SD_COUNTER_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_SIOC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.916ns  (logic 4.212ns (53.205%)  route 3.704ns (46.795%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.637    -0.875    IIC/sccb_sender/clk_out2
    SLICE_X3Y42          FDCE                                         r  IIC/sccb_sender/SD_COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  IIC/sccb_sender/SD_COUNTER_reg[4]/Q
                         net (fo=34, routed)          1.160     0.742    IIC/sccb_sender/SD_COUNTER_reg[4]
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.124     0.866 r  IIC/sccb_sender/OV7670_SIOC_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.484     1.350    IIC/sccb_sender/I2C_SCLK22
    SLICE_X0Y40          LUT6 (Prop_lut6_I4_O)        0.124     1.474 r  IIC/sccb_sender/OV7670_SIOC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.060     3.534    OV7670_SIOC_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.508     7.042 r  OV7670_SIOC_OBUF_inst/O
                         net (fo=0)                   0.000     7.042    OV7670_SIOC
    M18                                                               r  OV7670_SIOC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.930ns  (logic 3.986ns (57.522%)  route 2.944ns (42.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.633    -0.879    vga_display/clk_out2
    SLICE_X4Y10          FDRE                                         r  vga_display/vga_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  vga_display/vga_green_reg[3]/Q
                         net (fo=1, routed)           2.944     2.521    vga_green_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530     6.052 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.052    vga_green[3]
    D17                                                               r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 3.975ns (58.354%)  route 2.837ns (41.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.636    -0.876    vga_display/clk_out2
    SLICE_X3Y10          FDRE                                         r  vga_display/vga_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  vga_display/vga_red_reg[1]/Q
                         net (fo=1, routed)           2.837     2.418    vga_red_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519     5.937 r  vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.937    vga_red[1]
    H19                                                               r  vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.721ns  (logic 3.980ns (59.214%)  route 2.741ns (40.786%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.636    -0.876    vga_display/clk_out2
    SLICE_X3Y10          FDRE                                         r  vga_display/vga_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  vga_display/vga_red_reg[2]/Q
                         net (fo=1, routed)           2.741     2.322    vga_red_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     5.846 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.846    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.686ns  (logic 4.043ns (60.470%)  route 2.643ns (39.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.636    -0.876    vga_display/clk_out2
    SLICE_X2Y10          FDRE                                         r  vga_display/vga_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  vga_display/vga_blue_reg[3]/Q
                         net (fo=1, routed)           2.643     2.285    vga_blue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525     5.810 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.810    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.665ns  (logic 3.980ns (59.710%)  route 2.685ns (40.290%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.636    -0.876    vga_display/clk_out2
    SLICE_X3Y10          FDRE                                         r  vga_display/vga_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  vga_display/vga_red_reg[0]/Q
                         net (fo=1, routed)           2.685     2.266    vga_red_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     5.790 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.790    vga_red[0]
    G19                                                               r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.661ns  (logic 3.985ns (59.828%)  route 2.676ns (40.172%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.636    -0.876    vga_display/clk_out2
    SLICE_X3Y10          FDRE                                         r  vga_display/vga_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  vga_display/vga_green_reg[2]/Q
                         net (fo=1, routed)           2.676     2.256    vga_green_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529     5.785 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.785    vga_green[2]
    G17                                                               r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.650ns  (logic 3.977ns (59.805%)  route 2.673ns (40.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.633    -0.879    vga_display/clk_out2
    SLICE_X4Y10          FDRE                                         r  vga_display/vga_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  vga_display/vga_green_reg[0]/Q
                         net (fo=1, routed)           2.673     2.250    vga_green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521     5.771 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.771    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/VCNT_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.138ns  (logic 0.467ns (41.032%)  route 0.671ns (58.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.516    -1.479    vga_display/clk_out2
    SLICE_X4Y8           FDRE                                         r  vga_display/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.367    -1.112 f  vga_display/vga_vsync_reg/Q
                         net (fo=8, routed)           0.671    -0.441    vga_display/vga_vsync_OBUF
    SLICE_X4Y6           LUT4 (Prop_lut4_I3_O)        0.100    -0.341 r  vga_display/VCNT[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    vga_display/VCNT[2]_i_1_n_0
    SLICE_X4Y6           FDRE                                         r  vga_display/VCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/VCNT_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.160ns  (logic 0.489ns (42.151%)  route 0.671ns (57.849%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.516    -1.479    vga_display/clk_out2
    SLICE_X4Y8           FDRE                                         r  vga_display/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.367    -1.112 f  vga_display/vga_vsync_reg/Q
                         net (fo=8, routed)           0.671    -0.441    vga_display/vga_vsync_OBUF
    SLICE_X4Y6           LUT5 (Prop_lut5_I4_O)        0.122    -0.319 r  vga_display/VCNT[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    vga_display/VCNT[3]_i_1_n_0
    SLICE_X4Y6           FDRE                                         r  vga_display/VCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/VCNT_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.176ns  (logic 0.467ns (39.711%)  route 0.709ns (60.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.516    -1.479    vga_display/clk_out2
    SLICE_X4Y8           FDRE                                         r  vga_display/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.367    -1.112 f  vga_display/vga_vsync_reg/Q
                         net (fo=8, routed)           0.709    -0.403    vga_display/vga_vsync_OBUF
    SLICE_X6Y6           LUT4 (Prop_lut4_I3_O)        0.100    -0.303 r  vga_display/VCNT[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    vga_display/VCNT[7]_i_1_n_0
    SLICE_X6Y6           FDRE                                         r  vga_display/VCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/VCNT_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.197ns  (logic 0.488ns (40.768%)  route 0.709ns (59.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.516    -1.479    vga_display/clk_out2
    SLICE_X4Y8           FDRE                                         r  vga_display/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.367    -1.112 f  vga_display/vga_vsync_reg/Q
                         net (fo=8, routed)           0.709    -0.403    vga_display/vga_vsync_OBUF
    SLICE_X6Y6           LUT5 (Prop_lut5_I4_O)        0.121    -0.282 r  vga_display/VCNT[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.282    vga_display/VCNT[8]_i_2_n_0
    SLICE_X6Y6           FDRE                                         r  vga_display/VCNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/VCNT_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.229ns  (logic 0.467ns (38.008%)  route 0.762ns (61.992%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.516    -1.479    vga_display/clk_out2
    SLICE_X4Y8           FDRE                                         r  vga_display/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.367    -1.112 f  vga_display/vga_vsync_reg/Q
                         net (fo=8, routed)           0.762    -0.350    vga_display/vga_vsync_OBUF
    SLICE_X6Y6           LUT3 (Prop_lut3_I2_O)        0.100    -0.250 r  vga_display/VCNT[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    vga_display/VCNT[5]_i_1_n_0
    SLICE_X6Y6           FDRE                                         r  vga_display/VCNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/VCNT_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.250ns  (logic 0.488ns (39.049%)  route 0.762ns (60.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.516    -1.479    vga_display/clk_out2
    SLICE_X4Y8           FDRE                                         r  vga_display/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.367    -1.112 f  vga_display/vga_vsync_reg/Q
                         net (fo=8, routed)           0.762    -0.350    vga_display/vga_vsync_OBUF
    SLICE_X6Y6           LUT3 (Prop_lut3_I2_O)        0.121    -0.229 r  vga_display/VCNT[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga_display/VCNT[6]_i_1_n_0
    SLICE_X6Y6           FDRE                                         r  vga_display/VCNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/VCNT_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.327ns  (logic 0.467ns (35.189%)  route 0.860ns (64.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.516    -1.479    vga_display/clk_out2
    SLICE_X4Y8           FDRE                                         r  vga_display/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.367    -1.112 f  vga_display/vga_vsync_reg/Q
                         net (fo=8, routed)           0.569    -0.543    vga_display/vga_vsync_OBUF
    SLICE_X4Y7           LUT6 (Prop_lut6_I5_O)        0.100    -0.443 r  vga_display/VCNT[9]_i_1/O
                         net (fo=4, routed)           0.291    -0.152    vga_display/VCNT[9]_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  vga_display/VCNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/VCNT_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.327ns  (logic 0.467ns (35.189%)  route 0.860ns (64.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.516    -1.479    vga_display/clk_out2
    SLICE_X4Y8           FDRE                                         r  vga_display/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.367    -1.112 f  vga_display/vga_vsync_reg/Q
                         net (fo=8, routed)           0.569    -0.543    vga_display/vga_vsync_OBUF
    SLICE_X4Y7           LUT6 (Prop_lut6_I5_O)        0.100    -0.443 r  vga_display/VCNT[9]_i_1/O
                         net (fo=4, routed)           0.291    -0.152    vga_display/VCNT[9]_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  vga_display/VCNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/VCNT_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.327ns  (logic 0.467ns (35.189%)  route 0.860ns (64.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.516    -1.479    vga_display/clk_out2
    SLICE_X4Y8           FDRE                                         r  vga_display/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.367    -1.112 f  vga_display/vga_vsync_reg/Q
                         net (fo=8, routed)           0.569    -0.543    vga_display/vga_vsync_OBUF
    SLICE_X4Y7           LUT6 (Prop_lut6_I5_O)        0.100    -0.443 r  vga_display/VCNT[9]_i_1/O
                         net (fo=4, routed)           0.291    -0.152    vga_display/VCNT[9]_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  vga_display/VCNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/VCNT_reg[9]/R
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.327ns  (logic 0.467ns (35.189%)  route 0.860ns (64.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.516    -1.479    vga_display/clk_out2
    SLICE_X4Y8           FDRE                                         r  vga_display/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.367    -1.112 f  vga_display/vga_vsync_reg/Q
                         net (fo=8, routed)           0.569    -0.543    vga_display/vga_vsync_OBUF
    SLICE_X4Y7           LUT6 (Prop_lut6_I5_O)        0.100    -0.443 r  vga_display/VCNT[9]_i_1/O
                         net (fo=4, routed)           0.291    -0.152    vga_display/VCNT[9]_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  vga_display/VCNT_reg[9]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clk_div/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clk_div/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clk_div/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clk_div/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clk_div/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_div/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_div/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_div/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.033ns  (logic 1.689ns (33.561%)  route 3.344ns (66.439%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btn_IBUF_inst/O
                         net (fo=2, routed)           2.398     3.839    btn_debounce/btn_IBUF
    SLICE_X10Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.963 r  btn_debounce/o_i_3/O
                         net (fo=1, routed)           0.947     4.909    btn_debounce/o_i_3_n_0
    SLICE_X10Y40         LUT5 (Prop_lut5_I1_O)        0.124     5.033 r  btn_debounce/o_i_1/O
                         net (fo=1, routed)           0.000     5.033    btn_debounce/o_i_1_n_0
    SLICE_X10Y40         FDRE                                         r  btn_debounce/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.449    -1.546    btn_debounce/clk_out1
    SLICE_X10Y40         FDRE                                         r  btn_debounce/o_reg/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.926ns  (logic 1.565ns (31.774%)  route 3.361ns (68.226%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btn_IBUF_inst/O
                         net (fo=2, routed)           2.396     3.837    btn_debounce/btn_IBUF
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.961 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.966     4.926    btn_debounce/clear
    SLICE_X11Y38         FDRE                                         r  btn_debounce/c_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.448    -1.547    btn_debounce/clk_out1
    SLICE_X11Y38         FDRE                                         r  btn_debounce/c_reg[0]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.926ns  (logic 1.565ns (31.774%)  route 3.361ns (68.226%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btn_IBUF_inst/O
                         net (fo=2, routed)           2.396     3.837    btn_debounce/btn_IBUF
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.961 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.966     4.926    btn_debounce/clear
    SLICE_X11Y38         FDRE                                         r  btn_debounce/c_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.448    -1.547    btn_debounce/clk_out1
    SLICE_X11Y38         FDRE                                         r  btn_debounce/c_reg[1]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.926ns  (logic 1.565ns (31.774%)  route 3.361ns (68.226%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btn_IBUF_inst/O
                         net (fo=2, routed)           2.396     3.837    btn_debounce/btn_IBUF
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.961 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.966     4.926    btn_debounce/clear
    SLICE_X11Y38         FDRE                                         r  btn_debounce/c_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.448    -1.547    btn_debounce/clk_out1
    SLICE_X11Y38         FDRE                                         r  btn_debounce/c_reg[2]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.926ns  (logic 1.565ns (31.774%)  route 3.361ns (68.226%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btn_IBUF_inst/O
                         net (fo=2, routed)           2.396     3.837    btn_debounce/btn_IBUF
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.961 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.966     4.926    btn_debounce/clear
    SLICE_X11Y38         FDRE                                         r  btn_debounce/c_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.448    -1.547    btn_debounce/clk_out1
    SLICE_X11Y38         FDRE                                         r  btn_debounce/c_reg[3]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.565ns (32.709%)  route 3.220ns (67.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btn_IBUF_inst/O
                         net (fo=2, routed)           2.396     3.837    btn_debounce/btn_IBUF
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.961 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.825     4.786    btn_debounce/clear
    SLICE_X11Y39         FDRE                                         r  btn_debounce/c_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.449    -1.546    btn_debounce/clk_out1
    SLICE_X11Y39         FDRE                                         r  btn_debounce/c_reg[4]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.565ns (32.709%)  route 3.220ns (67.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btn_IBUF_inst/O
                         net (fo=2, routed)           2.396     3.837    btn_debounce/btn_IBUF
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.961 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.825     4.786    btn_debounce/clear
    SLICE_X11Y39         FDRE                                         r  btn_debounce/c_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.449    -1.546    btn_debounce/clk_out1
    SLICE_X11Y39         FDRE                                         r  btn_debounce/c_reg[5]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.565ns (32.709%)  route 3.220ns (67.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btn_IBUF_inst/O
                         net (fo=2, routed)           2.396     3.837    btn_debounce/btn_IBUF
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.961 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.825     4.786    btn_debounce/clear
    SLICE_X11Y39         FDRE                                         r  btn_debounce/c_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.449    -1.546    btn_debounce/clk_out1
    SLICE_X11Y39         FDRE                                         r  btn_debounce/c_reg[6]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.565ns (32.709%)  route 3.220ns (67.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btn_IBUF_inst/O
                         net (fo=2, routed)           2.396     3.837    btn_debounce/btn_IBUF
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.961 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.825     4.786    btn_debounce/clear
    SLICE_X11Y39         FDRE                                         r  btn_debounce/c_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.449    -1.546    btn_debounce/clk_out1
    SLICE_X11Y39         FDRE                                         r  btn_debounce/c_reg[7]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.635ns  (logic 1.565ns (33.773%)  route 3.069ns (66.227%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btn_IBUF_inst/O
                         net (fo=2, routed)           2.396     3.837    btn_debounce/btn_IBUF
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.961 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.674     4.635    btn_debounce/clear
    SLICE_X11Y40         FDRE                                         r  btn_debounce/c_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.449    -1.546    btn_debounce/clk_out1
    SLICE_X11Y40         FDRE                                         r  btn_debounce/c_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.427ns  (logic 0.255ns (17.830%)  route 1.173ns (82.170%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btn_IBUF_inst/O
                         net (fo=2, routed)           1.033     1.242    btn_debounce/btn_IBUF
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.287 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.140     1.427    btn_debounce/clear
    SLICE_X11Y42         FDRE                                         r  btn_debounce/c_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.835    -0.855    btn_debounce/clk_out1
    SLICE_X11Y42         FDRE                                         r  btn_debounce/c_reg[16]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.427ns  (logic 0.255ns (17.830%)  route 1.173ns (82.170%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btn_IBUF_inst/O
                         net (fo=2, routed)           1.033     1.242    btn_debounce/btn_IBUF
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.287 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.140     1.427    btn_debounce/clear
    SLICE_X11Y42         FDRE                                         r  btn_debounce/c_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.835    -0.855    btn_debounce/clk_out1
    SLICE_X11Y42         FDRE                                         r  btn_debounce/c_reg[17]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.427ns  (logic 0.255ns (17.830%)  route 1.173ns (82.170%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btn_IBUF_inst/O
                         net (fo=2, routed)           1.033     1.242    btn_debounce/btn_IBUF
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.287 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.140     1.427    btn_debounce/clear
    SLICE_X11Y42         FDRE                                         r  btn_debounce/c_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.835    -0.855    btn_debounce/clk_out1
    SLICE_X11Y42         FDRE                                         r  btn_debounce/c_reg[18]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.427ns  (logic 0.255ns (17.830%)  route 1.173ns (82.170%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btn_IBUF_inst/O
                         net (fo=2, routed)           1.033     1.242    btn_debounce/btn_IBUF
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.287 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.140     1.427    btn_debounce/clear
    SLICE_X11Y42         FDRE                                         r  btn_debounce/c_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.835    -0.855    btn_debounce/clk_out1
    SLICE_X11Y42         FDRE                                         r  btn_debounce/c_reg[19]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.491ns  (logic 0.255ns (17.068%)  route 1.237ns (82.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btn_IBUF_inst/O
                         net (fo=2, routed)           1.033     1.242    btn_debounce/btn_IBUF
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.287 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.204     1.491    btn_debounce/clear
    SLICE_X11Y41         FDRE                                         r  btn_debounce/c_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.835    -0.855    btn_debounce/clk_out1
    SLICE_X11Y41         FDRE                                         r  btn_debounce/c_reg[12]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.491ns  (logic 0.255ns (17.068%)  route 1.237ns (82.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btn_IBUF_inst/O
                         net (fo=2, routed)           1.033     1.242    btn_debounce/btn_IBUF
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.287 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.204     1.491    btn_debounce/clear
    SLICE_X11Y41         FDRE                                         r  btn_debounce/c_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.835    -0.855    btn_debounce/clk_out1
    SLICE_X11Y41         FDRE                                         r  btn_debounce/c_reg[13]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.491ns  (logic 0.255ns (17.068%)  route 1.237ns (82.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btn_IBUF_inst/O
                         net (fo=2, routed)           1.033     1.242    btn_debounce/btn_IBUF
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.287 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.204     1.491    btn_debounce/clear
    SLICE_X11Y41         FDRE                                         r  btn_debounce/c_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.835    -0.855    btn_debounce/clk_out1
    SLICE_X11Y41         FDRE                                         r  btn_debounce/c_reg[14]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.491ns  (logic 0.255ns (17.068%)  route 1.237ns (82.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btn_IBUF_inst/O
                         net (fo=2, routed)           1.033     1.242    btn_debounce/btn_IBUF
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.287 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.204     1.491    btn_debounce/clear
    SLICE_X11Y41         FDRE                                         r  btn_debounce/c_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.835    -0.855    btn_debounce/clk_out1
    SLICE_X11Y41         FDRE                                         r  btn_debounce/c_reg[15]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.546ns  (logic 0.255ns (16.459%)  route 1.292ns (83.541%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btn_IBUF_inst/O
                         net (fo=2, routed)           1.033     1.242    btn_debounce/btn_IBUF
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.287 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.259     1.546    btn_debounce/clear
    SLICE_X11Y43         FDRE                                         r  btn_debounce/c_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.836    -0.854    btn_debounce/clk_out1
    SLICE_X11Y43         FDRE                                         r  btn_debounce/c_reg[20]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.546ns  (logic 0.255ns (16.459%)  route 1.292ns (83.541%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btn_IBUF_inst/O
                         net (fo=2, routed)           1.033     1.242    btn_debounce/btn_IBUF
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.287 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.259     1.546    btn_debounce/clear
    SLICE_X11Y43         FDRE                                         r  btn_debounce/c_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.836    -0.854    btn_debounce/clk_out1
    SLICE_X11Y43         FDRE                                         r  btn_debounce/c_reg[21]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display/VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.124ns  (logic 2.132ns (51.692%)  route 1.992ns (48.308%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE                         0.000     0.000 r  vga_display/VCNT_reg[5]/C
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_display/VCNT_reg[5]/Q
                         net (fo=12, routed)          0.994     1.512    vga_display/VCNT_reg_n_0_[5]
    SLICE_X5Y7           LUT2 (Prop_lut2_I1_O)        0.124     1.636 r  vga_display/address1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.636    vga_display/address1_carry_i_5_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.216 r  vga_display/address1_carry/O[2]
                         net (fo=2, routed)           0.998     3.214    vga_display/address1[4]
    SLICE_X7Y9           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576     3.790 r  vga_display/address0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.790    vga_display/address0_inferred__0/i__carry_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.124 r  vga_display/address0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     4.124    vga_display/address0_inferred__0/i__carry__0_n_6
    SLICE_X7Y10          FDRE                                         r  vga_display/address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.515    -1.480    vga_display/clk_out2
    SLICE_X7Y10          FDRE                                         r  vga_display/address_reg[7]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.013ns  (logic 2.021ns (50.356%)  route 1.992ns (49.644%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE                         0.000     0.000 r  vga_display/VCNT_reg[5]/C
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_display/VCNT_reg[5]/Q
                         net (fo=12, routed)          0.994     1.512    vga_display/VCNT_reg_n_0_[5]
    SLICE_X5Y7           LUT2 (Prop_lut2_I1_O)        0.124     1.636 r  vga_display/address1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.636    vga_display/address1_carry_i_5_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.216 r  vga_display/address1_carry/O[2]
                         net (fo=2, routed)           0.998     3.214    vga_display/address1[4]
    SLICE_X7Y9           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576     3.790 r  vga_display/address0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.790    vga_display/address0_inferred__0/i__carry_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.013 r  vga_display/address0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.000     4.013    vga_display/address0_inferred__0/i__carry__0_n_7
    SLICE_X7Y10          FDRE                                         r  vga_display/address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.515    -1.480    vga_display/clk_out2
    SLICE_X7Y10          FDRE                                         r  vga_display/address_reg[6]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.831ns  (logic 1.839ns (47.998%)  route 1.992ns (52.002%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE                         0.000     0.000 r  vga_display/VCNT_reg[5]/C
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_display/VCNT_reg[5]/Q
                         net (fo=12, routed)          0.994     1.512    vga_display/VCNT_reg_n_0_[5]
    SLICE_X5Y7           LUT2 (Prop_lut2_I1_O)        0.124     1.636 r  vga_display/address1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.636    vga_display/address1_carry_i_5_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.216 r  vga_display/address1_carry/O[2]
                         net (fo=2, routed)           0.998     3.214    vga_display/address1[4]
    SLICE_X7Y9           CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.617     3.831 r  vga_display/address0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.000     3.831    vga_display/address0_inferred__0/i__carry_n_4
    SLICE_X7Y9           FDRE                                         r  vga_display/address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.515    -1.480    vga_display/clk_out2
    SLICE_X7Y9           FDRE                                         r  vga_display/address_reg[5]/C

Slack:                    inf
  Source:                 OV7670_SIOD
                            (input port)
  Destination:            IIC/sccb_sender/ACKR2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.733ns  (logic 1.562ns (41.835%)  route 2.171ns (58.165%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  OV7670_SIOD (INOUT)
                         net (fo=1, unset)            0.000     0.000    OV7670_SIOD_IOBUF_inst/IO
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  OV7670_SIOD_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           2.171     3.609    IIC/sccb_sender/OV7670_SIOD_IBUF
    SLICE_X4Y41          LUT6 (Prop_lut6_I0_O)        0.124     3.733 r  IIC/sccb_sender/ACKR2_i_1/O
                         net (fo=1, routed)           0.000     3.733    IIC/sccb_sender/ACKR2_i_1_n_0
    SLICE_X4Y41          FDPE                                         r  IIC/sccb_sender/ACKR2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.516    -1.479    IIC/sccb_sender/clk_out2
    SLICE_X4Y41          FDPE                                         r  IIC/sccb_sender/ACKR2_reg/C

Slack:                    inf
  Source:                 OV7670_SIOD
                            (input port)
  Destination:            IIC/sccb_sender/ACKR3_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.578ns  (logic 1.562ns (43.644%)  route 2.016ns (56.356%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  OV7670_SIOD (INOUT)
                         net (fo=1, unset)            0.000     0.000    OV7670_SIOD_IOBUF_inst/IO
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  OV7670_SIOD_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           2.016     3.454    IIC/sccb_sender/OV7670_SIOD_IBUF
    SLICE_X4Y41          LUT6 (Prop_lut6_I0_O)        0.124     3.578 r  IIC/sccb_sender/ACKR3_i_1/O
                         net (fo=1, routed)           0.000     3.578    IIC/sccb_sender/ACKR3_i_1_n_0
    SLICE_X4Y41          FDPE                                         r  IIC/sccb_sender/ACKR3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.516    -1.479    IIC/sccb_sender/clk_out2
    SLICE_X4Y41          FDPE                                         r  IIC/sccb_sender/ACKR3_reg/C

Slack:                    inf
  Source:                 OV7670_SIOD
                            (input port)
  Destination:            IIC/sccb_sender/ACKW3_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.556ns  (logic 1.562ns (43.920%)  route 1.994ns (56.080%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  OV7670_SIOD (INOUT)
                         net (fo=1, unset)            0.000     0.000    OV7670_SIOD_IOBUF_inst/IO
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  OV7670_SIOD_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.994     3.432    IIC/sccb_sender/OV7670_SIOD_IBUF
    SLICE_X2Y40          LUT6 (Prop_lut6_I1_O)        0.124     3.556 r  IIC/sccb_sender/ACKW3_i_1/O
                         net (fo=1, routed)           0.000     3.556    IIC/sccb_sender/ACKW3_i_1_n_0
    SLICE_X2Y40          FDPE                                         r  IIC/sccb_sender/ACKW3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.517    -1.478    IIC/sccb_sender/clk_out2
    SLICE_X2Y40          FDPE                                         r  IIC/sccb_sender/ACKW3_reg/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.534ns  (logic 1.772ns (50.140%)  route 1.762ns (49.860%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE                         0.000     0.000 r  vga_display/VCNT_reg[5]/C
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_display/VCNT_reg[5]/Q
                         net (fo=12, routed)          0.994     1.512    vga_display/VCNT_reg_n_0_[5]
    SLICE_X5Y7           LUT2 (Prop_lut2_I1_O)        0.124     1.636 r  vga_display/address1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.636    vga_display/address1_carry_i_5_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.216 r  vga_display/address1_carry/O[2]
                         net (fo=2, routed)           0.768     2.984    vga_display/address1[4]
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.550     3.534 r  vga_display/address0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.000     3.534    vga_display/address0_inferred__0/i__carry_n_5
    SLICE_X7Y9           FDRE                                         r  vga_display/address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.515    -1.480    vga_display/clk_out2
    SLICE_X7Y9           FDRE                                         r  vga_display/address_reg[4]/C

Slack:                    inf
  Source:                 OV7670_SIOD
                            (input port)
  Destination:            IIC/sccb_sender/ACKW1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.258ns  (logic 1.562ns (47.938%)  route 1.696ns (52.062%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  OV7670_SIOD (INOUT)
                         net (fo=1, unset)            0.000     0.000    OV7670_SIOD_IOBUF_inst/IO
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  OV7670_SIOD_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.696     3.134    IIC/sccb_sender/OV7670_SIOD_IBUF
    SLICE_X3Y40          LUT6 (Prop_lut6_I1_O)        0.124     3.258 r  IIC/sccb_sender/ACKW1_i_1/O
                         net (fo=1, routed)           0.000     3.258    IIC/sccb_sender/ACKW1_i_1_n_0
    SLICE_X3Y40          FDPE                                         r  IIC/sccb_sender/ACKW1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.517    -1.478    IIC/sccb_sender/clk_out2
    SLICE_X3Y40          FDPE                                         r  IIC/sccb_sender/ACKW1_reg/C

Slack:                    inf
  Source:                 OV7670_SIOD
                            (input port)
  Destination:            IIC/sccb_sender/ACKW2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.208ns  (logic 1.562ns (48.679%)  route 1.646ns (51.321%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  OV7670_SIOD (INOUT)
                         net (fo=1, unset)            0.000     0.000    OV7670_SIOD_IOBUF_inst/IO
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  OV7670_SIOD_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.646     3.084    IIC/sccb_sender/OV7670_SIOD_IBUF
    SLICE_X4Y40          LUT6 (Prop_lut6_I1_O)        0.124     3.208 r  IIC/sccb_sender/ACKW2_i_1/O
                         net (fo=1, routed)           0.000     3.208    IIC/sccb_sender/ACKW2_i_1_n_0
    SLICE_X4Y40          FDPE                                         r  IIC/sccb_sender/ACKW2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.515    -1.480    IIC/sccb_sender/clk_out2
    SLICE_X4Y40          FDPE                                         r  IIC/sccb_sender/ACKW2_reg/C

Slack:                    inf
  Source:                 OV7670_SIOD
                            (input port)
  Destination:            IIC/sccb_sender/ACKR1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.184ns  (logic 1.562ns (49.043%)  route 1.623ns (50.957%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  OV7670_SIOD (INOUT)
                         net (fo=1, unset)            0.000     0.000    OV7670_SIOD_IOBUF_inst/IO
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  OV7670_SIOD_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.623     3.060    IIC/sccb_sender/OV7670_SIOD_IBUF
    SLICE_X4Y41          LUT6 (Prop_lut6_I0_O)        0.124     3.184 r  IIC/sccb_sender/ACKR1_i_1/O
                         net (fo=1, routed)           0.000     3.184    IIC/sccb_sender/ACKR1_i_1_n_0
    SLICE_X4Y41          FDPE                                         r  IIC/sccb_sender/ACKR1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         1.516    -1.479    IIC/sccb_sender/clk_out2
    SLICE_X4Y41          FDPE                                         r  IIC/sccb_sender/ACKR1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display/VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/in_display_area_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.528ns  (logic 0.209ns (39.595%)  route 0.319ns (60.405%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE                         0.000     0.000 r  vga_display/VCNT_reg[5]/C
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga_display/VCNT_reg[5]/Q
                         net (fo=12, routed)          0.319     0.483    vga_display/VCNT_reg_n_0_[5]
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.045     0.528 r  vga_display/in_display_area_i_1/O
                         net (fo=1, routed)           0.000     0.528    vga_display/in_display_area0
    SLICE_X4Y9           FDRE                                         r  vga_display/in_display_area_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.863    -0.827    vga_display/clk_out2
    SLICE_X4Y9           FDRE                                         r  vga_display/in_display_area_reg/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.423ns (58.847%)  route 0.296ns (41.153%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  vga_display/VCNT_reg[9]/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_display/VCNT_reg[9]/Q
                         net (fo=6, routed)           0.144     0.285    vga_display/VCNT_reg_n_0_[9]
    SLICE_X5Y8           LUT6 (Prop_lut6_I4_O)        0.045     0.330 r  vga_display/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.330    vga_display/address1_carry__0_i_2_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.395 r  vga_display/address1_carry__0/O[1]
                         net (fo=1, routed)           0.152     0.547    vga_display/address1[7]
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.172     0.719 r  vga_display/address0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     0.719    vga_display/address0_inferred__0/i__carry__0_n_6
    SLICE_X7Y10          FDRE                                         r  vga_display/address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.862    -0.828    vga_display/clk_out2
    SLICE_X7Y10          FDRE                                         r  vga_display/address_reg[7]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.209ns (28.822%)  route 0.516ns (71.178%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE                         0.000     0.000 r  vga_display/VCNT_reg[5]/C
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga_display/VCNT_reg[5]/Q
                         net (fo=12, routed)          0.273     0.437    vga_display/VCNT_reg_n_0_[5]
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.045     0.482 r  vga_display/address[7]_i_1/O
                         net (fo=8, routed)           0.243     0.725    vga_display/RSTP
    SLICE_X6Y10          FDRE                                         r  vga_display/address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.862    -0.828    vga_display/clk_out2
    SLICE_X6Y10          FDRE                                         r  vga_display/address_reg[0]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.209ns (28.822%)  route 0.516ns (71.178%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE                         0.000     0.000 r  vga_display/VCNT_reg[5]/C
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga_display/VCNT_reg[5]/Q
                         net (fo=12, routed)          0.273     0.437    vga_display/VCNT_reg_n_0_[5]
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.045     0.482 r  vga_display/address[7]_i_1/O
                         net (fo=8, routed)           0.243     0.725    vga_display/RSTP
    SLICE_X6Y10          FDRE                                         r  vga_display/address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.862    -0.828    vga_display/clk_out2
    SLICE_X6Y10          FDRE                                         r  vga_display/address_reg[1]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.209ns (28.822%)  route 0.516ns (71.178%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE                         0.000     0.000 r  vga_display/VCNT_reg[5]/C
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga_display/VCNT_reg[5]/Q
                         net (fo=12, routed)          0.273     0.437    vga_display/VCNT_reg_n_0_[5]
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.045     0.482 r  vga_display/address[7]_i_1/O
                         net (fo=8, routed)           0.243     0.725    vga_display/RSTP
    SLICE_X7Y10          FDRE                                         r  vga_display/address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.862    -0.828    vga_display/clk_out2
    SLICE_X7Y10          FDRE                                         r  vga_display/address_reg[6]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.209ns (28.822%)  route 0.516ns (71.178%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE                         0.000     0.000 r  vga_display/VCNT_reg[5]/C
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga_display/VCNT_reg[5]/Q
                         net (fo=12, routed)          0.273     0.437    vga_display/VCNT_reg_n_0_[5]
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.045     0.482 r  vga_display/address[7]_i_1/O
                         net (fo=8, routed)           0.243     0.725    vga_display/RSTP
    SLICE_X7Y10          FDRE                                         r  vga_display/address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.862    -0.828    vga_display/clk_out2
    SLICE_X7Y10          FDRE                                         r  vga_display/address_reg[7]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.445ns (53.039%)  route 0.394ns (46.961%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE                         0.000     0.000 r  vga_display/VCNT_reg[7]/C
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga_display/VCNT_reg[7]/Q
                         net (fo=9, routed)           0.231     0.395    vga_display/VCNT_reg_n_0_[7]
    SLICE_X5Y7           LUT4 (Prop_lut4_I3_O)        0.045     0.440 r  vga_display/address1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.440    vga_display/address1_carry_i_3_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.503 r  vga_display/address1_carry/O[3]
                         net (fo=2, routed)           0.163     0.666    vga_display/address1[5]
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.173     0.839 r  vga_display/address0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.000     0.839    vga_display/address0_inferred__0/i__carry_n_4
    SLICE_X7Y9           FDRE                                         r  vga_display/address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.863    -0.827    vga_display/clk_out2
    SLICE_X7Y9           FDRE                                         r  vga_display/address_reg[5]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.209ns (23.278%)  route 0.689ns (76.722%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE                         0.000     0.000 r  vga_display/VCNT_reg[5]/C
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga_display/VCNT_reg[5]/Q
                         net (fo=12, routed)          0.273     0.437    vga_display/VCNT_reg_n_0_[5]
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.045     0.482 r  vga_display/address[7]_i_1/O
                         net (fo=8, routed)           0.416     0.898    vga_display/RSTP
    SLICE_X7Y9           FDRE                                         r  vga_display/address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.863    -0.827    vga_display/clk_out2
    SLICE_X7Y9           FDRE                                         r  vga_display/address_reg[2]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.209ns (23.278%)  route 0.689ns (76.722%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE                         0.000     0.000 r  vga_display/VCNT_reg[5]/C
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga_display/VCNT_reg[5]/Q
                         net (fo=12, routed)          0.273     0.437    vga_display/VCNT_reg_n_0_[5]
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.045     0.482 r  vga_display/address[7]_i_1/O
                         net (fo=8, routed)           0.416     0.898    vga_display/RSTP
    SLICE_X7Y9           FDRE                                         r  vga_display/address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.863    -0.827    vga_display/clk_out2
    SLICE_X7Y9           FDRE                                         r  vga_display/address_reg[3]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.209ns (23.278%)  route 0.689ns (76.722%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE                         0.000     0.000 r  vga_display/VCNT_reg[5]/C
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga_display/VCNT_reg[5]/Q
                         net (fo=12, routed)          0.273     0.437    vga_display/VCNT_reg_n_0_[5]
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.045     0.482 r  vga_display/address[7]_i_1/O
                         net (fo=8, routed)           0.416     0.898    vga_display/RSTP
    SLICE_X7Y9           FDRE                                         r  vga_display/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=100, routed)         0.863    -0.827    vga_display/clk_out2
    SLICE_X7Y9           FDRE                                         r  vga_display/address_reg[4]/C





