<HTML>
<HEAD>
<TITLE>18116003/</TITLE>
</HEAD>
<BODY BGCOLOR=white>
<HR>
18116003/<p><PRE>
&gt;&gt;&gt;&gt; file: solution_1.v
<A NAME="2"></A><FONT color = #0000FF><A HREF="match37-1.html#2" TARGET="1"><IMG SRC="../../bitmaps/tm_2_7.gif" ALT="other" BORDER="0" ALIGN=left></A>

`timescale 1ns/1ps

module solution_1(

);
endmodule

module fifo(
clock, reset, rd, wr, w_data,r_data, empty, full
);
</FONT>input reset;
input rd;
input wr;
input clock;
input[7:0] w_data;
output full, empty;
output reg[7:0] r_data;
reg [2:0] count, r_head, w_head;
<A NAME="0"></A><FONT color = #FF0000><A HREF="match37-1.html#0" TARGET="1"><IMG SRC="../../bitmaps/tm_0_48.gif" ALT="other" BORDER="0" ALIGN=left></A>

reg [7:0] queue [7:0];
assign full = (count==7) ? 1'b1:1'b0;
assign empty = (count==0) ? 1'b1:1'b0;
initial begin
count = 0;
r_head = 7;
w_head = 7;
end
always @ (posedge clock) begin
if (reset) begin
r_head = 7;
w_head = 7;
count = 0;
end
else if (wr) begin
if(!full) begin
queue[w_head] = w_data;
w_head = w_head - 1;
count = count + 1;
end
end
else if(rd) begin
if(!empty) begin
r_data = queue[r_head];
r_head = r_head - 1;
count = count - 1;
end
end
if(w_head == -1)
w_head = 7;
if(r_head == -1)
r_head = 7;
end
endmodule

&gt;&gt;&gt;&gt; file: tb_1.v
`timescale 1ns / 1ps

module tb_1(

    );
endmodule

module fifo_testbench;
reg clock, wr, rd, reset;
reg[7:0] w_data;
</FONT>wire full, empty;
<A NAME="1"></A><FONT color = #00FF00><A HREF="match37-1.html#1" TARGET="1"><IMG SRC="../../bitmaps/tm_1_24.gif" ALT="other" BORDER="0" ALIGN=left></A>

wire [7:0] r_data;
fifo c1(clock, reset, rd, wr, w_data, r_data, empty, full);
initial clock = 1;
always #10 clock = ~clock;
initial begin
reset = 0;
rd = 0;
wr = 0;
w_data = 0;
#20
wr = 1;
#650
reset = 1;
#100
reset = 0;
end
always #20 w_data = w_data + 1;
always #200 begin
wr = ~wr;
rd = ~rd;
</FONT>end
endmodule</PRE>
</PRE>
</BODY>
</HTML>
