#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Jun 29 09:50:55 2017
# Process ID: 31548
# Current directory: /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.runs/design_1_xbar_0_synth_1
# Command line: vivado -log design_1_xbar_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xbar_0.tcl
# Log file: /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.runs/design_1_xbar_0_synth_1/design_1_xbar_0.vds
# Journal file: /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.runs/design_1_xbar_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_xbar_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_xbar_0, cache-ID = 5b66ef2a2b515423.
