Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May  6 17:37:16 2025
| Host         : sandd running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ElevatorController_control_sets_placed.rpt
| Design       : ElevatorController
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             116 |           66 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              40 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+----------------------------+------------------+----------------+--------------+
|  Clock Signal  |     Enable Signal    |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------+----------------------------+------------------+----------------+--------------+
|  clk_n_BUFG    | direction[2]_i_1_n_0 | floorIndicator[11]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_n_BUFG    | direction[2]_i_1_n_0 | floorIndicator[3]_i_1_n_0  |                1 |              4 |         4.00 |
|  clk_n_BUFG    | direction[2]_i_1_n_0 |                            |                4 |              8 |         2.00 |
|  clk_n_BUFG    | delayCountervar      |                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                      | reset_IBUF                 |               14 |             33 |         2.36 |
|  clk_n_BUFG    |                      | reset_IBUF                 |               52 |             83 |         1.60 |
+----------------+----------------------+----------------------------+------------------+----------------+--------------+


