{
  "Top": "top",
  "RtlTop": "top",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "data_IN": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<32, 24, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "data_IN",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data_OUT": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<32, 24, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "data_OUT",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -description {Radar Processor with fixed point 32,24}",
      "config_export -display_name=RadarProcessor",
      "config_export -format=ip_catalog",
      "config_export -output=E:\/Academics\/BTP\/Vitis\/IPs\/RadarProcessor\/top.zip",
      "config_export -rtl=verilog",
      "config_export -vendor=ARK",
      "config_export -version=1.0"
    ],
    "DirectiveTcl": ["set_directive_top top -name top"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "4709448"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "ARK",
    "Library": "hls",
    "Name": "top",
    "Version": "1.0",
    "DisplayName": "RadarProcessor",
    "Revision": "",
    "Description": "Radar Processor with fixed point 32,24",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "ARK_hls_top_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/SourceCodes\/radarProcessor.cpp"],
    "Vhdl": [
      "impl\/vhdl\/top_fft.vhd",
      "impl\/vhdl\/top_fft_fft_coeff_M_imag_V.vhd",
      "impl\/vhdl\/top_fft_fft_coeff_M_real_V.vhd",
      "impl\/vhdl\/top_hamming_coeff_M_real_V.vhd",
      "impl\/vhdl\/top_mac_muladd_6ns_7ns_6ns_11_4_1.vhd",
      "impl\/vhdl\/top_matchedFilter.vhd",
      "impl\/vhdl\/top_matchedFilter_matchedFilter_coeff_M_imag_V.vhd",
      "impl\/vhdl\/top_matchedFilter_matchedFilter_coeff_M_real_V.vhd",
      "impl\/vhdl\/top_matmul.vhd",
      "impl\/vhdl\/top_matmul_pulseCanceler_coeff_M_real_V.vhd",
      "impl\/vhdl\/top_mul_9s_32s_40_2_1.vhd",
      "impl\/vhdl\/top_mul_10s_32s_40_2_1.vhd",
      "impl\/vhdl\/top_real_V.vhd",
      "impl\/vhdl\/top_regslice_both.vhd",
      "impl\/vhdl\/top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_fft.v",
      "impl\/verilog\/top_fft_fft_coeff_M_imag_V.v",
      "impl\/verilog\/top_fft_fft_coeff_M_imag_V_rom.dat",
      "impl\/verilog\/top_fft_fft_coeff_M_real_V.v",
      "impl\/verilog\/top_fft_fft_coeff_M_real_V_rom.dat",
      "impl\/verilog\/top_hamming_coeff_M_real_V.v",
      "impl\/verilog\/top_hamming_coeff_M_real_V_rom.dat",
      "impl\/verilog\/top_mac_muladd_6ns_7ns_6ns_11_4_1.v",
      "impl\/verilog\/top_matchedFilter.v",
      "impl\/verilog\/top_matchedFilter_matchedFilter_coeff_M_imag_V.v",
      "impl\/verilog\/top_matchedFilter_matchedFilter_coeff_M_imag_V_rom.dat",
      "impl\/verilog\/top_matchedFilter_matchedFilter_coeff_M_real_V.v",
      "impl\/verilog\/top_matchedFilter_matchedFilter_coeff_M_real_V_rom.dat",
      "impl\/verilog\/top_matmul.v",
      "impl\/verilog\/top_matmul_pulseCanceler_coeff_M_real_V.v",
      "impl\/verilog\/top_matmul_pulseCanceler_coeff_M_real_V_rom.dat",
      "impl\/verilog\/top_mul_9s_32s_40_2_1.v",
      "impl\/verilog\/top_mul_10s_32s_40_2_1.v",
      "impl\/verilog\/top_real_V.v",
      "impl\/verilog\/top_regslice_both.v",
      "impl\/verilog\/top.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/top.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["E:\/Academics\/BTP\/Vitis\/RadarProcessor\/Radar_Processor\/solution1\/.debug\/top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "data_IN:data_OUT",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "data_IN": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "data_IN_",
      "ports": [
        "data_IN_TDATA",
        "data_IN_TREADY",
        "data_IN_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "data_IN"
        }]
    },
    "data_OUT": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "data_OUT_",
      "ports": [
        "data_OUT_TDATA",
        "data_OUT_TREADY",
        "data_OUT_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "data_OUT"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "data_IN_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "data_IN_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "data_IN_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "data_OUT_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "data_OUT_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "data_OUT_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top",
      "Instances": [
        {
          "ModuleName": "matchedFilter",
          "InstanceName": "grp_matchedFilter_fu_467"
        },
        {
          "ModuleName": "fft",
          "InstanceName": "grp_fft_fu_479"
        },
        {
          "ModuleName": "matmul",
          "InstanceName": "grp_matmul_fu_491"
        }
      ]
    },
    "Info": {
      "matmul": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matchedFilter": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "matmul": {
        "Latency": {
          "LatencyBest": "488288",
          "LatencyAvg": "488288",
          "LatencyWorst": "488288",
          "PipelineII": "488288",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3",
            "TripCount": "488280",
            "Latency": "488286",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "704",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "691",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "matchedFilter": {
        "Latency": {
          "LatencyBest": "3820798",
          "LatencyAvg": "3820798",
          "LatencyWorst": "3820798",
          "PipelineII": "3820798",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.098"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_1_VITIS_LOOP_91_2_VITIS_LOOP_92_3",
            "TripCount": "3820791",
            "Latency": "3820796",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "797",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "801",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft": {
        "Latency": {
          "LatencyBest": "320521",
          "LatencyAvg": "320521",
          "LatencyWorst": "320521",
          "PipelineII": "320521",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.241"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3",
            "TripCount": "320512",
            "Latency": "320519",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "792",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "674",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top": {
        "Latency": {
          "LatencyBest": "4709448",
          "LatencyAvg": "4709448",
          "LatencyWorst": "4709448",
          "PipelineII": "4709449",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.241"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_6_1",
            "TripCount": "12520",
            "Latency": "12520",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_10_2",
            "TripCount": "12520",
            "Latency": "12520",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_37_1_VITIS_LOOP_38_2",
            "TripCount": "12520",
            "Latency": "12521",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "VITIS_LOOP_108_1_VITIS_LOOP_109_2",
            "TripCount": "12207",
            "Latency": "12211",
            "PipelineII": "1",
            "PipelineDepth": "6"
          },
          {
            "Name": "VITIS_LOOP_59_1_VITIS_LOOP_60_2",
            "TripCount": "10016",
            "Latency": "10017",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "VITIS_LOOP_17_1",
            "TripCount": "10016",
            "Latency": "10017",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "VITIS_LOOP_21_2",
            "TripCount": "10016",
            "Latency": "10017",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "200",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "71",
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "4166",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "4126",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "7",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-05-09 00:48:47 +0530",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
