The objective of this project is to design an arithmetic logic unit (ALU) that is capable of computing Z=(A*B)/4+1. The ALU was designed at RTL using VHDL and was synthesized using Precision RTL.
