#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Sat May 14 15:12:40 2016
# Process ID: 6756
# Current directory: C:/snickerdoodle_black_PWM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4920 C:\snickerdoodle_black_PWM\snickerdoodle_black_PWM.xpr
# Log file: C:/snickerdoodle_black_PWM/vivado.log
# Journal file: C:/snickerdoodle_black_PWM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.xpr
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'snickerdoodle_black_PWM.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'base_block_design.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
base_block_design_auto_pc_3
base_block_design_axi_timer_0_21
base_block_design_axi_timer_0_10
base_block_design_axi_timer_0_18
base_block_design_axi_timer_0_5
base_block_design_rst_processing_system7_0_50M_0
base_block_design_axi_timer_0_19
base_block_design_axi_timer_0_6
base_block_design_tier2_xbar_2_0
base_block_design_xbar_2
base_block_design_axi_timer_0_17
base_block_design_axi_timer_0_4
base_block_design_axi_timer_0_7
base_block_design_axi_timer_0_8
base_block_design_axi_timer_0_9
base_block_design_auto_pc_4
base_block_design_axi_timer_0_22
base_block_design_axi_timer_0_11
base_block_design_axi_timer_0_23
base_block_design_axi_timer_0_12
base_block_design_axi_timer_0_24
base_block_design_axi_timer_0_13
base_block_design_axi_timer_0_25
base_block_design_axi_timer_0_14
base_block_design_axi_timer_0_26
base_block_design_axi_timer_0_15
base_block_design_axi_timer_0_27
base_block_design_axi_timer_0_16
base_block_design_auto_pc_2
base_block_design_axi_timer_0_20
base_block_design_tier2_xbar_0_0
base_block_design_tier2_xbar_1_0
base_block_design_tier2_xbar_3_0
base_block_design_auto_pc_0
base_block_design_auto_pc_1

open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 895.328 ; gain = 232.891
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  {base_block_design_axi_timer_0_7 base_block_design_axi_timer_0_27 base_block_design_axi_timer_0_25 base_block_design_axi_timer_0_26 base_block_design_axi_timer_0_24 base_block_design_axi_timer_0_22 base_block_design_axi_timer_0_23 base_block_design_axi_timer_0_21 base_block_design_axi_timer_0_20 base_block_design_axi_timer_0_19 base_block_design_axi_timer_0_18 base_block_design_axi_timer_0_16 base_block_design_axi_timer_0_17 base_block_design_axi_timer_0_15 base_block_design_axi_timer_0_14 base_block_design_axi_timer_0_12 base_block_design_axi_timer_0_13 base_block_design_processing_system7_0_axi_periph_2 base_block_design_axi_timer_0_11 base_block_design_axi_timer_0_4 base_block_design_axi_timer_0_10 base_block_design_axi_timer_0_5 base_block_design_rst_processing_system7_0_50M_0 base_block_design_axi_timer_0_6 base_block_design_axi_timer_0_9 base_block_design_axi_timer_0_8}] -no_script -reset -quiet
upgrade_ip [get_ips  {base_block_design_axi_timer_0_7 base_block_design_axi_timer_0_27 base_block_design_axi_timer_0_25 base_block_design_axi_timer_0_26 base_block_design_axi_timer_0_24 base_block_design_axi_timer_0_22 base_block_design_axi_timer_0_23 base_block_design_axi_timer_0_21 base_block_design_axi_timer_0_20 base_block_design_axi_timer_0_19 base_block_design_axi_timer_0_18 base_block_design_axi_timer_0_16 base_block_design_axi_timer_0_17 base_block_design_axi_timer_0_15 base_block_design_axi_timer_0_14 base_block_design_axi_timer_0_12 base_block_design_axi_timer_0_13 base_block_design_processing_system7_0_axi_periph_2 base_block_design_axi_timer_0_11 base_block_design_axi_timer_0_4 base_block_design_axi_timer_0_10 base_block_design_axi_timer_0_5 base_block_design_rst_processing_system7_0_50M_0 base_block_design_axi_timer_0_6 base_block_design_axi_timer_0_9 base_block_design_axi_timer_0_8}] -log ip_upgrade.log
Upgrading 'C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/base_block_design.bd'
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_1
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_2
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_3
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_4
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_5
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_6
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_7
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_8
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_9
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_10
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_11
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_12
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_13
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_14
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_15
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_16
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_17
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_18
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_19
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_20
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_21
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_22
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_23
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_2
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_3
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <base_block_design> from BD file <C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/base_block_design.bd>
INFO: [IP_Flow 19-3422] Upgraded base_block_design_axi_timer_0_10 (AXI Timer 2.0) from revision 8 to revision 10
INFO: [IP_Flow 19-3422] Upgraded base_block_design_axi_timer_0_11 (AXI Timer 2.0) from revision 8 to revision 10
INFO: [IP_Flow 19-3422] Upgraded base_block_design_axi_timer_0_12 (AXI Timer 2.0) from revision 8 to revision 10
INFO: [IP_Flow 19-3422] Upgraded base_block_design_axi_timer_0_13 (AXI Timer 2.0) from revision 8 to revision 10
INFO: [IP_Flow 19-3422] Upgraded base_block_design_axi_timer_0_14 (AXI Timer 2.0) from revision 8 to revision 10
INFO: [IP_Flow 19-3422] Upgraded base_block_design_axi_timer_0_15 (AXI Timer 2.0) from revision 8 to revision 10
INFO: [IP_Flow 19-3422] Upgraded base_block_design_axi_timer_0_16 (AXI Timer 2.0) from revision 8 to revision 10
INFO: [IP_Flow 19-3422] Upgraded base_block_design_axi_timer_0_17 (AXI Timer 2.0) from revision 8 to revision 10
INFO: [IP_Flow 19-3422] Upgraded base_block_design_axi_timer_0_18 (AXI Timer 2.0) from revision 8 to revision 10
INFO: [IP_Flow 19-3422] Upgraded base_block_design_axi_timer_0_19 (AXI Timer 2.0) from revision 8 to revision 10
INFO: [IP_Flow 19-3422] Upgraded base_block_design_axi_timer_0_20 (AXI Timer 2.0) from revision 8 to revision 10
INFO: [IP_Flow 19-3422] Upgraded base_block_design_axi_timer_0_21 (AXI Timer 2.0) from revision 8 to revision 10
INFO: [IP_Flow 19-3422] Upgraded base_block_design_axi_timer_0_22 (AXI Timer 2.0) from revision 8 to revision 10
INFO: [IP_Flow 19-3422] Upgraded base_block_design_axi_timer_0_23 (AXI Timer 2.0) from revision 8 to revision 10
INFO: [IP_Flow 19-3422] Upgraded base_block_design_axi_timer_0_24 (AXI Timer 2.0) from revision 8 to revision 10
INFO: [IP_Flow 19-3422] Upgraded base_block_design_axi_timer_0_25 (AXI Timer 2.0) from revision 8 to revision 10
INFO: [IP_Flow 19-3422] Upgraded base_block_design_axi_timer_0_26 (AXI Timer 2.0) from revision 8 to revision 10
INFO: [IP_Flow 19-3422] Upgraded base_block_design_axi_timer_0_27 (AXI Timer 2.0) from revision 8 to revision 10
INFO: [IP_Flow 19-3422] Upgraded base_block_design_axi_timer_0_4 (AXI Timer 2.0) from revision 8 to revision 10
INFO: [IP_Flow 19-3422] Upgraded base_block_design_axi_timer_0_5 (AXI Timer 2.0) from revision 8 to revision 10
INFO: [IP_Flow 19-3422] Upgraded base_block_design_axi_timer_0_6 (AXI Timer 2.0) from revision 8 to revision 10
INFO: [IP_Flow 19-3422] Upgraded base_block_design_axi_timer_0_7 (AXI Timer 2.0) from revision 8 to revision 10
INFO: [IP_Flow 19-3422] Upgraded base_block_design_axi_timer_0_8 (AXI Timer 2.0) from revision 8 to revision 10
INFO: [IP_Flow 19-3422] Upgraded base_block_design_axi_timer_0_9 (AXI Timer 2.0) from revision 8 to revision 10
INFO: [IP_Flow 19-3422] Upgraded base_block_design_processing_system7_0_axi_periph_2 (AXI Interconnect 2.1) from revision 8 to revision 9
INFO: [IP_Flow 19-3422] Upgraded base_block_design_rst_processing_system7_0_50M_0 (Processor System Reset 5.0) from revision 8 to revision 9
Wrote  : <C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/base_block_design.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/snickerdoodle_black_PWM/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1152.742 ; gain = 247.250
generate_target all [get_files  C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/base_block_design.bd]
Verilog Output written to : C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/hdl/base_block_design.v
Verilog Output written to : C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/hdl/base_block_design_wrapper.v
Wrote  : <C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/base_block_design.bd> 
WARNING: [xilinx.com:ip:processing_system7:5.5-1] base_block_design_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_16 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_17 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_18 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_19 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_20 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_21 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_22 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_23 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/processing_system7_0_axi_periph/tier2_xbar_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/processing_system7_0_axi_periph/tier2_xbar_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/processing_system7_0_axi_periph/tier2_xbar_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/processing_system7_0_axi_periph/tier2_xbar_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/processing_system7_0_axi_periph/i00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/processing_system7_0_axi_periph/i01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/processing_system7_0_axi_periph/i02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/processing_system7_0_axi_periph/m23_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/hw_handoff/base_block_design.hwh
Generated Block Design Tcl file C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/hw_handoff/base_block_design_bd.tcl
Generated Hardware Definition File C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/hdl/base_block_design.hwdef
generate_target: Time (s): cpu = 00:01:16 ; elapsed = 00:01:28 . Memory (MB): peak = 1317.785 ; gain = 123.691
export_ip_user_files -of_objects [get_files C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/base_block_design.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/base_block_design.bd] -directory C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.ip_user_files/sim_scripts -ip_user_files_dir C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.ip_user_files -ipstatic_source_dir C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.ip_user_files/ipstatic -force -quiet
startgroup
set_property -dict [list CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {866.666666}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
Wrote  : <C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/base_block_design.bd> 
reset_run synth_1
launch_runs impl_1
Verilog Output written to : C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/hdl/base_block_design.v
Verilog Output written to : C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/hdl/base_block_design_wrapper.v
Wrote  : <C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/base_block_design.bd> 
WARNING: [xilinx.com:ip:processing_system7:5.5-1] base_block_design_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_16 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_17 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_18 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_19 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_20 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_21 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_22 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/axi_timer_23 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/processing_system7_0_axi_periph/tier2_xbar_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/processing_system7_0_axi_periph/tier2_xbar_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/processing_system7_0_axi_periph/tier2_xbar_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/processing_system7_0_axi_periph/tier2_xbar_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/processing_system7_0_axi_periph/i00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/processing_system7_0_axi_periph/i01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/processing_system7_0_axi_periph/i02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/processing_system7_0_axi_periph/m23_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm/processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/hw_handoff/base_block_design.hwh
Generated Block Design Tcl file C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/hw_handoff/base_block_design_bd.tcl
Generated Hardware Definition File C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.srcs/sources_1/bd/base_block_design/hdl/base_block_design.hwdef
[Sat May 14 15:22:49 2016] Launched synth_1...
Run output will be captured here: C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.runs/synth_1/runme.log
[Sat May 14 15:22:49 2016] Launched impl_1...
Run output will be captured here: C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:09 ; elapsed = 00:01:18 . Memory (MB): peak = 1377.914 ; gain = 28.594
launch_runs impl_1 -to_step write_bitstream
[Sat May 14 15:33:49 2016] Launched impl_1...
Run output will be captured here: C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1265 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/snickerdoodle_black_PWM/.Xil/Vivado-6756-WIN-MJ2I8SI0RJV/dcp/base_block_design_wrapper_early.xdc]
Finished Parsing XDC File [C:/snickerdoodle_black_PWM/.Xil/Vivado-6756-WIN-MJ2I8SI0RJV/dcp/base_block_design_wrapper_early.xdc]
Parsing XDC File [C:/snickerdoodle_black_PWM/.Xil/Vivado-6756-WIN-MJ2I8SI0RJV/dcp/base_block_design_wrapper.xdc]
Finished Parsing XDC File [C:/snickerdoodle_black_PWM/.Xil/Vivado-6756-WIN-MJ2I8SI0RJV/dcp/base_block_design_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1638.855 ; gain = 20.566
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1638.855 ; gain = 20.566
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 1718.418 ; gain = 336.465
open_report: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 1793.367 ; gain = 73.789
file copy -force C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.runs/impl_1/base_block_design_wrapper.sysdef C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.sdk/base_block_design_wrapper.hdf

launch_sdk -workspace C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.sdk -hwspec C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.sdk/base_block_design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.sdk -hwspec C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.sdk/base_block_design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 14 15:44:15 2016...
