{"vcs1":{"timestamp_begin":1677615513.125659869, "rt":0.50, "ut":0.13, "st":0.10}}
{"vcselab":{"timestamp_begin":1677615513.694424041, "rt":0.51, "ut":0.25, "st":0.09}}
{"link":{"timestamp_begin":1677615514.258792204, "rt":0.19, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677615512.791047679}
{"VCS_COMP_START_TIME": 1677615512.791047679}
{"VCS_COMP_END_TIME": 1677615514.516878425}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338076}}
{"stitch_vcselab": {"peak_mem": 238952}}
