// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1448\sampleModel1448_5_sub\Mysubsystem_48.v
// Created: 2024-08-12 06:51:56
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_48
// Source Path: sampleModel1448_5_sub/Subsystem/Mysubsystem_48
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_48
          (clk,
           reset,
           enb,
           y,
           Out2);


  input   clk;
  input   reset;
  input   enb;
  output  [15:0] y;  // uint16
  output  [7:0] Out2;  // uint8


  wire [15:0] cfblk150_out1;  // uint16
  wire [15:0] cfblk78_out1;  // uint16
  wire [7:0] cfblk207_out1;  // uint8
  wire [7:0] dtc_out;  // ufix8
  wire [7:0] cfblk42_out1;  // uint8


  cfblk150 u_cfblk150 (.clk(clk),
                       .reset(reset),
                       .enb(enb),
                       .y(cfblk150_out1)  // uint16
                       );

  assign y = cfblk150_out1;

  assign cfblk78_out1 = (cfblk150_out1 > 16'b0000000000000000 ? 16'b0000000000000001 :
              16'b0000000000000000);



  assign cfblk207_out1 = cfblk78_out1[7:0];



  assign dtc_out = cfblk207_out1;



  assign cfblk42_out1 = dtc_out;



  assign Out2 = cfblk42_out1;

endmodule  // Mysubsystem_48

