/*
 *-----------------------------------------------------------------------------
 * Copyright (C) 2012, Broadcom Corporation
 * All Rights Reserved.
 * 
 * This is UNPUBLISHED PROPRIETARY SOURCE CODE of Broadcom Corporation;
 * the contents of this file may not be disclosed to third parties, copied
 * or duplicated in any form, in whole or in part, without the prior
 * written permission of Broadcom Corporation.
 *-----------------------------------------------------------------------------
 *
 * DO NOT EDIT THIS FILE, IT WAS MACHINE GENERATED
 * by regdb.pl version @(#)$Id: wlc_phyreg_lcn40.h 365417 2012-10-29 18:29:00Z $
 * on Mon Jan 10 15:56:06 2011

*/
/* FILE-CSTYLED */

/* lcn40 registers */
#define LCN40PHY_BphyVersion      0x000
#define LCN40PHY_bphyBBConfig      0x001
#define LCN40PHY_bphyRxStatus0      0x004
#define LCN40PHY_bphyRxStatus1      0x005
#define LCN40PHY_bphyTxError      0x007
#define LCN40PHY_bphyworkAround      0x009
#define LCN40PHY_bphyTest      0x00a
#define LCN40PHY_StandardphyCapabilities0      0x00b
#define LCN40PHY_StandardphyCapabilities1      0x00c
#define LCN40PHY_PARampTxTimeout      0x010
#define LCN40PHY_PARampTxTimein      0x012
#define LCN40PHY_RxFiltTimein      0x013
#define LCN40PHY_PLLCoeff      0x018
#define LCN40PHY_PllOut      0x019
#define LCN40PHY_JSSI      0x027
#define LCN40PHY_SyncPeakCnt      0x030
#define LCN40PHY_SyncFreq      0x031
#define LCN40PHY_PeakEnergyL      0x033
#define LCN40PHY_PeakEnergyH      0x034
#define LCN40PHY_SyncControl      0x035
#define LCN40PHY_DsssStep      0x038
#define LCN40PHY_DsssWarmup      0x039
#define LCN40PHY_SavrstrStat1      0x03d
#define LCN40PHY_SavrstrStat2      0x03e
#define LCN40PHY_TableAccessCnt      0x03f
#define LCN40PHY_SfdDetectBlockTIme      0x040
#define LCN40PHY_SFDTimeOut      0x041
#define LCN40PHY_SFDControl      0x042
#define LCN40PHY_rxDebug      0x043
#define LCN40PHY_RxDelayComp      0x044
#define LCN40PHY_CRSDropoutTimeout      0x045
#define LCN40PHY_PseudoShortTimeout      0x046
#define LCN40PHY_PR3931      0x047
#define LCN40PHY_DSSSCoeff1      0x048
#define LCN40PHY_DSSSCoeff2      0x049
#define LCN40PHY_CCKCoeff1      0x04a
#define LCN40PHY_CCKCoeff2      0x04b
#define LCN40PHY_TRCorr      0x04c
#define LCN40PHY_AngleScale      0x04d
#define LCN40PHY_OptionalModes2      0x04f
#define LCN40PHY_CCKStartDelayLong      0x052
#define LCN40PHY_CCKStartDelayShort      0x053
#define LCN40PHY_OptionalModes      0x05d
#define LCN40PHY_bphyRxStatus2      0x05e
#define LCN40PHY_bphyRxStatus3      0x05f
#define LCN40PHY_Lg2GainTblLNA8      0x068
#define LCN40PHY_Lg2GainTblLNA28      0x069
#define LCN40PHY_GainTblLNATrSw      0x06a
#define LCN40PHY_PeakEnergy      0x06b
#define LCN40PHY_lg2InitGain      0x06c
#define LCN40PHY_BlankCountLnaPga      0x06d
#define LCN40PHY_JSSIControl      0x070
#define LCN40PHY_Lg2GainTblLNA44      0x071
#define LCN40PHY_Lg2GainTblLNA62      0x072
#define LCN40PHY_watchdog_pktfsm_timeout_CRS_SEARCH	0x311
#define LCN40PHY_watchdog_pktfsm_timeout_CRS_STR1 0x315
#define LCN40PHY_watchdog_agcfsm_timeout_SS_PACKET_RX_STATE	0x327
#define LCN40PHY_watchdog_en 0x304
#define LCN40PHY_debugmuxstateMSB 0x302
#define LCN40PHY_Version      0x400
#define LCN40PHY_BBConfig      0x401
#define LCN40PHY_TxFeStatus      0x402
#define LCN40PHY_RxFeStatus      0x403
#define LCN40PHY_RxStatus0      0x404
#define LCN40PHY_RxStatus1      0x405
#define LCN40PHY_StallStats1      0x406
#define LCN40PHY_TxError      0x407
#define LCN40PHY_Channel      0x408
#define LCN40PHY_workAround      0x9
#define LCN40PHY_TxPwrCtrlRfCtrl4      0x40a
#define LCN40PHY_TxPwrCtrlRfCtrl5      0x40b
#define LCN40PHY_TxPwrCtrlRfCtrl6      0x40c
#define LCN40PHY_TxPwrCtrlNum_Vbat      0x40d
#define LCN40PHY_RxBufGainTxMode      0x40e
#define LCN40PHY_crsgainCtrl      0x410
#define LCN40PHY_ofdmPwrThresh0      0x411
#define LCN40PHY_ofdmPwrThresh1      0x412
#define LCN40PHY_ofdmPwrThresh2      0x413
#define LCN40PHY_dsssPwrThresh0      0x414
#define LCN40PHY_dsssPwrThresh1      0x415
#define LCN40PHY_MinPwrLevel      0x416
#define LCN40PHY_ofdmSyncThresh0      0x417
#define LCN40PHY_ofdmSyncThresh1      0x418
#define LCN40PHY_FineFreqEst      0x419
#define LCN40PHY_IDLEafterPktRXTimeout      0x41a
#define LCN40PHY_LTRNCtrl      0x41b
#define LCN40PHY_DCOffsetTransient      0x41c
#define LCN40PHY_PreambleInTimeout      0x41d
#define LCN40PHY_PreambleConfirmTimeout      0x41e
#define LCN40PHY_ClipThresh      0x41f
#define LCN40PHY_ClipCtrThresh      0x420
#define LCN40PHY_ofdmSyncTimerCtrl      0x421
#define LCN40PHY_WaitforPHYSelTimeout      0x422
#define LCN40PHY_HiGainDB      0x423
#define LCN40PHY_LowGainDB      0x424
#define LCN40PHY_VeryLowGainDB      0x425
#define LCN40PHY_gainMismatch      0x426
#define LCN40PHY_gaindirectMismatch      0x427
#define LCN40PHY_PwrThresh0      0x428
#define LCN40PHY_PwrThresh1      0x429
#define LCN40PHY_DetectorDlyAdjust      0x42a
#define LCN40PHY_ReducedDetectorDly      0x42b
#define LCN40PHY_dataTimeout      0x42c
#define LCN40PHY_correlatorDisDly      0x42d
#define LCN40PHY_DiversityGainBack      0x42e
#define LCN40PHY_DSSSConfirmCnt      0x42f
#define LCN40PHY_DCBlankInterval      0x430
#define LCN40PHY_gainMismatchLimit      0x431
#define LCN40PHY_crsedthresh      0x432
#define LCN40PHY_phaseshiftControl      0x433
#define LCN40PHY_InputPowerDB      0x434
#define LCN40PHY_ofdmsyncCtrl      0x435
#define LCN40PHY_agcControl      0x436
#define LCN40PHY_agcControl2      0x437
#define LCN40PHY_agcControl3      0x438
#define LCN40PHY_AfeDACCtrl      0x439
#define LCN40PHY_AfeCtrlOvr      0x43b
#define LCN40PHY_agcControl4      0x440
#define LCN40PHY_agcControl5      0x441
#define LCN40PHY_agcControl6      0x442
#define LCN40PHY_agcControl7      0x443
#define LCN40PHY_agcControl8      0x444
#define LCN40PHY_agcControl9      0x445
#define LCN40PHY_RadardetectEn      0x446
#define LCN40PHY_agcControl10      0x447
#define LCN40PHY_lpphyCtrl      0x448
#define LCN40PHY_classifierCtrl      0x449
#define LCN40PHY_resetCtrl      0x44a
#define LCN40PHY_ClkEnCtrl      0x44b
#define LCN40PHY_RFOverride0      0x44c
#define LCN40PHY_RFOverrideVal0      0x44d
#define LCN40PHY_swctrlOvr      0x44e
#define LCN40PHY_swctrlOvr_val      0x44f
#define LCN40PHY_StallCtrl      0x450
#define LCN40PHY_iqloCalCmd      0x451
#define LCN40PHY_iqloCalCmdNnum      0x452
#define LCN40PHY_iqloCalCmdGctl      0x453
#define LCN40PHY_macintDbgReg      0x454
#define LCN40PHY_TableAddress      0x455
#define LCN40PHY_TabledataLo      0x456
#define LCN40PHY_TabledataHi      0x457
#define LCN40PHY_phyCrsEnableAddress      0x458
#define LCN40PHY_IdletimeCtrl      0x459
#define LCN40PHY_IdletimeCrsOnLo      0x45a
#define LCN40PHY_IdletimeCrsOnHi      0x45b
#define LCN40PHY_IdletimeMeasTimeLo      0x45c
#define LCN40PHY_IdletimeMeasTimeHi      0x45d
#define LCN40PHY_ResetlenOfdmTxAddr      0x45e
#define LCN40PHY_ResetlenOfdmRxAddr      0x45f
#define LCN40PHY_reg_crs_enable      0x460
#define LCN40PHY_PlcpTmtStr0CtrMin      0x461
#define LCN40PHY_PktfsmResetLenValue      0x462
#define LCN40PHY_readsym2resetCtrl      0x463
#define LCN40PHY_Dcfilterdelay1      0x464
#define LCN40PHY_packetrxActivetimeout      0x465
#define LCN40PHY_ed_timeoutValue      0x466
#define LCN40PHY_holdcrsOnValue      0x467
#define LCN40PHY_ofdmtx_phycrsDelayValue      0x469
#define LCN40PHY_ccktx_phycrsDelayValue      0x46a
#define LCN40PHY_EdonconfirmTimerValue      0x46b
#define LCN40PHY_EdoffconfirmTimerValue      0x46c
#define LCN40PHY_phycrsoffTimerValue      0x46d
#define LCN40PHY_BBmultCoeffSel      0x46e
#define LCN40PHY_adcCompCtrl      0x470
#define LCN40PHY_agcControl11      0x471
#define LCN40PHY_agcControl12      0x472
#define LCN40PHY_TxPwrCtrlStatusExt      0x473
#define LCN40PHY_TxPwrCtrlStatusNew4Ext      0x474
#define LCN40PHY_TxPwrCtrlStatusVbat      0x475
#define LCN40PHY_TxPwrCtrlStatusTemp      0x476
#define LCN40PHY_TxPwrCtrlStatusTemp1      0x477
#define LCN40PHY_bbShiftCtrl      0x478
#define LCN40PHY_TxPwrCtrlStatusTemp2      0x479
#define LCN40PHY_TxPwrCtrlStatusTemp3      0x47a
#define LCN40PHY_TxPwrCtrlStatusExtCCK	0x47b
#define LCN40PHY_IQTrigger0Address      0x47f
#define LCN40PHY_IQTrigger1Address      0x480
#define LCN40PHY_IQEnableWaitTimeAddress      0x481
#define LCN40PHY_IQNumSampsAddress      0x482
#define LCN40PHY_IQAccHiAddress      0x483
#define LCN40PHY_IQAccLoAddress      0x484
#define LCN40PHY_IQIPWRAccHiAddress      0x485
#define LCN40PHY_IQIPWRAccLoAddress      0x486
#define LCN40PHY_IQQPWRAccHiAddress      0x487
#define LCN40PHY_IQQPWRAccLoAddress      0x488
#define LCN40PHY_IQRSSIAcc0Address      0x489
#define LCN40PHY_IQRSSIAcc1Address      0x48a
#define LCN40PHY_IQRSSIAcc2Address      0x48b
#define LCN40PHY_IQRSSIAcc3Address      0x48c
#define LCN40PHY_IQRSSIAcc4Address      0x48d
#define LCN40PHY_IQRSSIAcc5Address      0x48e
#define LCN40PHY_ADCIAcc_15_0      0x48f
#define LCN40PHY_ADCQAcc_15_0      0x490
#define LCN40PHY_iqAccDone      0x491
#define LCN40PHY_ADCIAcc_31_16      0x492
#define LCN40PHY_scramstateAddr      0x493
#define LCN40PHY_txholdoffaddr      0x494
#define LCN40PHY_pktgainvalAddr      0x495
#define LCN40PHY_trnoffsetAddr      0x498
#define LCN40PHY_TxPwrCtrlIdleTssi1      0x49a
#define LCN40PHY_SamplecollectwaitAddr      0x49b
#define LCN40PHY_AphyControlAddr      0x49c
#define LCN40PHY_NumPassThroughAddr      0x49d
#define LCN40PHY_TxPwrCtrlCmdCCK	0x4a0
#define LCN40PHY_TxPwrCtrlNnumCCK	0x4a1
#define LCN40PHY_TxPwrCtrlNum_temp      0x4a2
#define LCN40PHY_ADCQAcc_31_16      0x4a3
#define LCN40PHY_TxPwrCtrlCmd      0x4a4
#define LCN40PHY_TxPwrCtrlNnum      0x4a5
#define LCN40PHY_TxPwrCtrlIdleTssi      0x4a6
#define LCN40PHY_TxPwrCtrlTargetPwr      0x4a7
#define LCN40PHY_TxPwrCtrlDeltaPwrLimit      0x4a8
#define LCN40PHY_TxPwrCtrlBaseIndex      0x4a9
#define LCN40PHY_TxPwrCtrlPwrIndex      0x4aa
#define LCN40PHY_TxPwrCtrlStatus      0x4ab
#define LCN40PHY_lprfsignallut      0x4ac
#define LCN40PHY_RxRadioControlFltrState      0x4ad
#define LCN40PHY_TxPwrCtrlIdleTssi2      0x4ae
#define LCN40PHY_TxPwrCtrlIdleTssi3	0x4af
#define LCN40PHY_rfoverride2      0x4b0
#define LCN40PHY_rfoverride2val      0x4b1
#define LCN40PHY_txgainctrlovrval0      0x4b5
#define LCN40PHY_crsidletimeOutReg      0x4b9
#define LCN40PHY_mrcNoiseReduction      0x4ba
#define LCN40PHY_StallStats      0x4bb
#define LCN40PHY_debugmux      0x4bc
#define LCN40PHY_RadarFifoStatus      0x4bd
#define LCN40PHY_gpioOutEn      0x4be
#define LCN40PHY_gpioSel      0x4bf
#define LCN40PHY_gpioOut      0x4c0
#define LCN40PHY_TxPwrCtrlRangeCmd      0x4d0
#define LCN40PHY_TxPwrCtrlPwrRange2      0x4d1
#define LCN40PHY_TxPwrCtrlPwrMinMaxVal2      0x4d2
#define LCN40PHY_TxPwrCtrlPwrMinMaxVal      0x4d3
#define LCN40PHY_TxPwrCtrlRfCtrlOverride0      0x4d7
#define LCN40PHY_TxPwrCtrlRfCtrlOverride1      0x4d8
#define LCN40PHY_TxPwrCtrlRfCtrl0      0x4d9
#define LCN40PHY_TxPwrCtrlRfCtrl1      0x4da
#define LCN40PHY_TxPwrCtrlRfCtrl2      0x4db
#define LCN40PHY_TxPwrCtrlRfCtrl3      0x4dc
#define LCN40PHY_bt_rssi_adj      0x4dd
#define LCN40PHY_radioCtrl      0x4de
#define LCN40PHY_gainidxoffset      0x4df
#define LCN40PHY_auxgainidxoffset      0x4e0
#define LCN40PHY_slna_tbl_sel      0x4e1
#define LCN40PHY_sw_ctrl_config      0x4e2
#define LCN40PHY_nftrAdj      0x4e4
#define LCN40PHY_RFinputOverride      0x4e5
#define LCN40PHY_RFinputOverrideVal      0x4e6
#define LCN40PHY_afe_ddfs      0x4e7
#define LCN40PHY_afe_ddfs_pointer_init      0x4e8
#define LCN40PHY_afe_ddfs_incr_init      0x4e9
#define LCN40PHY_lpfbwlutreg0      0x4ea
#define LCN40PHY_lpfbwlutreg1      0x4eb
#define LCN40PHY_extslnactrl0      0x4f0
#define LCN40PHY_lpfgainlutreg      0x4f1
#define LCN40PHY_lpfofdmhtlutreg      0x4f2
#define LCN40PHY_rfoverride3      0x4f9
#define LCN40PHY_rfoverride3_val      0x4fa
#define LCN40PHY_txgainctrlovrval1      0x4fb
#define LCN40PHY_clipCtrThreshLowGainEx      0x4fe
#define LCN40PHY_gainMismatchMedGainEx      0x4ff
#define LCN40PHY_veryLowGainEx      0x500
#define LCN40PHY_NfxOverride      0x501
#define LCN40PHY_auxadcCtrl      0x503
#define LCN40PHY_low_pwr_rf_cfg_1      0x506
#define LCN40PHY_low_pwr_rf_cfg_2      0x507
#define LCN40PHY_lo_pwr_adj      0x508
#define LCN40PHY_max_gainidxtbl      0x509
#define LCN40PHY_radioTRCtrl      0x50a
#define LCN40PHY_TempSenseCorrection      0x50c
#define LCN40PHY_TxPwrCtrlStatus1      0x50d
#define LCN40PHY_radioTRCtrlCrs1      0x50e
#define LCN40PHY_TempSenseCorrection1      0x512
#define LCN40PHY_PapdDupLutCtrl1      0x513
#define LCN40PHY_RadioRegWriteData0e      0x514
#define LCN40PHY_RadioRegWriteData1e      0x515
#define LCN40PHY_RadioRegWriteData2e      0x516
#define LCN40PHY_RadioRegWriteData3e      0x517
#define LCN40PHY_RadioRegWriteData4e      0x518
#define LCN40PHY_RadioRegWriteData5e      0x519
#define LCN40PHY_RadioRegWriteData6e      0x51a
#define LCN40PHY_RadioRegWriteData7e      0x51b
#define LCN40PHY_RadioRegWriteData8e      0x51c
#define LCN40PHY_RadioRegWriteData9e      0x51d
#define LCN40PHY_RadioRegWriteData10e      0x51e
#define LCN40PHY_RadioRegWriteData11e      0x51f
#define LCN40PHY_RadioRegWriteAdd0      0x520
#define LCN40PHY_RadioRegWriteAdd1      0x521
#define LCN40PHY_RadioRegWriteAdd2      0x522
#define LCN40PHY_RadioRegWriteAdd3      0x523
#define LCN40PHY_RadioRegWriteAdd4      0x524
#define LCN40PHY_PapdDupLutCtrl      0x525
#define LCN40PHY_TxPwrCtrlOffset0      0x526
#define LCN40PHY_TxPwrCtrlOffset1      0x527
#define LCN40PHY_RadioRegWriteData0o      0x528
#define LCN40PHY_RadioRegWriteData1o      0x529
#define LCN40PHY_RadioRegWriteData2o      0x52a
#define LCN40PHY_RadioRegWriteData3o      0x52b
#define LCN40PHY_RadioRegWriteData4o      0x52c
#define LCN40PHY_RadioRegWriteData5o      0x52d
#define LCN40PHY_RadioRegWriteData6o      0x52e
#define LCN40PHY_RadioRegWriteData7o      0x52f
#define LCN40PHY_RadioRegWriteData8o      0x530
#define LCN40PHY_RadioRegWriteData9o      0x531
#define LCN40PHY_RadioRegWriteData10o      0x532
#define LCN40PHY_RadioRegWriteData11o      0x533
#define LCN40PHY_wl_gain_tbl_offset      0x534
#define LCN40PHY_radio_rx_cfg_pu      0x535
#define LCN40PHY_radio_nap_cfg_pu      0x536
#define LCN40PHY_radio_tx_cfg_pu      0x537
#define LCN40PHY_adc_cfg_pu_1      0x538
#define LCN40PHY_adc_cfg_pu_2      0x539
#define LCN40PHY_adc_cfg_pu_3      0x53a
#define LCN40PHY_rfseq_cfg      0x53b
#define LCN40PHY_lpf_rccal_tbl_6      0x53c
#define LCN40PHY_lpf_rccal_tbl_7      0x53d
#define LCN40PHY_rfoverride5val      0x53e
#define LCN40PHY_rfoverride5      0x53f
#define LCN40PHY_ofdmDetCond1Thresh      0x540
#define LCN40PHY_DCOffsetTransient2      0x541
#define LCN40PHY_ClipCtrDefThresh      0x542
#define LCN40PHY_agcControl13      0x543
#define LCN40PHY_phaseshiftControl2      0x544
#define LCN40PHY_crsTimingCtrl      0x545
#define LCN40PHY_radioRegNewselectionScheme      0x546
#define LCN40PHY_macbasedDACPlayEnable      0x547
#define LCN40PHY_gainBackOffVal      0x54b
#define LCN40PHY_lpParam1      0x54c
#define LCN40PHY_lpParam2      0x54d
#define LCN40PHY_crsMiscCtrl0      0x54e
#define LCN40PHY_aciThreshVal      0x54f
#define LCN40PHY_nfSubtractVal      0x550
#define LCN40PHY_crsMiscCtrl1      0x551
#define LCN40PHY_lnsrOfParam1      0x552
#define LCN40PHY_lnsrOfParam2      0x553
#define LCN40PHY_lnsrOfParam3      0x554
#define LCN40PHY_triggerConfiguration      0x555
#define LCN40PHY_gpioTriggerConfig      0x556
#define LCN40PHY_gpioDlyConfig      0x557
#define LCN40PHY_crsMiscParams      0x558
#define LCN40PHY_crsDebugReg1      0x559
#define LCN40PHY_crsMiscCtrl2      0x55a
#define LCN40PHY_crsDetFailCtr      0x55b
#define LCN40PHY_crsSyncFailCtr      0x55c
#define LCN40PHY_failCtrCtrl      0x55d
#define LCN40PHY_failCtrGain      0x55e
#define LCN40PHY_crsGainRespVal      0x55f
#define LCN40PHY_dcBlockInit      0x560
#define LCN40PHY_crsStConditions1      0x561
#define LCN40PHY_crsStConditions2      0x562
#define LCN40PHY_crsStConditions3      0x563
#define LCN40PHY_crsStConditions4      0x564
#define LCN40PHY_crsStTransitions      0x565
#define LCN40PHY_abortCnt      0x566
#define LCN40PHY_nomStTimeOutParams      0x567
#define LCN40PHY_lnsrOfParam4      0x568
#define LCN40PHY_rfoverride6val      0x570
#define LCN40PHY_rfoverride6      0x571
#define LCN40PHY_rfoverride7val      0x572
#define LCN40PHY_rfoverride7      0x573
#define LCN40PHY_rfoverride8val      0x574
#define LCN40PHY_rfoverride8      0x575
#define LCN40PHY_AfeCtrlOvr1Val      0x576
#define LCN40PHY_AfeCtrlOvr1      0x577
#define LCN40PHY_lpfbwlutreg2      0x578
#define LCN40PHY_lpfbwlutreg3      0x579
#define LCN40PHY_dbg_samp_coll_ctrl      0x580
#define LCN40PHY_dbg_samp_coll_start_mac_xfer_trig_timer_15_0      0x583
#define LCN40PHY_dbg_samp_coll_start_mac_xfer_trig_timer_31_16      0x584
#define LCN40PHY_dbg_samp_coll_end_mac_xfer_trig_timer_15_0      0x585
#define LCN40PHY_dbg_samp_coll_end_mac_xfer_trig_timer_31_16      0x586
#define LCN40PHY_dbg_reset_sts      0x589
#define LCN40PHY_dbg_samp_coll_sts      0x591
#define LCN40PHY_dbg_sts_spb_last_wr_add      0x593
#define LCN40PHY_fbbControl1      0x594
#define LCN40PHY_fbbControl2      0x595
#define LCN40PHY_fbbControl3      0x596
#define LCN40PHY_fbbControl4      0x597
#define LCN40PHY_fbbControl5      0x598
#define LCN40PHY_fbbControl6      0x599
#define LCN40PHY_iqlocalRadioRegAddr0      0x59a
#define LCN40PHY_iqlocalRadioRegAdd1      0x59b
#define LCN40PHY_iqlocalRadioRegAddr2      0x59c
#define LCN40PHY_iqlocalRadioRegAdd3      0x59d
#define LCN40PHY_sslnpny_rxfe_muxsel      0x5a1
#define LCN40PHY_sslpnphy_gpio_out_en_15_0      0x5a3
#define LCN40PHY_sslpnphy_gpio_out_en_31_16   0x5a4
#define LCN40PHY_sslpnphy_gpio_out_en_34_32   0x5a5
#define LCN40PHY_sslpnphy_gpio_ctrl      0x5a6
#define LCN40PHY_sslpnphy_gpio_test_reg_34_1      0x5ac
#define LCN40PHY_cache_hit_count      0x5ad
#define LCN40PHY_total_tb_count      0x5ae
#define LCN40PHY_remainingBittb_cache_cnt      0x5af
#define LCN40PHY_stMcDebugReg1      0x5b0
#define LCN40PHY_stMcDebugReg2      0x5b1
#define LCN40PHY_stMcDebugReg3      0x5b2
#define LCN40PHY_stMcDebugReg4      0x5b3
#define LCN40PHY_stMcDebugReg5      0x5b4
#define LCN40PHY_stMcDebugReg6      0x5b5
#define LCN40PHY_stMcDebugReg7      0x5b6
#define LCN40PHY_stMcDebugReg8      0x5b7
#define LCN40PHY_stMcDebugReg9      0x5b8
#define LCN40PHY_stMcDebugReg10      0x5b9
#define LCN40PHY_pktfsmdbg1      0x5bb
#define LCN40PHY_pktfsmdbg2      0x5bc
#define LCN40PHY_pktfsmdbg3      0x5bd
#define LCN40PHY_pktfsmdbg4      0x5be
#define LCN40PHY_pktfsmdbg5      0x5bf
#define LCN40PHY_pktfsmdbg6      0x5c0
#define LCN40PHY_pktfsmdbg7      0x5c1
#define LCN40PHY_pktfsmdbg8      0x5c2
#define LCN40PHY_pktfsmdbg9      0x5c3
#define LCN40PHY_pktfsmdbg10      0x5c4
#define LCN40PHY_pktfsmdbg11      0x5c5
#define LCN40PHY_pktfsmdbg12      0x5c6
#define LCN40PHY_pktfsmdbg13      0x5c7
#define LCN40PHY_pktfsmdbg14      0x5c8
#define LCN40PHY_pktfsmdbg15      0x5c9
#define LCN40PHY_gpio_data_ctrl      0x5cf
#define LCN40PHY_gpioIndPinEn      0x5d0
#define LCN40PHY_agcControl44      0x5d1
#define LCN40PHY_agcControl45      0x5d2
#define LCN40PHY_agcControl46      0x5d3
#define LCN40PHY_agcControl47      0x5d4
#define LCN40PHY_agcControl48      0x5d5
#define LCN40PHY_agcControl14      0x5e0
#define LCN40PHY_agcControl15      0x5e1
#define LCN40PHY_agcControl16      0x5e2
#define LCN40PHY_agcControl17      0x5e3
#define LCN40PHY_agcControl18      0x5e4
#define LCN40PHY_agcControl19      0x5e5
#define LCN40PHY_agcControl20      0x5e6
#define LCN40PHY_agcControl21      0x5e7
#define LCN40PHY_agcControl22      0x5e8
#define LCN40PHY_agcControl23      0x5e9
#define LCN40PHY_agcControl24      0x5ea
#define LCN40PHY_agcControl25      0x5eb
#define LCN40PHY_agcControl26      0x5ec
#define LCN40PHY_agcControl27      0x5ed
#define LCN40PHY_agcControl28      0x5f0
#define LCN40PHY_agcControl29      0x5f1
#define LCN40PHY_agcControl30      0x5f2
#define LCN40PHY_agcControl31      0x5f3
#define LCN40PHY_agcControl32      0x5f4
#define LCN40PHY_agcControl33      0x5f5
#define LCN40PHY_agcControl34      0x5f6
#define LCN40PHY_agcControl35      0x5f7
#define LCN40PHY_agcControl36      0x5f8
#define LCN40PHY_agcControl37      0x5f9
#define LCN40PHY_agcControl38      0x5fa
#define LCN40PHY_agcControl39      0x5fb
#define LCN40PHY_agcControl40      0x5fc
#define LCN40PHY_agcControl41      0x5fd
#define LCN40PHY_agcControl42      0x5fe
#define LCN40PHY_agcControl43      0x5ff
#define LCN40PHY_NsyncscramInit0      0x600
#define LCN40PHY_NsyncscramInit1      0x601
#define LCN40PHY_initswizzlepattern      0x602
#define LCN40PHY_SubCarrierSpacing      0x603
#define LCN40PHY_WwiseLengthIndex      0x606
#define LCN40PHY_NsyncLengthIndex      0x607
#define LCN40PHY_TxMacIfHoldOff      0x608
#define LCN40PHY_TxServiceField      0x609
#define LCN40PHY_TxRealFrameDelay      0x60a
#define LCN40PHY_TxRifsFrameDelay      0x60b
#define LCN40PHY_TxLongLengthErrTimeOut      0x60c
#define LCN40PHY_MapperControl0      0x60d
#define LCN40PHY_MapperControl1      0x60e
#define LCN40PHY_TxPltCfgLsig      0x60f
#define LCN40PHY_TxPltCfgHTsig1      0x610
#define LCN40PHY_TxPltCfgHTsig2      0x611
#define LCN40PHY_TxPltCfgD0      0x612
#define LCN40PHY_TxPltCfgD1      0x613
#define LCN40PHY_TxPltCfgD2      0x614
#define LCN40PHY_TxPltCfgD3      0x615
#define LCN40PHY_SiggenControl0      0x616
#define LCN40PHY_nsynccrcmask0      0x617
#define LCN40PHY_nsynccrcmask1      0x618
#define LCN40PHY_nsynccrcmask2      0x619
#define LCN40PHY_nsynccrcmask3      0x61a
#define LCN40PHY_nsynccrcmask4      0x61b
#define LCN40PHY_crcpolynomial      0x61c
#define LCN40PHY_NumSigCnt      0x61d
#define LCN40PHY_sigstartbitCtrl      0x61e
#define LCN40PHY_crcpolyorder      0x61f
#define LCN40PHY_NumDatatonesWise20sig      0x620
#define LCN40PHY_NumDatatonesWise40sig      0x621
#define LCN40PHY_NumDatatonesnsync20sig      0x622
#define LCN40PHY_NumDatatonesnsync40sig      0x623
#define LCN40PHY_wwisecrcmask0      0x624
#define LCN40PHY_wwisecrcmask1      0x625
#define LCN40PHY_wwisecrcmask2      0x626
#define LCN40PHY_wwisecrcmask3      0x627
#define LCN40PHY_wwisecrcmask4      0x628
#define LCN40PHY_txTailCountValue      0x62a
#define LCN40PHY_SmpCntValFftLastPassStart      0x62b
#define LCN40PHY_txClipBpsk      0x62c
#define LCN40PHY_txClipQpsk      0x62d
#define LCN40PHY_txClip16Qam      0x62e
#define LCN40PHY_txClip64Qam      0x62f
#define LCN40PHY_Core1TxControl      0x631
#define LCN40PHY_BphyControl3      0x634
#define LCN40PHY_BphyControl4      0x635
#define LCN40PHY_BphyControl5      0x636
#define LCN40PHY_TxPwrCtrlCmdNew      0x637
#define LCN40PHY_TxPwrCtrlNnum1      0x638
#define LCN40PHY_TxPwrCtrlStatusNew6      0x639
#define LCN40PHY_TxPwrCtrlStatusNew1Ext      0x63a
#define LCN40PHY_TxPwrCtrlStatusNew1      0x63b
#define LCN40PHY_TxPwrCtrlStatusNew2      0x63c
#define LCN40PHY_TxPwrCtrlStatusNew3      0x63d
#define LCN40PHY_TxPwrCtrlStatusNew4      0x63e
#define LCN40PHY_sampleCmd      0x63f
#define LCN40PHY_sampleLoopCount      0x640
#define LCN40PHY_sampleInitWaitCount      0x641
#define LCN40PHY_sampleDepthCount      0x642
#define LCN40PHY_sampleTailWaitCount      0x643
#define LCN40PHY_sampleStatus      0x644
#define LCN40PHY_RxCompcoeffa0      0x645
#define LCN40PHY_RxCompcoeffb0      0x646
#define LCN40PHY_RxCompcoeffa1      0x647
#define LCN40PHY_RxCompcoeffb1      0x648
#define LCN40PHY_RxCompcoeffa2      0x649
#define LCN40PHY_RxCompcoeffb2      0x64a
#define LCN40PHY_RxIqCoeffCtrl      0x64b
#define LCN40PHY_aphyDmd      0x64c
#define LCN40PHY_phaseCorralpha0      0x64d
#define LCN40PHY_phaseCorralpha1      0x64e
#define LCN40PHY_phaseCorralpha2      0x64f
#define LCN40PHY_phaseCorrbeta0      0x650
#define LCN40PHY_phaseCorrbeta1      0x651
#define LCN40PHY_phaseCorrbeta2      0x652
#define LCN40PHY_allCarrierBaseCpeParams      0x653
#define LCN40PHY_CpeDisableReg      0x654
#define LCN40PHY_channelUpdateReg      0x655
#define LCN40PHY_SgiprgReg      0x656
#define LCN40PHY_ptcentreTs20      0x657
#define LCN40PHY_ptcentreFactor      0x658
#define LCN40PHY_viterbiprg1      0x659
#define LCN40PHY_viterbiprg2      0x65a
#define LCN40PHY_PassthroCtrl      0x65b
#define LCN40PHY_PassthroDoneCtrl      0x65c
#define LCN40PHY_RxStatusWord0      0x65d
#define LCN40PHY_RxStatusWord1      0x65e
#define LCN40PHY_RxStatusWord2      0x65f
#define LCN40PHY_RxStatusWord3      0x660
#define LCN40PHY_RxStatusLatchCtrl      0x661
#define LCN40PHY_unsup_rate_en      0x662
#define LCN40PHY_rifsSttimeout      0x663
#define LCN40PHY_startRxFrameWait      0x664
#define LCN40PHY_headerLegacy0      0x665
#define LCN40PHY_headerLegacy1      0x666
#define LCN40PHY_headerHT0      0x667
#define LCN40PHY_headerHT1      0x668
#define LCN40PHY_headerHT2      0x669
#define LCN40PHY_crs2demod1      0x66a
#define LCN40PHY_crs2demod2      0x66b
#define LCN40PHY_state_count      0x66c
#define LCN40PHY_diffOuttoDebugReg      0x66d
#define LCN40PHY_logchPowAccOut      0x66e
#define LCN40PHY_errAccOut      0x66f
#define LCN40PHY_papd_dbm_offset      0x670
#define LCN40PHY_papd_tx_analog_gain_ref      0x671
#define LCN40PHY_papd_tx_temp_comp      0x672
#define LCN40PHY_papd_track_pa_lut_begin      0x673
#define LCN40PHY_papd_track_pa_lut_step      0x674
#define LCN40PHY_papd_track_pa_lut_end      0x675
#define LCN40PHY_papd_control      0x676
#define LCN40PHY_papd_spb_rd_address      0x677
#define LCN40PHY_papd_rx_temp_comp_dbm      0x678
#define LCN40PHY_papd_rx_gain_comp_dbm      0x679
#define LCN40PHY_papd_variable_delay      0x67a
#define LCN40PHY_papd_bbmult_init      0x67b
#define LCN40PHY_papd_bbmult_step      0x67c
#define LCN40PHY_papd_bbmult_num_symbols      0x67d
#define LCN40PHY_papd_track_num_symbols_count      0x67e
#define LCN40PHY_papd_num_skip_count      0x67f
#define LCN40PHY_papd_num_samples_count      0x680
#define LCN40PHY_papd_sync_count      0x681
#define LCN40PHY_bbmult0      0x682
#define LCN40PHY_papr_gamma      0x683
#define LCN40PHY_papr_gamma1      0x684
#define LCN40PHY_papr_iir_group_dly      0x685
#define LCN40PHY_papr_coeffb10      0x686
#define LCN40PHY_papd_spb_num_vld_symbols_n_dly      0x687
#define LCN40PHY_papd_sync_symbol_count      0x688
#define LCN40PHY_papd_spb2papdin_dly      0x689
#define LCN40PHY_papd_rx_sm_iqmm_gain_comp      0x68b
#define LCN40PHY_papd_ofdm_dc_est      0x68c
#define LCN40PHY_upconv		0x68d
#define LCN40PHY_papr_coeffb11      0x690
#define LCN40PHY_papr_coeffb12      0x691
#define LCN40PHY_papr_coeffa11      0x692
#define LCN40PHY_papr_coeffa12      0x693
#define LCN40PHY_papr_coeffa21      0x694
#define LCN40PHY_papr_coeffa22      0x695
#define LCN40PHY_papr_coeffb20      0x696
#define LCN40PHY_papr_coeffb21      0x697
#define LCN40PHY_papr_coeffb22      0x698
#define LCN40PHY_smoothenLut_max_thr      0x69d
#define LCN40PHY_papd_loop_gain_ovr_cw_i      0x6a1
#define LCN40PHY_papd_loop_gain_ovr_cw_q      0x6a2
#define LCN40PHY_papd_control2      0x6a3
#define LCN40PHY_papd_dcest_i_ovr      0x6a4
#define LCN40PHY_papd_dcest_q_ovr      0x6a5
#define LCN40PHY_papd_analog_gain_ovr_val      0x6a6
#define LCN40PHY_papd_status      0x6a7
#define LCN40PHY_papd_cw_sigma_yy_star_15_0      0x6b2
#define LCN40PHY_papd_cw_sigma_yy_star_27_16      0x6b3
#define LCN40PHY_papd_lut_index_updated_15_0      0x6b4
#define LCN40PHY_papd_lut_index_updated_31_16      0x6b5
#define LCN40PHY_papd_lut_index_updated_47_32      0x6b6
#define LCN40PHY_papd_lut_index_updated_63_48      0x6b7
#define LCN40PHY_papd_loop_gain_cw_i      0x6ba
#define LCN40PHY_papd_loop_gain_cw_q      0x6bb
#define LCN40PHY_papd_dcest_i      0x6bc
#define LCN40PHY_papd_dcest_q      0x6bd
#define LCN40PHY_papd_tx_lut_index_raw_31_16      0x6c2
#define LCN40PHY_papd_tx_lut_index_raw_15_0      0x6c3
#define LCN40PHY_papd_rx_cw_lut_index_raw_31_16      0x6c4
#define LCN40PHY_papd_rx_cw_lut_index_raw_15_0      0x6c5
#define LCN40PHY_papd_cw_corr_norm      0x6c8
#define LCN40PHY_papd_blanking_control      0x6c9
#define LCN40PHY_papd_dc_window      0x6ca
#define LCN40PHY_papd_pa_off_control_1      0x6cb
#define LCN40PHY_papd_only_loop_gain      0x6cc
#define LCN40PHY_papd_pa_off_control_2      0x6cd
#define LCN40PHY_papd_switch_lut      0x6ce
#define LCN40PHY_papd_cw_sigma_xy_star_i_15_0      0x6cf
#define LCN40PHY_txfe      0x6d0
#define LCN40PHY_rxfe      0x6d1
#define LCN40PHY_StallStats2      0x6d2
#define LCN40PHY_sslpnCtrl0      0x6d3
#define LCN40PHY_sslpnCtrl1      0x6d4
#define LCN40PHY_sslpnCtrl2      0x6d5
#define LCN40PHY_sslpnCtrl3      0x6d6
#define LCN40PHY_sslpnDmdClkEnCtrl      0x6d8
#define LCN40PHY_sslpnFftIoClkEnCtrl      0x6d9
#define LCN40PHY_sslpnCalibClkEnCtrl      0x6da
#define LCN40PHY_sslpnRxFeClkEnCtrl      0x6db
#define LCN40PHY_papd_cw_sigma_xy_star_i_28_16      0x6e1
#define LCN40PHY_papd_cw_sigma_xy_star_q_15_0      0x6e2
#define LCN40PHY_papd_cw_sigma_xy_star_q_28_16      0x6e3
#define LCN40PHY_papd_cw_sigma_xy_star_GainComp_i_15_0      0x6e4
#define LCN40PHY_papd_cw_sigma_xy_star_GainComp_i_31_16      0x6e5
#define LCN40PHY_papd_cw_sigma_xy_star_GainComp_q_15_0      0x6e6
#define LCN40PHY_papd_cw_sigma_xy_star_GainComp_q_31_16      0x6e7
#define LCN40PHY_rxFarrowCtrl      0x6f0
#define LCN40PHY_rxFarrowDeltaPhase      0x6f1
#define LCN40PHY_rxFarrowDriftPeriod      0x6f2
#define LCN40PHY_RxSpurBlkCtrl	0x701
#define LCN40PHY_RxSpurBlkNF1AlphaRe	0x702
#define LCN40PHY_RxSpurBlkNF1AlphaIm	0x703
#define LCN40PHY_RxSpurBlkNF1GammaRe	0x704
#define LCN40PHY_RxSpurBlkNF1GammaIm	0x705
#define LCN40PHY_BphyMuxCtrl      0x775
#define LCN40PHY_PktDoneCtrl      0x776
#define LCN40PHY_rifs30dbreg1      0x77a
#define LCN40PHY_rifs30dbreg2      0x77b
#define LCN40PHY_rifs30dbreg3      0x77c
#define LCN40PHY_gmShiftReg      0x780
#define LCN40PHY_gmShiftReg_40      0x781
#define LCN40PHY_detcondbypass      0x782
#define LCN40PHY_edofflogic40      0x783
#define LCN40PHY_edonlogic40      0x784
#define LCN40PHY_edlogic20u      0x785
#define LCN40PHY_edthresh40      0x786
#define LCN40PHY_edthresh20ul      0x787
#define LCN40PHY_eddisable20ul      0x788
#define LCN40PHY_txfilt40CoeffStg0A2      0x789
#define LCN40PHY_txfilt40CoeffStg1A1      0x790
#define LCN40PHY_txfilt40CoeffStg1A2      0x791
#define LCN40PHY_txfilt40CoeffStg2A1      0x792
#define LCN40PHY_txfilt40CoeffStg2A2      0x793
#define LCN40PHY_txfilt40CoeffStg0B1      0x794
#define LCN40PHY_txfilt40CoeffStg0B2      0x795
#define LCN40PHY_txfilt40CoeffStg0B3      0x796
#define LCN40PHY_txfilt40CoeffStg1B1      0x797
#define LCN40PHY_txfilt40CoeffStg1B2      0x798
#define LCN40PHY_txfilt40CoeffStg1B3      0x799
#define LCN40PHY_htAgcBkOff_40      0x7c2
#define LCN40PHY_htAgcBkOff      0x7c3
#define LCN40PHY_sgiWin_20      0x7c4
#define LCN40PHY_sgiGain1_20      0x7c5
#define LCN40PHY_sgiGain2_20      0x7c6
#define LCN40PHY_rate_mrc_reg_20      0x7d1
#define LCN40PHY_twentyULDebug      0x7d2
#define LCN40PHY_fixedGainReg1      0x7d3
#define LCN40PHY_fixedGainReg2      0x7d4
#define LCN40PHY_bphyacireg      0x7d5
#define LCN40PHY_diversityReg      0x7d6
#define LCN40PHY_txTailCountValue40MHZ      0x800
#define LCN40PHY_rifstimeout40mhz1Sym      0x803
#define LCN40PHY_rifstimeout40mhzBw      0x804
#define LCN40PHY_pktfsmctrl      0x805
#define LCN40PHY_ed_timeoutValue_2      0x806
#define LCN40PHY_txfilt40CoeffStg0A1      0x807
#define LCN40PHY_txfilt40CoeffStg2B1      0x808
#define LCN40PHY_txfilt40CoeffStg2B2      0x809
#define LCN40PHY_txfilt40CoeffStg2B3      0x810
#define LCN40PHY_txfilt40Stg1Shft      0x811
#define LCN40PHY_txfilt40CoeffStg0_leftshift      0x812
#define LCN40PHY_papd_control3      0x820
#define LCN40PHY_rxmacifAbrtCtrl1      0x821
#define LCN40PHY_rxmacifAbrtHdr3_1      0x822
#define LCN40PHY_rxmacifAbrtHdr3_2      0x823
#define LCN40PHY_rxmacifAbrtHdr6_1      0x824
#define LCN40PHY_rxmacifAbrtHdr6_2      0x825
#define LCN40PHY_rxmacifAbrtHdr6_3      0x826
#define LCN40PHY_rxmacifStat_1      0x827
#define LCN40PHY_rxmacifStat_2      0x828
#define LCN40PHY_rxmacifStat_3      0x829
#define LCN40PHY_rxmacifStat_4      0x830
#define LCN40PHY_headerDoneSampleCount      0x831
#define LCN40PHY_radarselect      0x832
#define LCN40PHY_txfefilterconfig      0x86c
#define LCN40PHY_txfefilterctrl      0x86d
#define LCN40PHY_sslpnphy40_soft_reset      0x87a
#define LCN40PHY_TxPwrCtrlStatusNew5      0x880
#define LCN40PHY_statusWaitCtrl      0x881
#define LCN40PHY_sslpnHaltCtrl      0x890
#define LCN40PHY_txfilt20CoeffStg0A1      0x900
#define LCN40PHY_txfilt20CoeffStg0A2      0x901
#define LCN40PHY_txfilt20CoeffStg1A1      0x902
#define LCN40PHY_txfilt20CoeffStg1A2      0x903
#define LCN40PHY_txfilt20CoeffStg2A1      0x904
#define LCN40PHY_txfilt20CoeffStg2A2      0x905
#define LCN40PHY_txfilt20CoeffStg0B1      0x906
#define LCN40PHY_txfilt20CoeffStg0B2      0x907
#define LCN40PHY_txfilt20CoeffStg0B3      0x908
#define LCN40PHY_txfilt20CoeffStg1B1      0x909
#define LCN40PHY_txfilt20CoeffStg1B2      0x90a
#define LCN40PHY_txfilt20CoeffStg1B3      0x90b
#define LCN40PHY_txfilt20CoeffStg2B1      0x90c
#define LCN40PHY_txfilt20CoeffStg2B2      0x90d
#define LCN40PHY_txfilt20CoeffStg2B3      0x90e
#define LCN40PHY_txfilt20Stg1Shft      0x90f
#define LCN40PHY_ccktxfilt20Stg1Shft      0x910
#define LCN40PHY_txfilt20CoeffStg0_leftshift      0x911
#define LCN40PHY_ccktxfilt20CoeffStg0_leftshift      0x912
#define LCN40PHY_ccktxfilt20CoeffStg0A1      0x91e
#define LCN40PHY_ccktxfilt20CoeffStg0A2      0x91f
#define LCN40PHY_ccktxfilt20CoeffStg1A1      0x920
#define LCN40PHY_ccktxfilt20CoeffStg1A2      0x921
#define LCN40PHY_ccktxfilt20CoeffStg2A1      0x922
#define LCN40PHY_ccktxfilt20CoeffStg2A2      0x923
#define LCN40PHY_ccktxfilt20CoeffStg0B1      0x924
#define LCN40PHY_ccktxfilt20CoeffStg0B2      0x925
#define LCN40PHY_ccktxfilt20CoeffStg0B3      0x926
#define LCN40PHY_ccktxfilt20CoeffStg1B1      0x927
#define LCN40PHY_ccktxfilt20CoeffStg1B2      0x928
#define LCN40PHY_ccktxfilt20CoeffStg1B3      0x929
#define LCN40PHY_ccktxfilt20CoeffStg2B1      0x930
#define LCN40PHY_ccktxfilt20CoeffStg2B2      0x931
#define LCN40PHY_ccktxfilt20CoeffStg2B3      0x932
#define LCN40PHY_lpf_rccal_tbl_1      0x933
#define LCN40PHY_lpf_rccal_tbl_2      0x934
#define LCN40PHY_lpf_rccal_tbl_3      0x935
#define LCN40PHY_lpf_rccal_tbl_4      0x936
#define LCN40PHY_lpf_rccal_tbl_5      0x937
#define LCN40PHY_rfoverride4      0x938
#define LCN40PHY_rfoverride4val      0x939
#define LCN40PHY_iqloCalGainThreshD2      0x93d
#define LCN40PHY_IQCaldbg0      0x93e
#define LCN40PHY_IQCaldbg1      0x93f
#define LCN40PHY_IQCaldbg2      0x940
#define LCN40PHY_DfeLmsTraining      0x941
#define LCN40PHY_lcnphy_rssi      0x944
#define LCN40PHY_Bphycntctrl      0x945
#define LCN40PHY_iq_coeff_a_cck      0x946
#define LCN40PHY_iq_coeff_b_cck      0x947
#define LCN40PHY_dlo_coeff_di_cck      0x948
#define LCN40PHY_dlo_coeff_dq_cck      0x949
#define LCN40PHY_iq_coeff_a_ofdm      0x950
#define LCN40PHY_iq_coeff_b_ofdm      0x951
#define LCN40PHY_dlo_coeff_di_ofdm      0x952
#define LCN40PHY_dlo_coeff_dq_ofdm      0x953
#define LCN40PHY_iq_coeff_a_ht      0x954
#define LCN40PHY_iq_coeff_b_ht      0x955
#define LCN40PHY_dlo_coeff_di_ht      0x956
#define LCN40PHY_dlo_coeff_dq_ht      0x957
#define LCN40PHY_tx_resampler1_high	0x959
#define LCN40PHY_tx_resampler1      0x960
#define LCN40PHY_rx_resampler      0x961
#define LCN40PHY_tx_resampler3      0x962
#define LCN40PHY_tx_resampler4      0x963
#define LCN40PHY_lpf_rccal_tbl_8      0x964
#define LCN40PHY_lpf_rccal_tbl_9      0x965
#define LCN40PHY_lpf_rccal_tbl_10      0x966
#define LCN40PHY_crsgainCtrl_new      0xa00
#define LCN40PHY_ofdm20UPwrThresh0_new      0xa04
#define LCN40PHY_ofdm20UPwrThresh1_new      0xa05
#define LCN40PHY_ofdm20UPwrThresh2_new      0xa06
#define LCN40PHY_ofdm20LPwrThresh0_new      0xa07
#define LCN40PHY_ofdm20LPwrThresh1_new      0xa08
#define LCN40PHY_ofdm20LPwrThresh2_new      0xa09
#define LCN40PHY_ofdm40PwrThresh0_new      0xa0a
#define LCN40PHY_ofdm40PwrThresh1_new      0xa0b
#define LCN40PHY_ofdm40PwrThresh2_new      0xa0c
#define LCN40PHY_dsssPwrThresh0_new      0xa0d
#define LCN40PHY_dsssPwrThresh1_new      0xa0e
#define LCN40PHY_ofdm20DetCond1Thresh_new      0xa0f
#define LCN40PHY_ofdm40DetCond1Thresh_new      0xa10
#define LCN40PHY_ofdm20USyncThresh0_new      0xa13
#define LCN40PHY_ofdm20USyncThresh1_new      0xa14
#define LCN40PHY_ofdm20LSyncThresh0_new      0xa15
#define LCN40PHY_ofdm20LSyncThresh1_new      0xa16
#define LCN40PHY_ofdm40SyncThresh0_new      0xa17
#define LCN40PHY_ofdm40SyncThresh1_new      0xa18
#define LCN40PHY_FineFreqEst_new      0xa19
#define LCN40PHY_DCOffsetTransient1_new      0xa1a
#define LCN40PHY_DCOffsetTransient2_new      0xa1b
#define LCN40PHY_ofdmSyncTimerOffset0_new      0xa1c
#define LCN40PHY_ofdmSyncTimerOffset1_new      0xa1d
#define LCN40PHY_ofdmSyncTimerCtrl_new      0xa1e
#define LCN40PHY_PwrThresh0_new      0xa1f
#define LCN40PHY_PwrThresh1_new      0xa20
#define LCN40PHY_agcSkipCnt20      0xa21
#define LCN40PHY_PwrDlyAdj0_new      0xa22
#define LCN40PHY_AgcSynchTiming      0xa23
#define LCN40PHY_ReducedDetectorDly_new      0xa24
#define LCN40PHY_ofdmsyncCtrl_new      0xa25
#define LCN40PHY_ofdmsyncCtrl2_new      0xa26
#define LCN40PHY_crsTimingCtrl20_new      0xa27
#define LCN40PHY_crsTimingCtrl20U_new      0xa28
#define LCN40PHY_crsTimingCtrl20L_new      0xa29
#define LCN40PHY_crsTimingCtrl40_new      0xa2a
#define LCN40PHY_mf20Param0_new      0xa2b
#define LCN40PHY_mf20Param1_new      0xa2c
#define LCN40PHY_mf20UParam0_new      0xa2d
#define LCN40PHY_mf20UParam1_new      0xa2e
#define LCN40PHY_mf20LParam0_new      0xa2f
#define LCN40PHY_mf20LParam1_new      0xa30
#define LCN40PHY_agcSkipCnt      0xa31
#define LCN40PHY_crsMiscCtrl0_new      0xa32
#define LCN40PHY_lsnrHold1_new      0xa33
#define LCN40PHY_lsnrHold2_new      0xa34
#define LCN40PHY_lsnrSyncCount20_new      0xa35
#define LCN40PHY_lsnrSyncCount40_new      0xa36
#define LCN40PHY_lsnrSyncCount20L_new      0xa37
#define LCN40PHY_lsnrSyncCount20U_new      0xa38
#define LCN40PHY_lsnrFiltMax20_new      0xa39
#define LCN40PHY_lsnrFiltMax20U_new      0xa3a
#define LCN40PHY_lsnrFiltMax20L_new      0xa3b
#define LCN40PHY_lsnrFiltMax40_new      0xa3c
#define LCN40PHY_lnsrMaxCtrThr20_new      0xa3d
#define LCN40PHY_lnsrMaxCtrThr20U_new      0xa3e
#define LCN40PHY_lnsrMaxCtrThr20L_new      0xa3f
#define LCN40PHY_lnsrMaxCtrThr40_new      0xa40
#define LCN40PHY_lnsrFiltStep20_new      0xa41
#define LCN40PHY_lnsrFiltStep20U_new      0xa42
#define LCN40PHY_lnsrFiltStep20L_new      0xa43
#define LCN40PHY_lnsrFiltStep40_new      0xa44
#define LCN40PHY_lnsrThrUpd20_new      0xa45
#define LCN40PHY_lnsrThrUpd20U_new      0xa46
#define LCN40PHY_lnsrThrUpd20L_new      0xa47
#define LCN40PHY_lnsrThrUpd40_new      0xa48
#define LCN40PHY_detcondbypass20_new      0xa49
#define LCN40PHY_detcondbypass40_new      0xa4a
#define LCN40PHY_htAgcBkOff_40_new      0xa4b
#define LCN40PHY_htAgcLowSNR_new      0xa4c
#define LCN40PHY_GainStableThr_new      0xa4d
#define LCN40PHY_SignalBlockConfigTable_new      0xa4e
#define LCN40PHY_SignalBlockConfigTable2_new      0xa4f
#define LCN40PHY_SignalBlockConfigTable3_new      0xa50
#define LCN40PHY_SignalBlockConfigTable4_new      0xa51
#define LCN40PHY_SignalBlockConfigTable5_new      0xa52
#define LCN40PHY_SignalBlockConfigTable6_new      0xa53
#define LCN40PHY_ClassfyblkConfigTable7_new      0xa54
#define LCN40PHY_ClassfyblkConfigTable8_new      0xa55
#define LCN40PHY_CFOblkConfig      0xa56
#define LCN40PHY_SignalBlock_edet1      0xa57
#define LCN40PHY_ClipDetector      0xa58
#define LCN40PHY_OfdmFineSTR_config      0xa59
#define LCN40PHY_OfdmFineSTR_config2      0xa5a
#define LCN40PHY_OfdmFineSTR_config3      0xa5b
#define LCN40PHY_CrsNapLogicConfig_0_0      0xa5c
#define LCN40PHY_CrsNapLogicConfig_0_1      0xa5d
#define LCN40PHY_CrsNapLogicConfig_0_2      0xa5e
#define LCN40PHY_CrsNapLogicConfig_0_3      0xa5f
#define LCN40PHY_CrsNapLogicConfig_0_4      0xa60
#define LCN40PHY_CrsNapLogicConfig_1_0      0xa61
#define LCN40PHY_CrsNapLogicConfig_1_1      0xa62
#define LCN40PHY_CrsNapLogicConfig_1_2      0xa63
#define LCN40PHY_CrsNapLogicConfig_1_3      0xa64
#define LCN40PHY_CrsNapLogicConfig_1_4      0xa65
#define LCN40PHY_CrsNapLogicConfig_0_0_hi1      0xa66
#define LCN40PHY_CrsNapLogicConfig_0_0_hi2      0xa67
#define LCN40PHY_CrsNapLogicConfig_0_0_hi4      0xa68
#define LCN40PHY_CrsNapLogicConfig_1_0_hi1      0xa69
#define LCN40PHY_CrsNapLogicConfig_1_0_hi2      0xa6a
#define LCN40PHY_CrsNapLogicConfig_1_0_hi4      0xa6b
#define LCN40PHY_crsSyncOffset      0xa6c
#define LCN40PHY_lpGuard1      0xa6d
#define LCN40PHY_lpGuard2      0xa6e
#define LCN40PHY_lpCtrLimit1      0xa6f
#define LCN40PHY_lpCtrLimit2      0xa70
#define LCN40PHY_FineStr_config1      0xa71
#define LCN40PHY_FineStr_config2      0xa72
#define LCN40PHY_FineStr_config3      0xa73
#define LCN40PHY_FineStr_config4      0xa74
#define LCN40PHY_FineStr_config5      0xa75
#define LCN40PHY_FineStr_config6      0xa76
#define LCN40PHY_FineStr_Status1      0xa77
#define LCN40PHY_FineStr_Status2      0xa78
#define LCN40PHY_FineStr_Status3      0xa79
#define LCN40PHY_FineStr_Status4      0xa7a
#define LCN40PHY_FineStr_Status5      0xa7b
#define LCN40PHY_FineStr_Status6      0xa7c
#define LCN40PHY_mfAcPwrMult20      0xa7d
#define LCN40PHY_mfAcPwrMult40      0xa7e
#define LCN40PHY_SgiWinAdjOff401      0xa7f
#define LCN40PHY_SgiWinAdjOff402      0xa80
#define LCN40PHY_SgiBaseWinAdjOff401      0xa81
#define LCN40PHY_SgiWinAdjOff20U1      0xa82
#define LCN40PHY_SgiWinAdjOff20U2      0xa83
#define LCN40PHY_SgiBaseWinAdjOff20U1      0xa84
#define LCN40PHY_SgiWinAdjOff20L1      0xa85
#define LCN40PHY_SgiWinAdjOff20L2      0xa86
#define LCN40PHY_SgiBaseWinAdjOff20L1      0xa87
#define LCN40PHY_FineSTRConfigBundlen1      0xa88
#define LCN40PHY_FineSTRConfigBundlen2      0xa89
#define LCN40PHY_FineSTRConfigBundlen3      0xa8a
#define LCN40PHY_FineSTRConfigBundlen4      0xaab
#define LCN40PHY_CrsOffThresholdDsss20ULBundle      0xa8b
#define LCN40PHY_BphyIdleAfterPktRcvTimeOut40Bundle      0xa8c
#define LCN40PHY_crsMiscCtrl1_new      0xa8d
#define LCN40PHY_agcControl238	0xa8f
#define LCN40PHY_agcControl239	0xa90
#define LCN40PHY_agcContro240	0xa91
#define LCN40PHY_agcContro243	0xa94
#define LCN40PHY_agcContro244	0xa95
#define LCN40PHY_agcContro245	0xa96
#define LCN40PHY_agcContro246	0xa97
#define LCN40PHY_aciContro1		0xa9a
#define LCN40PHY_aciContro2		0xa9b
#define LCN40PHY_aciContro3		0xa9c
#define LCN40PHY_aciContro4		0xa9d
#define LCN40PHY_aciContro5		0xa9e
#define LCN40PHY_aciContro6		0xa9f
#define LCN40PHY_aciContro7		0xaa0
#define LCN40PHY_aciContro8		0xaa1
#define LCN40PHY_aciContro9		0xaa2
#define LCN40PHY_CrsSyncCountBundle1	0xab0


/* Bits in LCN40PHY_BphyVersion */
#define LCN40PHY_BphyVersion_analogType_SHIFT      12
#define LCN40PHY_BphyVersion_analogType_MASK      (0xf << LCN40PHY_BphyVersion_analogType_SHIFT)
#define LCN40PHY_BphyVersion_phyType_SHIFT      8
#define LCN40PHY_BphyVersion_phyType_MASK      (0xf << LCN40PHY_BphyVersion_phyType_SHIFT)
#define LCN40PHY_BphyVersion_version_SHIFT      0
#define LCN40PHY_BphyVersion_version_MASK      (0xf << LCN40PHY_BphyVersion_version_SHIFT)

/* Bits in LCN40PHY_bphyBBConfig */
#define LCN40PHY_bphyBBConfig_SleepControl_SHIFT      3
#define LCN40PHY_bphyBBConfig_SleepControl_MASK      (0x7 << LCN40PHY_bphyBBConfig_SleepControl_SHIFT)
#define LCN40PHY_bphyBBConfig_PassBadFrames_SHIFT      6
#define LCN40PHY_bphyBBConfig_PassBadFrames_MASK      (0x1 << LCN40PHY_bphyBBConfig_PassBadFrames_SHIFT)
#define LCN40PHY_bphyBBConfig_AntDiv_SHIFT      7
#define LCN40PHY_bphyBBConfig_AntDiv_MASK      (0x3 << LCN40PHY_bphyBBConfig_AntDiv_SHIFT)
#define LCN40PHY_bphyBBConfig_SFDFree_SHIFT      9
#define LCN40PHY_bphyBBConfig_SFDFree_MASK      (0x1 << LCN40PHY_bphyBBConfig_SFDFree_SHIFT)
#define LCN40PHY_bphyBBConfig_Darwin_SHIFT      12
#define LCN40PHY_bphyBBConfig_Darwin_MASK      (0x1 << LCN40PHY_bphyBBConfig_Darwin_SHIFT)
#define LCN40PHY_bphyBBConfig_UseMtxParity_SHIFT      13
#define LCN40PHY_bphyBBConfig_UseMtxParity_MASK      (0x1 << LCN40PHY_bphyBBConfig_UseMtxParity_SHIFT)
#define LCN40PHY_bphyBBConfig_resetCCA_SHIFT      14
#define LCN40PHY_bphyBBConfig_resetCCA_MASK      (0x1 << LCN40PHY_bphyBBConfig_resetCCA_SHIFT)
#define LCN40PHY_bphyBBConfig_MacResetRX_SHIFT      15
#define LCN40PHY_bphyBBConfig_MacResetRX_MASK      (0x1 << LCN40PHY_bphyBBConfig_MacResetRX_SHIFT)

/* Bits in LCN40PHY_bphyRxStatus0 */
#define LCN40PHY_bphyRxStatus0_rxstatus0_SHIFT      0
#define LCN40PHY_bphyRxStatus0_rxstatus0_MASK      (0xffff << LCN40PHY_bphyRxStatus0_rxstatus0_SHIFT)

/* Bits in LCN40PHY_bphyRxStatus1 */
#define LCN40PHY_bphyRxStatus1_rxstatus1_SHIFT      0
#define LCN40PHY_bphyRxStatus1_rxstatus1_MASK      (0xffff << LCN40PHY_bphyRxStatus1_rxstatus1_SHIFT)

/* Bits in LCN40PHY_bphyTxError */
#define LCN40PHY_bphyTxError_pbccSelected_SHIFT      0
#define LCN40PHY_bphyTxError_pbccSelected_MASK      (0x1 << LCN40PHY_bphyTxError_pbccSelected_SHIFT)
#define LCN40PHY_bphyTxError_InvalidHdr_SHIFT      1
#define LCN40PHY_bphyTxError_InvalidHdr_MASK      (0x1 << LCN40PHY_bphyTxError_InvalidHdr_SHIFT)
#define LCN40PHY_bphyTxError_InvalidRate_SHIFT      2
#define LCN40PHY_bphyTxError_InvalidRate_MASK      (0x1 << LCN40PHY_bphyTxError_InvalidRate_SHIFT)
#define LCN40PHY_bphyTxError_LengthLong_SHIFT      3
#define LCN40PHY_bphyTxError_LengthLong_MASK      (0x1 << LCN40PHY_bphyTxError_LengthLong_SHIFT)
#define LCN40PHY_bphyTxError_LengthShort_SHIFT      4
#define LCN40PHY_bphyTxError_LengthShort_MASK      (0x1 << LCN40PHY_bphyTxError_LengthShort_SHIFT)
#define LCN40PHY_bphyTxError_SendFrameErr_SHIFT      5
#define LCN40PHY_bphyTxError_SendFrameErr_MASK      (0x1 << LCN40PHY_bphyTxError_SendFrameErr_SHIFT)

/* Bits in LCN40PHY_bphyworkAround */
#define LCN40PHY_bphyworkAround_workAroundCtrl_SHIFT      0
#define LCN40PHY_bphyworkAround_workAroundCtrl_MASK      (0xffff << LCN40PHY_bphyworkAround_workAroundCtrl_SHIFT)

/* Bits in LCN40PHY_bphyTest */
#define LCN40PHY_bphyTest_testMode_SHIFT      0
#define LCN40PHY_bphyTest_testMode_MASK      (0x7f << LCN40PHY_bphyTest_testMode_SHIFT)
#define LCN40PHY_bphyTest_loopback_SHIFT      7
#define LCN40PHY_bphyTest_loopback_MASK      (0x1 << LCN40PHY_bphyTest_loopback_SHIFT)
#define LCN40PHY_bphyTest_dcComp_SHIFT      8
#define LCN40PHY_bphyTest_dcComp_MASK      (0x1 << LCN40PHY_bphyTest_dcComp_SHIFT)
#define LCN40PHY_bphyTest_TestCarrSup_SHIFT      9
#define LCN40PHY_bphyTest_TestCarrSup_MASK      (0x1 << LCN40PHY_bphyTest_TestCarrSup_SHIFT)
#define LCN40PHY_bphyTest_TestUnscram_SHIFT      10
#define LCN40PHY_bphyTest_TestUnscram_MASK      (0x1 << LCN40PHY_bphyTest_TestUnscram_SHIFT)
#define LCN40PHY_bphyTest_FiltSel2_SHIFT      11
#define LCN40PHY_bphyTest_FiltSel2_MASK      (0x1 << LCN40PHY_bphyTest_FiltSel2_SHIFT)
#define LCN40PHY_bphyTest_shiftBDigiGain_SHIFT      12
#define LCN40PHY_bphyTest_shiftBDigiGain_MASK      (0x1 << LCN40PHY_bphyTest_shiftBDigiGain_SHIFT)
#define LCN40PHY_bphyTest_SwapIQ_SHIFT      14
#define LCN40PHY_bphyTest_SwapIQ_MASK      (0x1 << LCN40PHY_bphyTest_SwapIQ_SHIFT)

/* Bits in LCN40PHY_StandardphyCapabilities0 */
#define LCN40PHY_StandardphyCapabilities0_NumberOfStreams_SHIFT      0
#define LCN40PHY_StandardphyCapabilities0_NumberOfStreams_MASK      (0x7 << LCN40PHY_StandardphyCapabilities0_NumberOfStreams_SHIFT)
#define LCN40PHY_StandardphyCapabilities0_NumberOfAntennas_SHIFT      3
#define LCN40PHY_StandardphyCapabilities0_NumberOfAntennas_MASK      (0x7 << LCN40PHY_StandardphyCapabilities0_NumberOfAntennas_SHIFT)
#define LCN40PHY_StandardphyCapabilities0_Support5GHz_SHIFT      6
#define LCN40PHY_StandardphyCapabilities0_Support5GHz_MASK      (0x1 << LCN40PHY_StandardphyCapabilities0_Support5GHz_SHIFT)
#define LCN40PHY_StandardphyCapabilities0_Support20MHzBw_SHIFT      7
#define LCN40PHY_StandardphyCapabilities0_Support20MHzBw_MASK      (0x1 << LCN40PHY_StandardphyCapabilities0_Support20MHzBw_SHIFT)
#define LCN40PHY_StandardphyCapabilities0_Support40MHzBw_SHIFT      8
#define LCN40PHY_StandardphyCapabilities0_Support40MHzBw_MASK      (0x1 << LCN40PHY_StandardphyCapabilities0_Support40MHzBw_SHIFT)
#define LCN40PHY_StandardphyCapabilities0_Support80MHzBw_SHIFT      9
#define LCN40PHY_StandardphyCapabilities0_Support80MHzBw_MASK      (0x1 << LCN40PHY_StandardphyCapabilities0_Support80MHzBw_SHIFT)
#define LCN40PHY_StandardphyCapabilities0_Support160MHzBw_SHIFT      10
#define LCN40PHY_StandardphyCapabilities0_Support160MHzBw_MASK      (0x1 << LCN40PHY_StandardphyCapabilities0_Support160MHzBw_SHIFT)
#define LCN40PHY_StandardphyCapabilities0_SupportSTBC_SHIFT      11
#define LCN40PHY_StandardphyCapabilities0_SupportSTBC_MASK      (0x1 << LCN40PHY_StandardphyCapabilities0_SupportSTBC_SHIFT)
#define LCN40PHY_StandardphyCapabilities0_NumberOfSTBCStreams_SHIFT      12
#define LCN40PHY_StandardphyCapabilities0_NumberOfSTBCStreams_MASK      (0x7 << LCN40PHY_StandardphyCapabilities0_NumberOfSTBCStreams_SHIFT)
#define LCN40PHY_StandardphyCapabilities0_SupportMultiUser_SHIFT      15
#define LCN40PHY_StandardphyCapabilities0_SupportMultiUser_MASK      (0x1 << LCN40PHY_StandardphyCapabilities0_SupportMultiUser_SHIFT)

/* Bits in LCN40PHY_StandardphyCapabilities1 */
#define LCN40PHY_StandardphyCapabilities1_SupportMCS32_SHIFT      0
#define LCN40PHY_StandardphyCapabilities1_SupportMCS32_MASK      (0x1 << LCN40PHY_StandardphyCapabilities1_SupportMCS32_SHIFT)
#define LCN40PHY_StandardphyCapabilities1_SupportMCS3375_SHIFT      1
#define LCN40PHY_StandardphyCapabilities1_SupportMCS3375_MASK      (0x1 << LCN40PHY_StandardphyCapabilities1_SupportMCS3375_SHIFT)
#define LCN40PHY_StandardphyCapabilities1_SupportQAM256_SHIFT      2
#define LCN40PHY_StandardphyCapabilities1_SupportQAM256_MASK      (0x1 << LCN40PHY_StandardphyCapabilities1_SupportQAM256_SHIFT)
#define LCN40PHY_StandardphyCapabilities1_SupportGF_SHIFT      3
#define LCN40PHY_StandardphyCapabilities1_SupportGF_MASK      (0x1 << LCN40PHY_StandardphyCapabilities1_SupportGF_SHIFT)
#define LCN40PHY_StandardphyCapabilities1_SupportSGI_SHIFT      4
#define LCN40PHY_StandardphyCapabilities1_SupportSGI_MASK      (0x1 << LCN40PHY_StandardphyCapabilities1_SupportSGI_SHIFT)
#define LCN40PHY_StandardphyCapabilities1_SupportLDPCTx_SHIFT      5
#define LCN40PHY_StandardphyCapabilities1_SupportLDPCTx_MASK      (0x1 << LCN40PHY_StandardphyCapabilities1_SupportLDPCTx_SHIFT)
#define LCN40PHY_StandardphyCapabilities1_SupportLDPCRx_SHIFT      6
#define LCN40PHY_StandardphyCapabilities1_SupportLDPCRx_MASK      (0x1 << LCN40PHY_StandardphyCapabilities1_SupportLDPCRx_SHIFT)
#define LCN40PHY_StandardphyCapabilities1_SupportTxBeamformer_SHIFT      7
#define LCN40PHY_StandardphyCapabilities1_SupportTxBeamformer_MASK      (0x1 << LCN40PHY_StandardphyCapabilities1_SupportTxBeamformer_SHIFT)
#define LCN40PHY_StandardphyCapabilities1_SupportTxBeamformee_SHIFT      8
#define LCN40PHY_StandardphyCapabilities1_SupportTxBeamformee_MASK      (0x1 << LCN40PHY_StandardphyCapabilities1_SupportTxBeamformee_SHIFT)
#define LCN40PHY_StandardphyCapabilities1_SupportTxBFImplicit_SHIFT      9
#define LCN40PHY_StandardphyCapabilities1_SupportTxBFImplicit_MASK      (0x1 << LCN40PHY_StandardphyCapabilities1_SupportTxBFImplicit_SHIFT)

/* Bits in LCN40PHY_PARampTxTimeout */
#define LCN40PHY_PARampTxTimeout_PADownTime_SHIFT      0
#define LCN40PHY_PARampTxTimeout_PADownTime_MASK      (0xff << LCN40PHY_PARampTxTimeout_PADownTime_SHIFT)
#define LCN40PHY_PARampTxTimeout_TxPuDownTime_SHIFT      8
#define LCN40PHY_PARampTxTimeout_TxPuDownTime_MASK      (0xff << LCN40PHY_PARampTxTimeout_TxPuDownTime_SHIFT)

/* Bits in LCN40PHY_PARampTxTimein */
#define LCN40PHY_PARampTxTimein_PAUpTime_SHIFT      0
#define LCN40PHY_PARampTxTimein_PAUpTime_MASK      (0xff << LCN40PHY_PARampTxTimein_PAUpTime_SHIFT)
#define LCN40PHY_PARampTxTimein_TxPuUpTime_SHIFT      8
#define LCN40PHY_PARampTxTimein_TxPuUpTime_MASK      (0xff << LCN40PHY_PARampTxTimein_TxPuUpTime_SHIFT)

/* Bits in LCN40PHY_RxFiltTimein */
#define LCN40PHY_RxFiltTimein_FilterUpTime_SHIFT      0
#define LCN40PHY_RxFiltTimein_FilterUpTime_MASK      (0xff << LCN40PHY_RxFiltTimein_FilterUpTime_SHIFT)
#define LCN40PHY_RxFiltTimein_RxPuUpTime_SHIFT      8
#define LCN40PHY_RxFiltTimein_RxPuUpTime_MASK      (0xff << LCN40PHY_RxFiltTimein_RxPuUpTime_SHIFT)

/* Bits in LCN40PHY_PLLCoeff */
#define LCN40PHY_PLLCoeff_C2_SHIFT      0
#define LCN40PHY_PLLCoeff_C2_MASK      (0xff << LCN40PHY_PLLCoeff_C2_SHIFT)
#define LCN40PHY_PLLCoeff_C1_SHIFT      8
#define LCN40PHY_PLLCoeff_C1_MASK      (0xff << LCN40PHY_PLLCoeff_C1_SHIFT)

/* Bits in LCN40PHY_PllOut */
#define LCN40PHY_PllOut_pllOut_SHIFT      0
#define LCN40PHY_PllOut_pllOut_MASK      (0xfff << LCN40PHY_PllOut_pllOut_SHIFT)

/* Bits in LCN40PHY_JSSI */
#define LCN40PHY_JSSI_JSSI_SHIFT      0
#define LCN40PHY_JSSI_JSSI_MASK      (0xff << LCN40PHY_JSSI_JSSI_SHIFT)

/* Bits in LCN40PHY_SyncPeakCnt */
#define LCN40PHY_SyncPeakCnt_MaxPeakCntM1_SHIFT      0
#define LCN40PHY_SyncPeakCnt_MaxPeakCntM1_MASK      (0x7 << LCN40PHY_SyncPeakCnt_MaxPeakCntM1_SHIFT)
#define LCN40PHY_SyncPeakCnt_Kthresh_SHIFT      3
#define LCN40PHY_SyncPeakCnt_Kthresh_MASK      (0xff << LCN40PHY_SyncPeakCnt_Kthresh_SHIFT)

/* Bits in LCN40PHY_SyncFreq */
#define LCN40PHY_SyncFreq_FreqOffset_SHIFT      0
#define LCN40PHY_SyncFreq_FreqOffset_MASK      (0xfff << LCN40PHY_SyncFreq_FreqOffset_SHIFT)

/* Bits in LCN40PHY_PeakEnergyL */
#define LCN40PHY_PeakEnergyL_minAvgIQPwr_SHIFT      0
#define LCN40PHY_PeakEnergyL_minAvgIQPwr_MASK      (0xffff << LCN40PHY_PeakEnergyL_minAvgIQPwr_SHIFT)

/* Bits in LCN40PHY_PeakEnergyH */
#define LCN40PHY_PeakEnergyH_minAvgIQPwr_SHIFT      0
#define LCN40PHY_PeakEnergyH_minAvgIQPwr_MASK      (0x1f << LCN40PHY_PeakEnergyH_minAvgIQPwr_SHIFT)

/* Bits in LCN40PHY_SyncControl */
#define LCN40PHY_SyncControl_WarmupDurationM1_SHIFT      0
#define LCN40PHY_SyncControl_WarmupDurationM1_MASK      (0x7f << LCN40PHY_SyncControl_WarmupDurationM1_SHIFT)
#define LCN40PHY_SyncControl_ToggleCutoff_SHIFT      7
#define LCN40PHY_SyncControl_ToggleCutoff_MASK      (0x1 << LCN40PHY_SyncControl_ToggleCutoff_SHIFT)
#define LCN40PHY_SyncControl_AngleStartPoint_SHIFT      8
#define LCN40PHY_SyncControl_AngleStartPoint_MASK      (0x1f << LCN40PHY_SyncControl_AngleStartPoint_SHIFT)

/* Bits in LCN40PHY_DsssStep */
#define LCN40PHY_DsssStep_LMSStep_SHIFT      0
#define LCN40PHY_DsssStep_LMSStep_MASK      (0xfff << LCN40PHY_DsssStep_LMSStep_SHIFT)

/* Bits in LCN40PHY_DsssWarmup */
#define LCN40PHY_DsssWarmup_WarmupDurationM1_SHIFT      0
#define LCN40PHY_DsssWarmup_WarmupDurationM1_MASK      (0xff << LCN40PHY_DsssWarmup_WarmupDurationM1_SHIFT)

/* Bits in LCN40PHY_SavrstrStat1 */
#define LCN40PHY_SavrstrStat1_savrstr_state_SHIFT      0
#define LCN40PHY_SavrstrStat1_savrstr_state_MASK      (0xf << LCN40PHY_SavrstrStat1_savrstr_state_SHIFT)
#define LCN40PHY_SavrstrStat1_savrstr_err_on_save_SHIFT      4
#define LCN40PHY_SavrstrStat1_savrstr_err_on_save_MASK      (0x1 << LCN40PHY_SavrstrStat1_savrstr_err_on_save_SHIFT)
#define LCN40PHY_SavrstrStat1_savrstr_err_on_restore_SHIFT      5
#define LCN40PHY_SavrstrStat1_savrstr_err_on_restore_MASK      (0x1 << LCN40PHY_SavrstrStat1_savrstr_err_on_restore_SHIFT)

/* Bits in LCN40PHY_SavrstrStat2 */
#define LCN40PHY_SavrstrStat2_savrstr_word_remain_SHIFT      0
#define LCN40PHY_SavrstrStat2_savrstr_word_remain_MASK      (0x3ff << LCN40PHY_SavrstrStat2_savrstr_word_remain_SHIFT)
#define LCN40PHY_SavrstrStat2_savrstr_entry_num_SHIFT      10
#define LCN40PHY_SavrstrStat2_savrstr_entry_num_MASK      (0x3f << LCN40PHY_SavrstrStat2_savrstr_entry_num_SHIFT)

/* Bits in LCN40PHY_TableAccessCnt */
#define LCN40PHY_TableAccessCnt_TableAccessCnt_ClkActive_SHIFT      3
#define LCN40PHY_TableAccessCnt_TableAccessCnt_ClkActive_MASK      (0x7 << LCN40PHY_TableAccessCnt_TableAccessCnt_ClkActive_SHIFT)
#define LCN40PHY_TableAccessCnt_TableAccessCnt_ClkIdle_SHIFT      0
#define LCN40PHY_TableAccessCnt_TableAccessCnt_ClkIdle_MASK      (0x7 << LCN40PHY_TableAccessCnt_TableAccessCnt_ClkIdle_SHIFT)

/* Bits in LCN40PHY_SfdDetectBlockTIme */
#define LCN40PHY_SfdDetectBlockTIme_BlockTime_SHIFT      0
#define LCN40PHY_SfdDetectBlockTIme_BlockTime_MASK      (0x3f << LCN40PHY_SfdDetectBlockTIme_BlockTime_SHIFT)

/* Bits in LCN40PHY_SFDTimeOut */
#define LCN40PHY_SFDTimeOut_short_SHIFT      8
#define LCN40PHY_SFDTimeOut_short_MASK      (0xff << LCN40PHY_SFDTimeOut_short_SHIFT)
#define LCN40PHY_SFDTimeOut_long_SHIFT      0
#define LCN40PHY_SFDTimeOut_long_MASK      (0xff << LCN40PHY_SFDTimeOut_long_SHIFT)

/* Bits in LCN40PHY_SFDControl */
#define LCN40PHY_SFDControl_UseLongTimeout_SHIFT      0
#define LCN40PHY_SFDControl_UseLongTimeout_MASK      (0x1 << LCN40PHY_SFDControl_UseLongTimeout_SHIFT)

/* Bits in LCN40PHY_rxDebug */
#define LCN40PHY_rxDebug_SfdDetectBitCnt_SHIFT      0
#define LCN40PHY_rxDebug_SfdDetectBitCnt_MASK      (0xff << LCN40PHY_rxDebug_SfdDetectBitCnt_SHIFT)
#define LCN40PHY_rxDebug_MainRxSmState_SHIFT      8
#define LCN40PHY_rxDebug_MainRxSmState_MASK      (0x7 << LCN40PHY_rxDebug_MainRxSmState_SHIFT)

/* Bits in LCN40PHY_RxDelayComp */
#define LCN40PHY_RxDelayComp_DelayComp_SHIFT      0
#define LCN40PHY_RxDelayComp_DelayComp_MASK      (0xff << LCN40PHY_RxDelayComp_DelayComp_SHIFT)

/* Bits in LCN40PHY_CRSDropoutTimeout */
#define LCN40PHY_CRSDropoutTimeout_Timeout_SHIFT      0
#define LCN40PHY_CRSDropoutTimeout_Timeout_MASK      (0xffff << LCN40PHY_CRSDropoutTimeout_Timeout_SHIFT)

/* Bits in LCN40PHY_PseudoShortTimeout */
#define LCN40PHY_PseudoShortTimeout_ShortSFDNZeros_SHIFT      0
#define LCN40PHY_PseudoShortTimeout_ShortSFDNZeros_MASK      (0xf << LCN40PHY_PseudoShortTimeout_ShortSFDNZeros_SHIFT)

/* Bits in LCN40PHY_PR3931 */
#define LCN40PHY_PR3931_PR3931Val_SHIFT      0
#define LCN40PHY_PR3931_PR3931Val_MASK      (0xf << LCN40PHY_PR3931_PR3931Val_SHIFT)

/* Bits in LCN40PHY_DSSSCoeff1 */
#define LCN40PHY_DSSSCoeff1_C1_SHIFT      0
#define LCN40PHY_DSSSCoeff1_C1_MASK      (0x1ff << LCN40PHY_DSSSCoeff1_C1_SHIFT)

/* Bits in LCN40PHY_DSSSCoeff2 */
#define LCN40PHY_DSSSCoeff2_C2_SHIFT      0
#define LCN40PHY_DSSSCoeff2_C2_MASK      (0x1ff << LCN40PHY_DSSSCoeff2_C2_SHIFT)

/* Bits in LCN40PHY_CCKCoeff1 */
#define LCN40PHY_CCKCoeff1_C1_SHIFT      0
#define LCN40PHY_CCKCoeff1_C1_MASK      (0x1ff << LCN40PHY_CCKCoeff1_C1_SHIFT)

/* Bits in LCN40PHY_CCKCoeff2 */
#define LCN40PHY_CCKCoeff2_C2_SHIFT      0
#define LCN40PHY_CCKCoeff2_C2_MASK      (0x1ff << LCN40PHY_CCKCoeff2_C2_SHIFT)

/* Bits in LCN40PHY_TRCorr */
#define LCN40PHY_TRCorr_TRCorr_SHIFT      0
#define LCN40PHY_TRCorr_TRCorr_MASK      (0xff << LCN40PHY_TRCorr_TRCorr_SHIFT)

/* Bits in LCN40PHY_AngleScale */
#define LCN40PHY_AngleScale_angleScale_SHIFT      0
#define LCN40PHY_AngleScale_angleScale_MASK      (0x7f << LCN40PHY_AngleScale_angleScale_SHIFT)

/* Bits in LCN40PHY_OptionalModes2 */
#define LCN40PHY_OptionalModes2_DCBlockMode_SHIFT      1
#define LCN40PHY_OptionalModes2_DCBlockMode_MASK      (0x1 << LCN40PHY_OptionalModes2_DCBlockMode_SHIFT)
#define LCN40PHY_OptionalModes2_AlphaSel_SHIFT      2
#define LCN40PHY_OptionalModes2_AlphaSel_MASK      (0x3 << LCN40PHY_OptionalModes2_AlphaSel_SHIFT)

/* Bits in LCN40PHY_CCKStartDelayLong */
#define LCN40PHY_CCKStartDelayLong_StartDelayLong_SHIFT      0
#define LCN40PHY_CCKStartDelayLong_StartDelayLong_MASK      (0xfff << LCN40PHY_CCKStartDelayLong_StartDelayLong_SHIFT)

/* Bits in LCN40PHY_CCKStartDelayShort */
#define LCN40PHY_CCKStartDelayShort_StartDelayShort_SHIFT      0
#define LCN40PHY_CCKStartDelayShort_StartDelayShort_MASK      (0xfff << LCN40PHY_CCKStartDelayShort_StartDelayShort_SHIFT)

/* Bits in LCN40PHY_OptionalModes */
#define LCN40PHY_OptionalModes_WaitStateTime_SHIFT      0
#define LCN40PHY_OptionalModes_WaitStateTime_MASK      (0x7f << LCN40PHY_OptionalModes_WaitStateTime_SHIFT)
#define LCN40PHY_OptionalModes_DcCmpEnSel_SHIFT      7
#define LCN40PHY_OptionalModes_DcCmpEnSel_MASK      (0x1 << LCN40PHY_OptionalModes_DcCmpEnSel_SHIFT)
#define LCN40PHY_OptionalModes_LNA0_SHIFT      8
#define LCN40PHY_OptionalModes_LNA0_MASK      (0x3 << LCN40PHY_OptionalModes_LNA0_SHIFT)
#define LCN40PHY_OptionalModes_LNA1_SHIFT      10
#define LCN40PHY_OptionalModes_LNA1_MASK      (0x3 << LCN40PHY_OptionalModes_LNA1_SHIFT)
#define LCN40PHY_OptionalModes_MvgAvgEn_SHIFT      12
#define LCN40PHY_OptionalModes_MvgAvgEn_MASK      (0x1 << LCN40PHY_OptionalModes_MvgAvgEn_SHIFT)
#define LCN40PHY_OptionalModes_CtrlRegDcRmEn_SHIFT      13
#define LCN40PHY_OptionalModes_CtrlRegDcRmEn_MASK      (0x1 << LCN40PHY_OptionalModes_CtrlRegDcRmEn_SHIFT)
#define LCN40PHY_OptionalModes_Const_SHIFT      14
#define LCN40PHY_OptionalModes_Const_MASK      (0x1 << LCN40PHY_OptionalModes_Const_SHIFT)

/* Bits in LCN40PHY_bphyRxStatus2 */
#define LCN40PHY_bphyRxStatus2_rxstatus2_SHIFT      0
#define LCN40PHY_bphyRxStatus2_rxstatus2_MASK      (0xffff << LCN40PHY_bphyRxStatus2_rxstatus2_SHIFT)

/* Bits in LCN40PHY_bphyRxStatus3 */
#define LCN40PHY_bphyRxStatus3_rxstatus3_SHIFT      0
#define LCN40PHY_bphyRxStatus3_rxstatus3_MASK      (0xffff << LCN40PHY_bphyRxStatus3_rxstatus3_SHIFT)

/* Bits in LCN40PHY_Lg2GainTblLNA8 */
#define LCN40PHY_Lg2GainTblLNA8_LNA000_SHIFT      0
#define LCN40PHY_Lg2GainTblLNA8_LNA000_MASK      (0xff << LCN40PHY_Lg2GainTblLNA8_LNA000_SHIFT)
#define LCN40PHY_Lg2GainTblLNA8_LNA001_SHIFT      8
#define LCN40PHY_Lg2GainTblLNA8_LNA001_MASK      (0xff << LCN40PHY_Lg2GainTblLNA8_LNA001_SHIFT)

/* Bits in LCN40PHY_Lg2GainTblLNA28 */
#define LCN40PHY_Lg2GainTblLNA28_LNA010_SHIFT      0
#define LCN40PHY_Lg2GainTblLNA28_LNA010_MASK      (0xff << LCN40PHY_Lg2GainTblLNA28_LNA010_SHIFT)
#define LCN40PHY_Lg2GainTblLNA28_LNA011_SHIFT      8
#define LCN40PHY_Lg2GainTblLNA28_LNA011_MASK      (0xff << LCN40PHY_Lg2GainTblLNA28_LNA011_SHIFT)

/* Bits in LCN40PHY_GainTblLNATrSw */
#define LCN40PHY_GainTblLNATrSw_TrSw0_SHIFT      0
#define LCN40PHY_GainTblLNATrSw_TrSw0_MASK      (0xff << LCN40PHY_GainTblLNATrSw_TrSw0_SHIFT)
#define LCN40PHY_GainTblLNATrSw_TrSw1_SHIFT      8
#define LCN40PHY_GainTblLNATrSw_TrSw1_MASK      (0xff << LCN40PHY_GainTblLNATrSw_TrSw1_SHIFT)

/* Bits in LCN40PHY_PeakEnergy */
#define LCN40PHY_PeakEnergy_Thresh_SHIFT      0
#define LCN40PHY_PeakEnergy_Thresh_MASK      (0xff << LCN40PHY_PeakEnergy_Thresh_SHIFT)
#define LCN40PHY_PeakEnergy_Min_SHIFT      8
#define LCN40PHY_PeakEnergy_Min_MASK      (0xff << LCN40PHY_PeakEnergy_Min_SHIFT)

/* Bits in LCN40PHY_lg2InitGain */
#define LCN40PHY_lg2InitGain_InitGain_SHIFT      0
#define LCN40PHY_lg2InitGain_InitGain_MASK      (0xff << LCN40PHY_lg2InitGain_InitGain_SHIFT)
#define LCN40PHY_lg2InitGain_adjMinPower_SHIFT      8
#define LCN40PHY_lg2InitGain_adjMinPower_MASK      (0x1 << LCN40PHY_lg2InitGain_adjMinPower_SHIFT)
#define LCN40PHY_lg2InitGain_BlankingEn_SHIFT      9
#define LCN40PHY_lg2InitGain_BlankingEn_MASK      (0x1 << LCN40PHY_lg2InitGain_BlankingEn_SHIFT)

/* Bits in LCN40PHY_BlankCountLnaPga */
#define LCN40PHY_BlankCountLnaPga_PGA_SHIFT      0
#define LCN40PHY_BlankCountLnaPga_PGA_MASK      (0xff << LCN40PHY_BlankCountLnaPga_PGA_SHIFT)
#define LCN40PHY_BlankCountLnaPga_LNA_SHIFT      8
#define LCN40PHY_BlankCountLnaPga_LNA_MASK      (0xff << LCN40PHY_BlankCountLnaPga_LNA_SHIFT)

/* Bits in LCN40PHY_JSSIControl */
#define LCN40PHY_JSSIControl_UseGmodeJSSI_SHIFT      0
#define LCN40PHY_JSSIControl_UseGmodeJSSI_MASK      (0x1 << LCN40PHY_JSSIControl_UseGmodeJSSI_SHIFT)

/* Bits in LCN40PHY_Lg2GainTblLNA44 */
#define LCN40PHY_Lg2GainTblLNA44_LNA100_SHIFT      0
#define LCN40PHY_Lg2GainTblLNA44_LNA100_MASK      (0xff << LCN40PHY_Lg2GainTblLNA44_LNA100_SHIFT)
#define LCN40PHY_Lg2GainTblLNA44_LNA101_SHIFT      8
#define LCN40PHY_Lg2GainTblLNA44_LNA101_MASK      (0xff << LCN40PHY_Lg2GainTblLNA44_LNA101_SHIFT)

/* Bits in LCN40PHY_Lg2GainTblLNA62 */
#define LCN40PHY_Lg2GainTblLNA62_LNA110_SHIFT      0
#define LCN40PHY_Lg2GainTblLNA62_LNA110_MASK      (0xff << LCN40PHY_Lg2GainTblLNA62_LNA110_SHIFT)
#define LCN40PHY_Lg2GainTblLNA62_LNA111_SHIFT      8
#define LCN40PHY_Lg2GainTblLNA62_LNA111_MASK      (0xff << LCN40PHY_Lg2GainTblLNA62_LNA111_SHIFT)

/* Bits in LCN40PHY_watchdog_pktfsm_timeout_CRS_SEARCH */
#define LCN40PHY_watchdog_pktfsm_timeout_CRS_SEARCH_thr_SHIFT	0
#define LCN40PHY_watchdog_pktfsm_timeout_CRS_SEARCH_thr_MASK	(0xff << LCN40PHY_watchdog_pktfsm_timeout_CRS_SEARCH_thr_SHIFT)

/* Bits in LCN40PHY_watchdog_pktfsm_timeout_CRS_STR1 */
#define LCN40PHY_watchdog_pktfsm_timeout_CRS_STR1_thr_SHIFT	0
#define LCN40PHY_watchdog_pktfsm_timeout_CRS_STR1_thr_MASK	(0xf << LCN40PHY_watchdog_pktfsm_timeout_CRS_STR1_thr_SHIFT)

/* Bits in LCN40PHY_watchdog_agcfsm_timeout_SS_PACKET_RX_STATE */
#define LCN40PHY_watchdog_agcfsm_timeout_SS_PACKET_RX_STATE_thr_SHIFT	0
#define LCN40PHY_watchdog_agcfsm_timeout_SS_PACKET_RX_STATE_thr_MASK	(0xfff << LCN40PHY_watchdog_agcfsm_timeout_SS_PACKET_RX_STATE_thr_SHIFT)

/* Bits in LCN40PHY_watchdog_en */
#define LCN40PHY_watchdog_en_global_en_SHIFT	0
#define LCN40PHY_watchdog_en_global_en_MASK		(0x1 << LCN40PHY_watchdog_en_global_en_SHIFT)
#define LCN40PHY_watchdog_en_c_dryrun_SHIFT		1
#define LCN40PHY_watchdog_en_c_dryrun_MASK		(0x1 << LCN40PHY_watchdog_en_c_dryrun_SHIFT)
#define LCN40PHY_watchdog_en_c_cca_rst_on_pktfsm_SHIFT	2
#define LCN40PHY_watchdog_en_c_cca_rst_on_pktfsm_MASK		(0x1 << LCN40PHY_watchdog_en_c_cca_rst_on_pktfsm_SHIFT)
#define LCN40PHY_watchdog_en_c_cca_rst_on_agcfsm_SHIFT	3
#define LCN40PHY_watchdog_en_c_cca_rst_on_agcfsm_MASK		(0x1 << LCN40PHY_watchdog_en_c_cca_rst_on_agcfsm_SHIFT)
#define LCN40PHY_watchdog_en_c_rxfe_rst_on_pktfsm_SHIFT	4
#define LCN40PHY_watchdog_en_c_rxfe_rst_on_pktfsm_MASK		(0x1 << LCN40PHY_watchdog_en_c_rxfe_rst_on_pktfsm_SHIFT)
#define LCN40PHY_watchdog_en_c_rxfe_rst_on_agcfsm_SHIFT	5
#define LCN40PHY_watchdog_en_c_rxfe_rst_on_agcfsm_MASK		(0x1 << LCN40PHY_watchdog_en_c_rxfe_rst_on_agcfsm_SHIFT)

/* Bits in LCN40PHY_Version */
#define LCN40PHY_Version_analogType_SHIFT      12
#define LCN40PHY_Version_analogType_MASK      (0xf << LCN40PHY_Version_analogType_SHIFT)
#define LCN40PHY_Version_phyType_SHIFT      8
#define LCN40PHY_Version_phyType_MASK      (0xf << LCN40PHY_Version_phyType_SHIFT)
#define LCN40PHY_Version_version_SHIFT      0
#define LCN40PHY_Version_version_MASK      (0xf << LCN40PHY_Version_version_SHIFT)

/* Bits in LCN40PHY_BBConfig */
#define LCN40PHY_BBConfig_resetCCA_SHIFT      14
#define LCN40PHY_BBConfig_resetCCA_MASK      (0x1 << LCN40PHY_BBConfig_resetCCA_SHIFT)

/* Bits in LCN40PHY_TxFeStatus */
#define LCN40PHY_TxFeStatus_tx_fifo_reset_SHIFT      0
#define LCN40PHY_TxFeStatus_tx_fifo_reset_MASK      (0x1 << LCN40PHY_TxFeStatus_tx_fifo_reset_SHIFT)
#define LCN40PHY_TxFeStatus_tx_fifo_overflow_SHIFT      1
#define LCN40PHY_TxFeStatus_tx_fifo_overflow_MASK      (0x1 << LCN40PHY_TxFeStatus_tx_fifo_overflow_SHIFT)
#define LCN40PHY_TxFeStatus_tx_fifo_underflow_SHIFT      2
#define LCN40PHY_TxFeStatus_tx_fifo_underflow_MASK      (0x1 << LCN40PHY_TxFeStatus_tx_fifo_underflow_SHIFT)

/* Bits in LCN40PHY_RxFeStatus */
#define LCN40PHY_RxFeStatus_rx_fifo_reset_SHIFT      0
#define LCN40PHY_RxFeStatus_rx_fifo_reset_MASK      (0x1 << LCN40PHY_RxFeStatus_rx_fifo_reset_SHIFT)
#define LCN40PHY_RxFeStatus_rx_fifo_underflow_SHIFT      2
#define LCN40PHY_RxFeStatus_rx_fifo_underflow_MASK      (0x1 << LCN40PHY_RxFeStatus_rx_fifo_underflow_SHIFT)
#define LCN40PHY_RxFeStatus_rx_fifo_overflow_SHIFT      3
#define LCN40PHY_RxFeStatus_rx_fifo_overflow_MASK      (0x1 << LCN40PHY_RxFeStatus_rx_fifo_overflow_SHIFT)

/* Bits in LCN40PHY_RxStatus0 */
#define LCN40PHY_RxStatus0_RxStatus_SHIFT      0
#define LCN40PHY_RxStatus0_RxStatus_MASK      (0xffff << LCN40PHY_RxStatus0_RxStatus_SHIFT)

/* Bits in LCN40PHY_RxStatus1 */
#define LCN40PHY_RxStatus1_RxStatus_SHIFT      0
#define LCN40PHY_RxStatus1_RxStatus_MASK      (0xffff << LCN40PHY_RxStatus1_RxStatus_SHIFT)

/* Bits in LCN40PHY_StallStats1 */
#define LCN40PHY_StallStats1_stall_rate_rx_SHIFT      0
#define LCN40PHY_StallStats1_stall_rate_rx_MASK      (0xff << LCN40PHY_StallStats1_stall_rate_rx_SHIFT)
#define LCN40PHY_StallStats1_stall_rate_tx_SHIFT      8
#define LCN40PHY_StallStats1_stall_rate_tx_MASK      (0xff << LCN40PHY_StallStats1_stall_rate_tx_SHIFT)

/* Bits in LCN40PHY_TxError */
#define LCN40PHY_TxError_COMBUnsupport_SHIFT      8
#define LCN40PHY_TxError_COMBUnsupport_MASK      (0x1 << LCN40PHY_TxError_COMBUnsupport_SHIFT)
#define LCN40PHY_TxError_BWUnsupport_SHIFT      7
#define LCN40PHY_TxError_BWUnsupport_MASK      (0x1 << LCN40PHY_TxError_BWUnsupport_SHIFT)
#define LCN40PHY_TxError_txInCal_SHIFT      6
#define LCN40PHY_TxError_txInCal_MASK      (0x1 << LCN40PHY_TxError_txInCal_SHIFT)
#define LCN40PHY_TxError_send_frame_low_SHIFT      5
#define LCN40PHY_TxError_send_frame_low_MASK      (0x1 << LCN40PHY_TxError_send_frame_low_SHIFT)
#define LCN40PHY_TxError_lengthmismatch_short_SHIFT      4
#define LCN40PHY_TxError_lengthmismatch_short_MASK      (0x1 << LCN40PHY_TxError_lengthmismatch_short_SHIFT)
#define LCN40PHY_TxError_lengthmismatch_long_SHIFT      3
#define LCN40PHY_TxError_lengthmismatch_long_MASK      (0x1 << LCN40PHY_TxError_lengthmismatch_long_SHIFT)
#define LCN40PHY_TxError_invalidRate_SHIFT      2
#define LCN40PHY_TxError_invalidRate_MASK      (0x1 << LCN40PHY_TxError_invalidRate_SHIFT)

/* Bits in LCN40PHY_Channel */
#define LCN40PHY_Channel_currentChannel_SHIFT      0
#define LCN40PHY_Channel_currentChannel_MASK      (0xff << LCN40PHY_Channel_currentChannel_SHIFT)

/* Bits in LCN40PHY_workAround */
#define LCN40PHY_workAround_workAroundCtrl_SHIFT      0
#define LCN40PHY_workAround_workAroundCtrl_MASK      (0xffff << LCN40PHY_workAround_workAroundCtrl_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlRfCtrl4 */
#define LCN40PHY_TxPwrCtrlRfCtrl4_afeAuxpgaSelVmidVal2_SHIFT      0
#define LCN40PHY_TxPwrCtrlRfCtrl4_afeAuxpgaSelVmidVal2_MASK      (0x3ff << LCN40PHY_TxPwrCtrlRfCtrl4_afeAuxpgaSelVmidVal2_SHIFT)
#define LCN40PHY_TxPwrCtrlRfCtrl4_afeAuxpgaSelGainVal2_SHIFT      12
#define LCN40PHY_TxPwrCtrlRfCtrl4_afeAuxpgaSelGainVal2_MASK      (0x7 << LCN40PHY_TxPwrCtrlRfCtrl4_afeAuxpgaSelGainVal2_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlRfCtrl5 */
#define LCN40PHY_TxPwrCtrlRfCtrl5_afeAuxpgaSelVmidVal3_SHIFT      0
#define LCN40PHY_TxPwrCtrlRfCtrl5_afeAuxpgaSelVmidVal3_MASK      (0x3ff << LCN40PHY_TxPwrCtrlRfCtrl5_afeAuxpgaSelVmidVal3_SHIFT)
#define LCN40PHY_TxPwrCtrlRfCtrl5_afeAuxpgaSelGainVal3_SHIFT      12
#define LCN40PHY_TxPwrCtrlRfCtrl5_afeAuxpgaSelGainVal3_MASK      (0x7 << LCN40PHY_TxPwrCtrlRfCtrl5_afeAuxpgaSelGainVal3_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlRfCtrl6 */
#define LCN40PHY_TxPwrCtrlRfCtrl6_afeAuxpgaSelVmidVal4_SHIFT      0
#define LCN40PHY_TxPwrCtrlRfCtrl6_afeAuxpgaSelVmidVal4_MASK      (0x3ff << LCN40PHY_TxPwrCtrlRfCtrl6_afeAuxpgaSelVmidVal4_SHIFT)
#define LCN40PHY_TxPwrCtrlRfCtrl6_afeAuxpgaSelGainVal4_SHIFT      12
#define LCN40PHY_TxPwrCtrlRfCtrl6_afeAuxpgaSelGainVal4_MASK      (0x7 << LCN40PHY_TxPwrCtrlRfCtrl6_afeAuxpgaSelGainVal4_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlNum_Vbat */
#define LCN40PHY_TxPwrCtrlNum_Vbat_Nvbat_delay_SHIFT      0
#define LCN40PHY_TxPwrCtrlNum_Vbat_Nvbat_delay_MASK      (0x3ff << LCN40PHY_TxPwrCtrlNum_Vbat_Nvbat_delay_SHIFT)
#define LCN40PHY_TxPwrCtrlNum_Vbat_Nvbat_intg_log2_SHIFT      12
#define LCN40PHY_TxPwrCtrlNum_Vbat_Nvbat_intg_log2_MASK      (0x7 << LCN40PHY_TxPwrCtrlNum_Vbat_Nvbat_intg_log2_SHIFT)

/* Bits in LCN40PHY_RxBufGainTxMode */
#define LCN40PHY_RxBufGainTxMode_RxBufGainTxMode_SHIFT      0
#define LCN40PHY_RxBufGainTxMode_RxBufGainTxMode_MASK      (0xf << LCN40PHY_RxBufGainTxMode_RxBufGainTxMode_SHIFT)

/* Bits in LCN40PHY_crsgainCtrl */
#define LCN40PHY_crsgainCtrl_wlpriogainChangeEn_SHIFT      14
#define LCN40PHY_crsgainCtrl_wlpriogainChangeEn_MASK      (0x1 << LCN40PHY_crsgainCtrl_wlpriogainChangeEn_SHIFT)
#define LCN40PHY_crsgainCtrl_preferredAntEn_SHIFT      13
#define LCN40PHY_crsgainCtrl_preferredAntEn_MASK      (0x1 << LCN40PHY_crsgainCtrl_preferredAntEn_SHIFT)
#define LCN40PHY_crsgainCtrl_enableadccomponlyafterpktrx_SHIFT      12
#define LCN40PHY_crsgainCtrl_enableadccomponlyafterpktrx_MASK      (0x1 << LCN40PHY_crsgainCtrl_enableadccomponlyafterpktrx_SHIFT)
#define LCN40PHY_crsgainCtrl_phycrsctrl_SHIFT      8
#define LCN40PHY_crsgainCtrl_phycrsctrl_MASK      (0xf << LCN40PHY_crsgainCtrl_phycrsctrl_SHIFT)
#define LCN40PHY_crsgainCtrl_crseddisable_SHIFT      7
#define LCN40PHY_crsgainCtrl_crseddisable_MASK      (0x1 << LCN40PHY_crsgainCtrl_crseddisable_SHIFT)
#define LCN40PHY_crsgainCtrl_DSSSDetectionEnable_SHIFT      6
#define LCN40PHY_crsgainCtrl_DSSSDetectionEnable_MASK      (0x1 << LCN40PHY_crsgainCtrl_DSSSDetectionEnable_SHIFT)
#define LCN40PHY_crsgainCtrl_OFDMDetectionEnable_SHIFT      5
#define LCN40PHY_crsgainCtrl_OFDMDetectionEnable_MASK      (0x1 << LCN40PHY_crsgainCtrl_OFDMDetectionEnable_SHIFT)
#define LCN40PHY_crsgainCtrl_BPHYGatingEnable_SHIFT      4
#define LCN40PHY_crsgainCtrl_BPHYGatingEnable_MASK      (0x1 << LCN40PHY_crsgainCtrl_BPHYGatingEnable_SHIFT)
#define LCN40PHY_crsgainCtrl_APHYGatingEnable_SHIFT      3
#define LCN40PHY_crsgainCtrl_APHYGatingEnable_MASK      (0x1 << LCN40PHY_crsgainCtrl_APHYGatingEnable_SHIFT)
#define LCN40PHY_crsgainCtrl_MRCEnable_SHIFT      2
#define LCN40PHY_crsgainCtrl_MRCEnable_MASK      (0x1 << LCN40PHY_crsgainCtrl_MRCEnable_SHIFT)
#define LCN40PHY_crsgainCtrl_DiversityChkEnable_SHIFT      1
#define LCN40PHY_crsgainCtrl_DiversityChkEnable_MASK      (0x1 << LCN40PHY_crsgainCtrl_DiversityChkEnable_SHIFT)
#define LCN40PHY_crsgainCtrl_DefaultAntenna_SHIFT      0
#define LCN40PHY_crsgainCtrl_DefaultAntenna_MASK      (0x1 << LCN40PHY_crsgainCtrl_DefaultAntenna_SHIFT)

/* Bits in LCN40PHY_ofdmPwrThresh0 */
#define LCN40PHY_ofdmPwrThresh0_ofdmPwrThresh0_SHIFT      0
#define LCN40PHY_ofdmPwrThresh0_ofdmPwrThresh0_MASK      (0xff << LCN40PHY_ofdmPwrThresh0_ofdmPwrThresh0_SHIFT)
#define LCN40PHY_ofdmPwrThresh0_ofdmPwrThresh1_SHIFT      8
#define LCN40PHY_ofdmPwrThresh0_ofdmPwrThresh1_MASK      (0xff << LCN40PHY_ofdmPwrThresh0_ofdmPwrThresh1_SHIFT)

/* Bits in LCN40PHY_ofdmPwrThresh1 */
#define LCN40PHY_ofdmPwrThresh1_ofdmPwrThresh2_SHIFT      0
#define LCN40PHY_ofdmPwrThresh1_ofdmPwrThresh2_MASK      (0xff << LCN40PHY_ofdmPwrThresh1_ofdmPwrThresh2_SHIFT)
#define LCN40PHY_ofdmPwrThresh1_ofdmPwrThresh3_SHIFT      8
#define LCN40PHY_ofdmPwrThresh1_ofdmPwrThresh3_MASK      (0xff << LCN40PHY_ofdmPwrThresh1_ofdmPwrThresh3_SHIFT)

/* Bits in LCN40PHY_ofdmPwrThresh2 */
#define LCN40PHY_ofdmPwrThresh2_ofdmPwrThresh4_SHIFT      0
#define LCN40PHY_ofdmPwrThresh2_ofdmPwrThresh4_MASK      (0xff << LCN40PHY_ofdmPwrThresh2_ofdmPwrThresh4_SHIFT)

/* Bits in LCN40PHY_dsssPwrThresh0 */
#define LCN40PHY_dsssPwrThresh0_dsssPwrThresh0_SHIFT      0
#define LCN40PHY_dsssPwrThresh0_dsssPwrThresh0_MASK      (0xff << LCN40PHY_dsssPwrThresh0_dsssPwrThresh0_SHIFT)
#define LCN40PHY_dsssPwrThresh0_dsssPwrThresh1_SHIFT      8
#define LCN40PHY_dsssPwrThresh0_dsssPwrThresh1_MASK      (0xff << LCN40PHY_dsssPwrThresh0_dsssPwrThresh1_SHIFT)

/* Bits in LCN40PHY_dsssPwrThresh1 */
#define LCN40PHY_dsssPwrThresh1_dsssPwrThresh2_SHIFT      0
#define LCN40PHY_dsssPwrThresh1_dsssPwrThresh2_MASK      (0xff << LCN40PHY_dsssPwrThresh1_dsssPwrThresh2_SHIFT)
#define LCN40PHY_dsssPwrThresh1_dsssPwrThresh3_SHIFT      8
#define LCN40PHY_dsssPwrThresh1_dsssPwrThresh3_MASK      (0xff << LCN40PHY_dsssPwrThresh1_dsssPwrThresh3_SHIFT)

/* Bits in LCN40PHY_MinPwrLevel */
#define LCN40PHY_MinPwrLevel_ofdmMinPwrLevel_SHIFT      0
#define LCN40PHY_MinPwrLevel_ofdmMinPwrLevel_MASK      (0xff << LCN40PHY_MinPwrLevel_ofdmMinPwrLevel_SHIFT)
#define LCN40PHY_MinPwrLevel_dsssMinPwrLevel_SHIFT      8
#define LCN40PHY_MinPwrLevel_dsssMinPwrLevel_MASK      (0xff << LCN40PHY_MinPwrLevel_dsssMinPwrLevel_SHIFT)

/* Bits in LCN40PHY_ofdmSyncThresh0 */
#define LCN40PHY_ofdmSyncThresh0_ofdmSyncThresh0_SHIFT      0
#define LCN40PHY_ofdmSyncThresh0_ofdmSyncThresh0_MASK      (0xff << LCN40PHY_ofdmSyncThresh0_ofdmSyncThresh0_SHIFT)
#define LCN40PHY_ofdmSyncThresh0_ofdmSyncThresh1_SHIFT      8
#define LCN40PHY_ofdmSyncThresh0_ofdmSyncThresh1_MASK      (0xff << LCN40PHY_ofdmSyncThresh0_ofdmSyncThresh1_SHIFT)

/* Bits in LCN40PHY_ofdmSyncThresh1 */
#define LCN40PHY_ofdmSyncThresh1_ofdmSyncThresh2_SHIFT      0
#define LCN40PHY_ofdmSyncThresh1_ofdmSyncThresh2_MASK      (0xf << LCN40PHY_ofdmSyncThresh1_ofdmSyncThresh2_SHIFT)
#define LCN40PHY_ofdmSyncThresh1_ofdmSyncThresh3_SHIFT      8
#define LCN40PHY_ofdmSyncThresh1_ofdmSyncThresh3_MASK      (0xf << LCN40PHY_ofdmSyncThresh1_ofdmSyncThresh3_SHIFT)

/* Bits in LCN40PHY_FineFreqEst */
#define LCN40PHY_FineFreqEst_FineFreqEstDly_SHIFT      0
#define LCN40PHY_FineFreqEst_FineFreqEstDly_MASK      (0xff << LCN40PHY_FineFreqEst_FineFreqEstDly_SHIFT)
#define LCN40PHY_FineFreqEst_FineFreqEstLength_SHIFT      8
#define LCN40PHY_FineFreqEst_FineFreqEstLength_MASK      (0xff << LCN40PHY_FineFreqEst_FineFreqEstLength_SHIFT)

/* Bits in LCN40PHY_IDLEafterPktRXTimeout */
#define LCN40PHY_IDLEafterPktRXTimeout_BPHYIdleAfterPktRxTimeOut_SHIFT      8
#define LCN40PHY_IDLEafterPktRXTimeout_BPHYIdleAfterPktRxTimeOut_MASK      (0xff << LCN40PHY_IDLEafterPktRXTimeout_BPHYIdleAfterPktRxTimeOut_SHIFT)

/* Bits in LCN40PHY_LTRNCtrl */
#define LCN40PHY_LTRNCtrl_crsLTRNOffset_SHIFT      7
#define LCN40PHY_LTRNCtrl_crsLTRNOffset_MASK      (0x1f << LCN40PHY_LTRNCtrl_crsLTRNOffset_SHIFT)

/* Bits in LCN40PHY_DCOffsetTransient */
#define LCN40PHY_DCOffsetTransient_dcOffsetTransientFreeCtr_SHIFT      8
#define LCN40PHY_DCOffsetTransient_dcOffsetTransientFreeCtr_MASK      (0x7 << LCN40PHY_DCOffsetTransient_dcOffsetTransientFreeCtr_SHIFT)
#define LCN40PHY_DCOffsetTransient_dcOffEstShiftSlow20L_SHIFT      11
#define LCN40PHY_DCOffsetTransient_dcOffEstShiftSlow20L_MASK      (0x3 << LCN40PHY_DCOffsetTransient_dcOffEstShiftSlow20L_SHIFT)
#define LCN40PHY_DCOffsetTransient_dcOffEstShiftFast20L_SHIFT      13
#define LCN40PHY_DCOffsetTransient_dcOffEstShiftFast20L_MASK      (0x3 << LCN40PHY_DCOffsetTransient_dcOffEstShiftFast20L_SHIFT)

/* Bits in LCN40PHY_PreambleInTimeout */
#define LCN40PHY_PreambleInTimeout_OFDMPreambleInDataTimeOut_SHIFT      0
#define LCN40PHY_PreambleInTimeout_OFDMPreambleInDataTimeOut_MASK      (0xff << LCN40PHY_PreambleInTimeout_OFDMPreambleInDataTimeOut_SHIFT)
#define LCN40PHY_PreambleInTimeout_DSSSPreambleInDataTimeOut_SHIFT      8
#define LCN40PHY_PreambleInTimeout_DSSSPreambleInDataTimeOut_MASK      (0xff << LCN40PHY_PreambleInTimeout_DSSSPreambleInDataTimeOut_SHIFT)

/* Bits in LCN40PHY_PreambleConfirmTimeout */
#define LCN40PHY_PreambleConfirmTimeout_OFDMPreambleConfirmTimeout_SHIFT      0
#define LCN40PHY_PreambleConfirmTimeout_OFDMPreambleConfirmTimeout_MASK      (0xff << LCN40PHY_PreambleConfirmTimeout_OFDMPreambleConfirmTimeout_SHIFT)
#define LCN40PHY_PreambleConfirmTimeout_DSSSPreambleConfirmTimeout_SHIFT      8
#define LCN40PHY_PreambleConfirmTimeout_DSSSPreambleConfirmTimeout_MASK      (0xff << LCN40PHY_PreambleConfirmTimeout_DSSSPreambleConfirmTimeout_SHIFT)

/* Bits in LCN40PHY_ClipThresh */
#define LCN40PHY_ClipThresh_ClipThresh_SHIFT      0
#define LCN40PHY_ClipThresh_ClipThresh_MASK      (0x7f << LCN40PHY_ClipThresh_ClipThresh_SHIFT)

/* Bits in LCN40PHY_ClipCtrThresh */
#define LCN40PHY_ClipCtrThresh_ClipCtrThreshHiGain_SHIFT      0
#define LCN40PHY_ClipCtrThresh_ClipCtrThreshHiGain_MASK      (0xff << LCN40PHY_ClipCtrThresh_ClipCtrThreshHiGain_SHIFT)
#define LCN40PHY_ClipCtrThresh_clipCtrThreshLoGain_SHIFT      8
#define LCN40PHY_ClipCtrThresh_clipCtrThreshLoGain_MASK      (0xff << LCN40PHY_ClipCtrThresh_clipCtrThreshLoGain_SHIFT)

/* Bits in LCN40PHY_ofdmSyncTimerCtrl */
#define LCN40PHY_ofdmSyncTimerCtrl_OFDMPreambleSyncTimeOut_SHIFT      0
#define LCN40PHY_ofdmSyncTimerCtrl_OFDMPreambleSyncTimeOut_MASK      (0xff << LCN40PHY_ofdmSyncTimerCtrl_OFDMPreambleSyncTimeOut_SHIFT)
#define LCN40PHY_ofdmSyncTimerCtrl_ofdmSyncConfirmTime_SHIFT      8
#define LCN40PHY_ofdmSyncTimerCtrl_ofdmSyncConfirmTime_MASK      (0x1f << LCN40PHY_ofdmSyncTimerCtrl_ofdmSyncConfirmTime_SHIFT)

/* Bits in LCN40PHY_WaitforPHYSelTimeout */
#define LCN40PHY_WaitforPHYSelTimeout_BPHYWaitforCCKSeltimeout_SHIFT      8
#define LCN40PHY_WaitforPHYSelTimeout_BPHYWaitforCCKSeltimeout_MASK      (0xff << LCN40PHY_WaitforPHYSelTimeout_BPHYWaitforCCKSeltimeout_SHIFT)

/* Bits in LCN40PHY_HiGainDB */
#define LCN40PHY_HiGainDB_HiGainDB_SHIFT      0
#define LCN40PHY_HiGainDB_HiGainDB_MASK      (0xff << LCN40PHY_HiGainDB_HiGainDB_SHIFT)
#define LCN40PHY_HiGainDB_MedHiGainDB_SHIFT      8
#define LCN40PHY_HiGainDB_MedHiGainDB_MASK      (0xff << LCN40PHY_HiGainDB_MedHiGainDB_SHIFT)

/* Bits in LCN40PHY_LowGainDB */
#define LCN40PHY_LowGainDB_LowGainDB_SHIFT      0
#define LCN40PHY_LowGainDB_LowGainDB_MASK      (0xff << LCN40PHY_LowGainDB_LowGainDB_SHIFT)
#define LCN40PHY_LowGainDB_MedLowGainDB_SHIFT      8
#define LCN40PHY_LowGainDB_MedLowGainDB_MASK      (0xff << LCN40PHY_LowGainDB_MedLowGainDB_SHIFT)

/* Bits in LCN40PHY_VeryLowGainDB */
#define LCN40PHY_VeryLowGainDB_veryLowGainDB_SHIFT      0
#define LCN40PHY_VeryLowGainDB_veryLowGainDB_MASK      (0xff << LCN40PHY_VeryLowGainDB_veryLowGainDB_SHIFT)
#define LCN40PHY_VeryLowGainDB_NominalPwrDB_SHIFT      8
#define LCN40PHY_VeryLowGainDB_NominalPwrDB_MASK      (0xff << LCN40PHY_VeryLowGainDB_NominalPwrDB_SHIFT)

/* Bits in LCN40PHY_gainMismatch */
#define LCN40PHY_gainMismatch_GainMismatchHigain_SHIFT      0
#define LCN40PHY_gainMismatch_GainMismatchHigain_MASK      (0xf << LCN40PHY_gainMismatch_GainMismatchHigain_SHIFT)
#define LCN40PHY_gainMismatch_GainMismatchNomgain_SHIFT      4
#define LCN40PHY_gainMismatch_GainMismatchNomgain_MASK      (0xf << LCN40PHY_gainMismatch_GainMismatchNomgain_SHIFT)
#define LCN40PHY_gainMismatch_ofdmGainMismatchLogain_SHIFT      8
#define LCN40PHY_gainMismatch_ofdmGainMismatchLogain_MASK      (0xf << LCN40PHY_gainMismatch_ofdmGainMismatchLogain_SHIFT)
#define LCN40PHY_gainMismatch_max_gain_mismatch_pkt_rcv_SHIFT      12
#define LCN40PHY_gainMismatch_max_gain_mismatch_pkt_rcv_MASK      (0xf << LCN40PHY_gainMismatch_max_gain_mismatch_pkt_rcv_SHIFT)

/* Bits in LCN40PHY_gaindirectMismatch */
#define LCN40PHY_gaindirectMismatch_MedHigainDirectMismatch_SHIFT      0
#define LCN40PHY_gaindirectMismatch_MedHigainDirectMismatch_MASK      (0xf << LCN40PHY_gaindirectMismatch_MedHigainDirectMismatch_SHIFT)
#define LCN40PHY_gaindirectMismatch_GainmisMatchMedGain_SHIFT      8
#define LCN40PHY_gaindirectMismatch_GainmisMatchMedGain_MASK      (0x1f << LCN40PHY_gaindirectMismatch_GainmisMatchMedGain_SHIFT)
#define LCN40PHY_gaindirectMismatch_medGainGmShftVal_SHIFT      13
#define LCN40PHY_gaindirectMismatch_medGainGmShftVal_MASK      (0x7 << LCN40PHY_gaindirectMismatch_medGainGmShftVal_SHIFT)

/* Bits in LCN40PHY_PwrThresh0 */
#define LCN40PHY_PwrThresh0_SlowPwrLoThresh_SHIFT      0
#define LCN40PHY_PwrThresh0_SlowPwrLoThresh_MASK      (0xf << LCN40PHY_PwrThresh0_SlowPwrLoThresh_SHIFT)
#define LCN40PHY_PwrThresh0_SlowPwrHiThresh_SHIFT      4
#define LCN40PHY_PwrThresh0_SlowPwrHiThresh_MASK      (0xf << LCN40PHY_PwrThresh0_SlowPwrHiThresh_SHIFT)
#define LCN40PHY_PwrThresh0_StableSignalThresh_SHIFT      12
#define LCN40PHY_PwrThresh0_StableSignalThresh_MASK      (0xf << LCN40PHY_PwrThresh0_StableSignalThresh_SHIFT)

/* Bits in LCN40PHY_PwrThresh1 */
#define LCN40PHY_PwrThresh1_LargeGainMismatchThresh_SHIFT      0
#define LCN40PHY_PwrThresh1_LargeGainMismatchThresh_MASK      (0xf << LCN40PHY_PwrThresh1_LargeGainMismatchThresh_SHIFT)
#define LCN40PHY_PwrThresh1_LoPwrMismatchThresh_SHIFT      4
#define LCN40PHY_PwrThresh1_LoPwrMismatchThresh_MASK      (0x3f << LCN40PHY_PwrThresh1_LoPwrMismatchThresh_SHIFT)
#define LCN40PHY_PwrThresh1_PktRxSignalDropThresh_SHIFT      10
#define LCN40PHY_PwrThresh1_PktRxSignalDropThresh_MASK      (0x1f << LCN40PHY_PwrThresh1_PktRxSignalDropThresh_SHIFT)

/* Bits in LCN40PHY_DetectorDlyAdjust */
#define LCN40PHY_DetectorDlyAdjust_fastPwrDlyAdjustment_SHIFT      0
#define LCN40PHY_DetectorDlyAdjust_fastPwrDlyAdjustment_MASK      (0xf << LCN40PHY_DetectorDlyAdjust_fastPwrDlyAdjustment_SHIFT)
#define LCN40PHY_DetectorDlyAdjust_clipDetectorDlyAdjustment_SHIFT      4
#define LCN40PHY_DetectorDlyAdjust_clipDetectorDlyAdjustment_MASK      (0xf << LCN40PHY_DetectorDlyAdjust_clipDetectorDlyAdjustment_SHIFT)
#define LCN40PHY_DetectorDlyAdjust_DetectorDlyAdjustment_SHIFT      8
#define LCN40PHY_DetectorDlyAdjust_DetectorDlyAdjustment_MASK      (0xf << LCN40PHY_DetectorDlyAdjust_DetectorDlyAdjustment_SHIFT)
#define LCN40PHY_DetectorDlyAdjust_ofdmfiltDlyAdjustment_SHIFT      12
#define LCN40PHY_DetectorDlyAdjust_ofdmfiltDlyAdjustment_MASK      (0xf << LCN40PHY_DetectorDlyAdjust_ofdmfiltDlyAdjustment_SHIFT)

/* Bits in LCN40PHY_ReducedDetectorDly */
#define LCN40PHY_ReducedDetectorDly_reducedDetectorDlyThresh_SHIFT      0
#define LCN40PHY_ReducedDetectorDly_reducedDetectorDlyThresh_MASK      (0xff << LCN40PHY_ReducedDetectorDly_reducedDetectorDlyThresh_SHIFT)
#define LCN40PHY_ReducedDetectorDly_searchModeDlyAdjustment_SHIFT      8
#define LCN40PHY_ReducedDetectorDly_searchModeDlyAdjustment_MASK      (0xf << LCN40PHY_ReducedDetectorDly_searchModeDlyAdjustment_SHIFT)
#define LCN40PHY_ReducedDetectorDly_forcePrefiltPwrForDiversity_SHIFT      12
#define LCN40PHY_ReducedDetectorDly_forcePrefiltPwrForDiversity_MASK      (0x1 << LCN40PHY_ReducedDetectorDly_forcePrefiltPwrForDiversity_SHIFT)
#define LCN40PHY_ReducedDetectorDly_newscalingforfpfortransients_SHIFT      13
#define LCN40PHY_ReducedDetectorDly_newscalingforfpfortransients_MASK      (0x1 << LCN40PHY_ReducedDetectorDly_newscalingforfpfortransients_SHIFT)

/* Bits in LCN40PHY_dataTimeout */
#define LCN40PHY_dataTimeout_NominalGainAdjTimeOut_SHIFT      0
#define LCN40PHY_dataTimeout_NominalGainAdjTimeOut_MASK      (0xff << LCN40PHY_dataTimeout_NominalGainAdjTimeOut_SHIFT)
#define LCN40PHY_dataTimeout_PWrChgInDataModeTimeOut_SHIFT      8
#define LCN40PHY_dataTimeout_PWrChgInDataModeTimeOut_MASK      (0xff << LCN40PHY_dataTimeout_PWrChgInDataModeTimeOut_SHIFT)

/* Bits in LCN40PHY_correlatorDisDly */
#define LCN40PHY_correlatorDisDly_CorrelatorDisableDly_SHIFT      0
#define LCN40PHY_correlatorDisDly_CorrelatorDisableDly_MASK      (0xff << LCN40PHY_correlatorDisDly_CorrelatorDisableDly_SHIFT)

/* Bits in LCN40PHY_DiversityGainBack */
#define LCN40PHY_DiversityGainBack_DiversityGainBackoffDB_SHIFT      0
#define LCN40PHY_DiversityGainBack_DiversityGainBackoffDB_MASK      (0x1f << LCN40PHY_DiversityGainBack_DiversityGainBackoffDB_SHIFT)

/* Bits in LCN40PHY_DSSSConfirmCnt */
#define LCN40PHY_DSSSConfirmCnt_DSSSConfirmCntHiGain_SHIFT      0
#define LCN40PHY_DSSSConfirmCnt_DSSSConfirmCntHiGain_MASK      (0x7 << LCN40PHY_DSSSConfirmCnt_DSSSConfirmCntHiGain_SHIFT)
#define LCN40PHY_DSSSConfirmCnt_DSSSConfirmCntLoGain_SHIFT      3
#define LCN40PHY_DSSSConfirmCnt_DSSSConfirmCntLoGain_MASK      (0x7 << LCN40PHY_DSSSConfirmCnt_DSSSConfirmCntLoGain_SHIFT)
#define LCN40PHY_DSSSConfirmCnt_DSSSConfirmCntHiGainCnfrm_SHIFT      6
#define LCN40PHY_DSSSConfirmCnt_DSSSConfirmCntHiGainCnfrm_MASK      (0x7 << LCN40PHY_DSSSConfirmCnt_DSSSConfirmCntHiGainCnfrm_SHIFT)

/* Bits in LCN40PHY_DCBlankInterval */
#define LCN40PHY_DCBlankInterval_DCBlankIntervalHiGain_SHIFT      0
#define LCN40PHY_DCBlankInterval_DCBlankIntervalHiGain_MASK      (0x3f << LCN40PHY_DCBlankInterval_DCBlankIntervalHiGain_SHIFT)
#define LCN40PHY_DCBlankInterval_DCBlankIntervalLoGain_SHIFT      6
#define LCN40PHY_DCBlankInterval_DCBlankIntervalLoGain_MASK      (0x3f << LCN40PHY_DCBlankInterval_DCBlankIntervalLoGain_SHIFT)

/* Bits in LCN40PHY_gainMismatchLimit */
#define LCN40PHY_gainMismatchLimit_gainmismatchlimit_SHIFT      0
#define LCN40PHY_gainMismatchLimit_gainmismatchlimit_MASK      (0x3f << LCN40PHY_gainMismatchLimit_gainmismatchlimit_SHIFT)
#define LCN40PHY_gainMismatchLimit_crsoffthreshdsss_SHIFT      8
#define LCN40PHY_gainMismatchLimit_crsoffthreshdsss_MASK      (0xff << LCN40PHY_gainMismatchLimit_crsoffthreshdsss_SHIFT)

/* Bits in LCN40PHY_crsedthresh */
#define LCN40PHY_crsedthresh_edonthreshold_SHIFT      0
#define LCN40PHY_crsedthresh_edonthreshold_MASK      (0xff << LCN40PHY_crsedthresh_edonthreshold_SHIFT)
#define LCN40PHY_crsedthresh_edoffthreshold_SHIFT      8
#define LCN40PHY_crsedthresh_edoffthreshold_MASK      (0xff << LCN40PHY_crsedthresh_edoffthreshold_SHIFT)

/* Bits in LCN40PHY_phaseshiftControl */
#define LCN40PHY_phaseshiftControl_phaseshiftblankinginterval_SHIFT      0
#define LCN40PHY_phaseshiftControl_phaseshiftblankinginterval_MASK      (0x3f << LCN40PHY_phaseshiftControl_phaseshiftblankinginterval_SHIFT)
#define LCN40PHY_phaseshiftControl_maxgainmismatchphaseShifter_SHIFT      6
#define LCN40PHY_phaseshiftControl_maxgainmismatchphaseShifter_MASK      (0xf << LCN40PHY_phaseshiftControl_maxgainmismatchphaseShifter_SHIFT)
#define LCN40PHY_phaseshiftControl_phaseshifterThresh_SHIFT      10
#define LCN40PHY_phaseshiftControl_phaseshifterThresh_MASK      (0x7 << LCN40PHY_phaseshiftControl_phaseshifterThresh_SHIFT)

/* Bits in LCN40PHY_InputPowerDB */
#define LCN40PHY_InputPowerDB_inputpwroffsetdb_SHIFT      0
#define LCN40PHY_InputPowerDB_inputpwroffsetdb_MASK      (0xff << LCN40PHY_InputPowerDB_inputpwroffsetdb_SHIFT)
#define LCN40PHY_InputPowerDB_transientfreeThresh_SHIFT      8
#define LCN40PHY_InputPowerDB_transientfreeThresh_MASK      (0x7 << LCN40PHY_InputPowerDB_transientfreeThresh_SHIFT)

/* Bits in LCN40PHY_ofdmsyncCtrl */
#define LCN40PHY_ofdmsyncCtrl_ofdmsyncendchkminpwr_SHIFT      0
#define LCN40PHY_ofdmsyncCtrl_ofdmsyncendchkminpwr_MASK      (0xff << LCN40PHY_ofdmsyncCtrl_ofdmsyncendchkminpwr_SHIFT)
#define LCN40PHY_ofdmsyncCtrl_ofdmsyncendcheckthresh_SHIFT      8
#define LCN40PHY_ofdmsyncCtrl_ofdmsyncendcheckthresh_MASK      (0x3 << LCN40PHY_ofdmsyncCtrl_ofdmsyncendcheckthresh_SHIFT)

/* Bits in LCN40PHY_agcControl */
#define LCN40PHY_agcControl_hg_large_gain_mismatch_SHIFT      0
#define LCN40PHY_agcControl_hg_large_gain_mismatch_MASK      (0xf << LCN40PHY_agcControl_hg_large_gain_mismatch_SHIFT)
#define LCN40PHY_agcControl_hg_large_gain_mismatch_count_SHIFT      4
#define LCN40PHY_agcControl_hg_large_gain_mismatch_count_MASK      (0xf << LCN40PHY_agcControl_hg_large_gain_mismatch_count_SHIFT)
#define LCN40PHY_agcControl_hg_large_gain_mismatch_transient_free_dis_SHIFT      8
#define LCN40PHY_agcControl_hg_large_gain_mismatch_transient_free_dis_MASK      (0x1 << LCN40PHY_agcControl_hg_large_gain_mismatch_transient_free_dis_SHIFT)
#define LCN40PHY_agcControl_pktRxActiveHoldoff_SHIFT      9
#define LCN40PHY_agcControl_pktRxActiveHoldoff_MASK      (0x1f << LCN40PHY_agcControl_pktRxActiveHoldoff_SHIFT)
#define LCN40PHY_agcControl_ofdm_sync_nom_en_SHIFT      14
#define LCN40PHY_agcControl_ofdm_sync_nom_en_MASK      (0x1 << LCN40PHY_agcControl_ofdm_sync_nom_en_SHIFT)

/* Bits in LCN40PHY_agcControl2 */
#define LCN40PHY_agcControl2_hg_clip_count_SHIFT      0
#define LCN40PHY_agcControl2_hg_clip_count_MASK      (0xff << LCN40PHY_agcControl2_hg_clip_count_SHIFT)
#define LCN40PHY_agcControl2_ng_timeout_pwr_SHIFT      8
#define LCN40PHY_agcControl2_ng_timeout_pwr_MASK      (0xff << LCN40PHY_agcControl2_ng_timeout_pwr_SHIFT)

/* Bits in LCN40PHY_agcControl3 */
#define LCN40PHY_agcControl3_ng_large_gain_mismatch_SHIFT      0
#define LCN40PHY_agcControl3_ng_large_gain_mismatch_MASK      (0xf << LCN40PHY_agcControl3_ng_large_gain_mismatch_SHIFT)
#define LCN40PHY_agcControl3_ng_large_gain_mismatch_count_SHIFT      4
#define LCN40PHY_agcControl3_ng_large_gain_mismatch_count_MASK      (0xf << LCN40PHY_agcControl3_ng_large_gain_mismatch_count_SHIFT)
#define LCN40PHY_agcControl3_nap_timeout_SHIFT      8
#define LCN40PHY_agcControl3_nap_timeout_MASK      (0xff << LCN40PHY_agcControl3_nap_timeout_SHIFT)

/* Bits in LCN40PHY_AfeDACCtrl */
#define LCN40PHY_AfeDACCtrl_dac_ctrl_SHIFT      0
#define LCN40PHY_AfeDACCtrl_dac_ctrl_MASK      (0xfff << LCN40PHY_AfeDACCtrl_dac_ctrl_SHIFT)

/* Bits in LCN40PHY_AfeCtrlOvr */
#define LCN40PHY_AfeCtrlOvr_dacattctrl_ovr_SHIFT      6
#define LCN40PHY_AfeCtrlOvr_dacattctrl_ovr_MASK      (0x1 << LCN40PHY_AfeCtrlOvr_dacattctrl_ovr_SHIFT)

/* Bits in LCN40PHY_agcControl4 */
#define LCN40PHY_agcControl4_c_agc_fsm_en_SHIFT      0
#define LCN40PHY_agcControl4_c_agc_fsm_en_MASK      (0x1 << LCN40PHY_agcControl4_c_agc_fsm_en_SHIFT)
#define LCN40PHY_agcControl4_c_agc_hg_lock_SHIFT      2
#define LCN40PHY_agcControl4_c_agc_hg_lock_MASK      (0x1 << LCN40PHY_agcControl4_c_agc_hg_lock_SHIFT)
#define LCN40PHY_agcControl4_c_pkt_rcv_clip_det_abort_disable_SHIFT      3
#define LCN40PHY_agcControl4_c_pkt_rcv_clip_det_abort_disable_MASK      (0x1 << LCN40PHY_agcControl4_c_pkt_rcv_clip_det_abort_disable_SHIFT)
#define LCN40PHY_agcControl4_c_pkt_rcv_low_pwr_abort_disable_SHIFT      4
#define LCN40PHY_agcControl4_c_pkt_rcv_low_pwr_abort_disable_MASK      (0x1 << LCN40PHY_agcControl4_c_pkt_rcv_low_pwr_abort_disable_SHIFT)
#define LCN40PHY_agcControl4_c_pkt_rcv_pwr_change_abort_disable_SHIFT      5
#define LCN40PHY_agcControl4_c_pkt_rcv_pwr_change_abort_disable_MASK      (0x1 << LCN40PHY_agcControl4_c_pkt_rcv_pwr_change_abort_disable_SHIFT)
#define LCN40PHY_agcControl4_c_pkt_rcv_signal_drop_abort_disable_SHIFT      6
#define LCN40PHY_agcControl4_c_pkt_rcv_signal_drop_abort_disable_MASK      (0x1 << LCN40PHY_agcControl4_c_pkt_rcv_signal_drop_abort_disable_SHIFT)
#define LCN40PHY_agcControl4_c_low_power_abort_protection_SHIFT      7
#define LCN40PHY_agcControl4_c_low_power_abort_protection_MASK      (0x1 << LCN40PHY_agcControl4_c_low_power_abort_protection_SHIFT)
#define LCN40PHY_agcControl4_hg_fast_rssi_clip_en_SHIFT      8
#define LCN40PHY_agcControl4_hg_fast_rssi_clip_en_MASK      (0x1 << LCN40PHY_agcControl4_hg_fast_rssi_clip_en_SHIFT)
#define LCN40PHY_agcControl4_hg_gate_ofdm_filt_en_SHIFT      9
#define LCN40PHY_agcControl4_hg_gate_ofdm_filt_en_MASK      (0x1 << LCN40PHY_agcControl4_hg_gate_ofdm_filt_en_SHIFT)
#define LCN40PHY_agcControl4_ofdm_digi_gain_en_SHIFT      10
#define LCN40PHY_agcControl4_ofdm_digi_gain_en_MASK      (0x1 << LCN40PHY_agcControl4_ofdm_digi_gain_en_SHIFT)
#define LCN40PHY_agcControl4_ng_large_gain_mismatch_transient_free_dis_SHIFT      11
#define LCN40PHY_agcControl4_ng_large_gain_mismatch_transient_free_dis_MASK      (0x1 << LCN40PHY_agcControl4_ng_large_gain_mismatch_transient_free_dis_SHIFT)
#define LCN40PHY_agcControl4_dc_bw_lock_en_SHIFT      12
#define LCN40PHY_agcControl4_dc_bw_lock_en_MASK      (0x1 << LCN40PHY_agcControl4_dc_bw_lock_en_SHIFT)
#define LCN40PHY_agcControl4_reset_detector_active_on_abort_en_SHIFT      13
#define LCN40PHY_agcControl4_reset_detector_active_on_abort_en_MASK      (0x1 << LCN40PHY_agcControl4_reset_detector_active_on_abort_en_SHIFT)
#define LCN40PHY_agcControl4_stage_detect_enable_SHIFT      14
#define LCN40PHY_agcControl4_stage_detect_enable_MASK      (0x1 << LCN40PHY_agcControl4_stage_detect_enable_SHIFT)
#define LCN40PHY_agcControl4_ana_gain_in_sync_mode_SHIFT      15
#define LCN40PHY_agcControl4_ana_gain_in_sync_mode_MASK      (0x1 << LCN40PHY_agcControl4_ana_gain_in_sync_mode_SHIFT)

/* Bits in LCN40PHY_agcControl5 */
#define LCN40PHY_agcControl5_c_ng_ofdm_cfo_dly_SHIFT      0
#define LCN40PHY_agcControl5_c_ng_ofdm_cfo_dly_MASK      (0xff << LCN40PHY_agcControl5_c_ng_ofdm_cfo_dly_SHIFT)
#define LCN40PHY_agcControl5_ss_min_gain_SHIFT      8
#define LCN40PHY_agcControl5_ss_min_gain_MASK      (0xff << LCN40PHY_agcControl5_ss_min_gain_SHIFT)

/* Bits in LCN40PHY_agcControl6 */
#define LCN40PHY_agcControl6_c_ng_ofdm_detect_gain_SHIFT      0
#define LCN40PHY_agcControl6_c_ng_ofdm_detect_gain_MASK      (0xff << LCN40PHY_agcControl6_c_ng_ofdm_detect_gain_SHIFT)
#define LCN40PHY_agcControl6_c_agc_phase_2_5_SHIFT      8
#define LCN40PHY_agcControl6_c_agc_phase_2_5_MASK      (0xf << LCN40PHY_agcControl6_c_agc_phase_2_5_SHIFT)

/* Bits in LCN40PHY_agcControl7 */
#define LCN40PHY_agcControl7_ng_hi_gain_ofdm_detect_cnt_SHIFT      0
#define LCN40PHY_agcControl7_ng_hi_gain_ofdm_detect_cnt_MASK      (0xff << LCN40PHY_agcControl7_ng_hi_gain_ofdm_detect_cnt_SHIFT)
#define LCN40PHY_agcControl7_ng_lo_gain_ofdm_detect_cnt_SHIFT      8
#define LCN40PHY_agcControl7_ng_lo_gain_ofdm_detect_cnt_MASK      (0xff << LCN40PHY_agcControl7_ng_lo_gain_ofdm_detect_cnt_SHIFT)

/* Bits in LCN40PHY_agcControl8 */
#define LCN40PHY_agcControl8_div_check_min_pwr_SHIFT      0
#define LCN40PHY_agcControl8_div_check_min_pwr_MASK      (0xff << LCN40PHY_agcControl8_div_check_min_pwr_SHIFT)
#define LCN40PHY_agcControl8_div_check_ofdm_en_SHIFT      8
#define LCN40PHY_agcControl8_div_check_ofdm_en_MASK      (0x1 << LCN40PHY_agcControl8_div_check_ofdm_en_SHIFT)
#define LCN40PHY_agcControl8_div_check_dsss_en_SHIFT      9
#define LCN40PHY_agcControl8_div_check_dsss_en_MASK      (0x1 << LCN40PHY_agcControl8_div_check_dsss_en_SHIFT)
#define LCN40PHY_agcControl8_div_check_cnt_SHIFT      10
#define LCN40PHY_agcControl8_div_check_cnt_MASK      (0xf << LCN40PHY_agcControl8_div_check_cnt_SHIFT)

/* Bits in LCN40PHY_agcControl9 */
#define LCN40PHY_agcControl9_lo_gain_min_ofdm_mismatch_SHIFT      0
#define LCN40PHY_agcControl9_lo_gain_min_ofdm_mismatch_MASK      (0x3f << LCN40PHY_agcControl9_lo_gain_min_ofdm_mismatch_SHIFT)
#define LCN40PHY_agcControl9_lo_gain_max_ofdm_mismatch_SHIFT      6
#define LCN40PHY_agcControl9_lo_gain_max_ofdm_mismatch_MASK      (0x3f << LCN40PHY_agcControl9_lo_gain_max_ofdm_mismatch_SHIFT)
#define LCN40PHY_agcControl9_low_pwr_en_mask_SHIFT      12
#define LCN40PHY_agcControl9_low_pwr_en_mask_MASK      (0x7 << LCN40PHY_agcControl9_low_pwr_en_mask_SHIFT)

/* Bits in LCN40PHY_RadardetectEn */
#define LCN40PHY_RadardetectEn_radar_detect_enable_SHIFT      0
#define LCN40PHY_RadardetectEn_radar_detect_enable_MASK      (0x1 << LCN40PHY_RadardetectEn_radar_detect_enable_SHIFT)

/* Bits in LCN40PHY_agcControl10 */
#define LCN40PHY_agcControl10_hi_gain_min_ofdm_mismatch_SHIFT      0
#define LCN40PHY_agcControl10_hi_gain_min_ofdm_mismatch_MASK      (0x3f << LCN40PHY_agcControl10_hi_gain_min_ofdm_mismatch_SHIFT)
#define LCN40PHY_agcControl10_hi_gain_max_ofdm_mismatch_SHIFT      6
#define LCN40PHY_agcControl10_hi_gain_max_ofdm_mismatch_MASK      (0x3f << LCN40PHY_agcControl10_hi_gain_max_ofdm_mismatch_SHIFT)

/* Bits in LCN40PHY_lpphyCtrl */
#define LCN40PHY_lpphyCtrl_afe_ddfs_en_SHIFT      5
#define LCN40PHY_lpphyCtrl_afe_ddfs_en_MASK      (0x1 << LCN40PHY_lpphyCtrl_afe_ddfs_en_SHIFT)
#define LCN40PHY_lpphyCtrl_txfiltSelect_SHIFT      8
#define LCN40PHY_lpphyCtrl_txfiltSelect_MASK      (0x3 << LCN40PHY_lpphyCtrl_txfiltSelect_SHIFT)
#define LCN40PHY_lpphyCtrl_txfiltSrc_SHIFT      10
#define LCN40PHY_lpphyCtrl_txfiltSrc_MASK      (0x1 << LCN40PHY_lpphyCtrl_txfiltSrc_SHIFT)
#define LCN40PHY_lpphyCtrl_resetCCA_SHIFT      14
#define LCN40PHY_lpphyCtrl_resetCCA_MASK      (0x1 << LCN40PHY_lpphyCtrl_resetCCA_SHIFT)
#define LCN40PHY_lpphyCtrl_muxGmode_SHIFT      15
#define LCN40PHY_lpphyCtrl_muxGmode_MASK      (0x1 << LCN40PHY_lpphyCtrl_muxGmode_SHIFT)

/* Bits in LCN40PHY_classifierCtrl */
#define LCN40PHY_classifierCtrl_classifierSel0_SHIFT      0
#define LCN40PHY_classifierCtrl_classifierSel0_MASK      (0x1 << LCN40PHY_classifierCtrl_classifierSel0_SHIFT)
#define LCN40PHY_classifierCtrl_classifierSel1_SHIFT      1
#define LCN40PHY_classifierCtrl_classifierSel1_MASK      (0x1 << LCN40PHY_classifierCtrl_classifierSel1_SHIFT)
#define LCN40PHY_classifierCtrl_MaxrxStatusCnt_SHIFT      2
#define LCN40PHY_classifierCtrl_MaxrxStatusCnt_MASK      (0x3f << LCN40PHY_classifierCtrl_MaxrxStatusCnt_SHIFT)
#define LCN40PHY_classifierCtrl_cck2ofdmstateflipen_SHIFT      8
#define LCN40PHY_classifierCtrl_cck2ofdmstateflipen_MASK      (0x1 << LCN40PHY_classifierCtrl_cck2ofdmstateflipen_SHIFT)

/* Bits in LCN40PHY_resetCtrl */
#define LCN40PHY_resetCtrl_pktfsmSoftReset_SHIFT      0
#define LCN40PHY_resetCtrl_pktfsmSoftReset_MASK      (0x1 << LCN40PHY_resetCtrl_pktfsmSoftReset_SHIFT)
#define LCN40PHY_resetCtrl_txfrontendSoftReset_SHIFT      1
#define LCN40PHY_resetCtrl_txfrontendSoftReset_MASK      (0x1 << LCN40PHY_resetCtrl_txfrontendSoftReset_SHIFT)
#define LCN40PHY_resetCtrl_rxfrontendSoftReset_SHIFT      2
#define LCN40PHY_resetCtrl_rxfrontendSoftReset_MASK      (0x1 << LCN40PHY_resetCtrl_rxfrontendSoftReset_SHIFT)
#define LCN40PHY_resetCtrl_rfseqSoftReset_SHIFT      3
#define LCN40PHY_resetCtrl_rfseqSoftReset_MASK      (0x1 << LCN40PHY_resetCtrl_rfseqSoftReset_SHIFT)
#define LCN40PHY_resetCtrl_txpwrCtrlSoftReset_SHIFT      4
#define LCN40PHY_resetCtrl_txpwrCtrlSoftReset_MASK      (0x1 << LCN40PHY_resetCtrl_txpwrCtrlSoftReset_SHIFT)
#define LCN40PHY_resetCtrl_radarCtrlSoftReset_SHIFT      5
#define LCN40PHY_resetCtrl_radarCtrlSoftReset_MASK      (0x1 << LCN40PHY_resetCtrl_radarCtrlSoftReset_SHIFT)
#define LCN40PHY_resetCtrl_radioctrlSoftReset_SHIFT      6
#define LCN40PHY_resetCtrl_radioctrlSoftReset_MASK      (0x1 << LCN40PHY_resetCtrl_radioctrlSoftReset_SHIFT)
#define LCN40PHY_resetCtrl_radioReset_SHIFT      8
#define LCN40PHY_resetCtrl_radioReset_MASK      (0x1 << LCN40PHY_resetCtrl_radioReset_SHIFT)

/* Bits in LCN40PHY_ClkEnCtrl */
#define LCN40PHY_ClkEnCtrl_forcecckrxClkOn_SHIFT      0
#define LCN40PHY_ClkEnCtrl_forcecckrxClkOn_MASK      (0x1 << LCN40PHY_ClkEnCtrl_forcecckrxClkOn_SHIFT)
#define LCN40PHY_ClkEnCtrl_forceccktxClkOn_SHIFT      1
#define LCN40PHY_ClkEnCtrl_forceccktxClkOn_MASK      (0x1 << LCN40PHY_ClkEnCtrl_forceccktxClkOn_SHIFT)
#define LCN40PHY_ClkEnCtrl_forcerxfrontendclk_SHIFT      2
#define LCN40PHY_ClkEnCtrl_forcerxfrontendclk_MASK      (0x1 << LCN40PHY_ClkEnCtrl_forcerxfrontendclk_SHIFT)
#define LCN40PHY_ClkEnCtrl_disable_stalls_SHIFT      3
#define LCN40PHY_ClkEnCtrl_disable_stalls_MASK      (0x1 << LCN40PHY_ClkEnCtrl_disable_stalls_SHIFT)
#define LCN40PHY_ClkEnCtrl_forceldpcclkOn_SHIFT      4
#define LCN40PHY_ClkEnCtrl_forceldpcclkOn_MASK      (0x1 << LCN40PHY_ClkEnCtrl_forceldpcclkOn_SHIFT)
#define LCN40PHY_ClkEnCtrl_forceradarclkOn_SHIFT      5
#define LCN40PHY_ClkEnCtrl_forceradarclkOn_MASK      (0x1 << LCN40PHY_ClkEnCtrl_forceradarclkOn_SHIFT)
#define LCN40PHY_ClkEnCtrl_forcerxradioctrlclkOn_SHIFT      8
#define LCN40PHY_ClkEnCtrl_forcerxradioctrlclkOn_MASK      (0x1 << LCN40PHY_ClkEnCtrl_forcerxradioctrlclkOn_SHIFT)
#define LCN40PHY_ClkEnCtrl_forceaphytxclkOn_SHIFT      10
#define LCN40PHY_ClkEnCtrl_forceaphytxclkOn_MASK      (0x1 << LCN40PHY_ClkEnCtrl_forceaphytxclkOn_SHIFT)
#define LCN40PHY_ClkEnCtrl_forceaphytxrxclkOn_SHIFT      11
#define LCN40PHY_ClkEnCtrl_forceaphytxrxclkOn_MASK      (0x1 << LCN40PHY_ClkEnCtrl_forceaphytxrxclkOn_SHIFT)
#define LCN40PHY_ClkEnCtrl_forceframerRdClkOn_SHIFT      15
#define LCN40PHY_ClkEnCtrl_forceframerRdClkOn_MASK      (0x1 << LCN40PHY_ClkEnCtrl_forceframerRdClkOn_SHIFT)

/* Bits in LCN40PHY_RFOverride0 */
#define LCN40PHY_RFOverride0_trsw_rx_pu_ovr_SHIFT      0
#define LCN40PHY_RFOverride0_trsw_rx_pu_ovr_MASK      (0x1 << LCN40PHY_RFOverride0_trsw_rx_pu_ovr_SHIFT)
#define LCN40PHY_RFOverride0_trsw_tx_pu_ovr_SHIFT      1
#define LCN40PHY_RFOverride0_trsw_tx_pu_ovr_MASK      (0x1 << LCN40PHY_RFOverride0_trsw_tx_pu_ovr_SHIFT)
#define LCN40PHY_RFOverride0_ant_selp_ovr_SHIFT      2
#define LCN40PHY_RFOverride0_ant_selp_ovr_MASK      (0x1 << LCN40PHY_RFOverride0_ant_selp_ovr_SHIFT)
#define LCN40PHY_RFOverride0_gmode_tx_pu_ovr_SHIFT      3
#define LCN40PHY_RFOverride0_gmode_tx_pu_ovr_MASK      (0x1 << LCN40PHY_RFOverride0_gmode_tx_pu_ovr_SHIFT)
#define LCN40PHY_RFOverride0_gmode_rx_pu_ovr_SHIFT      4
#define LCN40PHY_RFOverride0_gmode_rx_pu_ovr_MASK      (0x1 << LCN40PHY_RFOverride0_gmode_rx_pu_ovr_SHIFT)
#define LCN40PHY_RFOverride0_amode_tx_pu_ovr_SHIFT      5
#define LCN40PHY_RFOverride0_amode_tx_pu_ovr_MASK      (0x1 << LCN40PHY_RFOverride0_amode_tx_pu_ovr_SHIFT)
#define LCN40PHY_RFOverride0_amode_rx_pu_ovr_SHIFT      6
#define LCN40PHY_RFOverride0_amode_rx_pu_ovr_MASK      (0x1 << LCN40PHY_RFOverride0_amode_rx_pu_ovr_SHIFT)
#define LCN40PHY_RFOverride0_rfpll_pu_ovr_SHIFT      8
#define LCN40PHY_RFOverride0_rfpll_pu_ovr_MASK      (0x1 << LCN40PHY_RFOverride0_rfpll_pu_ovr_SHIFT)
#define LCN40PHY_RFOverride0_internalrfrxpu_ovr_SHIFT      11
#define LCN40PHY_RFOverride0_internalrfrxpu_ovr_MASK      (0x1 << LCN40PHY_RFOverride0_internalrfrxpu_ovr_SHIFT)
#define LCN40PHY_RFOverride0_internalrftxpu_ovr_SHIFT      12
#define LCN40PHY_RFOverride0_internalrftxpu_ovr_MASK      (0x1 << LCN40PHY_RFOverride0_internalrftxpu_ovr_SHIFT)

/* Bits in LCN40PHY_RFOverrideVal0 */
#define LCN40PHY_RFOverrideVal0_trsw_rx_pu_ovr_val_SHIFT      0
#define LCN40PHY_RFOverrideVal0_trsw_rx_pu_ovr_val_MASK      (0x1 << LCN40PHY_RFOverrideVal0_trsw_rx_pu_ovr_val_SHIFT)
#define LCN40PHY_RFOverrideVal0_trsw_tx_pu_ovr_val_SHIFT      1
#define LCN40PHY_RFOverrideVal0_trsw_tx_pu_ovr_val_MASK      (0x1 << LCN40PHY_RFOverrideVal0_trsw_tx_pu_ovr_val_SHIFT)
#define LCN40PHY_RFOverrideVal0_ant_selp_ovr_val_SHIFT      2
#define LCN40PHY_RFOverrideVal0_ant_selp_ovr_val_MASK      (0x1 << LCN40PHY_RFOverrideVal0_ant_selp_ovr_val_SHIFT)
#define LCN40PHY_RFOverrideVal0_gmode_tx_pu_ovr_val_SHIFT      3
#define LCN40PHY_RFOverrideVal0_gmode_tx_pu_ovr_val_MASK      (0x1 << LCN40PHY_RFOverrideVal0_gmode_tx_pu_ovr_val_SHIFT)
#define LCN40PHY_RFOverrideVal0_gmode_rx_pu_ovr_val_SHIFT      4
#define LCN40PHY_RFOverrideVal0_gmode_rx_pu_ovr_val_MASK      (0x1 << LCN40PHY_RFOverrideVal0_gmode_rx_pu_ovr_val_SHIFT)
#define LCN40PHY_RFOverrideVal0_amode_tx_pu_ovr_val_SHIFT      5
#define LCN40PHY_RFOverrideVal0_amode_tx_pu_ovr_val_MASK      (0x1 << LCN40PHY_RFOverrideVal0_amode_tx_pu_ovr_val_SHIFT)
#define LCN40PHY_RFOverrideVal0_amode_rx_pu_ovr_val_SHIFT      6
#define LCN40PHY_RFOverrideVal0_amode_rx_pu_ovr_val_MASK      (0x1 << LCN40PHY_RFOverrideVal0_amode_rx_pu_ovr_val_SHIFT)
#define LCN40PHY_RFOverrideVal0_rfpll_pu_ovr_val_SHIFT      10
#define LCN40PHY_RFOverrideVal0_rfpll_pu_ovr_val_MASK      (0x1 << LCN40PHY_RFOverrideVal0_rfpll_pu_ovr_val_SHIFT)
#define LCN40PHY_RFOverrideVal0_internalrfrxpu_ovr_val_SHIFT      13
#define LCN40PHY_RFOverrideVal0_internalrfrxpu_ovr_val_MASK      (0x1 << LCN40PHY_RFOverrideVal0_internalrfrxpu_ovr_val_SHIFT)
#define LCN40PHY_RFOverrideVal0_internalrftxpu_ovr_val_SHIFT      14
#define LCN40PHY_RFOverrideVal0_internalrftxpu_ovr_val_MASK      (0x1 << LCN40PHY_RFOverrideVal0_internalrftxpu_ovr_val_SHIFT)

/* Bits in LCN40PHY_swctrlOvr */
#define LCN40PHY_swctrlOvr_swCtrl_ovr_SHIFT      0
#define LCN40PHY_swctrlOvr_swCtrl_ovr_MASK      (0x3ff << LCN40PHY_swctrlOvr_swCtrl_ovr_SHIFT)
#define LCN40PHY_swctrlOvr_bt_rxatten_ovr_SHIFT      10
#define LCN40PHY_swctrlOvr_bt_rxatten_ovr_MASK      (0x1 << LCN40PHY_swctrlOvr_bt_rxatten_ovr_SHIFT)
#define LCN40PHY_swctrlOvr_bt_extlna_ovr_SHIFT      11
#define LCN40PHY_swctrlOvr_bt_extlna_ovr_MASK      (0x1 << LCN40PHY_swctrlOvr_bt_extlna_ovr_SHIFT)

/* Bits in LCN40PHY_swctrlOvr_val */
#define LCN40PHY_swctrlOvr_val_swCtrl_ovr_val_SHIFT      0
#define LCN40PHY_swctrlOvr_val_swCtrl_ovr_val_MASK      (0x3ff << LCN40PHY_swctrlOvr_val_swCtrl_ovr_val_SHIFT)
#define LCN40PHY_swctrlOvr_val_bt_rxatten_ovr_val_SHIFT      10
#define LCN40PHY_swctrlOvr_val_bt_rxatten_ovr_val_MASK      (0x1 << LCN40PHY_swctrlOvr_val_bt_rxatten_ovr_val_SHIFT)
#define LCN40PHY_swctrlOvr_val_bt_extlna_ovr_val_SHIFT      11
#define LCN40PHY_swctrlOvr_val_bt_extlna_ovr_val_MASK      (0x1 << LCN40PHY_swctrlOvr_val_bt_extlna_ovr_val_SHIFT)
#define LCN40PHY_swctrlOvr_val_bt_rxatten_lut_SHIFT      12
#define LCN40PHY_swctrlOvr_val_bt_rxatten_lut_MASK      (0x1 << LCN40PHY_swctrlOvr_val_bt_rxatten_lut_SHIFT)
#define LCN40PHY_swctrlOvr_val_bt_extlna_lut_SHIFT      13
#define LCN40PHY_swctrlOvr_val_bt_extlna_lut_MASK      (0x1 << LCN40PHY_swctrlOvr_val_bt_extlna_lut_SHIFT)

/* Bits in LCN40PHY_StallCtrl */
#define LCN40PHY_StallCtrl_disable_stalls_SHIFT      0
#define LCN40PHY_StallCtrl_disable_stalls_MASK      (0x1 << LCN40PHY_StallCtrl_disable_stalls_SHIFT)
#define LCN40PHY_StallCtrl_tx_clk_running_for_stall_SHIFT      1
#define LCN40PHY_StallCtrl_tx_clk_running_for_stall_MASK      (0x1 << LCN40PHY_StallCtrl_tx_clk_running_for_stall_SHIFT)
#define LCN40PHY_StallCtrl_rx_clk_running_for_stall_SHIFT      2
#define LCN40PHY_StallCtrl_rx_clk_running_for_stall_MASK      (0x1 << LCN40PHY_StallCtrl_rx_clk_running_for_stall_SHIFT)
#define LCN40PHY_StallCtrl_stall_macphy_clk_SHIFT      3
#define LCN40PHY_StallCtrl_stall_macphy_clk_MASK      (0x1 << LCN40PHY_StallCtrl_stall_macphy_clk_SHIFT)
#define LCN40PHY_StallCtrl_stall_limit_SHIFT      4
#define LCN40PHY_StallCtrl_stall_limit_MASK      (0xf << LCN40PHY_StallCtrl_stall_limit_SHIFT)
#define LCN40PHY_StallCtrl_stall_rx_clock_running_SHIFT      8
#define LCN40PHY_StallCtrl_stall_rx_clock_running_MASK      (0x1 << LCN40PHY_StallCtrl_stall_rx_clock_running_SHIFT)
#define LCN40PHY_StallCtrl_stall_tx_clock_running_SHIFT      9
#define LCN40PHY_StallCtrl_stall_tx_clock_running_MASK      (0x1 << LCN40PHY_StallCtrl_stall_tx_clock_running_SHIFT)
#define LCN40PHY_StallCtrl_stall_limited_SHIFT      10
#define LCN40PHY_StallCtrl_stall_limited_MASK      (0x1 << LCN40PHY_StallCtrl_stall_limited_SHIFT)

/* Bits in LCN40PHY_iqloCalCmd */
#define LCN40PHY_iqloCalCmd_iqloCalCmd_SHIFT      15
#define LCN40PHY_iqloCalCmd_iqloCalCmd_MASK      (0x1 << LCN40PHY_iqloCalCmd_iqloCalCmd_SHIFT)
#define LCN40PHY_iqloCalCmd_iqloCalDFTCmd_SHIFT      14
#define LCN40PHY_iqloCalCmd_iqloCalDFTCmd_MASK      (0x1 << LCN40PHY_iqloCalCmd_iqloCalDFTCmd_SHIFT)
#define LCN40PHY_iqloCalCmd_core2cal_SHIFT      12
#define LCN40PHY_iqloCalCmd_core2cal_MASK      (0x3 << LCN40PHY_iqloCalCmd_core2cal_SHIFT)
#define LCN40PHY_iqloCalCmd_cal_type_SHIFT      8
#define LCN40PHY_iqloCalCmd_cal_type_MASK      (0xf << LCN40PHY_iqloCalCmd_cal_type_SHIFT)
#define LCN40PHY_iqloCalCmd_stepsize_start_log2_SHIFT      4
#define LCN40PHY_iqloCalCmd_stepsize_start_log2_MASK      (0xf << LCN40PHY_iqloCalCmd_stepsize_start_log2_SHIFT)
#define LCN40PHY_iqloCalCmd_num_of_level_SHIFT      0
#define LCN40PHY_iqloCalCmd_num_of_level_MASK      (0xf << LCN40PHY_iqloCalCmd_num_of_level_SHIFT)

/* Bits in LCN40PHY_iqloCalCmdNnum */
#define LCN40PHY_iqloCalCmdNnum_N_settle_search_log2_SHIFT      12
#define LCN40PHY_iqloCalCmdNnum_N_settle_search_log2_MASK      (0xf << LCN40PHY_iqloCalCmdNnum_N_settle_search_log2_SHIFT)
#define LCN40PHY_iqloCalCmdNnum_N_meas_search_log2_SHIFT      8
#define LCN40PHY_iqloCalCmdNnum_N_meas_search_log2_MASK      (0xf << LCN40PHY_iqloCalCmdNnum_N_meas_search_log2_SHIFT)
#define LCN40PHY_iqloCalCmdNnum_N_settle_gctl_log2_SHIFT      4
#define LCN40PHY_iqloCalCmdNnum_N_settle_gctl_log2_MASK      (0xf << LCN40PHY_iqloCalCmdNnum_N_settle_gctl_log2_SHIFT)
#define LCN40PHY_iqloCalCmdNnum_N_meas_gctl_log2_SHIFT      0
#define LCN40PHY_iqloCalCmdNnum_N_meas_gctl_log2_MASK      (0xf << LCN40PHY_iqloCalCmdNnum_N_meas_gctl_log2_SHIFT)

/* Bits in LCN40PHY_iqloCalCmdGctl */
#define LCN40PHY_iqloCalCmdGctl_iqlo_cal_en_SHIFT      15
#define LCN40PHY_iqloCalCmdGctl_iqlo_cal_en_MASK      (0x1 << LCN40PHY_iqloCalCmdGctl_iqlo_cal_en_SHIFT)
#define LCN40PHY_iqloCalCmdGctl_index_gctl_start_SHIFT      8
#define LCN40PHY_iqloCalCmdGctl_index_gctl_start_MASK      (0x1f << LCN40PHY_iqloCalCmdGctl_index_gctl_start_SHIFT)
#define LCN40PHY_iqloCalCmdGctl_gctl_threshold_d2_SHIFT      4
#define LCN40PHY_iqloCalCmdGctl_gctl_threshold_d2_MASK      (0xf << LCN40PHY_iqloCalCmdGctl_gctl_threshold_d2_SHIFT)
#define LCN40PHY_iqloCalCmdGctl_gctl_LADlen_d2_SHIFT      0
#define LCN40PHY_iqloCalCmdGctl_gctl_LADlen_d2_MASK      (0xf << LCN40PHY_iqloCalCmdGctl_gctl_LADlen_d2_SHIFT)

/* Bits in LCN40PHY_macintDbgReg */
#define LCN40PHY_macintDbgReg_dbgtx_selstate_SHIFT      0
#define LCN40PHY_macintDbgReg_dbgtx_selstate_MASK      (0x3 << LCN40PHY_macintDbgReg_dbgtx_selstate_SHIFT)
#define LCN40PHY_macintDbgReg_dbgrx_selstate_SHIFT      2
#define LCN40PHY_macintDbgReg_dbgrx_selstate_MASK      (0x3 << LCN40PHY_macintDbgReg_dbgrx_selstate_SHIFT)
#define LCN40PHY_macintDbgReg_dbgclassifier_state_SHIFT      4
#define LCN40PHY_macintDbgReg_dbgclassifier_state_MASK      (0x7 << LCN40PHY_macintDbgReg_dbgclassifier_state_SHIFT)

/* Bits in LCN40PHY_TableAddress */
#define LCN40PHY_TableAddress_Table_SHIFT      10
#define LCN40PHY_TableAddress_Table_MASK      (0x3f << LCN40PHY_TableAddress_Table_SHIFT)
#define LCN40PHY_TableAddress_Offset_SHIFT      0
#define LCN40PHY_TableAddress_Offset_MASK      (0x3ff << LCN40PHY_TableAddress_Offset_SHIFT)

/* Bits in LCN40PHY_TabledataLo */
#define LCN40PHY_TabledataLo_TabledataLo_SHIFT      0
#define LCN40PHY_TabledataLo_TabledataLo_MASK      (0xffff << LCN40PHY_TabledataLo_TabledataLo_SHIFT)

/* Bits in LCN40PHY_TabledataHi */
#define LCN40PHY_TabledataHi_TableDataHi_SHIFT      0
#define LCN40PHY_TabledataHi_TableDataHi_MASK      (0xffff << LCN40PHY_TabledataHi_TableDataHi_SHIFT)

/* Bits in LCN40PHY_phyCrsEnableAddress */
#define LCN40PHY_phyCrsEnableAddress_phyCrsEn_SHIFT      0
#define LCN40PHY_phyCrsEnableAddress_phyCrsEn_MASK      (0xffff << LCN40PHY_phyCrsEnableAddress_phyCrsEn_SHIFT)

/* Bits in LCN40PHY_IdletimeCtrl */
#define LCN40PHY_IdletimeCtrl_idleTimeUseCrsSigDet_SHIFT      1
#define LCN40PHY_IdletimeCtrl_idleTimeUseCrsSigDet_MASK      (0x1 << LCN40PHY_IdletimeCtrl_idleTimeUseCrsSigDet_SHIFT)
#define LCN40PHY_IdletimeCtrl_idleTimeUseCrsTx_SHIFT      2
#define LCN40PHY_IdletimeCtrl_idleTimeUseCrsTx_MASK      (0x1 << LCN40PHY_IdletimeCtrl_idleTimeUseCrsTx_SHIFT)
#define LCN40PHY_IdletimeCtrl_clearIdleTimeCounters_SHIFT      3
#define LCN40PHY_IdletimeCtrl_clearIdleTimeCounters_MASK      (0x1 << LCN40PHY_IdletimeCtrl_clearIdleTimeCounters_SHIFT)
#define LCN40PHY_IdletimeCtrl_enableIdleTimeCounters_SHIFT      4
#define LCN40PHY_IdletimeCtrl_enableIdleTimeCounters_MASK      (0x1 << LCN40PHY_IdletimeCtrl_enableIdleTimeCounters_SHIFT)

/* Bits in LCN40PHY_IdletimeCrsOnLo */
#define LCN40PHY_IdletimeCrsOnLo_idleTimeCrsOnLoCount_SHIFT      0
#define LCN40PHY_IdletimeCrsOnLo_idleTimeCrsOnLoCount_MASK      (0xffff << LCN40PHY_IdletimeCrsOnLo_idleTimeCrsOnLoCount_SHIFT)

/* Bits in LCN40PHY_IdletimeCrsOnHi */
#define LCN40PHY_IdletimeCrsOnHi_idleTimeCrsOnHiCount_SHIFT      0
#define LCN40PHY_IdletimeCrsOnHi_idleTimeCrsOnHiCount_MASK      (0xffff << LCN40PHY_IdletimeCrsOnHi_idleTimeCrsOnHiCount_SHIFT)

/* Bits in LCN40PHY_IdletimeMeasTimeLo */
#define LCN40PHY_IdletimeMeasTimeLo_idleTimeMeasTimeLoCount_SHIFT      0
#define LCN40PHY_IdletimeMeasTimeLo_idleTimeMeasTimeLoCount_MASK      (0xffff << LCN40PHY_IdletimeMeasTimeLo_idleTimeMeasTimeLoCount_SHIFT)

/* Bits in LCN40PHY_IdletimeMeasTimeHi */
#define LCN40PHY_IdletimeMeasTimeHi_idleTimeMeasTimeHiCount_SHIFT      0
#define LCN40PHY_IdletimeMeasTimeHi_idleTimeMeasTimeHiCount_MASK      (0xffff << LCN40PHY_IdletimeMeasTimeHi_idleTimeMeasTimeHiCount_SHIFT)

/* Bits in LCN40PHY_ResetlenOfdmTxAddr */
#define LCN40PHY_ResetlenOfdmTxAddr_ofdmtx_resetLenValue_SHIFT      0
#define LCN40PHY_ResetlenOfdmTxAddr_ofdmtx_resetLenValue_MASK      (0xffff << LCN40PHY_ResetlenOfdmTxAddr_ofdmtx_resetLenValue_SHIFT)

/* Bits in LCN40PHY_ResetlenOfdmRxAddr */
#define LCN40PHY_ResetlenOfdmRxAddr_ofdmrx_resetLenValue_SHIFT      0
#define LCN40PHY_ResetlenOfdmRxAddr_ofdmrx_resetLenValue_MASK      (0xffff << LCN40PHY_ResetlenOfdmRxAddr_ofdmrx_resetLenValue_SHIFT)

/* Bits in LCN40PHY_reg_crs_enable */
#define LCN40PHY_reg_crs_enable_reg_crs_enable_SHIFT      15
#define LCN40PHY_reg_crs_enable_reg_crs_enable_MASK      (0x1 << LCN40PHY_reg_crs_enable_reg_crs_enable_SHIFT)

/* Bits in LCN40PHY_PlcpTmtStr0CtrMin */
#define LCN40PHY_PlcpTmtStr0CtrMin_Str0CtrMinValue_SHIFT      0
#define LCN40PHY_PlcpTmtStr0CtrMin_Str0CtrMinValue_MASK      (0xff << LCN40PHY_PlcpTmtStr0CtrMin_Str0CtrMinValue_SHIFT)
#define LCN40PHY_PlcpTmtStr0CtrMin_plcptmtValue_SHIFT      8
#define LCN40PHY_PlcpTmtStr0CtrMin_plcptmtValue_MASK      (0x1f << LCN40PHY_PlcpTmtStr0CtrMin_plcptmtValue_SHIFT)

/* Bits in LCN40PHY_PktfsmResetLenValue */
#define LCN40PHY_PktfsmResetLenValue_resetLenValue_SHIFT      0
#define LCN40PHY_PktfsmResetLenValue_resetLenValue_MASK      (0xffff << LCN40PHY_PktfsmResetLenValue_resetLenValue_SHIFT)

/* Bits in LCN40PHY_readsym2resetCtrl */
#define LCN40PHY_readsym2resetCtrl_readsym2resetwaitlen_SHIFT      8
#define LCN40PHY_readsym2resetCtrl_readsym2resetwaitlen_MASK      (0xff << LCN40PHY_readsym2resetCtrl_readsym2resetwaitlen_SHIFT)

/* Bits in LCN40PHY_Dcfilterdelay1 */
#define LCN40PHY_Dcfilterdelay1_avoidPktFsmHang_SHIFT      0
#define LCN40PHY_Dcfilterdelay1_avoidPktFsmHang_MASK      (0x1 << LCN40PHY_Dcfilterdelay1_avoidPktFsmHang_SHIFT)
#define LCN40PHY_Dcfilterdelay1_passbadframes_SHIFT      1
#define LCN40PHY_Dcfilterdelay1_passbadframes_MASK      (0x1 << LCN40PHY_Dcfilterdelay1_passbadframes_SHIFT)
#define LCN40PHY_Dcfilterdelay1_forcedsymtimrecen_SHIFT      2
#define LCN40PHY_Dcfilterdelay1_forcedsymtimrecen_MASK      (0x1 << LCN40PHY_Dcfilterdelay1_forcedsymtimrecen_SHIFT)

/* Bits in LCN40PHY_packetrxActivetimeout */
#define LCN40PHY_packetrxActivetimeout_pktrxActivetimeout_SHIFT      0
#define LCN40PHY_packetrxActivetimeout_pktrxActivetimeout_MASK      (0xffff << LCN40PHY_packetrxActivetimeout_pktrxActivetimeout_SHIFT)

/* Bits in LCN40PHY_ed_timeoutValue */
#define LCN40PHY_ed_timeoutValue_edtimeout_SHIFT      0
#define LCN40PHY_ed_timeoutValue_edtimeout_MASK      (0xffff << LCN40PHY_ed_timeoutValue_edtimeout_SHIFT)

/* Bits in LCN40PHY_holdcrsOnValue */
#define LCN40PHY_holdcrsOnValue_holdcrsonlen_SHIFT      0
#define LCN40PHY_holdcrsOnValue_holdcrsonlen_MASK      (0xffff << LCN40PHY_holdcrsOnValue_holdcrsonlen_SHIFT)

/* Bits in LCN40PHY_ofdmtx_phycrsDelayValue */
#define LCN40PHY_ofdmtx_phycrsDelayValue_ofdmtx_phycrsDelayValue_SHIFT      0
#define LCN40PHY_ofdmtx_phycrsDelayValue_ofdmtx_phycrsDelayValue_MASK      (0xffff << LCN40PHY_ofdmtx_phycrsDelayValue_ofdmtx_phycrsDelayValue_SHIFT)

/* Bits in LCN40PHY_ccktx_phycrsDelayValue */
#define LCN40PHY_ccktx_phycrsDelayValue_ccktx_phycrsDelayValue_SHIFT      0
#define LCN40PHY_ccktx_phycrsDelayValue_ccktx_phycrsDelayValue_MASK      (0xffff << LCN40PHY_ccktx_phycrsDelayValue_ccktx_phycrsDelayValue_SHIFT)

/* Bits in LCN40PHY_EdonconfirmTimerValue */
#define LCN40PHY_EdonconfirmTimerValue_edonconfirmtimer_SHIFT      0
#define LCN40PHY_EdonconfirmTimerValue_edonconfirmtimer_MASK      (0xff << LCN40PHY_EdonconfirmTimerValue_edonconfirmtimer_SHIFT)
#define LCN40PHY_EdonconfirmTimerValue_edonblankingtimer_SHIFT      8
#define LCN40PHY_EdonconfirmTimerValue_edonblankingtimer_MASK      (0xff << LCN40PHY_EdonconfirmTimerValue_edonblankingtimer_SHIFT)

/* Bits in LCN40PHY_EdoffconfirmTimerValue */
#define LCN40PHY_EdoffconfirmTimerValue_edondownconfirmtimer_SHIFT      8
#define LCN40PHY_EdoffconfirmTimerValue_edondownconfirmtimer_MASK      (0xff << LCN40PHY_EdoffconfirmTimerValue_edondownconfirmtimer_SHIFT)
#define LCN40PHY_EdoffconfirmTimerValue_edoffconfirmtimer_SHIFT      0
#define LCN40PHY_EdoffconfirmTimerValue_edoffconfirmtimer_MASK      (0xff << LCN40PHY_EdoffconfirmTimerValue_edoffconfirmtimer_SHIFT)

/* Bits in LCN40PHY_phycrsoffTimerValue */
#define LCN40PHY_phycrsoffTimerValue_phycrsofftimer_SHIFT      0
#define LCN40PHY_phycrsoffTimerValue_phycrsofftimer_MASK      (0xffff << LCN40PHY_phycrsoffTimerValue_phycrsofftimer_SHIFT)

/* Bits in LCN40PHY_BBmultCoeffSel */
#define LCN40PHY_BBmultCoeffSel_use_txPwrCtrlCoeffforBBMult_SHIFT      0
#define LCN40PHY_BBmultCoeffSel_use_txPwrCtrlCoeffforBBMult_MASK      (0x1 << LCN40PHY_BBmultCoeffSel_use_txPwrCtrlCoeffforBBMult_SHIFT)

/* Bits in LCN40PHY_adcCompCtrl */
#define LCN40PHY_adcCompCtrl_flipiq_dacin_SHIFT      3
#define LCN40PHY_adcCompCtrl_flipiq_dacin_MASK      (0x1 << LCN40PHY_adcCompCtrl_flipiq_dacin_SHIFT)

/* Bits in LCN40PHY_agcControl11 */
#define LCN40PHY_agcControl11_gain_settle_dly_cnt_SHIFT      0
#define LCN40PHY_agcControl11_gain_settle_dly_cnt_MASK      (0xf << LCN40PHY_agcControl11_gain_settle_dly_cnt_SHIFT)
#define LCN40PHY_agcControl11_rssi_delay_SHIFT      4
#define LCN40PHY_agcControl11_rssi_delay_MASK      (0xf << LCN40PHY_agcControl11_rssi_delay_SHIFT)
#define LCN40PHY_agcControl11_rssi_gain_SHIFT      8
#define LCN40PHY_agcControl11_rssi_gain_MASK      (0xff << LCN40PHY_agcControl11_rssi_gain_SHIFT)

/* Bits in LCN40PHY_agcControl12 */
#define LCN40PHY_agcControl12_crs_gain_high_gain_db_40mhz_SHIFT      0
#define LCN40PHY_agcControl12_crs_gain_high_gain_db_40mhz_MASK      (0xff << LCN40PHY_agcControl12_crs_gain_high_gain_db_40mhz_SHIFT)
#define LCN40PHY_agcControl12_rssi_en_SHIFT      8
#define LCN40PHY_agcControl12_rssi_en_MASK      (0x1 << LCN40PHY_agcControl12_rssi_en_SHIFT)
#define LCN40PHY_agcControl12_rssi_always_on_SHIFT      9
#define LCN40PHY_agcControl12_rssi_always_on_MASK      (0x1 << LCN40PHY_agcControl12_rssi_always_on_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlStatusExt */
#define LCN40PHY_TxPwrCtrlStatusExt_baseIndex_SHIFT      0
#define LCN40PHY_TxPwrCtrlStatusExt_baseIndex_MASK      (0x1ff << LCN40PHY_TxPwrCtrlStatusExt_baseIndex_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlStatusNew4Ext */
#define LCN40PHY_TxPwrCtrlStatusNew4Ext_avgTssi1_SHIFT      0
#define LCN40PHY_TxPwrCtrlStatusNew4Ext_avgTssi1_MASK      (0x1ff << LCN40PHY_TxPwrCtrlStatusNew4Ext_avgTssi1_SHIFT)
#define LCN40PHY_TxPwrCtrlStatusNew4Ext_avgTssiValid1_SHIFT      15
#define LCN40PHY_TxPwrCtrlStatusNew4Ext_avgTssiValid1_MASK      (0x1 << LCN40PHY_TxPwrCtrlStatusNew4Ext_avgTssiValid1_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlStatusVbat */
#define LCN40PHY_TxPwrCtrlStatusVbat_avgVbat_SHIFT      0
#define LCN40PHY_TxPwrCtrlStatusVbat_avgVbat_MASK      (0x1ff << LCN40PHY_TxPwrCtrlStatusVbat_avgVbat_SHIFT)
#define LCN40PHY_TxPwrCtrlStatusVbat_avgVbatValid_SHIFT      15
#define LCN40PHY_TxPwrCtrlStatusVbat_avgVbatValid_MASK      (0x1 << LCN40PHY_TxPwrCtrlStatusVbat_avgVbatValid_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlStatusTemp */
#define LCN40PHY_TxPwrCtrlStatusTemp_avgTemp_SHIFT      0
#define LCN40PHY_TxPwrCtrlStatusTemp_avgTemp_MASK      (0x1ff << LCN40PHY_TxPwrCtrlStatusTemp_avgTemp_SHIFT)
#define LCN40PHY_TxPwrCtrlStatusTemp_avgTempValid_SHIFT      15
#define LCN40PHY_TxPwrCtrlStatusTemp_avgTempValid_MASK      (0x1 << LCN40PHY_TxPwrCtrlStatusTemp_avgTempValid_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlStatusTemp1 */
#define LCN40PHY_TxPwrCtrlStatusTemp1_avgTemp2_SHIFT      0
#define LCN40PHY_TxPwrCtrlStatusTemp1_avgTemp2_MASK      (0x1ff << LCN40PHY_TxPwrCtrlStatusTemp1_avgTemp2_SHIFT)
#define LCN40PHY_TxPwrCtrlStatusTemp1_avgTemp2Valid_SHIFT      15
#define LCN40PHY_TxPwrCtrlStatusTemp1_avgTemp2Valid_MASK      (0x1 << LCN40PHY_TxPwrCtrlStatusTemp1_avgTemp2Valid_SHIFT)

/* Bits in LCN40PHY_bbShiftCtrl */
#define LCN40PHY_bbShiftCtrl_bbshift_mode_SHIFT      0
#define LCN40PHY_bbShiftCtrl_bbshift_mode_MASK      (0x3 << LCN40PHY_bbShiftCtrl_bbshift_mode_SHIFT)
#define LCN40PHY_bbShiftCtrl_bbshift_SHIFT      2
#define LCN40PHY_bbShiftCtrl_bbshift_MASK      (0x3 << LCN40PHY_bbShiftCtrl_bbshift_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlStatusTemp2 */
#define LCN40PHY_TxPwrCtrlStatusTemp2_avgTemp3_SHIFT      0
#define LCN40PHY_TxPwrCtrlStatusTemp2_avgTemp3_MASK      (0x1ff << LCN40PHY_TxPwrCtrlStatusTemp2_avgTemp3_SHIFT)
#define LCN40PHY_TxPwrCtrlStatusTemp2_avgTemp3Valid_SHIFT      15
#define LCN40PHY_TxPwrCtrlStatusTemp2_avgTemp3Valid_MASK      (0x1 << LCN40PHY_TxPwrCtrlStatusTemp2_avgTemp3Valid_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlStatusTemp3 */
#define LCN40PHY_TxPwrCtrlStatusTemp3_avgTemp4_SHIFT      0
#define LCN40PHY_TxPwrCtrlStatusTemp3_avgTemp4_MASK      (0x1ff << LCN40PHY_TxPwrCtrlStatusTemp3_avgTemp4_SHIFT)
#define LCN40PHY_TxPwrCtrlStatusTemp3_avgTemp4Valid_SHIFT      15
#define LCN40PHY_TxPwrCtrlStatusTemp3_avgTemp4Valid_MASK      (0x1 << LCN40PHY_TxPwrCtrlStatusTemp3_avgTemp4Valid_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlStatusExtCCK */
#define LCN40PHY_TxPwrCtrlStatusExtCCK_baseIndexCCK_SHIFT      0
#define LCN40PHY_TxPwrCtrlStatusExtCCK_baseIndexCCK_MASK      (0x1ff << LCN40PHY_TxPwrCtrlStatusExtCCK_baseIndexCCK_SHIFT)

/* Bits in LCN40PHY_IQTrigger0Address */
#define LCN40PHY_IQTrigger0Address_trig_en_SHIFT      0
#define LCN40PHY_IQTrigger0Address_trig_en_MASK      (0x1 << LCN40PHY_IQTrigger0Address_trig_en_SHIFT)
#define LCN40PHY_IQTrigger0Address_crs_gain_state_chk_en_SHIFT      1
#define LCN40PHY_IQTrigger0Address_crs_gain_state_chk_en_MASK      (0x1 << LCN40PHY_IQTrigger0Address_crs_gain_state_chk_en_SHIFT)
#define LCN40PHY_IQTrigger0Address_crs_gain_state_SHIFT      4
#define LCN40PHY_IQTrigger0Address_crs_gain_state_MASK      (0xf << LCN40PHY_IQTrigger0Address_crs_gain_state_SHIFT)
#define LCN40PHY_IQTrigger0Address_waitEndTimeValue_SHIFT      8
#define LCN40PHY_IQTrigger0Address_waitEndTimeValue_MASK      (0xff << LCN40PHY_IQTrigger0Address_waitEndTimeValue_SHIFT)

/* Bits in LCN40PHY_IQTrigger1Address */
#define LCN40PHY_IQTrigger1Address_gain_val_SHIFT      0
#define LCN40PHY_IQTrigger1Address_gain_val_MASK      (0xff << LCN40PHY_IQTrigger1Address_gain_val_SHIFT)

/* Bits in LCN40PHY_IQEnableWaitTimeAddress */
#define LCN40PHY_IQEnableWaitTimeAddress_waittimevalue_SHIFT      0
#define LCN40PHY_IQEnableWaitTimeAddress_waittimevalue_MASK      (0xff << LCN40PHY_IQEnableWaitTimeAddress_waittimevalue_SHIFT)
#define LCN40PHY_IQEnableWaitTimeAddress_iqmode_SHIFT      8
#define LCN40PHY_IQEnableWaitTimeAddress_iqmode_MASK      (0x1 << LCN40PHY_IQEnableWaitTimeAddress_iqmode_SHIFT)
#define LCN40PHY_IQEnableWaitTimeAddress_iqstart_SHIFT      9
#define LCN40PHY_IQEnableWaitTimeAddress_iqstart_MASK      (0x1 << LCN40PHY_IQEnableWaitTimeAddress_iqstart_SHIFT)
#define LCN40PHY_IQEnableWaitTimeAddress_i_q_Accstart_SHIFT      10
#define LCN40PHY_IQEnableWaitTimeAddress_i_q_Accstart_MASK      (0x1 << LCN40PHY_IQEnableWaitTimeAddress_i_q_Accstart_SHIFT)
#define LCN40PHY_IQEnableWaitTimeAddress_abort_SHIFT      11
#define LCN40PHY_IQEnableWaitTimeAddress_abort_MASK      (0x1 << LCN40PHY_IQEnableWaitTimeAddress_abort_SHIFT)

/* Bits in LCN40PHY_IQNumSampsAddress */
#define LCN40PHY_IQNumSampsAddress_numSamps_SHIFT      0
#define LCN40PHY_IQNumSampsAddress_numSamps_MASK      (0xffff << LCN40PHY_IQNumSampsAddress_numSamps_SHIFT)

/* Bits in LCN40PHY_IQAccHiAddress */
#define LCN40PHY_IQAccHiAddress_IQAcc1_SHIFT      0
#define LCN40PHY_IQAccHiAddress_IQAcc1_MASK      (0xffff << LCN40PHY_IQAccHiAddress_IQAcc1_SHIFT)

/* Bits in LCN40PHY_IQAccLoAddress */
#define LCN40PHY_IQAccLoAddress_IQAcc0_SHIFT      0
#define LCN40PHY_IQAccLoAddress_IQAcc0_MASK      (0xffff << LCN40PHY_IQAccLoAddress_IQAcc0_SHIFT)

/* Bits in LCN40PHY_IQIPWRAccHiAddress */
#define LCN40PHY_IQIPWRAccHiAddress_IpwrAcc1_SHIFT      0
#define LCN40PHY_IQIPWRAccHiAddress_IpwrAcc1_MASK      (0xffff << LCN40PHY_IQIPWRAccHiAddress_IpwrAcc1_SHIFT)

/* Bits in LCN40PHY_IQIPWRAccLoAddress */
#define LCN40PHY_IQIPWRAccLoAddress_IpwrAcc0_SHIFT      0
#define LCN40PHY_IQIPWRAccLoAddress_IpwrAcc0_MASK      (0xffff << LCN40PHY_IQIPWRAccLoAddress_IpwrAcc0_SHIFT)

/* Bits in LCN40PHY_IQQPWRAccHiAddress */
#define LCN40PHY_IQQPWRAccHiAddress_QpwrAcc1_SHIFT      0
#define LCN40PHY_IQQPWRAccHiAddress_QpwrAcc1_MASK      (0xffff << LCN40PHY_IQQPWRAccHiAddress_QpwrAcc1_SHIFT)

/* Bits in LCN40PHY_IQQPWRAccLoAddress */
#define LCN40PHY_IQQPWRAccLoAddress_QpwrAcc0_SHIFT      0
#define LCN40PHY_IQQPWRAccLoAddress_QpwrAcc0_MASK      (0xffff << LCN40PHY_IQQPWRAccLoAddress_QpwrAcc0_SHIFT)

/* Bits in LCN40PHY_IQRSSIAcc0Address */
#define LCN40PHY_IQRSSIAcc0Address_rssi_w1_1_SHIFT      0
#define LCN40PHY_IQRSSIAcc0Address_rssi_w1_1_MASK      (0xff << LCN40PHY_IQRSSIAcc0Address_rssi_w1_1_SHIFT)
#define LCN40PHY_IQRSSIAcc0Address_rssi_w1_2_SHIFT      8
#define LCN40PHY_IQRSSIAcc0Address_rssi_w1_2_MASK      (0xff << LCN40PHY_IQRSSIAcc0Address_rssi_w1_2_SHIFT)

/* Bits in LCN40PHY_IQRSSIAcc1Address */
#define LCN40PHY_IQRSSIAcc1Address_rssi_w1_3_SHIFT      0
#define LCN40PHY_IQRSSIAcc1Address_rssi_w1_3_MASK      (0xff << LCN40PHY_IQRSSIAcc1Address_rssi_w1_3_SHIFT)
#define LCN40PHY_IQRSSIAcc1Address_rssi_w2_1_SHIFT      8
#define LCN40PHY_IQRSSIAcc1Address_rssi_w2_1_MASK      (0xff << LCN40PHY_IQRSSIAcc1Address_rssi_w2_1_SHIFT)

/* Bits in LCN40PHY_IQRSSIAcc2Address */
#define LCN40PHY_IQRSSIAcc2Address_rssi_w2_2_SHIFT      0
#define LCN40PHY_IQRSSIAcc2Address_rssi_w2_2_MASK      (0xff << LCN40PHY_IQRSSIAcc2Address_rssi_w2_2_SHIFT)
#define LCN40PHY_IQRSSIAcc2Address_rssi_w2_3_SHIFT      8
#define LCN40PHY_IQRSSIAcc2Address_rssi_w2_3_MASK      (0xff << LCN40PHY_IQRSSIAcc2Address_rssi_w2_3_SHIFT)

/* Bits in LCN40PHY_IQRSSIAcc3Address */
#define LCN40PHY_IQRSSIAcc3Address_rssi_w3_1_SHIFT      0
#define LCN40PHY_IQRSSIAcc3Address_rssi_w3_1_MASK      (0xff << LCN40PHY_IQRSSIAcc3Address_rssi_w3_1_SHIFT)
#define LCN40PHY_IQRSSIAcc3Address_rssi_w3_2_SHIFT      8
#define LCN40PHY_IQRSSIAcc3Address_rssi_w3_2_MASK      (0xff << LCN40PHY_IQRSSIAcc3Address_rssi_w3_2_SHIFT)

/* Bits in LCN40PHY_IQRSSIAcc4Address */
#define LCN40PHY_IQRSSIAcc4Address_rssi_w3_3_SHIFT      0
#define LCN40PHY_IQRSSIAcc4Address_rssi_w3_3_MASK      (0xff << LCN40PHY_IQRSSIAcc4Address_rssi_w3_3_SHIFT)
#define LCN40PHY_IQRSSIAcc4Address_rssi_n_1_SHIFT      8
#define LCN40PHY_IQRSSIAcc4Address_rssi_n_1_MASK      (0xff << LCN40PHY_IQRSSIAcc4Address_rssi_n_1_SHIFT)

/* Bits in LCN40PHY_IQRSSIAcc5Address */
#define LCN40PHY_IQRSSIAcc5Address_rssi_n_2_SHIFT      0
#define LCN40PHY_IQRSSIAcc5Address_rssi_n_2_MASK      (0xff << LCN40PHY_IQRSSIAcc5Address_rssi_n_2_SHIFT)
#define LCN40PHY_IQRSSIAcc5Address_rssi_n_3_SHIFT      8
#define LCN40PHY_IQRSSIAcc5Address_rssi_n_3_MASK      (0xff << LCN40PHY_IQRSSIAcc5Address_rssi_n_3_SHIFT)

/* Bits in LCN40PHY_ADCIAcc_15_0 */
#define LCN40PHY_ADCIAcc_15_0_ADCIAcc_15_0_SHIFT      0
#define LCN40PHY_ADCIAcc_15_0_ADCIAcc_15_0_MASK      (0xffff << LCN40PHY_ADCIAcc_15_0_ADCIAcc_15_0_SHIFT)

/* Bits in LCN40PHY_ADCQAcc_15_0 */
#define LCN40PHY_ADCQAcc_15_0_ADCQAcc_15_0_SHIFT      0
#define LCN40PHY_ADCQAcc_15_0_ADCQAcc_15_0_MASK      (0xffff << LCN40PHY_ADCQAcc_15_0_ADCQAcc_15_0_SHIFT)

/* Bits in LCN40PHY_iqAccDone */
#define LCN40PHY_iqAccDone_iqAccDone_SHIFT      0
#define LCN40PHY_iqAccDone_iqAccDone_MASK      (0x1 << LCN40PHY_iqAccDone_iqAccDone_SHIFT)

/* Bits in LCN40PHY_ADCIAcc_31_16 */
#define LCN40PHY_ADCIAcc_31_16_ADCIAcc_31_16_SHIFT      0
#define LCN40PHY_ADCIAcc_31_16_ADCIAcc_31_16_MASK      (0xffff << LCN40PHY_ADCIAcc_31_16_ADCIAcc_31_16_SHIFT)

/* Bits in LCN40PHY_scramstateAddr */
#define LCN40PHY_scramstateAddr_initStateValue_SHIFT      0
#define LCN40PHY_scramstateAddr_initStateValue_MASK      (0x7f << LCN40PHY_scramstateAddr_initStateValue_SHIFT)
#define LCN40PHY_scramstateAddr_scramCtrlMode_SHIFT      7
#define LCN40PHY_scramstateAddr_scramCtrlMode_MASK      (0x1 << LCN40PHY_scramstateAddr_scramCtrlMode_SHIFT)
#define LCN40PHY_scramstateAddr_scramindexctlEn_SHIFT      8
#define LCN40PHY_scramstateAddr_scramindexctlEn_MASK      (0x1 << LCN40PHY_scramstateAddr_scramindexctlEn_SHIFT)

/* Bits in LCN40PHY_txholdoffaddr */
#define LCN40PHY_txholdoffaddr_txholdoffvalue_SHIFT      0
#define LCN40PHY_txholdoffaddr_txholdoffvalue_MASK      (0xff << LCN40PHY_txholdoffaddr_txholdoffvalue_SHIFT)

/* Bits in LCN40PHY_pktgainvalAddr */
#define LCN40PHY_pktgainvalAddr_pktgainValue_SHIFT      0
#define LCN40PHY_pktgainvalAddr_pktgainValue_MASK      (0xff << LCN40PHY_pktgainvalAddr_pktgainValue_SHIFT)
#define LCN40PHY_pktgainvalAddr_pscontrolStatus_SHIFT      8
#define LCN40PHY_pktgainvalAddr_pscontrolStatus_MASK      (0x1 << LCN40PHY_pktgainvalAddr_pscontrolStatus_SHIFT)
#define LCN40PHY_pktgainvalAddr_psAnglecontrolStatus_SHIFT      9
#define LCN40PHY_pktgainvalAddr_psAnglecontrolStatus_MASK      (0xf << LCN40PHY_pktgainvalAddr_psAnglecontrolStatus_SHIFT)

/* Bits in LCN40PHY_trnoffsetAddr */
#define LCN40PHY_trnoffsetAddr_trnoffsetValue_SHIFT      0
#define LCN40PHY_trnoffsetAddr_trnoffsetValue_MASK      (0x1f << LCN40PHY_trnoffsetAddr_trnoffsetValue_SHIFT)
#define LCN40PHY_trnoffsetAddr_gainIdxStatus_SHIFT      5
#define LCN40PHY_trnoffsetAddr_gainIdxStatus_MASK      (0x1ff << LCN40PHY_trnoffsetAddr_gainIdxStatus_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlIdleTssi1 */
#define LCN40PHY_TxPwrCtrlIdleTssi1_idleTssi1_SHIFT      0
#define LCN40PHY_TxPwrCtrlIdleTssi1_idleTssi1_MASK      (0x1ff << LCN40PHY_TxPwrCtrlIdleTssi1_idleTssi1_SHIFT)

/* Bits in LCN40PHY_SamplecollectwaitAddr */
#define LCN40PHY_SamplecollectwaitAddr_sampCollwait_SHIFT      0
#define LCN40PHY_SamplecollectwaitAddr_sampCollwait_MASK      (0xfff << LCN40PHY_SamplecollectwaitAddr_sampCollwait_SHIFT)

/* Bits in LCN40PHY_AphyControlAddr */
#define LCN40PHY_AphyControlAddr_phyloopbackEn_SHIFT      0
#define LCN40PHY_AphyControlAddr_phyloopbackEn_MASK      (0x1 << LCN40PHY_AphyControlAddr_phyloopbackEn_SHIFT)
#define LCN40PHY_AphyControlAddr_passThrough_SHIFT      1
#define LCN40PHY_AphyControlAddr_passThrough_MASK      (0x3 << LCN40PHY_AphyControlAddr_passThrough_SHIFT)
#define LCN40PHY_AphyControlAddr_sampcolltriggerEn_SHIFT      3
#define LCN40PHY_AphyControlAddr_sampcolltriggerEn_MASK      (0x1 << LCN40PHY_AphyControlAddr_sampcolltriggerEn_SHIFT)

/* Bits in LCN40PHY_NumPassThroughAddr */
#define LCN40PHY_NumPassThroughAddr_numpassThroughSamples_SHIFT      0
#define LCN40PHY_NumPassThroughAddr_numpassThroughSamples_MASK      (0xfff << LCN40PHY_NumPassThroughAddr_numpassThroughSamples_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlCmdCCK */
#define LCN40PHY_TxPwrCtrlCmdCCK_pwrIndex_init_cck_SHIFT      0
#define LCN40PHY_TxPwrCtrlCmdCCK_pwrIndex_init_cck_MASK      (0x1ff << LCN40PHY_TxPwrCtrlCmdCCK_pwrIndex_init_cck_SHIFT)
#define LCN40PHY_TxPwrCtrlCmdCCK_baseIndex_cck_en_SHIFT      15
#define LCN40PHY_TxPwrCtrlCmdCCK_baseIndex_cck_en_MASK      (0x1 << LCN40PHY_TxPwrCtrlCmdCCK_baseIndex_cck_en_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlNnumCCK */
#define LCN40PHY_TxPwrCtrlNnumCCK_Ntssi_delay_cck_SHIFT      0
#define LCN40PHY_TxPwrCtrlNnumCCK_Ntssi_delay_cck_MASK      (0x3ff << LCN40PHY_TxPwrCtrlNnumCCK_Ntssi_delay_cck_SHIFT)
#define LCN40PHY_TxPwrCtrlNnumCCK_Ntssi_intg_log2_cck_SHIFT      14
#define LCN40PHY_TxPwrCtrlNnumCCK_Ntssi_intg_log2_cck_MASK      (0x3 << LCN40PHY_TxPwrCtrlNnumCCK_Ntssi_intg_log2_cck_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlNum_temp */
#define LCN40PHY_TxPwrCtrlNum_temp_Ntemp_delay_SHIFT      0
#define LCN40PHY_TxPwrCtrlNum_temp_Ntemp_delay_MASK      (0x3ff << LCN40PHY_TxPwrCtrlNum_temp_Ntemp_delay_SHIFT)
#define LCN40PHY_TxPwrCtrlNum_temp_Ntemp_intg_log2_SHIFT      12
#define LCN40PHY_TxPwrCtrlNum_temp_Ntemp_intg_log2_MASK      (0x7 << LCN40PHY_TxPwrCtrlNum_temp_Ntemp_intg_log2_SHIFT)

/* Bits in LCN40PHY_ADCQAcc_31_16 */
#define LCN40PHY_ADCQAcc_31_16_ADCQAcc_31_16_SHIFT      0
#define LCN40PHY_ADCQAcc_31_16_ADCQAcc_31_16_MASK      (0xffff << LCN40PHY_ADCQAcc_31_16_ADCQAcc_31_16_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlCmd */
#define LCN40PHY_TxPwrCtrlCmd_txPwrCtrl_en_SHIFT      15
#define LCN40PHY_TxPwrCtrlCmd_txPwrCtrl_en_MASK      (0x1 << LCN40PHY_TxPwrCtrlCmd_txPwrCtrl_en_SHIFT)
#define LCN40PHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_SHIFT      14
#define LCN40PHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_MASK      (0x1 << LCN40PHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_SHIFT)
#define LCN40PHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_SHIFT      13
#define LCN40PHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_MASK      (0x1 << LCN40PHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_SHIFT)
#define LCN40PHY_TxPwrCtrlCmd_txPwrCtrl_swap_iq_SHIFT      12
#define LCN40PHY_TxPwrCtrlCmd_txPwrCtrl_swap_iq_MASK      (0x1 << LCN40PHY_TxPwrCtrlCmd_txPwrCtrl_swap_iq_SHIFT)
#define LCN40PHY_TxPwrCtrlCmd_posTssiPwrSlope_SHIFT      11
#define LCN40PHY_TxPwrCtrlCmd_posTssiPwrSlope_MASK      (0x1 << LCN40PHY_TxPwrCtrlCmd_posTssiPwrSlope_SHIFT)
#define LCN40PHY_TxPwrCtrlCmd_invertTssiSamples_SHIFT      10
#define LCN40PHY_TxPwrCtrlCmd_invertTssiSamples_MASK      (0x1 << LCN40PHY_TxPwrCtrlCmd_invertTssiSamples_SHIFT)
#define LCN40PHY_TxPwrCtrlCmd_pwrIndex_init_SHIFT      0
#define LCN40PHY_TxPwrCtrlCmd_pwrIndex_init_MASK      (0x1ff << LCN40PHY_TxPwrCtrlCmd_pwrIndex_init_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlNnum */
#define LCN40PHY_TxPwrCtrlNnum_Ntssi_intg_log2_SHIFT      13
#define LCN40PHY_TxPwrCtrlNnum_Ntssi_intg_log2_MASK      (0x7 << LCN40PHY_TxPwrCtrlNnum_Ntssi_intg_log2_SHIFT)
#define LCN40PHY_TxPwrCtrlNnum_Npt_intg_log2_SHIFT      10
#define LCN40PHY_TxPwrCtrlNnum_Npt_intg_log2_MASK      (0x7 << LCN40PHY_TxPwrCtrlNnum_Npt_intg_log2_SHIFT)
#define LCN40PHY_TxPwrCtrlNnum_Ntssi_delay_SHIFT      0
#define LCN40PHY_TxPwrCtrlNnum_Ntssi_delay_MASK      (0x3ff << LCN40PHY_TxPwrCtrlNnum_Ntssi_delay_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlIdleTssi */
#define LCN40PHY_TxPwrCtrlIdleTssi_rawTssiOffsetBinFormat_SHIFT      15
#define LCN40PHY_TxPwrCtrlIdleTssi_rawTssiOffsetBinFormat_MASK      (0x1 << LCN40PHY_TxPwrCtrlIdleTssi_rawTssiOffsetBinFormat_SHIFT)
#define LCN40PHY_TxPwrCtrlIdleTssi_idleTssi0_SHIFT      0
#define LCN40PHY_TxPwrCtrlIdleTssi_idleTssi0_MASK      (0x1ff << LCN40PHY_TxPwrCtrlIdleTssi_idleTssi0_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlTargetPwr */
#define LCN40PHY_TxPwrCtrlTargetPwr_targetPwr0_SHIFT      0
#define LCN40PHY_TxPwrCtrlTargetPwr_targetPwr0_MASK      (0xff << LCN40PHY_TxPwrCtrlTargetPwr_targetPwr0_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlDeltaPwrLimit */
#define LCN40PHY_TxPwrCtrlDeltaPwrLimit_DeltaPwrLimit_SHIFT      0
#define LCN40PHY_TxPwrCtrlDeltaPwrLimit_DeltaPwrLimit_MASK      (0xff << LCN40PHY_TxPwrCtrlDeltaPwrLimit_DeltaPwrLimit_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlBaseIndex */
#define LCN40PHY_TxPwrCtrlBaseIndex_loadBaseIndex_SHIFT      15
#define LCN40PHY_TxPwrCtrlBaseIndex_loadBaseIndex_MASK      (0x1 << LCN40PHY_TxPwrCtrlBaseIndex_loadBaseIndex_SHIFT)
#define LCN40PHY_TxPwrCtrlBaseIndex_uC_baseIndex0_SHIFT      0
#define LCN40PHY_TxPwrCtrlBaseIndex_uC_baseIndex0_MASK      (0x1ff << LCN40PHY_TxPwrCtrlBaseIndex_uC_baseIndex0_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlPwrIndex */
#define LCN40PHY_TxPwrCtrlPwrIndex_loadPwrIndex_SHIFT      15
#define LCN40PHY_TxPwrCtrlPwrIndex_loadPwrIndex_MASK      (0x1 << LCN40PHY_TxPwrCtrlPwrIndex_loadPwrIndex_SHIFT)
#define LCN40PHY_TxPwrCtrlPwrIndex_uC_pwrIndex0_SHIFT      0
#define LCN40PHY_TxPwrCtrlPwrIndex_uC_pwrIndex0_MASK      (0x1ff << LCN40PHY_TxPwrCtrlPwrIndex_uC_pwrIndex0_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlStatus */
#define LCN40PHY_TxPwrCtrlStatus_estPwrValid_SHIFT      15
#define LCN40PHY_TxPwrCtrlStatus_estPwrValid_MASK      (0x1 << LCN40PHY_TxPwrCtrlStatus_estPwrValid_SHIFT)
#define LCN40PHY_TxPwrCtrlStatus_estPwr_SHIFT      0
#define LCN40PHY_TxPwrCtrlStatus_estPwr_MASK      (0x1ff << LCN40PHY_TxPwrCtrlStatus_estPwr_SHIFT)

/* Bits in LCN40PHY_lprfsignallut */
#define LCN40PHY_lprfsignallut_slna_byp_lut_SHIFT      15
#define LCN40PHY_lprfsignallut_slna_byp_lut_MASK      (0x1 << LCN40PHY_lprfsignallut_slna_byp_lut_SHIFT)

/* Bits in LCN40PHY_RxRadioControlFltrState */
#define LCN40PHY_RxRadioControlFltrState_rx_flt_high_start_state_SHIFT      0
#define LCN40PHY_RxRadioControlFltrState_rx_flt_high_start_state_MASK      (0xf << LCN40PHY_RxRadioControlFltrState_rx_flt_high_start_state_SHIFT)
#define LCN40PHY_RxRadioControlFltrState_rx_flt_low_start_state_SHIFT      8
#define LCN40PHY_RxRadioControlFltrState_rx_flt_low_start_state_MASK      (0xf << LCN40PHY_RxRadioControlFltrState_rx_flt_low_start_state_SHIFT)

/* Bits in LCN40PHY_rfoverride2 */
#define LCN40PHY_rfoverride2_lpf_lq_ovr_SHIFT      2
#define LCN40PHY_rfoverride2_lpf_lq_ovr_MASK      (0x1 << LCN40PHY_rfoverride2_lpf_lq_ovr_SHIFT)
#define LCN40PHY_rfoverride2_ext_lna_gain_ovr_SHIFT      5
#define LCN40PHY_rfoverride2_ext_lna_gain_ovr_MASK      (0x1 << LCN40PHY_rfoverride2_ext_lna_gain_ovr_SHIFT)
#define LCN40PHY_rfoverride2_txgainctrl_ovr_SHIFT      7
#define LCN40PHY_rfoverride2_txgainctrl_ovr_MASK      (0x1 << LCN40PHY_rfoverride2_txgainctrl_ovr_SHIFT)
#define LCN40PHY_rfoverride2_slna_gain_ctrl_ovr_SHIFT      10
#define LCN40PHY_rfoverride2_slna_gain_ctrl_ovr_MASK      (0x1 << LCN40PHY_rfoverride2_slna_gain_ctrl_ovr_SHIFT)
#define LCN40PHY_rfoverride2_slna_pu_ovr_SHIFT      11
#define LCN40PHY_rfoverride2_slna_pu_ovr_MASK      (0x1 << LCN40PHY_rfoverride2_slna_pu_ovr_SHIFT)
#define LCN40PHY_rfoverride2_slna_byp_ovr_SHIFT      12
#define LCN40PHY_rfoverride2_slna_byp_ovr_MASK      (0x1 << LCN40PHY_rfoverride2_slna_byp_ovr_SHIFT)
#define LCN40PHY_rfoverride2_slna_mode_ovr_SHIFT      13
#define LCN40PHY_rfoverride2_slna_mode_ovr_MASK      (0x1 << LCN40PHY_rfoverride2_slna_mode_ovr_SHIFT)

/* Bits in LCN40PHY_rfoverride2val */
#define LCN40PHY_rfoverride2val_lpf_lq_ovr_val_SHIFT      6
#define LCN40PHY_rfoverride2val_lpf_lq_ovr_val_MASK      (0x7 << LCN40PHY_rfoverride2val_lpf_lq_ovr_val_SHIFT)
#define LCN40PHY_rfoverride2val_ext_lna_gain_ovr_val_SHIFT      9
#define LCN40PHY_rfoverride2val_ext_lna_gain_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride2val_ext_lna_gain_ovr_val_SHIFT)
#define LCN40PHY_rfoverride2val_slna_mode_ovr_val_SHIFT      10
#define LCN40PHY_rfoverride2val_slna_mode_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride2val_slna_mode_ovr_val_SHIFT)
#define LCN40PHY_rfoverride2val_slna_gain_ctrl_ovr_val_SHIFT      11
#define LCN40PHY_rfoverride2val_slna_gain_ctrl_ovr_val_MASK      (0x7 << LCN40PHY_rfoverride2val_slna_gain_ctrl_ovr_val_SHIFT)
#define LCN40PHY_rfoverride2val_slna_pu_ovr_val_SHIFT      14
#define LCN40PHY_rfoverride2val_slna_pu_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride2val_slna_pu_ovr_val_SHIFT)
#define LCN40PHY_rfoverride2val_slna_byp_ovr_val_SHIFT      15
#define LCN40PHY_rfoverride2val_slna_byp_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride2val_slna_byp_ovr_val_SHIFT)

/* Bits in LCN40PHY_txgainctrlovrval0 */
#define LCN40PHY_txgainctrlovrval0_txgainctrl_ovr_val0_SHIFT      0
#define LCN40PHY_txgainctrlovrval0_txgainctrl_ovr_val0_MASK      (0xffff << LCN40PHY_txgainctrlovrval0_txgainctrl_ovr_val0_SHIFT)

/* Bits in LCN40PHY_crsidletimeOutReg */
#define LCN40PHY_crsidletimeOutReg_crsidletimeout_SHIFT      0
#define LCN40PHY_crsidletimeOutReg_crsidletimeout_MASK      (0xff << LCN40PHY_crsidletimeOutReg_crsidletimeout_SHIFT)

/* Bits in LCN40PHY_mrcNoiseReduction */
#define LCN40PHY_mrcNoiseReduction_mrcnoiseReduction_SHIFT      0
#define LCN40PHY_mrcNoiseReduction_mrcnoiseReduction_MASK      (0xff << LCN40PHY_mrcNoiseReduction_mrcnoiseReduction_SHIFT)

/* Bits in LCN40PHY_StallStats */
#define LCN40PHY_StallStats_stall_rate_period_SHIFT      0
#define LCN40PHY_StallStats_stall_rate_period_MASK      (0xffff << LCN40PHY_StallStats_stall_rate_period_SHIFT)

/* Bits in LCN40PHY_debugmux */
#define LCN40PHY_debugmux_mode_SHIFT      0
#define LCN40PHY_debugmux_mode_MASK      (0x3f << LCN40PHY_debugmux_mode_SHIFT)

/* Bits in LCN40PHY_RadarFifoStatus */
#define LCN40PHY_RadarFifoStatus_radar_recordcnt_SHIFT      0
#define LCN40PHY_RadarFifoStatus_radar_recordcnt_MASK      (0x1ff << LCN40PHY_RadarFifoStatus_radar_recordcnt_SHIFT)
#define LCN40PHY_RadarFifoStatus_radar_fifo_overflow_SHIFT      9
#define LCN40PHY_RadarFifoStatus_radar_fifo_overflow_MASK      (0x1 << LCN40PHY_RadarFifoStatus_radar_fifo_overflow_SHIFT)

/* Bits in LCN40PHY_gpioOutEn */
#define LCN40PHY_gpioOutEn_gpioHiOutEn_SHIFT      0
#define LCN40PHY_gpioOutEn_gpioHiOutEn_MASK      (0xffff << LCN40PHY_gpioOutEn_gpioHiOutEn_SHIFT)

/* Bits in LCN40PHY_gpioSel */
#define LCN40PHY_gpioSel_gpioSel_SHIFT      0
#define LCN40PHY_gpioSel_gpioSel_MASK      (0xff << LCN40PHY_gpioSel_gpioSel_SHIFT)
#define LCN40PHY_gpioSel_gpioclk2pt5phase_SHIFT      8
#define LCN40PHY_gpioSel_gpioclk2pt5phase_MASK      (0x3f << LCN40PHY_gpioSel_gpioclk2pt5phase_SHIFT)

/* Bits in LCN40PHY_gpioOut */
#define LCN40PHY_gpioOut_gpioOut_SHIFT      0
#define LCN40PHY_gpioOut_gpioOut_MASK      (0xffff << LCN40PHY_gpioOut_gpioOut_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlRangeCmd */
#define LCN40PHY_TxPwrCtrlRangeCmd_pwrMinMaxEnable_SHIFT      0
#define LCN40PHY_TxPwrCtrlRangeCmd_pwrMinMaxEnable_MASK      (0x1 << LCN40PHY_TxPwrCtrlRangeCmd_pwrMinMaxEnable_SHIFT)
#define LCN40PHY_TxPwrCtrlRangeCmd_pwrMinMaxEnable2_SHIFT      1
#define LCN40PHY_TxPwrCtrlRangeCmd_pwrMinMaxEnable2_MASK      (0x1 << LCN40PHY_TxPwrCtrlRangeCmd_pwrMinMaxEnable2_SHIFT)
#define LCN40PHY_TxPwrCtrlRangeCmd_interpol_en_SHIFT      2
#define LCN40PHY_TxPwrCtrlRangeCmd_interpol_en_MASK      (0x1 << LCN40PHY_TxPwrCtrlRangeCmd_interpol_en_SHIFT)
#define LCN40PHY_TxPwrCtrlRangeCmd_interpol_en1_SHIFT      3
#define LCN40PHY_TxPwrCtrlRangeCmd_interpol_en1_MASK      (0x1 << LCN40PHY_TxPwrCtrlRangeCmd_interpol_en1_SHIFT)
#define LCN40PHY_TxPwrCtrlRangeCmd_txGainTable_mode_SHIFT      4
#define LCN40PHY_TxPwrCtrlRangeCmd_txGainTable_mode_MASK      (0x1 << LCN40PHY_TxPwrCtrlRangeCmd_txGainTable_mode_SHIFT)
#define LCN40PHY_TxPwrCtrlRangeCmd_force_vbatTemp_SHIFT      5
#define LCN40PHY_TxPwrCtrlRangeCmd_force_vbatTemp_MASK      (0x1 << LCN40PHY_TxPwrCtrlRangeCmd_force_vbatTemp_SHIFT)
#define LCN40PHY_TxPwrCtrlRangeCmd_cckPwrOffset_SHIFT      6
#define LCN40PHY_TxPwrCtrlRangeCmd_cckPwrOffset_MASK      (0x1ff << LCN40PHY_TxPwrCtrlRangeCmd_cckPwrOffset_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlPwrRange2 */
#define LCN40PHY_TxPwrCtrlPwrRange2_pwrMin_range2_SHIFT      0
#define LCN40PHY_TxPwrCtrlPwrRange2_pwrMin_range2_MASK      (0xff << LCN40PHY_TxPwrCtrlPwrRange2_pwrMin_range2_SHIFT)
#define LCN40PHY_TxPwrCtrlPwrRange2_pwrMax_range2_SHIFT      8
#define LCN40PHY_TxPwrCtrlPwrRange2_pwrMax_range2_MASK      (0xff << LCN40PHY_TxPwrCtrlPwrRange2_pwrMax_range2_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlPwrMinMaxVal2 */
#define LCN40PHY_TxPwrCtrlPwrMinMaxVal2_pwrMinVal2_SHIFT      0
#define LCN40PHY_TxPwrCtrlPwrMinMaxVal2_pwrMinVal2_MASK      (0xff << LCN40PHY_TxPwrCtrlPwrMinMaxVal2_pwrMinVal2_SHIFT)
#define LCN40PHY_TxPwrCtrlPwrMinMaxVal2_pwrMaxVal2_SHIFT      8
#define LCN40PHY_TxPwrCtrlPwrMinMaxVal2_pwrMaxVal2_MASK      (0xff << LCN40PHY_TxPwrCtrlPwrMinMaxVal2_pwrMaxVal2_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlPwrMinMaxVal */
#define LCN40PHY_TxPwrCtrlPwrMinMaxVal_pwrMinVal_SHIFT      0
#define LCN40PHY_TxPwrCtrlPwrMinMaxVal_pwrMinVal_MASK      (0xff << LCN40PHY_TxPwrCtrlPwrMinMaxVal_pwrMinVal_SHIFT)
#define LCN40PHY_TxPwrCtrlPwrMinMaxVal_pwrMaxVal_SHIFT      8
#define LCN40PHY_TxPwrCtrlPwrMinMaxVal_pwrMaxVal_MASK      (0xff << LCN40PHY_TxPwrCtrlPwrMinMaxVal_pwrMaxVal_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlRfCtrlOverride0 */
#define LCN40PHY_TxPwrCtrlRfCtrlOverride0_tssiRangeOverride_SHIFT      0
#define LCN40PHY_TxPwrCtrlRfCtrlOverride0_tssiRangeOverride_MASK      (0x1 << LCN40PHY_TxPwrCtrlRfCtrlOverride0_tssiRangeOverride_SHIFT)
#define LCN40PHY_TxPwrCtrlRfCtrlOverride0_tssiSelOverride_SHIFT      1
#define LCN40PHY_TxPwrCtrlRfCtrlOverride0_tssiSelOverride_MASK      (0x1 << LCN40PHY_TxPwrCtrlRfCtrlOverride0_tssiSelOverride_SHIFT)
#define LCN40PHY_TxPwrCtrlRfCtrlOverride0_paCtrlTssiOverride_SHIFT      2
#define LCN40PHY_TxPwrCtrlRfCtrlOverride0_paCtrlTssiOverride_MASK      (0x1 << LCN40PHY_TxPwrCtrlRfCtrlOverride0_paCtrlTssiOverride_SHIFT)
#define LCN40PHY_TxPwrCtrlRfCtrlOverride0_amuxSelPortOverride_SHIFT      3
#define LCN40PHY_TxPwrCtrlRfCtrlOverride0_amuxSelPortOverride_MASK      (0x1 << LCN40PHY_TxPwrCtrlRfCtrlOverride0_amuxSelPortOverride_SHIFT)
#define LCN40PHY_TxPwrCtrlRfCtrlOverride0_tempsenseSwapOverride_SHIFT      4
#define LCN40PHY_TxPwrCtrlRfCtrlOverride0_tempsenseSwapOverride_MASK      (0x1 << LCN40PHY_TxPwrCtrlRfCtrlOverride0_tempsenseSwapOverride_SHIFT)
#define LCN40PHY_TxPwrCtrlRfCtrlOverride0_tempCompSwapOverride_SHIFT      5
#define LCN40PHY_TxPwrCtrlRfCtrlOverride0_tempCompSwapOverride_MASK      (0x1 << LCN40PHY_TxPwrCtrlRfCtrlOverride0_tempCompSwapOverride_SHIFT)
#define LCN40PHY_TxPwrCtrlRfCtrlOverride0_tssiRangeOverrideVal_SHIFT      6
#define LCN40PHY_TxPwrCtrlRfCtrlOverride0_tssiRangeOverrideVal_MASK      (0x1 << LCN40PHY_TxPwrCtrlRfCtrlOverride0_tssiRangeOverrideVal_SHIFT)
#define LCN40PHY_TxPwrCtrlRfCtrlOverride0_tssiSelOverrideVal_SHIFT      7
#define LCN40PHY_TxPwrCtrlRfCtrlOverride0_tssiSelOverrideVal_MASK      (0x1 << LCN40PHY_TxPwrCtrlRfCtrlOverride0_tssiSelOverrideVal_SHIFT)
#define LCN40PHY_TxPwrCtrlRfCtrlOverride0_paCtrlTssiOverrideVal_SHIFT      8
#define LCN40PHY_TxPwrCtrlRfCtrlOverride0_paCtrlTssiOverrideVal_MASK      (0xf << LCN40PHY_TxPwrCtrlRfCtrlOverride0_paCtrlTssiOverrideVal_SHIFT)
#define LCN40PHY_TxPwrCtrlRfCtrlOverride0_amuxSelPortOverrideVal_SHIFT      12
#define LCN40PHY_TxPwrCtrlRfCtrlOverride0_amuxSelPortOverrideVal_MASK      (0x7 << LCN40PHY_TxPwrCtrlRfCtrlOverride0_amuxSelPortOverrideVal_SHIFT)
#define LCN40PHY_TxPwrCtrlRfCtrlOverride0_tempsenseSwapOverrideVal_SHIFT      15
#define LCN40PHY_TxPwrCtrlRfCtrlOverride0_tempsenseSwapOverrideVal_MASK      (0x1 << LCN40PHY_TxPwrCtrlRfCtrlOverride0_tempsenseSwapOverrideVal_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlRfCtrlOverride1 */
#define LCN40PHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelVmidOverride_SHIFT      0
#define LCN40PHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelVmidOverride_MASK      (0x1 << LCN40PHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelVmidOverride_SHIFT)
#define LCN40PHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelGainOverride_SHIFT      1
#define LCN40PHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelGainOverride_MASK      (0x1 << LCN40PHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelGainOverride_SHIFT)
#define LCN40PHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelVmidOverrideVal_SHIFT      2
#define LCN40PHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelVmidOverrideVal_MASK      (0x3ff << LCN40PHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelVmidOverrideVal_SHIFT)
#define LCN40PHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelGainOverrideVal_SHIFT      12
#define LCN40PHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelGainOverrideVal_MASK      (0x7 << LCN40PHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelGainOverrideVal_SHIFT)
#define LCN40PHY_TxPwrCtrlRfCtrlOverride1_tempCompSwapOverrideVal_SHIFT      15
#define LCN40PHY_TxPwrCtrlRfCtrlOverride1_tempCompSwapOverrideVal_MASK      (0x1 << LCN40PHY_TxPwrCtrlRfCtrlOverride1_tempCompSwapOverrideVal_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlRfCtrl0 */
#define LCN40PHY_TxPwrCtrlRfCtrl0_tssiRangeVal0_SHIFT      0
#define LCN40PHY_TxPwrCtrlRfCtrl0_tssiRangeVal0_MASK      (0x1 << LCN40PHY_TxPwrCtrlRfCtrl0_tssiRangeVal0_SHIFT)
#define LCN40PHY_TxPwrCtrlRfCtrl0_tssiRangeVal1_SHIFT      1
#define LCN40PHY_TxPwrCtrlRfCtrl0_tssiRangeVal1_MASK      (0x1 << LCN40PHY_TxPwrCtrlRfCtrl0_tssiRangeVal1_SHIFT)
#define LCN40PHY_TxPwrCtrlRfCtrl0_tssiSelVal0_SHIFT      2
#define LCN40PHY_TxPwrCtrlRfCtrl0_tssiSelVal0_MASK      (0x1 << LCN40PHY_TxPwrCtrlRfCtrl0_tssiSelVal0_SHIFT)
#define LCN40PHY_TxPwrCtrlRfCtrl0_tssiSelVal1_SHIFT      3
#define LCN40PHY_TxPwrCtrlRfCtrl0_tssiSelVal1_MASK      (0x1 << LCN40PHY_TxPwrCtrlRfCtrl0_tssiSelVal1_SHIFT)
#define LCN40PHY_TxPwrCtrlRfCtrl0_amuxSelPortVal0_SHIFT      4
#define LCN40PHY_TxPwrCtrlRfCtrl0_amuxSelPortVal0_MASK      (0x7 << LCN40PHY_TxPwrCtrlRfCtrl0_amuxSelPortVal0_SHIFT)
#define LCN40PHY_TxPwrCtrlRfCtrl0_amuxSelPortVal1_SHIFT      8
#define LCN40PHY_TxPwrCtrlRfCtrl0_amuxSelPortVal1_MASK      (0x7 << LCN40PHY_TxPwrCtrlRfCtrl0_amuxSelPortVal1_SHIFT)
#define LCN40PHY_TxPwrCtrlRfCtrl0_amuxSelPortVal2_SHIFT      12
#define LCN40PHY_TxPwrCtrlRfCtrl0_amuxSelPortVal2_MASK      (0x7 << LCN40PHY_TxPwrCtrlRfCtrl0_amuxSelPortVal2_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlRfCtrl1 */
#define LCN40PHY_TxPwrCtrlRfCtrl1_paCtrlTssiVal0_SHIFT      0
#define LCN40PHY_TxPwrCtrlRfCtrl1_paCtrlTssiVal0_MASK      (0xf << LCN40PHY_TxPwrCtrlRfCtrl1_paCtrlTssiVal0_SHIFT)
#define LCN40PHY_TxPwrCtrlRfCtrl1_paCtrlTssiVal1_SHIFT      4
#define LCN40PHY_TxPwrCtrlRfCtrl1_paCtrlTssiVal1_MASK      (0xf << LCN40PHY_TxPwrCtrlRfCtrl1_paCtrlTssiVal1_SHIFT)
#define LCN40PHY_TxPwrCtrlRfCtrl1_paCtrlTssiVal2_SHIFT      8
#define LCN40PHY_TxPwrCtrlRfCtrl1_paCtrlTssiVal2_MASK      (0xf << LCN40PHY_TxPwrCtrlRfCtrl1_paCtrlTssiVal2_SHIFT)
#define LCN40PHY_TxPwrCtrlRfCtrl1_tempsenseSwapVal0_SHIFT      12
#define LCN40PHY_TxPwrCtrlRfCtrl1_tempsenseSwapVal0_MASK      (0x1 << LCN40PHY_TxPwrCtrlRfCtrl1_tempsenseSwapVal0_SHIFT)
#define LCN40PHY_TxPwrCtrlRfCtrl1_tempsenseSwapVal1_SHIFT      13
#define LCN40PHY_TxPwrCtrlRfCtrl1_tempsenseSwapVal1_MASK      (0x1 << LCN40PHY_TxPwrCtrlRfCtrl1_tempsenseSwapVal1_SHIFT)
#define LCN40PHY_TxPwrCtrlRfCtrl1_tempCompSwapVal0_SHIFT      14
#define LCN40PHY_TxPwrCtrlRfCtrl1_tempCompSwapVal0_MASK      (0x1 << LCN40PHY_TxPwrCtrlRfCtrl1_tempCompSwapVal0_SHIFT)
#define LCN40PHY_TxPwrCtrlRfCtrl1_tempCompSwapVal1_SHIFT      15
#define LCN40PHY_TxPwrCtrlRfCtrl1_tempCompSwapVal1_MASK      (0x1 << LCN40PHY_TxPwrCtrlRfCtrl1_tempCompSwapVal1_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlRfCtrl2 */
#define LCN40PHY_TxPwrCtrlRfCtrl2_afeAuxpgaSelVmidVal0_SHIFT      0
#define LCN40PHY_TxPwrCtrlRfCtrl2_afeAuxpgaSelVmidVal0_MASK      (0x3ff << LCN40PHY_TxPwrCtrlRfCtrl2_afeAuxpgaSelVmidVal0_SHIFT)
#define LCN40PHY_TxPwrCtrlRfCtrl2_afeAuxpgaSelGainVal0_SHIFT      12
#define LCN40PHY_TxPwrCtrlRfCtrl2_afeAuxpgaSelGainVal0_MASK      (0x7 << LCN40PHY_TxPwrCtrlRfCtrl2_afeAuxpgaSelGainVal0_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlRfCtrl3 */
#define LCN40PHY_TxPwrCtrlRfCtrl3_afeAuxpgaSelVmidVal1_SHIFT      0
#define LCN40PHY_TxPwrCtrlRfCtrl3_afeAuxpgaSelVmidVal1_MASK      (0x3ff << LCN40PHY_TxPwrCtrlRfCtrl3_afeAuxpgaSelVmidVal1_SHIFT)
#define LCN40PHY_TxPwrCtrlRfCtrl3_afeAuxpgaSelGainVal1_SHIFT      12
#define LCN40PHY_TxPwrCtrlRfCtrl3_afeAuxpgaSelGainVal1_MASK      (0x7 << LCN40PHY_TxPwrCtrlRfCtrl3_afeAuxpgaSelGainVal1_SHIFT)

/* Bits in LCN40PHY_bt_rssi_adj */
#define LCN40PHY_bt_rssi_adj_bt_rssi_gain_adj_SHIFT      0
#define LCN40PHY_bt_rssi_adj_bt_rssi_gain_adj_MASK      (0xff << LCN40PHY_bt_rssi_adj_bt_rssi_gain_adj_SHIFT)
#define LCN40PHY_bt_rssi_adj_bt_rssi_sel_idx_SHIFT      8
#define LCN40PHY_bt_rssi_adj_bt_rssi_sel_idx_MASK      (0xff << LCN40PHY_bt_rssi_adj_bt_rssi_sel_idx_SHIFT)

/* Bits in LCN40PHY_radioCtrl */
#define LCN40PHY_radioCtrl_internalRadioSharingEn_SHIFT      14
#define LCN40PHY_radioCtrl_internalRadioSharingEn_MASK      (0x1 << LCN40PHY_radioCtrl_internalRadioSharingEn_SHIFT)
#define LCN40PHY_radioCtrl_triggeren_SHIFT      10
#define LCN40PHY_radioCtrl_triggeren_MASK      (0x7 << LCN40PHY_radioCtrl_triggeren_SHIFT)
#define LCN40PHY_radioCtrl_aci_sel_SHIFT      8
#define LCN40PHY_radioCtrl_aci_sel_MASK      (0x1 << LCN40PHY_radioCtrl_aci_sel_SHIFT)
#define LCN40PHY_radioCtrl_digi_gain_ovr_SHIFT      9
#define LCN40PHY_radioCtrl_digi_gain_ovr_MASK      (0x1 << LCN40PHY_radioCtrl_digi_gain_ovr_SHIFT)
#define LCN40PHY_radioCtrl_digi_gain_ovr_val_SHIFT      4
#define LCN40PHY_radioCtrl_digi_gain_ovr_val_MASK      (0xf << LCN40PHY_radioCtrl_digi_gain_ovr_val_SHIFT)
#define LCN40PHY_radioCtrl_extlnaen_SHIFT      3
#define LCN40PHY_radioCtrl_extlnaen_MASK      (0x1 << LCN40PHY_radioCtrl_extlnaen_SHIFT)

/* Bits in LCN40PHY_gainidxoffset */
#define LCN40PHY_gainidxoffset_dsssgainidxtableoffset_SHIFT      8
#define LCN40PHY_gainidxoffset_dsssgainidxtableoffset_MASK      (0xff << LCN40PHY_gainidxoffset_dsssgainidxtableoffset_SHIFT)
#define LCN40PHY_gainidxoffset_ofdmgainidxtableoffset_SHIFT      0
#define LCN40PHY_gainidxoffset_ofdmgainidxtableoffset_MASK      (0xff << LCN40PHY_gainidxoffset_ofdmgainidxtableoffset_SHIFT)

/* Bits in LCN40PHY_auxgainidxoffset */
#define LCN40PHY_auxgainidxoffset_dsssauxgainidxtableoffset_SHIFT      8
#define LCN40PHY_auxgainidxoffset_dsssauxgainidxtableoffset_MASK      (0x1f << LCN40PHY_auxgainidxoffset_dsssauxgainidxtableoffset_SHIFT)
#define LCN40PHY_auxgainidxoffset_ofdmauxgainidxtableoffset_SHIFT      0
#define LCN40PHY_auxgainidxoffset_ofdmauxgainidxtableoffset_MASK      (0x1f << LCN40PHY_auxgainidxoffset_ofdmauxgainidxtableoffset_SHIFT)

/* Bits in LCN40PHY_slna_tbl_sel */
#define LCN40PHY_slna_tbl_sel_slna_mode_SHIFT      13
#define LCN40PHY_slna_tbl_sel_slna_mode_MASK      (0x1 << LCN40PHY_slna_tbl_sel_slna_mode_SHIFT)

/* Bits in LCN40PHY_sw_ctrl_config */
#define LCN40PHY_sw_ctrl_config_sw_ctrl_mask_SHIFT      0
#define LCN40PHY_sw_ctrl_config_sw_ctrl_mask_MASK      (0x7ff << LCN40PHY_sw_ctrl_config_sw_ctrl_mask_SHIFT)
#define LCN40PHY_sw_ctrl_config_swCtrl_input_mux_ext_lna_gain_SHIFT      11
#define LCN40PHY_sw_ctrl_config_swCtrl_input_mux_ext_lna_gain_MASK      (0x1 << LCN40PHY_sw_ctrl_config_swCtrl_input_mux_ext_lna_gain_SHIFT)
#define LCN40PHY_sw_ctrl_config_swCtrl_input_mux_ercx_prisel_SHIFT      12
#define LCN40PHY_sw_ctrl_config_swCtrl_input_mux_ercx_prisel_MASK      (0x1 << LCN40PHY_sw_ctrl_config_swCtrl_input_mux_ercx_prisel_SHIFT)
#define LCN40PHY_sw_ctrl_config_antenna_sharing_en_SHIFT      13
#define LCN40PHY_sw_ctrl_config_antenna_sharing_en_MASK      (0x1 << LCN40PHY_sw_ctrl_config_antenna_sharing_en_SHIFT)

/* Bits in LCN40PHY_nftrAdj */
#define LCN40PHY_nftrAdj_bt_gain_tbl_offset_SHIFT      8
#define LCN40PHY_nftrAdj_bt_gain_tbl_offset_MASK      (0xff << LCN40PHY_nftrAdj_bt_gain_tbl_offset_SHIFT)

/* Bits in LCN40PHY_RFinputOverride */
#define LCN40PHY_RFinputOverride_wlslnaroutctrl_ovr_SHIFT      10
#define LCN40PHY_RFinputOverride_wlslnaroutctrl_ovr_MASK      (0x1 << LCN40PHY_RFinputOverride_wlslnaroutctrl_ovr_SHIFT)
#define LCN40PHY_RFinputOverride_wlslna_mode_ovr_SHIFT      9
#define LCN40PHY_RFinputOverride_wlslna_mode_ovr_MASK      (0x1 << LCN40PHY_RFinputOverride_wlslna_mode_ovr_SHIFT)
#define LCN40PHY_RFinputOverride_wlslna_byp_ovr_SHIFT      8
#define LCN40PHY_RFinputOverride_wlslna_byp_ovr_MASK      (0x1 << LCN40PHY_RFinputOverride_wlslna_byp_ovr_SHIFT)
#define LCN40PHY_RFinputOverride_ercx_prisel_ovr_SHIFT      7
#define LCN40PHY_RFinputOverride_ercx_prisel_ovr_MASK      (0x1 << LCN40PHY_RFinputOverride_ercx_prisel_ovr_SHIFT)
#define LCN40PHY_RFinputOverride_wlextlnagainctrl_ovr_SHIFT      5
#define LCN40PHY_RFinputOverride_wlextlnagainctrl_ovr_MASK      (0x1 << LCN40PHY_RFinputOverride_wlextlnagainctrl_ovr_SHIFT)
#define LCN40PHY_RFinputOverride_wlslnagainctrl_ovr_SHIFT      3
#define LCN40PHY_RFinputOverride_wlslnagainctrl_ovr_MASK      (0x1 << LCN40PHY_RFinputOverride_wlslnagainctrl_ovr_SHIFT)
#define LCN40PHY_RFinputOverride_bttx_ovr_SHIFT      2
#define LCN40PHY_RFinputOverride_bttx_ovr_MASK      (0x1 << LCN40PHY_RFinputOverride_bttx_ovr_SHIFT)
#define LCN40PHY_RFinputOverride_wl_tr_sw_rx_pu_ovr_SHIFT      1
#define LCN40PHY_RFinputOverride_wl_tr_sw_rx_pu_ovr_MASK      (0x1 << LCN40PHY_RFinputOverride_wl_tr_sw_rx_pu_ovr_SHIFT)
#define LCN40PHY_RFinputOverride_BTPriority_ovr_SHIFT      0
#define LCN40PHY_RFinputOverride_BTPriority_ovr_MASK      (0x1 << LCN40PHY_RFinputOverride_BTPriority_ovr_SHIFT)

/* Bits in LCN40PHY_RFinputOverrideVal */
#define LCN40PHY_RFinputOverrideVal_wlslnaroutctrl_ovr_val_SHIFT      11
#define LCN40PHY_RFinputOverrideVal_wlslnaroutctrl_ovr_val_MASK      (0xf << LCN40PHY_RFinputOverrideVal_wlslnaroutctrl_ovr_val_SHIFT)
#define LCN40PHY_RFinputOverrideVal_wlslna_mode_ovr_val_SHIFT      10
#define LCN40PHY_RFinputOverrideVal_wlslna_mode_ovr_val_MASK      (0x1 << LCN40PHY_RFinputOverrideVal_wlslna_mode_ovr_val_SHIFT)
#define LCN40PHY_RFinputOverrideVal_wlslna_byp_ovr_val_SHIFT      9
#define LCN40PHY_RFinputOverrideVal_wlslna_byp_ovr_val_MASK      (0x1 << LCN40PHY_RFinputOverrideVal_wlslna_byp_ovr_val_SHIFT)
#define LCN40PHY_RFinputOverrideVal_ercx_prisel_ovr_val_SHIFT      8
#define LCN40PHY_RFinputOverrideVal_ercx_prisel_ovr_val_MASK      (0x1 << LCN40PHY_RFinputOverrideVal_ercx_prisel_ovr_val_SHIFT)
#define LCN40PHY_RFinputOverrideVal_wlextlnagainctrl_ovr_val_SHIFT      6
#define LCN40PHY_RFinputOverrideVal_wlextlnagainctrl_ovr_val_MASK      (0x1 << LCN40PHY_RFinputOverrideVal_wlextlnagainctrl_ovr_val_SHIFT)
#define LCN40PHY_RFinputOverrideVal_wlslnagainctrl_ovr_val_SHIFT      3
#define LCN40PHY_RFinputOverrideVal_wlslnagainctrl_ovr_val_MASK      (0x7 << LCN40PHY_RFinputOverrideVal_wlslnagainctrl_ovr_val_SHIFT)
#define LCN40PHY_RFinputOverrideVal_bttx_ovr_val_SHIFT      2
#define LCN40PHY_RFinputOverrideVal_bttx_ovr_val_MASK      (0x1 << LCN40PHY_RFinputOverrideVal_bttx_ovr_val_SHIFT)
#define LCN40PHY_RFinputOverrideVal_wl_tr_sw_rx_pu_ovr_val_SHIFT      1
#define LCN40PHY_RFinputOverrideVal_wl_tr_sw_rx_pu_ovr_val_MASK      (0x1 << LCN40PHY_RFinputOverrideVal_wl_tr_sw_rx_pu_ovr_val_SHIFT)
#define LCN40PHY_RFinputOverrideVal_BTPriority_ovr_val_SHIFT      0
#define LCN40PHY_RFinputOverrideVal_BTPriority_ovr_val_MASK      (0x1 << LCN40PHY_RFinputOverrideVal_BTPriority_ovr_val_SHIFT)

/* Bits in LCN40PHY_afe_ddfs */
#define LCN40PHY_afe_ddfs_squareWaveEn_SHIFT      0
#define LCN40PHY_afe_ddfs_squareWaveEn_MASK      (0x1 << LCN40PHY_afe_ddfs_squareWaveEn_SHIFT)
#define LCN40PHY_afe_ddfs_playoutEn_SHIFT      1
#define LCN40PHY_afe_ddfs_playoutEn_MASK      (0x1 << LCN40PHY_afe_ddfs_playoutEn_SHIFT)
#define LCN40PHY_afe_ddfs_twoToneEn_SHIFT      2
#define LCN40PHY_afe_ddfs_twoToneEn_MASK      (0x1 << LCN40PHY_afe_ddfs_twoToneEn_SHIFT)
#define LCN40PHY_afe_ddfs_chanIEn_SHIFT      3
#define LCN40PHY_afe_ddfs_chanIEn_MASK      (0x1 << LCN40PHY_afe_ddfs_chanIEn_SHIFT)
#define LCN40PHY_afe_ddfs_chanQEn_SHIFT      4
#define LCN40PHY_afe_ddfs_chanQEn_MASK      (0x1 << LCN40PHY_afe_ddfs_chanQEn_SHIFT)
#define LCN40PHY_afe_ddfs_scaleIndex_SHIFT      5
#define LCN40PHY_afe_ddfs_scaleIndex_MASK      (0x3 << LCN40PHY_afe_ddfs_scaleIndex_SHIFT)
#define LCN40PHY_afe_ddfs_sawToothEn_SHIFT      7
#define LCN40PHY_afe_ddfs_sawToothEn_MASK      (0x1 << LCN40PHY_afe_ddfs_sawToothEn_SHIFT)

/* Bits in LCN40PHY_afe_ddfs_pointer_init */
#define LCN40PHY_afe_ddfs_pointer_init_lutPointer1Init_SHIFT      0
#define LCN40PHY_afe_ddfs_pointer_init_lutPointer1Init_MASK      (0x7f << LCN40PHY_afe_ddfs_pointer_init_lutPointer1Init_SHIFT)
#define LCN40PHY_afe_ddfs_pointer_init_lutPointer2Init_SHIFT      8
#define LCN40PHY_afe_ddfs_pointer_init_lutPointer2Init_MASK      (0x7f << LCN40PHY_afe_ddfs_pointer_init_lutPointer2Init_SHIFT)

/* Bits in LCN40PHY_afe_ddfs_incr_init */
#define LCN40PHY_afe_ddfs_incr_init_lutIncr1Init_SHIFT      0
#define LCN40PHY_afe_ddfs_incr_init_lutIncr1Init_MASK      (0x7f << LCN40PHY_afe_ddfs_incr_init_lutIncr1Init_SHIFT)
#define LCN40PHY_afe_ddfs_incr_init_lutIncr2Init_SHIFT      8
#define LCN40PHY_afe_ddfs_incr_init_lutIncr2Init_MASK      (0x7f << LCN40PHY_afe_ddfs_incr_init_lutIncr2Init_SHIFT)

/* Bits in LCN40PHY_lpfbwlutreg0 */
#define LCN40PHY_lpfbwlutreg0_lpfbwlut0_SHIFT      0
#define LCN40PHY_lpfbwlutreg0_lpfbwlut0_MASK      (0x7 << LCN40PHY_lpfbwlutreg0_lpfbwlut0_SHIFT)
#define LCN40PHY_lpfbwlutreg0_lpfbwlut1_SHIFT      3
#define LCN40PHY_lpfbwlutreg0_lpfbwlut1_MASK      (0x7 << LCN40PHY_lpfbwlutreg0_lpfbwlut1_SHIFT)
#define LCN40PHY_lpfbwlutreg0_lpfbwlut2_SHIFT      6
#define LCN40PHY_lpfbwlutreg0_lpfbwlut2_MASK      (0x7 << LCN40PHY_lpfbwlutreg0_lpfbwlut2_SHIFT)
#define LCN40PHY_lpfbwlutreg0_lpfbwlut3_SHIFT      9
#define LCN40PHY_lpfbwlutreg0_lpfbwlut3_MASK      (0x7 << LCN40PHY_lpfbwlutreg0_lpfbwlut3_SHIFT)
#define LCN40PHY_lpfbwlutreg0_lpfbwlut4_SHIFT      12
#define LCN40PHY_lpfbwlutreg0_lpfbwlut4_MASK      (0x7 << LCN40PHY_lpfbwlutreg0_lpfbwlut4_SHIFT)

/* Bits in LCN40PHY_lpfbwlutreg1 */
#define LCN40PHY_lpfbwlutreg1_lpf_ofdm_tx_bw_SHIFT      0
#define LCN40PHY_lpfbwlutreg1_lpf_ofdm_tx_bw_MASK      (0x7 << LCN40PHY_lpfbwlutreg1_lpf_ofdm_tx_bw_SHIFT)
#define LCN40PHY_lpfbwlutreg1_lpf_cck_tx_bw_SHIFT      3
#define LCN40PHY_lpfbwlutreg1_lpf_cck_tx_bw_MASK      (0x7 << LCN40PHY_lpfbwlutreg1_lpf_cck_tx_bw_SHIFT)
#define LCN40PHY_lpfbwlutreg1_lpf_rx_bw_SHIFT      6
#define LCN40PHY_lpfbwlutreg1_lpf_rx_bw_MASK      (0x7 << LCN40PHY_lpfbwlutreg1_lpf_rx_bw_SHIFT)

/* Bits in LCN40PHY_extslnactrl0 */
#define LCN40PHY_extslnactrl0_extslnactrl0_SHIFT      0
#define LCN40PHY_extslnactrl0_extslnactrl0_MASK      (0xffff << LCN40PHY_extslnactrl0_extslnactrl0_SHIFT)

/* Bits in LCN40PHY_lpfgainlutreg */
#define LCN40PHY_lpfgainlutreg_lpf_ofdm_tx_biq1_gain_SHIFT      0
#define LCN40PHY_lpfgainlutreg_lpf_ofdm_tx_biq1_gain_MASK      (0xf << LCN40PHY_lpfgainlutreg_lpf_ofdm_tx_biq1_gain_SHIFT)
#define LCN40PHY_lpfgainlutreg_lpf_ofdm_tx_biq2_gain_SHIFT      4
#define LCN40PHY_lpfgainlutreg_lpf_ofdm_tx_biq2_gain_MASK      (0xf << LCN40PHY_lpfgainlutreg_lpf_ofdm_tx_biq2_gain_SHIFT)
#define LCN40PHY_lpfgainlutreg_lpf_cck_tx_biq1_gain_SHIFT      8
#define LCN40PHY_lpfgainlutreg_lpf_cck_tx_biq1_gain_MASK      (0xf << LCN40PHY_lpfgainlutreg_lpf_cck_tx_biq1_gain_SHIFT)
#define LCN40PHY_lpfgainlutreg_lpf_cck_tx_biq2_gain_SHIFT      12
#define LCN40PHY_lpfgainlutreg_lpf_cck_tx_biq2_gain_MASK      (0xf << LCN40PHY_lpfgainlutreg_lpf_cck_tx_biq2_gain_SHIFT)

/* Bits in LCN40PHY_lpfofdmhtlutreg */
#define LCN40PHY_lpfofdmhtlutreg_lpf_ofdm_ht_tx_biq1_gain_SHIFT      0
#define LCN40PHY_lpfofdmhtlutreg_lpf_ofdm_ht_tx_biq1_gain_MASK      (0xf << LCN40PHY_lpfofdmhtlutreg_lpf_ofdm_ht_tx_biq1_gain_SHIFT)
#define LCN40PHY_lpfofdmhtlutreg_lpf_ofdm_ht_tx_biq2_gain_SHIFT      4
#define LCN40PHY_lpfofdmhtlutreg_lpf_ofdm_ht_tx_biq2_gain_MASK      (0xf << LCN40PHY_lpfofdmhtlutreg_lpf_ofdm_ht_tx_biq2_gain_SHIFT)
#define LCN40PHY_lpfofdmhtlutreg_lpf_ofdm_tx_ht_bw_SHIFT      8
#define LCN40PHY_lpfofdmhtlutreg_lpf_ofdm_tx_ht_bw_MASK      (0x7 << LCN40PHY_lpfofdmhtlutreg_lpf_ofdm_tx_ht_bw_SHIFT)

/* Bits in LCN40PHY_rfoverride3 */
#define LCN40PHY_rfoverride3_rfactive_ovr_SHIFT      3
#define LCN40PHY_rfoverride3_rfactive_ovr_MASK      (0x1 << LCN40PHY_rfoverride3_rfactive_ovr_SHIFT)
#define LCN40PHY_rfoverride3_rxfilbyp_ovr_SHIFT      4
#define LCN40PHY_rfoverride3_rxfilbyp_ovr_MASK      (0x1 << LCN40PHY_rfoverride3_rxfilbyp_ovr_SHIFT)
#define LCN40PHY_rfoverride3_txfilbyp_ovr_SHIFT      5
#define LCN40PHY_rfoverride3_txfilbyp_ovr_MASK      (0x1 << LCN40PHY_rfoverride3_txfilbyp_ovr_SHIFT)
#define LCN40PHY_rfoverride3_rfpllbyp_ovr_SHIFT      6
#define LCN40PHY_rfoverride3_rfpllbyp_ovr_MASK      (0x1 << LCN40PHY_rfoverride3_rfpllbyp_ovr_SHIFT)
#define LCN40PHY_rfoverride3_slna_rout_ctrl_ovr_SHIFT      7
#define LCN40PHY_rfoverride3_slna_rout_ctrl_ovr_MASK      (0x1 << LCN40PHY_rfoverride3_slna_rout_ctrl_ovr_SHIFT)
#define LCN40PHY_rfoverride3_logen_reset_ovr_SHIFT      8
#define LCN40PHY_rfoverride3_logen_reset_ovr_MASK      (0x1 << LCN40PHY_rfoverride3_logen_reset_ovr_SHIFT)
#define LCN40PHY_rfoverride3_logen_rx_reset_ovr_SHIFT      9
#define LCN40PHY_rfoverride3_logen_rx_reset_ovr_MASK      (0x1 << LCN40PHY_rfoverride3_logen_rx_reset_ovr_SHIFT)

/* Bits in LCN40PHY_rfoverride3_val */
#define LCN40PHY_rfoverride3_val_rfactive_ovr_val_SHIFT      3
#define LCN40PHY_rfoverride3_val_rfactive_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride3_val_rfactive_ovr_val_SHIFT)
#define LCN40PHY_rfoverride3_val_rxfilbyp_ovr_val_SHIFT      5
#define LCN40PHY_rfoverride3_val_rxfilbyp_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride3_val_rxfilbyp_ovr_val_SHIFT)
#define LCN40PHY_rfoverride3_val_txfilbyp_ovr_val_SHIFT      6
#define LCN40PHY_rfoverride3_val_txfilbyp_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride3_val_txfilbyp_ovr_val_SHIFT)
#define LCN40PHY_rfoverride3_val_rfpllbyp_ovr_val_SHIFT      7
#define LCN40PHY_rfoverride3_val_rfpllbyp_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride3_val_rfpllbyp_ovr_val_SHIFT)
#define LCN40PHY_rfoverride3_val_slna_rout_ctrl_ovr_val_SHIFT      8
#define LCN40PHY_rfoverride3_val_slna_rout_ctrl_ovr_val_MASK      (0xf << LCN40PHY_rfoverride3_val_slna_rout_ctrl_ovr_val_SHIFT)
#define LCN40PHY_rfoverride3_val_logen_reset_ovr_val_SHIFT      12
#define LCN40PHY_rfoverride3_val_logen_reset_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride3_val_logen_reset_ovr_val_SHIFT)
#define LCN40PHY_rfoverride3_val_logen_rx_reset_ovr_val_SHIFT      13
#define LCN40PHY_rfoverride3_val_logen_rx_reset_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride3_val_logen_rx_reset_ovr_val_SHIFT)

/* Bits in LCN40PHY_txgainctrlovrval1 */
#define LCN40PHY_txgainctrlovrval1_txgainctrl_ovr_val1_SHIFT      0
#define LCN40PHY_txgainctrlovrval1_txgainctrl_ovr_val1_MASK      (0xffff << LCN40PHY_txgainctrlovrval1_txgainctrl_ovr_val1_SHIFT)

/* Bits in LCN40PHY_clipCtrThreshLowGainEx */
#define LCN40PHY_clipCtrThreshLowGainEx_clip_counter_threshold_low_gain_40mhz_SHIFT      0
#define LCN40PHY_clipCtrThreshLowGainEx_clip_counter_threshold_low_gain_40mhz_MASK      (0x3f << LCN40PHY_clipCtrThreshLowGainEx_clip_counter_threshold_low_gain_40mhz_SHIFT)
#define LCN40PHY_clipCtrThreshLowGainEx_clip_counter_threshold_high_gain_40mhz_SHIFT      6
#define LCN40PHY_clipCtrThreshLowGainEx_clip_counter_threshold_high_gain_40mhz_MASK      (0x3f << LCN40PHY_clipCtrThreshLowGainEx_clip_counter_threshold_high_gain_40mhz_SHIFT)
#define LCN40PHY_clipCtrThreshLowGainEx_crs_adc_clip_hold_en_SHIFT      12
#define LCN40PHY_clipCtrThreshLowGainEx_crs_adc_clip_hold_en_MASK      (0x1 << LCN40PHY_clipCtrThreshLowGainEx_crs_adc_clip_hold_en_SHIFT)

/* Bits in LCN40PHY_gainMismatchMedGainEx */
#define LCN40PHY_gainMismatchMedGainEx_gainMismatchMedGain2_SHIFT      0
#define LCN40PHY_gainMismatchMedGainEx_gainMismatchMedGain2_MASK      (0x1f << LCN40PHY_gainMismatchMedGainEx_gainMismatchMedGain2_SHIFT)
#define LCN40PHY_gainMismatchMedGainEx_gainMismatchMedGain3_SHIFT      5
#define LCN40PHY_gainMismatchMedGainEx_gainMismatchMedGain3_MASK      (0x1f << LCN40PHY_gainMismatchMedGainEx_gainMismatchMedGain3_SHIFT)
#define LCN40PHY_gainMismatchMedGainEx_medHiGainDirectMismatchOFDMDet_SHIFT      10
#define LCN40PHY_gainMismatchMedGainEx_medHiGainDirectMismatchOFDMDet_MASK      (0x3f << LCN40PHY_gainMismatchMedGainEx_medHiGainDirectMismatchOFDMDet_SHIFT)

/* Bits in LCN40PHY_veryLowGainEx */
#define LCN40PHY_veryLowGainEx_veryLowGain_2DB_SHIFT      0
#define LCN40PHY_veryLowGainEx_veryLowGain_2DB_MASK      (0xff << LCN40PHY_veryLowGainEx_veryLowGain_2DB_SHIFT)
#define LCN40PHY_veryLowGainEx_veryLowGain_3DB_SHIFT      8
#define LCN40PHY_veryLowGainEx_veryLowGain_3DB_MASK      (0xff << LCN40PHY_veryLowGainEx_veryLowGain_3DB_SHIFT)

/* Bits in LCN40PHY_NfxOverride */
#define LCN40PHY_NfxOverride_nfxoverrideEn_SHIFT      0
#define LCN40PHY_NfxOverride_nfxoverrideEn_MASK      (0x1 << LCN40PHY_NfxOverride_nfxoverrideEn_SHIFT)
#define LCN40PHY_NfxOverride_nfxoverrideVal_SHIFT      1
#define LCN40PHY_NfxOverride_nfxoverrideVal_MASK      (0x3fff << LCN40PHY_NfxOverride_nfxoverrideVal_SHIFT)

/* Bits in LCN40PHY_auxadcCtrl */
#define LCN40PHY_auxadcCtrl_iqlocalEn_SHIFT      3
#define LCN40PHY_auxadcCtrl_iqlocalEn_MASK      (0x1 << LCN40PHY_auxadcCtrl_iqlocalEn_SHIFT)
#define LCN40PHY_auxadcCtrl_auxadcreset_SHIFT      9
#define LCN40PHY_auxadcCtrl_auxadcreset_MASK      (0x1 << LCN40PHY_auxadcCtrl_auxadcreset_SHIFT)

/* Bits in LCN40PHY_low_pwr_rf_cfg_1 */
#define LCN40PHY_low_pwr_rf_cfg_1_extlna_lo_pwr_en_SHIFT      0
#define LCN40PHY_low_pwr_rf_cfg_1_extlna_lo_pwr_en_MASK      (0x1 << LCN40PHY_low_pwr_rf_cfg_1_extlna_lo_pwr_en_SHIFT)
#define LCN40PHY_low_pwr_rf_cfg_1_extlna_gain_ctrl_low_pwr_SHIFT      1
#define LCN40PHY_low_pwr_rf_cfg_1_extlna_gain_ctrl_low_pwr_MASK      (0x1 << LCN40PHY_low_pwr_rf_cfg_1_extlna_gain_ctrl_low_pwr_SHIFT)
#define LCN40PHY_low_pwr_rf_cfg_1_extlna_gain_ctrl_nap_SHIFT      2
#define LCN40PHY_low_pwr_rf_cfg_1_extlna_gain_ctrl_nap_MASK      (0x1 << LCN40PHY_low_pwr_rf_cfg_1_extlna_gain_ctrl_nap_SHIFT)
#define LCN40PHY_low_pwr_rf_cfg_1_slna_mode_hi_pwr_SHIFT      3
#define LCN40PHY_low_pwr_rf_cfg_1_slna_mode_hi_pwr_MASK      (0x1 << LCN40PHY_low_pwr_rf_cfg_1_slna_mode_hi_pwr_SHIFT)
#define LCN40PHY_low_pwr_rf_cfg_1_slna_mode_lo_pwr_SHIFT      4
#define LCN40PHY_low_pwr_rf_cfg_1_slna_mode_lo_pwr_MASK      (0x1 << LCN40PHY_low_pwr_rf_cfg_1_slna_mode_lo_pwr_SHIFT)
#define LCN40PHY_low_pwr_rf_cfg_1_slna_mode_nap_SHIFT      5
#define LCN40PHY_low_pwr_rf_cfg_1_slna_mode_nap_MASK      (0x1 << LCN40PHY_low_pwr_rf_cfg_1_slna_mode_nap_SHIFT)
#define LCN40PHY_low_pwr_rf_cfg_1_lna2_gm_size_hi_pwr_SHIFT      6
#define LCN40PHY_low_pwr_rf_cfg_1_lna2_gm_size_hi_pwr_MASK      (0x3 << LCN40PHY_low_pwr_rf_cfg_1_lna2_gm_size_hi_pwr_SHIFT)
#define LCN40PHY_low_pwr_rf_cfg_1_lna2_gm_size_lo_pwr_SHIFT      8
#define LCN40PHY_low_pwr_rf_cfg_1_lna2_gm_size_lo_pwr_MASK      (0x3 << LCN40PHY_low_pwr_rf_cfg_1_lna2_gm_size_lo_pwr_SHIFT)
#define LCN40PHY_low_pwr_rf_cfg_1_lna2_gm_size_nap_SHIFT      10
#define LCN40PHY_low_pwr_rf_cfg_1_lna2_gm_size_nap_MASK      (0x3 << LCN40PHY_low_pwr_rf_cfg_1_lna2_gm_size_nap_SHIFT)
#define LCN40PHY_low_pwr_rf_cfg_1_rx_flt_wake_start_state_SHIFT      12
#define LCN40PHY_low_pwr_rf_cfg_1_rx_flt_wake_start_state_MASK      (0xf << LCN40PHY_low_pwr_rf_cfg_1_rx_flt_wake_start_state_SHIFT)

/* Bits in LCN40PHY_low_pwr_rf_cfg_2 */
#define LCN40PHY_low_pwr_rf_cfg_2_mix_gm_size_hi_pwr_SHIFT      0
#define LCN40PHY_low_pwr_rf_cfg_2_mix_gm_size_hi_pwr_MASK      (0x3 << LCN40PHY_low_pwr_rf_cfg_2_mix_gm_size_hi_pwr_SHIFT)
#define LCN40PHY_low_pwr_rf_cfg_2_mix_gm_size_lo_pwr_SHIFT      2
#define LCN40PHY_low_pwr_rf_cfg_2_mix_gm_size_lo_pwr_MASK      (0x3 << LCN40PHY_low_pwr_rf_cfg_2_mix_gm_size_lo_pwr_SHIFT)
#define LCN40PHY_low_pwr_rf_cfg_2_mix_gm_size_nap_SHIFT      4
#define LCN40PHY_low_pwr_rf_cfg_2_mix_gm_size_nap_MASK      (0x3 << LCN40PHY_low_pwr_rf_cfg_2_mix_gm_size_nap_SHIFT)
#define LCN40PHY_low_pwr_rf_cfg_2_mix_half_en_hi_pwr_SHIFT      6
#define LCN40PHY_low_pwr_rf_cfg_2_mix_half_en_hi_pwr_MASK      (0x1 << LCN40PHY_low_pwr_rf_cfg_2_mix_half_en_hi_pwr_SHIFT)
#define LCN40PHY_low_pwr_rf_cfg_2_mix_half_en_lo_pwr_SHIFT      7
#define LCN40PHY_low_pwr_rf_cfg_2_mix_half_en_lo_pwr_MASK      (0x1 << LCN40PHY_low_pwr_rf_cfg_2_mix_half_en_lo_pwr_SHIFT)
#define LCN40PHY_low_pwr_rf_cfg_2_mix_half_en_nap_SHIFT      8
#define LCN40PHY_low_pwr_rf_cfg_2_mix_half_en_nap_MASK      (0x1 << LCN40PHY_low_pwr_rf_cfg_2_mix_half_en_nap_SHIFT)
#define LCN40PHY_low_pwr_rf_cfg_2_rx_flt_nap_start_state_SHIFT      12
#define LCN40PHY_low_pwr_rf_cfg_2_rx_flt_nap_start_state_MASK      (0xf << LCN40PHY_low_pwr_rf_cfg_2_rx_flt_nap_start_state_SHIFT)

/* Bits in LCN40PHY_lo_pwr_adj */
#define LCN40PHY_lo_pwr_adj_bt_lo_pwr_adj_SHIFT      0
#define LCN40PHY_lo_pwr_adj_bt_lo_pwr_adj_MASK      (0xff << LCN40PHY_lo_pwr_adj_bt_lo_pwr_adj_SHIFT)
#define LCN40PHY_lo_pwr_adj_wl_lo_pwr_adj_SHIFT      8
#define LCN40PHY_lo_pwr_adj_wl_lo_pwr_adj_MASK      (0xff << LCN40PHY_lo_pwr_adj_wl_lo_pwr_adj_SHIFT)

/* Bits in LCN40PHY_max_gainidxtbl */
#define LCN40PHY_max_gainidxtbl_bt_max_gainidxtbl_addr_SHIFT      0
#define LCN40PHY_max_gainidxtbl_bt_max_gainidxtbl_addr_MASK      (0xff << LCN40PHY_max_gainidxtbl_bt_max_gainidxtbl_addr_SHIFT)
#define LCN40PHY_max_gainidxtbl_wl_max_gainidxtbl_addr_SHIFT      8
#define LCN40PHY_max_gainidxtbl_wl_max_gainidxtbl_addr_MASK      (0xff << LCN40PHY_max_gainidxtbl_wl_max_gainidxtbl_addr_SHIFT)

/* Bits in LCN40PHY_radioTRCtrl */
#define LCN40PHY_radioTRCtrl_gainrequestTRAttnOnEn_SHIFT      0
#define LCN40PHY_radioTRCtrl_gainrequestTRAttnOnEn_MASK      (0x1 << LCN40PHY_radioTRCtrl_gainrequestTRAttnOnEn_SHIFT)
#define LCN40PHY_radioTRCtrl_gainrequestTRAttnOnOffset_SHIFT      1
#define LCN40PHY_radioTRCtrl_gainrequestTRAttnOnOffset_MASK      (0x7f << LCN40PHY_radioTRCtrl_gainrequestTRAttnOnOffset_SHIFT)

/* Bits in LCN40PHY_TempSenseCorrection */
#define LCN40PHY_TempSenseCorrection_tempsenseCorr_SHIFT      0
#define LCN40PHY_TempSenseCorrection_tempsenseCorr_MASK      (0x1ff << LCN40PHY_TempSenseCorrection_tempsenseCorr_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlStatus1 */
#define LCN40PHY_TxPwrCtrlStatus1_estPwrTempSense_SHIFT      0
#define LCN40PHY_TxPwrCtrlStatus1_estPwrTempSense_MASK      (0x3ff << LCN40PHY_TxPwrCtrlStatus1_estPwrTempSense_SHIFT)

/* Bits in LCN40PHY_radioTRCtrlCrs1 */
#define LCN40PHY_radioTRCtrlCrs1_gainReqTrAttOnEnByCrs_SHIFT      0
#define LCN40PHY_radioTRCtrlCrs1_gainReqTrAttOnEnByCrs_MASK      (0x1 << LCN40PHY_radioTRCtrlCrs1_gainReqTrAttOnEnByCrs_SHIFT)
#define LCN40PHY_radioTRCtrlCrs1_trGainThresh_SHIFT      1
#define LCN40PHY_radioTRCtrlCrs1_trGainThresh_MASK      (0xff << LCN40PHY_radioTRCtrlCrs1_trGainThresh_SHIFT)

/* Bits in LCN40PHY_TempSenseCorrection1 */
#define LCN40PHY_TempSenseCorrection1_tempsenseCorr1_SHIFT      0
#define LCN40PHY_TempSenseCorrection1_tempsenseCorr1_MASK      (0x1ff << LCN40PHY_TempSenseCorrection1_tempsenseCorr1_SHIFT)

/* Bits in LCN40PHY_PapdDupLutCtrl1 */
#define LCN40PHY_PapdDupLutCtrl1_txgainidxThreshold2_SHIFT      0
#define LCN40PHY_PapdDupLutCtrl1_txgainidxThreshold2_MASK      (0xff << LCN40PHY_PapdDupLutCtrl1_txgainidxThreshold2_SHIFT)
#define LCN40PHY_PapdDupLutCtrl1_txgainidxThreshold3_SHIFT      8
#define LCN40PHY_PapdDupLutCtrl1_txgainidxThreshold3_MASK      (0xff << LCN40PHY_PapdDupLutCtrl1_txgainidxThreshold3_SHIFT)

/* Bits in LCN40PHY_RadioRegWriteData0e */
#define LCN40PHY_RadioRegWriteData0e_legLowerQAMreg0_SHIFT      0
#define LCN40PHY_RadioRegWriteData0e_legLowerQAMreg0_MASK      (0xffff << LCN40PHY_RadioRegWriteData0e_legLowerQAMreg0_SHIFT)

/* Bits in LCN40PHY_RadioRegWriteData1e */
#define LCN40PHY_RadioRegWriteData1e_legLowerQAMreg2_SHIFT      0
#define LCN40PHY_RadioRegWriteData1e_legLowerQAMreg2_MASK      (0xffff << LCN40PHY_RadioRegWriteData1e_legLowerQAMreg2_SHIFT)

/* Bits in LCN40PHY_RadioRegWriteData2e */
#define LCN40PHY_RadioRegWriteData2e_legLowerQAMreg4_SHIFT      0
#define LCN40PHY_RadioRegWriteData2e_legLowerQAMreg4_MASK      (0xffff << LCN40PHY_RadioRegWriteData2e_legLowerQAMreg4_SHIFT)

/* Bits in LCN40PHY_RadioRegWriteData3e */
#define LCN40PHY_RadioRegWriteData3e_legHigherQAMreg0_SHIFT      0
#define LCN40PHY_RadioRegWriteData3e_legHigherQAMreg0_MASK      (0xffff << LCN40PHY_RadioRegWriteData3e_legHigherQAMreg0_SHIFT)

/* Bits in LCN40PHY_RadioRegWriteData4e */
#define LCN40PHY_RadioRegWriteData4e_legHigherQAMreg2_SHIFT      0
#define LCN40PHY_RadioRegWriteData4e_legHigherQAMreg2_MASK      (0xffff << LCN40PHY_RadioRegWriteData4e_legHigherQAMreg2_SHIFT)

/* Bits in LCN40PHY_RadioRegWriteData5e */
#define LCN40PHY_RadioRegWriteData5e_legHigherQAMreg4_SHIFT      0
#define LCN40PHY_RadioRegWriteData5e_legHigherQAMreg4_MASK      (0xffff << LCN40PHY_RadioRegWriteData5e_legHigherQAMreg4_SHIFT)

/* Bits in LCN40PHY_RadioRegWriteData6e */
#define LCN40PHY_RadioRegWriteData6e_HTLowerQAMreg0_SHIFT      0
#define LCN40PHY_RadioRegWriteData6e_HTLowerQAMreg0_MASK      (0xffff << LCN40PHY_RadioRegWriteData6e_HTLowerQAMreg0_SHIFT)

/* Bits in LCN40PHY_RadioRegWriteData7e */
#define LCN40PHY_RadioRegWriteData7e_HTLowerQAMreg2_SHIFT      0
#define LCN40PHY_RadioRegWriteData7e_HTLowerQAMreg2_MASK      (0xffff << LCN40PHY_RadioRegWriteData7e_HTLowerQAMreg2_SHIFT)

/* Bits in LCN40PHY_RadioRegWriteData8e */
#define LCN40PHY_RadioRegWriteData8e_HTLowerQAMreg4_SHIFT      0
#define LCN40PHY_RadioRegWriteData8e_HTLowerQAMreg4_MASK      (0xffff << LCN40PHY_RadioRegWriteData8e_HTLowerQAMreg4_SHIFT)

/* Bits in LCN40PHY_RadioRegWriteData9e */
#define LCN40PHY_RadioRegWriteData9e_HTHigherQAMreg0_SHIFT      0
#define LCN40PHY_RadioRegWriteData9e_HTHigherQAMreg0_MASK      (0xffff << LCN40PHY_RadioRegWriteData9e_HTHigherQAMreg0_SHIFT)

/* Bits in LCN40PHY_RadioRegWriteData10e */
#define LCN40PHY_RadioRegWriteData10e_HTHigherQAMreg2_SHIFT      0
#define LCN40PHY_RadioRegWriteData10e_HTHigherQAMreg2_MASK      (0xffff << LCN40PHY_RadioRegWriteData10e_HTHigherQAMreg2_SHIFT)

/* Bits in LCN40PHY_RadioRegWriteData11e */
#define LCN40PHY_RadioRegWriteData11e_HTHigherQAMreg4_SHIFT      0
#define LCN40PHY_RadioRegWriteData11e_HTHigherQAMreg4_MASK      (0xffff << LCN40PHY_RadioRegWriteData11e_HTHigherQAMreg4_SHIFT)

/* Bits in LCN40PHY_RadioRegWriteAdd0 */
#define LCN40PHY_RadioRegWriteAdd0_regWaddr0_SHIFT      0
#define LCN40PHY_RadioRegWriteAdd0_regWaddr0_MASK      (0xfff << LCN40PHY_RadioRegWriteAdd0_regWaddr0_SHIFT)
#define LCN40PHY_RadioRegWriteAdd0_regWaddr1_lower_SHIFT      12
#define LCN40PHY_RadioRegWriteAdd0_regWaddr1_lower_MASK      (0xf << LCN40PHY_RadioRegWriteAdd0_regWaddr1_lower_SHIFT)

/* Bits in LCN40PHY_RadioRegWriteAdd1 */
#define LCN40PHY_RadioRegWriteAdd1_regWaddr1_upper_SHIFT      0
#define LCN40PHY_RadioRegWriteAdd1_regWaddr1_upper_MASK      (0xff << LCN40PHY_RadioRegWriteAdd1_regWaddr1_upper_SHIFT)
#define LCN40PHY_RadioRegWriteAdd1_regWaddr2_lower_SHIFT      8
#define LCN40PHY_RadioRegWriteAdd1_regWaddr2_lower_MASK      (0xff << LCN40PHY_RadioRegWriteAdd1_regWaddr2_lower_SHIFT)

/* Bits in LCN40PHY_RadioRegWriteAdd2 */
#define LCN40PHY_RadioRegWriteAdd2_regWaddr2_upper_SHIFT      0
#define LCN40PHY_RadioRegWriteAdd2_regWaddr2_upper_MASK      (0xf << LCN40PHY_RadioRegWriteAdd2_regWaddr2_upper_SHIFT)
#define LCN40PHY_RadioRegWriteAdd2_regWaddr3_SHIFT      4
#define LCN40PHY_RadioRegWriteAdd2_regWaddr3_MASK      (0xfff << LCN40PHY_RadioRegWriteAdd2_regWaddr3_SHIFT)

/* Bits in LCN40PHY_RadioRegWriteAdd3 */
#define LCN40PHY_RadioRegWriteAdd3_regWaddr4_SHIFT      0
#define LCN40PHY_RadioRegWriteAdd3_regWaddr4_MASK      (0xfff << LCN40PHY_RadioRegWriteAdd3_regWaddr4_SHIFT)
#define LCN40PHY_RadioRegWriteAdd3_regWaddr5_lower_SHIFT      12
#define LCN40PHY_RadioRegWriteAdd3_regWaddr5_lower_MASK      (0xf << LCN40PHY_RadioRegWriteAdd3_regWaddr5_lower_SHIFT)

/* Bits in LCN40PHY_RadioRegWriteAdd4 */
#define LCN40PHY_RadioRegWriteAdd4_regWaddr5_upper_SHIFT      0
#define LCN40PHY_RadioRegWriteAdd4_regWaddr5_upper_MASK      (0xff << LCN40PHY_RadioRegWriteAdd4_regWaddr5_upper_SHIFT)
#define LCN40PHY_RadioRegWriteAdd4_HigherQAMOverrideRegWrite_SHIFT      8
#define LCN40PHY_RadioRegWriteAdd4_HigherQAMOverrideRegWrite_MASK      (0x1 << LCN40PHY_RadioRegWriteAdd4_HigherQAMOverrideRegWrite_SHIFT)
#define LCN40PHY_RadioRegWriteAdd4_StandardOverrideRegWrite_SHIFT      9
#define LCN40PHY_RadioRegWriteAdd4_StandardOverrideRegWrite_MASK      (0x1 << LCN40PHY_RadioRegWriteAdd4_StandardOverrideRegWrite_SHIFT)
#define LCN40PHY_RadioRegWriteAdd4_txctrlwordOverrideEnRegWrite_SHIFT      10
#define LCN40PHY_RadioRegWriteAdd4_txctrlwordOverrideEnRegWrite_MASK      (0x1 << LCN40PHY_RadioRegWriteAdd4_txctrlwordOverrideEnRegWrite_SHIFT)
#define LCN40PHY_RadioRegWriteAdd4_registerWrdisable_SHIFT      11
#define LCN40PHY_RadioRegWriteAdd4_registerWrdisable_MASK      (0x1 << LCN40PHY_RadioRegWriteAdd4_registerWrdisable_SHIFT)
#define LCN40PHY_RadioRegWriteAdd4_HigherQAMOverridepwrCtrlOff_SHIFT      12
#define LCN40PHY_RadioRegWriteAdd4_HigherQAMOverridepwrCtrlOff_MASK      (0x1 << LCN40PHY_RadioRegWriteAdd4_HigherQAMOverridepwrCtrlOff_SHIFT)
#define LCN40PHY_RadioRegWriteAdd4_StandardOverridepwrctrlOff_SHIFT      13
#define LCN40PHY_RadioRegWriteAdd4_StandardOverridepwrctrlOff_MASK      (0x1 << LCN40PHY_RadioRegWriteAdd4_StandardOverridepwrctrlOff_SHIFT)
#define LCN40PHY_RadioRegWriteAdd4_txctrlwordOverridepwrctrlOff_SHIFT      14
#define LCN40PHY_RadioRegWriteAdd4_txctrlwordOverridepwrctrlOff_MASK      (0x1 << LCN40PHY_RadioRegWriteAdd4_txctrlwordOverridepwrctrlOff_SHIFT)
#define LCN40PHY_RadioRegWriteAdd4_GlobalDisable_SHIFT      15
#define LCN40PHY_RadioRegWriteAdd4_GlobalDisable_MASK      (0x1 << LCN40PHY_RadioRegWriteAdd4_GlobalDisable_SHIFT)

/* Bits in LCN40PHY_PapdDupLutCtrl */
#define LCN40PHY_PapdDupLutCtrl_txgainidxThreshold1_SHIFT      0
#define LCN40PHY_PapdDupLutCtrl_txgainidxThreshold1_MASK      (0xff << LCN40PHY_PapdDupLutCtrl_txgainidxThreshold1_SHIFT)
#define LCN40PHY_PapdDupLutCtrl_PapdLutSel0_SHIFT      8
#define LCN40PHY_PapdDupLutCtrl_PapdLutSel0_MASK      (0x1 << LCN40PHY_PapdDupLutCtrl_PapdLutSel0_SHIFT)
#define LCN40PHY_PapdDupLutCtrl_PapdLutSel1_SHIFT      9
#define LCN40PHY_PapdDupLutCtrl_PapdLutSel1_MASK      (0x1 << LCN40PHY_PapdDupLutCtrl_PapdLutSel1_SHIFT)
#define LCN40PHY_PapdDupLutCtrl_PapdLutSel2_SHIFT      10
#define LCN40PHY_PapdDupLutCtrl_PapdLutSel2_MASK      (0x1 << LCN40PHY_PapdDupLutCtrl_PapdLutSel2_SHIFT)
#define LCN40PHY_PapdDupLutCtrl_PapdLutSel3_SHIFT      11
#define LCN40PHY_PapdDupLutCtrl_PapdLutSel3_MASK      (0x1 << LCN40PHY_PapdDupLutCtrl_PapdLutSel3_SHIFT)
#define LCN40PHY_PapdDupLutCtrl_HigherQAMOverridepapdLutswap_SHIFT      12
#define LCN40PHY_PapdDupLutCtrl_HigherQAMOverridepapdLutswap_MASK      (0x1 << LCN40PHY_PapdDupLutCtrl_HigherQAMOverridepapdLutswap_SHIFT)
#define LCN40PHY_PapdDupLutCtrl_StandardOverridepapdLutswap_SHIFT      13
#define LCN40PHY_PapdDupLutCtrl_StandardOverridepapdLutswap_MASK      (0x1 << LCN40PHY_PapdDupLutCtrl_StandardOverridepapdLutswap_SHIFT)
#define LCN40PHY_PapdDupLutCtrl_txctrlwordOverridePapdLutswap_SHIFT      14
#define LCN40PHY_PapdDupLutCtrl_txctrlwordOverridePapdLutswap_MASK      (0x1 << LCN40PHY_PapdDupLutCtrl_txctrlwordOverridePapdLutswap_SHIFT)
#define LCN40PHY_PapdDupLutCtrl_gainbasedSelect_SHIFT      15
#define LCN40PHY_PapdDupLutCtrl_gainbasedSelect_MASK      (0x1 << LCN40PHY_PapdDupLutCtrl_gainbasedSelect_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlOffset0 */
#define LCN40PHY_TxPwrCtrlOffset0_txpwroffCorr0_SHIFT      0
#define LCN40PHY_TxPwrCtrlOffset0_txpwroffCorr0_MASK      (0xff << LCN40PHY_TxPwrCtrlOffset0_txpwroffCorr0_SHIFT)
#define LCN40PHY_TxPwrCtrlOffset0_txpwroffCorr1_SHIFT      8
#define LCN40PHY_TxPwrCtrlOffset0_txpwroffCorr1_MASK      (0xff << LCN40PHY_TxPwrCtrlOffset0_txpwroffCorr1_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlOffset1 */
#define LCN40PHY_TxPwrCtrlOffset1_txpwroffCorr2_SHIFT      0
#define LCN40PHY_TxPwrCtrlOffset1_txpwroffCorr2_MASK      (0xff << LCN40PHY_TxPwrCtrlOffset1_txpwroffCorr2_SHIFT)
#define LCN40PHY_TxPwrCtrlOffset1_txpwroffCorr3_SHIFT      8
#define LCN40PHY_TxPwrCtrlOffset1_txpwroffCorr3_MASK      (0xff << LCN40PHY_TxPwrCtrlOffset1_txpwroffCorr3_SHIFT)

/* Bits in LCN40PHY_RadioRegWriteData0o */
#define LCN40PHY_RadioRegWriteData0o_legLowerQAMreg1_SHIFT      0
#define LCN40PHY_RadioRegWriteData0o_legLowerQAMreg1_MASK      (0xffff << LCN40PHY_RadioRegWriteData0o_legLowerQAMreg1_SHIFT)

/* Bits in LCN40PHY_RadioRegWriteData1o */
#define LCN40PHY_RadioRegWriteData1o_legLowerQAMreg3_SHIFT      0
#define LCN40PHY_RadioRegWriteData1o_legLowerQAMreg3_MASK      (0xffff << LCN40PHY_RadioRegWriteData1o_legLowerQAMreg3_SHIFT)

/* Bits in LCN40PHY_RadioRegWriteData2o */
#define LCN40PHY_RadioRegWriteData2o_legLowerQAMreg5_SHIFT      0
#define LCN40PHY_RadioRegWriteData2o_legLowerQAMreg5_MASK      (0xffff << LCN40PHY_RadioRegWriteData2o_legLowerQAMreg5_SHIFT)

/* Bits in LCN40PHY_RadioRegWriteData3o */
#define LCN40PHY_RadioRegWriteData3o_legHigherQAMreg1_SHIFT      0
#define LCN40PHY_RadioRegWriteData3o_legHigherQAMreg1_MASK      (0xffff << LCN40PHY_RadioRegWriteData3o_legHigherQAMreg1_SHIFT)

/* Bits in LCN40PHY_RadioRegWriteData4o */
#define LCN40PHY_RadioRegWriteData4o_legHigherQAMreg3_SHIFT      0
#define LCN40PHY_RadioRegWriteData4o_legHigherQAMreg3_MASK      (0xffff << LCN40PHY_RadioRegWriteData4o_legHigherQAMreg3_SHIFT)

/* Bits in LCN40PHY_RadioRegWriteData5o */
#define LCN40PHY_RadioRegWriteData5o_legHigherQAMreg5_SHIFT      0
#define LCN40PHY_RadioRegWriteData5o_legHigherQAMreg5_MASK      (0xffff << LCN40PHY_RadioRegWriteData5o_legHigherQAMreg5_SHIFT)

/* Bits in LCN40PHY_RadioRegWriteData6o */
#define LCN40PHY_RadioRegWriteData6o_HTLowerQAMreg1_SHIFT      0
#define LCN40PHY_RadioRegWriteData6o_HTLowerQAMreg1_MASK      (0xffff << LCN40PHY_RadioRegWriteData6o_HTLowerQAMreg1_SHIFT)

/* Bits in LCN40PHY_RadioRegWriteData7o */
#define LCN40PHY_RadioRegWriteData7o_HTLowerQAMreg3_SHIFT      0
#define LCN40PHY_RadioRegWriteData7o_HTLowerQAMreg3_MASK      (0xffff << LCN40PHY_RadioRegWriteData7o_HTLowerQAMreg3_SHIFT)

/* Bits in LCN40PHY_RadioRegWriteData8o */
#define LCN40PHY_RadioRegWriteData8o_HTLowerQAMreg5_SHIFT      0
#define LCN40PHY_RadioRegWriteData8o_HTLowerQAMreg5_MASK      (0xffff << LCN40PHY_RadioRegWriteData8o_HTLowerQAMreg5_SHIFT)

/* Bits in LCN40PHY_RadioRegWriteData9o */
#define LCN40PHY_RadioRegWriteData9o_HTHigherQAMreg1_SHIFT      0
#define LCN40PHY_RadioRegWriteData9o_HTHigherQAMreg1_MASK      (0xffff << LCN40PHY_RadioRegWriteData9o_HTHigherQAMreg1_SHIFT)

/* Bits in LCN40PHY_RadioRegWriteData10o */
#define LCN40PHY_RadioRegWriteData10o_HTHigherQAMreg3_SHIFT      0
#define LCN40PHY_RadioRegWriteData10o_HTHigherQAMreg3_MASK      (0xffff << LCN40PHY_RadioRegWriteData10o_HTHigherQAMreg3_SHIFT)

/* Bits in LCN40PHY_RadioRegWriteData11o */
#define LCN40PHY_RadioRegWriteData11o_HTHigherQAMreg5_SHIFT      0
#define LCN40PHY_RadioRegWriteData11o_HTHigherQAMreg5_MASK      (0xffff << LCN40PHY_RadioRegWriteData11o_HTHigherQAMreg5_SHIFT)

/* Bits in LCN40PHY_wl_gain_tbl_offset */
#define LCN40PHY_wl_gain_tbl_offset_wl_gain_tbl_offset_SHIFT      0
#define LCN40PHY_wl_gain_tbl_offset_wl_gain_tbl_offset_MASK      (0xff << LCN40PHY_wl_gain_tbl_offset_wl_gain_tbl_offset_SHIFT)
#define LCN40PHY_wl_gain_tbl_offset_rx_buf_gain_SHIFT      8
#define LCN40PHY_wl_gain_tbl_offset_rx_buf_gain_MASK      (0xf << LCN40PHY_wl_gain_tbl_offset_rx_buf_gain_SHIFT)
#define LCN40PHY_wl_gain_tbl_offset_mux_rx_buf_gain_SHIFT      12
#define LCN40PHY_wl_gain_tbl_offset_mux_rx_buf_gain_MASK      (0x1 << LCN40PHY_wl_gain_tbl_offset_mux_rx_buf_gain_SHIFT)

/* Bits in LCN40PHY_radio_rx_cfg_pu */
#define LCN40PHY_radio_rx_cfg_pu_rx_tia_dc_byp_SHIFT      0
#define LCN40PHY_radio_rx_cfg_pu_rx_tia_dc_byp_MASK      (0x1 << LCN40PHY_radio_rx_cfg_pu_rx_tia_dc_byp_SHIFT)
#define LCN40PHY_radio_rx_cfg_pu_rx_tia_dc_pu_SHIFT      1
#define LCN40PHY_radio_rx_cfg_pu_rx_tia_dc_pu_MASK      (0x1 << LCN40PHY_radio_rx_cfg_pu_rx_tia_dc_pu_SHIFT)
#define LCN40PHY_radio_rx_cfg_pu_rx_lpf_pu_SHIFT      2
#define LCN40PHY_radio_rx_cfg_pu_rx_lpf_pu_MASK      (0x3 << LCN40PHY_radio_rx_cfg_pu_rx_lpf_pu_SHIFT)
#define LCN40PHY_radio_rx_cfg_pu_rx_lpf_sel_rx_buffer_SHIFT      4
#define LCN40PHY_radio_rx_cfg_pu_rx_lpf_sel_rx_buffer_MASK      (0x3 << LCN40PHY_radio_rx_cfg_pu_rx_lpf_sel_rx_buffer_SHIFT)
#define LCN40PHY_radio_rx_cfg_pu_rx_lpf_sel_byp_SHIFT      6
#define LCN40PHY_radio_rx_cfg_pu_rx_lpf_sel_byp_MASK      (0x3 << LCN40PHY_radio_rx_cfg_pu_rx_lpf_sel_byp_SHIFT)
#define LCN40PHY_radio_rx_cfg_pu_rx_lpf_byp_dc_SHIFT      8
#define LCN40PHY_radio_rx_cfg_pu_rx_lpf_byp_dc_MASK      (0x1 << LCN40PHY_radio_rx_cfg_pu_rx_lpf_byp_dc_SHIFT)
#define LCN40PHY_radio_rx_cfg_pu_rx_lpf_buf_pu_SHIFT      9
#define LCN40PHY_radio_rx_cfg_pu_rx_lpf_buf_pu_MASK      (0x1 << LCN40PHY_radio_rx_cfg_pu_rx_lpf_buf_pu_SHIFT)
#define LCN40PHY_radio_rx_cfg_pu_rx_lpf_dc_pu_SHIFT      10
#define LCN40PHY_radio_rx_cfg_pu_rx_lpf_dc_pu_MASK      (0x1 << LCN40PHY_radio_rx_cfg_pu_rx_lpf_dc_pu_SHIFT)
#define LCN40PHY_radio_rx_cfg_pu_rx_lpf_bias_lo_SHIFT      11
#define LCN40PHY_radio_rx_cfg_pu_rx_lpf_bias_lo_MASK      (0x3 << LCN40PHY_radio_rx_cfg_pu_rx_lpf_bias_lo_SHIFT)
#define LCN40PHY_radio_rx_cfg_pu_rx_lpf_bias_hi_SHIFT      13
#define LCN40PHY_radio_rx_cfg_pu_rx_lpf_bias_hi_MASK      (0x3 << LCN40PHY_radio_rx_cfg_pu_rx_lpf_bias_hi_SHIFT)

/* Bits in LCN40PHY_radio_nap_cfg_pu */
#define LCN40PHY_radio_nap_cfg_pu_nap_tia_dc_byp_SHIFT      0
#define LCN40PHY_radio_nap_cfg_pu_nap_tia_dc_byp_MASK      (0x1 << LCN40PHY_radio_nap_cfg_pu_nap_tia_dc_byp_SHIFT)
#define LCN40PHY_radio_nap_cfg_pu_nap_tia_dc_pu_SHIFT      1
#define LCN40PHY_radio_nap_cfg_pu_nap_tia_dc_pu_MASK      (0x1 << LCN40PHY_radio_nap_cfg_pu_nap_tia_dc_pu_SHIFT)
#define LCN40PHY_radio_nap_cfg_pu_nap_lpf_pu_SHIFT      2
#define LCN40PHY_radio_nap_cfg_pu_nap_lpf_pu_MASK      (0x3 << LCN40PHY_radio_nap_cfg_pu_nap_lpf_pu_SHIFT)
#define LCN40PHY_radio_nap_cfg_pu_nap_lpf_sel_rx_buffer_SHIFT      4
#define LCN40PHY_radio_nap_cfg_pu_nap_lpf_sel_rx_buffer_MASK      (0x3 << LCN40PHY_radio_nap_cfg_pu_nap_lpf_sel_rx_buffer_SHIFT)
#define LCN40PHY_radio_nap_cfg_pu_nap_lpf_sel_byp_SHIFT      6
#define LCN40PHY_radio_nap_cfg_pu_nap_lpf_sel_byp_MASK      (0x3 << LCN40PHY_radio_nap_cfg_pu_nap_lpf_sel_byp_SHIFT)
#define LCN40PHY_radio_nap_cfg_pu_nap_lpf_byp_dc_SHIFT      8
#define LCN40PHY_radio_nap_cfg_pu_nap_lpf_byp_dc_MASK      (0x1 << LCN40PHY_radio_nap_cfg_pu_nap_lpf_byp_dc_SHIFT)
#define LCN40PHY_radio_nap_cfg_pu_nap_lpf_buf_pu_SHIFT      9
#define LCN40PHY_radio_nap_cfg_pu_nap_lpf_buf_pu_MASK      (0x1 << LCN40PHY_radio_nap_cfg_pu_nap_lpf_buf_pu_SHIFT)
#define LCN40PHY_radio_nap_cfg_pu_nap_lpf_dc_pu_SHIFT      10
#define LCN40PHY_radio_nap_cfg_pu_nap_lpf_dc_pu_MASK      (0x1 << LCN40PHY_radio_nap_cfg_pu_nap_lpf_dc_pu_SHIFT)
#define LCN40PHY_radio_nap_cfg_pu_nap_logen_pu_SHIFT      11
#define LCN40PHY_radio_nap_cfg_pu_nap_logen_pu_MASK      (0x1 << LCN40PHY_radio_nap_cfg_pu_nap_logen_pu_SHIFT)
#define LCN40PHY_radio_nap_cfg_pu_nap_logen_rx_pu_SHIFT      12
#define LCN40PHY_radio_nap_cfg_pu_nap_logen_rx_pu_MASK      (0x1 << LCN40PHY_radio_nap_cfg_pu_nap_logen_rx_pu_SHIFT)

/* Bits in LCN40PHY_radio_tx_cfg_pu */
#define LCN40PHY_radio_tx_cfg_pu_tx_lpf_bias_pu_SHIFT      0
#define LCN40PHY_radio_tx_cfg_pu_tx_lpf_bias_pu_MASK      (0x1 << LCN40PHY_radio_tx_cfg_pu_tx_lpf_bias_pu_SHIFT)
#define LCN40PHY_radio_tx_cfg_pu_tx_lpf_pu_SHIFT      1
#define LCN40PHY_radio_tx_cfg_pu_tx_lpf_pu_MASK      (0x3 << LCN40PHY_radio_tx_cfg_pu_tx_lpf_pu_SHIFT)
#define LCN40PHY_radio_tx_cfg_pu_tx_lpf_sel_rx_buffer_SHIFT      3
#define LCN40PHY_radio_tx_cfg_pu_tx_lpf_sel_rx_buffer_MASK      (0x3 << LCN40PHY_radio_tx_cfg_pu_tx_lpf_sel_rx_buffer_SHIFT)
#define LCN40PHY_radio_tx_cfg_pu_tx_lpf_sel_byp_SHIFT      5
#define LCN40PHY_radio_tx_cfg_pu_tx_lpf_sel_byp_MASK      (0x3 << LCN40PHY_radio_tx_cfg_pu_tx_lpf_sel_byp_SHIFT)
#define LCN40PHY_radio_tx_cfg_pu_tx_lpf_byp_tx_SHIFT      7
#define LCN40PHY_radio_tx_cfg_pu_tx_lpf_byp_tx_MASK      (0x1 << LCN40PHY_radio_tx_cfg_pu_tx_lpf_byp_tx_SHIFT)
#define LCN40PHY_radio_tx_cfg_pu_tx_lpf_buf_pu_SHIFT      8
#define LCN40PHY_radio_tx_cfg_pu_tx_lpf_buf_pu_MASK      (0x1 << LCN40PHY_radio_tx_cfg_pu_tx_lpf_buf_pu_SHIFT)
#define LCN40PHY_radio_tx_cfg_pu_tx_lpf_bias_ofdm_SHIFT      9
#define LCN40PHY_radio_tx_cfg_pu_tx_lpf_bias_ofdm_MASK      (0x3 << LCN40PHY_radio_tx_cfg_pu_tx_lpf_bias_ofdm_SHIFT)
#define LCN40PHY_radio_tx_cfg_pu_tx_lpf_bias_cck_SHIFT      11
#define LCN40PHY_radio_tx_cfg_pu_tx_lpf_bias_cck_MASK      (0x3 << LCN40PHY_radio_tx_cfg_pu_tx_lpf_bias_cck_SHIFT)
#define LCN40PHY_radio_tx_cfg_pu_tx_lpf_byp_tx_ofdm_SHIFT      13
#define LCN40PHY_radio_tx_cfg_pu_tx_lpf_byp_tx_ofdm_MASK      (0x1 << LCN40PHY_radio_tx_cfg_pu_tx_lpf_byp_tx_ofdm_SHIFT)
#define LCN40PHY_radio_tx_cfg_pu_tx_lpf_byp_tx_cck_SHIFT      14
#define LCN40PHY_radio_tx_cfg_pu_tx_lpf_byp_tx_cck_MASK      (0x1 << LCN40PHY_radio_tx_cfg_pu_tx_lpf_byp_tx_cck_SHIFT)

/* Bits in LCN40PHY_adc_cfg_pu_1 */
#define LCN40PHY_adc_cfg_pu_1_nap_adc_cfg_SHIFT      0
#define LCN40PHY_adc_cfg_pu_1_nap_adc_cfg_MASK      (0x1f << LCN40PHY_adc_cfg_pu_1_nap_adc_cfg_SHIFT)
#define LCN40PHY_adc_cfg_pu_1_nap_adc_pu_SHIFT      5
#define LCN40PHY_adc_cfg_pu_1_nap_adc_pu_MASK      (0x1f << LCN40PHY_adc_cfg_pu_1_nap_adc_pu_SHIFT)
#define LCN40PHY_adc_cfg_pu_1_adc_reset_mask_SHIFT      12
#define LCN40PHY_adc_cfg_pu_1_adc_reset_mask_MASK      (0xf << LCN40PHY_adc_cfg_pu_1_adc_reset_mask_SHIFT)

/* Bits in LCN40PHY_adc_cfg_pu_2 */
#define LCN40PHY_adc_cfg_pu_2_rx_adc_cfg_lo_SHIFT      0
#define LCN40PHY_adc_cfg_pu_2_rx_adc_cfg_lo_MASK      (0x1f << LCN40PHY_adc_cfg_pu_2_rx_adc_cfg_lo_SHIFT)
#define LCN40PHY_adc_cfg_pu_2_rx_adc_cfg_hi_SHIFT      5
#define LCN40PHY_adc_cfg_pu_2_rx_adc_cfg_hi_MASK      (0x1f << LCN40PHY_adc_cfg_pu_2_rx_adc_cfg_hi_SHIFT)
#define LCN40PHY_adc_cfg_pu_2_rx_adc_pu_lo_SHIFT      10
#define LCN40PHY_adc_cfg_pu_2_rx_adc_pu_lo_MASK      (0x1f << LCN40PHY_adc_cfg_pu_2_rx_adc_pu_lo_SHIFT)

/* Bits in LCN40PHY_adc_cfg_pu_3 */
#define LCN40PHY_adc_cfg_pu_3_rx_adc_pu_hi_SHIFT      0
#define LCN40PHY_adc_cfg_pu_3_rx_adc_pu_hi_MASK      (0x1f << LCN40PHY_adc_cfg_pu_3_rx_adc_pu_hi_SHIFT)
#define LCN40PHY_adc_cfg_pu_3_tx_adc_cfg_SHIFT      5
#define LCN40PHY_adc_cfg_pu_3_tx_adc_cfg_MASK      (0x1f << LCN40PHY_adc_cfg_pu_3_tx_adc_cfg_SHIFT)
#define LCN40PHY_adc_cfg_pu_3_tx_adc_pu_SHIFT      10
#define LCN40PHY_adc_cfg_pu_3_tx_adc_pu_MASK      (0x1f << LCN40PHY_adc_cfg_pu_3_tx_adc_pu_SHIFT)

/* Bits in LCN40PHY_rfseq_cfg */
#define LCN40PHY_rfseq_cfg_nap_en_SHIFT      0
#define LCN40PHY_rfseq_cfg_nap_en_MASK      (0x1 << LCN40PHY_rfseq_cfg_nap_en_SHIFT)
#define LCN40PHY_rfseq_cfg_fsm_reset_SHIFT      1
#define LCN40PHY_rfseq_cfg_fsm_reset_MASK      (0x1 << LCN40PHY_rfseq_cfg_fsm_reset_SHIFT)
#define LCN40PHY_rfseq_cfg_fsm_state_SHIFT      2
#define LCN40PHY_rfseq_cfg_fsm_state_MASK      (0x3 << LCN40PHY_rfseq_cfg_fsm_state_SHIFT)

/* Bits in LCN40PHY_lpf_rccal_tbl_6 */
#define LCN40PHY_lpf_rccal_tbl_6_aaci_rx_lo_SHIFT      0
#define LCN40PHY_lpf_rccal_tbl_6_aaci_rx_lo_MASK      (0x7f << LCN40PHY_lpf_rccal_tbl_6_aaci_rx_lo_SHIFT)
#define LCN40PHY_lpf_rccal_tbl_6_aaci_rx_med_lo_SHIFT      7
#define LCN40PHY_lpf_rccal_tbl_6_aaci_rx_med_lo_MASK      (0x7f << LCN40PHY_lpf_rccal_tbl_6_aaci_rx_med_lo_SHIFT)

/* Bits in LCN40PHY_lpf_rccal_tbl_7 */
#define LCN40PHY_lpf_rccal_tbl_7_aaci_rx_med_hi_SHIFT      0
#define LCN40PHY_lpf_rccal_tbl_7_aaci_rx_med_hi_MASK      (0x7f << LCN40PHY_lpf_rccal_tbl_7_aaci_rx_med_hi_SHIFT)
#define LCN40PHY_lpf_rccal_tbl_7_aaci_rx_hi_SHIFT      7
#define LCN40PHY_lpf_rccal_tbl_7_aaci_rx_hi_MASK      (0x7f << LCN40PHY_lpf_rccal_tbl_7_aaci_rx_hi_SHIFT)

/* Bits in LCN40PHY_rfoverride5val */
#define LCN40PHY_rfoverride5val_rxrf_lna2_gain_ovr_val_SHIFT      0
#define LCN40PHY_rfoverride5val_rxrf_lna2_gain_ovr_val_MASK      (0x7 << LCN40PHY_rfoverride5val_rxrf_lna2_gain_ovr_val_SHIFT)
#define LCN40PHY_rfoverride5val_rxrf_lna2_rout_ovr_val_SHIFT      3
#define LCN40PHY_rfoverride5val_rxrf_lna2_rout_ovr_val_MASK      (0xf << LCN40PHY_rfoverride5val_rxrf_lna2_rout_ovr_val_SHIFT)
#define LCN40PHY_rfoverride5val_rxrf_lna2_gm_size_ovr_val_SHIFT      7
#define LCN40PHY_rfoverride5val_rxrf_lna2_gm_size_ovr_val_MASK      (0x3 << LCN40PHY_rfoverride5val_rxrf_lna2_gm_size_ovr_val_SHIFT)
#define LCN40PHY_rfoverride5val_rxrf_tia_gain_ovr_val_SHIFT      9
#define LCN40PHY_rfoverride5val_rxrf_tia_gain_ovr_val_MASK      (0xf << LCN40PHY_rfoverride5val_rxrf_tia_gain_ovr_val_SHIFT)
#define LCN40PHY_rfoverride5val_rxrf_mix_gm_size_ovr_val_SHIFT      13
#define LCN40PHY_rfoverride5val_rxrf_mix_gm_size_ovr_val_MASK      (0x3 << LCN40PHY_rfoverride5val_rxrf_mix_gm_size_ovr_val_SHIFT)
#define LCN40PHY_rfoverride5val_rxrf_mix_gm_half_en_ovr_val_SHIFT      15
#define LCN40PHY_rfoverride5val_rxrf_mix_gm_half_en_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride5val_rxrf_mix_gm_half_en_ovr_val_SHIFT)

/* Bits in LCN40PHY_rfoverride5 */
#define LCN40PHY_rfoverride5_rxrf_lna2_gain_ovr_SHIFT      0
#define LCN40PHY_rfoverride5_rxrf_lna2_gain_ovr_MASK      (0x1 << LCN40PHY_rfoverride5_rxrf_lna2_gain_ovr_SHIFT)
#define LCN40PHY_rfoverride5_rxrf_lna2_rout_ovr_SHIFT      1
#define LCN40PHY_rfoverride5_rxrf_lna2_rout_ovr_MASK      (0x1 << LCN40PHY_rfoverride5_rxrf_lna2_rout_ovr_SHIFT)
#define LCN40PHY_rfoverride5_rxrf_lna2_gm_size_ovr_SHIFT      2
#define LCN40PHY_rfoverride5_rxrf_lna2_gm_size_ovr_MASK      (0x1 << LCN40PHY_rfoverride5_rxrf_lna2_gm_size_ovr_SHIFT)
#define LCN40PHY_rfoverride5_rxrf_tia_gain_ovr_SHIFT      3
#define LCN40PHY_rfoverride5_rxrf_tia_gain_ovr_MASK      (0x1 << LCN40PHY_rfoverride5_rxrf_tia_gain_ovr_SHIFT)
#define LCN40PHY_rfoverride5_rxrf_mix_gm_size_ovr_SHIFT      4
#define LCN40PHY_rfoverride5_rxrf_mix_gm_size_ovr_MASK      (0x1 << LCN40PHY_rfoverride5_rxrf_mix_gm_size_ovr_SHIFT)
#define LCN40PHY_rfoverride5_rxrf_mix_gm_half_en_ovr_SHIFT      5
#define LCN40PHY_rfoverride5_rxrf_mix_gm_half_en_ovr_MASK      (0x1 << LCN40PHY_rfoverride5_rxrf_mix_gm_half_en_ovr_SHIFT)

/* Bits in LCN40PHY_ofdmDetCond1Thresh */
#define LCN40PHY_ofdmDetCond1Thresh_ofdmDetCond1Thresh0_SHIFT      0
#define LCN40PHY_ofdmDetCond1Thresh_ofdmDetCond1Thresh0_MASK      (0xff << LCN40PHY_ofdmDetCond1Thresh_ofdmDetCond1Thresh0_SHIFT)
#define LCN40PHY_ofdmDetCond1Thresh_ofdmDetCond1Thresh1_SHIFT      8
#define LCN40PHY_ofdmDetCond1Thresh_ofdmDetCond1Thresh1_MASK      (0xff << LCN40PHY_ofdmDetCond1Thresh_ofdmDetCond1Thresh1_SHIFT)

/* Bits in LCN40PHY_DCOffsetTransient2 */
#define LCN40PHY_DCOffsetTransient2_dcOffEstShiftSlow20U_SHIFT      0
#define LCN40PHY_DCOffsetTransient2_dcOffEstShiftSlow20U_MASK      (0x3 << LCN40PHY_DCOffsetTransient2_dcOffEstShiftSlow20U_SHIFT)
#define LCN40PHY_DCOffsetTransient2_dcOffEstShiftFast20U_SHIFT      2
#define LCN40PHY_DCOffsetTransient2_dcOffEstShiftFast20U_MASK      (0x3 << LCN40PHY_DCOffsetTransient2_dcOffEstShiftFast20U_SHIFT)
#define LCN40PHY_DCOffsetTransient2_dcOffEstShiftSlow40L_SHIFT      4
#define LCN40PHY_DCOffsetTransient2_dcOffEstShiftSlow40L_MASK      (0x7 << LCN40PHY_DCOffsetTransient2_dcOffEstShiftSlow40L_SHIFT)
#define LCN40PHY_DCOffsetTransient2_dcOffEstShiftFast40L_SHIFT      7
#define LCN40PHY_DCOffsetTransient2_dcOffEstShiftFast40L_MASK      (0x7 << LCN40PHY_DCOffsetTransient2_dcOffEstShiftFast40L_SHIFT)

/* Bits in LCN40PHY_ClipCtrDefThresh */
#define LCN40PHY_ClipCtrDefThresh_clipCtrThresh_SHIFT      0
#define LCN40PHY_ClipCtrDefThresh_clipCtrThresh_MASK      (0xff << LCN40PHY_ClipCtrDefThresh_clipCtrThresh_SHIFT)
#define LCN40PHY_ClipCtrDefThresh_hi_gain_ofdm_mismatch_SHIFT      8
#define LCN40PHY_ClipCtrDefThresh_hi_gain_ofdm_mismatch_MASK      (0xff << LCN40PHY_ClipCtrDefThresh_hi_gain_ofdm_mismatch_SHIFT)

/* Bits in LCN40PHY_agcControl13 */
#define LCN40PHY_agcControl13_max_num_detect_stages_SHIFT      0
#define LCN40PHY_agcControl13_max_num_detect_stages_MASK      (0xff << LCN40PHY_agcControl13_max_num_detect_stages_SHIFT)
#define LCN40PHY_agcControl13_hg_ofdm_detect_cnt_SHIFT      8
#define LCN40PHY_agcControl13_hg_ofdm_detect_cnt_MASK      (0xff << LCN40PHY_agcControl13_hg_ofdm_detect_cnt_SHIFT)

/* Bits in LCN40PHY_phaseshiftControl2 */
#define LCN40PHY_phaseshiftControl2_phaseshiftblankinginterval40L_SHIFT      0
#define LCN40PHY_phaseshiftControl2_phaseshiftblankinginterval40L_MASK      (0x7f << LCN40PHY_phaseshiftControl2_phaseshiftblankinginterval40L_SHIFT)

/* Bits in LCN40PHY_crsTimingCtrl */
#define LCN40PHY_crsTimingCtrl_gainThrsh4Timing_SHIFT      0
#define LCN40PHY_crsTimingCtrl_gainThrsh4Timing_MASK      (0xff << LCN40PHY_crsTimingCtrl_gainThrsh4Timing_SHIFT)
#define LCN40PHY_crsTimingCtrl_gainThrsh4MF_SHIFT      8
#define LCN40PHY_crsTimingCtrl_gainThrsh4MF_MASK      (0xff << LCN40PHY_crsTimingCtrl_gainThrsh4MF_SHIFT)

/* Bits in LCN40PHY_radioRegNewselectionScheme */
#define LCN40PHY_radioRegNewselectionScheme_newselectionScheme_SHIFT      0
#define LCN40PHY_radioRegNewselectionScheme_newselectionScheme_MASK      (0x1 << LCN40PHY_radioRegNewselectionScheme_newselectionScheme_SHIFT)

/* Bits in LCN40PHY_macbasedDACPlayEnable */
#define LCN40PHY_macbasedDACPlayEnable_macBasedDACPlayEn_SHIFT      0
#define LCN40PHY_macbasedDACPlayEnable_macBasedDACPlayEn_MASK      (0x1 << LCN40PHY_macbasedDACPlayEnable_macBasedDACPlayEn_SHIFT)
#define LCN40PHY_macbasedDACPlayEnable_macBasedDACPlayMode_SHIFT      1
#define LCN40PHY_macbasedDACPlayEnable_macBasedDACPlayMode_MASK      (0x3 << LCN40PHY_macbasedDACPlayEnable_macBasedDACPlayMode_SHIFT)

/* Bits in LCN40PHY_gainBackOffVal */
#define LCN40PHY_gainBackOffVal_genGainBkOff_SHIFT      0
#define LCN40PHY_gainBackOffVal_genGainBkOff_MASK      (0xf << LCN40PHY_gainBackOffVal_genGainBkOff_SHIFT)
#define LCN40PHY_gainBackOffVal_loGainDataModeBkOff_SHIFT      4
#define LCN40PHY_gainBackOffVal_loGainDataModeBkOff_MASK      (0xf << LCN40PHY_gainBackOffVal_loGainDataModeBkOff_SHIFT)
#define LCN40PHY_gainBackOffVal_hiGainDataModeBkOff_SHIFT      8
#define LCN40PHY_gainBackOffVal_hiGainDataModeBkOff_MASK      (0xf << LCN40PHY_gainBackOffVal_hiGainDataModeBkOff_SHIFT)
#define LCN40PHY_gainBackOffVal_mrcGainBkOff_SHIFT      12
#define LCN40PHY_gainBackOffVal_mrcGainBkOff_MASK      (0xf << LCN40PHY_gainBackOffVal_mrcGainBkOff_SHIFT)

/* Bits in LCN40PHY_lpParam1 */
#define LCN40PHY_lpParam1_lpGuardSmplCnt_SHIFT      8
#define LCN40PHY_lpParam1_lpGuardSmplCnt_MASK      (0xff << LCN40PHY_lpParam1_lpGuardSmplCnt_SHIFT)

/* Bits in LCN40PHY_lpParam2 */
#define LCN40PHY_lpParam2_gainSettleDlySmplCnt_SHIFT      0
#define LCN40PHY_lpParam2_gainSettleDlySmplCnt_MASK      (0xff << LCN40PHY_lpParam2_gainSettleDlySmplCnt_SHIFT)
#define LCN40PHY_lpParam2_gainSettleDlySmplCnt40mhz_SHIFT      8
#define LCN40PHY_lpParam2_gainSettleDlySmplCnt40mhz_MASK      (0xff << LCN40PHY_lpParam2_gainSettleDlySmplCnt40mhz_SHIFT)

/* Bits in LCN40PHY_crsMiscCtrl0 */
#define LCN40PHY_crsMiscCtrl0_usePreFiltPwr_SHIFT      0
#define LCN40PHY_crsMiscCtrl0_usePreFiltPwr_MASK      (0x1 << LCN40PHY_crsMiscCtrl0_usePreFiltPwr_SHIFT)
#define LCN40PHY_crsMiscCtrl0_htMMAgc_SHIFT      1
#define LCN40PHY_crsMiscCtrl0_htMMAgc_MASK      (0x1 << LCN40PHY_crsMiscCtrl0_htMMAgc_SHIFT)
#define LCN40PHY_crsMiscCtrl0_dsblDlyLneEn_SHIFT      2
#define LCN40PHY_crsMiscCtrl0_dsblDlyLneEn_MASK      (0x1 << LCN40PHY_crsMiscCtrl0_dsblDlyLneEn_SHIFT)
#define LCN40PHY_crsMiscCtrl0_condtnlDetOverRide_SHIFT      3
#define LCN40PHY_crsMiscCtrl0_condtnlDetOverRide_MASK      (0x1 << LCN40PHY_crsMiscCtrl0_condtnlDetOverRide_SHIFT)
#define LCN40PHY_crsMiscCtrl0_matchFiltEn_SHIFT      4
#define LCN40PHY_crsMiscCtrl0_matchFiltEn_MASK      (0x1 << LCN40PHY_crsMiscCtrl0_matchFiltEn_SHIFT)
#define LCN40PHY_crsMiscCtrl0_eghtSmplFstPwrOvrRd_SHIFT      7
#define LCN40PHY_crsMiscCtrl0_eghtSmplFstPwrOvrRd_MASK      (0x1 << LCN40PHY_crsMiscCtrl0_eghtSmplFstPwrOvrRd_SHIFT)
#define LCN40PHY_crsMiscCtrl0_gainInAccCompBypass_SHIFT      8
#define LCN40PHY_crsMiscCtrl0_gainInAccCompBypass_MASK      (0x1 << LCN40PHY_crsMiscCtrl0_gainInAccCompBypass_SHIFT)
#define LCN40PHY_crsMiscCtrl0_trigSoftReset_SHIFT      9
#define LCN40PHY_crsMiscCtrl0_trigSoftReset_MASK      (0x1 << LCN40PHY_crsMiscCtrl0_trigSoftReset_SHIFT)
#define LCN40PHY_crsMiscCtrl0_crsTrigOnState_SHIFT      10
#define LCN40PHY_crsMiscCtrl0_crsTrigOnState_MASK      (0xf << LCN40PHY_crsMiscCtrl0_crsTrigOnState_SHIFT)
#define LCN40PHY_crsMiscCtrl0_detCond0AsOr_SHIFT      14
#define LCN40PHY_crsMiscCtrl0_detCond0AsOr_MASK      (0x1 << LCN40PHY_crsMiscCtrl0_detCond0AsOr_SHIFT)

/* Bits in LCN40PHY_aciThreshVal */
#define LCN40PHY_aciThreshVal_aciThresh_SHIFT      0
#define LCN40PHY_aciThreshVal_aciThresh_MASK      (0xff << LCN40PHY_aciThreshVal_aciThresh_SHIFT)

/* Bits in LCN40PHY_nfSubtractVal */
#define LCN40PHY_nfSubtractVal_nfSubVal_SHIFT      0
#define LCN40PHY_nfSubtractVal_nfSubVal_MASK      (0x3ff << LCN40PHY_nfSubtractVal_nfSubVal_SHIFT)

/* Bits in LCN40PHY_crsMiscCtrl1 */
#define LCN40PHY_crsMiscCtrl1_ffoCalcEn_SHIFT      0
#define LCN40PHY_crsMiscCtrl1_ffoCalcEn_MASK      (0x1 << LCN40PHY_crsMiscCtrl1_ffoCalcEn_SHIFT)
#define LCN40PHY_crsMiscCtrl1_pktRxAbortEn_SHIFT      1
#define LCN40PHY_crsMiscCtrl1_pktRxAbortEn_MASK      (0x1 << LCN40PHY_crsMiscCtrl1_pktRxAbortEn_SHIFT)
#define LCN40PHY_crsMiscCtrl1_enable_incr_fst_pwr_dly_SHIFT      2
#define LCN40PHY_crsMiscCtrl1_enable_incr_fst_pwr_dly_MASK      (0x1 << LCN40PHY_crsMiscCtrl1_enable_incr_fst_pwr_dly_SHIFT)
#define LCN40PHY_crsMiscCtrl1_bypass_transient_free_med_gain_SHIFT      3
#define LCN40PHY_crsMiscCtrl1_bypass_transient_free_med_gain_MASK      (0x1 << LCN40PHY_crsMiscCtrl1_bypass_transient_free_med_gain_SHIFT)

/* Bits in LCN40PHY_lnsrOfParam1 */
#define LCN40PHY_lnsrOfParam1_ofdmSyncConfirmAdjst_SHIFT      0
#define LCN40PHY_lnsrOfParam1_ofdmSyncConfirmAdjst_MASK      (0x1f << LCN40PHY_lnsrOfParam1_ofdmSyncConfirmAdjst_SHIFT)
#define LCN40PHY_lnsrOfParam1_holdOnSyncCtrVal_SHIFT      5
#define LCN40PHY_lnsrOfParam1_holdOnSyncCtrVal_MASK      (0x3f << LCN40PHY_lnsrOfParam1_holdOnSyncCtrVal_SHIFT)

/* Bits in LCN40PHY_lnsrOfParam2 */
#define LCN40PHY_lnsrOfParam2_hiGainOfMaxCtrThresh_SHIFT      0
#define LCN40PHY_lnsrOfParam2_hiGainOfMaxCtrThresh_MASK      (0x3f << LCN40PHY_lnsrOfParam2_hiGainOfMaxCtrThresh_SHIFT)
#define LCN40PHY_lnsrOfParam2_loGainOfMaxCtrThresh_SHIFT      6
#define LCN40PHY_lnsrOfParam2_loGainOfMaxCtrThresh_MASK      (0x3f << LCN40PHY_lnsrOfParam2_loGainOfMaxCtrThresh_SHIFT)

/* Bits in LCN40PHY_lnsrOfParam3 */
#define LCN40PHY_lnsrOfParam3_oFiltStepMult_SHIFT      0
#define LCN40PHY_lnsrOfParam3_oFiltStepMult_MASK      (0x1f << LCN40PHY_lnsrOfParam3_oFiltStepMult_SHIFT)
#define LCN40PHY_lnsrOfParam3_oFiltStepShft_SHIFT      5
#define LCN40PHY_lnsrOfParam3_oFiltStepShft_MASK      (0x7 << LCN40PHY_lnsrOfParam3_oFiltStepShft_SHIFT)
#define LCN40PHY_lnsrOfParam3_oFiltMaxPrsntMult_SHIFT      8
#define LCN40PHY_lnsrOfParam3_oFiltMaxPrsntMult_MASK      (0x1f << LCN40PHY_lnsrOfParam3_oFiltMaxPrsntMult_SHIFT)
#define LCN40PHY_lnsrOfParam3_oFiltMaxPrsntShft_SHIFT      13
#define LCN40PHY_lnsrOfParam3_oFiltMaxPrsntShft_MASK      (0x7 << LCN40PHY_lnsrOfParam3_oFiltMaxPrsntShft_SHIFT)

/* Bits in LCN40PHY_triggerConfiguration */
#define LCN40PHY_triggerConfiguration_trig1Config_SHIFT      0
#define LCN40PHY_triggerConfiguration_trig1Config_MASK      (0x1f << LCN40PHY_triggerConfiguration_trig1Config_SHIFT)
#define LCN40PHY_triggerConfiguration_trig2Config_SHIFT      5
#define LCN40PHY_triggerConfiguration_trig2Config_MASK      (0x1f << LCN40PHY_triggerConfiguration_trig2Config_SHIFT)
#define LCN40PHY_triggerConfiguration_trig3Config_SHIFT      10
#define LCN40PHY_triggerConfiguration_trig3Config_MASK      (0x1f << LCN40PHY_triggerConfiguration_trig3Config_SHIFT)

/* Bits in LCN40PHY_gpioTriggerConfig */
#define LCN40PHY_gpioTriggerConfig_swTrig_SHIFT      0
#define LCN40PHY_gpioTriggerConfig_swTrig_MASK      (0x1 << LCN40PHY_gpioTriggerConfig_swTrig_SHIFT)
#define LCN40PHY_gpioTriggerConfig_gpioTrigConfig_SHIFT      1
#define LCN40PHY_gpioTriggerConfig_gpioTrigConfig_MASK      (0x1f << LCN40PHY_gpioTriggerConfig_gpioTrigConfig_SHIFT)
#define LCN40PHY_gpioTriggerConfig_crsTrigOnState1_SHIFT      6
#define LCN40PHY_gpioTriggerConfig_crsTrigOnState1_MASK      (0xf << LCN40PHY_gpioTriggerConfig_crsTrigOnState1_SHIFT)

/* Bits in LCN40PHY_gpioDlyConfig */
#define LCN40PHY_gpioDlyConfig_trig1Dly_SHIFT      0
#define LCN40PHY_gpioDlyConfig_trig1Dly_MASK      (0x7 << LCN40PHY_gpioDlyConfig_trig1Dly_SHIFT)
#define LCN40PHY_gpioDlyConfig_trig2Dly_SHIFT      3
#define LCN40PHY_gpioDlyConfig_trig2Dly_MASK      (0x7 << LCN40PHY_gpioDlyConfig_trig2Dly_SHIFT)
#define LCN40PHY_gpioDlyConfig_trig3Dly_SHIFT      6
#define LCN40PHY_gpioDlyConfig_trig3Dly_MASK      (0x7 << LCN40PHY_gpioDlyConfig_trig3Dly_SHIFT)
#define LCN40PHY_gpioDlyConfig_trig4Dly_SHIFT      9
#define LCN40PHY_gpioDlyConfig_trig4Dly_MASK      (0x7 << LCN40PHY_gpioDlyConfig_trig4Dly_SHIFT)

/* Bits in LCN40PHY_crsMiscParams */
#define LCN40PHY_crsMiscParams_aphyidleSyncVal_SHIFT      0
#define LCN40PHY_crsMiscParams_aphyidleSyncVal_MASK      (0xff << LCN40PHY_crsMiscParams_aphyidleSyncVal_SHIFT)
#define LCN40PHY_crsMiscParams_incSyncCntVal_SHIFT      8
#define LCN40PHY_crsMiscParams_incSyncCntVal_MASK      (0xf << LCN40PHY_crsMiscParams_incSyncCntVal_SHIFT)
#define LCN40PHY_crsMiscParams_lpSkipIncEn_SHIFT      12
#define LCN40PHY_crsMiscParams_lpSkipIncEn_MASK      (0x1 << LCN40PHY_crsMiscParams_lpSkipIncEn_SHIFT)

/* Bits in LCN40PHY_crsDebugReg1 */
#define LCN40PHY_crsDebugReg1_syncCtr_SHIFT      0
#define LCN40PHY_crsDebugReg1_syncCtr_MASK      (0xffff << LCN40PHY_crsDebugReg1_syncCtr_SHIFT)

/* Bits in LCN40PHY_crsMiscCtrl2 */
#define LCN40PHY_crsMiscCtrl2_fastPwrDlyAdjustmentOffset_SHIFT      0
#define LCN40PHY_crsMiscCtrl2_fastPwrDlyAdjustmentOffset_MASK      (0x7 << LCN40PHY_crsMiscCtrl2_fastPwrDlyAdjustmentOffset_SHIFT)
#define LCN40PHY_crsMiscCtrl2_eghtSmplFstPwrLogicEn_SHIFT      3
#define LCN40PHY_crsMiscCtrl2_eghtSmplFstPwrLogicEn_MASK      (0x1 << LCN40PHY_crsMiscCtrl2_eghtSmplFstPwrLogicEn_SHIFT)
#define LCN40PHY_crsMiscCtrl2_medGain3PathDetCntCtrl_SHIFT      4
#define LCN40PHY_crsMiscCtrl2_medGain3PathDetCntCtrl_MASK      (0x1 << LCN40PHY_crsMiscCtrl2_medGain3PathDetCntCtrl_SHIFT)
#define LCN40PHY_crsMiscCtrl2_ofdmDivGainResumeSrchThr_SHIFT      5
#define LCN40PHY_crsMiscCtrl2_ofdmDivGainResumeSrchThr_MASK      (0xf << LCN40PHY_crsMiscCtrl2_ofdmDivGainResumeSrchThr_SHIFT)

/* Bits in LCN40PHY_crsDetFailCtr */
#define LCN40PHY_crsDetFailCtr_detCnfrmFailCtr_SHIFT      0
#define LCN40PHY_crsDetFailCtr_detCnfrmFailCtr_MASK      (0xffff << LCN40PHY_crsDetFailCtr_detCnfrmFailCtr_SHIFT)

/* Bits in LCN40PHY_crsSyncFailCtr */
#define LCN40PHY_crsSyncFailCtr_detSyncFailCtr_SHIFT      0
#define LCN40PHY_crsSyncFailCtr_detSyncFailCtr_MASK      (0xffff << LCN40PHY_crsSyncFailCtr_detSyncFailCtr_SHIFT)

/* Bits in LCN40PHY_failCtrCtrl */
#define LCN40PHY_failCtrCtrl_clearFailCounters_SHIFT      0
#define LCN40PHY_failCtrCtrl_clearFailCounters_MASK      (0x1 << LCN40PHY_failCtrCtrl_clearFailCounters_SHIFT)
#define LCN40PHY_failCtrCtrl_failCtrResetDisable_SHIFT      1
#define LCN40PHY_failCtrCtrl_failCtrResetDisable_MASK      (0x1 << LCN40PHY_failCtrCtrl_failCtrResetDisable_SHIFT)
#define LCN40PHY_failCtrCtrl_clearAbrtCount_SHIFT      2
#define LCN40PHY_failCtrCtrl_clearAbrtCount_MASK      (0x1 << LCN40PHY_failCtrCtrl_clearAbrtCount_SHIFT)

/* Bits in LCN40PHY_failCtrGain */
#define LCN40PHY_failCtrGain_failCtrGainThresh_SHIFT      0
#define LCN40PHY_failCtrGain_failCtrGainThresh_MASK      (0xff << LCN40PHY_failCtrGain_failCtrGainThresh_SHIFT)

/* Bits in LCN40PHY_crsGainRespVal */
#define LCN40PHY_crsGainRespVal_crsGainVal_SHIFT      0
#define LCN40PHY_crsGainRespVal_crsGainVal_MASK      (0xff << LCN40PHY_crsGainRespVal_crsGainVal_SHIFT)
#define LCN40PHY_crsGainRespVal_bandWidth_SHIFT      8
#define LCN40PHY_crsGainRespVal_bandWidth_MASK      (0x3 << LCN40PHY_crsGainRespVal_bandWidth_SHIFT)

/* Bits in LCN40PHY_dcBlockInit */
#define LCN40PHY_dcBlockInit_crsDcBlkShortInit_SHIFT      0
#define LCN40PHY_dcBlockInit_crsDcBlkShortInit_MASK      (0x1 << LCN40PHY_dcBlockInit_crsDcBlkShortInit_SHIFT)
#define LCN40PHY_dcBlockInit_crsDcBlkLongInit_SHIFT      1
#define LCN40PHY_dcBlockInit_crsDcBlkLongInit_MASK      (0x1 << LCN40PHY_dcBlockInit_crsDcBlkLongInit_SHIFT)
#define LCN40PHY_dcBlockInit_crsDcBlkSoftReset_SHIFT      2
#define LCN40PHY_dcBlockInit_crsDcBlkSoftReset_MASK      (0x1 << LCN40PHY_dcBlockInit_crsDcBlkSoftReset_SHIFT)
#define LCN40PHY_dcBlockInit_clipMuxSel_SHIFT      3
#define LCN40PHY_dcBlockInit_clipMuxSel_MASK      (0x3 << LCN40PHY_dcBlockInit_clipMuxSel_SHIFT)
#define LCN40PHY_dcBlockInit_pktGainOverride_SHIFT      5
#define LCN40PHY_dcBlockInit_pktGainOverride_MASK      (0x1 << LCN40PHY_dcBlockInit_pktGainOverride_SHIFT)
#define LCN40PHY_dcBlockInit_pktGainOverRideVal_SHIFT      8
#define LCN40PHY_dcBlockInit_pktGainOverRideVal_MASK      (0xff << LCN40PHY_dcBlockInit_pktGainOverRideVal_SHIFT)

/* Bits in LCN40PHY_crsStConditions1 */
#define LCN40PHY_crsStConditions1_crsSmConditions1_SHIFT      0
#define LCN40PHY_crsStConditions1_crsSmConditions1_MASK      (0xffff << LCN40PHY_crsStConditions1_crsSmConditions1_SHIFT)

/* Bits in LCN40PHY_crsStConditions2 */
#define LCN40PHY_crsStConditions2_crsSmConditions2_SHIFT      0
#define LCN40PHY_crsStConditions2_crsSmConditions2_MASK      (0xffff << LCN40PHY_crsStConditions2_crsSmConditions2_SHIFT)

/* Bits in LCN40PHY_crsStConditions3 */
#define LCN40PHY_crsStConditions3_crsSmConditions3_SHIFT      0
#define LCN40PHY_crsStConditions3_crsSmConditions3_MASK      (0xffff << LCN40PHY_crsStConditions3_crsSmConditions3_SHIFT)

/* Bits in LCN40PHY_crsStConditions4 */
#define LCN40PHY_crsStConditions4_crsSmConditions4_SHIFT      0
#define LCN40PHY_crsStConditions4_crsSmConditions4_MASK      (0xffff << LCN40PHY_crsStConditions4_crsSmConditions4_SHIFT)

/* Bits in LCN40PHY_crsStTransitions */
#define LCN40PHY_crsStTransitions_crsSmTransitions_SHIFT      0
#define LCN40PHY_crsStTransitions_crsSmTransitions_MASK      (0x7ff << LCN40PHY_crsStTransitions_crsSmTransitions_SHIFT)

/* Bits in LCN40PHY_abortCnt */
#define LCN40PHY_abortCnt_abortCount_SHIFT      0
#define LCN40PHY_abortCnt_abortCount_MASK      (0xffff << LCN40PHY_abortCnt_abortCount_SHIFT)

/* Bits in LCN40PHY_nomStTimeOutParams */
#define LCN40PHY_nomStTimeOutParams_enNominalStTimeOut_SHIFT      0
#define LCN40PHY_nomStTimeOutParams_enNominalStTimeOut_MASK      (0x1 << LCN40PHY_nomStTimeOutParams_enNominalStTimeOut_SHIFT)
#define LCN40PHY_nomStTimeOutParams_bypassGainMMCond_SHIFT      1
#define LCN40PHY_nomStTimeOutParams_bypassGainMMCond_MASK      (0x1 << LCN40PHY_nomStTimeOutParams_bypassGainMMCond_SHIFT)
#define LCN40PHY_nomStTimeOutParams_NominalStTimeOut_SHIFT      8
#define LCN40PHY_nomStTimeOutParams_NominalStTimeOut_MASK      (0xff << LCN40PHY_nomStTimeOutParams_NominalStTimeOut_SHIFT)

/* Bits in LCN40PHY_lnsrOfParam4 */
#define LCN40PHY_lnsrOfParam4_oFiltSyncCtrMult_SHIFT      0
#define LCN40PHY_lnsrOfParam4_oFiltSyncCtrMult_MASK      (0x7 << LCN40PHY_lnsrOfParam4_oFiltSyncCtrMult_SHIFT)
#define LCN40PHY_lnsrOfParam4_oFiltSyncCtrShft_SHIFT      3
#define LCN40PHY_lnsrOfParam4_oFiltSyncCtrShft_MASK      (0x3 << LCN40PHY_lnsrOfParam4_oFiltSyncCtrShft_SHIFT)
#define LCN40PHY_lnsrOfParam4_ofMaxPThrUpdtThresh_SHIFT      5
#define LCN40PHY_lnsrOfParam4_ofMaxPThrUpdtThresh_MASK      (0x3f << LCN40PHY_lnsrOfParam4_ofMaxPThrUpdtThresh_SHIFT)

/* Bits in LCN40PHY_rfoverride6val */
#define LCN40PHY_rfoverride6val_lpf_bq1_gain_ovr_val_SHIFT      0
#define LCN40PHY_rfoverride6val_lpf_bq1_gain_ovr_val_MASK      (0xf << LCN40PHY_rfoverride6val_lpf_bq1_gain_ovr_val_SHIFT)
#define LCN40PHY_rfoverride6val_lpf_bq2_gain_ovr_val_SHIFT      4
#define LCN40PHY_rfoverride6val_lpf_bq2_gain_ovr_val_MASK      (0xf << LCN40PHY_rfoverride6val_lpf_bq2_gain_ovr_val_SHIFT)
#define LCN40PHY_rfoverride6val_lpf_rxbuf_gain_ovr_val_SHIFT      8
#define LCN40PHY_rfoverride6val_lpf_rxbuf_gain_ovr_val_MASK      (0xf << LCN40PHY_rfoverride6val_lpf_rxbuf_gain_ovr_val_SHIFT)
#define LCN40PHY_rfoverride6val_lpf_bias_ovr_val_SHIFT      12
#define LCN40PHY_rfoverride6val_lpf_bias_ovr_val_MASK      (0x3 << LCN40PHY_rfoverride6val_lpf_bias_ovr_val_SHIFT)

/* Bits in LCN40PHY_rfoverride6 */
#define LCN40PHY_rfoverride6_lpf_bq1_gain_ovr_SHIFT      0
#define LCN40PHY_rfoverride6_lpf_bq1_gain_ovr_MASK      (0x1 << LCN40PHY_rfoverride6_lpf_bq1_gain_ovr_SHIFT)
#define LCN40PHY_rfoverride6_lpf_bq2_gain_ovr_SHIFT      1
#define LCN40PHY_rfoverride6_lpf_bq2_gain_ovr_MASK      (0x1 << LCN40PHY_rfoverride6_lpf_bq2_gain_ovr_SHIFT)
#define LCN40PHY_rfoverride6_lpf_rxbuf_gain_ovr_SHIFT      2
#define LCN40PHY_rfoverride6_lpf_rxbuf_gain_ovr_MASK      (0x1 << LCN40PHY_rfoverride6_lpf_rxbuf_gain_ovr_SHIFT)
#define LCN40PHY_rfoverride6_lpf_bias_ovr_SHIFT      3
#define LCN40PHY_rfoverride6_lpf_bias_ovr_MASK      (0x1 << LCN40PHY_rfoverride6_lpf_bias_ovr_SHIFT)

/* Bits in LCN40PHY_rfoverride7val */
#define LCN40PHY_rfoverride7val_lpf_sel_rx_buffer_ovr_val_SHIFT      0
#define LCN40PHY_rfoverride7val_lpf_sel_rx_buffer_ovr_val_MASK      (0x3 << LCN40PHY_rfoverride7val_lpf_sel_rx_buffer_ovr_val_SHIFT)
#define LCN40PHY_rfoverride7val_lpf_sel_byp_rxlpf_ovr_val_SHIFT      2
#define LCN40PHY_rfoverride7val_lpf_sel_byp_rxlpf_ovr_val_MASK      (0x3 << LCN40PHY_rfoverride7val_lpf_sel_byp_rxlpf_ovr_val_SHIFT)
#define LCN40PHY_rfoverride7val_lpf_reset_ovr_val_SHIFT      4
#define LCN40PHY_rfoverride7val_lpf_reset_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride7val_lpf_reset_ovr_val_SHIFT)
#define LCN40PHY_rfoverride7val_lpf_hpc_ovr_val_SHIFT      5
#define LCN40PHY_rfoverride7val_lpf_hpc_ovr_val_MASK      (0x7 << LCN40PHY_rfoverride7val_lpf_hpc_ovr_val_SHIFT)
#define LCN40PHY_rfoverride7val_tia_hpc_ovr_val_SHIFT      8
#define LCN40PHY_rfoverride7val_tia_hpc_ovr_val_MASK      (0x7 << LCN40PHY_rfoverride7val_tia_hpc_ovr_val_SHIFT)
#define LCN40PHY_rfoverride7val_tia_dc_loop_bypass_ovr_val_SHIFT      11
#define LCN40PHY_rfoverride7val_tia_dc_loop_bypass_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride7val_tia_dc_loop_bypass_ovr_val_SHIFT)
#define LCN40PHY_rfoverride7val_lpf_aaci_en_ovr_val_SHIFT      12
#define LCN40PHY_rfoverride7val_lpf_aaci_en_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride7val_lpf_aaci_en_ovr_val_SHIFT)
#define LCN40PHY_rfoverride7val_rxrf_wrssi3_pwrup_ovr_val_SHIFT      13
#define LCN40PHY_rfoverride7val_rxrf_wrssi3_pwrup_ovr_val_MASK      (0x7 << LCN40PHY_rfoverride7val_rxrf_wrssi3_pwrup_ovr_val_SHIFT)

/* Bits in LCN40PHY_rfoverride7 */
#define LCN40PHY_rfoverride7_lpf_sel_rx_buffer_ovr_SHIFT      0
#define LCN40PHY_rfoverride7_lpf_sel_rx_buffer_ovr_MASK      (0x1 << LCN40PHY_rfoverride7_lpf_sel_rx_buffer_ovr_SHIFT)
#define LCN40PHY_rfoverride7_lpf_sel_byp_rxlpf_ovr_SHIFT      1
#define LCN40PHY_rfoverride7_lpf_sel_byp_rxlpf_ovr_MASK      (0x1 << LCN40PHY_rfoverride7_lpf_sel_byp_rxlpf_ovr_SHIFT)
#define LCN40PHY_rfoverride7_lpf_reset_ovr_SHIFT      2
#define LCN40PHY_rfoverride7_lpf_reset_ovr_MASK      (0x1 << LCN40PHY_rfoverride7_lpf_reset_ovr_SHIFT)
#define LCN40PHY_rfoverride7_lpf_hpc_ovr_SHIFT      3
#define LCN40PHY_rfoverride7_lpf_hpc_ovr_MASK      (0x1 << LCN40PHY_rfoverride7_lpf_hpc_ovr_SHIFT)
#define LCN40PHY_rfoverride7_tia_hpc_ovr_SHIFT      4
#define LCN40PHY_rfoverride7_tia_hpc_ovr_MASK      (0x1 << LCN40PHY_rfoverride7_tia_hpc_ovr_SHIFT)
#define LCN40PHY_rfoverride7_tia_dc_loop_bypass_ovr_SHIFT      5
#define LCN40PHY_rfoverride7_tia_dc_loop_bypass_ovr_MASK      (0x1 << LCN40PHY_rfoverride7_tia_dc_loop_bypass_ovr_SHIFT)
#define LCN40PHY_rfoverride7_lpf_aaci_en_ovr_SHIFT      6
#define LCN40PHY_rfoverride7_lpf_aaci_en_ovr_MASK      (0x1 << LCN40PHY_rfoverride7_lpf_aaci_en_ovr_SHIFT)
#define LCN40PHY_rfoverride7_rxrf_wrssi3_pwrup_ovr_SHIFT      7
#define LCN40PHY_rfoverride7_rxrf_wrssi3_pwrup_ovr_MASK      (0x7 << LCN40PHY_rfoverride7_rxrf_wrssi3_pwrup_ovr_SHIFT)

/* Bits in LCN40PHY_rfoverride8val */
#define LCN40PHY_rfoverride8val_amode_trsw_rx_pwrup_ovr_val_SHIFT      0
#define LCN40PHY_rfoverride8val_amode_trsw_rx_pwrup_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride8val_amode_trsw_rx_pwrup_ovr_val_SHIFT)
#define LCN40PHY_rfoverride8val_fast_nap_bias_pu_ovr_val_SHIFT      1
#define LCN40PHY_rfoverride8val_fast_nap_bias_pu_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride8val_fast_nap_bias_pu_ovr_val_SHIFT)
#define LCN40PHY_rfoverride8val_logen_pu_ovr_val_SHIFT      2
#define LCN40PHY_rfoverride8val_logen_pu_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride8val_logen_pu_ovr_val_SHIFT)
#define LCN40PHY_rfoverride8val_rxrf_wrssi1_pwrup_ovr_val_SHIFT      3
#define LCN40PHY_rfoverride8val_rxrf_wrssi1_pwrup_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride8val_rxrf_wrssi1_pwrup_ovr_val_SHIFT)
#define LCN40PHY_rfoverride8val_rxrf_wrssi2_pwrup_ovr_val_SHIFT      4
#define LCN40PHY_rfoverride8val_rxrf_wrssi2_pwrup_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride8val_rxrf_wrssi2_pwrup_ovr_val_SHIFT)
#define LCN40PHY_rfoverride8val_lna2_pu_ovr_val_SHIFT      5
#define LCN40PHY_rfoverride8val_lna2_pu_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride8val_lna2_pu_ovr_val_SHIFT)
#define LCN40PHY_rfoverride8val_tia_dc_loop_pu_ovr_val_SHIFT      6
#define LCN40PHY_rfoverride8val_tia_dc_loop_pu_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride8val_tia_dc_loop_pu_ovr_val_SHIFT)
#define LCN40PHY_rfoverride8val_lpf_bias_pu_ovr_val_SHIFT      7
#define LCN40PHY_rfoverride8val_lpf_bias_pu_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride8val_lpf_bias_pu_ovr_val_SHIFT)
#define LCN40PHY_rfoverride8val_lpf_pwrup_override_val_SHIFT      8
#define LCN40PHY_rfoverride8val_lpf_pwrup_override_val_MASK      (0x3 << LCN40PHY_rfoverride8val_lpf_pwrup_override_val_SHIFT)
#define LCN40PHY_rfoverride8val_lpf_nrssi_pu_ovr_val_SHIFT      10
#define LCN40PHY_rfoverride8val_lpf_nrssi_pu_ovr_val_MASK      (0x7 << LCN40PHY_rfoverride8val_lpf_nrssi_pu_ovr_val_SHIFT)
#define LCN40PHY_rfoverride8val_tx_vlin_ovr_val_SHIFT      13
#define LCN40PHY_rfoverride8val_tx_vlin_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride8val_tx_vlin_ovr_val_SHIFT)
#define LCN40PHY_rfoverride8val_logen_rx_pu_ovr_val_SHIFT      14
#define LCN40PHY_rfoverride8val_logen_rx_pu_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride8val_logen_rx_pu_ovr_val_SHIFT)

/* Bits in LCN40PHY_rfoverride8 */
#define LCN40PHY_rfoverride8_amode_trsw_rx_pwrup_ovr_SHIFT      0
#define LCN40PHY_rfoverride8_amode_trsw_rx_pwrup_ovr_MASK      (0x1 << LCN40PHY_rfoverride8_amode_trsw_rx_pwrup_ovr_SHIFT)
#define LCN40PHY_rfoverride8_fast_nap_bias_pu_ovr_SHIFT      1
#define LCN40PHY_rfoverride8_fast_nap_bias_pu_ovr_MASK      (0x1 << LCN40PHY_rfoverride8_fast_nap_bias_pu_ovr_SHIFT)
#define LCN40PHY_rfoverride8_logen_pu_ovr_SHIFT      2
#define LCN40PHY_rfoverride8_logen_pu_ovr_MASK      (0x1 << LCN40PHY_rfoverride8_logen_pu_ovr_SHIFT)
#define LCN40PHY_rfoverride8_rxrf_wrssi1_pwrup_ovr_SHIFT      3
#define LCN40PHY_rfoverride8_rxrf_wrssi1_pwrup_ovr_MASK      (0x1 << LCN40PHY_rfoverride8_rxrf_wrssi1_pwrup_ovr_SHIFT)
#define LCN40PHY_rfoverride8_rxrf_wrssi2_pwrup_ovr_SHIFT      4
#define LCN40PHY_rfoverride8_rxrf_wrssi2_pwrup_ovr_MASK      (0x1 << LCN40PHY_rfoverride8_rxrf_wrssi2_pwrup_ovr_SHIFT)
#define LCN40PHY_rfoverride8_lna2_pu_ovr_SHIFT      5
#define LCN40PHY_rfoverride8_lna2_pu_ovr_MASK      (0x1 << LCN40PHY_rfoverride8_lna2_pu_ovr_SHIFT)
#define LCN40PHY_rfoverride8_tia_dc_loop_pu_ovr_SHIFT      6
#define LCN40PHY_rfoverride8_tia_dc_loop_pu_ovr_MASK      (0x1 << LCN40PHY_rfoverride8_tia_dc_loop_pu_ovr_SHIFT)
#define LCN40PHY_rfoverride8_lpf_bias_pu_ovr_SHIFT      7
#define LCN40PHY_rfoverride8_lpf_bias_pu_ovr_MASK      (0x1 << LCN40PHY_rfoverride8_lpf_bias_pu_ovr_SHIFT)
#define LCN40PHY_rfoverride8_lpf_pwrup_override_SHIFT      8
#define LCN40PHY_rfoverride8_lpf_pwrup_override_MASK      (0x1 << LCN40PHY_rfoverride8_lpf_pwrup_override_SHIFT)
#define LCN40PHY_rfoverride8_lpf_nrssi_pu_ovr_SHIFT      9
#define LCN40PHY_rfoverride8_lpf_nrssi_pu_ovr_MASK      (0x7 << LCN40PHY_rfoverride8_lpf_nrssi_pu_ovr_SHIFT)
#define LCN40PHY_rfoverride8_tx_vlin_ovr_SHIFT      12
#define LCN40PHY_rfoverride8_tx_vlin_ovr_MASK      (0x1 << LCN40PHY_rfoverride8_tx_vlin_ovr_SHIFT)
#define LCN40PHY_rfoverride8_logen_rx_pu_ovr_SHIFT      13
#define LCN40PHY_rfoverride8_logen_rx_pu_ovr_MASK      (0x1 << LCN40PHY_rfoverride8_logen_rx_pu_ovr_SHIFT)

/* Bits in LCN40PHY_AfeCtrlOvr1Val */
#define LCN40PHY_AfeCtrlOvr1Val_adc_pu_ovr_val_SHIFT      0
#define LCN40PHY_AfeCtrlOvr1Val_adc_pu_ovr_val_MASK      (0x1f << LCN40PHY_AfeCtrlOvr1Val_adc_pu_ovr_val_SHIFT)
#define LCN40PHY_AfeCtrlOvr1Val_afe_iqadc_wl_lp_ovr_val_SHIFT      5
#define LCN40PHY_AfeCtrlOvr1Val_afe_iqadc_wl_lp_ovr_val_MASK      (0x1 << LCN40PHY_AfeCtrlOvr1Val_afe_iqadc_wl_lp_ovr_val_SHIFT)
#define LCN40PHY_AfeCtrlOvr1Val_afe_iqadc_flash_only_ovr_val_SHIFT      6
#define LCN40PHY_AfeCtrlOvr1Val_afe_iqadc_flash_only_ovr_val_MASK      (0x1 << LCN40PHY_AfeCtrlOvr1Val_afe_iqadc_flash_only_ovr_val_SHIFT)
#define LCN40PHY_AfeCtrlOvr1Val_afe_iqadc_flash_rez_ovr_val_SHIFT      7
#define LCN40PHY_AfeCtrlOvr1Val_afe_iqadc_flash_rez_ovr_val_MASK      (0x1 << LCN40PHY_AfeCtrlOvr1Val_afe_iqadc_flash_rez_ovr_val_SHIFT)
#define LCN40PHY_AfeCtrlOvr1Val_afe_iqadc_lf_order_ovr_val_SHIFT      8
#define LCN40PHY_AfeCtrlOvr1Val_afe_iqadc_lf_order_ovr_val_MASK      (0x1 << LCN40PHY_AfeCtrlOvr1Val_afe_iqadc_lf_order_ovr_val_SHIFT)
#define LCN40PHY_AfeCtrlOvr1Val_afe_iqadc_lf_lowif_dis_ovr_val_SHIFT      9
#define LCN40PHY_AfeCtrlOvr1Val_afe_iqadc_lf_lowif_dis_ovr_val_MASK      (0x1 << LCN40PHY_AfeCtrlOvr1Val_afe_iqadc_lf_lowif_dis_ovr_val_SHIFT)
#define LCN40PHY_AfeCtrlOvr1Val_afe_iqadc_reset_ovr_val_SHIFT      10
#define LCN40PHY_AfeCtrlOvr1Val_afe_iqadc_reset_ovr_val_MASK      (0x1 << LCN40PHY_AfeCtrlOvr1Val_afe_iqadc_reset_ovr_val_SHIFT)
#define LCN40PHY_AfeCtrlOvr1Val_afe_reset_ov_det_ovr_val_SHIFT      11
#define LCN40PHY_AfeCtrlOvr1Val_afe_reset_ov_det_ovr_val_MASK      (0x1 << LCN40PHY_AfeCtrlOvr1Val_afe_reset_ov_det_ovr_val_SHIFT)
#define LCN40PHY_AfeCtrlOvr1Val_afe_clamp_en_ovr_val_SHIFT      12
#define LCN40PHY_AfeCtrlOvr1Val_afe_clamp_en_ovr_val_MASK      (0x1 << LCN40PHY_AfeCtrlOvr1Val_afe_clamp_en_ovr_val_SHIFT)
#define LCN40PHY_AfeCtrlOvr1Val_afe_iqadc_aux_en_ovr_val_SHIFT      13
#define LCN40PHY_AfeCtrlOvr1Val_afe_iqadc_aux_en_ovr_val_MASK      (0x1 << LCN40PHY_AfeCtrlOvr1Val_afe_iqadc_aux_en_ovr_val_SHIFT)
#define LCN40PHY_AfeCtrlOvr1Val_dac_pu_ovr_val_SHIFT      14
#define LCN40PHY_AfeCtrlOvr1Val_dac_pu_ovr_val_MASK      (0x1 << LCN40PHY_AfeCtrlOvr1Val_dac_pu_ovr_val_SHIFT)

/* Bits in LCN40PHY_AfeCtrlOvr1 */
#define LCN40PHY_AfeCtrlOvr1_adc_pu_ovr_SHIFT      0
#define LCN40PHY_AfeCtrlOvr1_adc_pu_ovr_MASK      (0x1 << LCN40PHY_AfeCtrlOvr1_adc_pu_ovr_SHIFT)
#define LCN40PHY_AfeCtrlOvr1_afe_iqadc_wl_lp_ovr_SHIFT      1
#define LCN40PHY_AfeCtrlOvr1_afe_iqadc_wl_lp_ovr_MASK      (0x1 << LCN40PHY_AfeCtrlOvr1_afe_iqadc_wl_lp_ovr_SHIFT)
#define LCN40PHY_AfeCtrlOvr1_afe_iqadc_flash_only_ovr_SHIFT      2
#define LCN40PHY_AfeCtrlOvr1_afe_iqadc_flash_only_ovr_MASK      (0x1 << LCN40PHY_AfeCtrlOvr1_afe_iqadc_flash_only_ovr_SHIFT)
#define LCN40PHY_AfeCtrlOvr1_afe_iqadc_flash_rez_ovr_SHIFT      3
#define LCN40PHY_AfeCtrlOvr1_afe_iqadc_flash_rez_ovr_MASK      (0x1 << LCN40PHY_AfeCtrlOvr1_afe_iqadc_flash_rez_ovr_SHIFT)
#define LCN40PHY_AfeCtrlOvr1_afe_iqadc_lf_order_ovr_SHIFT      4
#define LCN40PHY_AfeCtrlOvr1_afe_iqadc_lf_order_ovr_MASK      (0x1 << LCN40PHY_AfeCtrlOvr1_afe_iqadc_lf_order_ovr_SHIFT)
#define LCN40PHY_AfeCtrlOvr1_afe_iqadc_lf_lowif_dis_ovr_SHIFT      5
#define LCN40PHY_AfeCtrlOvr1_afe_iqadc_lf_lowif_dis_ovr_MASK      (0x1 << LCN40PHY_AfeCtrlOvr1_afe_iqadc_lf_lowif_dis_ovr_SHIFT)
#define LCN40PHY_AfeCtrlOvr1_afe_iqadc_reset_ovr_SHIFT      6
#define LCN40PHY_AfeCtrlOvr1_afe_iqadc_reset_ovr_MASK      (0x1 << LCN40PHY_AfeCtrlOvr1_afe_iqadc_reset_ovr_SHIFT)
#define LCN40PHY_AfeCtrlOvr1_afe_reset_ov_det_ovr_SHIFT      7
#define LCN40PHY_AfeCtrlOvr1_afe_reset_ov_det_ovr_MASK      (0x1 << LCN40PHY_AfeCtrlOvr1_afe_reset_ov_det_ovr_SHIFT)
#define LCN40PHY_AfeCtrlOvr1_afe_clamp_en_ovr_SHIFT      8
#define LCN40PHY_AfeCtrlOvr1_afe_clamp_en_ovr_MASK      (0x1 << LCN40PHY_AfeCtrlOvr1_afe_clamp_en_ovr_SHIFT)
#define LCN40PHY_AfeCtrlOvr1_afe_iqadc_aux_en_ovr_SHIFT      9
#define LCN40PHY_AfeCtrlOvr1_afe_iqadc_aux_en_ovr_MASK      (0x1 << LCN40PHY_AfeCtrlOvr1_afe_iqadc_aux_en_ovr_SHIFT)
#define LCN40PHY_AfeCtrlOvr1_dac_pu_ovr_SHIFT      10
#define LCN40PHY_AfeCtrlOvr1_dac_pu_ovr_MASK      (0x1 << LCN40PHY_AfeCtrlOvr1_dac_pu_ovr_SHIFT)

/* Bits in LCN40PHY_lpfbwlutreg2 */
#define LCN40PHY_lpfbwlutreg2_lpfbwlut5_SHIFT      0
#define LCN40PHY_lpfbwlutreg2_lpfbwlut5_MASK      (0x7 << LCN40PHY_lpfbwlutreg2_lpfbwlut5_SHIFT)
#define LCN40PHY_lpfbwlutreg2_lpf_ofdm_tx_q_biq1_SHIFT      3
#define LCN40PHY_lpfbwlutreg2_lpf_ofdm_tx_q_biq1_MASK      (0x7 << LCN40PHY_lpfbwlutreg2_lpf_ofdm_tx_q_biq1_SHIFT)
#define LCN40PHY_lpfbwlutreg2_lpf_ofdm_ht_tx_q_biq1_SHIFT      6
#define LCN40PHY_lpfbwlutreg2_lpf_ofdm_ht_tx_q_biq1_MASK      (0x7 << LCN40PHY_lpfbwlutreg2_lpf_ofdm_ht_tx_q_biq1_SHIFT)
#define LCN40PHY_lpfbwlutreg2_lpf_cck_tx_q_biq1_SHIFT      9
#define LCN40PHY_lpfbwlutreg2_lpf_cck_tx_q_biq1_MASK      (0x7 << LCN40PHY_lpfbwlutreg2_lpf_cck_tx_q_biq1_SHIFT)
#define LCN40PHY_lpfbwlutreg2_lpf_ofdm_tx_q_biq2_SHIFT      12
#define LCN40PHY_lpfbwlutreg2_lpf_ofdm_tx_q_biq2_MASK      (0x7 << LCN40PHY_lpfbwlutreg2_lpf_ofdm_tx_q_biq2_SHIFT)

/* Bits in LCN40PHY_lpfbwlutreg3 */
#define LCN40PHY_lpfbwlutreg3_lpf_ofdm_ht_tx_q_biq2_SHIFT      0
#define LCN40PHY_lpfbwlutreg3_lpf_ofdm_ht_tx_q_biq2_MASK      (0x7 << LCN40PHY_lpfbwlutreg3_lpf_ofdm_ht_tx_q_biq2_SHIFT)
#define LCN40PHY_lpfbwlutreg3_lpf_cck_tx_q_biq2_SHIFT      3
#define LCN40PHY_lpfbwlutreg3_lpf_cck_tx_q_biq2_MASK      (0x7 << LCN40PHY_lpfbwlutreg3_lpf_cck_tx_q_biq2_SHIFT)

/* Bits in LCN40PHY_dbg_samp_coll_ctrl */
#define LCN40PHY_dbg_samp_coll_ctrl_samp_coll_en_SHIFT      0
#define LCN40PHY_dbg_samp_coll_ctrl_samp_coll_en_MASK      (0x1 << LCN40PHY_dbg_samp_coll_ctrl_samp_coll_en_SHIFT)
#define LCN40PHY_dbg_samp_coll_ctrl_force_valid_SHIFT      1
#define LCN40PHY_dbg_samp_coll_ctrl_force_valid_MASK      (0x1 << LCN40PHY_dbg_samp_coll_ctrl_force_valid_SHIFT)
#define LCN40PHY_dbg_samp_coll_ctrl_pass_raw_valid_SHIFT      2
#define LCN40PHY_dbg_samp_coll_ctrl_pass_raw_valid_MASK      (0x1 << LCN40PHY_dbg_samp_coll_ctrl_pass_raw_valid_SHIFT)
#define LCN40PHY_dbg_samp_coll_ctrl_start_mac_xfer_trig_mode_SHIFT      5
#define LCN40PHY_dbg_samp_coll_ctrl_start_mac_xfer_trig_mode_MASK      (0x1 << LCN40PHY_dbg_samp_coll_ctrl_start_mac_xfer_trig_mode_SHIFT)
#define LCN40PHY_dbg_samp_coll_ctrl_end_mac_xfer_trig_mode_SHIFT      6
#define LCN40PHY_dbg_samp_coll_ctrl_end_mac_xfer_trig_mode_MASK      (0x1 << LCN40PHY_dbg_samp_coll_ctrl_end_mac_xfer_trig_mode_SHIFT)
#define LCN40PHY_dbg_samp_coll_ctrl_sync_with_clken_SHIFT      7
#define LCN40PHY_dbg_samp_coll_ctrl_sync_with_clken_MASK      (0x1 << LCN40PHY_dbg_samp_coll_ctrl_sync_with_clken_SHIFT)
#define LCN40PHY_dbg_samp_coll_ctrl_send_data2maconly_SHIFT      8
#define LCN40PHY_dbg_samp_coll_ctrl_send_data2maconly_MASK      (0x1 << LCN40PHY_dbg_samp_coll_ctrl_send_data2maconly_SHIFT)
#define LCN40PHY_dbg_samp_coll_ctrl_samp_rate_SHIFT      9
#define LCN40PHY_dbg_samp_coll_ctrl_samp_rate_MASK      (0x1 << LCN40PHY_dbg_samp_coll_ctrl_samp_rate_SHIFT)
#define LCN40PHY_dbg_samp_coll_ctrl_wraparoundspb_SHIFT      14
#define LCN40PHY_dbg_samp_coll_ctrl_wraparoundspb_MASK      (0x1 << LCN40PHY_dbg_samp_coll_ctrl_wraparoundspb_SHIFT)
#define LCN40PHY_dbg_samp_coll_ctrl_conv_vld_frm40_2_80_SHIFT      15
#define LCN40PHY_dbg_samp_coll_ctrl_conv_vld_frm40_2_80_MASK      (0x1 << LCN40PHY_dbg_samp_coll_ctrl_conv_vld_frm40_2_80_SHIFT)

/* Bits in LCN40PHY_dbg_samp_coll_start_mac_xfer_trig_timer_15_0 */
#define LCN40PHY_dbg_samp_coll_start_mac_xfer_trig_timer_15_0_dbg_samp_coll_start_mac_xfer_trig_timer_15_0_SHIFT      0
#define LCN40PHY_dbg_samp_coll_start_mac_xfer_trig_timer_15_0_dbg_samp_coll_start_mac_xfer_trig_timer_15_0_MASK      (0xffff << LCN40PHY_dbg_samp_coll_start_mac_xfer_trig_timer_15_0_dbg_samp_coll_start_mac_xfer_trig_timer_15_0_SHIFT)

/* Bits in LCN40PHY_dbg_samp_coll_start_mac_xfer_trig_timer_31_16 */
#define LCN40PHY_dbg_samp_coll_start_mac_xfer_trig_timer_31_16_dbg_samp_coll_start_mac_xfer_trig_timer_31_16_SHIFT      0
#define LCN40PHY_dbg_samp_coll_start_mac_xfer_trig_timer_31_16_dbg_samp_coll_start_mac_xfer_trig_timer_31_16_MASK      (0xffff << LCN40PHY_dbg_samp_coll_start_mac_xfer_trig_timer_31_16_dbg_samp_coll_start_mac_xfer_trig_timer_31_16_SHIFT)

/* Bits in LCN40PHY_dbg_samp_coll_end_mac_xfer_trig_timer_15_0 */
#define LCN40PHY_dbg_samp_coll_end_mac_xfer_trig_timer_15_0_dbg_samp_coll_end_mac_xfer_trig_timer_15_0_SHIFT      0
#define LCN40PHY_dbg_samp_coll_end_mac_xfer_trig_timer_15_0_dbg_samp_coll_end_mac_xfer_trig_timer_15_0_MASK      (0xffff << LCN40PHY_dbg_samp_coll_end_mac_xfer_trig_timer_15_0_dbg_samp_coll_end_mac_xfer_trig_timer_15_0_SHIFT)

/* Bits in LCN40PHY_dbg_samp_coll_end_mac_xfer_trig_timer_31_16 */
#define LCN40PHY_dbg_samp_coll_end_mac_xfer_trig_timer_31_16_dbg_samp_coll_end_mac_xfer_trig_timer_31_16_SHIFT      0
#define LCN40PHY_dbg_samp_coll_end_mac_xfer_trig_timer_31_16_dbg_samp_coll_end_mac_xfer_trig_timer_31_16_MASK      (0xffff << LCN40PHY_dbg_samp_coll_end_mac_xfer_trig_timer_31_16_dbg_samp_coll_end_mac_xfer_trig_timer_31_16_SHIFT)

/* Bits in LCN40PHY_dbg_reset_sts */
#define LCN40PHY_dbg_reset_sts_reset_stats_SHIFT      0
#define LCN40PHY_dbg_reset_sts_reset_stats_MASK      (0x1 << LCN40PHY_dbg_reset_sts_reset_stats_SHIFT)

/* Bits in LCN40PHY_dbg_samp_coll_sts */
#define LCN40PHY_dbg_samp_coll_sts_samp_coll_done_SHIFT      0
#define LCN40PHY_dbg_samp_coll_sts_samp_coll_done_MASK      (0x1 << LCN40PHY_dbg_samp_coll_sts_samp_coll_done_SHIFT)
#define LCN40PHY_dbg_samp_coll_sts_msb_first20mhzsamples_SHIFT      1
#define LCN40PHY_dbg_samp_coll_sts_msb_first20mhzsamples_MASK      (0x1 << LCN40PHY_dbg_samp_coll_sts_msb_first20mhzsamples_SHIFT)

/* Bits in LCN40PHY_dbg_sts_spb_last_wr_add */
#define LCN40PHY_dbg_sts_spb_last_wr_add_dbg_sts_spb_last_wr_add_SHIFT      0
#define LCN40PHY_dbg_sts_spb_last_wr_add_dbg_sts_spb_last_wr_add_MASK      (0xff << LCN40PHY_dbg_sts_spb_last_wr_add_dbg_sts_spb_last_wr_add_SHIFT)

/* Bits in LCN40PHY_fbbControl1 */
#define LCN40PHY_fbbControl1_k1_i_SHIFT      0
#define LCN40PHY_fbbControl1_k1_i_MASK      (0xfff << LCN40PHY_fbbControl1_k1_i_SHIFT)

/* Bits in LCN40PHY_fbbControl2 */
#define LCN40PHY_fbbControl2_k1_q_SHIFT      0
#define LCN40PHY_fbbControl2_k1_q_MASK      (0xfff << LCN40PHY_fbbControl2_k1_q_SHIFT)

/* Bits in LCN40PHY_fbbControl3 */
#define LCN40PHY_fbbControl3_k2_i_SHIFT      0
#define LCN40PHY_fbbControl3_k2_i_MASK      (0xfff << LCN40PHY_fbbControl3_k2_i_SHIFT)

/* Bits in LCN40PHY_fbbControl4 */
#define LCN40PHY_fbbControl4_k2_q_SHIFT      0
#define LCN40PHY_fbbControl4_k2_q_MASK      (0xfff << LCN40PHY_fbbControl4_k2_q_SHIFT)
#define LCN40PHY_fbbControl4_fbb_shift_SHIFT      12
#define LCN40PHY_fbbControl4_fbb_shift_MASK      (0x7 << LCN40PHY_fbbControl4_fbb_shift_SHIFT)
#define LCN40PHY_fbbControl4_fbb_comp_en_SHIFT      15
#define LCN40PHY_fbbControl4_fbb_comp_en_MASK      (0x1 << LCN40PHY_fbbControl4_fbb_comp_en_SHIFT)

/* Bits in LCN40PHY_fbbControl5 */
#define LCN40PHY_fbbControl5_rf_power_adjust_ovr_val_SHIFT      0
#define LCN40PHY_fbbControl5_rf_power_adjust_ovr_val_MASK      (0x3fff << LCN40PHY_fbbControl5_rf_power_adjust_ovr_val_SHIFT)

/* Bits in LCN40PHY_fbbControl6 */
#define LCN40PHY_fbbControl6_rf_power_adjust_ovr_en_SHIFT      0
#define LCN40PHY_fbbControl6_rf_power_adjust_ovr_en_MASK      (0x1 << LCN40PHY_fbbControl6_rf_power_adjust_ovr_en_SHIFT)

/* Bits in LCN40PHY_iqlocalRadioRegAddr0 */
#define LCN40PHY_iqlocalRadioRegAddr0_txrf_iqcal_gain_waddr_SHIFT      0
#define LCN40PHY_iqlocalRadioRegAddr0_txrf_iqcal_gain_waddr_MASK      (0x3ff << LCN40PHY_iqlocalRadioRegAddr0_txrf_iqcal_gain_waddr_SHIFT)
#define LCN40PHY_iqlocalRadioRegAddr0_txrf_vos_cncl_waddr9to4_SHIFT      10
#define LCN40PHY_iqlocalRadioRegAddr0_txrf_vos_cncl_waddr9to4_MASK      (0x3f << LCN40PHY_iqlocalRadioRegAddr0_txrf_vos_cncl_waddr9to4_SHIFT)

/* Bits in LCN40PHY_iqlocalRadioRegAdd1 */
#define LCN40PHY_iqlocalRadioRegAdd1_txrf_vos_cncl_waddr3to0_SHIFT      10
#define LCN40PHY_iqlocalRadioRegAdd1_txrf_vos_cncl_waddr3to0_MASK      (0xf << LCN40PHY_iqlocalRadioRegAdd1_txrf_vos_cncl_waddr3to0_SHIFT)
#define LCN40PHY_iqlocalRadioRegAdd1_tx_vos_mxi_waddr_SHIFT      0
#define LCN40PHY_iqlocalRadioRegAdd1_tx_vos_mxi_waddr_MASK      (0x3ff << LCN40PHY_iqlocalRadioRegAdd1_tx_vos_mxi_waddr_SHIFT)

/* Bits in LCN40PHY_iqlocalRadioRegAddr2 */
#define LCN40PHY_iqlocalRadioRegAddr2_tx_vos_mxq_waddr_SHIFT      0
#define LCN40PHY_iqlocalRadioRegAddr2_tx_vos_mxq_waddr_MASK      (0x3ff << LCN40PHY_iqlocalRadioRegAddr2_tx_vos_mxq_waddr_SHIFT)
#define LCN40PHY_iqlocalRadioRegAddr2_tx_idac_lo_rfi_waddr9to4_SHIFT      10
#define LCN40PHY_iqlocalRadioRegAddr2_tx_idac_lo_rfi_waddr9to4_MASK      (0x3f << LCN40PHY_iqlocalRadioRegAddr2_tx_idac_lo_rfi_waddr9to4_SHIFT)

/* Bits in LCN40PHY_iqlocalRadioRegAdd3 */
#define LCN40PHY_iqlocalRadioRegAdd3_tx_idac_lo_rfi_waddr3to0_SHIFT      10
#define LCN40PHY_iqlocalRadioRegAdd3_tx_idac_lo_rfi_waddr3to0_MASK      (0xf << LCN40PHY_iqlocalRadioRegAdd3_tx_idac_lo_rfi_waddr3to0_SHIFT)
#define LCN40PHY_iqlocalRadioRegAdd3_tx_idac_lo_rfq_waddr_SHIFT      0
#define LCN40PHY_iqlocalRadioRegAdd3_tx_idac_lo_rfq_waddr_MASK      (0x3ff << LCN40PHY_iqlocalRadioRegAdd3_tx_idac_lo_rfq_waddr_SHIFT)

/* Bits in LCN40PHY_sslnpny_rxfe_muxsel */
#define LCN40PHY_sslnpny_rxfe_muxsel_dbgSelGPIO_SHIFT      0
#define LCN40PHY_sslnpny_rxfe_muxsel_dbgSelGPIO_MASK      (0x7 << LCN40PHY_sslnpny_rxfe_muxsel_dbgSelGPIO_SHIFT)
#define LCN40PHY_sslnpny_rxfe_muxsel_dbgSelDbg_SHIFT      3
#define LCN40PHY_sslnpny_rxfe_muxsel_dbgSelDbg_MASK      (0x7 << LCN40PHY_sslnpny_rxfe_muxsel_dbgSelDbg_SHIFT)

/* Bits in LCN40PHY_sslpnphy_gpio_out_en_15_0 */
#define LCN40PHY_sslpnphy_gpio_out_en_15_0_sslpnphy_gpio_out_en_15_0_SHIFT      0
#define LCN40PHY_sslpnphy_gpio_out_en_15_0_sslpnphy_gpio_out_en_15_0_MASK      (0xffff << LCN40PHY_sslpnphy_gpio_out_en_15_0_sslpnphy_gpio_out_en_15_0_SHIFT)

/* Bits in LCN40PHY_sslpnphy_gpio_ctrl */
#define LCN40PHY_sslpnphy_gpio_ctrl_gpio_en_SHIFT      0
#define LCN40PHY_sslpnphy_gpio_ctrl_gpio_en_MASK      (0x1 << LCN40PHY_sslpnphy_gpio_ctrl_gpio_en_SHIFT)
#define LCN40PHY_sslpnphy_gpio_ctrl_sel_lpphy_gpio_SHIFT      1
#define LCN40PHY_sslpnphy_gpio_ctrl_sel_lpphy_gpio_MASK      (0x1 << LCN40PHY_sslpnphy_gpio_ctrl_sel_lpphy_gpio_SHIFT)
#define LCN40PHY_sslpnphy_gpio_ctrl_gpio_clk_rate_SHIFT      2
#define LCN40PHY_sslpnphy_gpio_ctrl_gpio_clk_rate_MASK      (0x1 << LCN40PHY_sslpnphy_gpio_ctrl_gpio_clk_rate_SHIFT)
#define LCN40PHY_sslpnphy_gpio_ctrl_gpio_gen_out_phase_SHIFT      3
#define LCN40PHY_sslpnphy_gpio_ctrl_gpio_gen_out_phase_MASK      (0x1 << LCN40PHY_sslpnphy_gpio_ctrl_gpio_gen_out_phase_SHIFT)
#define LCN40PHY_sslpnphy_gpio_ctrl_sel_40mhz_en_SHIFT      4
#define LCN40PHY_sslpnphy_gpio_ctrl_sel_40mhz_en_MASK      (0x1 << LCN40PHY_sslpnphy_gpio_ctrl_sel_40mhz_en_SHIFT)
#define LCN40PHY_sslpnphy_gpio_ctrl_stretch_gpio_trig_SHIFT      5
#define LCN40PHY_sslpnphy_gpio_ctrl_stretch_gpio_trig_MASK      (0x1 << LCN40PHY_sslpnphy_gpio_ctrl_stretch_gpio_trig_SHIFT)

/* Bits in LCN40PHY_sslpnphy_gpio_test_reg_34_1 */
#define LCN40PHY_sslpnphy_gpio_test_reg_34_1_sslpnphy_gpio_test_reg_34_SHIFT      0
#define LCN40PHY_sslpnphy_gpio_test_reg_34_1_sslpnphy_gpio_test_reg_34_MASK      (0x1 << LCN40PHY_sslpnphy_gpio_test_reg_34_1_sslpnphy_gpio_test_reg_34_SHIFT)
#define LCN40PHY_sslpnphy_gpio_test_reg_34_1_sslpnphy_gpio_test_reg_1_SHIFT      1
#define LCN40PHY_sslpnphy_gpio_test_reg_34_1_sslpnphy_gpio_test_reg_1_MASK      (0x1 << LCN40PHY_sslpnphy_gpio_test_reg_34_1_sslpnphy_gpio_test_reg_1_SHIFT)

/* Bits in LCN40PHY_cache_hit_count */
#define LCN40PHY_cache_hit_count_cache_hit_count_SHIFT      0
#define LCN40PHY_cache_hit_count_cache_hit_count_MASK      (0xffff << LCN40PHY_cache_hit_count_cache_hit_count_SHIFT)

/* Bits in LCN40PHY_total_tb_count */
#define LCN40PHY_total_tb_count_total_tb_count_SHIFT      0
#define LCN40PHY_total_tb_count_total_tb_count_MASK      (0xffff << LCN40PHY_total_tb_count_total_tb_count_SHIFT)

/* Bits in LCN40PHY_remainingBittb_cache_cnt */
#define LCN40PHY_remainingBittb_cache_cnt_remaining_cache_cnt_SHIFT      0
#define LCN40PHY_remainingBittb_cache_cnt_remaining_cache_cnt_MASK      (0xf << LCN40PHY_remainingBittb_cache_cnt_remaining_cache_cnt_SHIFT)
#define LCN40PHY_remainingBittb_cache_cnt_remaining_tb_cnt_SHIFT      4
#define LCN40PHY_remainingBittb_cache_cnt_remaining_tb_cnt_MASK      (0xf << LCN40PHY_remainingBittb_cache_cnt_remaining_tb_cnt_SHIFT)

/* Bits in LCN40PHY_stMcDebugReg1 */
#define LCN40PHY_stMcDebugReg1_reg1_SHIFT      0
#define LCN40PHY_stMcDebugReg1_reg1_MASK      (0xffff << LCN40PHY_stMcDebugReg1_reg1_SHIFT)

/* Bits in LCN40PHY_stMcDebugReg2 */
#define LCN40PHY_stMcDebugReg2_reg2_SHIFT      0
#define LCN40PHY_stMcDebugReg2_reg2_MASK      (0xffff << LCN40PHY_stMcDebugReg2_reg2_SHIFT)

/* Bits in LCN40PHY_stMcDebugReg3 */
#define LCN40PHY_stMcDebugReg3_reg3_SHIFT      0
#define LCN40PHY_stMcDebugReg3_reg3_MASK      (0xffff << LCN40PHY_stMcDebugReg3_reg3_SHIFT)

/* Bits in LCN40PHY_stMcDebugReg4 */
#define LCN40PHY_stMcDebugReg4_reg4_SHIFT      0
#define LCN40PHY_stMcDebugReg4_reg4_MASK      (0xffff << LCN40PHY_stMcDebugReg4_reg4_SHIFT)

/* Bits in LCN40PHY_stMcDebugReg5 */
#define LCN40PHY_stMcDebugReg5_reg5_SHIFT      0
#define LCN40PHY_stMcDebugReg5_reg5_MASK      (0xffff << LCN40PHY_stMcDebugReg5_reg5_SHIFT)

/* Bits in LCN40PHY_stMcDebugReg6 */
#define LCN40PHY_stMcDebugReg6_reg6_SHIFT      0
#define LCN40PHY_stMcDebugReg6_reg6_MASK      (0xffff << LCN40PHY_stMcDebugReg6_reg6_SHIFT)

/* Bits in LCN40PHY_stMcDebugReg7 */
#define LCN40PHY_stMcDebugReg7_reg7_SHIFT      0
#define LCN40PHY_stMcDebugReg7_reg7_MASK      (0xffff << LCN40PHY_stMcDebugReg7_reg7_SHIFT)

/* Bits in LCN40PHY_stMcDebugReg8 */
#define LCN40PHY_stMcDebugReg8_reg8_SHIFT      0
#define LCN40PHY_stMcDebugReg8_reg8_MASK      (0xffff << LCN40PHY_stMcDebugReg8_reg8_SHIFT)

/* Bits in LCN40PHY_stMcDebugReg9 */
#define LCN40PHY_stMcDebugReg9_reg9_SHIFT      0
#define LCN40PHY_stMcDebugReg9_reg9_MASK      (0xffff << LCN40PHY_stMcDebugReg9_reg9_SHIFT)

/* Bits in LCN40PHY_stMcDebugReg10 */
#define LCN40PHY_stMcDebugReg10_reg10_SHIFT      0
#define LCN40PHY_stMcDebugReg10_reg10_MASK      (0xffff << LCN40PHY_stMcDebugReg10_reg10_SHIFT)

/* Bits in LCN40PHY_pktfsmdbg1 */
#define LCN40PHY_pktfsmdbg1_pktfsmStateTransition_SHIFT      0
#define LCN40PHY_pktfsmdbg1_pktfsmStateTransition_MASK      (0x1ff << LCN40PHY_pktfsmdbg1_pktfsmStateTransition_SHIFT)

/* Bits in LCN40PHY_pktfsmdbg2 */
#define LCN40PHY_pktfsmdbg2_pktfsmStateTransH1_SHIFT      0
#define LCN40PHY_pktfsmdbg2_pktfsmStateTransH1_MASK      (0x1ff << LCN40PHY_pktfsmdbg2_pktfsmStateTransH1_SHIFT)

/* Bits in LCN40PHY_pktfsmdbg3 */
#define LCN40PHY_pktfsmdbg3_pktfsmStateTransH2_SHIFT      0
#define LCN40PHY_pktfsmdbg3_pktfsmStateTransH2_MASK      (0x1ff << LCN40PHY_pktfsmdbg3_pktfsmStateTransH2_SHIFT)

/* Bits in LCN40PHY_pktfsmdbg4 */
#define LCN40PHY_pktfsmdbg4_pktfsmStateTransH3_SHIFT      0
#define LCN40PHY_pktfsmdbg4_pktfsmStateTransH3_MASK      (0x1ff << LCN40PHY_pktfsmdbg4_pktfsmStateTransH3_SHIFT)

/* Bits in LCN40PHY_pktfsmdbg5 */
#define LCN40PHY_pktfsmdbg5_pktfsmStateTransH4_SHIFT      0
#define LCN40PHY_pktfsmdbg5_pktfsmStateTransH4_MASK      (0x1ff << LCN40PHY_pktfsmdbg5_pktfsmStateTransH4_SHIFT)

/* Bits in LCN40PHY_pktfsmdbg6 */
#define LCN40PHY_pktfsmdbg6_pktRxActiveSt_SHIFT      0
#define LCN40PHY_pktfsmdbg6_pktRxActiveSt_MASK      (0xff << LCN40PHY_pktfsmdbg6_pktRxActiveSt_SHIFT)

/* Bits in LCN40PHY_pktfsmdbg7 */
#define LCN40PHY_pktfsmdbg7_rifsDetectedSt_SHIFT      0
#define LCN40PHY_pktfsmdbg7_rifsDetectedSt_MASK      (0xff << LCN40PHY_pktfsmdbg7_rifsDetectedSt_SHIFT)

/* Bits in LCN40PHY_pktfsmdbg8 */
#define LCN40PHY_pktfsmdbg8_ofdm_selectedSt_SHIFT      0
#define LCN40PHY_pktfsmdbg8_ofdm_selectedSt_MASK      (0xff << LCN40PHY_pktfsmdbg8_ofdm_selectedSt_SHIFT)

/* Bits in LCN40PHY_pktfsmdbg9 */
#define LCN40PHY_pktfsmdbg9_bitCounter1_SHIFT      0
#define LCN40PHY_pktfsmdbg9_bitCounter1_MASK      (0xffff << LCN40PHY_pktfsmdbg9_bitCounter1_SHIFT)

/* Bits in LCN40PHY_pktfsmdbg10 */
#define LCN40PHY_pktfsmdbg10_bitCounter2_SHIFT      0
#define LCN40PHY_pktfsmdbg10_bitCounter2_MASK      (0x7fff << LCN40PHY_pktfsmdbg10_bitCounter2_SHIFT)

/* Bits in LCN40PHY_pktfsmdbg11 */
#define LCN40PHY_pktfsmdbg11_scounter_SHIFT      0
#define LCN40PHY_pktfsmdbg11_scounter_MASK      (0x3f << LCN40PHY_pktfsmdbg11_scounter_SHIFT)

/* Bits in LCN40PHY_pktfsmdbg12 */
#define LCN40PHY_pktfsmdbg12_hdrFields1_SHIFT      0
#define LCN40PHY_pktfsmdbg12_hdrFields1_MASK      (0xff << LCN40PHY_pktfsmdbg12_hdrFields1_SHIFT)

/* Bits in LCN40PHY_pktfsmdbg13 */
#define LCN40PHY_pktfsmdbg13_hdrFields2_SHIFT      0
#define LCN40PHY_pktfsmdbg13_hdrFields2_MASK      (0xffff << LCN40PHY_pktfsmdbg13_hdrFields2_SHIFT)

/* Bits in LCN40PHY_pktfsmdbg14 */
#define LCN40PHY_pktfsmdbg14_hdrFields3_SHIFT      0
#define LCN40PHY_pktfsmdbg14_hdrFields3_MASK      (0xff << LCN40PHY_pktfsmdbg14_hdrFields3_SHIFT)

/* Bits in LCN40PHY_pktfsmdbg15 */
#define LCN40PHY_pktfsmdbg15_hdrFields4_SHIFT      0
#define LCN40PHY_pktfsmdbg15_hdrFields4_MASK      (0x3fff << LCN40PHY_pktfsmdbg15_hdrFields4_SHIFT)

/* Bits in LCN40PHY_gpio_data_ctrl */
#define LCN40PHY_gpio_data_ctrl_gpio_mode_sel_SHIFT      0
#define LCN40PHY_gpio_data_ctrl_gpio_mode_sel_MASK      (0xf << LCN40PHY_gpio_data_ctrl_gpio_mode_sel_SHIFT)
#define LCN40PHY_gpio_data_ctrl_bitchunksel_SHIFT      4
#define LCN40PHY_gpio_data_ctrl_bitchunksel_MASK      (0x3 << LCN40PHY_gpio_data_ctrl_bitchunksel_SHIFT)
#define LCN40PHY_gpio_data_ctrl_gpio_mode1_msb_SHIFT      6
#define LCN40PHY_gpio_data_ctrl_gpio_mode1_msb_MASK      (0x1 << LCN40PHY_gpio_data_ctrl_gpio_mode1_msb_SHIFT)
#define LCN40PHY_gpio_data_ctrl_gpio_clkout_en_SHIFT      7
#define LCN40PHY_gpio_data_ctrl_gpio_clkout_en_MASK      (0x1 << LCN40PHY_gpio_data_ctrl_gpio_clkout_en_SHIFT)

/* Bits in LCN40PHY_gpioIndPinEn */
#define LCN40PHY_gpioIndPinEn_gpioPinOutEn_SHIFT      0
#define LCN40PHY_gpioIndPinEn_gpioPinOutEn_MASK      (0x1 << LCN40PHY_gpioIndPinEn_gpioPinOutEn_SHIFT)

/* Bits in LCN40PHY_agcControl44 */
#define LCN40PHY_agcControl44_rssi_clip_thresh_aci_1_SHIFT      0
#define LCN40PHY_agcControl44_rssi_clip_thresh_aci_1_MASK      (0x7f << LCN40PHY_agcControl44_rssi_clip_thresh_aci_1_SHIFT)
#define LCN40PHY_agcControl44_rssi_clip_thresh_aci_2_SHIFT      7
#define LCN40PHY_agcControl44_rssi_clip_thresh_aci_2_MASK      (0x7f << LCN40PHY_agcControl44_rssi_clip_thresh_aci_2_SHIFT)

/* Bits in LCN40PHY_agcControl45 */
#define LCN40PHY_agcControl45_rssi_clip_thresh_aci_3_SHIFT      0
#define LCN40PHY_agcControl45_rssi_clip_thresh_aci_3_MASK      (0x7f << LCN40PHY_agcControl45_rssi_clip_thresh_aci_3_SHIFT)
#define LCN40PHY_agcControl45_rssi_clip_thresh_aci_4_SHIFT      7
#define LCN40PHY_agcControl45_rssi_clip_thresh_aci_4_MASK      (0x7f << LCN40PHY_agcControl45_rssi_clip_thresh_aci_4_SHIFT)

/* Bits in LCN40PHY_agcControl46 */
#define LCN40PHY_agcControl46_rssi_clip_thresh_aci_5_SHIFT      0
#define LCN40PHY_agcControl46_rssi_clip_thresh_aci_5_MASK      (0x7f << LCN40PHY_agcControl46_rssi_clip_thresh_aci_5_SHIFT)
#define LCN40PHY_agcControl46_rssi_clip_thresh_aci_6_SHIFT      7
#define LCN40PHY_agcControl46_rssi_clip_thresh_aci_6_MASK      (0x7f << LCN40PHY_agcControl46_rssi_clip_thresh_aci_6_SHIFT)

/* Bits in LCN40PHY_agcControl47 */
#define LCN40PHY_agcControl47_rssi_clip_thresh_aci_7_SHIFT      0
#define LCN40PHY_agcControl47_rssi_clip_thresh_aci_7_MASK      (0x7f << LCN40PHY_agcControl47_rssi_clip_thresh_aci_7_SHIFT)
#define LCN40PHY_agcControl47_rssi_clip_thresh_aci_8_SHIFT      7
#define LCN40PHY_agcControl47_rssi_clip_thresh_aci_8_MASK      (0x7f << LCN40PHY_agcControl47_rssi_clip_thresh_aci_8_SHIFT)

/* Bits in LCN40PHY_agcControl48 */
#define LCN40PHY_agcControl48_repeat_clip_backoff_SHIFT      	0
#define LCN40PHY_agcControl48_repeat_clip_backoff_MASK      	(0xff << LCN40PHY_agcControl48_repeat_clip_backoff_SHIFT)
#define LCN40PHY_agcControl48_fstr_digi_gain_mask_thresh_SHIFT	8
#define LCN40PHY_agcControl48_fstr_digi_gain_mask_thresh_MASK	(0xff << LCN40PHY_agcControl48_fstr_digi_gain_mask_thresh_SHIFT)

/* Bits in LCN40PHY_agcControl14 */
#define LCN40PHY_agcControl14_rssi_clip_gain_norm_0_SHIFT      0
#define LCN40PHY_agcControl14_rssi_clip_gain_norm_0_MASK      (0xff << LCN40PHY_agcControl14_rssi_clip_gain_norm_0_SHIFT)
#define LCN40PHY_agcControl14_rssi_clip_gain_norm_1_SHIFT      8
#define LCN40PHY_agcControl14_rssi_clip_gain_norm_1_MASK      (0xff << LCN40PHY_agcControl14_rssi_clip_gain_norm_1_SHIFT)

/* Bits in LCN40PHY_agcControl15 */
#define LCN40PHY_agcControl15_rssi_clip_gain_norm_2_SHIFT      0
#define LCN40PHY_agcControl15_rssi_clip_gain_norm_2_MASK      (0xff << LCN40PHY_agcControl15_rssi_clip_gain_norm_2_SHIFT)
#define LCN40PHY_agcControl15_rssi_clip_gain_norm_3_SHIFT      8
#define LCN40PHY_agcControl15_rssi_clip_gain_norm_3_MASK      (0xff << LCN40PHY_agcControl15_rssi_clip_gain_norm_3_SHIFT)

/* Bits in LCN40PHY_agcControl16 */
#define LCN40PHY_agcControl16_rssi_clip_gain_norm_4_SHIFT      0
#define LCN40PHY_agcControl16_rssi_clip_gain_norm_4_MASK      (0xff << LCN40PHY_agcControl16_rssi_clip_gain_norm_4_SHIFT)
#define LCN40PHY_agcControl16_rssi_clip_gain_norm_5_SHIFT      8
#define LCN40PHY_agcControl16_rssi_clip_gain_norm_5_MASK      (0xff << LCN40PHY_agcControl16_rssi_clip_gain_norm_5_SHIFT)

/* Bits in LCN40PHY_agcControl17 */
#define LCN40PHY_agcControl17_rssi_clip_gain_norm_6_SHIFT      0
#define LCN40PHY_agcControl17_rssi_clip_gain_norm_6_MASK      (0xff << LCN40PHY_agcControl17_rssi_clip_gain_norm_6_SHIFT)
#define LCN40PHY_agcControl17_rssi_clip_gain_norm_7_SHIFT      8
#define LCN40PHY_agcControl17_rssi_clip_gain_norm_7_MASK      (0xff << LCN40PHY_agcControl17_rssi_clip_gain_norm_7_SHIFT)

/* Bits in LCN40PHY_agcControl18 */
#define LCN40PHY_agcControl18_rssi_clip_gain_norm_8_SHIFT      0
#define LCN40PHY_agcControl18_rssi_clip_gain_norm_8_MASK      (0xff << LCN40PHY_agcControl18_rssi_clip_gain_norm_8_SHIFT)
#define LCN40PHY_agcControl18_rssi_clip_start_SHIFT      8
#define LCN40PHY_agcControl18_rssi_clip_start_MASK      (0xf << LCN40PHY_agcControl18_rssi_clip_start_SHIFT)

/* Bits in LCN40PHY_agcControl19 */
#define LCN40PHY_agcControl19_rssi_clip_thresh_norm_0_SHIFT      0
#define LCN40PHY_agcControl19_rssi_clip_thresh_norm_0_MASK      (0x7f << LCN40PHY_agcControl19_rssi_clip_thresh_norm_0_SHIFT)
#define LCN40PHY_agcControl19_rssi_clip_thresh_norm_1_SHIFT      7
#define LCN40PHY_agcControl19_rssi_clip_thresh_norm_1_MASK      (0x7f << LCN40PHY_agcControl19_rssi_clip_thresh_norm_1_SHIFT)

/* Bits in LCN40PHY_agcControl20 */
#define LCN40PHY_agcControl20_rssi_clip_thresh_norm_2_SHIFT      0
#define LCN40PHY_agcControl20_rssi_clip_thresh_norm_2_MASK      (0x7f << LCN40PHY_agcControl20_rssi_clip_thresh_norm_2_SHIFT)
#define LCN40PHY_agcControl20_rssi_clip_thresh_norm_3_SHIFT      7
#define LCN40PHY_agcControl20_rssi_clip_thresh_norm_3_MASK      (0x7f << LCN40PHY_agcControl20_rssi_clip_thresh_norm_3_SHIFT)

/* Bits in LCN40PHY_agcControl21 */
#define LCN40PHY_agcControl21_rssi_clip_thresh_norm_4_SHIFT      0
#define LCN40PHY_agcControl21_rssi_clip_thresh_norm_4_MASK      (0x7f << LCN40PHY_agcControl21_rssi_clip_thresh_norm_4_SHIFT)
#define LCN40PHY_agcControl21_rssi_clip_thresh_norm_5_SHIFT      7
#define LCN40PHY_agcControl21_rssi_clip_thresh_norm_5_MASK      (0x7f << LCN40PHY_agcControl21_rssi_clip_thresh_norm_5_SHIFT)

/* Bits in LCN40PHY_agcControl22 */
#define LCN40PHY_agcControl22_rssi_clip_thres_norm_6_SHIFT      0
#define LCN40PHY_agcControl22_rssi_clip_thres_norm_6_MASK      (0x7f << LCN40PHY_agcControl22_rssi_clip_thres_norm_6_SHIFT)
#define LCN40PHY_agcControl22_rssi_clip_thresh_norm_7_SHIFT      7
#define LCN40PHY_agcControl22_rssi_clip_thresh_norm_7_MASK      (0x7f << LCN40PHY_agcControl22_rssi_clip_thresh_norm_7_SHIFT)

/* Bits in LCN40PHY_agcControl23 */
#define LCN40PHY_agcControl23_rssi_clip_thresh_norm_8_SHIFT      0
#define LCN40PHY_agcControl23_rssi_clip_thresh_norm_8_MASK      (0x7f << LCN40PHY_agcControl23_rssi_clip_thresh_norm_8_SHIFT)
#define LCN40PHY_agcControl23_rssi_clip_thresh_norm_9_SHIFT      7
#define LCN40PHY_agcControl23_rssi_clip_thresh_norm_9_MASK      (0x7f << LCN40PHY_agcControl23_rssi_clip_thresh_norm_9_SHIFT)

/* Bits in LCN40PHY_agcControl24 */
#define LCN40PHY_agcControl24_rssi_no_clip_gain_mismatch_SHIFT      0
#define LCN40PHY_agcControl24_rssi_no_clip_gain_mismatch_MASK      (0x3f << LCN40PHY_agcControl24_rssi_no_clip_gain_mismatch_SHIFT)
#define LCN40PHY_agcControl24_rssi_no_clip_gain_adj_SHIFT      8
#define LCN40PHY_agcControl24_rssi_no_clip_gain_adj_MASK      (0xff << LCN40PHY_agcControl24_rssi_no_clip_gain_adj_SHIFT)

/* Bits in LCN40PHY_agcControl25 */
#define LCN40PHY_agcControl25_div_bias_SHIFT      0
#define LCN40PHY_agcControl25_div_bias_MASK      (0xff << LCN40PHY_agcControl25_div_bias_SHIFT)

/* Bits in LCN40PHY_agcControl26 */
#define LCN40PHY_agcControl26_clip_gain_adj_lo_pwr_SHIFT      0
#define LCN40PHY_agcControl26_clip_gain_adj_lo_pwr_MASK      (0xff << LCN40PHY_agcControl26_clip_gain_adj_lo_pwr_SHIFT)
#define LCN40PHY_agcControl26_clip_gain_adj_hi_pwr_SHIFT      8
#define LCN40PHY_agcControl26_clip_gain_adj_hi_pwr_MASK      (0xff << LCN40PHY_agcControl26_clip_gain_adj_hi_pwr_SHIFT)

/* Bits in LCN40PHY_agcControl27 */
#define LCN40PHY_agcControl27_data_mode_gain_bias_db_SHIFT      0
#define LCN40PHY_agcControl27_data_mode_gain_bias_db_MASK      (0xff << LCN40PHY_agcControl27_data_mode_gain_bias_db_SHIFT)
#define LCN40PHY_agcControl27_data_mode_gain_db_adj_dsss_SHIFT      8
#define LCN40PHY_agcControl27_data_mode_gain_db_adj_dsss_MASK      (0xff << LCN40PHY_agcControl27_data_mode_gain_db_adj_dsss_SHIFT)

/* Bits in LCN40PHY_agcControl28 */
#define LCN40PHY_agcControl28_rssi_clip_gain_bt_0_SHIFT      0
#define LCN40PHY_agcControl28_rssi_clip_gain_bt_0_MASK      (0xff << LCN40PHY_agcControl28_rssi_clip_gain_bt_0_SHIFT)
#define LCN40PHY_agcControl28_rssi_clip_gain_bt_1_SHIFT      8
#define LCN40PHY_agcControl28_rssi_clip_gain_bt_1_MASK      (0xff << LCN40PHY_agcControl28_rssi_clip_gain_bt_1_SHIFT)

/* Bits in LCN40PHY_agcControl29 */
#define LCN40PHY_agcControl29_rssi_clip_gain_bt_2_SHIFT      0
#define LCN40PHY_agcControl29_rssi_clip_gain_bt_2_MASK      (0xff << LCN40PHY_agcControl29_rssi_clip_gain_bt_2_SHIFT)
#define LCN40PHY_agcControl29_rssi_clip_gain_bt_3_SHIFT      8
#define LCN40PHY_agcControl29_rssi_clip_gain_bt_3_MASK      (0xff << LCN40PHY_agcControl29_rssi_clip_gain_bt_3_SHIFT)

/* Bits in LCN40PHY_agcControl30 */
#define LCN40PHY_agcControl30_rssi_clip_gain_bt_4_SHIFT      0
#define LCN40PHY_agcControl30_rssi_clip_gain_bt_4_MASK      (0xff << LCN40PHY_agcControl30_rssi_clip_gain_bt_4_SHIFT)
#define LCN40PHY_agcControl30_rssi_clip_gain_bt_5_SHIFT      8
#define LCN40PHY_agcControl30_rssi_clip_gain_bt_5_MASK      (0xff << LCN40PHY_agcControl30_rssi_clip_gain_bt_5_SHIFT)

/* Bits in LCN40PHY_agcControl31 */
#define LCN40PHY_agcControl31_rssi_clip_gain_bt_6_SHIFT      0
#define LCN40PHY_agcControl31_rssi_clip_gain_bt_6_MASK      (0xff << LCN40PHY_agcControl31_rssi_clip_gain_bt_6_SHIFT)
#define LCN40PHY_agcControl31_rssi_clip_gain_bt_7_SHIFT      8
#define LCN40PHY_agcControl31_rssi_clip_gain_bt_7_MASK      (0xff << LCN40PHY_agcControl31_rssi_clip_gain_bt_7_SHIFT)

/* Bits in LCN40PHY_agcControl32 */
#define LCN40PHY_agcControl32_rssi_clip_gain_bt_8_SHIFT      0
#define LCN40PHY_agcControl32_rssi_clip_gain_bt_8_MASK      (0xff << LCN40PHY_agcControl32_rssi_clip_gain_bt_8_SHIFT)

/* Bits in LCN40PHY_agcControl33 */
#define LCN40PHY_agcControl33_rssi_clip_gain_aci_0_SHIFT      0
#define LCN40PHY_agcControl33_rssi_clip_gain_aci_0_MASK      (0xff << LCN40PHY_agcControl33_rssi_clip_gain_aci_0_SHIFT)
#define LCN40PHY_agcControl33_rssi_clip_gain_aci_1_SHIFT      8
#define LCN40PHY_agcControl33_rssi_clip_gain_aci_1_MASK      (0xff << LCN40PHY_agcControl33_rssi_clip_gain_aci_1_SHIFT)

/* Bits in LCN40PHY_agcControl34 */
#define LCN40PHY_agcControl34_rssi_clip_gain_aci_2_SHIFT      0
#define LCN40PHY_agcControl34_rssi_clip_gain_aci_2_MASK      (0xff << LCN40PHY_agcControl34_rssi_clip_gain_aci_2_SHIFT)
#define LCN40PHY_agcControl34_rssi_clip_gain_aci_3_SHIFT      8
#define LCN40PHY_agcControl34_rssi_clip_gain_aci_3_MASK      (0xff << LCN40PHY_agcControl34_rssi_clip_gain_aci_3_SHIFT)

/* Bits in LCN40PHY_agcControl35 */
#define LCN40PHY_agcControl35_rssi_clip_gain_aci_4_SHIFT      0
#define LCN40PHY_agcControl35_rssi_clip_gain_aci_4_MASK      (0xff << LCN40PHY_agcControl35_rssi_clip_gain_aci_4_SHIFT)
#define LCN40PHY_agcControl35_rssi_clip_gain_aci_5_SHIFT      8
#define LCN40PHY_agcControl35_rssi_clip_gain_aci_5_MASK      (0xff << LCN40PHY_agcControl35_rssi_clip_gain_aci_5_SHIFT)

/* Bits in LCN40PHY_agcControl36 */
#define LCN40PHY_agcControl36_rssi_clip_gain_aci_6_SHIFT      0
#define LCN40PHY_agcControl36_rssi_clip_gain_aci_6_MASK      (0xff << LCN40PHY_agcControl36_rssi_clip_gain_aci_6_SHIFT)
#define LCN40PHY_agcControl36_rssi_clip_gain_aci_7_SHIFT      8
#define LCN40PHY_agcControl36_rssi_clip_gain_aci_7_MASK      (0xff << LCN40PHY_agcControl36_rssi_clip_gain_aci_7_SHIFT)

/* Bits in LCN40PHY_agcControl37 */
#define LCN40PHY_agcControl37_rssi_clip_gain_aci_8_SHIFT      0
#define LCN40PHY_agcControl37_rssi_clip_gain_aci_8_MASK      (0xff << LCN40PHY_agcControl37_rssi_clip_gain_aci_8_SHIFT)
#define LCN40PHY_agcControl37_rssi_no_clip_gain_aci_SHIFT      8
#define LCN40PHY_agcControl37_rssi_no_clip_gain_aci_MASK      (0xff << LCN40PHY_agcControl37_rssi_no_clip_gain_aci_SHIFT)

/* Bits in LCN40PHY_agcControl38 */
#define LCN40PHY_agcControl38_rssi_no_clip_gain_normal_SHIFT      0
#define LCN40PHY_agcControl38_rssi_no_clip_gain_normal_MASK      (0xff << LCN40PHY_agcControl38_rssi_no_clip_gain_normal_SHIFT)
#define LCN40PHY_agcControl38_rssi_no_clip_gain_bt_SHIFT      8
#define LCN40PHY_agcControl38_rssi_no_clip_gain_bt_MASK      (0xff << LCN40PHY_agcControl38_rssi_no_clip_gain_bt_SHIFT)

/* Bits in LCN40PHY_agcControl39 */
#define LCN40PHY_agcControl39_rssi_clip_thresh_bt_0_SHIFT      0
#define LCN40PHY_agcControl39_rssi_clip_thresh_bt_0_MASK      (0x7f << LCN40PHY_agcControl39_rssi_clip_thresh_bt_0_SHIFT)
#define LCN40PHY_agcControl39_rssi_clip_thresh_bt_1_SHIFT      7
#define LCN40PHY_agcControl39_rssi_clip_thresh_bt_1_MASK      (0x7f << LCN40PHY_agcControl39_rssi_clip_thresh_bt_1_SHIFT)

/* Bits in LCN40PHY_agcControl40 */
#define LCN40PHY_agcControl40_rssi_clip_thresh_bt_2_SHIFT      0
#define LCN40PHY_agcControl40_rssi_clip_thresh_bt_2_MASK      (0x7f << LCN40PHY_agcControl40_rssi_clip_thresh_bt_2_SHIFT)
#define LCN40PHY_agcControl40_rssi_clip_thresh_bt_3_SHIFT      7
#define LCN40PHY_agcControl40_rssi_clip_thresh_bt_3_MASK      (0x7f << LCN40PHY_agcControl40_rssi_clip_thresh_bt_3_SHIFT)

/* Bits in LCN40PHY_agcControl41 */
#define LCN40PHY_agcControl41_rssi_clip_thresh_bt_4_SHIFT      0
#define LCN40PHY_agcControl41_rssi_clip_thresh_bt_4_MASK      (0x7f << LCN40PHY_agcControl41_rssi_clip_thresh_bt_4_SHIFT)
#define LCN40PHY_agcControl41_rssi_clip_thresh_bt_5_SHIFT      7
#define LCN40PHY_agcControl41_rssi_clip_thresh_bt_5_MASK      (0x7f << LCN40PHY_agcControl41_rssi_clip_thresh_bt_5_SHIFT)

/* Bits in LCN40PHY_agcControl42 */
#define LCN40PHY_agcControl42_rssi_clip_thres_bt_6_SHIFT      0
#define LCN40PHY_agcControl42_rssi_clip_thres_bt_6_MASK      (0x7f << LCN40PHY_agcControl42_rssi_clip_thres_bt_6_SHIFT)
#define LCN40PHY_agcControl42_rssi_clip_thresh_bt_7_SHIFT      7
#define LCN40PHY_agcControl42_rssi_clip_thresh_bt_7_MASK      (0x7f << LCN40PHY_agcControl42_rssi_clip_thresh_bt_7_SHIFT)

/* Bits in LCN40PHY_agcControl43 */
#define LCN40PHY_agcControl43_rssi_clip_thresh_bt_8_SHIFT      0
#define LCN40PHY_agcControl43_rssi_clip_thresh_bt_8_MASK      (0x7f << LCN40PHY_agcControl43_rssi_clip_thresh_bt_8_SHIFT)
#define LCN40PHY_agcControl43_rssi_clip_thresh_aci_0_SHIFT      7
#define LCN40PHY_agcControl43_rssi_clip_thresh_aci_0_MASK      (0x7f << LCN40PHY_agcControl43_rssi_clip_thresh_aci_0_SHIFT)

/* Bits in LCN40PHY_NsyncscramInit0 */
#define LCN40PHY_NsyncscramInit0_Nsyncscram0Init_SHIFT      0
#define LCN40PHY_NsyncscramInit0_Nsyncscram0Init_MASK      (0x7f << LCN40PHY_NsyncscramInit0_Nsyncscram0Init_SHIFT)
#define LCN40PHY_NsyncscramInit0_Nsyncscram1Init_SHIFT      7
#define LCN40PHY_NsyncscramInit0_Nsyncscram1Init_MASK      (0x7f << LCN40PHY_NsyncscramInit0_Nsyncscram1Init_SHIFT)

/* Bits in LCN40PHY_NsyncscramInit1 */
#define LCN40PHY_NsyncscramInit1_Nsyncscram2Init_SHIFT      0
#define LCN40PHY_NsyncscramInit1_Nsyncscram2Init_MASK      (0x7f << LCN40PHY_NsyncscramInit1_Nsyncscram2Init_SHIFT)
#define LCN40PHY_NsyncscramInit1_Nsyncscram3Init_SHIFT      7
#define LCN40PHY_NsyncscramInit1_Nsyncscram3Init_MASK      (0x7f << LCN40PHY_NsyncscramInit1_Nsyncscram3Init_SHIFT)

/* Bits in LCN40PHY_initswizzlepattern */
#define LCN40PHY_initswizzlepattern_QAM64swizpatternwise20_SHIFT      0
#define LCN40PHY_initswizzlepattern_QAM64swizpatternwise20_MASK      (0x3 << LCN40PHY_initswizzlepattern_QAM64swizpatternwise20_SHIFT)
#define LCN40PHY_initswizzlepattern_QAM64swizpatternwise40_SHIFT      2
#define LCN40PHY_initswizzlepattern_QAM64swizpatternwise40_MASK      (0x3 << LCN40PHY_initswizzlepattern_QAM64swizpatternwise40_SHIFT)
#define LCN40PHY_initswizzlepattern_QAM64swizpattern11ndup_SHIFT      4
#define LCN40PHY_initswizzlepattern_QAM64swizpattern11ndup_MASK      (0x3 << LCN40PHY_initswizzlepattern_QAM64swizpattern11ndup_SHIFT)

/* Bits in LCN40PHY_SubCarrierSpacing */
#define LCN40PHY_SubCarrierSpacing_nSubCrSpacingHt40_SHIFT      0
#define LCN40PHY_SubCarrierSpacing_nSubCrSpacingHt40_MASK      (0xf << LCN40PHY_SubCarrierSpacing_nSubCrSpacingHt40_SHIFT)

/* Bits in LCN40PHY_WwiseLengthIndex */
#define LCN40PHY_WwiseLengthIndex_WwiseLengthIndexHi_SHIFT      8
#define LCN40PHY_WwiseLengthIndex_WwiseLengthIndexHi_MASK      (0x3f << LCN40PHY_WwiseLengthIndex_WwiseLengthIndexHi_SHIFT)
#define LCN40PHY_WwiseLengthIndex_WwiseLengthIndexLo_SHIFT      0
#define LCN40PHY_WwiseLengthIndex_WwiseLengthIndexLo_MASK      (0x3f << LCN40PHY_WwiseLengthIndex_WwiseLengthIndexLo_SHIFT)

/* Bits in LCN40PHY_NsyncLengthIndex */
#define LCN40PHY_NsyncLengthIndex_NsyncLengthIndexHi_SHIFT      8
#define LCN40PHY_NsyncLengthIndex_NsyncLengthIndexHi_MASK      (0x3f << LCN40PHY_NsyncLengthIndex_NsyncLengthIndexHi_SHIFT)
#define LCN40PHY_NsyncLengthIndex_NsyncLengthIndexLo_SHIFT      0
#define LCN40PHY_NsyncLengthIndex_NsyncLengthIndexLo_MASK      (0x3f << LCN40PHY_NsyncLengthIndex_NsyncLengthIndexLo_SHIFT)

/* Bits in LCN40PHY_TxMacIfHoldOff */
#define LCN40PHY_TxMacIfHoldOff_holdoffval_SHIFT      0
#define LCN40PHY_TxMacIfHoldOff_holdoffval_MASK      (0xff << LCN40PHY_TxMacIfHoldOff_holdoffval_SHIFT)

/* Bits in LCN40PHY_TxServiceField */
#define LCN40PHY_TxServiceField_TxServiceField_SHIFT      0
#define LCN40PHY_TxServiceField_TxServiceField_MASK      (0xffff << LCN40PHY_TxServiceField_TxServiceField_SHIFT)

/* Bits in LCN40PHY_TxRealFrameDelay */
#define LCN40PHY_TxRealFrameDelay_realframedelay_SHIFT      0
#define LCN40PHY_TxRealFrameDelay_realframedelay_MASK      (0x3ff << LCN40PHY_TxRealFrameDelay_realframedelay_SHIFT)

/* Bits in LCN40PHY_TxRifsFrameDelay */
#define LCN40PHY_TxRifsFrameDelay_rifsframedelay_SHIFT      0
#define LCN40PHY_TxRifsFrameDelay_rifsframedelay_MASK      (0x3ff << LCN40PHY_TxRifsFrameDelay_rifsframedelay_SHIFT)

/* Bits in LCN40PHY_TxLongLengthErrTimeOut */
#define LCN40PHY_TxLongLengthErrTimeOut_longLengthErrTimeOut_SHIFT      0
#define LCN40PHY_TxLongLengthErrTimeOut_longLengthErrTimeOut_MASK      (0x7 << LCN40PHY_TxLongLengthErrTimeOut_longLengthErrTimeOut_SHIFT)

/* Bits in LCN40PHY_MapperControl0 */
#define LCN40PHY_MapperControl0_dupModEn_SHIFT      0
#define LCN40PHY_MapperControl0_dupModEn_MASK      (0x1 << LCN40PHY_MapperControl0_dupModEn_SHIFT)
#define LCN40PHY_MapperControl0_DupmodeShiftEn_SHIFT      1
#define LCN40PHY_MapperControl0_DupmodeShiftEn_MASK      (0x1 << LCN40PHY_MapperControl0_DupmodeShiftEn_SHIFT)
#define LCN40PHY_MapperControl0_pltCfgBypass_SHIFT      2
#define LCN40PHY_MapperControl0_pltCfgBypass_MASK      (0x1 << LCN40PHY_MapperControl0_pltCfgBypass_SHIFT)

/* Bits in LCN40PHY_MapperControl1 */
#define LCN40PHY_MapperControl1_wise20pilotcyclecnt_SHIFT      0
#define LCN40PHY_MapperControl1_wise20pilotcyclecnt_MASK      (0x7 << LCN40PHY_MapperControl1_wise20pilotcyclecnt_SHIFT)

/* Bits in LCN40PHY_TxPltCfgLsig */
#define LCN40PHY_TxPltCfgLsig_lsigPltCfg_SHIFT      0
#define LCN40PHY_TxPltCfgLsig_lsigPltCfg_MASK      (0xfff << LCN40PHY_TxPltCfgLsig_lsigPltCfg_SHIFT)

/* Bits in LCN40PHY_TxPltCfgHTsig1 */
#define LCN40PHY_TxPltCfgHTsig1_htsig1PltCfg_SHIFT      0
#define LCN40PHY_TxPltCfgHTsig1_htsig1PltCfg_MASK      (0xfff << LCN40PHY_TxPltCfgHTsig1_htsig1PltCfg_SHIFT)

/* Bits in LCN40PHY_TxPltCfgHTsig2 */
#define LCN40PHY_TxPltCfgHTsig2_htsig2PltCfg_SHIFT      0
#define LCN40PHY_TxPltCfgHTsig2_htsig2PltCfg_MASK      (0xfff << LCN40PHY_TxPltCfgHTsig2_htsig2PltCfg_SHIFT)

/* Bits in LCN40PHY_TxPltCfgD0 */
#define LCN40PHY_TxPltCfgD0_d0PltCfg_SHIFT      0
#define LCN40PHY_TxPltCfgD0_d0PltCfg_MASK      (0xfff << LCN40PHY_TxPltCfgD0_d0PltCfg_SHIFT)

/* Bits in LCN40PHY_TxPltCfgD1 */
#define LCN40PHY_TxPltCfgD1_d1PltCfg_SHIFT      0
#define LCN40PHY_TxPltCfgD1_d1PltCfg_MASK      (0xfff << LCN40PHY_TxPltCfgD1_d1PltCfg_SHIFT)

/* Bits in LCN40PHY_TxPltCfgD2 */
#define LCN40PHY_TxPltCfgD2_d2PltCfg_SHIFT      0
#define LCN40PHY_TxPltCfgD2_d2PltCfg_MASK      (0xfff << LCN40PHY_TxPltCfgD2_d2PltCfg_SHIFT)

/* Bits in LCN40PHY_TxPltCfgD3 */
#define LCN40PHY_TxPltCfgD3_d3PltCfg_SHIFT      0
#define LCN40PHY_TxPltCfgD3_d3PltCfg_MASK      (0xfff << LCN40PHY_TxPltCfgD3_d3PltCfg_SHIFT)

/* Bits in LCN40PHY_SiggenControl0 */
#define LCN40PHY_SiggenControl0_scramstartbit_SHIFT      9
#define LCN40PHY_SiggenControl0_scramstartbit_MASK      (0x7f << LCN40PHY_SiggenControl0_scramstartbit_SHIFT)

/* Bits in LCN40PHY_nsynccrcmask0 */
#define LCN40PHY_nsynccrcmask0_nsynccrcmask0_SHIFT      0
#define LCN40PHY_nsynccrcmask0_nsynccrcmask0_MASK      (0xffff << LCN40PHY_nsynccrcmask0_nsynccrcmask0_SHIFT)

/* Bits in LCN40PHY_nsynccrcmask1 */
#define LCN40PHY_nsynccrcmask1_nsynccrcmask1_SHIFT      0
#define LCN40PHY_nsynccrcmask1_nsynccrcmask1_MASK      (0xffff << LCN40PHY_nsynccrcmask1_nsynccrcmask1_SHIFT)

/* Bits in LCN40PHY_nsynccrcmask2 */
#define LCN40PHY_nsynccrcmask2_nsynccrcmask2_SHIFT      0
#define LCN40PHY_nsynccrcmask2_nsynccrcmask2_MASK      (0xffff << LCN40PHY_nsynccrcmask2_nsynccrcmask2_SHIFT)

/* Bits in LCN40PHY_nsynccrcmask3 */
#define LCN40PHY_nsynccrcmask3_nsynccrcmask3_SHIFT      0
#define LCN40PHY_nsynccrcmask3_nsynccrcmask3_MASK      (0xffff << LCN40PHY_nsynccrcmask3_nsynccrcmask3_SHIFT)

/* Bits in LCN40PHY_nsynccrcmask4 */
#define LCN40PHY_nsynccrcmask4_nsynccrcmask4_SHIFT      0
#define LCN40PHY_nsynccrcmask4_nsynccrcmask4_MASK      (0xff << LCN40PHY_nsynccrcmask4_nsynccrcmask4_SHIFT)

/* Bits in LCN40PHY_crcpolynomial */
#define LCN40PHY_crcpolynomial_wwisecrcpoly_SHIFT      0
#define LCN40PHY_crcpolynomial_wwisecrcpoly_MASK      (0xff << LCN40PHY_crcpolynomial_wwisecrcpoly_SHIFT)
#define LCN40PHY_crcpolynomial_nsynccrcpoly_SHIFT      8
#define LCN40PHY_crcpolynomial_nsynccrcpoly_MASK      (0xff << LCN40PHY_crcpolynomial_nsynccrcpoly_SHIFT)

/* Bits in LCN40PHY_NumSigCnt */
#define LCN40PHY_NumSigCnt_sigcntwise20_SHIFT      0
#define LCN40PHY_NumSigCnt_sigcntwise20_MASK      (0x1 << LCN40PHY_NumSigCnt_sigcntwise20_SHIFT)
#define LCN40PHY_NumSigCnt_sigcntwise40_SHIFT      1
#define LCN40PHY_NumSigCnt_sigcntwise40_MASK      (0x1 << LCN40PHY_NumSigCnt_sigcntwise40_SHIFT)
#define LCN40PHY_NumSigCnt_sigcnt11n20_SHIFT      2
#define LCN40PHY_NumSigCnt_sigcnt11n20_MASK      (0x1 << LCN40PHY_NumSigCnt_sigcnt11n20_SHIFT)
#define LCN40PHY_NumSigCnt_sigcnt11n40_SHIFT      3
#define LCN40PHY_NumSigCnt_sigcnt11n40_MASK      (0x1 << LCN40PHY_NumSigCnt_sigcnt11n40_SHIFT)

/* Bits in LCN40PHY_sigstartbitCtrl */
#define LCN40PHY_sigstartbitCtrl_nsynccrcstartbit_SHIFT      0
#define LCN40PHY_sigstartbitCtrl_nsynccrcstartbit_MASK      (0x3f << LCN40PHY_sigstartbitCtrl_nsynccrcstartbit_SHIFT)
#define LCN40PHY_sigstartbitCtrl_wwisecrcstartbit_SHIFT      6
#define LCN40PHY_sigstartbitCtrl_wwisecrcstartbit_MASK      (0x3f << LCN40PHY_sigstartbitCtrl_wwisecrcstartbit_SHIFT)
#define LCN40PHY_sigstartbitCtrl_wisecrcen_SHIFT      12
#define LCN40PHY_sigstartbitCtrl_wisecrcen_MASK      (0x1 << LCN40PHY_sigstartbitCtrl_wisecrcen_SHIFT)
#define LCN40PHY_sigstartbitCtrl_nsynccrcen_SHIFT      13
#define LCN40PHY_sigstartbitCtrl_nsynccrcen_MASK      (0x1 << LCN40PHY_sigstartbitCtrl_nsynccrcen_SHIFT)
#define LCN40PHY_sigstartbitCtrl_UseMtxparity_SHIFT      14
#define LCN40PHY_sigstartbitCtrl_UseMtxparity_MASK      (0x1 << LCN40PHY_sigstartbitCtrl_UseMtxparity_SHIFT)

/* Bits in LCN40PHY_crcpolyorder */
#define LCN40PHY_crcpolyorder_nsynccrcpolyorder_SHIFT      0
#define LCN40PHY_crcpolyorder_nsynccrcpolyorder_MASK      (0x7 << LCN40PHY_crcpolyorder_nsynccrcpolyorder_SHIFT)
#define LCN40PHY_crcpolyorder_wwisecrcpolyorder_SHIFT      3
#define LCN40PHY_crcpolyorder_wwisecrcpolyorder_MASK      (0x7 << LCN40PHY_crcpolyorder_wwisecrcpolyorder_SHIFT)

/* Bits in LCN40PHY_NumDatatonesWise20sig */
#define LCN40PHY_NumDatatonesWise20sig_sig0datatoneswise20_SHIFT      0
#define LCN40PHY_NumDatatonesWise20sig_sig0datatoneswise20_MASK      (0xff << LCN40PHY_NumDatatonesWise20sig_sig0datatoneswise20_SHIFT)
#define LCN40PHY_NumDatatonesWise20sig_sig1datatoneswise20_SHIFT      8
#define LCN40PHY_NumDatatonesWise20sig_sig1datatoneswise20_MASK      (0xff << LCN40PHY_NumDatatonesWise20sig_sig1datatoneswise20_SHIFT)

/* Bits in LCN40PHY_NumDatatonesWise40sig */
#define LCN40PHY_NumDatatonesWise40sig_sig0datatoneswise40_SHIFT      0
#define LCN40PHY_NumDatatonesWise40sig_sig0datatoneswise40_MASK      (0xff << LCN40PHY_NumDatatonesWise40sig_sig0datatoneswise40_SHIFT)
#define LCN40PHY_NumDatatonesWise40sig_sig1datatoneswise40_SHIFT      8
#define LCN40PHY_NumDatatonesWise40sig_sig1datatoneswise40_MASK      (0xff << LCN40PHY_NumDatatonesWise40sig_sig1datatoneswise40_SHIFT)

/* Bits in LCN40PHY_NumDatatonesnsync20sig */
#define LCN40PHY_NumDatatonesnsync20sig_sig0datatones11n20_SHIFT      0
#define LCN40PHY_NumDatatonesnsync20sig_sig0datatones11n20_MASK      (0xff << LCN40PHY_NumDatatonesnsync20sig_sig0datatones11n20_SHIFT)
#define LCN40PHY_NumDatatonesnsync20sig_sig1datatones11n20_SHIFT      8
#define LCN40PHY_NumDatatonesnsync20sig_sig1datatones11n20_MASK      (0xff << LCN40PHY_NumDatatonesnsync20sig_sig1datatones11n20_SHIFT)

/* Bits in LCN40PHY_NumDatatonesnsync40sig */
#define LCN40PHY_NumDatatonesnsync40sig_sig0datatones11n40_SHIFT      0
#define LCN40PHY_NumDatatonesnsync40sig_sig0datatones11n40_MASK      (0xff << LCN40PHY_NumDatatonesnsync40sig_sig0datatones11n40_SHIFT)
#define LCN40PHY_NumDatatonesnsync40sig_sig1datatones11n40_SHIFT      8
#define LCN40PHY_NumDatatonesnsync40sig_sig1datatones11n40_MASK      (0xff << LCN40PHY_NumDatatonesnsync40sig_sig1datatones11n40_SHIFT)

/* Bits in LCN40PHY_wwisecrcmask0 */
#define LCN40PHY_wwisecrcmask0_wwisecrcmask0_SHIFT      0
#define LCN40PHY_wwisecrcmask0_wwisecrcmask0_MASK      (0xffff << LCN40PHY_wwisecrcmask0_wwisecrcmask0_SHIFT)

/* Bits in LCN40PHY_wwisecrcmask1 */
#define LCN40PHY_wwisecrcmask1_wwisecrcmask1_SHIFT      0
#define LCN40PHY_wwisecrcmask1_wwisecrcmask1_MASK      (0xffff << LCN40PHY_wwisecrcmask1_wwisecrcmask1_SHIFT)

/* Bits in LCN40PHY_wwisecrcmask2 */
#define LCN40PHY_wwisecrcmask2_wwisecrcmask2_SHIFT      0
#define LCN40PHY_wwisecrcmask2_wwisecrcmask2_MASK      (0xffff << LCN40PHY_wwisecrcmask2_wwisecrcmask2_SHIFT)

/* Bits in LCN40PHY_wwisecrcmask3 */
#define LCN40PHY_wwisecrcmask3_wwisecrcmask3_SHIFT      0
#define LCN40PHY_wwisecrcmask3_wwisecrcmask3_MASK      (0xffff << LCN40PHY_wwisecrcmask3_wwisecrcmask3_SHIFT)

/* Bits in LCN40PHY_wwisecrcmask4 */
#define LCN40PHY_wwisecrcmask4_wwisecrcmask4_SHIFT      0
#define LCN40PHY_wwisecrcmask4_wwisecrcmask4_MASK      (0xff << LCN40PHY_wwisecrcmask4_wwisecrcmask4_SHIFT)

/* Bits in LCN40PHY_txTailCountValue */
#define LCN40PHY_txTailCountValue_retainOldHtGfSigScaling_SHIFT      8
#define LCN40PHY_txTailCountValue_retainOldHtGfSigScaling_MASK      (0x1 << LCN40PHY_txTailCountValue_retainOldHtGfSigScaling_SHIFT)
#define LCN40PHY_txTailCountValue_TailCountValue_SHIFT      0
#define LCN40PHY_txTailCountValue_TailCountValue_MASK      (0xff << LCN40PHY_txTailCountValue_TailCountValue_SHIFT)

/* Bits in LCN40PHY_SmpCntValFftLastPassStart */
#define LCN40PHY_SmpCntValFftLastPassStart_smpcntval_fftLastPassStart64_SHIFT      0
#define LCN40PHY_SmpCntValFftLastPassStart_smpcntval_fftLastPassStart64_MASK      (0xff << LCN40PHY_SmpCntValFftLastPassStart_smpcntval_fftLastPassStart64_SHIFT)
#define LCN40PHY_SmpCntValFftLastPassStart_smpcntval_fftLastPassStart128_SHIFT      8
#define LCN40PHY_SmpCntValFftLastPassStart_smpcntval_fftLastPassStart128_MASK      (0xff << LCN40PHY_SmpCntValFftLastPassStart_smpcntval_fftLastPassStart128_SHIFT)

/* Bits in LCN40PHY_txClipBpsk */
#define LCN40PHY_txClipBpsk_txClipBpskVal_SHIFT      0
#define LCN40PHY_txClipBpsk_txClipBpskVal_MASK      (0x7fff << LCN40PHY_txClipBpsk_txClipBpskVal_SHIFT)

/* Bits in LCN40PHY_txClipQpsk */
#define LCN40PHY_txClipQpsk_txClipQpskval_SHIFT      0
#define LCN40PHY_txClipQpsk_txClipQpskval_MASK      (0x7fff << LCN40PHY_txClipQpsk_txClipQpskval_SHIFT)

/* Bits in LCN40PHY_txClip16Qam */
#define LCN40PHY_txClip16Qam_txClip16QamVal_SHIFT      0
#define LCN40PHY_txClip16Qam_txClip16QamVal_MASK      (0x7fff << LCN40PHY_txClip16Qam_txClip16QamVal_SHIFT)

/* Bits in LCN40PHY_txClip64Qam */
#define LCN40PHY_txClip64Qam_txClip64QamVal_SHIFT      0
#define LCN40PHY_txClip64Qam_txClip64QamVal_MASK      (0x7fff << LCN40PHY_txClip64Qam_txClip64QamVal_SHIFT)

/* Bits in LCN40PHY_Core1TxControl */
#define LCN40PHY_Core1TxControl_bphycckRxclk_div2_SHIFT      12
#define LCN40PHY_Core1TxControl_bphycckRxclk_div2_MASK      (0x1 << LCN40PHY_Core1TxControl_bphycckRxclk_div2_SHIFT)
#define LCN40PHY_Core1TxControl_DAC2xModeEn_SHIFT      11
#define LCN40PHY_Core1TxControl_DAC2xModeEn_MASK      (0x1 << LCN40PHY_Core1TxControl_DAC2xModeEn_SHIFT)
#define LCN40PHY_Core1TxControl_loft_comp_shift_SHIFT      10
#define LCN40PHY_Core1TxControl_loft_comp_shift_MASK      (0x1 << LCN40PHY_Core1TxControl_loft_comp_shift_SHIFT)
#define LCN40PHY_Core1TxControl_copyinsert_ofdm_en_SHIFT      9
#define LCN40PHY_Core1TxControl_copyinsert_ofdm_en_MASK      (0x1 << LCN40PHY_Core1TxControl_copyinsert_ofdm_en_SHIFT)
#define LCN40PHY_Core1TxControl_copyinsert_cck_en_SHIFT      8
#define LCN40PHY_Core1TxControl_copyinsert_cck_en_MASK      (0x1 << LCN40PHY_Core1TxControl_copyinsert_cck_en_SHIFT)
#define LCN40PHY_Core1TxControl_txClipEnable_ofdm_SHIFT      6
#define LCN40PHY_Core1TxControl_txClipEnable_ofdm_MASK      (0x1 << LCN40PHY_Core1TxControl_txClipEnable_ofdm_SHIFT)
#define LCN40PHY_Core1TxControl_phaseRotate_cck_SHIFT      5
#define LCN40PHY_Core1TxControl_phaseRotate_cck_MASK      (0x1 << LCN40PHY_Core1TxControl_phaseRotate_cck_SHIFT)
#define LCN40PHY_Core1TxControl_loft_comp_en_SHIFT      4
#define LCN40PHY_Core1TxControl_loft_comp_en_MASK      (0x1 << LCN40PHY_Core1TxControl_loft_comp_en_SHIFT)
#define LCN40PHY_Core1TxControl_iqSwapEnable_SHIFT      3
#define LCN40PHY_Core1TxControl_iqSwapEnable_MASK      (0x1 << LCN40PHY_Core1TxControl_iqSwapEnable_SHIFT)
#define LCN40PHY_Core1TxControl_iqImbCompEnable_SHIFT      2
#define LCN40PHY_Core1TxControl_iqImbCompEnable_MASK      (0x1 << LCN40PHY_Core1TxControl_iqImbCompEnable_SHIFT)
#define LCN40PHY_Core1TxControl_phaseRotate_ofdm_SHIFT      1
#define LCN40PHY_Core1TxControl_phaseRotate_ofdm_MASK      (0x1 << LCN40PHY_Core1TxControl_phaseRotate_ofdm_SHIFT)

/* Bits in LCN40PHY_BphyControl3 */
#define LCN40PHY_BphyControl3_bphyScale_SHIFT      0
#define LCN40PHY_BphyControl3_bphyScale_MASK      (0xff << LCN40PHY_BphyControl3_bphyScale_SHIFT)
#define LCN40PHY_BphyControl3_bphyFrmStartCntValue_SHIFT      8
#define LCN40PHY_BphyControl3_bphyFrmStartCntValue_MASK      (0xff << LCN40PHY_BphyControl3_bphyFrmStartCntValue_SHIFT)

/* Bits in LCN40PHY_BphyControl4 */
#define LCN40PHY_BphyControl4_bphyFrmTailCntValue_SHIFT      0
#define LCN40PHY_BphyControl4_bphyFrmTailCntValue_MASK      (0x3ff << LCN40PHY_BphyControl4_bphyFrmTailCntValue_SHIFT)

/* Bits in LCN40PHY_BphyControl5 */
#define LCN40PHY_BphyControl5_bphyCrsCntLngValue_SHIFT      0
#define LCN40PHY_BphyControl5_bphyCrsCntLngValue_MASK      (0xff << LCN40PHY_BphyControl5_bphyCrsCntLngValue_SHIFT)
#define LCN40PHY_BphyControl5_bphyCrsCntShtValue_SHIFT      8
#define LCN40PHY_BphyControl5_bphyCrsCntShtValue_MASK      (0xff << LCN40PHY_BphyControl5_bphyCrsCntShtValue_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlCmdNew */
#define LCN40PHY_TxPwrCtrlCmdNew_txPwrCtrlScheme_SHIFT      14
#define LCN40PHY_TxPwrCtrlCmdNew_txPwrCtrlScheme_MASK      (0x3 << LCN40PHY_TxPwrCtrlCmdNew_txPwrCtrlScheme_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlNnum1 */
#define LCN40PHY_TxPwrCtrlNnum1_Ntssi_delay1_SHIFT      0
#define LCN40PHY_TxPwrCtrlNnum1_Ntssi_delay1_MASK      (0x3ff << LCN40PHY_TxPwrCtrlNnum1_Ntssi_delay1_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlStatusNew6 */
#define LCN40PHY_TxPwrCtrlStatusNew6_avgidletssi_SHIFT      0
#define LCN40PHY_TxPwrCtrlStatusNew6_avgidletssi_MASK      (0x1ff << LCN40PHY_TxPwrCtrlStatusNew6_avgidletssi_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlStatusNew1Ext */
#define LCN40PHY_TxPwrCtrlStatusNew1Ext_avgestPwr1_SHIFT      0
#define LCN40PHY_TxPwrCtrlStatusNew1Ext_avgestPwr1_MASK      (0x1ff << LCN40PHY_TxPwrCtrlStatusNew1Ext_avgestPwr1_SHIFT)
#define LCN40PHY_TxPwrCtrlStatusNew1Ext_avgestPwrValid1_SHIFT      15
#define LCN40PHY_TxPwrCtrlStatusNew1Ext_avgestPwrValid1_MASK      (0x1 << LCN40PHY_TxPwrCtrlStatusNew1Ext_avgestPwrValid1_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlStatusNew1 */
#define LCN40PHY_TxPwrCtrlStatusNew1_avgestPwr_SHIFT      0
#define LCN40PHY_TxPwrCtrlStatusNew1_avgestPwr_MASK      (0x1ff << LCN40PHY_TxPwrCtrlStatusNew1_avgestPwr_SHIFT)
#define LCN40PHY_TxPwrCtrlStatusNew1_avgestPwrValid_SHIFT      15
#define LCN40PHY_TxPwrCtrlStatusNew1_avgestPwrValid_MASK      (0x1 << LCN40PHY_TxPwrCtrlStatusNew1_avgestPwrValid_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlStatusNew2 */
#define LCN40PHY_TxPwrCtrlStatusNew2_estPwrValid1_SHIFT      15
#define LCN40PHY_TxPwrCtrlStatusNew2_estPwrValid1_MASK      (0x1 << LCN40PHY_TxPwrCtrlStatusNew2_estPwrValid1_SHIFT)
#define LCN40PHY_TxPwrCtrlStatusNew2_estPwr1_SHIFT      0
#define LCN40PHY_TxPwrCtrlStatusNew2_estPwr1_MASK      (0x1ff << LCN40PHY_TxPwrCtrlStatusNew2_estPwr1_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlStatusNew3 */
#define LCN40PHY_TxPwrCtrlStatusNew3_estPwrTempSense1_SHIFT      0
#define LCN40PHY_TxPwrCtrlStatusNew3_estPwrTempSense1_MASK      (0x3ff << LCN40PHY_TxPwrCtrlStatusNew3_estPwrTempSense1_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlStatusNew4 */
#define LCN40PHY_TxPwrCtrlStatusNew4_avgTssi_SHIFT      0
#define LCN40PHY_TxPwrCtrlStatusNew4_avgTssi_MASK      (0x1ff << LCN40PHY_TxPwrCtrlStatusNew4_avgTssi_SHIFT)
#define LCN40PHY_TxPwrCtrlStatusNew4_avgTssiValid_SHIFT      15
#define LCN40PHY_TxPwrCtrlStatusNew4_avgTssiValid_MASK      (0x1 << LCN40PHY_TxPwrCtrlStatusNew4_avgTssiValid_SHIFT)

/* Bits in LCN40PHY_sampleCmd */
#define LCN40PHY_sampleCmd_start_SHIFT      0
#define LCN40PHY_sampleCmd_start_MASK      (0x1 << LCN40PHY_sampleCmd_start_SHIFT)
#define LCN40PHY_sampleCmd_stop_SHIFT      1
#define LCN40PHY_sampleCmd_stop_MASK      (0x1 << LCN40PHY_sampleCmd_stop_SHIFT)
#define LCN40PHY_sampleCmd_DacTestMode_SHIFT      2
#define LCN40PHY_sampleCmd_DacTestMode_MASK      (0x1 << LCN40PHY_sampleCmd_DacTestMode_SHIFT)
#define LCN40PHY_sampleCmd_buf2foriqlocal_SHIFT      5
#define LCN40PHY_sampleCmd_buf2foriqlocal_MASK      (0x1 << LCN40PHY_sampleCmd_buf2foriqlocal_SHIFT)
#define LCN40PHY_sampleCmd_buf2appended_SHIFT      6
#define LCN40PHY_sampleCmd_buf2appended_MASK      (0x1 << LCN40PHY_sampleCmd_buf2appended_SHIFT)

/* Bits in LCN40PHY_sampleLoopCount */
#define LCN40PHY_sampleLoopCount_LoopCount_SHIFT      0
#define LCN40PHY_sampleLoopCount_LoopCount_MASK      (0xffff << LCN40PHY_sampleLoopCount_LoopCount_SHIFT)

/* Bits in LCN40PHY_sampleInitWaitCount */
#define LCN40PHY_sampleInitWaitCount_InitWaitCount_SHIFT      0
#define LCN40PHY_sampleInitWaitCount_InitWaitCount_MASK      (0xffff << LCN40PHY_sampleInitWaitCount_InitWaitCount_SHIFT)

/* Bits in LCN40PHY_sampleDepthCount */
#define LCN40PHY_sampleDepthCount_DepthCount_SHIFT      0
#define LCN40PHY_sampleDepthCount_DepthCount_MASK      (0xff << LCN40PHY_sampleDepthCount_DepthCount_SHIFT)
#define LCN40PHY_sampleDepthCount_DepthCount1_SHIFT      8
#define LCN40PHY_sampleDepthCount_DepthCount1_MASK      (0xff << LCN40PHY_sampleDepthCount_DepthCount1_SHIFT)

/* Bits in LCN40PHY_sampleTailWaitCount */
#define LCN40PHY_sampleTailWaitCount_TailWaitCount_SHIFT      0
#define LCN40PHY_sampleTailWaitCount_TailWaitCount_MASK      (0xffff << LCN40PHY_sampleTailWaitCount_TailWaitCount_SHIFT)

/* Bits in LCN40PHY_sampleStatus */
#define LCN40PHY_sampleStatus_NormalPlay_SHIFT      0
#define LCN40PHY_sampleStatus_NormalPlay_MASK      (0x1 << LCN40PHY_sampleStatus_NormalPlay_SHIFT)
#define LCN40PHY_sampleStatus_iqlocalPlay_SHIFT      1
#define LCN40PHY_sampleStatus_iqlocalPlay_MASK      (0x1 << LCN40PHY_sampleStatus_iqlocalPlay_SHIFT)

/* Bits in LCN40PHY_RxCompcoeffa0 */
#define LCN40PHY_RxCompcoeffa0_a0_SHIFT      0
#define LCN40PHY_RxCompcoeffa0_a0_MASK      (0x3ff << LCN40PHY_RxCompcoeffa0_a0_SHIFT)

/* Bits in LCN40PHY_RxCompcoeffb0 */
#define LCN40PHY_RxCompcoeffb0_b0_SHIFT      0
#define LCN40PHY_RxCompcoeffb0_b0_MASK      (0x3ff << LCN40PHY_RxCompcoeffb0_b0_SHIFT)

/* Bits in LCN40PHY_RxCompcoeffa1 */
#define LCN40PHY_RxCompcoeffa1_a1_SHIFT      0
#define LCN40PHY_RxCompcoeffa1_a1_MASK      (0x3ff << LCN40PHY_RxCompcoeffa1_a1_SHIFT)

/* Bits in LCN40PHY_RxCompcoeffb1 */
#define LCN40PHY_RxCompcoeffb1_b1_SHIFT      0
#define LCN40PHY_RxCompcoeffb1_b1_MASK      (0x3ff << LCN40PHY_RxCompcoeffb1_b1_SHIFT)

/* Bits in LCN40PHY_RxCompcoeffa2 */
#define LCN40PHY_RxCompcoeffa2_a2_SHIFT      0
#define LCN40PHY_RxCompcoeffa2_a2_MASK      (0x3ff << LCN40PHY_RxCompcoeffa2_a2_SHIFT)

/* Bits in LCN40PHY_RxCompcoeffb2 */
#define LCN40PHY_RxCompcoeffb2_b2_SHIFT      0
#define LCN40PHY_RxCompcoeffb2_b2_MASK      (0x3ff << LCN40PHY_RxCompcoeffb2_b2_SHIFT)

/* Bits in LCN40PHY_RxIqCoeffCtrl */
#define LCN40PHY_RxIqCoeffCtrl_RxIqCrsCoeffOverRide_SHIFT      0
#define LCN40PHY_RxIqCoeffCtrl_RxIqCrsCoeffOverRide_MASK      (0x1 << LCN40PHY_RxIqCoeffCtrl_RxIqCrsCoeffOverRide_SHIFT)
#define LCN40PHY_RxIqCoeffCtrl_RxIqCoeffSel_SHIFT      1
#define LCN40PHY_RxIqCoeffCtrl_RxIqCoeffSel_MASK      (0x3 << LCN40PHY_RxIqCoeffCtrl_RxIqCoeffSel_SHIFT)
#define LCN40PHY_RxIqCoeffCtrl_RxIqCrsCoeffOverRide11b_SHIFT      3
#define LCN40PHY_RxIqCoeffCtrl_RxIqCrsCoeffOverRide11b_MASK      (0x1 << LCN40PHY_RxIqCoeffCtrl_RxIqCrsCoeffOverRide11b_SHIFT)
#define LCN40PHY_RxIqCoeffCtrl_RxIqCoeffSel11b_SHIFT      4
#define LCN40PHY_RxIqCoeffCtrl_RxIqCoeffSel11b_MASK      (0x3 << LCN40PHY_RxIqCoeffCtrl_RxIqCoeffSel11b_SHIFT)
#define LCN40PHY_RxIqCoeffCtrl_RxIqComp11bEn_SHIFT      6
#define LCN40PHY_RxIqCoeffCtrl_RxIqComp11bEn_MASK      (0x1 << LCN40PHY_RxIqCoeffCtrl_RxIqComp11bEn_SHIFT)

/* Bits in LCN40PHY_aphyDmd */
#define LCN40PHY_aphyDmd_preamWinval_SHIFT      0
#define LCN40PHY_aphyDmd_preamWinval_MASK      (0xf << LCN40PHY_aphyDmd_preamWinval_SHIFT)
#define LCN40PHY_aphyDmd_lmsNoClkGateFix_SHIFT      4
#define LCN40PHY_aphyDmd_lmsNoClkGateFix_MASK      (0x1 << LCN40PHY_aphyDmd_lmsNoClkGateFix_SHIFT)
#define LCN40PHY_aphyDmd_en_20_to_40_switch_SHIFT      5
#define LCN40PHY_aphyDmd_en_20_to_40_switch_MASK      (0x1 << LCN40PHY_aphyDmd_en_20_to_40_switch_SHIFT)
#define LCN40PHY_aphyDmd_enable_zl_legacy_SHIFT      6
#define LCN40PHY_aphyDmd_enable_zl_legacy_MASK      (0x1 << LCN40PHY_aphyDmd_enable_zl_legacy_SHIFT)
#define LCN40PHY_aphyDmd_nphy_demod_barRxSample_en_SHIFT      8
#define LCN40PHY_aphyDmd_nphy_demod_barRxSample_en_MASK      (0x1 << LCN40PHY_aphyDmd_nphy_demod_barRxSample_en_SHIFT)

/* Bits in LCN40PHY_phaseCorralpha0 */
#define LCN40PHY_phaseCorralpha0_alpha0_SHIFT      0
#define LCN40PHY_phaseCorralpha0_alpha0_MASK      (0x3ff << LCN40PHY_phaseCorralpha0_alpha0_SHIFT)
#define LCN40PHY_phaseCorralpha0_switchsym0_SHIFT      10
#define LCN40PHY_phaseCorralpha0_switchsym0_MASK      (0x3f << LCN40PHY_phaseCorralpha0_switchsym0_SHIFT)

/* Bits in LCN40PHY_phaseCorralpha1 */
#define LCN40PHY_phaseCorralpha1_alpha1_SHIFT      0
#define LCN40PHY_phaseCorralpha1_alpha1_MASK      (0x3ff << LCN40PHY_phaseCorralpha1_alpha1_SHIFT)
#define LCN40PHY_phaseCorralpha1_switchsym1_SHIFT      10
#define LCN40PHY_phaseCorralpha1_switchsym1_MASK      (0x3f << LCN40PHY_phaseCorralpha1_switchsym1_SHIFT)

/* Bits in LCN40PHY_phaseCorralpha2 */
#define LCN40PHY_phaseCorralpha2_alpha2_SHIFT      0
#define LCN40PHY_phaseCorralpha2_alpha2_MASK      (0x3ff << LCN40PHY_phaseCorralpha2_alpha2_SHIFT)

/* Bits in LCN40PHY_phaseCorrbeta0 */
#define LCN40PHY_phaseCorrbeta0_beta0_SHIFT      0
#define LCN40PHY_phaseCorrbeta0_beta0_MASK      (0x3ff << LCN40PHY_phaseCorrbeta0_beta0_SHIFT)

/* Bits in LCN40PHY_phaseCorrbeta1 */
#define LCN40PHY_phaseCorrbeta1_beta1_SHIFT      0
#define LCN40PHY_phaseCorrbeta1_beta1_MASK      (0x3ff << LCN40PHY_phaseCorrbeta1_beta1_SHIFT)

/* Bits in LCN40PHY_phaseCorrbeta2 */
#define LCN40PHY_phaseCorrbeta2_beta2_SHIFT      0
#define LCN40PHY_phaseCorrbeta2_beta2_MASK      (0x3ff << LCN40PHY_phaseCorrbeta2_beta2_SHIFT)

/* Bits in LCN40PHY_allCarrierBaseCpeParams */
#define LCN40PHY_allCarrierBaseCpeParams_dataWeight0_SHIFT      0
#define LCN40PHY_allCarrierBaseCpeParams_dataWeight0_MASK      (0xf << LCN40PHY_allCarrierBaseCpeParams_dataWeight0_SHIFT)
#define LCN40PHY_allCarrierBaseCpeParams_dataWeight1_SHIFT      4
#define LCN40PHY_allCarrierBaseCpeParams_dataWeight1_MASK      (0xf << LCN40PHY_allCarrierBaseCpeParams_dataWeight1_SHIFT)
#define LCN40PHY_allCarrierBaseCpeParams_dataWeight2_SHIFT      8
#define LCN40PHY_allCarrierBaseCpeParams_dataWeight2_MASK      (0xf << LCN40PHY_allCarrierBaseCpeParams_dataWeight2_SHIFT)
#define LCN40PHY_allCarrierBaseCpeParams_dataWeight3_SHIFT      12
#define LCN40PHY_allCarrierBaseCpeParams_dataWeight3_MASK      (0xf << LCN40PHY_allCarrierBaseCpeParams_dataWeight3_SHIFT)

/* Bits in LCN40PHY_CpeDisableReg */
#define LCN40PHY_CpeDisableReg_cpe2_enable_SHIFT      0
#define LCN40PHY_CpeDisableReg_cpe2_enable_MASK      (0x1 << LCN40PHY_CpeDisableReg_cpe2_enable_SHIFT)

/* Bits in LCN40PHY_channelUpdateReg */
#define LCN40PHY_channelUpdateReg_vitbBasedalpha_SHIFT      0
#define LCN40PHY_channelUpdateReg_vitbBasedalpha_MASK      (0xfff << LCN40PHY_channelUpdateReg_vitbBasedalpha_SHIFT)
#define LCN40PHY_channelUpdateReg_HardDeciBasedalpha_SHIFT      12
#define LCN40PHY_channelUpdateReg_HardDeciBasedalpha_MASK      (0xf << LCN40PHY_channelUpdateReg_HardDeciBasedalpha_SHIFT)

/* Bits in LCN40PHY_SgiprgReg */
#define LCN40PHY_SgiprgReg_sgiPrg_SHIFT      0
#define LCN40PHY_SgiprgReg_sgiPrg_MASK      (0xf << LCN40PHY_SgiprgReg_sgiPrg_SHIFT)

/* Bits in LCN40PHY_ptcentreTs20 */
#define LCN40PHY_ptcentreTs20_centreTs20_SHIFT      0
#define LCN40PHY_ptcentreTs20_centreTs20_MASK      (0xfff << LCN40PHY_ptcentreTs20_centreTs20_SHIFT)

/* Bits in LCN40PHY_ptcentreFactor */
#define LCN40PHY_ptcentreFactor_centreFactor_SHIFT      0
#define LCN40PHY_ptcentreFactor_centreFactor_MASK      (0xfff << LCN40PHY_ptcentreFactor_centreFactor_SHIFT)

/* Bits in LCN40PHY_viterbiprg1 */
#define LCN40PHY_viterbiprg1_viterbiInitVal0_SHIFT      0
#define LCN40PHY_viterbiprg1_viterbiInitVal0_MASK      (0x7ff << LCN40PHY_viterbiprg1_viterbiInitVal0_SHIFT)
#define LCN40PHY_viterbiprg1_vitCacheEnable_SHIFT      11
#define LCN40PHY_viterbiprg1_vitCacheEnable_MASK      (0x1 << LCN40PHY_viterbiprg1_vitCacheEnable_SHIFT)

/* Bits in LCN40PHY_viterbiprg2 */
#define LCN40PHY_viterbiprg2_viterbiInitValRest_SHIFT      0
#define LCN40PHY_viterbiprg2_viterbiInitValRest_MASK      (0x7ff << LCN40PHY_viterbiprg2_viterbiInitValRest_SHIFT)
#define LCN40PHY_viterbiprg2_statusByteprgm4_SHIFT      11
#define LCN40PHY_viterbiprg2_statusByteprgm4_MASK      (0xf << LCN40PHY_viterbiprg2_statusByteprgm4_SHIFT)

/* Bits in LCN40PHY_PassthroCtrl */
#define LCN40PHY_PassthroCtrl_sample_coresel_SHIFT      0
#define LCN40PHY_PassthroCtrl_sample_coresel_MASK      (0x3 << LCN40PHY_PassthroCtrl_sample_coresel_SHIFT)
#define LCN40PHY_PassthroCtrl_passthrough_SHIFT      2
#define LCN40PHY_PassthroCtrl_passthrough_MASK      (0x3 << LCN40PHY_PassthroCtrl_passthrough_SHIFT)
#define LCN40PHY_PassthroCtrl_sendLegHdr_SHIFT      4
#define LCN40PHY_PassthroCtrl_sendLegHdr_MASK      (0x1 << LCN40PHY_PassthroCtrl_sendLegHdr_SHIFT)

/* Bits in LCN40PHY_PassthroDoneCtrl */
#define LCN40PHY_PassthroDoneCtrl_passthroughDone_SHIFT      0
#define LCN40PHY_PassthroDoneCtrl_passthroughDone_MASK      (0x1 << LCN40PHY_PassthroDoneCtrl_passthroughDone_SHIFT)

/* Bits in LCN40PHY_RxStatusWord0 */
#define LCN40PHY_RxStatusWord0_DbgRxStatus_SHIFT      0
#define LCN40PHY_RxStatusWord0_DbgRxStatus_MASK      (0xffff << LCN40PHY_RxStatusWord0_DbgRxStatus_SHIFT)

/* Bits in LCN40PHY_RxStatusWord1 */
#define LCN40PHY_RxStatusWord1_DbgRxStatus_SHIFT      0
#define LCN40PHY_RxStatusWord1_DbgRxStatus_MASK      (0xffff << LCN40PHY_RxStatusWord1_DbgRxStatus_SHIFT)

/* Bits in LCN40PHY_RxStatusWord2 */
#define LCN40PHY_RxStatusWord2_DbgRxStatus_SHIFT      0
#define LCN40PHY_RxStatusWord2_DbgRxStatus_MASK      (0xffff << LCN40PHY_RxStatusWord2_DbgRxStatus_SHIFT)

/* Bits in LCN40PHY_RxStatusWord3 */
#define LCN40PHY_RxStatusWord3_DbgRxStatus_SHIFT      0
#define LCN40PHY_RxStatusWord3_DbgRxStatus_MASK      (0xffff << LCN40PHY_RxStatusWord3_DbgRxStatus_SHIFT)

/* Bits in LCN40PHY_RxStatusLatchCtrl */
#define LCN40PHY_RxStatusLatchCtrl_LatchCtrl0_SHIFT      0
#define LCN40PHY_RxStatusLatchCtrl_LatchCtrl0_MASK      (0x1 << LCN40PHY_RxStatusLatchCtrl_LatchCtrl0_SHIFT)
#define LCN40PHY_RxStatusLatchCtrl_LatchCtrl1_SHIFT      1
#define LCN40PHY_RxStatusLatchCtrl_LatchCtrl1_MASK      (0x1 << LCN40PHY_RxStatusLatchCtrl_LatchCtrl1_SHIFT)

/* Bits in LCN40PHY_unsup_rate_en */
#define LCN40PHY_unsup_rate_en_unsup_rate_en_SHIFT      0
#define LCN40PHY_unsup_rate_en_unsup_rate_en_MASK      (0x1 << LCN40PHY_unsup_rate_en_unsup_rate_en_SHIFT)
#define LCN40PHY_unsup_rate_en_legHdrDwnCntEn_SHIFT      1
#define LCN40PHY_unsup_rate_en_legHdrDwnCntEn_MASK      (0x1 << LCN40PHY_unsup_rate_en_legHdrDwnCntEn_SHIFT)

/* Bits in LCN40PHY_rifsSttimeout */
#define LCN40PHY_rifsSttimeout_rifsStTimeout_SHIFT      0
#define LCN40PHY_rifsSttimeout_rifsStTimeout_MASK      (0xff << LCN40PHY_rifsSttimeout_rifsStTimeout_SHIFT)
#define LCN40PHY_rifsSttimeout_rifsGlitchCntVal_SHIFT      8
#define LCN40PHY_rifsSttimeout_rifsGlitchCntVal_MASK      (0x3f << LCN40PHY_rifsSttimeout_rifsGlitchCntVal_SHIFT)
#define LCN40PHY_rifsSttimeout_rifsGlitchWidth_SHIFT      14
#define LCN40PHY_rifsSttimeout_rifsGlitchWidth_MASK      (0x3 << LCN40PHY_rifsSttimeout_rifsGlitchWidth_SHIFT)

/* Bits in LCN40PHY_startRxFrameWait */
#define LCN40PHY_startRxFrameWait_startRxFrameWaitVal_SHIFT      0
#define LCN40PHY_startRxFrameWait_startRxFrameWaitVal_MASK      (0xff << LCN40PHY_startRxFrameWait_startRxFrameWaitVal_SHIFT)

/* Bits in LCN40PHY_headerLegacy0 */
#define LCN40PHY_headerLegacy0_headerLegacylast2bytes_SHIFT      0
#define LCN40PHY_headerLegacy0_headerLegacylast2bytes_MASK      (0xffff << LCN40PHY_headerLegacy0_headerLegacylast2bytes_SHIFT)

/* Bits in LCN40PHY_headerLegacy1 */
#define LCN40PHY_headerLegacy1_headerLegacyfirstByte_SHIFT      0
#define LCN40PHY_headerLegacy1_headerLegacyfirstByte_MASK      (0xff << LCN40PHY_headerLegacy1_headerLegacyfirstByte_SHIFT)
#define LCN40PHY_headerLegacy1_mm_ht_SHIFT      8
#define LCN40PHY_headerLegacy1_mm_ht_MASK      (0x3 << LCN40PHY_headerLegacy1_mm_ht_SHIFT)
#define LCN40PHY_headerLegacy1_sq_SHIFT      10
#define LCN40PHY_headerLegacy1_sq_MASK      (0xf << LCN40PHY_headerLegacy1_sq_SHIFT)

/* Bits in LCN40PHY_headerHT0 */
#define LCN40PHY_headerHT0_headerHt0_SHIFT      0
#define LCN40PHY_headerHT0_headerHt0_MASK      (0xffff << LCN40PHY_headerHT0_headerHt0_SHIFT)

/* Bits in LCN40PHY_headerHT1 */
#define LCN40PHY_headerHT1_headerHt1_SHIFT      0
#define LCN40PHY_headerHT1_headerHt1_MASK      (0xffff << LCN40PHY_headerHT1_headerHt1_SHIFT)

/* Bits in LCN40PHY_headerHT2 */
#define LCN40PHY_headerHT2_headerHt2_SHIFT      0
#define LCN40PHY_headerHT2_headerHt2_MASK      (0xffff << LCN40PHY_headerHT2_headerHt2_SHIFT)

/* Bits in LCN40PHY_crs2demod1 */
#define LCN40PHY_crs2demod1_lpSkip_SHIFT      0
#define LCN40PHY_crs2demod1_lpSkip_MASK      (0x7f << LCN40PHY_crs2demod1_lpSkip_SHIFT)
#define LCN40PHY_crs2demod1_topBitsAngle_SHIFT      7
#define LCN40PHY_crs2demod1_topBitsAngle_MASK      (0x7 << LCN40PHY_crs2demod1_topBitsAngle_SHIFT)

/* Bits in LCN40PHY_crs2demod2 */
#define LCN40PHY_crs2demod2_remainingBitsAngle_SHIFT      0
#define LCN40PHY_crs2demod2_remainingBitsAngle_MASK      (0xffff << LCN40PHY_crs2demod2_remainingBitsAngle_SHIFT)

/* Bits in LCN40PHY_state_count */
#define LCN40PHY_state_count_state_count_SHIFT      0
#define LCN40PHY_state_count_state_count_MASK      (0xff << LCN40PHY_state_count_state_count_SHIFT)

/* Bits in LCN40PHY_diffOuttoDebugReg */
#define LCN40PHY_diffOuttoDebugReg_diffOuttoDebugReg_SHIFT      0
#define LCN40PHY_diffOuttoDebugReg_diffOuttoDebugReg_MASK      (0xffff << LCN40PHY_diffOuttoDebugReg_diffOuttoDebugReg_SHIFT)

/* Bits in LCN40PHY_logchPowAccOut */
#define LCN40PHY_logchPowAccOut_logchPowAccOut_SHIFT      0
#define LCN40PHY_logchPowAccOut_logchPowAccOut_MASK      (0xffff << LCN40PHY_logchPowAccOut_logchPowAccOut_SHIFT)

/* Bits in LCN40PHY_errAccOut */
#define LCN40PHY_errAccOut_errAccOut_SHIFT      0
#define LCN40PHY_errAccOut_errAccOut_MASK      (0xffff << LCN40PHY_errAccOut_errAccOut_SHIFT)

/* Bits in LCN40PHY_papd_dbm_offset */
#define LCN40PHY_papd_dbm_offset_papd_dbm_offset_SHIFT      0
#define LCN40PHY_papd_dbm_offset_papd_dbm_offset_MASK      (0xffff << LCN40PHY_papd_dbm_offset_papd_dbm_offset_SHIFT)

/* Bits in LCN40PHY_papd_tx_analog_gain_ref */
#define LCN40PHY_papd_tx_analog_gain_ref_papd_tx_analog_gain_ref_SHIFT      0
#define LCN40PHY_papd_tx_analog_gain_ref_papd_tx_analog_gain_ref_MASK      (0xffff << LCN40PHY_papd_tx_analog_gain_ref_papd_tx_analog_gain_ref_SHIFT)

/* Bits in LCN40PHY_papd_tx_temp_comp */
#define LCN40PHY_papd_tx_temp_comp_papd_tx_temp_comp_SHIFT      0
#define LCN40PHY_papd_tx_temp_comp_papd_tx_temp_comp_MASK      (0xffff << LCN40PHY_papd_tx_temp_comp_papd_tx_temp_comp_SHIFT)

/* Bits in LCN40PHY_papd_track_pa_lut_begin */
#define LCN40PHY_papd_track_pa_lut_begin_papd_track_pa_lut_begin_SHIFT      0
#define LCN40PHY_papd_track_pa_lut_begin_papd_track_pa_lut_begin_MASK      (0xffff << LCN40PHY_papd_track_pa_lut_begin_papd_track_pa_lut_begin_SHIFT)

/* Bits in LCN40PHY_papd_track_pa_lut_step */
#define LCN40PHY_papd_track_pa_lut_step_papd_track_pa_lut_step_SHIFT      0
#define LCN40PHY_papd_track_pa_lut_step_papd_track_pa_lut_step_MASK      (0xffff << LCN40PHY_papd_track_pa_lut_step_papd_track_pa_lut_step_SHIFT)

/* Bits in LCN40PHY_papd_track_pa_lut_end */
#define LCN40PHY_papd_track_pa_lut_end_papd_track_pa_lut_end_SHIFT      0
#define LCN40PHY_papd_track_pa_lut_end_papd_track_pa_lut_end_MASK      (0x3f << LCN40PHY_papd_track_pa_lut_end_papd_track_pa_lut_end_SHIFT)

/* Bits in LCN40PHY_papd_control */
#define LCN40PHY_papd_control_papd_cal_run_SHIFT      0
#define LCN40PHY_papd_control_papd_cal_run_MASK      (0x1 << LCN40PHY_papd_control_papd_cal_run_SHIFT)
#define LCN40PHY_papd_control_papd_cal_mode_SHIFT      1
#define LCN40PHY_papd_control_papd_cal_mode_MASK      (0x1 << LCN40PHY_papd_control_papd_cal_mode_SHIFT)
#define LCN40PHY_papd_control_papd_fixed_dly_by_2_SHIFT      3
#define LCN40PHY_papd_control_papd_fixed_dly_by_2_MASK      (0x1 << LCN40PHY_papd_control_papd_fixed_dly_by_2_SHIFT)
#define LCN40PHY_papd_control_papd_pre_int_est_dly_bypass_SHIFT      4
#define LCN40PHY_papd_control_papd_pre_int_est_dly_bypass_MASK      (0x1 << LCN40PHY_papd_control_papd_pre_int_est_dly_bypass_SHIFT)
#define LCN40PHY_papd_control_papd_int_est_dly_bypass_SHIFT      5
#define LCN40PHY_papd_control_papd_int_est_dly_bypass_MASK      (0x1 << LCN40PHY_papd_control_papd_int_est_dly_bypass_SHIFT)
#define LCN40PHY_papd_control_papdCompEn_SHIFT      7
#define LCN40PHY_papd_control_papdCompEn_MASK      (0x1 << LCN40PHY_papd_control_papdCompEn_SHIFT)
#define LCN40PHY_papd_control_spb_papdmode_enable_SHIFT      8
#define LCN40PHY_papd_control_spb_papdmode_enable_MASK      (0x1 << LCN40PHY_papd_control_spb_papdmode_enable_SHIFT)
#define LCN40PHY_papd_control_bypass_dccomp_ofdm_SHIFT      9
#define LCN40PHY_papd_control_bypass_dccomp_ofdm_MASK      (0x1 << LCN40PHY_papd_control_bypass_dccomp_ofdm_SHIFT)
#define LCN40PHY_papd_control_swap_papd_in_iq_SHIFT      10
#define LCN40PHY_papd_control_swap_papd_in_iq_MASK      (0x1 << LCN40PHY_papd_control_swap_papd_in_iq_SHIFT)
#define LCN40PHY_papd_control_papd_cw_half_freq_mode_SHIFT      11
#define LCN40PHY_papd_control_papd_cw_half_freq_mode_MASK      (0x1 << LCN40PHY_papd_control_papd_cw_half_freq_mode_SHIFT)
#define LCN40PHY_papd_control_papd_use_pd_out4learning_SHIFT      12
#define LCN40PHY_papd_control_papd_use_pd_out4learning_MASK      (0x1 << LCN40PHY_papd_control_papd_use_pd_out4learning_SHIFT)
#define LCN40PHY_papd_control_papd_lut_update_with_pd_in_tx_SHIFT      13
#define LCN40PHY_papd_control_papd_lut_update_with_pd_in_tx_MASK      (0x1 << LCN40PHY_papd_control_papd_lut_update_with_pd_in_tx_SHIFT)

/* Bits in LCN40PHY_papd_spb_rd_address */
#define LCN40PHY_papd_spb_rd_address_papd_spb_rd_address_SHIFT      0
#define LCN40PHY_papd_spb_rd_address_papd_spb_rd_address_MASK      (0x7ff << LCN40PHY_papd_spb_rd_address_papd_spb_rd_address_SHIFT)

/* Bits in LCN40PHY_papd_rx_temp_comp_dbm */
#define LCN40PHY_papd_rx_temp_comp_dbm_papd_rx_temp_comp_dbm_SHIFT      0
#define LCN40PHY_papd_rx_temp_comp_dbm_papd_rx_temp_comp_dbm_MASK      (0xffff << LCN40PHY_papd_rx_temp_comp_dbm_papd_rx_temp_comp_dbm_SHIFT)

/* Bits in LCN40PHY_papd_rx_gain_comp_dbm */
#define LCN40PHY_papd_rx_gain_comp_dbm_papd_rx_gain_comp_dbm_SHIFT      0
#define LCN40PHY_papd_rx_gain_comp_dbm_papd_rx_gain_comp_dbm_MASK      (0xffff << LCN40PHY_papd_rx_gain_comp_dbm_papd_rx_gain_comp_dbm_SHIFT)

/* Bits in LCN40PHY_papd_variable_delay */
#define LCN40PHY_papd_variable_delay_papd_pre_int_est_dly_SHIFT      0
#define LCN40PHY_papd_variable_delay_papd_pre_int_est_dly_MASK      (0x7 << LCN40PHY_papd_variable_delay_papd_pre_int_est_dly_SHIFT)
#define LCN40PHY_papd_variable_delay_papd_int_est_ovr_or_cw_dly_SHIFT      3
#define LCN40PHY_papd_variable_delay_papd_int_est_ovr_or_cw_dly_MASK      (0x3 << LCN40PHY_papd_variable_delay_papd_int_est_ovr_or_cw_dly_SHIFT)

/* Bits in LCN40PHY_papd_bbmult_init */
#define LCN40PHY_papd_bbmult_init_papd_bbmult_init_SHIFT      0
#define LCN40PHY_papd_bbmult_init_papd_bbmult_init_MASK      (0xffff << LCN40PHY_papd_bbmult_init_papd_bbmult_init_SHIFT)

/* Bits in LCN40PHY_papd_bbmult_step */
#define LCN40PHY_papd_bbmult_step_papd_bbmult_step_SHIFT      0
#define LCN40PHY_papd_bbmult_step_papd_bbmult_step_MASK      (0xffff << LCN40PHY_papd_bbmult_step_papd_bbmult_step_SHIFT)

/* Bits in LCN40PHY_papd_bbmult_num_symbols */
#define LCN40PHY_papd_bbmult_num_symbols_papd_bbmult_num_symbols_SHIFT      0
#define LCN40PHY_papd_bbmult_num_symbols_papd_bbmult_num_symbols_MASK      (0x1f << LCN40PHY_papd_bbmult_num_symbols_papd_bbmult_num_symbols_SHIFT)

/* Bits in LCN40PHY_papd_track_num_symbols_count */
#define LCN40PHY_papd_track_num_symbols_count_papd_track_num_symbols_count_SHIFT      0
#define LCN40PHY_papd_track_num_symbols_count_papd_track_num_symbols_count_MASK      (0x7ff << LCN40PHY_papd_track_num_symbols_count_papd_track_num_symbols_count_SHIFT)

/* Bits in LCN40PHY_papd_num_skip_count */
#define LCN40PHY_papd_num_skip_count_papd_num_skip_count_SHIFT      0
#define LCN40PHY_papd_num_skip_count_papd_num_skip_count_MASK      (0xff << LCN40PHY_papd_num_skip_count_papd_num_skip_count_SHIFT)

/* Bits in LCN40PHY_papd_num_samples_count */
#define LCN40PHY_papd_num_samples_count_papd_num_samples_count_SHIFT      0
#define LCN40PHY_papd_num_samples_count_papd_num_samples_count_MASK      (0x1ff << LCN40PHY_papd_num_samples_count_papd_num_samples_count_SHIFT)

/* Bits in LCN40PHY_papd_sync_count */
#define LCN40PHY_papd_sync_count_papd_sync_count_SHIFT      0
#define LCN40PHY_papd_sync_count_papd_sync_count_MASK      (0x1ff << LCN40PHY_papd_sync_count_papd_sync_count_SHIFT)

/* Bits in LCN40PHY_bbmult0 */
#define LCN40PHY_bbmult0_bbmult0_enable_SHIFT      0
#define LCN40PHY_bbmult0_bbmult0_enable_MASK      (0x1 << LCN40PHY_bbmult0_bbmult0_enable_SHIFT)
#define LCN40PHY_bbmult0_bbmult0_coeff_SHIFT      1
#define LCN40PHY_bbmult0_bbmult0_coeff_MASK      (0xff << LCN40PHY_bbmult0_bbmult0_coeff_SHIFT)

/* Bits in LCN40PHY_papr_gamma */
#define LCN40PHY_papr_gamma_papr_gamma_SHIFT      0
#define LCN40PHY_papr_gamma_papr_gamma_MASK      (0x1fff << LCN40PHY_papr_gamma_papr_gamma_SHIFT)

/* Bits in LCN40PHY_papr_gamma1 */
#define LCN40PHY_papr_gamma1_papr_gamma1_SHIFT      0
#define LCN40PHY_papr_gamma1_papr_gamma1_MASK      (0x1fff << LCN40PHY_papr_gamma1_papr_gamma1_SHIFT)

/* Bits in LCN40PHY_papr_iir_group_dly */
#define LCN40PHY_papr_iir_group_dly_papr_iir_group_dly_SHIFT      0
#define LCN40PHY_papr_iir_group_dly_papr_iir_group_dly_MASK      (0xf << LCN40PHY_papr_iir_group_dly_papr_iir_group_dly_SHIFT)
#define LCN40PHY_papr_iir_group_dly_papr_enable_SHIFT      5
#define LCN40PHY_papr_iir_group_dly_papr_enable_MASK      (0x1 << LCN40PHY_papr_iir_group_dly_papr_enable_SHIFT)
#define LCN40PHY_papr_iir_group_dly_papr_gain_index_SHIFT      6
#define LCN40PHY_papr_iir_group_dly_papr_gain_index_MASK      (0x7f << LCN40PHY_papr_iir_group_dly_papr_gain_index_SHIFT)
#define LCN40PHY_papr_iir_group_dly_papr_override_enable_SHIFT      13
#define LCN40PHY_papr_iir_group_dly_papr_override_enable_MASK      (0x1 << LCN40PHY_papr_iir_group_dly_papr_override_enable_SHIFT)

#define LCN40PHY_papr_iir_group_dly_papr_2ndcordic_enable_SHIFT     14
#define LCN40PHY_papr_iir_group_dly_papr_2ndcordic_enable_MASK      (0x1 << LCN40PHY_papr_iir_group_dly_papr_2ndcordic_enable_SHIFT)


/* Bits in LCN40PHY_papr_coeffb10 */
#define LCN40PHY_papr_coeffb10_papr_coeffb10_SHIFT      0
#define LCN40PHY_papr_coeffb10_papr_coeffb10_MASK      (0xff << LCN40PHY_papr_coeffb10_papr_coeffb10_SHIFT)

/* Bits in LCN40PHY_papd_spb_num_vld_symbols_n_dly */
#define LCN40PHY_papd_spb_num_vld_symbols_n_dly_papd_spb_num_vld_symbols_SHIFT      0
#define LCN40PHY_papd_spb_num_vld_symbols_n_dly_papd_spb_num_vld_symbols_MASK      (0xf << LCN40PHY_papd_spb_num_vld_symbols_n_dly_papd_spb_num_vld_symbols_SHIFT)
#define LCN40PHY_papd_spb_num_vld_symbols_n_dly_papd_spb_init_dly_SHIFT      4
#define LCN40PHY_papd_spb_num_vld_symbols_n_dly_papd_spb_init_dly_MASK      (0xf << LCN40PHY_papd_spb_num_vld_symbols_n_dly_papd_spb_init_dly_SHIFT)

/* Bits in LCN40PHY_papd_sync_symbol_count */
#define LCN40PHY_papd_sync_symbol_count_papd_sync_num_symbols_count_SHIFT      0
#define LCN40PHY_papd_sync_symbol_count_papd_sync_num_symbols_count_MASK      (0x1ff << LCN40PHY_papd_sync_symbol_count_papd_sync_num_symbols_count_SHIFT)

/* Bits in LCN40PHY_papd_spb2papdin_dly */
#define LCN40PHY_papd_spb2papdin_dly_papd_spb2papdin_dly_SHIFT      0
#define LCN40PHY_papd_spb2papdin_dly_papd_spb2papdin_dly_MASK      (0x3f << LCN40PHY_papd_spb2papdin_dly_papd_spb2papdin_dly_SHIFT)

/* Bits in LCN40PHY_papd_rx_sm_iqmm_gain_comp */
#define LCN40PHY_papd_rx_sm_iqmm_gain_comp_papd_rx_sm_iqmm_gain_comp_SHIFT      0
#define LCN40PHY_papd_rx_sm_iqmm_gain_comp_papd_rx_sm_iqmm_gain_comp_MASK      (0x3ff << LCN40PHY_papd_rx_sm_iqmm_gain_comp_papd_rx_sm_iqmm_gain_comp_SHIFT)

/* Bits in LCN40PHY_papd_ofdm_dc_est */
#define LCN40PHY_papd_ofdm_dc_est_papd_ofdm_dcest_skip_samples_cnt_SHIFT      0
#define LCN40PHY_papd_ofdm_dc_est_papd_ofdm_dcest_skip_samples_cnt_MASK      (0x7f << LCN40PHY_papd_ofdm_dc_est_papd_ofdm_dcest_skip_samples_cnt_SHIFT)
#define LCN40PHY_papd_ofdm_dc_est_papd_ofdm_dcest_run_samples_cnt_SHIFT      7
#define LCN40PHY_papd_ofdm_dc_est_papd_ofdm_dcest_run_samples_cnt_MASK      (0x3 << LCN40PHY_papd_ofdm_dc_est_papd_ofdm_dcest_run_samples_cnt_SHIFT)

/* Bits in LCN40PHY_upconv */
#define LCN40PHY_upconv_bw20in40_override_SHIFT      0
#define LCN40PHY_upconv_bw20in40_override_MASK      (0x1 << LCN40PHY_upconv_bw20in40_override_SHIFT)
#define LCN40PHY_upconv_bw20in40_val_SHIFT      1
#define LCN40PHY_upconv_bw20in40_val_MASK      (0x1 << LCN40PHY_upconv_bw20in40_val_SHIFT)
#define LCN40PHY_upconv_bw20_override_SHIFT      2
#define LCN40PHY_upconv_bw20_override_MASK      (0x1 << LCN40PHY_upconv_bw20_override_SHIFT)
#define LCN40PHY_upconv_bw20_val_SHIFT      3
#define LCN40PHY_upconv_bw20_val_MASK      (0x1 << LCN40PHY_upconv_bw20_val_SHIFT)

/* Bits in LCN40PHY_papr_coeffb11 */
#define LCN40PHY_papr_coeffb11_papr_coeffb11_SHIFT      0
#define LCN40PHY_papr_coeffb11_papr_coeffb11_MASK      (0xff << LCN40PHY_papr_coeffb11_papr_coeffb11_SHIFT)

/* Bits in LCN40PHY_papr_coeffb12 */
#define LCN40PHY_papr_coeffb12_papr_coeffb12_SHIFT      0
#define LCN40PHY_papr_coeffb12_papr_coeffb12_MASK      (0xff << LCN40PHY_papr_coeffb12_papr_coeffb12_SHIFT)

/* Bits in LCN40PHY_papr_coeffa11 */
#define LCN40PHY_papr_coeffa11_papr_coeffa11_SHIFT      0
#define LCN40PHY_papr_coeffa11_papr_coeffa11_MASK      (0x1ff << LCN40PHY_papr_coeffa11_papr_coeffa11_SHIFT)

/* Bits in LCN40PHY_papr_coeffa12 */
#define LCN40PHY_papr_coeffa12_papr_coeffa12_SHIFT      0
#define LCN40PHY_papr_coeffa12_papr_coeffa12_MASK      (0x1ff << LCN40PHY_papr_coeffa12_papr_coeffa12_SHIFT)

/* Bits in LCN40PHY_papr_coeffa21 */
#define LCN40PHY_papr_coeffa21_papr_coeffa21_SHIFT      0
#define LCN40PHY_papr_coeffa21_papr_coeffa21_MASK      (0x1ff << LCN40PHY_papr_coeffa21_papr_coeffa21_SHIFT)

/* Bits in LCN40PHY_papr_coeffa22 */
#define LCN40PHY_papr_coeffa22_papr_coeffa22_SHIFT      0
#define LCN40PHY_papr_coeffa22_papr_coeffa22_MASK      (0x1ff << LCN40PHY_papr_coeffa22_papr_coeffa22_SHIFT)

/* Bits in LCN40PHY_papr_coeffb20 */
#define LCN40PHY_papr_coeffb20_papr_coeffb20_SHIFT      0
#define LCN40PHY_papr_coeffb20_papr_coeffb20_MASK      (0x1ff << LCN40PHY_papr_coeffb20_papr_coeffb20_SHIFT)

/* Bits in LCN40PHY_papr_coeffb21 */
#define LCN40PHY_papr_coeffb21_papr_coeffb21_SHIFT      0
#define LCN40PHY_papr_coeffb21_papr_coeffb21_MASK      (0x1ff << LCN40PHY_papr_coeffb21_papr_coeffb21_SHIFT)

/* Bits in LCN40PHY_papr_coeffb22 */
#define LCN40PHY_papr_coeffb22_papr_coeffb22_SHIFT      0
#define LCN40PHY_papr_coeffb22_papr_coeffb22_MASK      (0x1ff << LCN40PHY_papr_coeffb22_papr_coeffb22_SHIFT)

/* Bits in LCN40PHY_smoothenLut_max_thr */
#define LCN40PHY_smoothenLut_max_thr_smoothenLut_max_thr_SHIFT      0
#define LCN40PHY_smoothenLut_max_thr_smoothenLut_max_thr_MASK      (0x7ff << LCN40PHY_smoothenLut_max_thr_smoothenLut_max_thr_SHIFT)

/* Bits in LCN40PHY_papd_loop_gain_ovr_cw_i */
#define LCN40PHY_papd_loop_gain_ovr_cw_i_papd_loop_gain_ovr_cw_i_SHIFT      0
#define LCN40PHY_papd_loop_gain_ovr_cw_i_papd_loop_gain_ovr_cw_i_MASK      (0xfff << LCN40PHY_papd_loop_gain_ovr_cw_i_papd_loop_gain_ovr_cw_i_SHIFT)

/* Bits in LCN40PHY_papd_loop_gain_ovr_cw_q */
#define LCN40PHY_papd_loop_gain_ovr_cw_q_papd_loop_gain_ovr_cw_q_SHIFT      0
#define LCN40PHY_papd_loop_gain_ovr_cw_q_papd_loop_gain_ovr_cw_q_MASK      (0xfff << LCN40PHY_papd_loop_gain_ovr_cw_q_papd_loop_gain_ovr_cw_q_SHIFT)

/* Bits in LCN40PHY_papd_control2 */
#define LCN40PHY_papd_control2_papd_soft_reset_SHIFT      0
#define LCN40PHY_papd_control2_papd_soft_reset_MASK      (0x1 << LCN40PHY_papd_control2_papd_soft_reset_SHIFT)
#define LCN40PHY_papd_control2_papd_loop_gain_cw_ovr_SHIFT      1
#define LCN40PHY_papd_control2_papd_loop_gain_cw_ovr_MASK      (0x1 << LCN40PHY_papd_control2_papd_loop_gain_cw_ovr_SHIFT)
#define LCN40PHY_papd_control2_papd_dcest_ovr_SHIFT      3
#define LCN40PHY_papd_control2_papd_dcest_ovr_MASK      (0x1 << LCN40PHY_papd_control2_papd_dcest_ovr_SHIFT)
#define LCN40PHY_papd_control2_papd_analog_gain_ovr_SHIFT      4
#define LCN40PHY_papd_control2_papd_analog_gain_ovr_MASK      (0x1 << LCN40PHY_papd_control2_papd_analog_gain_ovr_SHIFT)

/* Bits in LCN40PHY_papd_dcest_i_ovr */
#define LCN40PHY_papd_dcest_i_ovr_papd_dcest_i_ovr_SHIFT      0
#define LCN40PHY_papd_dcest_i_ovr_papd_dcest_i_ovr_MASK      (0x3ff << LCN40PHY_papd_dcest_i_ovr_papd_dcest_i_ovr_SHIFT)

/* Bits in LCN40PHY_papd_dcest_q_ovr */
#define LCN40PHY_papd_dcest_q_ovr_papd_dcest_q_ovr_SHIFT      0
#define LCN40PHY_papd_dcest_q_ovr_papd_dcest_q_ovr_MASK      (0xfff << LCN40PHY_papd_dcest_q_ovr_papd_dcest_q_ovr_SHIFT)

/* Bits in LCN40PHY_papd_analog_gain_ovr_val */
#define LCN40PHY_papd_analog_gain_ovr_val_papd_analog_gain_ovr_val_SHIFT      0
#define LCN40PHY_papd_analog_gain_ovr_val_papd_analog_gain_ovr_val_MASK      (0x1fff << LCN40PHY_papd_analog_gain_ovr_val_papd_analog_gain_ovr_val_SHIFT)

/* Bits in LCN40PHY_papd_status */
#define LCN40PHY_papd_status_papd_state_SHIFT      0
#define LCN40PHY_papd_status_papd_state_MASK      (0x7 << LCN40PHY_papd_status_papd_state_SHIFT)
#define LCN40PHY_papd_status_symbols_count_SHIFT      5
#define LCN40PHY_papd_status_symbols_count_MASK      (0x7ff << LCN40PHY_papd_status_symbols_count_SHIFT)

/* Bits in LCN40PHY_papd_cw_sigma_yy_star_15_0 */
#define LCN40PHY_papd_cw_sigma_yy_star_15_0_papd_cw_sigma_yy_star_15_0_SHIFT      0
#define LCN40PHY_papd_cw_sigma_yy_star_15_0_papd_cw_sigma_yy_star_15_0_MASK      (0xffff << LCN40PHY_papd_cw_sigma_yy_star_15_0_papd_cw_sigma_yy_star_15_0_SHIFT)

/* Bits in LCN40PHY_papd_cw_sigma_yy_star_27_16 */
#define LCN40PHY_papd_cw_sigma_yy_star_27_16_papd_cw_sigma_yy_star_27_16_SHIFT      0
#define LCN40PHY_papd_cw_sigma_yy_star_27_16_papd_cw_sigma_yy_star_27_16_MASK      (0xfff << LCN40PHY_papd_cw_sigma_yy_star_27_16_papd_cw_sigma_yy_star_27_16_SHIFT)

/* Bits in LCN40PHY_papd_lut_index_updated_15_0 */
#define LCN40PHY_papd_lut_index_updated_15_0_papd_lut_index_updated_15_0_SHIFT      0
#define LCN40PHY_papd_lut_index_updated_15_0_papd_lut_index_updated_15_0_MASK      (0xffff << LCN40PHY_papd_lut_index_updated_15_0_papd_lut_index_updated_15_0_SHIFT)

/* Bits in LCN40PHY_papd_lut_index_updated_31_16 */
#define LCN40PHY_papd_lut_index_updated_31_16_papd_lut_index_updated_31_16_SHIFT      0
#define LCN40PHY_papd_lut_index_updated_31_16_papd_lut_index_updated_31_16_MASK      (0xffff << LCN40PHY_papd_lut_index_updated_31_16_papd_lut_index_updated_31_16_SHIFT)

/* Bits in LCN40PHY_papd_lut_index_updated_47_32 */
#define LCN40PHY_papd_lut_index_updated_47_32_papd_lut_index_updated_47_32_SHIFT      0
#define LCN40PHY_papd_lut_index_updated_47_32_papd_lut_index_updated_47_32_MASK      (0xffff << LCN40PHY_papd_lut_index_updated_47_32_papd_lut_index_updated_47_32_SHIFT)

/* Bits in LCN40PHY_papd_lut_index_updated_63_48 */
#define LCN40PHY_papd_lut_index_updated_63_48_papd_lut_index_updated_63_48_SHIFT      0
#define LCN40PHY_papd_lut_index_updated_63_48_papd_lut_index_updated_63_48_MASK      (0xffff << LCN40PHY_papd_lut_index_updated_63_48_papd_lut_index_updated_63_48_SHIFT)

/* Bits in LCN40PHY_papd_loop_gain_cw_i */
#define LCN40PHY_papd_loop_gain_cw_i_papd_loop_gain_cw_i_SHIFT      0
#define LCN40PHY_papd_loop_gain_cw_i_papd_loop_gain_cw_i_MASK      (0xfff << LCN40PHY_papd_loop_gain_cw_i_papd_loop_gain_cw_i_SHIFT)

/* Bits in LCN40PHY_papd_loop_gain_cw_q */
#define LCN40PHY_papd_loop_gain_cw_q_papd_loop_gain_cw_q_SHIFT      0
#define LCN40PHY_papd_loop_gain_cw_q_papd_loop_gain_cw_q_MASK      (0xfff << LCN40PHY_papd_loop_gain_cw_q_papd_loop_gain_cw_q_SHIFT)

/* Bits in LCN40PHY_papd_dcest_i */
#define LCN40PHY_papd_dcest_i_papd_dcest_i_SHIFT      0
#define LCN40PHY_papd_dcest_i_papd_dcest_i_MASK      (0x3ff << LCN40PHY_papd_dcest_i_papd_dcest_i_SHIFT)

/* Bits in LCN40PHY_papd_dcest_q */
#define LCN40PHY_papd_dcest_q_papd_dcest_q_SHIFT      0
#define LCN40PHY_papd_dcest_q_papd_dcest_q_MASK      (0xfff << LCN40PHY_papd_dcest_q_papd_dcest_q_SHIFT)

/* Bits in LCN40PHY_papd_tx_lut_index_raw_31_16 */
#define LCN40PHY_papd_tx_lut_index_raw_31_16_papd_tx_lut_index_raw_31_16_SHIFT      0
#define LCN40PHY_papd_tx_lut_index_raw_31_16_papd_tx_lut_index_raw_31_16_MASK      (0xffff << LCN40PHY_papd_tx_lut_index_raw_31_16_papd_tx_lut_index_raw_31_16_SHIFT)

/* Bits in LCN40PHY_papd_tx_lut_index_raw_15_0 */
#define LCN40PHY_papd_tx_lut_index_raw_15_0_papd_tx_lut_index_raw_15_0_SHIFT      0
#define LCN40PHY_papd_tx_lut_index_raw_15_0_papd_tx_lut_index_raw_15_0_MASK      (0xffff << LCN40PHY_papd_tx_lut_index_raw_15_0_papd_tx_lut_index_raw_15_0_SHIFT)

/* Bits in LCN40PHY_papd_rx_cw_lut_index_raw_31_16 */
#define LCN40PHY_papd_rx_cw_lut_index_raw_31_16_papd_rx_cw_lut_index_raw_31_16_SHIFT      0
#define LCN40PHY_papd_rx_cw_lut_index_raw_31_16_papd_rx_cw_lut_index_raw_31_16_MASK      (0xffff << LCN40PHY_papd_rx_cw_lut_index_raw_31_16_papd_rx_cw_lut_index_raw_31_16_SHIFT)

/* Bits in LCN40PHY_papd_rx_cw_lut_index_raw_15_0 */
#define LCN40PHY_papd_rx_cw_lut_index_raw_15_0_papd_rx_cw_lut_index_raw_15_0_SHIFT      0
#define LCN40PHY_papd_rx_cw_lut_index_raw_15_0_papd_rx_cw_lut_index_raw_15_0_MASK      (0xffff << LCN40PHY_papd_rx_cw_lut_index_raw_15_0_papd_rx_cw_lut_index_raw_15_0_SHIFT)

/* Bits in LCN40PHY_papd_cw_corr_norm */
#define LCN40PHY_papd_cw_corr_norm_papd_cw_corr_norm_SHIFT      0
#define LCN40PHY_papd_cw_corr_norm_papd_cw_corr_norm_MASK      (0x3 << LCN40PHY_papd_cw_corr_norm_papd_cw_corr_norm_SHIFT)

/* Bits in LCN40PHY_papd_blanking_control */
#define LCN40PHY_papd_blanking_control_papd_blanking_threshold_SHIFT      0
#define LCN40PHY_papd_blanking_control_papd_blanking_threshold_MASK      (0x1ff << LCN40PHY_papd_blanking_control_papd_blanking_threshold_SHIFT)
#define LCN40PHY_papd_blanking_control_papd_blanking_profile_SHIFT      9
#define LCN40PHY_papd_blanking_control_papd_blanking_profile_MASK      (0x7 << LCN40PHY_papd_blanking_control_papd_blanking_profile_SHIFT)
#define LCN40PHY_papd_blanking_control_papd_stop_after_last_update_SHIFT      12
#define LCN40PHY_papd_blanking_control_papd_stop_after_last_update_MASK      (0x1 << LCN40PHY_papd_blanking_control_papd_stop_after_last_update_SHIFT)

/* Bits in LCN40PHY_papd_dc_window */
#define LCN40PHY_papd_dc_window_papd_dc_window_SHIFT      0
#define LCN40PHY_papd_dc_window_papd_dc_window_MASK      (0x1ff << LCN40PHY_papd_dc_window_papd_dc_window_SHIFT)

/* Bits in LCN40PHY_papd_pa_off_control_1 */
#define LCN40PHY_papd_pa_off_control_1_papd_pa_off_en_SHIFT      0
#define LCN40PHY_papd_pa_off_control_1_papd_pa_off_en_MASK      (0x1 << LCN40PHY_papd_pa_off_control_1_papd_pa_off_en_SHIFT)
#define LCN40PHY_papd_pa_off_control_1_papd_pa_on_count_SHIFT      1
#define LCN40PHY_papd_pa_off_control_1_papd_pa_on_count_MASK      (0xfff << LCN40PHY_papd_pa_off_control_1_papd_pa_on_count_SHIFT)

/* Bits in LCN40PHY_papd_only_loop_gain */
#define LCN40PHY_papd_only_loop_gain_papd_only_loop_gain_SHIFT      0
#define LCN40PHY_papd_only_loop_gain_papd_only_loop_gain_MASK      (0x1 << LCN40PHY_papd_only_loop_gain_papd_only_loop_gain_SHIFT)

/* Bits in LCN40PHY_papd_pa_off_control_2 */
#define LCN40PHY_papd_pa_off_control_2_papd_pa_off_count_SHIFT      0
#define LCN40PHY_papd_pa_off_control_2_papd_pa_off_count_MASK      (0x7f << LCN40PHY_papd_pa_off_control_2_papd_pa_off_count_SHIFT)

/* Bits in LCN40PHY_papd_switch_lut */
#define LCN40PHY_papd_switch_lut_papd_switch_lut_SHIFT      0
#define LCN40PHY_papd_switch_lut_papd_switch_lut_MASK      (0x3 << LCN40PHY_papd_switch_lut_papd_switch_lut_SHIFT)

/* Bits in LCN40PHY_papd_cw_sigma_xy_star_i_15_0 */
#define LCN40PHY_papd_cw_sigma_xy_star_i_15_0_papd_cw_sigma_xy_star_i_15_0_SHIFT      0
#define LCN40PHY_papd_cw_sigma_xy_star_i_15_0_papd_cw_sigma_xy_star_i_15_0_MASK      (0xffff << LCN40PHY_papd_cw_sigma_xy_star_i_15_0_papd_cw_sigma_xy_star_i_15_0_SHIFT)

/* Bits in LCN40PHY_txfe */
#define LCN40PHY_txfe_txfe_prime_cnt_SHIFT      10
#define LCN40PHY_txfe_txfe_prime_cnt_MASK      (0xf << LCN40PHY_txfe_txfe_prime_cnt_SHIFT)

/* Bits in LCN40PHY_rxfe */
#define LCN40PHY_rxfe_bypass_rx_filter_SHIFT      0
#define LCN40PHY_rxfe_bypass_rx_filter_MASK      (0x1 << LCN40PHY_rxfe_bypass_rx_filter_SHIFT)
#define LCN40PHY_rxfe_bypass_dc_filter_SHIFT      1
#define LCN40PHY_rxfe_bypass_dc_filter_MASK      (0x1 << LCN40PHY_rxfe_bypass_dc_filter_SHIFT)
#define LCN40PHY_rxfe_bypass_iqcomp_SHIFT      2
#define LCN40PHY_rxfe_bypass_iqcomp_MASK      (0x1 << LCN40PHY_rxfe_bypass_iqcomp_SHIFT)
#define LCN40PHY_rxfe_bypass_iirfilter_SHIFT      3
#define LCN40PHY_rxfe_bypass_iirfilter_MASK      (0x1 << LCN40PHY_rxfe_bypass_iirfilter_SHIFT)
#define LCN40PHY_rxfe_bypass_bandshifter_SHIFT      4
#define LCN40PHY_rxfe_bypass_bandshifter_MASK      (0x1 << LCN40PHY_rxfe_bypass_bandshifter_SHIFT)
#define LCN40PHY_rxfe_swap_even_odd_coef_SHIFT      5
#define LCN40PHY_rxfe_swap_even_odd_coef_MASK      (0x1 << LCN40PHY_rxfe_swap_even_odd_coef_SHIFT)
#define LCN40PHY_rxfe_swap_rxfe_iq_b0_SHIFT      6
#define LCN40PHY_rxfe_swap_rxfe_iq_b0_MASK      (0x1 << LCN40PHY_rxfe_swap_rxfe_iq_b0_SHIFT)
#define LCN40PHY_rxfe_swap_rxfe_iq_SHIFT      7
#define LCN40PHY_rxfe_swap_rxfe_iq_MASK      (0x1 << LCN40PHY_rxfe_swap_rxfe_iq_SHIFT)
#define LCN40PHY_rxfe_rx_filt_beta_exp_2or3_SHIFT      7
#define LCN40PHY_rxfe_rx_filt_beta_exp_2or3_MASK      (0x3 << LCN40PHY_rxfe_rx_filt_beta_exp_2or3_SHIFT)
#define LCN40PHY_rxfe_rxfe_bilge_cnt_SHIFT      9
#define LCN40PHY_rxfe_rxfe_bilge_cnt_MASK      (0xf << LCN40PHY_rxfe_rxfe_bilge_cnt_SHIFT)
#define LCN40PHY_rxfe_digrssi_holdoff_SHIFT      13
#define LCN40PHY_rxfe_digrssi_holdoff_MASK      (0x7 << LCN40PHY_rxfe_digrssi_holdoff_SHIFT)

/* Bits in LCN40PHY_StallStats2 */
#define LCN40PHY_StallStats2_stall_rate_SHIFT      0
#define LCN40PHY_StallStats2_stall_rate_MASK      (0xff << LCN40PHY_StallStats2_stall_rate_SHIFT)

/* Bits in LCN40PHY_sslpnCtrl0 */
#define LCN40PHY_sslpnCtrl0_disable_rxfe_SHIFT      0
#define LCN40PHY_sslpnCtrl0_disable_rxfe_MASK      (0x1 << LCN40PHY_sslpnCtrl0_disable_rxfe_SHIFT)
#define LCN40PHY_sslpnCtrl0_disable_crs_SHIFT      1
#define LCN40PHY_sslpnCtrl0_disable_crs_MASK      (0x1 << LCN40PHY_sslpnCtrl0_disable_crs_SHIFT)
#define LCN40PHY_sslpnCtrl0_disable_dmd_ofdm_SHIFT      2
#define LCN40PHY_sslpnCtrl0_disable_dmd_ofdm_MASK      (0x1 << LCN40PHY_sslpnCtrl0_disable_dmd_ofdm_SHIFT)
#define LCN40PHY_sslpnCtrl0_bphyResetCtrl_SHIFT      4
#define LCN40PHY_sslpnCtrl0_bphyResetCtrl_MASK      (0x1 << LCN40PHY_sslpnCtrl0_bphyResetCtrl_SHIFT)
#define LCN40PHY_sslpnCtrl0_crs2DmdRstCtrl_SHIFT      5
#define LCN40PHY_sslpnCtrl0_crs2DmdRstCtrl_MASK      (0x1 << LCN40PHY_sslpnCtrl0_crs2DmdRstCtrl_SHIFT)
#define LCN40PHY_sslpnCtrl0_dmdInputBlnkCtrl_SHIFT      6
#define LCN40PHY_sslpnCtrl0_dmdInputBlnkCtrl_MASK      (0x1 << LCN40PHY_sslpnCtrl0_dmdInputBlnkCtrl_SHIFT)
#define LCN40PHY_sslpnCtrl0_dmdRstExtCnt_SHIFT      7
#define LCN40PHY_sslpnCtrl0_dmdRstExtCnt_MASK      (0xf << LCN40PHY_sslpnCtrl0_dmdRstExtCnt_SHIFT)
#define LCN40PHY_sslpnCtrl0_dmdRstClkCnt_SHIFT      11
#define LCN40PHY_sslpnCtrl0_dmdRstClkCnt_MASK      (0xf << LCN40PHY_sslpnCtrl0_dmdRstClkCnt_SHIFT)
#define LCN40PHY_sslpnCtrl0_txSoftReset_SHIFT      15
#define LCN40PHY_sslpnCtrl0_txSoftReset_MASK      (0x1 << LCN40PHY_sslpnCtrl0_txSoftReset_SHIFT)

/* Bits in LCN40PHY_sslpnCtrl1 */
#define LCN40PHY_sslpnCtrl1_clkensamplemuxSel_SHIFT      0
#define LCN40PHY_sslpnCtrl1_clkensamplemuxSel_MASK      (0x3 << LCN40PHY_sslpnCtrl1_clkensamplemuxSel_SHIFT)
#define LCN40PHY_sslpnCtrl1_clkdiven80phase_SHIFT      2
#define LCN40PHY_sslpnCtrl1_clkdiven80phase_MASK      (0x3 << LCN40PHY_sslpnCtrl1_clkdiven80phase_SHIFT)
#define LCN40PHY_sslpnCtrl1_clkdiven160phase_SHIFT      4
#define LCN40PHY_sslpnCtrl1_clkdiven160phase_MASK      (0x3 << LCN40PHY_sslpnCtrl1_clkdiven160phase_SHIFT)

/* Bits in LCN40PHY_sslpnCtrl2 */
#define LCN40PHY_sslpnCtrl2_resetrxfeclkCntVal_SHIFT      0
#define LCN40PHY_sslpnCtrl2_resetrxfeclkCntVal_MASK      (0xf << LCN40PHY_sslpnCtrl2_resetrxfeclkCntVal_SHIFT)

/* Bits in LCN40PHY_sslpnCtrl3 */
#define LCN40PHY_sslpnCtrl3_sram_stby_SHIFT      0
#define LCN40PHY_sslpnCtrl3_sram_stby_MASK      (0x3 << LCN40PHY_sslpnCtrl3_sram_stby_SHIFT)
#define LCN40PHY_sslpnCtrl3_iqlocalen_muxsel_SHIFT      2
#define LCN40PHY_sslpnCtrl3_iqlocalen_muxsel_MASK      (0x1 << LCN40PHY_sslpnCtrl3_iqlocalen_muxsel_SHIFT)
#define LCN40PHY_sslpnCtrl3_fftiomem_stby_SHIFT      3
#define LCN40PHY_sslpnCtrl3_fftiomem_stby_MASK      (0x1 << LCN40PHY_sslpnCtrl3_fftiomem_stby_SHIFT)
#define LCN40PHY_sslpnCtrl3_papd_stby_SHIFT      4
#define LCN40PHY_sslpnCtrl3_papd_stby_MASK      (0x1 << LCN40PHY_sslpnCtrl3_papd_stby_SHIFT)
#define LCN40PHY_sslpnCtrl3_txpwrctrl_stby_SHIFT      5
#define LCN40PHY_sslpnCtrl3_txpwrctrl_stby_MASK      (0x1 << LCN40PHY_sslpnCtrl3_txpwrctrl_stby_SHIFT)

/* Bits in LCN40PHY_sslpnDmdClkEnCtrl */
#define LCN40PHY_sslpnDmdClkEnCtrl_forcedmdDDClkOn_SHIFT      0
#define LCN40PHY_sslpnDmdClkEnCtrl_forcedmdDDClkOn_MASK      (0x1 << LCN40PHY_sslpnDmdClkEnCtrl_forcedmdDDClkOn_SHIFT)
#define LCN40PHY_sslpnDmdClkEnCtrl_forcedmdStbcClkOn_SHIFT      1
#define LCN40PHY_sslpnDmdClkEnCtrl_forcedmdStbcClkOn_MASK      (0x1 << LCN40PHY_sslpnDmdClkEnCtrl_forcedmdStbcClkOn_SHIFT)
#define LCN40PHY_sslpnDmdClkEnCtrl_forcedmdLmsClkOn_SHIFT      2
#define LCN40PHY_sslpnDmdClkEnCtrl_forcedmdLmsClkOn_MASK      (0x1 << LCN40PHY_sslpnDmdClkEnCtrl_forcedmdLmsClkOn_SHIFT)
#define LCN40PHY_sslpnDmdClkEnCtrl_forcedmdDintlvClkOn_SHIFT      3
#define LCN40PHY_sslpnDmdClkEnCtrl_forcedmdDintlvClkOn_MASK      (0x1 << LCN40PHY_sslpnDmdClkEnCtrl_forcedmdDintlvClkOn_SHIFT)
#define LCN40PHY_sslpnDmdClkEnCtrl_forcedmdVitClkOn_SHIFT      4
#define LCN40PHY_sslpnDmdClkEnCtrl_forcedmdVitClkOn_MASK      (0x1 << LCN40PHY_sslpnDmdClkEnCtrl_forcedmdVitClkOn_SHIFT)
#define LCN40PHY_sslpnDmdClkEnCtrl_forceaphyrxclk80On_SHIFT      7
#define LCN40PHY_sslpnDmdClkEnCtrl_forceaphyrxclk80On_MASK      (0x1 << LCN40PHY_sslpnDmdClkEnCtrl_forceaphyrxclk80On_SHIFT)
#define LCN40PHY_sslpnDmdClkEnCtrl_forceaphyrxclk40On_SHIFT      8
#define LCN40PHY_sslpnDmdClkEnCtrl_forceaphyrxclk40On_MASK      (0x1 << LCN40PHY_sslpnDmdClkEnCtrl_forceaphyrxclk40On_SHIFT)
#define LCN40PHY_sslpnDmdClkEnCtrl_forceFftTxClkOn_SHIFT      9
#define LCN40PHY_sslpnDmdClkEnCtrl_forceFftTxClkOn_MASK      (0x1 << LCN40PHY_sslpnDmdClkEnCtrl_forceFftTxClkOn_SHIFT)
#define LCN40PHY_sslpnDmdClkEnCtrl_forceFftRxClkOn_SHIFT      10
#define LCN40PHY_sslpnDmdClkEnCtrl_forceFftRxClkOn_MASK      (0x1 << LCN40PHY_sslpnDmdClkEnCtrl_forceFftRxClkOn_SHIFT)
#define LCN40PHY_sslpnDmdClkEnCtrl_forcedmdChMem0ClkOn_SHIFT      11
#define LCN40PHY_sslpnDmdClkEnCtrl_forcedmdChMem0ClkOn_MASK      (0x1 << LCN40PHY_sslpnDmdClkEnCtrl_forcedmdChMem0ClkOn_SHIFT)
#define LCN40PHY_sslpnDmdClkEnCtrl_forcedmdChMem1ClkOn_SHIFT      12
#define LCN40PHY_sslpnDmdClkEnCtrl_forcedmdChMem1ClkOn_MASK      (0x1 << LCN40PHY_sslpnDmdClkEnCtrl_forcedmdChMem1ClkOn_SHIFT)

/* Bits in LCN40PHY_sslpnFftIoClkEnCtrl */
#define LCN40PHY_sslpnFftIoClkEnCtrl_forceFftBuf01ClkOn_SHIFT      0
#define LCN40PHY_sslpnFftIoClkEnCtrl_forceFftBuf01ClkOn_MASK      (0x1 << LCN40PHY_sslpnFftIoClkEnCtrl_forceFftBuf01ClkOn_SHIFT)
#define LCN40PHY_sslpnFftIoClkEnCtrl_forceFftBuf11ClkOn_SHIFT      1
#define LCN40PHY_sslpnFftIoClkEnCtrl_forceFftBuf11ClkOn_MASK      (0x1 << LCN40PHY_sslpnFftIoClkEnCtrl_forceFftBuf11ClkOn_SHIFT)
#define LCN40PHY_sslpnFftIoClkEnCtrl_forceFftBuf4ClkOn_SHIFT      8
#define LCN40PHY_sslpnFftIoClkEnCtrl_forceFftBuf4ClkOn_MASK      (0x1 << LCN40PHY_sslpnFftIoClkEnCtrl_forceFftBuf4ClkOn_SHIFT)
#define LCN40PHY_sslpnFftIoClkEnCtrl_forceFftBuf6ClkOn_SHIFT      10
#define LCN40PHY_sslpnFftIoClkEnCtrl_forceFftBuf6ClkOn_MASK      (0x1 << LCN40PHY_sslpnFftIoClkEnCtrl_forceFftBuf6ClkOn_SHIFT)
#define LCN40PHY_sslpnFftIoClkEnCtrl_forceFftBuf7ClkOn_SHIFT      11
#define LCN40PHY_sslpnFftIoClkEnCtrl_forceFftBuf7ClkOn_MASK      (0x1 << LCN40PHY_sslpnFftIoClkEnCtrl_forceFftBuf7ClkOn_SHIFT)
#define LCN40PHY_sslpnFftIoClkEnCtrl_forceFftBufi4ClkOn_SHIFT      12
#define LCN40PHY_sslpnFftIoClkEnCtrl_forceFftBufi4ClkOn_MASK      (0x1 << LCN40PHY_sslpnFftIoClkEnCtrl_forceFftBufi4ClkOn_SHIFT)
#define LCN40PHY_sslpnFftIoClkEnCtrl_forceFftBufi5ClkOn_SHIFT      13
#define LCN40PHY_sslpnFftIoClkEnCtrl_forceFftBufi5ClkOn_MASK      (0x1 << LCN40PHY_sslpnFftIoClkEnCtrl_forceFftBufi5ClkOn_SHIFT)
#define LCN40PHY_sslpnFftIoClkEnCtrl_forceFftBufp6ClkOn_SHIFT      14
#define LCN40PHY_sslpnFftIoClkEnCtrl_forceFftBufp6ClkOn_MASK      (0x1 << LCN40PHY_sslpnFftIoClkEnCtrl_forceFftBufp6ClkOn_SHIFT)
#define LCN40PHY_sslpnFftIoClkEnCtrl_forceFftBufp7ClkOn_SHIFT      15
#define LCN40PHY_sslpnFftIoClkEnCtrl_forceFftBufp7ClkOn_MASK      (0x1 << LCN40PHY_sslpnFftIoClkEnCtrl_forceFftBufp7ClkOn_SHIFT)

/* Bits in LCN40PHY_sslpnCalibClkEnCtrl */
#define LCN40PHY_sslpnCalibClkEnCtrl_papdTxClkEn_SHIFT      0
#define LCN40PHY_sslpnCalibClkEnCtrl_papdTxClkEn_MASK      (0x1 << LCN40PHY_sslpnCalibClkEnCtrl_papdTxClkEn_SHIFT)
#define LCN40PHY_sslpnCalibClkEnCtrl_papdRxClkEn_SHIFT      1
#define LCN40PHY_sslpnCalibClkEnCtrl_papdRxClkEn_MASK      (0x1 << LCN40PHY_sslpnCalibClkEnCtrl_papdRxClkEn_SHIFT)
#define LCN40PHY_sslpnCalibClkEnCtrl_papdMemClkEn_SHIFT      2
#define LCN40PHY_sslpnCalibClkEnCtrl_papdMemClkEn_MASK      (0x1 << LCN40PHY_sslpnCalibClkEnCtrl_papdMemClkEn_SHIFT)
#define LCN40PHY_sslpnCalibClkEnCtrl_samplePlayClkEn_SHIFT      3
#define LCN40PHY_sslpnCalibClkEnCtrl_samplePlayClkEn_MASK      (0x1 << LCN40PHY_sslpnCalibClkEnCtrl_samplePlayClkEn_SHIFT)
#define LCN40PHY_sslpnCalibClkEnCtrl_ddfsClkEn_SHIFT      4
#define LCN40PHY_sslpnCalibClkEnCtrl_ddfsClkEn_MASK      (0x1 << LCN40PHY_sslpnCalibClkEnCtrl_ddfsClkEn_SHIFT)
#define LCN40PHY_sslpnCalibClkEnCtrl_iqEstClkEn_SHIFT      5
#define LCN40PHY_sslpnCalibClkEnCtrl_iqEstClkEn_MASK      (0x1 << LCN40PHY_sslpnCalibClkEnCtrl_iqEstClkEn_SHIFT)
#define LCN40PHY_sslpnCalibClkEnCtrl_txFrontEndCalibClkEn_SHIFT      6
#define LCN40PHY_sslpnCalibClkEnCtrl_txFrontEndCalibClkEn_MASK      (0x1 << LCN40PHY_sslpnCalibClkEnCtrl_txFrontEndCalibClkEn_SHIFT)
#define LCN40PHY_sslpnCalibClkEnCtrl_forceaphytxFeclkOn_SHIFT      7
#define LCN40PHY_sslpnCalibClkEnCtrl_forceaphytxFeclkOn_MASK      (0x1 << LCN40PHY_sslpnCalibClkEnCtrl_forceaphytxFeclkOn_SHIFT)
#define LCN40PHY_sslpnCalibClkEnCtrl_forceiqEstclkOn_SHIFT      8
#define LCN40PHY_sslpnCalibClkEnCtrl_forceiqEstclkOn_MASK      (0x1 << LCN40PHY_sslpnCalibClkEnCtrl_forceiqEstclkOn_SHIFT)
#define LCN40PHY_sslpnCalibClkEnCtrl_forceTblClkOn_SHIFT      9
#define LCN40PHY_sslpnCalibClkEnCtrl_forceTblClkOn_MASK      (0x1 << LCN40PHY_sslpnCalibClkEnCtrl_forceTblClkOn_SHIFT)
#define LCN40PHY_sslpnCalibClkEnCtrl_forceTableClkOn_SHIFT      10
#define LCN40PHY_sslpnCalibClkEnCtrl_forceTableClkOn_MASK      (0x1 << LCN40PHY_sslpnCalibClkEnCtrl_forceTableClkOn_SHIFT)
#define LCN40PHY_sslpnCalibClkEnCtrl_forcePhyRegsClkOn_SHIFT      11
#define LCN40PHY_sslpnCalibClkEnCtrl_forcePhyRegsClkOn_MASK      (0x1 << LCN40PHY_sslpnCalibClkEnCtrl_forcePhyRegsClkOn_SHIFT)
#define LCN40PHY_sslpnCalibClkEnCtrl_debugClkEn_SHIFT      13
#define LCN40PHY_sslpnCalibClkEnCtrl_debugClkEn_MASK      (0x1 << LCN40PHY_sslpnCalibClkEnCtrl_debugClkEn_SHIFT)
#define LCN40PHY_sslpnCalibClkEnCtrl_forceTxfiltClkOn_SHIFT      15
#define LCN40PHY_sslpnCalibClkEnCtrl_forceTxfiltClkOn_MASK      (0x1 << LCN40PHY_sslpnCalibClkEnCtrl_forceTxfiltClkOn_SHIFT)

/* Bits in LCN40PHY_sslpnRxFeClkEnCtrl */
#define LCN40PHY_sslpnRxFeClkEnCtrl_forceRxFeClk80On_SHIFT      0
#define LCN40PHY_sslpnRxFeClkEnCtrl_forceRxFeClk80On_MASK      (0x1 << LCN40PHY_sslpnRxFeClkEnCtrl_forceRxFeClk80On_SHIFT)
#define LCN40PHY_sslpnRxFeClkEnCtrl_forceRxFeClk80BW40_On_SHIFT      1
#define LCN40PHY_sslpnRxFeClkEnCtrl_forceRxFeClk80BW40_On_MASK      (0x1 << LCN40PHY_sslpnRxFeClkEnCtrl_forceRxFeClk80BW40_On_SHIFT)
#define LCN40PHY_sslpnRxFeClkEnCtrl_forceRxFeClk40On_SHIFT      2
#define LCN40PHY_sslpnRxFeClkEnCtrl_forceRxFeClk40On_MASK      (0x1 << LCN40PHY_sslpnRxFeClkEnCtrl_forceRxFeClk40On_SHIFT)
#define LCN40PHY_sslpnRxFeClkEnCtrl_forceCrsClk80On_SHIFT      8
#define LCN40PHY_sslpnRxFeClkEnCtrl_forceCrsClk80On_MASK      (0x1 << LCN40PHY_sslpnRxFeClkEnCtrl_forceCrsClk80On_SHIFT)
#define LCN40PHY_sslpnRxFeClkEnCtrl_forceCrsClk80BW40_SHIFT      9
#define LCN40PHY_sslpnRxFeClkEnCtrl_forceCrsClk80BW40_MASK      (0x1 << LCN40PHY_sslpnRxFeClkEnCtrl_forceCrsClk80BW40_SHIFT)
#define LCN40PHY_sslpnRxFeClkEnCtrl_crsClkEn_SHIFT      11
#define LCN40PHY_sslpnRxFeClkEnCtrl_crsClkEn_MASK      (0x1 << LCN40PHY_sslpnRxFeClkEnCtrl_crsClkEn_SHIFT)
#define LCN40PHY_sslpnRxFeClkEnCtrl_allowCrsClkTxDisable_SHIFT      12
#define LCN40PHY_sslpnRxFeClkEnCtrl_allowCrsClkTxDisable_MASK      (0x1 << LCN40PHY_sslpnRxFeClkEnCtrl_allowCrsClkTxDisable_SHIFT)
#define LCN40PHY_sslpnRxFeClkEnCtrl_allowCrsClkEarlyDisable_SHIFT      13
#define LCN40PHY_sslpnRxFeClkEnCtrl_allowCrsClkEarlyDisable_MASK      (0x1 << LCN40PHY_sslpnRxFeClkEnCtrl_allowCrsClkEarlyDisable_SHIFT)

/* Bits in LCN40PHY_papd_cw_sigma_xy_star_i_28_16 */
#define LCN40PHY_papd_cw_sigma_xy_star_i_28_16_papd_cw_sigma_xy_star_i_28_16_SHIFT      0
#define LCN40PHY_papd_cw_sigma_xy_star_i_28_16_papd_cw_sigma_xy_star_i_28_16_MASK      (0x1fff << LCN40PHY_papd_cw_sigma_xy_star_i_28_16_papd_cw_sigma_xy_star_i_28_16_SHIFT)

/* Bits in LCN40PHY_papd_cw_sigma_xy_star_q_15_0 */
#define LCN40PHY_papd_cw_sigma_xy_star_q_15_0_papd_cw_sigma_xy_star_q_15_0_SHIFT      0
#define LCN40PHY_papd_cw_sigma_xy_star_q_15_0_papd_cw_sigma_xy_star_q_15_0_MASK      (0xffff << LCN40PHY_papd_cw_sigma_xy_star_q_15_0_papd_cw_sigma_xy_star_q_15_0_SHIFT)

/* Bits in LCN40PHY_papd_cw_sigma_xy_star_q_28_16 */
#define LCN40PHY_papd_cw_sigma_xy_star_q_28_16_papd_cw_sigma_xy_star_q_28_16_SHIFT      0
#define LCN40PHY_papd_cw_sigma_xy_star_q_28_16_papd_cw_sigma_xy_star_q_28_16_MASK      (0x1fff << LCN40PHY_papd_cw_sigma_xy_star_q_28_16_papd_cw_sigma_xy_star_q_28_16_SHIFT)

/* Bits in LCN40PHY_papd_cw_sigma_xy_star_GainComp_i_15_0 */
#define LCN40PHY_papd_cw_sigma_xy_star_GainComp_i_15_0_papd_cw_sigma_xy_star_GainComp_i_15_0_SHIFT      0
#define LCN40PHY_papd_cw_sigma_xy_star_GainComp_i_15_0_papd_cw_sigma_xy_star_GainComp_i_15_0_MASK      (0xffff << LCN40PHY_papd_cw_sigma_xy_star_GainComp_i_15_0_papd_cw_sigma_xy_star_GainComp_i_15_0_SHIFT)

/* Bits in LCN40PHY_papd_cw_sigma_xy_star_GainComp_i_31_16 */
#define LCN40PHY_papd_cw_sigma_xy_star_GainComp_i_31_16_papd_cw_sigma_xy_star_GainComp_i_30_16_SHIFT      0
#define LCN40PHY_papd_cw_sigma_xy_star_GainComp_i_31_16_papd_cw_sigma_xy_star_GainComp_i_30_16_MASK      (0xffff << LCN40PHY_papd_cw_sigma_xy_star_GainComp_i_31_16_papd_cw_sigma_xy_star_GainComp_i_30_16_SHIFT)

/* Bits in LCN40PHY_papd_cw_sigma_xy_star_GainComp_q_15_0 */
#define LCN40PHY_papd_cw_sigma_xy_star_GainComp_q_15_0_papd_cw_sigma_xy_star_GainComp_q_15_0_SHIFT      0
#define LCN40PHY_papd_cw_sigma_xy_star_GainComp_q_15_0_papd_cw_sigma_xy_star_GainComp_q_15_0_MASK      (0xffff << LCN40PHY_papd_cw_sigma_xy_star_GainComp_q_15_0_papd_cw_sigma_xy_star_GainComp_q_15_0_SHIFT)

/* Bits in LCN40PHY_papd_cw_sigma_xy_star_GainComp_q_31_16 */
#define LCN40PHY_papd_cw_sigma_xy_star_GainComp_q_31_16_papd_cw_sigma_xy_star_GainComp_q_30_16_SHIFT      0
#define LCN40PHY_papd_cw_sigma_xy_star_GainComp_q_31_16_papd_cw_sigma_xy_star_GainComp_q_30_16_MASK      (0xffff << LCN40PHY_papd_cw_sigma_xy_star_GainComp_q_31_16_papd_cw_sigma_xy_star_GainComp_q_30_16_SHIFT)

/* Bits in LCN40PHY_rxFarrowCtrl */
#define LCN40PHY_rxFarrowCtrl_rx_decimator_output_shift_SHIFT      0
#define LCN40PHY_rxFarrowCtrl_rx_decimator_output_shift_MASK      (0x3 << LCN40PHY_rxFarrowCtrl_rx_decimator_output_shift_SHIFT)
#define LCN40PHY_rxFarrowCtrl_rx_farrow_outScale_SHIFT      2
#define LCN40PHY_rxFarrowCtrl_rx_farrow_outScale_MASK      (0x3 << LCN40PHY_rxFarrowCtrl_rx_farrow_outScale_SHIFT)
#define LCN40PHY_rxFarrowCtrl_rx_farrow_outShift_SHIFT      4
#define LCN40PHY_rxFarrowCtrl_rx_farrow_outShift_MASK      (0x3 << LCN40PHY_rxFarrowCtrl_rx_farrow_outShift_SHIFT)

/* Bits in LCN40PHY_rxFarrowDeltaPhase */
#define LCN40PHY_rxFarrowDeltaPhase_rx_farrow_mu_delta_SHIFT      0
#define LCN40PHY_rxFarrowDeltaPhase_rx_farrow_mu_delta_MASK      (0x7fff << LCN40PHY_rxFarrowDeltaPhase_rx_farrow_mu_delta_SHIFT)

/* Bits in LCN40PHY_rxFarrowDriftPeriod */
#define LCN40PHY_rxFarrowDriftPeriod_rx_farrow_drift_period_SHIFT      0
#define LCN40PHY_rxFarrowDriftPeriod_rx_farrow_drift_period_MASK      (0x1fff << LCN40PHY_rxFarrowDriftPeriod_rx_farrow_drift_period_SHIFT)

/* Bits in LCN40PHY_RxSpurBlkCtrl */
#define LCN40PHY_RxSpurBlkCtrl_scaler_SHIFT		0
#define LCN40PHY_RxSpurBlkCtrl_scaler_MASK		(0xf << LCN40PHY_RxSpurBlkCtrl_scaler_SHIFT)
#define LCN40PHY_RxSpurBlkCtrl_NF2En_SHIFT		14
#define LCN40PHY_RxSpurBlkCtrl_NF2En_MASK		(0x1 << LCN40PHY_RxSpurBlkCtrl_NF2En_SHIFT)
#define LCN40PHY_RxSpurBlkCtrl_NF1En_SHIFT      15
#define LCN40PHY_RxSpurBlkCtrl_NF1En_MASK		(0x1 << LCN40PHY_RxSpurBlkCtrl_NF1En_SHIFT)

/* Bits in LCN40PHY_RxSpurBlkNF1AlphaRe */
#define LCN40PHY_RxSpurBlkNF1AlphaRe_man_SHIFT		0
#define LCN40PHY_RxSpurBlkNF1AlphaRe_man_MASK		(0xff << LCN40PHY_RxSpurBlkNF1AlphaRe_man_SHIFT)
#define LCN40PHY_RxSpurBlkNF1AlphaRe_exp_SHIFT		12
#define LCN40PHY_RxSpurBlkNF1AlphaRe_exp_MASK		(0x7 << LCN40PHY_RxSpurBlkNF1AlphaRe_exp_SHIFT)

/* Bits in LCN40PHY_RxSpurBlkNF1AlphaIm */
#define LCN40PHY_RxSpurBlkNF1AlphaIm_man_SHIFT		0
#define LCN40PHY_RxSpurBlkNF1AlphaIm_man_MASK		(0xff << LCN40PHY_RxSpurBlkNF1AlphaIm_man_SHIFT)
#define LCN40PHY_RxSpurBlkNF1AlphaIm_exp_SHIFT		12
#define LCN40PHY_RxSpurBlkNF1AlphaIm_exp_MASK		(0x7 << LCN40PHY_RxSpurBlkNF1AlphaIm_exp_SHIFT)

/* Bits in LCN40PHY_RxSpurBlkNF1GammaRe */
#define LCN40PHY_RxSpurBlkNF1GammaRe_man_SHIFT		0
#define LCN40PHY_RxSpurBlkNF1GammaRe_man_MASK		(0xff << LCN40PHY_RxSpurBlkNF1GammaRe_man_SHIFT)
#define LCN40PHY_RxSpurBlkNF1GammaRe_exp_SHIFT		12
#define LCN40PHY_RxSpurBlkNF1GammaRe_exp_MASK		(0x7 << LCN40PHY_RxSpurBlkNF1GammaRe_exp_SHIFT)

/* Bits in LCN40PHY_RxSpurBlkNF1GammaIm */
#define LCN40PHY_RxSpurBlkNF1GammaIm_man_SHIFT		0
#define LCN40PHY_RxSpurBlkNF1GammaIm_man_MASK		(0xff << LCN40PHY_RxSpurBlkNF1GammaIm_man_SHIFT)
#define LCN40PHY_RxSpurBlkNF1GammaIm_exp_SHIFT		12
#define LCN40PHY_RxSpurBlkNF1GammaIm_exp_MASK		(0x7 << LCN40PHY_RxSpurBlkNF1GammaIm_exp_SHIFT)

/* Bits in LCN40PHY_BphyMuxCtrl */
#define LCN40PHY_BphyMuxCtrl_bphy_band_sel_SHIFT      1
#define LCN40PHY_BphyMuxCtrl_bphy_band_sel_MASK      (0x1 << LCN40PHY_BphyMuxCtrl_bphy_band_sel_SHIFT)
#define LCN40PHY_BphyMuxCtrl_bphy_static_band_muxing_SHIFT      2
#define LCN40PHY_BphyMuxCtrl_bphy_static_band_muxing_MASK      (0x1 << LCN40PHY_BphyMuxCtrl_bphy_static_band_muxing_SHIFT)
#define LCN40PHY_BphyMuxCtrl_bshim_dynamic_band_switching_en_SHIFT      3
#define LCN40PHY_BphyMuxCtrl_bshim_dynamic_band_switching_en_MASK      (0x1 << LCN40PHY_BphyMuxCtrl_bshim_dynamic_band_switching_en_SHIFT)

/* Bits in LCN40PHY_PktDoneCtrl */
#define LCN40PHY_PktDoneCtrl_pktDoneDsbl_SHIFT      0
#define LCN40PHY_PktDoneCtrl_pktDoneDsbl_MASK      (0x1 << LCN40PHY_PktDoneCtrl_pktDoneDsbl_SHIFT)

/* Bits in LCN40PHY_rifs30dbreg1 */
#define LCN40PHY_rifs30dbreg1_rifsGainChangeEn_SHIFT      0
#define LCN40PHY_rifs30dbreg1_rifsGainChangeEn_MASK      (0x1 << LCN40PHY_rifs30dbreg1_rifsGainChangeEn_SHIFT)
#define LCN40PHY_rifs30dbreg1_rifsAntChangeEn_SHIFT      1
#define LCN40PHY_rifs30dbreg1_rifsAntChangeEn_MASK      (0x1 << LCN40PHY_rifs30dbreg1_rifsAntChangeEn_SHIFT)
#define LCN40PHY_rifs30dbreg1_rifsGainOfdmCnfrmCnt_SHIFT      2
#define LCN40PHY_rifs30dbreg1_rifsGainOfdmCnfrmCnt_MASK      (0x7 << LCN40PHY_rifs30dbreg1_rifsGainOfdmCnfrmCnt_SHIFT)
#define LCN40PHY_rifs30dbreg1_medGainGmShftValRifs_SHIFT      5
#define LCN40PHY_rifs30dbreg1_medGainGmShftValRifs_MASK      (0x7 << LCN40PHY_rifs30dbreg1_medGainGmShftValRifs_SHIFT)
#define LCN40PHY_rifs30dbreg1_ClipCtrThreshRifs_SHIFT      8
#define LCN40PHY_rifs30dbreg1_ClipCtrThreshRifs_MASK      (0xff << LCN40PHY_rifs30dbreg1_ClipCtrThreshRifs_SHIFT)

/* Bits in LCN40PHY_rifs30dbreg2 */
#define LCN40PHY_rifs30dbreg2_maxGainMismatchRifs_SHIFT      0
#define LCN40PHY_rifs30dbreg2_maxGainMismatchRifs_MASK      (0xff << LCN40PHY_rifs30dbreg2_maxGainMismatchRifs_SHIFT)
#define LCN40PHY_rifs30dbreg2_minGainMismatchRifs_SHIFT      8
#define LCN40PHY_rifs30dbreg2_minGainMismatchRifs_MASK      (0xff << LCN40PHY_rifs30dbreg2_minGainMismatchRifs_SHIFT)

/* Bits in LCN40PHY_rifs30dbreg3 */
#define LCN40PHY_rifs30dbreg3_rifsMedGainDB_SHIFT      0
#define LCN40PHY_rifs30dbreg3_rifsMedGainDB_MASK      (0xff << LCN40PHY_rifs30dbreg3_rifsMedGainDB_SHIFT)
#define LCN40PHY_rifs30dbreg3_rifsGainDetDlyCntVal_SHIFT      8
#define LCN40PHY_rifs30dbreg3_rifsGainDetDlyCntVal_MASK      (0xf << LCN40PHY_rifs30dbreg3_rifsGainDetDlyCntVal_SHIFT)

/* Bits in LCN40PHY_gmShiftReg */
#define LCN40PHY_gmShiftReg_medGain2GmShftVal_SHIFT      0
#define LCN40PHY_gmShiftReg_medGain2GmShftVal_MASK      (0x7 << LCN40PHY_gmShiftReg_medGain2GmShftVal_SHIFT)
#define LCN40PHY_gmShiftReg_medGain3GmShftVal_SHIFT      3
#define LCN40PHY_gmShiftReg_medGain3GmShftVal_MASK      (0x7 << LCN40PHY_gmShiftReg_medGain3GmShftVal_SHIFT)
#define LCN40PHY_gmShiftReg_hiGainGmShftVal_SHIFT      6
#define LCN40PHY_gmShiftReg_hiGainGmShftVal_MASK      (0x7 << LCN40PHY_gmShiftReg_hiGainGmShftVal_SHIFT)
#define LCN40PHY_gmShiftReg_goToHiGainAfterRifsTmOut_SHIFT      9
#define LCN40PHY_gmShiftReg_goToHiGainAfterRifsTmOut_MASK      (0x1 << LCN40PHY_gmShiftReg_goToHiGainAfterRifsTmOut_SHIFT)
#define LCN40PHY_gmShiftReg_goToHiGainInResumeSrch_SHIFT      10
#define LCN40PHY_gmShiftReg_goToHiGainInResumeSrch_MASK      (0x1 << LCN40PHY_gmShiftReg_goToHiGainInResumeSrch_SHIFT)
#define LCN40PHY_gmShiftReg_detCond0GtEq_SHIFT      11
#define LCN40PHY_gmShiftReg_detCond0GtEq_MASK      (0x1 << LCN40PHY_gmShiftReg_detCond0GtEq_SHIFT)
#define LCN40PHY_gmShiftReg_lnsrOfdmFiltEn_SHIFT      12
#define LCN40PHY_gmShiftReg_lnsrOfdmFiltEn_MASK      (0x1 << LCN40PHY_gmShiftReg_lnsrOfdmFiltEn_SHIFT)

/* Bits in LCN40PHY_gmShiftReg_40 */
#define LCN40PHY_gmShiftReg_40_BwClassficationOvrRd_SHIFT      9
#define LCN40PHY_gmShiftReg_40_BwClassficationOvrRd_MASK      (0x1 << LCN40PHY_gmShiftReg_40_BwClassficationOvrRd_SHIFT)
#define LCN40PHY_gmShiftReg_40_BwClassOvrRdVal_SHIFT      10
#define LCN40PHY_gmShiftReg_40_BwClassOvrRdVal_MASK      (0x3 << LCN40PHY_gmShiftReg_40_BwClassOvrRdVal_SHIFT)

/* Bits in LCN40PHY_detcondbypass */
#define LCN40PHY_detcondbypass_StblSigCondByp_SHIFT      0
#define LCN40PHY_detcondbypass_StblSigCondByp_MASK      (0x1 << LCN40PHY_detcondbypass_StblSigCondByp_SHIFT)
#define LCN40PHY_detcondbypass_ofdmDetCond1Byp_SHIFT      1
#define LCN40PHY_detcondbypass_ofdmDetCond1Byp_MASK      (0x1 << LCN40PHY_detcondbypass_ofdmDetCond1Byp_SHIFT)
#define LCN40PHY_detcondbypass_ofdmDetCond2_1_1Byp_SHIFT      2
#define LCN40PHY_detcondbypass_ofdmDetCond2_1_1Byp_MASK      (0x1 << LCN40PHY_detcondbypass_ofdmDetCond2_1_1Byp_SHIFT)
#define LCN40PHY_detcondbypass_ofdmDetCond2_1_2Byp_SHIFT      3
#define LCN40PHY_detcondbypass_ofdmDetCond2_1_2Byp_MASK      (0x1 << LCN40PHY_detcondbypass_ofdmDetCond2_1_2Byp_SHIFT)
#define LCN40PHY_detcondbypass_ofdmDetCond2_1_3Byp_SHIFT      4
#define LCN40PHY_detcondbypass_ofdmDetCond2_1_3Byp_MASK      (0x1 << LCN40PHY_detcondbypass_ofdmDetCond2_1_3Byp_SHIFT)
#define LCN40PHY_detcondbypass_ofdmDetCond2_2Byp_SHIFT      5
#define LCN40PHY_detcondbypass_ofdmDetCond2_2Byp_MASK      (0x1 << LCN40PHY_detcondbypass_ofdmDetCond2_2Byp_SHIFT)
#define LCN40PHY_detcondbypass_ofdmDetCond3_1Byp_SHIFT      6
#define LCN40PHY_detcondbypass_ofdmDetCond3_1Byp_MASK      (0x1 << LCN40PHY_detcondbypass_ofdmDetCond3_1Byp_SHIFT)
#define LCN40PHY_detcondbypass_ofdmDetCond3_2Byp_SHIFT      7
#define LCN40PHY_detcondbypass_ofdmDetCond3_2Byp_MASK      (0x1 << LCN40PHY_detcondbypass_ofdmDetCond3_2Byp_SHIFT)
#define LCN40PHY_detcondbypass_ofdmDetCond4_1Byp_SHIFT      8
#define LCN40PHY_detcondbypass_ofdmDetCond4_1Byp_MASK      (0x1 << LCN40PHY_detcondbypass_ofdmDetCond4_1Byp_SHIFT)
#define LCN40PHY_detcondbypass_ofdmDetCond4_2Byp_SHIFT      9
#define LCN40PHY_detcondbypass_ofdmDetCond4_2Byp_MASK      (0x1 << LCN40PHY_detcondbypass_ofdmDetCond4_2Byp_SHIFT)
#define LCN40PHY_detcondbypass_dsssDetCond1_1Byp_SHIFT      10
#define LCN40PHY_detcondbypass_dsssDetCond1_1Byp_MASK      (0x1 << LCN40PHY_detcondbypass_dsssDetCond1_1Byp_SHIFT)
#define LCN40PHY_detcondbypass_dsssDetCond1_2Byp_SHIFT      11
#define LCN40PHY_detcondbypass_dsssDetCond1_2Byp_MASK      (0x1 << LCN40PHY_detcondbypass_dsssDetCond1_2Byp_SHIFT)
#define LCN40PHY_detcondbypass_dsssDetCond2_1Byp_SHIFT      12
#define LCN40PHY_detcondbypass_dsssDetCond2_1Byp_MASK      (0x1 << LCN40PHY_detcondbypass_dsssDetCond2_1Byp_SHIFT)
#define LCN40PHY_detcondbypass_dsssDetCond2_2Byp_SHIFT      13
#define LCN40PHY_detcondbypass_dsssDetCond2_2Byp_MASK      (0x1 << LCN40PHY_detcondbypass_dsssDetCond2_2Byp_SHIFT)
#define LCN40PHY_detcondbypass_dsssDetCond3_1Byp_SHIFT      14
#define LCN40PHY_detcondbypass_dsssDetCond3_1Byp_MASK      (0x1 << LCN40PHY_detcondbypass_dsssDetCond3_1Byp_SHIFT)
#define LCN40PHY_detcondbypass_dsssDetCond3_2Byp_SHIFT      15
#define LCN40PHY_detcondbypass_dsssDetCond3_2Byp_MASK      (0x1 << LCN40PHY_detcondbypass_dsssDetCond3_2Byp_SHIFT)

/* Bits in LCN40PHY_edofflogic40 */
#define LCN40PHY_edofflogic40_edoffconfirmtimer40_SHIFT      0
#define LCN40PHY_edofflogic40_edoffconfirmtimer40_MASK      (0xff << LCN40PHY_edofflogic40_edoffconfirmtimer40_SHIFT)

/* Bits in LCN40PHY_edonlogic40 */
#define LCN40PHY_edonlogic40_edonconfirmtimer40_SHIFT      0
#define LCN40PHY_edonlogic40_edonconfirmtimer40_MASK      (0xff << LCN40PHY_edonlogic40_edonconfirmtimer40_SHIFT)
#define LCN40PHY_edonlogic40_edonblankingtimer40_SHIFT      8
#define LCN40PHY_edonlogic40_edonblankingtimer40_MASK      (0xff << LCN40PHY_edonlogic40_edonblankingtimer40_SHIFT)

/* Bits in LCN40PHY_edlogic20u */
#define LCN40PHY_edlogic20u_edonconfirmtimer20UL_SHIFT      0
#define LCN40PHY_edlogic20u_edonconfirmtimer20UL_MASK      (0xff << LCN40PHY_edlogic20u_edonconfirmtimer20UL_SHIFT)
#define LCN40PHY_edlogic20u_edonblankingtimer20UL_SHIFT      8
#define LCN40PHY_edlogic20u_edonblankingtimer20UL_MASK      (0xff << LCN40PHY_edlogic20u_edonblankingtimer20UL_SHIFT)

/* Bits in LCN40PHY_edthresh40 */
#define LCN40PHY_edthresh40_edonthreshold40_SHIFT      0
#define LCN40PHY_edthresh40_edonthreshold40_MASK      (0xff << LCN40PHY_edthresh40_edonthreshold40_SHIFT)
#define LCN40PHY_edthresh40_edoffthreshold40_SHIFT      8
#define LCN40PHY_edthresh40_edoffthreshold40_MASK      (0xff << LCN40PHY_edthresh40_edoffthreshold40_SHIFT)

/* Bits in LCN40PHY_edthresh20ul */
#define LCN40PHY_edthresh20ul_edonthreshold20U_SHIFT      0
#define LCN40PHY_edthresh20ul_edonthreshold20U_MASK      (0xff << LCN40PHY_edthresh20ul_edonthreshold20U_SHIFT)
#define LCN40PHY_edthresh20ul_edonthreshold20L_SHIFT      8
#define LCN40PHY_edthresh20ul_edonthreshold20L_MASK      (0xff << LCN40PHY_edthresh20ul_edonthreshold20L_SHIFT)

/* Bits in LCN40PHY_eddisable20ul */
#define LCN40PHY_eddisable20ul_crseddisable_20U_SHIFT      0
#define LCN40PHY_eddisable20ul_crseddisable_20U_MASK      (0x1 << LCN40PHY_eddisable20ul_crseddisable_20U_SHIFT)
#define LCN40PHY_eddisable20ul_crseddisable_20L_SHIFT      1
#define LCN40PHY_eddisable20ul_crseddisable_20L_MASK      (0x1 << LCN40PHY_eddisable20ul_crseddisable_20L_SHIFT)
#define LCN40PHY_eddisable20ul_crseddisable_40_SHIFT      2
#define LCN40PHY_eddisable20ul_crseddisable_40_MASK      (0x1 << LCN40PHY_eddisable20ul_crseddisable_40_SHIFT)
#define LCN40PHY_eddisable20ul_crs_ed_asserts_crs_SHIFT      7
#define LCN40PHY_eddisable20ul_crs_ed_asserts_crs_MASK      (0x1 << LCN40PHY_eddisable20ul_crs_ed_asserts_crs_SHIFT)

/* Bits in LCN40PHY_txfilt40CoeffStg0A2 */
#define LCN40PHY_txfilt40CoeffStg0A2_ak2_SHIFT      0
#define LCN40PHY_txfilt40CoeffStg0A2_ak2_MASK      (0x7ff << LCN40PHY_txfilt40CoeffStg0A2_ak2_SHIFT)

/* Bits in LCN40PHY_txfilt40CoeffStg1A1 */
#define LCN40PHY_txfilt40CoeffStg1A1_ak1_SHIFT      0
#define LCN40PHY_txfilt40CoeffStg1A1_ak1_MASK      (0x7ff << LCN40PHY_txfilt40CoeffStg1A1_ak1_SHIFT)

/* Bits in LCN40PHY_txfilt40CoeffStg1A2 */
#define LCN40PHY_txfilt40CoeffStg1A2_ak2_SHIFT      0
#define LCN40PHY_txfilt40CoeffStg1A2_ak2_MASK      (0x7ff << LCN40PHY_txfilt40CoeffStg1A2_ak2_SHIFT)

/* Bits in LCN40PHY_txfilt40CoeffStg2A1 */
#define LCN40PHY_txfilt40CoeffStg2A1_ak1_SHIFT      0
#define LCN40PHY_txfilt40CoeffStg2A1_ak1_MASK      (0x7ff << LCN40PHY_txfilt40CoeffStg2A1_ak1_SHIFT)

/* Bits in LCN40PHY_txfilt40CoeffStg2A2 */
#define LCN40PHY_txfilt40CoeffStg2A2_ak2_SHIFT      0
#define LCN40PHY_txfilt40CoeffStg2A2_ak2_MASK      (0x7ff << LCN40PHY_txfilt40CoeffStg2A2_ak2_SHIFT)

/* Bits in LCN40PHY_txfilt40CoeffStg0B1 */
#define LCN40PHY_txfilt40CoeffStg0B1_bk1_SHIFT      0
#define LCN40PHY_txfilt40CoeffStg0B1_bk1_MASK      (0x7ff << LCN40PHY_txfilt40CoeffStg0B1_bk1_SHIFT)

/* Bits in LCN40PHY_txfilt40CoeffStg0B2 */
#define LCN40PHY_txfilt40CoeffStg0B2_bk2_SHIFT      0
#define LCN40PHY_txfilt40CoeffStg0B2_bk2_MASK      (0x7ff << LCN40PHY_txfilt40CoeffStg0B2_bk2_SHIFT)

/* Bits in LCN40PHY_txfilt40CoeffStg0B3 */
#define LCN40PHY_txfilt40CoeffStg0B3_bk3_SHIFT      0
#define LCN40PHY_txfilt40CoeffStg0B3_bk3_MASK      (0x7ff << LCN40PHY_txfilt40CoeffStg0B3_bk3_SHIFT)

/* Bits in LCN40PHY_txfilt40CoeffStg1B1 */
#define LCN40PHY_txfilt40CoeffStg1B1_bk1_SHIFT      0
#define LCN40PHY_txfilt40CoeffStg1B1_bk1_MASK      (0x7ff << LCN40PHY_txfilt40CoeffStg1B1_bk1_SHIFT)

/* Bits in LCN40PHY_txfilt40CoeffStg1B2 */
#define LCN40PHY_txfilt40CoeffStg1B2_bk2_SHIFT      0
#define LCN40PHY_txfilt40CoeffStg1B2_bk2_MASK      (0x7ff << LCN40PHY_txfilt40CoeffStg1B2_bk2_SHIFT)

/* Bits in LCN40PHY_txfilt40CoeffStg1B3 */
#define LCN40PHY_txfilt40CoeffStg1B3_bk3_SHIFT      0
#define LCN40PHY_txfilt40CoeffStg1B3_bk3_MASK      (0x7ff << LCN40PHY_txfilt40CoeffStg1B3_bk3_SHIFT)

/* Bits in LCN40PHY_htAgcBkOff_40 */
#define LCN40PHY_htAgcBkOff_40_hsnrOFiltStepMult_SHIFT      5
#define LCN40PHY_htAgcBkOff_40_hsnrOFiltStepMult_MASK      (0x1f << LCN40PHY_htAgcBkOff_40_hsnrOFiltStepMult_SHIFT)
#define LCN40PHY_htAgcBkOff_40_hsnrOFiltStepShft_SHIFT      10
#define LCN40PHY_htAgcBkOff_40_hsnrOFiltStepShft_MASK      (0x7 << LCN40PHY_htAgcBkOff_40_hsnrOFiltStepShft_SHIFT)

/* Bits in LCN40PHY_htAgcBkOff */
#define LCN40PHY_htAgcBkOff_htAgcDataModeBkOff_SHIFT      0
#define LCN40PHY_htAgcBkOff_htAgcDataModeBkOff_MASK      (0x1f << LCN40PHY_htAgcBkOff_htAgcDataModeBkOff_SHIFT)

/* Bits in LCN40PHY_sgiWin_20 */
#define LCN40PHY_sgiWin_20_sgiWinOffset1_SHIFT      0
#define LCN40PHY_sgiWin_20_sgiWinOffset1_MASK      (0xf << LCN40PHY_sgiWin_20_sgiWinOffset1_SHIFT)
#define LCN40PHY_sgiWin_20_sgiWinOffset2_SHIFT      4
#define LCN40PHY_sgiWin_20_sgiWinOffset2_MASK      (0xf << LCN40PHY_sgiWin_20_sgiWinOffset2_SHIFT)
#define LCN40PHY_sgiWin_20_sgiWinOffset3_SHIFT      8
#define LCN40PHY_sgiWin_20_sgiWinOffset3_MASK      (0xf << LCN40PHY_sgiWin_20_sgiWinOffset3_SHIFT)
#define LCN40PHY_sgiWin_20_sgiWinOffset4_SHIFT      12
#define LCN40PHY_sgiWin_20_sgiWinOffset4_MASK      (0xf << LCN40PHY_sgiWin_20_sgiWinOffset4_SHIFT)

/* Bits in LCN40PHY_sgiGain1_20 */
#define LCN40PHY_sgiGain1_20_sgiGainOffset1_SHIFT      0
#define LCN40PHY_sgiGain1_20_sgiGainOffset1_MASK      (0xff << LCN40PHY_sgiGain1_20_sgiGainOffset1_SHIFT)
#define LCN40PHY_sgiGain1_20_sgiGainOffset2_SHIFT      8
#define LCN40PHY_sgiGain1_20_sgiGainOffset2_MASK      (0xff << LCN40PHY_sgiGain1_20_sgiGainOffset2_SHIFT)

/* Bits in LCN40PHY_sgiGain2_20 */
#define LCN40PHY_sgiGain2_20_sgiGainOffset3_SHIFT      0
#define LCN40PHY_sgiGain2_20_sgiGainOffset3_MASK      (0xff << LCN40PHY_sgiGain2_20_sgiGainOffset3_SHIFT)
#define LCN40PHY_sgiGain2_20_sgiGainOffset4_SHIFT      8
#define LCN40PHY_sgiGain2_20_sgiGainOffset4_MASK      (0xff << LCN40PHY_sgiGain2_20_sgiGainOffset4_SHIFT)

/* Bits in LCN40PHY_rate_mrc_reg_20 */
#define LCN40PHY_rate_mrc_reg_20_rateBsdMrcThrshAnt0_SHIFT      0
#define LCN40PHY_rate_mrc_reg_20_rateBsdMrcThrshAnt0_MASK      (0xff << LCN40PHY_rate_mrc_reg_20_rateBsdMrcThrshAnt0_SHIFT)
#define LCN40PHY_rate_mrc_reg_20_rateBsdMrcThrshAnt1_SHIFT      8
#define LCN40PHY_rate_mrc_reg_20_rateBsdMrcThrshAnt1_MASK      (0xff << LCN40PHY_rate_mrc_reg_20_rateBsdMrcThrshAnt1_SHIFT)

/* Bits in LCN40PHY_twentyULDebug */
#define LCN40PHY_twentyULDebug_mux20ULDebug_SHIFT      0
#define LCN40PHY_twentyULDebug_mux20ULDebug_MASK      (0x1 << LCN40PHY_twentyULDebug_mux20ULDebug_SHIFT)
#define LCN40PHY_twentyULDebug_debugOnly20UL_SHIFT      1
#define LCN40PHY_twentyULDebug_debugOnly20UL_MASK      (0x3 << LCN40PHY_twentyULDebug_debugOnly20UL_SHIFT)

/* Bits in LCN40PHY_fixedGainReg1 */
#define LCN40PHY_fixedGainReg1_hackGainDecision_SHIFT      0
#define LCN40PHY_fixedGainReg1_hackGainDecision_MASK      (0x1 << LCN40PHY_fixedGainReg1_hackGainDecision_SHIFT)
#define LCN40PHY_fixedGainReg1_hackedSt4to5Gain_SHIFT      1
#define LCN40PHY_fixedGainReg1_hackedSt4to5Gain_MASK      (0xff << LCN40PHY_fixedGainReg1_hackedSt4to5Gain_SHIFT)

/* Bits in LCN40PHY_fixedGainReg2 */
#define LCN40PHY_fixedGainReg2_hackedSt1to6Gain_SHIFT      0
#define LCN40PHY_fixedGainReg2_hackedSt1to6Gain_MASK      (0xff << LCN40PHY_fixedGainReg2_hackedSt1to6Gain_SHIFT)
#define LCN40PHY_fixedGainReg2_hackedSt1to7Gain_SHIFT      8
#define LCN40PHY_fixedGainReg2_hackedSt1to7Gain_MASK      (0xff << LCN40PHY_fixedGainReg2_hackedSt1to7Gain_SHIFT)

/* Bits in LCN40PHY_bphyacireg */
#define LCN40PHY_bphyacireg_enBphyAciFilt_SHIFT      0
#define LCN40PHY_bphyacireg_enBphyAciFilt_MASK      (0x1 << LCN40PHY_bphyacireg_enBphyAciFilt_SHIFT)
#define LCN40PHY_bphyacireg_enDmdBphyAciFilt_SHIFT      2
#define LCN40PHY_bphyacireg_enDmdBphyAciFilt_MASK      (0x1 << LCN40PHY_bphyacireg_enDmdBphyAciFilt_SHIFT)
#define LCN40PHY_bphyacireg_bphyDmdFiltBypass_SHIFT      3
#define LCN40PHY_bphyacireg_bphyDmdFiltBypass_MASK      (0x1 << LCN40PHY_bphyacireg_bphyDmdFiltBypass_SHIFT)

/* Bits in LCN40PHY_diversityReg */
#define LCN40PHY_diversityReg_ofdmDivCnfrmCnt_SHIFT      0
#define LCN40PHY_diversityReg_ofdmDivCnfrmCnt_MASK      (0xff << LCN40PHY_diversityReg_ofdmDivCnfrmCnt_SHIFT)
#define LCN40PHY_diversityReg_dsssDivTmOutCnt_SHIFT      8
#define LCN40PHY_diversityReg_dsssDivTmOutCnt_MASK      (0xff << LCN40PHY_diversityReg_dsssDivTmOutCnt_SHIFT)

/* Bits in LCN40PHY_txTailCountValue40MHZ */
#define LCN40PHY_txTailCountValue40MHZ_TailCountValue40Mhz_SHIFT      0
#define LCN40PHY_txTailCountValue40MHZ_TailCountValue40Mhz_MASK      (0xff << LCN40PHY_txTailCountValue40MHZ_TailCountValue40Mhz_SHIFT)

/* Bits in LCN40PHY_rifstimeout40mhz1Sym */
#define LCN40PHY_rifstimeout40mhz1Sym_rifsStTimeout40Gf_SHIFT      0
#define LCN40PHY_rifstimeout40mhz1Sym_rifsStTimeout40Gf_MASK      (0xff << LCN40PHY_rifstimeout40mhz1Sym_rifsStTimeout40Gf_SHIFT)
#define LCN40PHY_rifstimeout40mhz1Sym_rifsStTimeout40Leg_SHIFT      8
#define LCN40PHY_rifstimeout40mhz1Sym_rifsStTimeout40Leg_MASK      (0xff << LCN40PHY_rifstimeout40mhz1Sym_rifsStTimeout40Leg_SHIFT)

/* Bits in LCN40PHY_rifstimeout40mhzBw */
#define LCN40PHY_rifstimeout40mhzBw_rifsStTimeout40MhzBw_SHIFT      0
#define LCN40PHY_rifstimeout40mhzBw_rifsStTimeout40MhzBw_MASK      (0xff << LCN40PHY_rifstimeout40mhzBw_rifsStTimeout40MhzBw_SHIFT)
#define LCN40PHY_rifstimeout40mhzBw_rifsStTimeout40LegSixMbps_SHIFT      8
#define LCN40PHY_rifstimeout40mhzBw_rifsStTimeout40LegSixMbps_MASK      (0xff << LCN40PHY_rifstimeout40mhzBw_rifsStTimeout40LegSixMbps_SHIFT)

/* Bits in LCN40PHY_pktfsmctrl */
#define LCN40PHY_pktfsmctrl_dmdStExitEn_SHIFT      0
#define LCN40PHY_pktfsmctrl_dmdStExitEn_MASK      (0x1 << LCN40PHY_pktfsmctrl_dmdStExitEn_SHIFT)
#define LCN40PHY_pktfsmctrl_lowPowerAbrtDsblEn_SHIFT      1
#define LCN40PHY_pktfsmctrl_lowPowerAbrtDsblEn_MASK      (0x1 << LCN40PHY_pktfsmctrl_lowPowerAbrtDsblEn_SHIFT)
#define LCN40PHY_pktfsmctrl_rifsDetectionEn_SHIFT      2
#define LCN40PHY_pktfsmctrl_rifsDetectionEn_MASK      (0x1 << LCN40PHY_pktfsmctrl_rifsDetectionEn_SHIFT)
#define LCN40PHY_pktfsmctrl_dmdRstStAbrtDsblRst_SHIFT      3
#define LCN40PHY_pktfsmctrl_dmdRstStAbrtDsblRst_MASK      (0x1 << LCN40PHY_pktfsmctrl_dmdRstStAbrtDsblRst_SHIFT)
#define LCN40PHY_pktfsmctrl_dmdStExitEn_alt_SHIFT      4
#define LCN40PHY_pktfsmctrl_dmdStExitEn_alt_MASK      (0x1 << LCN40PHY_pktfsmctrl_dmdStExitEn_alt_SHIFT)
#define LCN40PHY_pktfsmctrl_symbolCntExitEn_SHIFT      5
#define LCN40PHY_pktfsmctrl_symbolCntExitEn_MASK      (0x1 << LCN40PHY_pktfsmctrl_symbolCntExitEn_SHIFT)

/* Bits in LCN40PHY_ed_timeoutValue_2 */
#define LCN40PHY_ed_timeoutValue_2_edtimeoutDmdRstExit_SHIFT      0
#define LCN40PHY_ed_timeoutValue_2_edtimeoutDmdRstExit_MASK      (0xffff << LCN40PHY_ed_timeoutValue_2_edtimeoutDmdRstExit_SHIFT)

/* Bits in LCN40PHY_txfilt40CoeffStg0A1 */
#define LCN40PHY_txfilt40CoeffStg0A1_ak1_SHIFT      0
#define LCN40PHY_txfilt40CoeffStg0A1_ak1_MASK      (0x7ff << LCN40PHY_txfilt40CoeffStg0A1_ak1_SHIFT)

/* Bits in LCN40PHY_txfilt40CoeffStg2B1 */
#define LCN40PHY_txfilt40CoeffStg2B1_bk1_SHIFT      0
#define LCN40PHY_txfilt40CoeffStg2B1_bk1_MASK      (0x7ff << LCN40PHY_txfilt40CoeffStg2B1_bk1_SHIFT)

/* Bits in LCN40PHY_txfilt40CoeffStg2B2 */
#define LCN40PHY_txfilt40CoeffStg2B2_bk2_SHIFT      0
#define LCN40PHY_txfilt40CoeffStg2B2_bk2_MASK      (0x7ff << LCN40PHY_txfilt40CoeffStg2B2_bk2_SHIFT)

/* Bits in LCN40PHY_txfilt40CoeffStg2B3 */
#define LCN40PHY_txfilt40CoeffStg2B3_bk3_SHIFT      0
#define LCN40PHY_txfilt40CoeffStg2B3_bk3_MASK      (0x7ff << LCN40PHY_txfilt40CoeffStg2B3_bk3_SHIFT)

/* Bits in LCN40PHY_txfilt40Stg1Shft */
#define LCN40PHY_txfilt40Stg1Shft_shft_SHIFT      0
#define LCN40PHY_txfilt40Stg1Shft_shft_MASK      (0x1 << LCN40PHY_txfilt40Stg1Shft_shft_SHIFT)

/* Bits in LCN40PHY_txfilt40CoeffStg0_leftshift */
#define LCN40PHY_txfilt40CoeffStg0_leftshift_stg0_leftshift_SHIFT      0
#define LCN40PHY_txfilt40CoeffStg0_leftshift_stg0_leftshift_MASK      (0xf << LCN40PHY_txfilt40CoeffStg0_leftshift_stg0_leftshift_SHIFT)

/* Bits in LCN40PHY_papd_control3 */
#define LCN40PHY_papd_control3_papdcal_dout_phase40Mhz_SHIFT      0
#define LCN40PHY_papd_control3_papdcal_dout_phase40Mhz_MASK      (0x1 << LCN40PHY_papd_control3_papdcal_dout_phase40Mhz_SHIFT)
#define LCN40PHY_papd_control3_adc_iq_swap_SHIFT      2
#define LCN40PHY_papd_control3_adc_iq_swap_MASK      (0x1 << LCN40PHY_papd_control3_adc_iq_swap_SHIFT)

/* Bits in LCN40PHY_rxmacifAbrtCtrl1 */
#define LCN40PHY_rxmacifAbrtCtrl1_immAbort_SHIFT      0
#define LCN40PHY_rxmacifAbrtCtrl1_immAbort_MASK      (0x1 << LCN40PHY_rxmacifAbrtCtrl1_immAbort_SHIFT)
#define LCN40PHY_rxmacifAbrtCtrl1_symbolDoneWait_SHIFT      1
#define LCN40PHY_rxmacifAbrtCtrl1_symbolDoneWait_MASK      (0x1 << LCN40PHY_rxmacifAbrtCtrl1_symbolDoneWait_SHIFT)
#define LCN40PHY_rxmacifAbrtCtrl1_sendDummyHdrStat_SHIFT      2
#define LCN40PHY_rxmacifAbrtCtrl1_sendDummyHdrStat_MASK      (0x1 << LCN40PHY_rxmacifAbrtCtrl1_sendDummyHdrStat_SHIFT)

/* Bits in LCN40PHY_rxmacifAbrtHdr3_1 */
#define LCN40PHY_rxmacifAbrtHdr3_1_dummyHdr3_0_SHIFT      0
#define LCN40PHY_rxmacifAbrtHdr3_1_dummyHdr3_0_MASK      (0xff << LCN40PHY_rxmacifAbrtHdr3_1_dummyHdr3_0_SHIFT)
#define LCN40PHY_rxmacifAbrtHdr3_1_dummyHdr3_1_SHIFT      8
#define LCN40PHY_rxmacifAbrtHdr3_1_dummyHdr3_1_MASK      (0xff << LCN40PHY_rxmacifAbrtHdr3_1_dummyHdr3_1_SHIFT)

/* Bits in LCN40PHY_rxmacifAbrtHdr3_2 */
#define LCN40PHY_rxmacifAbrtHdr3_2_dummyHdr3_2_SHIFT      0
#define LCN40PHY_rxmacifAbrtHdr3_2_dummyHdr3_2_MASK      (0xff << LCN40PHY_rxmacifAbrtHdr3_2_dummyHdr3_2_SHIFT)

/* Bits in LCN40PHY_rxmacifAbrtHdr6_1 */
#define LCN40PHY_rxmacifAbrtHdr6_1_dummyHdr6_0_SHIFT      0
#define LCN40PHY_rxmacifAbrtHdr6_1_dummyHdr6_0_MASK      (0xff << LCN40PHY_rxmacifAbrtHdr6_1_dummyHdr6_0_SHIFT)
#define LCN40PHY_rxmacifAbrtHdr6_1_dummyHdr6_1_SHIFT      8
#define LCN40PHY_rxmacifAbrtHdr6_1_dummyHdr6_1_MASK      (0xff << LCN40PHY_rxmacifAbrtHdr6_1_dummyHdr6_1_SHIFT)

/* Bits in LCN40PHY_rxmacifAbrtHdr6_2 */
#define LCN40PHY_rxmacifAbrtHdr6_2_dummyHdr6_2_SHIFT      0
#define LCN40PHY_rxmacifAbrtHdr6_2_dummyHdr6_2_MASK      (0xff << LCN40PHY_rxmacifAbrtHdr6_2_dummyHdr6_2_SHIFT)
#define LCN40PHY_rxmacifAbrtHdr6_2_dummyHdr6_3_SHIFT      8
#define LCN40PHY_rxmacifAbrtHdr6_2_dummyHdr6_3_MASK      (0xff << LCN40PHY_rxmacifAbrtHdr6_2_dummyHdr6_3_SHIFT)

/* Bits in LCN40PHY_rxmacifAbrtHdr6_3 */
#define LCN40PHY_rxmacifAbrtHdr6_3_dummyHdr6_4_SHIFT      0
#define LCN40PHY_rxmacifAbrtHdr6_3_dummyHdr6_4_MASK      (0xff << LCN40PHY_rxmacifAbrtHdr6_3_dummyHdr6_4_SHIFT)
#define LCN40PHY_rxmacifAbrtHdr6_3_dummyHdr6_5_SHIFT      8
#define LCN40PHY_rxmacifAbrtHdr6_3_dummyHdr6_5_MASK      (0xff << LCN40PHY_rxmacifAbrtHdr6_3_dummyHdr6_5_SHIFT)

/* Bits in LCN40PHY_rxmacifStat_1 */
#define LCN40PHY_rxmacifStat_1_dummyStatus_0_SHIFT      0
#define LCN40PHY_rxmacifStat_1_dummyStatus_0_MASK      (0xff << LCN40PHY_rxmacifStat_1_dummyStatus_0_SHIFT)
#define LCN40PHY_rxmacifStat_1_dummyStatus_1_SHIFT      8
#define LCN40PHY_rxmacifStat_1_dummyStatus_1_MASK      (0xff << LCN40PHY_rxmacifStat_1_dummyStatus_1_SHIFT)

/* Bits in LCN40PHY_rxmacifStat_2 */
#define LCN40PHY_rxmacifStat_2_dummyStatus_2_SHIFT      0
#define LCN40PHY_rxmacifStat_2_dummyStatus_2_MASK      (0xff << LCN40PHY_rxmacifStat_2_dummyStatus_2_SHIFT)
#define LCN40PHY_rxmacifStat_2_dummyStatus_3_SHIFT      8
#define LCN40PHY_rxmacifStat_2_dummyStatus_3_MASK      (0xff << LCN40PHY_rxmacifStat_2_dummyStatus_3_SHIFT)

/* Bits in LCN40PHY_rxmacifStat_3 */
#define LCN40PHY_rxmacifStat_3_dummyStatus_4_SHIFT      0
#define LCN40PHY_rxmacifStat_3_dummyStatus_4_MASK      (0xff << LCN40PHY_rxmacifStat_3_dummyStatus_4_SHIFT)
#define LCN40PHY_rxmacifStat_3_dummyStatus_5_SHIFT      8
#define LCN40PHY_rxmacifStat_3_dummyStatus_5_MASK      (0xff << LCN40PHY_rxmacifStat_3_dummyStatus_5_SHIFT)

/* Bits in LCN40PHY_rxmacifStat_4 */
#define LCN40PHY_rxmacifStat_4_dummyStatus_6_SHIFT      0
#define LCN40PHY_rxmacifStat_4_dummyStatus_6_MASK      (0xff << LCN40PHY_rxmacifStat_4_dummyStatus_6_SHIFT)
#define LCN40PHY_rxmacifStat_4_dummyStatus_7_SHIFT      8
#define LCN40PHY_rxmacifStat_4_dummyStatus_7_MASK      (0xff << LCN40PHY_rxmacifStat_4_dummyStatus_7_SHIFT)

/* Bits in LCN40PHY_headerDoneSampleCount */
#define LCN40PHY_headerDoneSampleCount_hdrDoneSmplCnt_SHIFT      0
#define LCN40PHY_headerDoneSampleCount_hdrDoneSmplCnt_MASK      (0x7f << LCN40PHY_headerDoneSampleCount_hdrDoneSmplCnt_SHIFT)

/* Bits in LCN40PHY_radarselect */
#define LCN40PHY_radarselect_radarDataSel_SHIFT      0
#define LCN40PHY_radarselect_radarDataSel_MASK      (0x3 << LCN40PHY_radarselect_radarDataSel_SHIFT)
#define LCN40PHY_radarselect_radarDataPhase_SHIFT      2
#define LCN40PHY_radarselect_radarDataPhase_MASK      (0x1 << LCN40PHY_radarselect_radarDataPhase_SHIFT)

/* Bits in LCN40PHY_txfefilterconfig */
#define LCN40PHY_txfefilterconfig_cck_papden_SHIFT      2
#define LCN40PHY_txfefilterconfig_cck_papden_MASK      (0x1 << LCN40PHY_txfefilterconfig_cck_papden_SHIFT)
#define LCN40PHY_txfefilterconfig_ofdm_papden_SHIFT      6
#define LCN40PHY_txfefilterconfig_ofdm_papden_MASK      (0x1 << LCN40PHY_txfefilterconfig_ofdm_papden_SHIFT)
#define LCN40PHY_txfefilterconfig_ht_papden_SHIFT      10
#define LCN40PHY_txfefilterconfig_ht_papden_MASK      (0x1 << LCN40PHY_txfefilterconfig_ht_papden_SHIFT)

/* Bits in LCN40PHY_txfefilterctrl */
#define LCN40PHY_txfefilterctrl_txfefilterconfig_en_SHIFT      0
#define LCN40PHY_txfefilterctrl_txfefilterconfig_en_MASK      (0x1 << LCN40PHY_txfefilterctrl_txfefilterconfig_en_SHIFT)

/* Bits in LCN40PHY_sslpnphy40_soft_reset */
#define LCN40PHY_sslpnphy40_soft_reset_samp_coll_soft_reset_SHIFT      0
#define LCN40PHY_sslpnphy40_soft_reset_samp_coll_soft_reset_MASK      (0x1 << LCN40PHY_sslpnphy40_soft_reset_samp_coll_soft_reset_SHIFT)
#define LCN40PHY_sslpnphy40_soft_reset_gpio_soft_reset_SHIFT      1
#define LCN40PHY_sslpnphy40_soft_reset_gpio_soft_reset_MASK      (0x1 << LCN40PHY_sslpnphy40_soft_reset_gpio_soft_reset_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlStatusNew5 */
#define LCN40PHY_TxPwrCtrlStatusNew5_deltaPwrValid_SHIFT      15
#define LCN40PHY_TxPwrCtrlStatusNew5_deltaPwrValid_MASK      (0x1 << LCN40PHY_TxPwrCtrlStatusNew5_deltaPwrValid_SHIFT)
#define LCN40PHY_TxPwrCtrlStatusNew5_deltaPwr_SHIFT      0
#define LCN40PHY_TxPwrCtrlStatusNew5_deltaPwr_MASK      (0x1ff << LCN40PHY_TxPwrCtrlStatusNew5_deltaPwr_SHIFT)

/* Bits in LCN40PHY_statusWaitCtrl */
#define LCN40PHY_statusWaitCtrl_goToStatusWait_SHIFT      0
#define LCN40PHY_statusWaitCtrl_goToStatusWait_MASK      (0x1 << LCN40PHY_statusWaitCtrl_goToStatusWait_SHIFT)
#define LCN40PHY_statusWaitCtrl_statusWaitVal_SHIFT      1
#define LCN40PHY_statusWaitCtrl_statusWaitVal_MASK      (0x7 << LCN40PHY_statusWaitCtrl_statusWaitVal_SHIFT)
#define LCN40PHY_statusWaitCtrl_oldPhyCrsLogic_SHIFT      4
#define LCN40PHY_statusWaitCtrl_oldPhyCrsLogic_MASK      (0x1 << LCN40PHY_statusWaitCtrl_oldPhyCrsLogic_SHIFT)

/* Bits in LCN40PHY_sslpnHaltCtrl */
#define LCN40PHY_sslpnHaltCtrl_haltModeClkEn_SHIFT      0
#define LCN40PHY_sslpnHaltCtrl_haltModeClkEn_MASK      (0x1 << LCN40PHY_sslpnHaltCtrl_haltModeClkEn_SHIFT)
#define LCN40PHY_sslpnHaltCtrl_phyMasterClkEn_SHIFT      1
#define LCN40PHY_sslpnHaltCtrl_phyMasterClkEn_MASK      (0x1 << LCN40PHY_sslpnHaltCtrl_phyMasterClkEn_SHIFT)

/* Bits in LCN40PHY_txfilt20CoeffStg0A1 */
#define LCN40PHY_txfilt20CoeffStg0A1_ak1_SHIFT      0
#define LCN40PHY_txfilt20CoeffStg0A1_ak1_MASK      (0x7ff << LCN40PHY_txfilt20CoeffStg0A1_ak1_SHIFT)

/* Bits in LCN40PHY_txfilt20CoeffStg0A2 */
#define LCN40PHY_txfilt20CoeffStg0A2_ak2_SHIFT      0
#define LCN40PHY_txfilt20CoeffStg0A2_ak2_MASK      (0x7ff << LCN40PHY_txfilt20CoeffStg0A2_ak2_SHIFT)

/* Bits in LCN40PHY_txfilt20CoeffStg1A1 */
#define LCN40PHY_txfilt20CoeffStg1A1_ak1_SHIFT      0
#define LCN40PHY_txfilt20CoeffStg1A1_ak1_MASK      (0x7ff << LCN40PHY_txfilt20CoeffStg1A1_ak1_SHIFT)

/* Bits in LCN40PHY_txfilt20CoeffStg1A2 */
#define LCN40PHY_txfilt20CoeffStg1A2_ak2_SHIFT      0
#define LCN40PHY_txfilt20CoeffStg1A2_ak2_MASK      (0x7ff << LCN40PHY_txfilt20CoeffStg1A2_ak2_SHIFT)

/* Bits in LCN40PHY_txfilt20CoeffStg2A1 */
#define LCN40PHY_txfilt20CoeffStg2A1_ak1_SHIFT      0
#define LCN40PHY_txfilt20CoeffStg2A1_ak1_MASK      (0x7ff << LCN40PHY_txfilt20CoeffStg2A1_ak1_SHIFT)

/* Bits in LCN40PHY_txfilt20CoeffStg2A2 */
#define LCN40PHY_txfilt20CoeffStg2A2_ak2_SHIFT      0
#define LCN40PHY_txfilt20CoeffStg2A2_ak2_MASK      (0x7ff << LCN40PHY_txfilt20CoeffStg2A2_ak2_SHIFT)

/* Bits in LCN40PHY_txfilt20CoeffStg0B1 */
#define LCN40PHY_txfilt20CoeffStg0B1_bk1_SHIFT      0
#define LCN40PHY_txfilt20CoeffStg0B1_bk1_MASK      (0x7ff << LCN40PHY_txfilt20CoeffStg0B1_bk1_SHIFT)

/* Bits in LCN40PHY_txfilt20CoeffStg0B2 */
#define LCN40PHY_txfilt20CoeffStg0B2_bk2_SHIFT      0
#define LCN40PHY_txfilt20CoeffStg0B2_bk2_MASK      (0x7ff << LCN40PHY_txfilt20CoeffStg0B2_bk2_SHIFT)

/* Bits in LCN40PHY_txfilt20CoeffStg0B3 */
#define LCN40PHY_txfilt20CoeffStg0B3_bk3_SHIFT      0
#define LCN40PHY_txfilt20CoeffStg0B3_bk3_MASK      (0x7ff << LCN40PHY_txfilt20CoeffStg0B3_bk3_SHIFT)

/* Bits in LCN40PHY_txfilt20CoeffStg1B1 */
#define LCN40PHY_txfilt20CoeffStg1B1_bk1_SHIFT      0
#define LCN40PHY_txfilt20CoeffStg1B1_bk1_MASK      (0x7ff << LCN40PHY_txfilt20CoeffStg1B1_bk1_SHIFT)

/* Bits in LCN40PHY_txfilt20CoeffStg1B2 */
#define LCN40PHY_txfilt20CoeffStg1B2_bk2_SHIFT      0
#define LCN40PHY_txfilt20CoeffStg1B2_bk2_MASK      (0x7ff << LCN40PHY_txfilt20CoeffStg1B2_bk2_SHIFT)

/* Bits in LCN40PHY_txfilt20CoeffStg1B3 */
#define LCN40PHY_txfilt20CoeffStg1B3_bk3_SHIFT      0
#define LCN40PHY_txfilt20CoeffStg1B3_bk3_MASK      (0x7ff << LCN40PHY_txfilt20CoeffStg1B3_bk3_SHIFT)

/* Bits in LCN40PHY_txfilt20CoeffStg2B1 */
#define LCN40PHY_txfilt20CoeffStg2B1_bk1_SHIFT      0
#define LCN40PHY_txfilt20CoeffStg2B1_bk1_MASK      (0x7ff << LCN40PHY_txfilt20CoeffStg2B1_bk1_SHIFT)

/* Bits in LCN40PHY_txfilt20CoeffStg2B2 */
#define LCN40PHY_txfilt20CoeffStg2B2_bk2_SHIFT      0
#define LCN40PHY_txfilt20CoeffStg2B2_bk2_MASK      (0x7ff << LCN40PHY_txfilt20CoeffStg2B2_bk2_SHIFT)

/* Bits in LCN40PHY_txfilt20CoeffStg2B3 */
#define LCN40PHY_txfilt20CoeffStg2B3_bk3_SHIFT      0
#define LCN40PHY_txfilt20CoeffStg2B3_bk3_MASK      (0x7ff << LCN40PHY_txfilt20CoeffStg2B3_bk3_SHIFT)

/* Bits in LCN40PHY_txfilt20Stg1Shft */
#define LCN40PHY_txfilt20Stg1Shft_shft_SHIFT      0
#define LCN40PHY_txfilt20Stg1Shft_shft_MASK      (0x1 << LCN40PHY_txfilt20Stg1Shft_shft_SHIFT)

/* Bits in LCN40PHY_ccktxfilt20Stg1Shft */
#define LCN40PHY_ccktxfilt20Stg1Shft_shft_SHIFT      0
#define LCN40PHY_ccktxfilt20Stg1Shft_shft_MASK      (0x1 << LCN40PHY_ccktxfilt20Stg1Shft_shft_SHIFT)

/* Bits in LCN40PHY_txfilt20CoeffStg0_leftshift */
#define LCN40PHY_txfilt20CoeffStg0_leftshift_stg0_leftshift_SHIFT      0
#define LCN40PHY_txfilt20CoeffStg0_leftshift_stg0_leftshift_MASK      (0xf << LCN40PHY_txfilt20CoeffStg0_leftshift_stg0_leftshift_SHIFT)

/* Bits in LCN40PHY_ccktxfilt20CoeffStg0_leftshift */
#define LCN40PHY_ccktxfilt20CoeffStg0_leftshift_stg0_leftshift_SHIFT      0
#define LCN40PHY_ccktxfilt20CoeffStg0_leftshift_stg0_leftshift_MASK      (0xf << LCN40PHY_ccktxfilt20CoeffStg0_leftshift_stg0_leftshift_SHIFT)

/* Bits in LCN40PHY_ccktxfilt20CoeffStg0A1 */
#define LCN40PHY_ccktxfilt20CoeffStg0A1_ak1_SHIFT      0
#define LCN40PHY_ccktxfilt20CoeffStg0A1_ak1_MASK      (0x7ff << LCN40PHY_ccktxfilt20CoeffStg0A1_ak1_SHIFT)

/* Bits in LCN40PHY_ccktxfilt20CoeffStg0A2 */
#define LCN40PHY_ccktxfilt20CoeffStg0A2_ak2_SHIFT      0
#define LCN40PHY_ccktxfilt20CoeffStg0A2_ak2_MASK      (0x7ff << LCN40PHY_ccktxfilt20CoeffStg0A2_ak2_SHIFT)

/* Bits in LCN40PHY_ccktxfilt20CoeffStg1A1 */
#define LCN40PHY_ccktxfilt20CoeffStg1A1_ak1_SHIFT      0
#define LCN40PHY_ccktxfilt20CoeffStg1A1_ak1_MASK      (0x7ff << LCN40PHY_ccktxfilt20CoeffStg1A1_ak1_SHIFT)

/* Bits in LCN40PHY_ccktxfilt20CoeffStg1A2 */
#define LCN40PHY_ccktxfilt20CoeffStg1A2_ak2_SHIFT      0
#define LCN40PHY_ccktxfilt20CoeffStg1A2_ak2_MASK      (0x7ff << LCN40PHY_ccktxfilt20CoeffStg1A2_ak2_SHIFT)

/* Bits in LCN40PHY_ccktxfilt20CoeffStg2A1 */
#define LCN40PHY_ccktxfilt20CoeffStg2A1_ak1_SHIFT      0
#define LCN40PHY_ccktxfilt20CoeffStg2A1_ak1_MASK      (0x7ff << LCN40PHY_ccktxfilt20CoeffStg2A1_ak1_SHIFT)

/* Bits in LCN40PHY_ccktxfilt20CoeffStg2A2 */
#define LCN40PHY_ccktxfilt20CoeffStg2A2_ak2_SHIFT      0
#define LCN40PHY_ccktxfilt20CoeffStg2A2_ak2_MASK      (0x7ff << LCN40PHY_ccktxfilt20CoeffStg2A2_ak2_SHIFT)

/* Bits in LCN40PHY_ccktxfilt20CoeffStg0B1 */
#define LCN40PHY_ccktxfilt20CoeffStg0B1_bk1_SHIFT      0
#define LCN40PHY_ccktxfilt20CoeffStg0B1_bk1_MASK      (0x7ff << LCN40PHY_ccktxfilt20CoeffStg0B1_bk1_SHIFT)

/* Bits in LCN40PHY_ccktxfilt20CoeffStg0B2 */
#define LCN40PHY_ccktxfilt20CoeffStg0B2_bk2_SHIFT      0
#define LCN40PHY_ccktxfilt20CoeffStg0B2_bk2_MASK      (0x7ff << LCN40PHY_ccktxfilt20CoeffStg0B2_bk2_SHIFT)

/* Bits in LCN40PHY_ccktxfilt20CoeffStg0B3 */
#define LCN40PHY_ccktxfilt20CoeffStg0B3_bk3_SHIFT      0
#define LCN40PHY_ccktxfilt20CoeffStg0B3_bk3_MASK      (0x7ff << LCN40PHY_ccktxfilt20CoeffStg0B3_bk3_SHIFT)

/* Bits in LCN40PHY_ccktxfilt20CoeffStg1B1 */
#define LCN40PHY_ccktxfilt20CoeffStg1B1_bk1_SHIFT      0
#define LCN40PHY_ccktxfilt20CoeffStg1B1_bk1_MASK      (0x7ff << LCN40PHY_ccktxfilt20CoeffStg1B1_bk1_SHIFT)

/* Bits in LCN40PHY_ccktxfilt20CoeffStg1B2 */
#define LCN40PHY_ccktxfilt20CoeffStg1B2_bk2_SHIFT      0
#define LCN40PHY_ccktxfilt20CoeffStg1B2_bk2_MASK      (0x7ff << LCN40PHY_ccktxfilt20CoeffStg1B2_bk2_SHIFT)

/* Bits in LCN40PHY_ccktxfilt20CoeffStg1B3 */
#define LCN40PHY_ccktxfilt20CoeffStg1B3_bk3_SHIFT      0
#define LCN40PHY_ccktxfilt20CoeffStg1B3_bk3_MASK      (0x7ff << LCN40PHY_ccktxfilt20CoeffStg1B3_bk3_SHIFT)

/* Bits in LCN40PHY_ccktxfilt20CoeffStg2B1 */
#define LCN40PHY_ccktxfilt20CoeffStg2B1_bk1_SHIFT      0
#define LCN40PHY_ccktxfilt20CoeffStg2B1_bk1_MASK      (0x7ff << LCN40PHY_ccktxfilt20CoeffStg2B1_bk1_SHIFT)

/* Bits in LCN40PHY_ccktxfilt20CoeffStg2B2 */
#define LCN40PHY_ccktxfilt20CoeffStg2B2_bk2_SHIFT      0
#define LCN40PHY_ccktxfilt20CoeffStg2B2_bk2_MASK      (0x7ff << LCN40PHY_ccktxfilt20CoeffStg2B2_bk2_SHIFT)

/* Bits in LCN40PHY_ccktxfilt20CoeffStg2B3 */
#define LCN40PHY_ccktxfilt20CoeffStg2B3_bk3_SHIFT      0
#define LCN40PHY_ccktxfilt20CoeffStg2B3_bk3_MASK      (0x7ff << LCN40PHY_ccktxfilt20CoeffStg2B3_bk3_SHIFT)

/* Bits in LCN40PHY_lpf_rccal_tbl_1 */
#define LCN40PHY_lpf_rccal_tbl_1_big_rx_9_SHIFT      0
#define LCN40PHY_lpf_rccal_tbl_1_big_rx_9_MASK      (0x1f << LCN40PHY_lpf_rccal_tbl_1_big_rx_9_SHIFT)
#define LCN40PHY_lpf_rccal_tbl_1_big_tx_9_SHIFT      5
#define LCN40PHY_lpf_rccal_tbl_1_big_tx_9_MASK      (0x1f << LCN40PHY_lpf_rccal_tbl_1_big_tx_9_SHIFT)
#define LCN40PHY_lpf_rccal_tbl_1_big_rx_18_SHIFT      10
#define LCN40PHY_lpf_rccal_tbl_1_big_rx_18_MASK      (0x1f << LCN40PHY_lpf_rccal_tbl_1_big_rx_18_SHIFT)

/* Bits in LCN40PHY_lpf_rccal_tbl_2 */
#define LCN40PHY_lpf_rccal_tbl_2_big_tx_18_SHIFT      0
#define LCN40PHY_lpf_rccal_tbl_2_big_tx_18_MASK      (0x1f << LCN40PHY_lpf_rccal_tbl_2_big_tx_18_SHIFT)
#define LCN40PHY_lpf_rccal_tbl_2_big_tx_12_SHIFT      5
#define LCN40PHY_lpf_rccal_tbl_2_big_tx_12_MASK      (0x1f << LCN40PHY_lpf_rccal_tbl_2_big_tx_12_SHIFT)
#define LCN40PHY_lpf_rccal_tbl_2_big_tx_25_SHIFT      10
#define LCN40PHY_lpf_rccal_tbl_2_big_tx_25_MASK      (0x1f << LCN40PHY_lpf_rccal_tbl_2_big_tx_25_SHIFT)

/* Bits in LCN40PHY_lpf_rccal_tbl_3 */
#define LCN40PHY_lpf_rccal_tbl_3_big_tx_50_SHIFT      0
#define LCN40PHY_lpf_rccal_tbl_3_big_tx_50_MASK      (0x1f << LCN40PHY_lpf_rccal_tbl_3_big_tx_50_SHIFT)
#define LCN40PHY_lpf_rccal_tbl_3_big_tx_80_SHIFT      5
#define LCN40PHY_lpf_rccal_tbl_3_big_tx_80_MASK      (0x1f << LCN40PHY_lpf_rccal_tbl_3_big_tx_80_SHIFT)
#define LCN40PHY_lpf_rccal_tbl_3_small_tx_12_SHIFT      10
#define LCN40PHY_lpf_rccal_tbl_3_small_tx_12_MASK      (0x1f << LCN40PHY_lpf_rccal_tbl_3_small_tx_12_SHIFT)

/* Bits in LCN40PHY_lpf_rccal_tbl_4 */
#define LCN40PHY_lpf_rccal_tbl_4_small_tx_25_SHIFT      0
#define LCN40PHY_lpf_rccal_tbl_4_small_tx_25_MASK      (0x1f << LCN40PHY_lpf_rccal_tbl_4_small_tx_25_SHIFT)
#define LCN40PHY_lpf_rccal_tbl_4_small_tx_50_SHIFT      5
#define LCN40PHY_lpf_rccal_tbl_4_small_tx_50_MASK      (0x1f << LCN40PHY_lpf_rccal_tbl_4_small_tx_50_SHIFT)
#define LCN40PHY_lpf_rccal_tbl_4_small_tx_80_SHIFT      10
#define LCN40PHY_lpf_rccal_tbl_4_small_tx_80_MASK      (0x1f << LCN40PHY_lpf_rccal_tbl_4_small_tx_80_SHIFT)

/* Bits in LCN40PHY_lpf_rccal_tbl_5 */
#define LCN40PHY_lpf_rccal_tbl_5_hpc_rx_9_SHIFT      0
#define LCN40PHY_lpf_rccal_tbl_5_hpc_rx_9_MASK      (0x1f << LCN40PHY_lpf_rccal_tbl_5_hpc_rx_9_SHIFT)
#define LCN40PHY_lpf_rccal_tbl_5_hpc_rx_18_SHIFT      5
#define LCN40PHY_lpf_rccal_tbl_5_hpc_rx_18_MASK      (0x1f << LCN40PHY_lpf_rccal_tbl_5_hpc_rx_18_SHIFT)

/* Bits in LCN40PHY_rfoverride4 */
#define LCN40PHY_rfoverride4_lpf_sel_tx_rx_ovr_SHIFT      0
#define LCN40PHY_rfoverride4_lpf_sel_tx_rx_ovr_MASK      (0x1 << LCN40PHY_rfoverride4_lpf_sel_tx_rx_ovr_SHIFT)
#define LCN40PHY_rfoverride4_lpf_buf_pwrup_ovr_SHIFT      2
#define LCN40PHY_rfoverride4_lpf_buf_pwrup_ovr_MASK      (0x1 << LCN40PHY_rfoverride4_lpf_buf_pwrup_ovr_SHIFT)
#define LCN40PHY_rfoverride4_lpf_dc1_pwrup_ovr_SHIFT      4
#define LCN40PHY_rfoverride4_lpf_dc1_pwrup_ovr_MASK      (0x1 << LCN40PHY_rfoverride4_lpf_dc1_pwrup_ovr_SHIFT)
#define LCN40PHY_rfoverride4_lpf_byp_dc_ovr_SHIFT      5
#define LCN40PHY_rfoverride4_lpf_byp_dc_ovr_MASK      (0x1 << LCN40PHY_rfoverride4_lpf_byp_dc_ovr_SHIFT)
#define LCN40PHY_rfoverride4_lpf_byp_tx_ovr_SHIFT      7
#define LCN40PHY_rfoverride4_lpf_byp_tx_ovr_MASK      (0x1 << LCN40PHY_rfoverride4_lpf_byp_tx_ovr_SHIFT)
#define LCN40PHY_rfoverride4_trsw_rx_pwrup_ovr_SHIFT      9
#define LCN40PHY_rfoverride4_trsw_rx_pwrup_ovr_MASK      (0x1 << LCN40PHY_rfoverride4_trsw_rx_pwrup_ovr_SHIFT)
#define LCN40PHY_rfoverride4_trsw_tx_pwrup_ovr_SHIFT      10
#define LCN40PHY_rfoverride4_trsw_tx_pwrup_ovr_MASK      (0x1 << LCN40PHY_rfoverride4_trsw_tx_pwrup_ovr_SHIFT)
#define LCN40PHY_rfoverride4_papu_ovr_SHIFT      11
#define LCN40PHY_rfoverride4_papu_ovr_MASK      (0x1 << LCN40PHY_rfoverride4_papu_ovr_SHIFT)
#define LCN40PHY_rfoverride4_papd_cal_path_pwrup_ovr_SHIFT      12
#define LCN40PHY_rfoverride4_papd_cal_path_pwrup_ovr_MASK      (0x1 << LCN40PHY_rfoverride4_papd_cal_path_pwrup_ovr_SHIFT)

/* Bits in LCN40PHY_rfoverride4val */
#define LCN40PHY_rfoverride4val_lpf_sel_tx_rx_ovr_val_SHIFT      0
#define LCN40PHY_rfoverride4val_lpf_sel_tx_rx_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride4val_lpf_sel_tx_rx_ovr_val_SHIFT)
#define LCN40PHY_rfoverride4val_lpf_buf_pwrup_ovr_val_SHIFT      2
#define LCN40PHY_rfoverride4val_lpf_buf_pwrup_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride4val_lpf_buf_pwrup_ovr_val_SHIFT)
#define LCN40PHY_rfoverride4val_lpf_dc1_pwrup_ovr_val_SHIFT      4
#define LCN40PHY_rfoverride4val_lpf_dc1_pwrup_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride4val_lpf_dc1_pwrup_ovr_val_SHIFT)
#define LCN40PHY_rfoverride4val_lpf_byp_dc_ovr_val_SHIFT      5
#define LCN40PHY_rfoverride4val_lpf_byp_dc_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride4val_lpf_byp_dc_ovr_val_SHIFT)
#define LCN40PHY_rfoverride4val_lpf_byp_tx_ovr_val_SHIFT      7
#define LCN40PHY_rfoverride4val_lpf_byp_tx_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride4val_lpf_byp_tx_ovr_val_SHIFT)
#define LCN40PHY_rfoverride4val_trsw_rx_pwrup_ovr_val_SHIFT      9
#define LCN40PHY_rfoverride4val_trsw_rx_pwrup_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride4val_trsw_rx_pwrup_ovr_val_SHIFT)
#define LCN40PHY_rfoverride4val_trsw_tx_pwrup_ovr_val_SHIFT      10
#define LCN40PHY_rfoverride4val_trsw_tx_pwrup_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride4val_trsw_tx_pwrup_ovr_val_SHIFT)
#define LCN40PHY_rfoverride4val_papu_ovr_val_SHIFT      11
#define LCN40PHY_rfoverride4val_papu_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride4val_papu_ovr_val_SHIFT)
#define LCN40PHY_rfoverride4val_papd_cal_path_pwrup_ovr_val_SHIFT      12
#define LCN40PHY_rfoverride4val_papd_cal_path_pwrup_ovr_val_MASK      (0x1 << LCN40PHY_rfoverride4val_papd_cal_path_pwrup_ovr_val_SHIFT)

/* Bits in LCN40PHY_iqloCalGainThreshD2 */
#define LCN40PHY_iqloCalGainThreshD2_gctl_threshold_d2_8_SHIFT      0
#define LCN40PHY_iqloCalGainThreshD2_gctl_threshold_d2_8_MASK      (0x1ff << LCN40PHY_iqloCalGainThreshD2_gctl_threshold_d2_8_SHIFT)

/* Bits in LCN40PHY_IQCaldbg0 */
#define LCN40PHY_IQCaldbg0_dft_i_15_0_SHIFT      0
#define LCN40PHY_IQCaldbg0_dft_i_15_0_MASK      (0xffff << LCN40PHY_IQCaldbg0_dft_i_15_0_SHIFT)

/* Bits in LCN40PHY_IQCaldbg1 */
#define LCN40PHY_IQCaldbg1_dft_i_19_16_SHIFT      0
#define LCN40PHY_IQCaldbg1_dft_i_19_16_MASK      (0xf << LCN40PHY_IQCaldbg1_dft_i_19_16_SHIFT)
#define LCN40PHY_IQCaldbg1_dft_q_11_0_SHIFT      4
#define LCN40PHY_IQCaldbg1_dft_q_11_0_MASK      (0xfff << LCN40PHY_IQCaldbg1_dft_q_11_0_SHIFT)

/* Bits in LCN40PHY_IQCaldbg2 */
#define LCN40PHY_IQCaldbg2_dft_q_12_15_SHIFT      0
#define LCN40PHY_IQCaldbg2_dft_q_12_15_MASK      (0xff << LCN40PHY_IQCaldbg2_dft_q_12_15_SHIFT)
#define LCN40PHY_IQCaldbg2_agIndex_SHIFT      8
#define LCN40PHY_IQCaldbg2_agIndex_MASK      (0x1f << LCN40PHY_IQCaldbg2_agIndex_SHIFT)

/* Bits in LCN40PHY_DfeLmsTraining */
#define LCN40PHY_DfeLmsTraining_lms_step_upd_count_SHIFT      0
#define LCN40PHY_DfeLmsTraining_lms_step_upd_count_MASK      (0xff << LCN40PHY_DfeLmsTraining_lms_step_upd_count_SHIFT)
#define LCN40PHY_DfeLmsTraining_lms_train_upd_factor_SHIFT      8
#define LCN40PHY_DfeLmsTraining_lms_train_upd_factor_MASK      (0x1f << LCN40PHY_DfeLmsTraining_lms_train_upd_factor_SHIFT)

/* Bits in LCN40PHY_lcnphy_rssi */
#define LCN40PHY_lcnphy_rssi_rssi_SHIFT      0
#define LCN40PHY_lcnphy_rssi_rssi_MASK      (0xff << LCN40PHY_lcnphy_rssi_rssi_SHIFT)

/* Bits in LCN40PHY_Bphycntctrl */
#define LCN40PHY_Bphycntctrl_claim_cnt_SHIFT      0
#define LCN40PHY_Bphycntctrl_claim_cnt_MASK      (0x1f << LCN40PHY_Bphycntctrl_claim_cnt_SHIFT)
#define LCN40PHY_Bphycntctrl_barker_rst_dly_cnt_SHIFT      8
#define LCN40PHY_Bphycntctrl_barker_rst_dly_cnt_MASK      (0x1f << LCN40PHY_Bphycntctrl_barker_rst_dly_cnt_SHIFT)

/* Bits in LCN40PHY_iq_coeff_a_cck */
#define LCN40PHY_iq_coeff_a_cck_iq_coeff_a_cck_SHIFT      0
#define LCN40PHY_iq_coeff_a_cck_iq_coeff_a_cck_MASK      (0x3ff << LCN40PHY_iq_coeff_a_cck_iq_coeff_a_cck_SHIFT)
#define LCN40PHY_iq_coeff_a_cck_frmTypBasedIqLoCoeff_SHIFT      10
#define LCN40PHY_iq_coeff_a_cck_frmTypBasedIqLoCoeff_MASK      (0x1 << LCN40PHY_iq_coeff_a_cck_frmTypBasedIqLoCoeff_SHIFT)

/* Bits in LCN40PHY_iq_coeff_b_cck */
#define LCN40PHY_iq_coeff_b_cck_iq_coeff_b_cck_SHIFT      0
#define LCN40PHY_iq_coeff_b_cck_iq_coeff_b_cck_MASK      (0x3ff << LCN40PHY_iq_coeff_b_cck_iq_coeff_b_cck_SHIFT)

/* Bits in LCN40PHY_dlo_coeff_di_cck */
#define LCN40PHY_dlo_coeff_di_cck_dlo_coeff_di_cck_SHIFT      0
#define LCN40PHY_dlo_coeff_di_cck_dlo_coeff_di_cck_MASK      (0xff << LCN40PHY_dlo_coeff_di_cck_dlo_coeff_di_cck_SHIFT)

/* Bits in LCN40PHY_dlo_coeff_dq_cck */
#define LCN40PHY_dlo_coeff_dq_cck_dlo_coeff_dq_cck_SHIFT      0
#define LCN40PHY_dlo_coeff_dq_cck_dlo_coeff_dq_cck_MASK      (0xff << LCN40PHY_dlo_coeff_dq_cck_dlo_coeff_dq_cck_SHIFT)

/* Bits in LCN40PHY_iq_coeff_a_ofdm */
#define LCN40PHY_iq_coeff_a_ofdm_iq_coeff_a_ofdm_SHIFT      0
#define LCN40PHY_iq_coeff_a_ofdm_iq_coeff_a_ofdm_MASK      (0x3ff << LCN40PHY_iq_coeff_a_ofdm_iq_coeff_a_ofdm_SHIFT)

/* Bits in LCN40PHY_iq_coeff_b_ofdm */
#define LCN40PHY_iq_coeff_b_ofdm_iq_coeff_b_ofdm_SHIFT      0
#define LCN40PHY_iq_coeff_b_ofdm_iq_coeff_b_ofdm_MASK      (0x3ff << LCN40PHY_iq_coeff_b_ofdm_iq_coeff_b_ofdm_SHIFT)

/* Bits in LCN40PHY_dlo_coeff_di_ofdm */
#define LCN40PHY_dlo_coeff_di_ofdm_dlo_coeff_di_ofdm_SHIFT      0
#define LCN40PHY_dlo_coeff_di_ofdm_dlo_coeff_di_ofdm_MASK      (0xff << LCN40PHY_dlo_coeff_di_ofdm_dlo_coeff_di_ofdm_SHIFT)

/* Bits in LCN40PHY_dlo_coeff_dq_ofdm */
#define LCN40PHY_dlo_coeff_dq_ofdm_dlo_coeff_dq_ofdm_SHIFT      0
#define LCN40PHY_dlo_coeff_dq_ofdm_dlo_coeff_dq_ofdm_MASK      (0xff << LCN40PHY_dlo_coeff_dq_ofdm_dlo_coeff_dq_ofdm_SHIFT)

/* Bits in LCN40PHY_iq_coeff_a_ht */
#define LCN40PHY_iq_coeff_a_ht_iq_coeff_a_ht_SHIFT      0
#define LCN40PHY_iq_coeff_a_ht_iq_coeff_a_ht_MASK      (0x3ff << LCN40PHY_iq_coeff_a_ht_iq_coeff_a_ht_SHIFT)

/* Bits in LCN40PHY_iq_coeff_b_ht */
#define LCN40PHY_iq_coeff_b_ht_iq_coeff_b_ht_SHIFT      0
#define LCN40PHY_iq_coeff_b_ht_iq_coeff_b_ht_MASK      (0x3ff << LCN40PHY_iq_coeff_b_ht_iq_coeff_b_ht_SHIFT)

/* Bits in LCN40PHY_dlo_coeff_di_ht */
#define LCN40PHY_dlo_coeff_di_ht_dlo_coeff_di_ht_SHIFT      0
#define LCN40PHY_dlo_coeff_di_ht_dlo_coeff_di_ht_MASK      (0xff << LCN40PHY_dlo_coeff_di_ht_dlo_coeff_di_ht_SHIFT)

/* Bits in LCN40PHY_dlo_coeff_dq_ht */
#define LCN40PHY_dlo_coeff_dq_ht_dlo_coeff_dq_ht_SHIFT      0
#define LCN40PHY_dlo_coeff_dq_ht_dlo_coeff_dq_ht_MASK      (0xff << LCN40PHY_dlo_coeff_dq_ht_dlo_coeff_dq_ht_SHIFT)

/* Bits in LCN40PHY_tx_resampler1 */
#define LCN40PHY_tx_resampler1_mu_tx_SHIFT      0
#define LCN40PHY_tx_resampler1_mu_tx_MASK      (0x7fff << LCN40PHY_tx_resampler1_mu_tx_SHIFT)
#define LCN40PHY_tx_resampler1_enable_tx_SHIFT      15
#define LCN40PHY_tx_resampler1_enable_tx_MASK      (0x1 << LCN40PHY_tx_resampler1_enable_tx_SHIFT)

/* Bits in LCN40PHY_rx_resampler */
#define LCN40PHY_rx_resampler_mu_rx_SHIFT      0
#define LCN40PHY_rx_resampler_mu_rx_MASK      (0x1fff << LCN40PHY_rx_resampler_mu_rx_SHIFT)

/* Bits in LCN40PHY_tx_resampler3 */
#define LCN40PHY_tx_resampler3_txresamp_mu_tx_reset_SHIFT      0
#define LCN40PHY_tx_resampler3_txresamp_mu_tx_reset_MASK      (0x7fff << LCN40PHY_tx_resampler3_txresamp_mu_tx_reset_SHIFT)

/* Bits in LCN40PHY_tx_resampler4 */
#define LCN40PHY_tx_resampler4_txresamp_samp_sync_val_SHIFT      0
#define LCN40PHY_tx_resampler4_txresamp_samp_sync_val_MASK      (0xffff << LCN40PHY_tx_resampler4_txresamp_samp_sync_val_SHIFT)

/* Bits in LCN40PHY_lpf_rccal_tbl_8 */
#define LCN40PHY_lpf_rccal_tbl_8_big_rx_9_2_SHIFT      0
#define LCN40PHY_lpf_rccal_tbl_8_big_rx_9_2_MASK      (0x1f << LCN40PHY_lpf_rccal_tbl_8_big_rx_9_2_SHIFT)
#define LCN40PHY_lpf_rccal_tbl_8_big_tx_9_2_SHIFT      5
#define LCN40PHY_lpf_rccal_tbl_8_big_tx_9_2_MASK      (0x1f << LCN40PHY_lpf_rccal_tbl_8_big_tx_9_2_SHIFT)
#define LCN40PHY_lpf_rccal_tbl_8_big_rx_18_2_SHIFT      10
#define LCN40PHY_lpf_rccal_tbl_8_big_rx_18_2_MASK      (0x1f << LCN40PHY_lpf_rccal_tbl_8_big_rx_18_2_SHIFT)

/* Bits in LCN40PHY_lpf_rccal_tbl_9 */
#define LCN40PHY_lpf_rccal_tbl_9_big_tx_18_2_SHIFT      0
#define LCN40PHY_lpf_rccal_tbl_9_big_tx_18_2_MASK      (0x1f << LCN40PHY_lpf_rccal_tbl_9_big_tx_18_2_SHIFT)
#define LCN40PHY_lpf_rccal_tbl_9_big_tx_12_2_SHIFT      5
#define LCN40PHY_lpf_rccal_tbl_9_big_tx_12_2_MASK      (0x1f << LCN40PHY_lpf_rccal_tbl_9_big_tx_12_2_SHIFT)
#define LCN40PHY_lpf_rccal_tbl_9_big_tx_25_2_SHIFT      10
#define LCN40PHY_lpf_rccal_tbl_9_big_tx_25_2_MASK      (0x1f << LCN40PHY_lpf_rccal_tbl_9_big_tx_25_2_SHIFT)

/* Bits in LCN40PHY_lpf_rccal_tbl_10 */
#define LCN40PHY_lpf_rccal_tbl_10_big_tx_50_2_SHIFT      0
#define LCN40PHY_lpf_rccal_tbl_10_big_tx_50_2_MASK      (0x1f << LCN40PHY_lpf_rccal_tbl_10_big_tx_50_2_SHIFT)
#define LCN40PHY_lpf_rccal_tbl_10_big_tx_80_2_SHIFT      5
#define LCN40PHY_lpf_rccal_tbl_10_big_tx_80_2_MASK      (0x1f << LCN40PHY_lpf_rccal_tbl_10_big_tx_80_2_SHIFT)

/* Bits in LCN40PHY_crsgainCtrl_new */
#define LCN40PHY_crsgainCtrl_new_OFDMDetectionEnable20_SHIFT      0
#define LCN40PHY_crsgainCtrl_new_OFDMDetectionEnable20_MASK      (0x1 << LCN40PHY_crsgainCtrl_new_OFDMDetectionEnable20_SHIFT)
#define LCN40PHY_crsgainCtrl_new_OFDMDetectionEnable20U_SHIFT      1
#define LCN40PHY_crsgainCtrl_new_OFDMDetectionEnable20U_MASK      (0x1 << LCN40PHY_crsgainCtrl_new_OFDMDetectionEnable20U_SHIFT)
#define LCN40PHY_crsgainCtrl_new_OFDMDetectionEnable20L_SHIFT      2
#define LCN40PHY_crsgainCtrl_new_OFDMDetectionEnable20L_MASK      (0x1 << LCN40PHY_crsgainCtrl_new_OFDMDetectionEnable20L_SHIFT)
#define LCN40PHY_crsgainCtrl_new_OFDMDetectionEnable40_SHIFT      3
#define LCN40PHY_crsgainCtrl_new_OFDMDetectionEnable40_MASK      (0x1 << LCN40PHY_crsgainCtrl_new_OFDMDetectionEnable40_SHIFT)
#define LCN40PHY_crsgainCtrl_new_DSSSDetectionEnable20_SHIFT      4
#define LCN40PHY_crsgainCtrl_new_DSSSDetectionEnable20_MASK      (0x1 << LCN40PHY_crsgainCtrl_new_DSSSDetectionEnable20_SHIFT)
#define LCN40PHY_crsgainCtrl_new_DSSSDetectionEnable20U_SHIFT      5
#define LCN40PHY_crsgainCtrl_new_DSSSDetectionEnable20U_MASK      (0x1 << LCN40PHY_crsgainCtrl_new_DSSSDetectionEnable20U_SHIFT)
#define LCN40PHY_crsgainCtrl_new_DSSSDetectionEnable20L_SHIFT      6
#define LCN40PHY_crsgainCtrl_new_DSSSDetectionEnable20L_MASK      (0x1 << LCN40PHY_crsgainCtrl_new_DSSSDetectionEnable20L_SHIFT)
#define LCN40PHY_crsgainCtrl_new_DSSSDetectionEnable40_SHIFT      7
#define LCN40PHY_crsgainCtrl_new_DSSSDetectionEnable40_MASK      (0x1 << LCN40PHY_crsgainCtrl_new_DSSSDetectionEnable40_SHIFT)

/* Bits in LCN40PHY_ofdm20UPwrThresh0_new */
#define LCN40PHY_ofdm20UPwrThresh0_new_ofdmPwrThresh0_SHIFT      0
#define LCN40PHY_ofdm20UPwrThresh0_new_ofdmPwrThresh0_MASK      (0xff << LCN40PHY_ofdm20UPwrThresh0_new_ofdmPwrThresh0_SHIFT)
#define LCN40PHY_ofdm20UPwrThresh0_new_ofdmPwrThresh1_SHIFT      8
#define LCN40PHY_ofdm20UPwrThresh0_new_ofdmPwrThresh1_MASK      (0xff << LCN40PHY_ofdm20UPwrThresh0_new_ofdmPwrThresh1_SHIFT)

/* Bits in LCN40PHY_ofdm20UPwrThresh1_new */
#define LCN40PHY_ofdm20UPwrThresh1_new_ofdmPwrThresh2_SHIFT      0
#define LCN40PHY_ofdm20UPwrThresh1_new_ofdmPwrThresh2_MASK      (0xff << LCN40PHY_ofdm20UPwrThresh1_new_ofdmPwrThresh2_SHIFT)
#define LCN40PHY_ofdm20UPwrThresh1_new_ofdmPwrThresh3_SHIFT      8
#define LCN40PHY_ofdm20UPwrThresh1_new_ofdmPwrThresh3_MASK      (0xff << LCN40PHY_ofdm20UPwrThresh1_new_ofdmPwrThresh3_SHIFT)

/* Bits in LCN40PHY_ofdm20UPwrThresh2_new */
#define LCN40PHY_ofdm20UPwrThresh2_new_ofdmPwrThresh4_SHIFT      0
#define LCN40PHY_ofdm20UPwrThresh2_new_ofdmPwrThresh4_MASK      (0xff << LCN40PHY_ofdm20UPwrThresh2_new_ofdmPwrThresh4_SHIFT)

/* Bits in LCN40PHY_ofdm20LPwrThresh0_new */
#define LCN40PHY_ofdm20LPwrThresh0_new_ofdmPwrThresh0_SHIFT      0
#define LCN40PHY_ofdm20LPwrThresh0_new_ofdmPwrThresh0_MASK      (0xff << LCN40PHY_ofdm20LPwrThresh0_new_ofdmPwrThresh0_SHIFT)
#define LCN40PHY_ofdm20LPwrThresh0_new_ofdmPwrThresh1_SHIFT      8
#define LCN40PHY_ofdm20LPwrThresh0_new_ofdmPwrThresh1_MASK      (0xff << LCN40PHY_ofdm20LPwrThresh0_new_ofdmPwrThresh1_SHIFT)

/* Bits in LCN40PHY_ofdm20LPwrThresh1_new */
#define LCN40PHY_ofdm20LPwrThresh1_new_ofdmPwrThresh2_SHIFT      0
#define LCN40PHY_ofdm20LPwrThresh1_new_ofdmPwrThresh2_MASK      (0xff << LCN40PHY_ofdm20LPwrThresh1_new_ofdmPwrThresh2_SHIFT)
#define LCN40PHY_ofdm20LPwrThresh1_new_ofdmPwrThresh3_SHIFT      8
#define LCN40PHY_ofdm20LPwrThresh1_new_ofdmPwrThresh3_MASK      (0xff << LCN40PHY_ofdm20LPwrThresh1_new_ofdmPwrThresh3_SHIFT)

/* Bits in LCN40PHY_ofdm20LPwrThresh2_new */
#define LCN40PHY_ofdm20LPwrThresh2_new_ofdmPwrThresh4_SHIFT      0
#define LCN40PHY_ofdm20LPwrThresh2_new_ofdmPwrThresh4_MASK      (0xff << LCN40PHY_ofdm20LPwrThresh2_new_ofdmPwrThresh4_SHIFT)

/* Bits in LCN40PHY_ofdm40PwrThresh0_new */
#define LCN40PHY_ofdm40PwrThresh0_new_ofdmPwrThresh0_SHIFT      0
#define LCN40PHY_ofdm40PwrThresh0_new_ofdmPwrThresh0_MASK      (0xff << LCN40PHY_ofdm40PwrThresh0_new_ofdmPwrThresh0_SHIFT)
#define LCN40PHY_ofdm40PwrThresh0_new_ofdmPwrThresh1_SHIFT      8
#define LCN40PHY_ofdm40PwrThresh0_new_ofdmPwrThresh1_MASK      (0xff << LCN40PHY_ofdm40PwrThresh0_new_ofdmPwrThresh1_SHIFT)

/* Bits in LCN40PHY_ofdm40PwrThresh1_new */
#define LCN40PHY_ofdm40PwrThresh1_new_ofdmPwrThresh2_SHIFT      0
#define LCN40PHY_ofdm40PwrThresh1_new_ofdmPwrThresh2_MASK      (0xff << LCN40PHY_ofdm40PwrThresh1_new_ofdmPwrThresh2_SHIFT)
#define LCN40PHY_ofdm40PwrThresh1_new_ofdmPwrThresh3_SHIFT      8
#define LCN40PHY_ofdm40PwrThresh1_new_ofdmPwrThresh3_MASK      (0xff << LCN40PHY_ofdm40PwrThresh1_new_ofdmPwrThresh3_SHIFT)

/* Bits in LCN40PHY_ofdm40PwrThresh2_new */
#define LCN40PHY_ofdm40PwrThresh2_new_ofdmPwrThresh4_SHIFT      0
#define LCN40PHY_ofdm40PwrThresh2_new_ofdmPwrThresh4_MASK      (0xff << LCN40PHY_ofdm40PwrThresh2_new_ofdmPwrThresh4_SHIFT)

/* Bits in LCN40PHY_dsssPwrThresh0_new */
#define LCN40PHY_dsssPwrThresh0_new_dsssPwrThresh0_SHIFT      0
#define LCN40PHY_dsssPwrThresh0_new_dsssPwrThresh0_MASK      (0xff << LCN40PHY_dsssPwrThresh0_new_dsssPwrThresh0_SHIFT)
#define LCN40PHY_dsssPwrThresh0_new_dsssPwrThresh1_SHIFT      8
#define LCN40PHY_dsssPwrThresh0_new_dsssPwrThresh1_MASK      (0xff << LCN40PHY_dsssPwrThresh0_new_dsssPwrThresh1_SHIFT)

/* Bits in LCN40PHY_dsssPwrThresh1_new */
#define LCN40PHY_dsssPwrThresh1_new_dsssPwrThresh2_SHIFT      0
#define LCN40PHY_dsssPwrThresh1_new_dsssPwrThresh2_MASK      (0xff << LCN40PHY_dsssPwrThresh1_new_dsssPwrThresh2_SHIFT)
#define LCN40PHY_dsssPwrThresh1_new_dsssPwrThresh3_SHIFT      8
#define LCN40PHY_dsssPwrThresh1_new_dsssPwrThresh3_MASK      (0xff << LCN40PHY_dsssPwrThresh1_new_dsssPwrThresh3_SHIFT)

/* Bits in LCN40PHY_ofdm20DetCond1Thresh_new */
#define LCN40PHY_ofdm20DetCond1Thresh_new_ofdmDetCond1Thresh0_SHIFT      0
#define LCN40PHY_ofdm20DetCond1Thresh_new_ofdmDetCond1Thresh0_MASK      (0xff << LCN40PHY_ofdm20DetCond1Thresh_new_ofdmDetCond1Thresh0_SHIFT)
#define LCN40PHY_ofdm20DetCond1Thresh_new_ofdmDetCond1Thresh1_SHIFT      8
#define LCN40PHY_ofdm20DetCond1Thresh_new_ofdmDetCond1Thresh1_MASK      (0xff << LCN40PHY_ofdm20DetCond1Thresh_new_ofdmDetCond1Thresh1_SHIFT)

/* Bits in LCN40PHY_ofdm40DetCond1Thresh_new */
#define LCN40PHY_ofdm40DetCond1Thresh_new_ofdmDetCond1Thresh0_SHIFT      0
#define LCN40PHY_ofdm40DetCond1Thresh_new_ofdmDetCond1Thresh0_MASK      (0xff << LCN40PHY_ofdm40DetCond1Thresh_new_ofdmDetCond1Thresh0_SHIFT)
#define LCN40PHY_ofdm40DetCond1Thresh_new_ofdmDetCond1Thresh1_SHIFT      8
#define LCN40PHY_ofdm40DetCond1Thresh_new_ofdmDetCond1Thresh1_MASK      (0xff << LCN40PHY_ofdm40DetCond1Thresh_new_ofdmDetCond1Thresh1_SHIFT)

/* Bits in LCN40PHY_ofdm20USyncThresh0_new */
#define LCN40PHY_ofdm20USyncThresh0_new_ofdmSyncThresh0_SHIFT      0
#define LCN40PHY_ofdm20USyncThresh0_new_ofdmSyncThresh0_MASK      (0xff << LCN40PHY_ofdm20USyncThresh0_new_ofdmSyncThresh0_SHIFT)
#define LCN40PHY_ofdm20USyncThresh0_new_ofdmSyncThresh1_SHIFT      8
#define LCN40PHY_ofdm20USyncThresh0_new_ofdmSyncThresh1_MASK      (0xff << LCN40PHY_ofdm20USyncThresh0_new_ofdmSyncThresh1_SHIFT)

/* Bits in LCN40PHY_ofdm20USyncThresh1_new */
#define LCN40PHY_ofdm20USyncThresh1_new_ofdmSyncThresh2_SHIFT      0
#define LCN40PHY_ofdm20USyncThresh1_new_ofdmSyncThresh2_MASK      (0xf << LCN40PHY_ofdm20USyncThresh1_new_ofdmSyncThresh2_SHIFT)
#define LCN40PHY_ofdm20USyncThresh1_new_ofdmSyncThresh3_SHIFT      8
#define LCN40PHY_ofdm20USyncThresh1_new_ofdmSyncThresh3_MASK      (0xf << LCN40PHY_ofdm20USyncThresh1_new_ofdmSyncThresh3_SHIFT)

/* Bits in LCN40PHY_ofdm20LSyncThresh0_new */
#define LCN40PHY_ofdm20LSyncThresh0_new_ofdmSyncThresh0_SHIFT      0
#define LCN40PHY_ofdm20LSyncThresh0_new_ofdmSyncThresh0_MASK      (0xff << LCN40PHY_ofdm20LSyncThresh0_new_ofdmSyncThresh0_SHIFT)
#define LCN40PHY_ofdm20LSyncThresh0_new_ofdmSyncThresh1_SHIFT      8
#define LCN40PHY_ofdm20LSyncThresh0_new_ofdmSyncThresh1_MASK      (0xff << LCN40PHY_ofdm20LSyncThresh0_new_ofdmSyncThresh1_SHIFT)

/* Bits in LCN40PHY_ofdm20LSyncThresh1_new */
#define LCN40PHY_ofdm20LSyncThresh1_new_ofdmSyncThresh2_SHIFT      0
#define LCN40PHY_ofdm20LSyncThresh1_new_ofdmSyncThresh2_MASK      (0xf << LCN40PHY_ofdm20LSyncThresh1_new_ofdmSyncThresh2_SHIFT)
#define LCN40PHY_ofdm20LSyncThresh1_new_ofdmSyncThresh3_SHIFT      8
#define LCN40PHY_ofdm20LSyncThresh1_new_ofdmSyncThresh3_MASK      (0xf << LCN40PHY_ofdm20LSyncThresh1_new_ofdmSyncThresh3_SHIFT)

/* Bits in LCN40PHY_ofdm40SyncThresh0_new */
#define LCN40PHY_ofdm40SyncThresh0_new_ofdmSyncThresh0_SHIFT      0
#define LCN40PHY_ofdm40SyncThresh0_new_ofdmSyncThresh0_MASK      (0xff << LCN40PHY_ofdm40SyncThresh0_new_ofdmSyncThresh0_SHIFT)
#define LCN40PHY_ofdm40SyncThresh0_new_ofdmSyncThresh1_SHIFT      8
#define LCN40PHY_ofdm40SyncThresh0_new_ofdmSyncThresh1_MASK      (0xff << LCN40PHY_ofdm40SyncThresh0_new_ofdmSyncThresh1_SHIFT)

/* Bits in LCN40PHY_ofdm40SyncThresh1_new */
#define LCN40PHY_ofdm40SyncThresh1_new_ofdmSyncThresh2_SHIFT      0
#define LCN40PHY_ofdm40SyncThresh1_new_ofdmSyncThresh2_MASK      (0xf << LCN40PHY_ofdm40SyncThresh1_new_ofdmSyncThresh2_SHIFT)
#define LCN40PHY_ofdm40SyncThresh1_new_ofdmSyncThresh3_SHIFT      8
#define LCN40PHY_ofdm40SyncThresh1_new_ofdmSyncThresh3_MASK      (0xf << LCN40PHY_ofdm40SyncThresh1_new_ofdmSyncThresh3_SHIFT)

/* Bits in LCN40PHY_FineFreqEst_new */
#define LCN40PHY_FineFreqEst_new_FineFreqEstLength20_SHIFT      0
#define LCN40PHY_FineFreqEst_new_FineFreqEstLength20_MASK      (0xff << LCN40PHY_FineFreqEst_new_FineFreqEstLength20_SHIFT)
#define LCN40PHY_FineFreqEst_new_FineFreqEstLength40_SHIFT      8
#define LCN40PHY_FineFreqEst_new_FineFreqEstLength40_MASK      (0xff << LCN40PHY_FineFreqEst_new_FineFreqEstLength40_SHIFT)

/* Bits in LCN40PHY_DCOffsetTransient1_new */
#define LCN40PHY_DCOffsetTransient1_new_dcOffEstShiftSlow20L_SHIFT      0
#define LCN40PHY_DCOffsetTransient1_new_dcOffEstShiftSlow20L_MASK      (0x7 << LCN40PHY_DCOffsetTransient1_new_dcOffEstShiftSlow20L_SHIFT)
#define LCN40PHY_DCOffsetTransient1_new_dcOffEstShiftFast20L_SHIFT      3
#define LCN40PHY_DCOffsetTransient1_new_dcOffEstShiftFast20L_MASK      (0x7 << LCN40PHY_DCOffsetTransient1_new_dcOffEstShiftFast20L_SHIFT)
#define LCN40PHY_DCOffsetTransient1_new_dcOffEstShiftSlow20U_SHIFT      6
#define LCN40PHY_DCOffsetTransient1_new_dcOffEstShiftSlow20U_MASK      (0x7 << LCN40PHY_DCOffsetTransient1_new_dcOffEstShiftSlow20U_SHIFT)
#define LCN40PHY_DCOffsetTransient1_new_dcOffEstShiftFast20U_SHIFT      9
#define LCN40PHY_DCOffsetTransient1_new_dcOffEstShiftFast20U_MASK      (0x7 << LCN40PHY_DCOffsetTransient1_new_dcOffEstShiftFast20U_SHIFT)

/* Bits in LCN40PHY_DCOffsetTransient2_new */
#define LCN40PHY_DCOffsetTransient2_new_dcOffEstShiftSlow40_SHIFT      0
#define LCN40PHY_DCOffsetTransient2_new_dcOffEstShiftSlow40_MASK      (0x7 << LCN40PHY_DCOffsetTransient2_new_dcOffEstShiftSlow40_SHIFT)
#define LCN40PHY_DCOffsetTransient2_new_dcOffEstShiftFast40_SHIFT      3
#define LCN40PHY_DCOffsetTransient2_new_dcOffEstShiftFast40_MASK      (0x7 << LCN40PHY_DCOffsetTransient2_new_dcOffEstShiftFast40_SHIFT)
#define LCN40PHY_DCOffsetTransient2_new_dcOffEstShiftSlow20_SHIFT      6
#define LCN40PHY_DCOffsetTransient2_new_dcOffEstShiftSlow20_MASK      (0x7 << LCN40PHY_DCOffsetTransient2_new_dcOffEstShiftSlow20_SHIFT)
#define LCN40PHY_DCOffsetTransient2_new_dcOffEstShiftFast20_SHIFT      9
#define LCN40PHY_DCOffsetTransient2_new_dcOffEstShiftFast20_MASK      (0x7 << LCN40PHY_DCOffsetTransient2_new_dcOffEstShiftFast20_SHIFT)

/* Bits in LCN40PHY_ofdmSyncTimerOffset0_new */
#define LCN40PHY_ofdmSyncTimerOffset0_new_OFDMPreambleSyncTimeOut20_SHIFT      0
#define LCN40PHY_ofdmSyncTimerOffset0_new_OFDMPreambleSyncTimeOut20_MASK      (0xff << LCN40PHY_ofdmSyncTimerOffset0_new_OFDMPreambleSyncTimeOut20_SHIFT)
#define LCN40PHY_ofdmSyncTimerOffset0_new_OFDMPreambleSyncTimeOut40_SHIFT      8
#define LCN40PHY_ofdmSyncTimerOffset0_new_OFDMPreambleSyncTimeOut40_MASK      (0xff << LCN40PHY_ofdmSyncTimerOffset0_new_OFDMPreambleSyncTimeOut40_SHIFT)

/* Bits in LCN40PHY_ofdmSyncTimerOffset1_new */
#define LCN40PHY_ofdmSyncTimerOffset1_new_OFDMPreambleSyncTimeOut20U_SHIFT      0
#define LCN40PHY_ofdmSyncTimerOffset1_new_OFDMPreambleSyncTimeOut20U_MASK      (0xff << LCN40PHY_ofdmSyncTimerOffset1_new_OFDMPreambleSyncTimeOut20U_SHIFT)
#define LCN40PHY_ofdmSyncTimerOffset1_new_OFDMPreambleSyncTimeOut20L_SHIFT      8
#define LCN40PHY_ofdmSyncTimerOffset1_new_OFDMPreambleSyncTimeOut20L_MASK      (0xff << LCN40PHY_ofdmSyncTimerOffset1_new_OFDMPreambleSyncTimeOut20L_SHIFT)

/* Bits in LCN40PHY_ofdmSyncTimerCtrl_new */
#define LCN40PHY_ofdmSyncTimerCtrl_new_ofdmSyncConfirmTime20_SHIFT      0
#define LCN40PHY_ofdmSyncTimerCtrl_new_ofdmSyncConfirmTime20_MASK      (0x1f << LCN40PHY_ofdmSyncTimerCtrl_new_ofdmSyncConfirmTime20_SHIFT)
#define LCN40PHY_ofdmSyncTimerCtrl_new_ofdmSyncConfirmTime40_SHIFT      5
#define LCN40PHY_ofdmSyncTimerCtrl_new_ofdmSyncConfirmTime40_MASK      (0x1f << LCN40PHY_ofdmSyncTimerCtrl_new_ofdmSyncConfirmTime40_SHIFT)
#define LCN40PHY_ofdmSyncTimerCtrl_new_crlcnphy267_SHIFT      10
#define LCN40PHY_ofdmSyncTimerCtrl_new_crlcnphy267_MASK      (0x1 << LCN40PHY_ofdmSyncTimerCtrl_new_crlcnphy267_SHIFT)

/* Bits in LCN40PHY_PwrThresh0_new */
#define LCN40PHY_PwrThresh0_new_SlowPwrLoThresh20_SHIFT      0
#define LCN40PHY_PwrThresh0_new_SlowPwrLoThresh20_MASK      (0xff << LCN40PHY_PwrThresh0_new_SlowPwrLoThresh20_SHIFT)
#define LCN40PHY_PwrThresh0_new_SlowPwrLoThresh20U_SHIFT      8
#define LCN40PHY_PwrThresh0_new_SlowPwrLoThresh20U_MASK      (0xff << LCN40PHY_PwrThresh0_new_SlowPwrLoThresh20U_SHIFT)

/* Bits in LCN40PHY_PwrThresh1_new */
#define LCN40PHY_PwrThresh1_new_SlowPwrLoThresh20L_SHIFT      0
#define LCN40PHY_PwrThresh1_new_SlowPwrLoThresh20L_MASK      (0xff << LCN40PHY_PwrThresh1_new_SlowPwrLoThresh20L_SHIFT)
#define LCN40PHY_PwrThresh1_new_SlowPwrLoThresh40_SHIFT      8
#define LCN40PHY_PwrThresh1_new_SlowPwrLoThresh40_MASK      (0xff << LCN40PHY_PwrThresh1_new_SlowPwrLoThresh40_SHIFT)

/* Bits in LCN40PHY_agcSkipCnt20 */
#define LCN40PHY_agcSkipCnt20_skip_cntr_adj_20_SHIFT      0
#define LCN40PHY_agcSkipCnt20_skip_cntr_adj_20_MASK      (0xf << LCN40PHY_agcSkipCnt20_skip_cntr_adj_20_SHIFT)
#define LCN40PHY_agcSkipCnt20_skip_out_adj_20_SHIFT      4
#define LCN40PHY_agcSkipCnt20_skip_out_adj_20_MASK      (0xf << LCN40PHY_agcSkipCnt20_skip_out_adj_20_SHIFT)
#define LCN40PHY_agcSkipCnt20_lp_adj_20_SHIFT      8
#define LCN40PHY_agcSkipCnt20_lp_adj_20_MASK      (0xf << LCN40PHY_agcSkipCnt20_lp_adj_20_SHIFT)

/* Bits in LCN40PHY_PwrDlyAdj0_new */
#define LCN40PHY_PwrDlyAdj0_new_DetectorDlyAdjustment20_SHIFT      0
#define LCN40PHY_PwrDlyAdj0_new_DetectorDlyAdjustment20_MASK      (0xff << LCN40PHY_PwrDlyAdj0_new_DetectorDlyAdjustment20_SHIFT)
#define LCN40PHY_PwrDlyAdj0_new_ofdmfiltDlyAdjustment20_SHIFT      8
#define LCN40PHY_PwrDlyAdj0_new_ofdmfiltDlyAdjustment20_MASK      (0xff << LCN40PHY_PwrDlyAdj0_new_ofdmfiltDlyAdjustment20_SHIFT)

/* Bits in LCN40PHY_AgcSynchTiming */
#define LCN40PHY_AgcSynchTiming_skip_out_adj_20L_SHIFT      0
#define LCN40PHY_AgcSynchTiming_skip_out_adj_20L_MASK      (0x1f << LCN40PHY_AgcSynchTiming_skip_out_adj_20L_SHIFT)
#define LCN40PHY_AgcSynchTiming_skip_out_adj_20U_SHIFT      5
#define LCN40PHY_AgcSynchTiming_skip_out_adj_20U_MASK      (0x1f << LCN40PHY_AgcSynchTiming_skip_out_adj_20U_SHIFT)
#define LCN40PHY_AgcSynchTiming_skip_out_adj_40mhz_SHIFT      10
#define LCN40PHY_AgcSynchTiming_skip_out_adj_40mhz_MASK      (0x1f << LCN40PHY_AgcSynchTiming_skip_out_adj_40mhz_SHIFT)

/* Bits in LCN40PHY_ReducedDetectorDly_new */
#define LCN40PHY_ReducedDetectorDly_new_reducedDetectorDlyThresh_SHIFT      0
#define LCN40PHY_ReducedDetectorDly_new_reducedDetectorDlyThresh_MASK      (0xff << LCN40PHY_ReducedDetectorDly_new_reducedDetectorDlyThresh_SHIFT)

/* Bits in LCN40PHY_ofdmsyncCtrl_new */
#define LCN40PHY_ofdmsyncCtrl_new_ofdmsyncendchkminpwr20_SHIFT      0
#define LCN40PHY_ofdmsyncCtrl_new_ofdmsyncendchkminpwr20_MASK      (0xff << LCN40PHY_ofdmsyncCtrl_new_ofdmsyncendchkminpwr20_SHIFT)
#define LCN40PHY_ofdmsyncCtrl_new_ofdmsyncendchkminpwr20UL_SHIFT      8
#define LCN40PHY_ofdmsyncCtrl_new_ofdmsyncendchkminpwr20UL_MASK      (0xff << LCN40PHY_ofdmsyncCtrl_new_ofdmsyncendchkminpwr20UL_SHIFT)

/* Bits in LCN40PHY_ofdmsyncCtrl2_new */
#define LCN40PHY_ofdmsyncCtrl2_new_ofdmsyncendchkminpwr40_SHIFT      0
#define LCN40PHY_ofdmsyncCtrl2_new_ofdmsyncendchkminpwr40_MASK      (0xff << LCN40PHY_ofdmsyncCtrl2_new_ofdmsyncendchkminpwr40_SHIFT)
#define LCN40PHY_ofdmsyncCtrl2_new_ofdmsyncendcheckthresh20_SHIFT      8
#define LCN40PHY_ofdmsyncCtrl2_new_ofdmsyncendcheckthresh20_MASK      (0x3 << LCN40PHY_ofdmsyncCtrl2_new_ofdmsyncendcheckthresh20_SHIFT)
#define LCN40PHY_ofdmsyncCtrl2_new_ofdmsyncendcheckthresh20UL_SHIFT      10
#define LCN40PHY_ofdmsyncCtrl2_new_ofdmsyncendcheckthresh20UL_MASK      (0x3 << LCN40PHY_ofdmsyncCtrl2_new_ofdmsyncendcheckthresh20UL_SHIFT)
#define LCN40PHY_ofdmsyncCtrl2_new_ofdmsyncendcheckthresh40_SHIFT      12
#define LCN40PHY_ofdmsyncCtrl2_new_ofdmsyncendcheckthresh40_MASK      (0x3 << LCN40PHY_ofdmsyncCtrl2_new_ofdmsyncendcheckthresh40_SHIFT)

/* Bits in LCN40PHY_crsTimingCtrl20_new */
#define LCN40PHY_crsTimingCtrl20_new_gainThrsh4Timing_SHIFT      0
#define LCN40PHY_crsTimingCtrl20_new_gainThrsh4Timing_MASK      (0xff << LCN40PHY_crsTimingCtrl20_new_gainThrsh4Timing_SHIFT)
#define LCN40PHY_crsTimingCtrl20_new_gainThrsh4MF_SHIFT      8
#define LCN40PHY_crsTimingCtrl20_new_gainThrsh4MF_MASK      (0xff << LCN40PHY_crsTimingCtrl20_new_gainThrsh4MF_SHIFT)

/* Bits in LCN40PHY_crsTimingCtrl20U_new */
#define LCN40PHY_crsTimingCtrl20U_new_gainThrsh4Timing_SHIFT      0
#define LCN40PHY_crsTimingCtrl20U_new_gainThrsh4Timing_MASK      (0xff << LCN40PHY_crsTimingCtrl20U_new_gainThrsh4Timing_SHIFT)
#define LCN40PHY_crsTimingCtrl20U_new_gainThrsh4MF_SHIFT      8
#define LCN40PHY_crsTimingCtrl20U_new_gainThrsh4MF_MASK      (0xff << LCN40PHY_crsTimingCtrl20U_new_gainThrsh4MF_SHIFT)

/* Bits in LCN40PHY_crsTimingCtrl20L_new */
#define LCN40PHY_crsTimingCtrl20L_new_gainThrsh4Timing_SHIFT      0
#define LCN40PHY_crsTimingCtrl20L_new_gainThrsh4Timing_MASK      (0xff << LCN40PHY_crsTimingCtrl20L_new_gainThrsh4Timing_SHIFT)
#define LCN40PHY_crsTimingCtrl20L_new_gainThrsh4MF_SHIFT      8
#define LCN40PHY_crsTimingCtrl20L_new_gainThrsh4MF_MASK      (0xff << LCN40PHY_crsTimingCtrl20L_new_gainThrsh4MF_SHIFT)

/* Bits in LCN40PHY_crsTimingCtrl40_new */
#define LCN40PHY_crsTimingCtrl40_new_gainThrsh4Timing_SHIFT      0
#define LCN40PHY_crsTimingCtrl40_new_gainThrsh4Timing_MASK      (0xff << LCN40PHY_crsTimingCtrl40_new_gainThrsh4Timing_SHIFT)
#define LCN40PHY_crsTimingCtrl40_new_gainThrsh4MF_SHIFT      8
#define LCN40PHY_crsTimingCtrl40_new_gainThrsh4MF_MASK      (0xff << LCN40PHY_crsTimingCtrl40_new_gainThrsh4MF_SHIFT)

/* Bits in LCN40PHY_mf20Param0_new */
#define LCN40PHY_mf20Param0_new_pkSrchStrtOffset_SHIFT      0
#define LCN40PHY_mf20Param0_new_pkSrchStrtOffset_MASK      (0xff << LCN40PHY_mf20Param0_new_pkSrchStrtOffset_SHIFT)
#define LCN40PHY_mf20Param0_new_pkposAdjst_SHIFT      8
#define LCN40PHY_mf20Param0_new_pkposAdjst_MASK      (0xff << LCN40PHY_mf20Param0_new_pkposAdjst_SHIFT)

/* Bits in LCN40PHY_mf20Param1_new */
#define LCN40PHY_mf20Param1_new_pkSrchStrtIdx_SHIFT      0
#define LCN40PHY_mf20Param1_new_pkSrchStrtIdx_MASK      (0x1f << LCN40PHY_mf20Param1_new_pkSrchStrtIdx_SHIFT)
#define LCN40PHY_mf20Param1_new_pkSrchEndIdx_SHIFT      5
#define LCN40PHY_mf20Param1_new_pkSrchEndIdx_MASK      (0x1f << LCN40PHY_mf20Param1_new_pkSrchEndIdx_SHIFT)

/* Bits in LCN40PHY_mf20UParam0_new */
#define LCN40PHY_mf20UParam0_new_pkSrchStrtOffset_SHIFT      0
#define LCN40PHY_mf20UParam0_new_pkSrchStrtOffset_MASK      (0xff << LCN40PHY_mf20UParam0_new_pkSrchStrtOffset_SHIFT)
#define LCN40PHY_mf20UParam0_new_pkposAdjst_SHIFT      8
#define LCN40PHY_mf20UParam0_new_pkposAdjst_MASK      (0xff << LCN40PHY_mf20UParam0_new_pkposAdjst_SHIFT)

/* Bits in LCN40PHY_mf20UParam1_new */
#define LCN40PHY_mf20UParam1_new_pkSrchStrtIdx_SHIFT      0
#define LCN40PHY_mf20UParam1_new_pkSrchStrtIdx_MASK      (0x1f << LCN40PHY_mf20UParam1_new_pkSrchStrtIdx_SHIFT)
#define LCN40PHY_mf20UParam1_new_pkSrchEndIdx_SHIFT      5
#define LCN40PHY_mf20UParam1_new_pkSrchEndIdx_MASK      (0x1f << LCN40PHY_mf20UParam1_new_pkSrchEndIdx_SHIFT)

/* Bits in LCN40PHY_mf20LParam0_new */
#define LCN40PHY_mf20LParam0_new_pkSrchStrtOffset_SHIFT      0
#define LCN40PHY_mf20LParam0_new_pkSrchStrtOffset_MASK      (0xff << LCN40PHY_mf20LParam0_new_pkSrchStrtOffset_SHIFT)
#define LCN40PHY_mf20LParam0_new_pkposAdjst_SHIFT      8
#define LCN40PHY_mf20LParam0_new_pkposAdjst_MASK      (0xff << LCN40PHY_mf20LParam0_new_pkposAdjst_SHIFT)

/* Bits in LCN40PHY_mf20LParam1_new */
#define LCN40PHY_mf20LParam1_new_pkSrchStrtIdx_SHIFT      0
#define LCN40PHY_mf20LParam1_new_pkSrchStrtIdx_MASK      (0x1f << LCN40PHY_mf20LParam1_new_pkSrchStrtIdx_SHIFT)
#define LCN40PHY_mf20LParam1_new_pkSrchEndIdx_SHIFT      5
#define LCN40PHY_mf20LParam1_new_pkSrchEndIdx_MASK      (0x1f << LCN40PHY_mf20LParam1_new_pkSrchEndIdx_SHIFT)

/* Bits in LCN40PHY_agcSkipCnt */
#define LCN40PHY_agcSkipCnt_skip_cntr_adj_20L_SHIFT      0
#define LCN40PHY_agcSkipCnt_skip_cntr_adj_20L_MASK      (0xf << LCN40PHY_agcSkipCnt_skip_cntr_adj_20L_SHIFT)
#define LCN40PHY_agcSkipCnt_skip_cntr_adj_20U_SHIFT      4
#define LCN40PHY_agcSkipCnt_skip_cntr_adj_20U_MASK      (0xf << LCN40PHY_agcSkipCnt_skip_cntr_adj_20U_SHIFT)
#define LCN40PHY_agcSkipCnt_skip_cntr_adj_40mhz_SHIFT      8
#define LCN40PHY_agcSkipCnt_skip_cntr_adj_40mhz_MASK      (0x1f << LCN40PHY_agcSkipCnt_skip_cntr_adj_40mhz_SHIFT)

/* Bits in LCN40PHY_crsMiscCtrl0_new */
#define LCN40PHY_crsMiscCtrl0_new_crs_lpstart_early_en_SHIFT      0
#define LCN40PHY_crsMiscCtrl0_new_crs_lpstart_early_en_MASK      (0x1 << LCN40PHY_crsMiscCtrl0_new_crs_lpstart_early_en_SHIFT)
#define LCN40PHY_crsMiscCtrl0_new_matchFiltEn40_SHIFT      1
#define LCN40PHY_crsMiscCtrl0_new_matchFiltEn40_MASK      (0x1 << LCN40PHY_crsMiscCtrl0_new_matchFiltEn40_SHIFT)
#define LCN40PHY_crsMiscCtrl0_new_detCond0AsOr20_SHIFT      2
#define LCN40PHY_crsMiscCtrl0_new_detCond0AsOr20_MASK      (0x1 << LCN40PHY_crsMiscCtrl0_new_detCond0AsOr20_SHIFT)
#define LCN40PHY_crsMiscCtrl0_new_detCond0AsOr40_SHIFT      3
#define LCN40PHY_crsMiscCtrl0_new_detCond0AsOr40_MASK      (0x1 << LCN40PHY_crsMiscCtrl0_new_detCond0AsOr40_SHIFT)

/* Bits in LCN40PHY_lsnrHold1_new */
#define LCN40PHY_lsnrHold1_new_holdOnSyncCtrVal20_SHIFT      0
#define LCN40PHY_lsnrHold1_new_holdOnSyncCtrVal20_MASK      (0xff << LCN40PHY_lsnrHold1_new_holdOnSyncCtrVal20_SHIFT)
#define LCN40PHY_lsnrHold1_new_holdOnSyncCtrVal40_SHIFT      8
#define LCN40PHY_lsnrHold1_new_holdOnSyncCtrVal40_MASK      (0xff << LCN40PHY_lsnrHold1_new_holdOnSyncCtrVal40_SHIFT)

/* Bits in LCN40PHY_lsnrHold2_new */
#define LCN40PHY_lsnrHold2_new_holdOnSyncCtrVal20U_SHIFT      0
#define LCN40PHY_lsnrHold2_new_holdOnSyncCtrVal20U_MASK      (0xff << LCN40PHY_lsnrHold2_new_holdOnSyncCtrVal20U_SHIFT)
#define LCN40PHY_lsnrHold2_new_holdOnSyncCtrVal20L_SHIFT      8
#define LCN40PHY_lsnrHold2_new_holdOnSyncCtrVal20L_MASK      (0xff << LCN40PHY_lsnrHold2_new_holdOnSyncCtrVal20L_SHIFT)

/* Bits in LCN40PHY_lsnrSyncCount20_new */
#define LCN40PHY_lsnrSyncCount20_new_oFiltSyncCtrMult_SHIFT      0
#define LCN40PHY_lsnrSyncCount20_new_oFiltSyncCtrMult_MASK      (0xff << LCN40PHY_lsnrSyncCount20_new_oFiltSyncCtrMult_SHIFT)
#define LCN40PHY_lsnrSyncCount20_new_oFiltSyncCtrShft_SHIFT      8
#define LCN40PHY_lsnrSyncCount20_new_oFiltSyncCtrShft_MASK      (0xff << LCN40PHY_lsnrSyncCount20_new_oFiltSyncCtrShft_SHIFT)

/* Bits in LCN40PHY_lsnrSyncCount40_new */
#define LCN40PHY_lsnrSyncCount40_new_oFiltSyncCtrMult_SHIFT      0
#define LCN40PHY_lsnrSyncCount40_new_oFiltSyncCtrMult_MASK      (0xff << LCN40PHY_lsnrSyncCount40_new_oFiltSyncCtrMult_SHIFT)
#define LCN40PHY_lsnrSyncCount40_new_oFiltSyncCtrShft_SHIFT      8
#define LCN40PHY_lsnrSyncCount40_new_oFiltSyncCtrShft_MASK      (0xff << LCN40PHY_lsnrSyncCount40_new_oFiltSyncCtrShft_SHIFT)

/* Bits in LCN40PHY_lsnrSyncCount20L_new */
#define LCN40PHY_lsnrSyncCount20L_new_oFiltSyncCtrMult_SHIFT      0
#define LCN40PHY_lsnrSyncCount20L_new_oFiltSyncCtrMult_MASK      (0xff << LCN40PHY_lsnrSyncCount20L_new_oFiltSyncCtrMult_SHIFT)
#define LCN40PHY_lsnrSyncCount20L_new_oFiltSyncCtrShft_SHIFT      8
#define LCN40PHY_lsnrSyncCount20L_new_oFiltSyncCtrShft_MASK      (0xff << LCN40PHY_lsnrSyncCount20L_new_oFiltSyncCtrShft_SHIFT)

/* Bits in LCN40PHY_lsnrSyncCount20U_new */
#define LCN40PHY_lsnrSyncCount20U_new_oFiltSyncCtrMult_SHIFT      0
#define LCN40PHY_lsnrSyncCount20U_new_oFiltSyncCtrMult_MASK      (0xff << LCN40PHY_lsnrSyncCount20U_new_oFiltSyncCtrMult_SHIFT)
#define LCN40PHY_lsnrSyncCount20U_new_oFiltSyncCtrShft_SHIFT      8
#define LCN40PHY_lsnrSyncCount20U_new_oFiltSyncCtrShft_MASK      (0xff << LCN40PHY_lsnrSyncCount20U_new_oFiltSyncCtrShft_SHIFT)

/* Bits in LCN40PHY_lsnrFiltMax20_new */
#define LCN40PHY_lsnrFiltMax20_new_oFiltMaxPrsntMult_SHIFT      8
#define LCN40PHY_lsnrFiltMax20_new_oFiltMaxPrsntMult_MASK      (0x1f << LCN40PHY_lsnrFiltMax20_new_oFiltMaxPrsntMult_SHIFT)
#define LCN40PHY_lsnrFiltMax20_new_oFiltMaxPrsntShft_SHIFT      13
#define LCN40PHY_lsnrFiltMax20_new_oFiltMaxPrsntShft_MASK      (0x7 << LCN40PHY_lsnrFiltMax20_new_oFiltMaxPrsntShft_SHIFT)

/* Bits in LCN40PHY_lsnrFiltMax20U_new */
#define LCN40PHY_lsnrFiltMax20U_new_oFiltMaxPrsntMult_SHIFT      8
#define LCN40PHY_lsnrFiltMax20U_new_oFiltMaxPrsntMult_MASK      (0x1f << LCN40PHY_lsnrFiltMax20U_new_oFiltMaxPrsntMult_SHIFT)
#define LCN40PHY_lsnrFiltMax20U_new_oFiltMaxPrsntShft_SHIFT      13
#define LCN40PHY_lsnrFiltMax20U_new_oFiltMaxPrsntShft_MASK      (0x7 << LCN40PHY_lsnrFiltMax20U_new_oFiltMaxPrsntShft_SHIFT)

/* Bits in LCN40PHY_lsnrFiltMax20L_new */
#define LCN40PHY_lsnrFiltMax20L_new_oFiltMaxPrsntMult_SHIFT      8
#define LCN40PHY_lsnrFiltMax20L_new_oFiltMaxPrsntMult_MASK      (0x1f << LCN40PHY_lsnrFiltMax20L_new_oFiltMaxPrsntMult_SHIFT)
#define LCN40PHY_lsnrFiltMax20L_new_oFiltMaxPrsntShft_SHIFT      13
#define LCN40PHY_lsnrFiltMax20L_new_oFiltMaxPrsntShft_MASK      (0x7 << LCN40PHY_lsnrFiltMax20L_new_oFiltMaxPrsntShft_SHIFT)

/* Bits in LCN40PHY_lsnrFiltMax40_new */
#define LCN40PHY_lsnrFiltMax40_new_oFiltMaxPrsntMult_SHIFT      8
#define LCN40PHY_lsnrFiltMax40_new_oFiltMaxPrsntMult_MASK      (0x1f << LCN40PHY_lsnrFiltMax40_new_oFiltMaxPrsntMult_SHIFT)
#define LCN40PHY_lsnrFiltMax40_new_oFiltMaxPrsntShft_SHIFT      13
#define LCN40PHY_lsnrFiltMax40_new_oFiltMaxPrsntShft_MASK      (0x7 << LCN40PHY_lsnrFiltMax40_new_oFiltMaxPrsntShft_SHIFT)

/* Bits in LCN40PHY_lnsrMaxCtrThr20_new */
#define LCN40PHY_lnsrMaxCtrThr20_new_hiGainOfMaxCtrThresh_SHIFT      0
#define LCN40PHY_lnsrMaxCtrThr20_new_hiGainOfMaxCtrThresh_MASK      (0xff << LCN40PHY_lnsrMaxCtrThr20_new_hiGainOfMaxCtrThresh_SHIFT)
#define LCN40PHY_lnsrMaxCtrThr20_new_loGainOfMaxCtrThresh_SHIFT      8
#define LCN40PHY_lnsrMaxCtrThr20_new_loGainOfMaxCtrThresh_MASK      (0xff << LCN40PHY_lnsrMaxCtrThr20_new_loGainOfMaxCtrThresh_SHIFT)

/* Bits in LCN40PHY_lnsrMaxCtrThr20U_new */
#define LCN40PHY_lnsrMaxCtrThr20U_new_hiGainOfMaxCtrThresh_SHIFT      0
#define LCN40PHY_lnsrMaxCtrThr20U_new_hiGainOfMaxCtrThresh_MASK      (0xff << LCN40PHY_lnsrMaxCtrThr20U_new_hiGainOfMaxCtrThresh_SHIFT)
#define LCN40PHY_lnsrMaxCtrThr20U_new_loGainOfMaxCtrThresh_SHIFT      8
#define LCN40PHY_lnsrMaxCtrThr20U_new_loGainOfMaxCtrThresh_MASK      (0xff << LCN40PHY_lnsrMaxCtrThr20U_new_loGainOfMaxCtrThresh_SHIFT)

/* Bits in LCN40PHY_lnsrMaxCtrThr20L_new */
#define LCN40PHY_lnsrMaxCtrThr20L_new_hiGainOfMaxCtrThresh_SHIFT      0
#define LCN40PHY_lnsrMaxCtrThr20L_new_hiGainOfMaxCtrThresh_MASK      (0xff << LCN40PHY_lnsrMaxCtrThr20L_new_hiGainOfMaxCtrThresh_SHIFT)
#define LCN40PHY_lnsrMaxCtrThr20L_new_loGainOfMaxCtrThresh_SHIFT      8
#define LCN40PHY_lnsrMaxCtrThr20L_new_loGainOfMaxCtrThresh_MASK      (0xff << LCN40PHY_lnsrMaxCtrThr20L_new_loGainOfMaxCtrThresh_SHIFT)

/* Bits in LCN40PHY_lnsrMaxCtrThr40_new */
#define LCN40PHY_lnsrMaxCtrThr40_new_hiGainOfMaxCtrThresh_SHIFT      0
#define LCN40PHY_lnsrMaxCtrThr40_new_hiGainOfMaxCtrThresh_MASK      (0xff << LCN40PHY_lnsrMaxCtrThr40_new_hiGainOfMaxCtrThresh_SHIFT)
#define LCN40PHY_lnsrMaxCtrThr40_new_loGainOfMaxCtrThresh_SHIFT      8
#define LCN40PHY_lnsrMaxCtrThr40_new_loGainOfMaxCtrThresh_MASK      (0xff << LCN40PHY_lnsrMaxCtrThr40_new_loGainOfMaxCtrThresh_SHIFT)

/* Bits in LCN40PHY_lnsrFiltStep20_new */
#define LCN40PHY_lnsrFiltStep20_new_oFiltStepMult_SHIFT      0
#define LCN40PHY_lnsrFiltStep20_new_oFiltStepMult_MASK      (0xff << LCN40PHY_lnsrFiltStep20_new_oFiltStepMult_SHIFT)
#define LCN40PHY_lnsrFiltStep20_new_oFiltStepShft_SHIFT      8
#define LCN40PHY_lnsrFiltStep20_new_oFiltStepShft_MASK      (0xff << LCN40PHY_lnsrFiltStep20_new_oFiltStepShft_SHIFT)

/* Bits in LCN40PHY_lnsrFiltStep20U_new */
#define LCN40PHY_lnsrFiltStep20U_new_oFiltStepMult_SHIFT      0
#define LCN40PHY_lnsrFiltStep20U_new_oFiltStepMult_MASK      (0xff << LCN40PHY_lnsrFiltStep20U_new_oFiltStepMult_SHIFT)
#define LCN40PHY_lnsrFiltStep20U_new_oFiltStepShft_SHIFT      8
#define LCN40PHY_lnsrFiltStep20U_new_oFiltStepShft_MASK      (0xff << LCN40PHY_lnsrFiltStep20U_new_oFiltStepShft_SHIFT)

/* Bits in LCN40PHY_lnsrFiltStep20L_new */
#define LCN40PHY_lnsrFiltStep20L_new_oFiltStepMult_SHIFT      0
#define LCN40PHY_lnsrFiltStep20L_new_oFiltStepMult_MASK      (0xff << LCN40PHY_lnsrFiltStep20L_new_oFiltStepMult_SHIFT)
#define LCN40PHY_lnsrFiltStep20L_new_oFiltStepShft_SHIFT      8
#define LCN40PHY_lnsrFiltStep20L_new_oFiltStepShft_MASK      (0xff << LCN40PHY_lnsrFiltStep20L_new_oFiltStepShft_SHIFT)

/* Bits in LCN40PHY_lnsrFiltStep40_new */
#define LCN40PHY_lnsrFiltStep40_new_oFiltStepMult_SHIFT      0
#define LCN40PHY_lnsrFiltStep40_new_oFiltStepMult_MASK      (0xff << LCN40PHY_lnsrFiltStep40_new_oFiltStepMult_SHIFT)
#define LCN40PHY_lnsrFiltStep40_new_oFiltStepShft_SHIFT      8
#define LCN40PHY_lnsrFiltStep40_new_oFiltStepShft_MASK      (0xff << LCN40PHY_lnsrFiltStep40_new_oFiltStepShft_SHIFT)

/* Bits in LCN40PHY_lnsrThrUpd20_new */
#define LCN40PHY_lnsrThrUpd20_new_ofMaxPThrUpdtThresh_SHIFT      0
#define LCN40PHY_lnsrThrUpd20_new_ofMaxPThrUpdtThresh_MASK      (0xff << LCN40PHY_lnsrThrUpd20_new_ofMaxPThrUpdtThresh_SHIFT)

/* Bits in LCN40PHY_lnsrThrUpd20U_new */
#define LCN40PHY_lnsrThrUpd20U_new_ofMaxPThrUpdtThresh_SHIFT      0
#define LCN40PHY_lnsrThrUpd20U_new_ofMaxPThrUpdtThresh_MASK      (0xff << LCN40PHY_lnsrThrUpd20U_new_ofMaxPThrUpdtThresh_SHIFT)

/* Bits in LCN40PHY_lnsrThrUpd20L_new */
#define LCN40PHY_lnsrThrUpd20L_new_ofMaxPThrUpdtThresh_SHIFT      0
#define LCN40PHY_lnsrThrUpd20L_new_ofMaxPThrUpdtThresh_MASK      (0xff << LCN40PHY_lnsrThrUpd20L_new_ofMaxPThrUpdtThresh_SHIFT)

/* Bits in LCN40PHY_lnsrThrUpd40_new */
#define LCN40PHY_lnsrThrUpd40_new_ofMaxPThrUpdtThresh_SHIFT      0
#define LCN40PHY_lnsrThrUpd40_new_ofMaxPThrUpdtThresh_MASK      (0xff << LCN40PHY_lnsrThrUpd40_new_ofMaxPThrUpdtThresh_SHIFT)

/* Bits in LCN40PHY_detcondbypass20_new */
#define LCN40PHY_detcondbypass20_new_StblSigCondByp_SHIFT      0
#define LCN40PHY_detcondbypass20_new_StblSigCondByp_MASK      (0x1 << LCN40PHY_detcondbypass20_new_StblSigCondByp_SHIFT)
#define LCN40PHY_detcondbypass20_new_ofdmDetCond1Byp_SHIFT      1
#define LCN40PHY_detcondbypass20_new_ofdmDetCond1Byp_MASK      (0x1 << LCN40PHY_detcondbypass20_new_ofdmDetCond1Byp_SHIFT)
#define LCN40PHY_detcondbypass20_new_ofdmDetCond2_1_1Byp_SHIFT      2
#define LCN40PHY_detcondbypass20_new_ofdmDetCond2_1_1Byp_MASK      (0x1 << LCN40PHY_detcondbypass20_new_ofdmDetCond2_1_1Byp_SHIFT)
#define LCN40PHY_detcondbypass20_new_ofdmDetCond2_1_2Byp_SHIFT      3
#define LCN40PHY_detcondbypass20_new_ofdmDetCond2_1_2Byp_MASK      (0x1 << LCN40PHY_detcondbypass20_new_ofdmDetCond2_1_2Byp_SHIFT)
#define LCN40PHY_detcondbypass20_new_ofdmDetCond2_1_3Byp_SHIFT      4
#define LCN40PHY_detcondbypass20_new_ofdmDetCond2_1_3Byp_MASK      (0x1 << LCN40PHY_detcondbypass20_new_ofdmDetCond2_1_3Byp_SHIFT)
#define LCN40PHY_detcondbypass20_new_ofdmDetCond2_2Byp_SHIFT      5
#define LCN40PHY_detcondbypass20_new_ofdmDetCond2_2Byp_MASK      (0x1 << LCN40PHY_detcondbypass20_new_ofdmDetCond2_2Byp_SHIFT)
#define LCN40PHY_detcondbypass20_new_ofdmDetCond3_1Byp_SHIFT      6
#define LCN40PHY_detcondbypass20_new_ofdmDetCond3_1Byp_MASK      (0x1 << LCN40PHY_detcondbypass20_new_ofdmDetCond3_1Byp_SHIFT)
#define LCN40PHY_detcondbypass20_new_ofdmDetCond3_2Byp_SHIFT      7
#define LCN40PHY_detcondbypass20_new_ofdmDetCond3_2Byp_MASK      (0x1 << LCN40PHY_detcondbypass20_new_ofdmDetCond3_2Byp_SHIFT)
#define LCN40PHY_detcondbypass20_new_ofdmDetCond4_1Byp_SHIFT      8
#define LCN40PHY_detcondbypass20_new_ofdmDetCond4_1Byp_MASK      (0x1 << LCN40PHY_detcondbypass20_new_ofdmDetCond4_1Byp_SHIFT)
#define LCN40PHY_detcondbypass20_new_ofdmDetCond4_2Byp_SHIFT      9
#define LCN40PHY_detcondbypass20_new_ofdmDetCond4_2Byp_MASK      (0x1 << LCN40PHY_detcondbypass20_new_ofdmDetCond4_2Byp_SHIFT)
#define LCN40PHY_detcondbypass20_new_dsssDetCond1_1Byp_SHIFT      10
#define LCN40PHY_detcondbypass20_new_dsssDetCond1_1Byp_MASK      (0x1 << LCN40PHY_detcondbypass20_new_dsssDetCond1_1Byp_SHIFT)
#define LCN40PHY_detcondbypass20_new_dsssDetCond1_2Byp_SHIFT      11
#define LCN40PHY_detcondbypass20_new_dsssDetCond1_2Byp_MASK      (0x1 << LCN40PHY_detcondbypass20_new_dsssDetCond1_2Byp_SHIFT)
#define LCN40PHY_detcondbypass20_new_dsssDetCond2_1Byp_SHIFT      12
#define LCN40PHY_detcondbypass20_new_dsssDetCond2_1Byp_MASK      (0x1 << LCN40PHY_detcondbypass20_new_dsssDetCond2_1Byp_SHIFT)
#define LCN40PHY_detcondbypass20_new_dsssDetCond2_2Byp_SHIFT      13
#define LCN40PHY_detcondbypass20_new_dsssDetCond2_2Byp_MASK      (0x1 << LCN40PHY_detcondbypass20_new_dsssDetCond2_2Byp_SHIFT)
#define LCN40PHY_detcondbypass20_new_dsssDetCond3_1Byp_SHIFT      14
#define LCN40PHY_detcondbypass20_new_dsssDetCond3_1Byp_MASK      (0x1 << LCN40PHY_detcondbypass20_new_dsssDetCond3_1Byp_SHIFT)
#define LCN40PHY_detcondbypass20_new_dsssDetCond3_2Byp_SHIFT      15
#define LCN40PHY_detcondbypass20_new_dsssDetCond3_2Byp_MASK      (0x1 << LCN40PHY_detcondbypass20_new_dsssDetCond3_2Byp_SHIFT)

/* Bits in LCN40PHY_detcondbypass40_new */
#define LCN40PHY_detcondbypass40_new_StblSigCondByp_SHIFT      0
#define LCN40PHY_detcondbypass40_new_StblSigCondByp_MASK      (0x1 << LCN40PHY_detcondbypass40_new_StblSigCondByp_SHIFT)
#define LCN40PHY_detcondbypass40_new_ofdmDetCond1Byp_SHIFT      1
#define LCN40PHY_detcondbypass40_new_ofdmDetCond1Byp_MASK      (0x1 << LCN40PHY_detcondbypass40_new_ofdmDetCond1Byp_SHIFT)
#define LCN40PHY_detcondbypass40_new_ofdmDetCond2_1_1Byp_SHIFT      2
#define LCN40PHY_detcondbypass40_new_ofdmDetCond2_1_1Byp_MASK      (0x1 << LCN40PHY_detcondbypass40_new_ofdmDetCond2_1_1Byp_SHIFT)
#define LCN40PHY_detcondbypass40_new_ofdmDetCond2_1_2Byp_SHIFT      3
#define LCN40PHY_detcondbypass40_new_ofdmDetCond2_1_2Byp_MASK      (0x1 << LCN40PHY_detcondbypass40_new_ofdmDetCond2_1_2Byp_SHIFT)
#define LCN40PHY_detcondbypass40_new_ofdmDetCond2_1_3Byp_SHIFT      4
#define LCN40PHY_detcondbypass40_new_ofdmDetCond2_1_3Byp_MASK      (0x1 << LCN40PHY_detcondbypass40_new_ofdmDetCond2_1_3Byp_SHIFT)
#define LCN40PHY_detcondbypass40_new_ofdmDetCond2_2Byp_SHIFT      5
#define LCN40PHY_detcondbypass40_new_ofdmDetCond2_2Byp_MASK      (0x1 << LCN40PHY_detcondbypass40_new_ofdmDetCond2_2Byp_SHIFT)
#define LCN40PHY_detcondbypass40_new_ofdmDetCond3_1Byp_SHIFT      6
#define LCN40PHY_detcondbypass40_new_ofdmDetCond3_1Byp_MASK      (0x1 << LCN40PHY_detcondbypass40_new_ofdmDetCond3_1Byp_SHIFT)
#define LCN40PHY_detcondbypass40_new_ofdmDetCond3_2Byp_SHIFT      7
#define LCN40PHY_detcondbypass40_new_ofdmDetCond3_2Byp_MASK      (0x1 << LCN40PHY_detcondbypass40_new_ofdmDetCond3_2Byp_SHIFT)
#define LCN40PHY_detcondbypass40_new_ofdmDetCond4_1Byp_SHIFT      8
#define LCN40PHY_detcondbypass40_new_ofdmDetCond4_1Byp_MASK      (0x1 << LCN40PHY_detcondbypass40_new_ofdmDetCond4_1Byp_SHIFT)
#define LCN40PHY_detcondbypass40_new_ofdmDetCond4_2Byp_SHIFT      9
#define LCN40PHY_detcondbypass40_new_ofdmDetCond4_2Byp_MASK      (0x1 << LCN40PHY_detcondbypass40_new_ofdmDetCond4_2Byp_SHIFT)
#define LCN40PHY_detcondbypass40_new_dsssDetCond1_1Byp_SHIFT      10
#define LCN40PHY_detcondbypass40_new_dsssDetCond1_1Byp_MASK      (0x1 << LCN40PHY_detcondbypass40_new_dsssDetCond1_1Byp_SHIFT)
#define LCN40PHY_detcondbypass40_new_dsssDetCond1_2Byp_SHIFT      11
#define LCN40PHY_detcondbypass40_new_dsssDetCond1_2Byp_MASK      (0x1 << LCN40PHY_detcondbypass40_new_dsssDetCond1_2Byp_SHIFT)
#define LCN40PHY_detcondbypass40_new_dsssDetCond2_1Byp_SHIFT      12
#define LCN40PHY_detcondbypass40_new_dsssDetCond2_1Byp_MASK      (0x1 << LCN40PHY_detcondbypass40_new_dsssDetCond2_1Byp_SHIFT)
#define LCN40PHY_detcondbypass40_new_dsssDetCond2_2Byp_SHIFT      13
#define LCN40PHY_detcondbypass40_new_dsssDetCond2_2Byp_MASK      (0x1 << LCN40PHY_detcondbypass40_new_dsssDetCond2_2Byp_SHIFT)
#define LCN40PHY_detcondbypass40_new_dsssDetCond3_1Byp_SHIFT      14
#define LCN40PHY_detcondbypass40_new_dsssDetCond3_1Byp_MASK      (0x1 << LCN40PHY_detcondbypass40_new_dsssDetCond3_1Byp_SHIFT)
#define LCN40PHY_detcondbypass40_new_dsssDetCond3_2Byp_SHIFT      15
#define LCN40PHY_detcondbypass40_new_dsssDetCond3_2Byp_MASK      (0x1 << LCN40PHY_detcondbypass40_new_dsssDetCond3_2Byp_SHIFT)

/* Bits in LCN40PHY_htAgcBkOff_40_new */
#define LCN40PHY_htAgcBkOff_40_new_hsnrOFiltStepMult_SHIFT      0
#define LCN40PHY_htAgcBkOff_40_new_hsnrOFiltStepMult_MASK      (0xff << LCN40PHY_htAgcBkOff_40_new_hsnrOFiltStepMult_SHIFT)
#define LCN40PHY_htAgcBkOff_40_new_hsnrOFiltStepShft_SHIFT      8
#define LCN40PHY_htAgcBkOff_40_new_hsnrOFiltStepShft_MASK      (0xff << LCN40PHY_htAgcBkOff_40_new_hsnrOFiltStepShft_SHIFT)

/* Bits in LCN40PHY_htAgcLowSNR_new */
#define LCN40PHY_htAgcLowSNR_new_lsnrMetrThreshScale_SHIFT      0
#define LCN40PHY_htAgcLowSNR_new_lsnrMetrThreshScale_MASK      (0xff << LCN40PHY_htAgcLowSNR_new_lsnrMetrThreshScale_SHIFT)
#define LCN40PHY_htAgcLowSNR_new_lsnrMetrSmoothingEn_SHIFT      8
#define LCN40PHY_htAgcLowSNR_new_lsnrMetrSmoothingEn_MASK      (0x1 << LCN40PHY_htAgcLowSNR_new_lsnrMetrSmoothingEn_SHIFT)
#define LCN40PHY_htAgcLowSNR_new_lsnrMetrThreshEn_SHIFT      9
#define LCN40PHY_htAgcLowSNR_new_lsnrMetrThreshEn_MASK      (0x1 << LCN40PHY_htAgcLowSNR_new_lsnrMetrThreshEn_SHIFT)
#define LCN40PHY_htAgcLowSNR_new_newdetCond_SHIFT      10
#define LCN40PHY_htAgcLowSNR_new_newdetCond_MASK      (0x1 << LCN40PHY_htAgcLowSNR_new_newdetCond_SHIFT)
#define LCN40PHY_htAgcLowSNR_new_condtnlDetOverRide40_SHIFT      12
#define LCN40PHY_htAgcLowSNR_new_condtnlDetOverRide40_MASK      (0x1 << LCN40PHY_htAgcLowSNR_new_condtnlDetOverRide40_SHIFT)

/* Bits in LCN40PHY_GainStableThr_new */
#define LCN40PHY_GainStableThr_new_crsgainstablethr20_SHIFT      0
#define LCN40PHY_GainStableThr_new_crsgainstablethr20_MASK      (0xff << LCN40PHY_GainStableThr_new_crsgainstablethr20_SHIFT)
#define LCN40PHY_GainStableThr_new_crsgainstablethr40_SHIFT      8
#define LCN40PHY_GainStableThr_new_crsgainstablethr40_MASK      (0xff << LCN40PHY_GainStableThr_new_crsgainstablethr40_SHIFT)

/* Bits in LCN40PHY_SignalBlockConfigTable_new */
#define LCN40PHY_SignalBlockConfigTable_new_crssignalblock_SHIFT      0
#define LCN40PHY_SignalBlockConfigTable_new_crssignalblock_MASK      (0xf << LCN40PHY_SignalBlockConfigTable_new_crssignalblock_SHIFT)
#define LCN40PHY_SignalBlockConfigTable_new_crssignalblock_tf_20U_SHIFT      4
#define LCN40PHY_SignalBlockConfigTable_new_crssignalblock_tf_20U_MASK      (0x7 << LCN40PHY_SignalBlockConfigTable_new_crssignalblock_tf_20U_SHIFT)
#define LCN40PHY_SignalBlockConfigTable_new_crssignalblock_tf_20L_SHIFT      7
#define LCN40PHY_SignalBlockConfigTable_new_crssignalblock_tf_20L_MASK      (0x7 << LCN40PHY_SignalBlockConfigTable_new_crssignalblock_tf_20L_SHIFT)
#define LCN40PHY_SignalBlockConfigTable_new_crssignalblock_tf_counter_SHIFT      10
#define LCN40PHY_SignalBlockConfigTable_new_crssignalblock_tf_counter_MASK      (0x7 << LCN40PHY_SignalBlockConfigTable_new_crssignalblock_tf_counter_SHIFT)
#define LCN40PHY_SignalBlockConfigTable_new_crssignalblock_aci_value_SHIFT      13
#define LCN40PHY_SignalBlockConfigTable_new_crssignalblock_aci_value_MASK      (0x7 << LCN40PHY_SignalBlockConfigTable_new_crssignalblock_aci_value_SHIFT)

/* Bits in LCN40PHY_SignalBlockConfigTable2_new */
#define LCN40PHY_SignalBlockConfigTable2_new_crssignalblk_noi_pwr_SHIFT      0
#define LCN40PHY_SignalBlockConfigTable2_new_crssignalblk_noi_pwr_MASK      (0xff << LCN40PHY_SignalBlockConfigTable2_new_crssignalblk_noi_pwr_SHIFT)
#define LCN40PHY_SignalBlockConfigTable2_new_crssignalblk_noi_pwr_40mhz_SHIFT      8
#define LCN40PHY_SignalBlockConfigTable2_new_crssignalblk_noi_pwr_40mhz_MASK      (0xff << LCN40PHY_SignalBlockConfigTable2_new_crssignalblk_noi_pwr_40mhz_SHIFT)

/* Bits in LCN40PHY_SignalBlockConfigTable3_new */
#define LCN40PHY_SignalBlockConfigTable3_new_crssignalblk_gm_SHIFT      0
#define LCN40PHY_SignalBlockConfigTable3_new_crssignalblk_gm_MASK      (0x3f << LCN40PHY_SignalBlockConfigTable3_new_crssignalblk_gm_SHIFT)
#define LCN40PHY_SignalBlockConfigTable3_new_crssignalblk_gm_40mhz_SHIFT      6
#define LCN40PHY_SignalBlockConfigTable3_new_crssignalblk_gm_40mhz_MASK      (0x3f << LCN40PHY_SignalBlockConfigTable3_new_crssignalblk_gm_40mhz_SHIFT)

/* Bits in LCN40PHY_SignalBlockConfigTable4_new */
#define LCN40PHY_SignalBlockConfigTable4_new_crssignalblk_very_low_gain_40Mhz_SHIFT      0
#define LCN40PHY_SignalBlockConfigTable4_new_crssignalblk_very_low_gain_40Mhz_MASK      (0xff << LCN40PHY_SignalBlockConfigTable4_new_crssignalblk_very_low_gain_40Mhz_SHIFT)
#define LCN40PHY_SignalBlockConfigTable4_new_crssignalblk_data_mode_backoff_40Mhz_SHIFT      8
#define LCN40PHY_SignalBlockConfigTable4_new_crssignalblk_data_mode_backoff_40Mhz_MASK      (0x1 << LCN40PHY_SignalBlockConfigTable4_new_crssignalblk_data_mode_backoff_40Mhz_SHIFT)
#define LCN40PHY_SignalBlockConfigTable4_new_crslarge_gain_mismatch_thresh_40mhz_SHIFT      9
#define LCN40PHY_SignalBlockConfigTable4_new_crslarge_gain_mismatch_thresh_40mhz_MASK      (0x7 << LCN40PHY_SignalBlockConfigTable4_new_crslarge_gain_mismatch_thresh_40mhz_SHIFT)
#define LCN40PHY_SignalBlockConfigTable4_new_crssignalblk_eight_samp_fast_pwr_logic_40_SHIFT      12
#define LCN40PHY_SignalBlockConfigTable4_new_crssignalblk_eight_samp_fast_pwr_logic_40_MASK      (0x1 << LCN40PHY_SignalBlockConfigTable4_new_crssignalblk_eight_samp_fast_pwr_logic_40_SHIFT)

/* Bits in LCN40PHY_SignalBlockConfigTable5_new */
#define LCN40PHY_SignalBlockConfigTable5_new_crsignalblk_low_pwr_mismatch_thresh_40mhz_SHIFT      0
#define LCN40PHY_SignalBlockConfigTable5_new_crsignalblk_low_pwr_mismatch_thresh_40mhz_MASK      (0x1f << LCN40PHY_SignalBlockConfigTable5_new_crsignalblk_low_pwr_mismatch_thresh_40mhz_SHIFT)
#define LCN40PHY_SignalBlockConfigTable5_new_crssignalblk_input_pwr_offset_db_40mhz_SHIFT      5
#define LCN40PHY_SignalBlockConfigTable5_new_crssignalblk_input_pwr_offset_db_40mhz_MASK      (0xff << LCN40PHY_SignalBlockConfigTable5_new_crssignalblk_input_pwr_offset_db_40mhz_SHIFT)

/* Bits in LCN40PHY_SignalBlockConfigTable6_new */
#define LCN40PHY_SignalBlockConfigTable6_new_crssignalblk_input_pwr_offset_db_SHIFT      0
#define LCN40PHY_SignalBlockConfigTable6_new_crssignalblk_input_pwr_offset_db_MASK      (0xff << LCN40PHY_SignalBlockConfigTable6_new_crssignalblk_input_pwr_offset_db_SHIFT)
#define LCN40PHY_SignalBlockConfigTable6_new_crsclassfyblk_iqpwr_based_SHIFT      8
#define LCN40PHY_SignalBlockConfigTable6_new_crsclassfyblk_iqpwr_based_MASK      (0x1 << LCN40PHY_SignalBlockConfigTable6_new_crsclassfyblk_iqpwr_based_SHIFT)
#define LCN40PHY_SignalBlockConfigTable6_new_crsclassfyblk_bw_hacked_SHIFT      9
#define LCN40PHY_SignalBlockConfigTable6_new_crsclassfyblk_bw_hacked_MASK      (0x3 << LCN40PHY_SignalBlockConfigTable6_new_crsclassfyblk_bw_hacked_SHIFT)
#define LCN40PHY_SignalBlockConfigTable6_new_crsclassfyblk_hacked_Bw_decision_SHIFT      11
#define LCN40PHY_SignalBlockConfigTable6_new_crsclassfyblk_hacked_Bw_decision_MASK      (0x1 << LCN40PHY_SignalBlockConfigTable6_new_crsclassfyblk_hacked_Bw_decision_SHIFT)
#define LCN40PHY_SignalBlockConfigTable6_new_crsclassfyblk_log10_thresh_SHIFT      12
#define LCN40PHY_SignalBlockConfigTable6_new_crsclassfyblk_log10_thresh_MASK      (0x7 << LCN40PHY_SignalBlockConfigTable6_new_crsclassfyblk_log10_thresh_SHIFT)

/* Bits in LCN40PHY_ClassfyblkConfigTable7_new */
#define LCN40PHY_ClassfyblkConfigTable7_new_crsclassfyblk_low_snr_log_thresh_SHIFT      0
#define LCN40PHY_ClassfyblkConfigTable7_new_crsclassfyblk_low_snr_log_thresh_MASK      (0x1f << LCN40PHY_ClassfyblkConfigTable7_new_crsclassfyblk_low_snr_log_thresh_SHIFT)
#define LCN40PHY_ClassfyblkConfigTable7_new_crsclassfyblk_hight_snr_log_thresh_SHIFT      5
#define LCN40PHY_ClassfyblkConfigTable7_new_crsclassfyblk_hight_snr_log_thresh_MASK      (0x1f << LCN40PHY_ClassfyblkConfigTable7_new_crsclassfyblk_hight_snr_log_thresh_SHIFT)

/* Bits in LCN40PHY_ClassfyblkConfigTable8_new */
#define LCN40PHY_ClassfyblkConfigTable8_new_crsclassfyblk_classfy_thresh_gain_SHIFT      0
#define LCN40PHY_ClassfyblkConfigTable8_new_crsclassfyblk_classfy_thresh_gain_MASK      (0xff << LCN40PHY_ClassfyblkConfigTable8_new_crsclassfyblk_classfy_thresh_gain_SHIFT)
#define LCN40PHY_ClassfyblkConfigTable8_new_crsclassfyblkc_adj_dc_SHIFT      8
#define LCN40PHY_ClassfyblkConfigTable8_new_crsclassfyblkc_adj_dc_MASK      (0x1 << LCN40PHY_ClassfyblkConfigTable8_new_crsclassfyblkc_adj_dc_SHIFT)

/* Bits in LCN40PHY_CFOblkConfig */
#define LCN40PHY_CFOblkConfig_c_crs_fine_freq_est_en_40mhz_SHIFT      0
#define LCN40PHY_CFOblkConfig_c_crs_fine_freq_est_en_40mhz_MASK      (0x1 << LCN40PHY_CFOblkConfig_c_crs_fine_freq_est_en_40mhz_SHIFT)
#define LCN40PHY_CFOblkConfig_c_crs_cfo_update_en_40mhz_SHIFT      1
#define LCN40PHY_CFOblkConfig_c_crs_cfo_update_en_40mhz_MASK      (0x1 << LCN40PHY_CFOblkConfig_c_crs_cfo_update_en_40mhz_SHIFT)
#define LCN40PHY_CFOblkConfig_c_crs_cfo_calc_en_40mhz_SHIFT      2
#define LCN40PHY_CFOblkConfig_c_crs_cfo_calc_en_40mhz_MASK      (0x1 << LCN40PHY_CFOblkConfig_c_crs_cfo_calc_en_40mhz_SHIFT)
#define LCN40PHY_CFOblkConfig_signalblk_det_thresh_ofdm_40_SHIFT      3
#define LCN40PHY_CFOblkConfig_signalblk_det_thresh_ofdm_40_MASK      (0xff << LCN40PHY_CFOblkConfig_signalblk_det_thresh_ofdm_40_SHIFT)

/* Bits in LCN40PHY_SignalBlock_edet1 */
#define LCN40PHY_SignalBlock_edet1_signalblk_det_thresh_ofdm_SHIFT      0
#define LCN40PHY_SignalBlock_edet1_signalblk_det_thresh_ofdm_MASK      (0xff << LCN40PHY_SignalBlock_edet1_signalblk_det_thresh_ofdm_SHIFT)
#define LCN40PHY_SignalBlock_edet1_signalblk_det_thresh_dsss_SHIFT      8
#define LCN40PHY_SignalBlock_edet1_signalblk_det_thresh_dsss_MASK      (0xff << LCN40PHY_SignalBlock_edet1_signalblk_det_thresh_dsss_SHIFT)

/* Bits in LCN40PHY_ClipDetector */
#define LCN40PHY_ClipDetector_clip_delay_count_SHIFT      0
#define LCN40PHY_ClipDetector_clip_delay_count_MASK      (0xf << LCN40PHY_ClipDetector_clip_delay_count_SHIFT)
#define LCN40PHY_ClipDetector_Clip_detecotr_thresh_SHIFT      4
#define LCN40PHY_ClipDetector_Clip_detecotr_thresh_MASK      (0xff << LCN40PHY_ClipDetector_Clip_detecotr_thresh_SHIFT)

/* Bits in LCN40PHY_OfdmFineSTR_config */
#define LCN40PHY_OfdmFineSTR_config_LowMetricThreshEnHi_SHIFT      0
#define LCN40PHY_OfdmFineSTR_config_LowMetricThreshEnHi_MASK      (0x1 << LCN40PHY_OfdmFineSTR_config_LowMetricThreshEnHi_SHIFT)
#define LCN40PHY_OfdmFineSTR_config_LowSnrMetricScaleftrHi_SHIFT      1
#define LCN40PHY_OfdmFineSTR_config_LowSnrMetricScaleftrHi_MASK      (0xff << LCN40PHY_OfdmFineSTR_config_LowSnrMetricScaleftrHi_SHIFT)
#define LCN40PHY_OfdmFineSTR_config_LowSnrMetricSmoothEnHi_SHIFT      9
#define LCN40PHY_OfdmFineSTR_config_LowSnrMetricSmoothEnHi_MASK      (0x1 << LCN40PHY_OfdmFineSTR_config_LowSnrMetricSmoothEnHi_SHIFT)
#define LCN40PHY_OfdmFineSTR_config_LowSnrMetricThreshEnMed_SHIFT      10
#define LCN40PHY_OfdmFineSTR_config_LowSnrMetricThreshEnMed_MASK      (0x1 << LCN40PHY_OfdmFineSTR_config_LowSnrMetricThreshEnMed_SHIFT)
#define LCN40PHY_OfdmFineSTR_config_LowSnrMetricSmoothEnMed_SHIFT      11
#define LCN40PHY_OfdmFineSTR_config_LowSnrMetricSmoothEnMed_MASK      (0x1 << LCN40PHY_OfdmFineSTR_config_LowSnrMetricSmoothEnMed_SHIFT)
#define LCN40PHY_OfdmFineSTR_config_LowSnrMetricThreshEnlo_SHIFT      12
#define LCN40PHY_OfdmFineSTR_config_LowSnrMetricThreshEnlo_MASK      (0x1 << LCN40PHY_OfdmFineSTR_config_LowSnrMetricThreshEnlo_SHIFT)
#define LCN40PHY_OfdmFineSTR_config_LowSnrMetricSmoothEnlo_SHIFT      13
#define LCN40PHY_OfdmFineSTR_config_LowSnrMetricSmoothEnlo_MASK      (0x1 << LCN40PHY_OfdmFineSTR_config_LowSnrMetricSmoothEnlo_SHIFT)

/* Bits in LCN40PHY_OfdmFineSTR_config2 */
#define LCN40PHY_OfdmFineSTR_config2_LowSnrMetricThreshSclEn_SHIFT      0
#define LCN40PHY_OfdmFineSTR_config2_LowSnrMetricThreshSclEn_MASK      (0xff << LCN40PHY_OfdmFineSTR_config2_LowSnrMetricThreshSclEn_SHIFT)
#define LCN40PHY_OfdmFineSTR_config2_LowSnrMetricThreshSclLo_SHIFT      8
#define LCN40PHY_OfdmFineSTR_config2_LowSnrMetricThreshSclLo_MASK      (0xff << LCN40PHY_OfdmFineSTR_config2_LowSnrMetricThreshSclLo_SHIFT)

/* Bits in LCN40PHY_OfdmFineSTR_config3 */
#define LCN40PHY_OfdmFineSTR_config3_OfdmFilterMedToLoGainDiff_SHIFT      0
#define LCN40PHY_OfdmFineSTR_config3_OfdmFilterMedToLoGainDiff_MASK      (0xff << LCN40PHY_OfdmFineSTR_config3_OfdmFilterMedToLoGainDiff_SHIFT)

/* Bits in LCN40PHY_CrsNapLogicConfig_0_0 */
#define LCN40PHY_CrsNapLogicConfig_0_0_stage_detect_thresh_0_0_SHIFT      0
#define LCN40PHY_CrsNapLogicConfig_0_0_stage_detect_thresh_0_0_MASK      (0xffff << LCN40PHY_CrsNapLogicConfig_0_0_stage_detect_thresh_0_0_SHIFT)

/* Bits in LCN40PHY_CrsNapLogicConfig_0_1 */
#define LCN40PHY_CrsNapLogicConfig_0_1_stage_detect_thresh_0_1_SHIFT      0
#define LCN40PHY_CrsNapLogicConfig_0_1_stage_detect_thresh_0_1_MASK      (0xffff << LCN40PHY_CrsNapLogicConfig_0_1_stage_detect_thresh_0_1_SHIFT)

/* Bits in LCN40PHY_CrsNapLogicConfig_0_2 */
#define LCN40PHY_CrsNapLogicConfig_0_2_stage_detect_thresh_0_2_SHIFT      0
#define LCN40PHY_CrsNapLogicConfig_0_2_stage_detect_thresh_0_2_MASK      (0xffff << LCN40PHY_CrsNapLogicConfig_0_2_stage_detect_thresh_0_2_SHIFT)

/* Bits in LCN40PHY_CrsNapLogicConfig_0_3 */
#define LCN40PHY_CrsNapLogicConfig_0_3_stage_detect_thresh_0_3_SHIFT      0
#define LCN40PHY_CrsNapLogicConfig_0_3_stage_detect_thresh_0_3_MASK      (0xffff << LCN40PHY_CrsNapLogicConfig_0_3_stage_detect_thresh_0_3_SHIFT)

/* Bits in LCN40PHY_CrsNapLogicConfig_0_4 */
#define LCN40PHY_CrsNapLogicConfig_0_4_stage_detect_thresh_0_4_SHIFT      0
#define LCN40PHY_CrsNapLogicConfig_0_4_stage_detect_thresh_0_4_MASK      (0xffff << LCN40PHY_CrsNapLogicConfig_0_4_stage_detect_thresh_0_4_SHIFT)

/* Bits in LCN40PHY_CrsNapLogicConfig_1_0 */
#define LCN40PHY_CrsNapLogicConfig_1_0_stage_detect_thresh_1_0_SHIFT      0
#define LCN40PHY_CrsNapLogicConfig_1_0_stage_detect_thresh_1_0_MASK      (0xffff << LCN40PHY_CrsNapLogicConfig_1_0_stage_detect_thresh_1_0_SHIFT)

/* Bits in LCN40PHY_CrsNapLogicConfig_1_1 */
#define LCN40PHY_CrsNapLogicConfig_1_1_stage_detect_thresh_1_1_SHIFT      0
#define LCN40PHY_CrsNapLogicConfig_1_1_stage_detect_thresh_1_1_MASK      (0xffff << LCN40PHY_CrsNapLogicConfig_1_1_stage_detect_thresh_1_1_SHIFT)

/* Bits in LCN40PHY_CrsNapLogicConfig_1_2 */
#define LCN40PHY_CrsNapLogicConfig_1_2_stage_detect_thresh_1_2_SHIFT      0
#define LCN40PHY_CrsNapLogicConfig_1_2_stage_detect_thresh_1_2_MASK      (0xffff << LCN40PHY_CrsNapLogicConfig_1_2_stage_detect_thresh_1_2_SHIFT)

/* Bits in LCN40PHY_CrsNapLogicConfig_1_3 */
#define LCN40PHY_CrsNapLogicConfig_1_3_stage_detect_thresh_1_3_SHIFT      0
#define LCN40PHY_CrsNapLogicConfig_1_3_stage_detect_thresh_1_3_MASK      (0xffff << LCN40PHY_CrsNapLogicConfig_1_3_stage_detect_thresh_1_3_SHIFT)

/* Bits in LCN40PHY_CrsNapLogicConfig_1_4 */
#define LCN40PHY_CrsNapLogicConfig_1_4_stage_detect_thresh_1_4_SHIFT      0
#define LCN40PHY_CrsNapLogicConfig_1_4_stage_detect_thresh_1_4_MASK      (0xffff << LCN40PHY_CrsNapLogicConfig_1_4_stage_detect_thresh_1_4_SHIFT)

/* Bits in LCN40PHY_CrsNapLogicConfig_0_0_hi1 */
#define LCN40PHY_CrsNapLogicConfig_0_0_hi1_stage_detect_thresh_0_0_hi_SHIFT      0
#define LCN40PHY_CrsNapLogicConfig_0_0_hi1_stage_detect_thresh_0_0_hi_MASK      (0xff << LCN40PHY_CrsNapLogicConfig_0_0_hi1_stage_detect_thresh_0_0_hi_SHIFT)
#define LCN40PHY_CrsNapLogicConfig_0_0_hi1_stage_detect_thresh_0_1_hi_SHIFT      8
#define LCN40PHY_CrsNapLogicConfig_0_0_hi1_stage_detect_thresh_0_1_hi_MASK      (0xff << LCN40PHY_CrsNapLogicConfig_0_0_hi1_stage_detect_thresh_0_1_hi_SHIFT)

/* Bits in LCN40PHY_CrsNapLogicConfig_0_0_hi2 */
#define LCN40PHY_CrsNapLogicConfig_0_0_hi2_stage_detect_thresh_0_2_hi_SHIFT      0
#define LCN40PHY_CrsNapLogicConfig_0_0_hi2_stage_detect_thresh_0_2_hi_MASK      (0xff << LCN40PHY_CrsNapLogicConfig_0_0_hi2_stage_detect_thresh_0_2_hi_SHIFT)
#define LCN40PHY_CrsNapLogicConfig_0_0_hi2_stage_detect_thresh_0_3_hi_SHIFT      8
#define LCN40PHY_CrsNapLogicConfig_0_0_hi2_stage_detect_thresh_0_3_hi_MASK      (0xff << LCN40PHY_CrsNapLogicConfig_0_0_hi2_stage_detect_thresh_0_3_hi_SHIFT)

/* Bits in LCN40PHY_CrsNapLogicConfig_0_0_hi4 */
#define LCN40PHY_CrsNapLogicConfig_0_0_hi4_stage_detect_thresh_0_4_hi_SHIFT      0
#define LCN40PHY_CrsNapLogicConfig_0_0_hi4_stage_detect_thresh_0_4_hi_MASK      (0xff << LCN40PHY_CrsNapLogicConfig_0_0_hi4_stage_detect_thresh_0_4_hi_SHIFT)

/* Bits in LCN40PHY_CrsNapLogicConfig_1_0_hi1 */
#define LCN40PHY_CrsNapLogicConfig_1_0_hi1_stage_detect_thresh_1_0_hi_SHIFT      0
#define LCN40PHY_CrsNapLogicConfig_1_0_hi1_stage_detect_thresh_1_0_hi_MASK      (0xff << LCN40PHY_CrsNapLogicConfig_1_0_hi1_stage_detect_thresh_1_0_hi_SHIFT)
#define LCN40PHY_CrsNapLogicConfig_1_0_hi1_stage_detect_thresh_1_1_hi_SHIFT      8
#define LCN40PHY_CrsNapLogicConfig_1_0_hi1_stage_detect_thresh_1_1_hi_MASK      (0xff << LCN40PHY_CrsNapLogicConfig_1_0_hi1_stage_detect_thresh_1_1_hi_SHIFT)

/* Bits in LCN40PHY_CrsNapLogicConfig_1_0_hi2 */
#define LCN40PHY_CrsNapLogicConfig_1_0_hi2_stage_detect_thresh_1_2_hi_SHIFT      0
#define LCN40PHY_CrsNapLogicConfig_1_0_hi2_stage_detect_thresh_1_2_hi_MASK      (0xff << LCN40PHY_CrsNapLogicConfig_1_0_hi2_stage_detect_thresh_1_2_hi_SHIFT)
#define LCN40PHY_CrsNapLogicConfig_1_0_hi2_stage_detect_thresh_1_3_hi_SHIFT      8
#define LCN40PHY_CrsNapLogicConfig_1_0_hi2_stage_detect_thresh_1_3_hi_MASK      (0xff << LCN40PHY_CrsNapLogicConfig_1_0_hi2_stage_detect_thresh_1_3_hi_SHIFT)

/* Bits in LCN40PHY_CrsNapLogicConfig_1_0_hi4 */
#define LCN40PHY_CrsNapLogicConfig_1_0_hi4_stage_detect_thresh_1_4_hi_SHIFT      0
#define LCN40PHY_CrsNapLogicConfig_1_0_hi4_stage_detect_thresh_1_4_hi_MASK      (0xff << LCN40PHY_CrsNapLogicConfig_1_0_hi4_stage_detect_thresh_1_4_hi_SHIFT)
#define LCN40PHY_CrsNapLogicConfig_1_0_hi4_crs_nap_gain_db_SHIFT      8
#define LCN40PHY_CrsNapLogicConfig_1_0_hi4_crs_nap_gain_db_MASK      (0xff << LCN40PHY_CrsNapLogicConfig_1_0_hi4_crs_nap_gain_db_SHIFT)

/* Bits in LCN40PHY_crsSyncOffset */
#define LCN40PHY_crsSyncOffset_incSyncCnt20U_SHIFT      0
#define LCN40PHY_crsSyncOffset_incSyncCnt20U_MASK      (0xf << LCN40PHY_crsSyncOffset_incSyncCnt20U_SHIFT)
#define LCN40PHY_crsSyncOffset_incSyncCnt20L_SHIFT      4
#define LCN40PHY_crsSyncOffset_incSyncCnt20L_MASK      (0xf << LCN40PHY_crsSyncOffset_incSyncCnt20L_SHIFT)
#define LCN40PHY_crsSyncOffset_incSyncCnt40_SHIFT      8
#define LCN40PHY_crsSyncOffset_incSyncCnt40_MASK      (0xf << LCN40PHY_crsSyncOffset_incSyncCnt40_SHIFT)

/* Bits in LCN40PHY_lpGuard1 */
#define LCN40PHY_lpGuard1_lpGuardSmplCnt_SHIFT      0
#define LCN40PHY_lpGuard1_lpGuardSmplCnt_MASK      (0xff << LCN40PHY_lpGuard1_lpGuardSmplCnt_SHIFT)
#define LCN40PHY_lpGuard1_lpGuardSmplCnt40_SHIFT      8
#define LCN40PHY_lpGuard1_lpGuardSmplCnt40_MASK      (0xff << LCN40PHY_lpGuard1_lpGuardSmplCnt40_SHIFT)

/* Bits in LCN40PHY_lpGuard2 */
#define LCN40PHY_lpGuard2_lpGuardSmplCnt20U_SHIFT      0
#define LCN40PHY_lpGuard2_lpGuardSmplCnt20U_MASK      (0xff << LCN40PHY_lpGuard2_lpGuardSmplCnt20U_SHIFT)
#define LCN40PHY_lpGuard2_lpGuardSmplCnt20L_SHIFT      8
#define LCN40PHY_lpGuard2_lpGuardSmplCnt20L_MASK      (0xff << LCN40PHY_lpGuard2_lpGuardSmplCnt20L_SHIFT)

/* Bits in LCN40PHY_lpCtrLimit1 */
#define LCN40PHY_lpCtrLimit1_syncCtrLimitSmplCnt_SHIFT      0
#define LCN40PHY_lpCtrLimit1_syncCtrLimitSmplCnt_MASK      (0xff << LCN40PHY_lpCtrLimit1_syncCtrLimitSmplCnt_SHIFT)
#define LCN40PHY_lpCtrLimit1_syncCtrLimitSmplCnt40_SHIFT      8
#define LCN40PHY_lpCtrLimit1_syncCtrLimitSmplCnt40_MASK      (0xff << LCN40PHY_lpCtrLimit1_syncCtrLimitSmplCnt40_SHIFT)

/* Bits in LCN40PHY_lpCtrLimit2 */
#define LCN40PHY_lpCtrLimit2_syncCtrLimitSmplCnt20U_SHIFT      0
#define LCN40PHY_lpCtrLimit2_syncCtrLimitSmplCnt20U_MASK      (0xff << LCN40PHY_lpCtrLimit2_syncCtrLimitSmplCnt20U_SHIFT)
#define LCN40PHY_lpCtrLimit2_syncCtrLimitSmplCnt20L_SHIFT      8
#define LCN40PHY_lpCtrLimit2_syncCtrLimitSmplCnt20L_MASK      (0xff << LCN40PHY_lpCtrLimit2_syncCtrLimitSmplCnt20L_SHIFT)

/* Bits in LCN40PHY_FineStr_config1 */
#define LCN40PHY_FineStr_config1_FineStrNorSmoothing_SHIFT      10
#define LCN40PHY_FineStr_config1_FineStrNorSmoothing_MASK      (0x3f << LCN40PHY_FineStr_config1_FineStrNorSmoothing_SHIFT)

/* Bits in LCN40PHY_FineStr_config2 */
#define LCN40PHY_FineStr_config2_SgSmoothingWindwo_SHIFT      0
#define LCN40PHY_FineStr_config2_SgSmoothingWindwo_MASK      (0x3f << LCN40PHY_FineStr_config2_SgSmoothingWindwo_SHIFT)
#define LCN40PHY_FineStr_config2_FineStrEn_SHIFT      6
#define LCN40PHY_FineStr_config2_FineStrEn_MASK      (0x1 << LCN40PHY_FineStr_config2_FineStrEn_SHIFT)

/* Bits in LCN40PHY_FineStr_config3 */
#define LCN40PHY_FineStr_config3_FstrWaitCntrReg_SHIFT      0
#define LCN40PHY_FineStr_config3_FstrWaitCntrReg_MASK      (0x3ff << LCN40PHY_FineStr_config3_FstrWaitCntrReg_SHIFT)

/* Bits in LCN40PHY_FineStr_config4 */
#define LCN40PHY_FineStr_config4_FstrMinSearchLimitNo_SHIFT      0
#define LCN40PHY_FineStr_config4_FstrMinSearchLimitNo_MASK      (0x3ff << LCN40PHY_FineStr_config4_FstrMinSearchLimitNo_SHIFT)

/* Bits in LCN40PHY_FineStr_config5 */
#define LCN40PHY_FineStr_config5_FstrMinSearchLimitSg_SHIFT      0
#define LCN40PHY_FineStr_config5_FstrMinSearchLimitSg_MASK      (0x3ff << LCN40PHY_FineStr_config5_FstrMinSearchLimitSg_SHIFT)

/* Bits in LCN40PHY_FineStr_config6 */
#define LCN40PHY_FineStr_config6_FstrMinKept_20m_SHIFT      0
#define LCN40PHY_FineStr_config6_FstrMinKept_20m_MASK      (0x1f << LCN40PHY_FineStr_config6_FstrMinKept_20m_SHIFT)
#define LCN40PHY_FineStr_config6_FstrMinKept_40m_SHIFT      5
#define LCN40PHY_FineStr_config6_FstrMinKept_40m_MASK      (0x1f << LCN40PHY_FineStr_config6_FstrMinKept_40m_SHIFT)

/* Bits in LCN40PHY_FineStr_Status1 */
#define LCN40PHY_FineStr_Status1_FstrOffsetMax_SHIFT      0
#define LCN40PHY_FineStr_Status1_FstrOffsetMax_MASK      (0x3ff << LCN40PHY_FineStr_Status1_FstrOffsetMax_SHIFT)

/* Bits in LCN40PHY_FineStr_Status2 */
#define LCN40PHY_FineStr_Status2_FstrOffsetMaxSg_SHIFT      0
#define LCN40PHY_FineStr_Status2_FstrOffsetMaxSg_MASK      (0x3ff << LCN40PHY_FineStr_Status2_FstrOffsetMaxSg_SHIFT)

/* Bits in LCN40PHY_FineStr_Status3 */
#define LCN40PHY_FineStr_Status3_FstrOffsetMinNor_SHIFT      0
#define LCN40PHY_FineStr_Status3_FstrOffsetMinNor_MASK      (0x3ff << LCN40PHY_FineStr_Status3_FstrOffsetMinNor_SHIFT)

/* Bits in LCN40PHY_FineStr_Status4 */
#define LCN40PHY_FineStr_Status4_FstrOffsetMinSg_SHIFT      0
#define LCN40PHY_FineStr_Status4_FstrOffsetMinSg_MASK      (0x3ff << LCN40PHY_FineStr_Status4_FstrOffsetMinSg_SHIFT)

/* Bits in LCN40PHY_FineStr_Status5 */
#define LCN40PHY_FineStr_Status5_FstrMinAvgNor_SHIFT      0
#define LCN40PHY_FineStr_Status5_FstrMinAvgNor_MASK      (0x3ff << LCN40PHY_FineStr_Status5_FstrMinAvgNor_SHIFT)

/* Bits in LCN40PHY_FineStr_Status6 */
#define LCN40PHY_FineStr_Status6_FstrMinAvgSg_SHIFT      0
#define LCN40PHY_FineStr_Status6_FstrMinAvgSg_MASK      (0x3ff << LCN40PHY_FineStr_Status6_FstrMinAvgSg_SHIFT)

/* Bits in LCN40PHY_mfAcPwrMult20 */
#define LCN40PHY_mfAcPwrMult20_acPwrMult20U_SHIFT      8
#define LCN40PHY_mfAcPwrMult20_acPwrMult20U_MASK      (0xff << LCN40PHY_mfAcPwrMult20_acPwrMult20U_SHIFT)
#define LCN40PHY_mfAcPwrMult20_acPwrMult20L_SHIFT      0
#define LCN40PHY_mfAcPwrMult20_acPwrMult20L_MASK      (0xff << LCN40PHY_mfAcPwrMult20_acPwrMult20L_SHIFT)

/* Bits in LCN40PHY_mfAcPwrMult40 */
#define LCN40PHY_mfAcPwrMult40_acPwrMult40_SHIFT      8
#define LCN40PHY_mfAcPwrMult40_acPwrMult40_MASK      (0xff << LCN40PHY_mfAcPwrMult40_acPwrMult40_SHIFT)

/* Bits in LCN40PHY_SgiWinAdjOff401 */
#define LCN40PHY_SgiWinAdjOff401_SgiWinAdjOff1Grp_SHIFT      0
#define LCN40PHY_SgiWinAdjOff401_SgiWinAdjOff1Grp_MASK      (0xff << LCN40PHY_SgiWinAdjOff401_SgiWinAdjOff1Grp_SHIFT)
#define LCN40PHY_SgiWinAdjOff401_SgiWinAdjOff2Grp_SHIFT      8
#define LCN40PHY_SgiWinAdjOff401_SgiWinAdjOff2Grp_MASK      (0xff << LCN40PHY_SgiWinAdjOff401_SgiWinAdjOff2Grp_SHIFT)

/* Bits in LCN40PHY_SgiWinAdjOff402 */
#define LCN40PHY_SgiWinAdjOff402_SgiWinAdjOff3Grp_SHIFT      0
#define LCN40PHY_SgiWinAdjOff402_SgiWinAdjOff3Grp_MASK      (0xff << LCN40PHY_SgiWinAdjOff402_SgiWinAdjOff3Grp_SHIFT)
#define LCN40PHY_SgiWinAdjOff402_SgiWinAdjOff4Grp_SHIFT      8
#define LCN40PHY_SgiWinAdjOff402_SgiWinAdjOff4Grp_MASK      (0xff << LCN40PHY_SgiWinAdjOff402_SgiWinAdjOff4Grp_SHIFT)

/* Bits in LCN40PHY_SgiBaseWinAdjOff401 */
#define LCN40PHY_SgiBaseWinAdjOff401_SgiBaseWinAdjOff1Grp_SHIFT      0
#define LCN40PHY_SgiBaseWinAdjOff401_SgiBaseWinAdjOff1Grp_MASK      (0xf << LCN40PHY_SgiBaseWinAdjOff401_SgiBaseWinAdjOff1Grp_SHIFT)
#define LCN40PHY_SgiBaseWinAdjOff401_SgiBaseWinAdjOff2Grp_SHIFT      4
#define LCN40PHY_SgiBaseWinAdjOff401_SgiBaseWinAdjOff2Grp_MASK      (0xf << LCN40PHY_SgiBaseWinAdjOff401_SgiBaseWinAdjOff2Grp_SHIFT)
#define LCN40PHY_SgiBaseWinAdjOff401_SgiBaseWinAdjOff3Grp_SHIFT      8
#define LCN40PHY_SgiBaseWinAdjOff401_SgiBaseWinAdjOff3Grp_MASK      (0xf << LCN40PHY_SgiBaseWinAdjOff401_SgiBaseWinAdjOff3Grp_SHIFT)
#define LCN40PHY_SgiBaseWinAdjOff401_SgiBaseWinAdjOff4Grp_SHIFT      12
#define LCN40PHY_SgiBaseWinAdjOff401_SgiBaseWinAdjOff4Grp_MASK      (0xf << LCN40PHY_SgiBaseWinAdjOff401_SgiBaseWinAdjOff4Grp_SHIFT)

/* Bits in LCN40PHY_SgiWinAdjOff20U1 */
#define LCN40PHY_SgiWinAdjOff20U1_SgiWinAdjOff1Grp20U_SHIFT      0
#define LCN40PHY_SgiWinAdjOff20U1_SgiWinAdjOff1Grp20U_MASK      (0xff << LCN40PHY_SgiWinAdjOff20U1_SgiWinAdjOff1Grp20U_SHIFT)
#define LCN40PHY_SgiWinAdjOff20U1_SgiWinAdjOff2Grp20U_SHIFT      8
#define LCN40PHY_SgiWinAdjOff20U1_SgiWinAdjOff2Grp20U_MASK      (0xff << LCN40PHY_SgiWinAdjOff20U1_SgiWinAdjOff2Grp20U_SHIFT)

/* Bits in LCN40PHY_SgiWinAdjOff20U2 */
#define LCN40PHY_SgiWinAdjOff20U2_SgiWinAdjOff1Grp20U_SHIFT      0
#define LCN40PHY_SgiWinAdjOff20U2_SgiWinAdjOff1Grp20U_MASK      (0xff << LCN40PHY_SgiWinAdjOff20U2_SgiWinAdjOff1Grp20U_SHIFT)
#define LCN40PHY_SgiWinAdjOff20U2_SgiWinAdjOff2Grp20U_SHIFT      8
#define LCN40PHY_SgiWinAdjOff20U2_SgiWinAdjOff2Grp20U_MASK      (0xff << LCN40PHY_SgiWinAdjOff20U2_SgiWinAdjOff2Grp20U_SHIFT)

/* Bits in LCN40PHY_SgiBaseWinAdjOff20U1 */
#define LCN40PHY_SgiBaseWinAdjOff20U1_SgiBaseWinAdjOff1Grp20U_SHIFT      0
#define LCN40PHY_SgiBaseWinAdjOff20U1_SgiBaseWinAdjOff1Grp20U_MASK      (0xf << LCN40PHY_SgiBaseWinAdjOff20U1_SgiBaseWinAdjOff1Grp20U_SHIFT)
#define LCN40PHY_SgiBaseWinAdjOff20U1_SgiBaseWinAdjOff2Grp20U_SHIFT      4
#define LCN40PHY_SgiBaseWinAdjOff20U1_SgiBaseWinAdjOff2Grp20U_MASK      (0xf << LCN40PHY_SgiBaseWinAdjOff20U1_SgiBaseWinAdjOff2Grp20U_SHIFT)
#define LCN40PHY_SgiBaseWinAdjOff20U1_SgiBaseWinAdjOff3Grp20U_SHIFT      8
#define LCN40PHY_SgiBaseWinAdjOff20U1_SgiBaseWinAdjOff3Grp20U_MASK      (0xf << LCN40PHY_SgiBaseWinAdjOff20U1_SgiBaseWinAdjOff3Grp20U_SHIFT)
#define LCN40PHY_SgiBaseWinAdjOff20U1_SgiBaseWinAdjOff4Grp20U_SHIFT      12
#define LCN40PHY_SgiBaseWinAdjOff20U1_SgiBaseWinAdjOff4Grp20U_MASK      (0xf << LCN40PHY_SgiBaseWinAdjOff20U1_SgiBaseWinAdjOff4Grp20U_SHIFT)

/* Bits in LCN40PHY_SgiWinAdjOff20L1 */
#define LCN40PHY_SgiWinAdjOff20L1_SgiWinAdjOff1Grp20L_SHIFT      0
#define LCN40PHY_SgiWinAdjOff20L1_SgiWinAdjOff1Grp20L_MASK      (0xff << LCN40PHY_SgiWinAdjOff20L1_SgiWinAdjOff1Grp20L_SHIFT)
#define LCN40PHY_SgiWinAdjOff20L1_SgiWinAdjOff2Grp20L_SHIFT      8
#define LCN40PHY_SgiWinAdjOff20L1_SgiWinAdjOff2Grp20L_MASK      (0xff << LCN40PHY_SgiWinAdjOff20L1_SgiWinAdjOff2Grp20L_SHIFT)

/* Bits in LCN40PHY_SgiWinAdjOff20L2 */
#define LCN40PHY_SgiWinAdjOff20L2_SgiWinAdjOff1Grp20L_SHIFT      0
#define LCN40PHY_SgiWinAdjOff20L2_SgiWinAdjOff1Grp20L_MASK      (0xff << LCN40PHY_SgiWinAdjOff20L2_SgiWinAdjOff1Grp20L_SHIFT)
#define LCN40PHY_SgiWinAdjOff20L2_SgiWinAdjOff2Grp20L_SHIFT      8
#define LCN40PHY_SgiWinAdjOff20L2_SgiWinAdjOff2Grp20L_MASK      (0xff << LCN40PHY_SgiWinAdjOff20L2_SgiWinAdjOff2Grp20L_SHIFT)

/* Bits in LCN40PHY_SgiBaseWinAdjOff20L1 */
#define LCN40PHY_SgiBaseWinAdjOff20L1_SgiBaseWinAdjOff1Grp20L_SHIFT      0
#define LCN40PHY_SgiBaseWinAdjOff20L1_SgiBaseWinAdjOff1Grp20L_MASK      (0xf << LCN40PHY_SgiBaseWinAdjOff20L1_SgiBaseWinAdjOff1Grp20L_SHIFT)
#define LCN40PHY_SgiBaseWinAdjOff20L1_SgiBaseWinAdjOff2Grp20L_SHIFT      4
#define LCN40PHY_SgiBaseWinAdjOff20L1_SgiBaseWinAdjOff2Grp20L_MASK      (0xf << LCN40PHY_SgiBaseWinAdjOff20L1_SgiBaseWinAdjOff2Grp20L_SHIFT)
#define LCN40PHY_SgiBaseWinAdjOff20L1_SgiBaseWinAdjOff3Grp20L_SHIFT      8
#define LCN40PHY_SgiBaseWinAdjOff20L1_SgiBaseWinAdjOff3Grp20L_MASK      (0xf << LCN40PHY_SgiBaseWinAdjOff20L1_SgiBaseWinAdjOff3Grp20L_SHIFT)
#define LCN40PHY_SgiBaseWinAdjOff20L1_SgiBaseWinAdjOff4Grp20L_SHIFT      12
#define LCN40PHY_SgiBaseWinAdjOff20L1_SgiBaseWinAdjOff4Grp20L_MASK      (0xf << LCN40PHY_SgiBaseWinAdjOff20L1_SgiBaseWinAdjOff4Grp20L_SHIFT)

/* Bits in LCN40PHY_FineSTRConfigBundlen1 */
#define LCN40PHY_FineSTRConfigBundlen1_FineSTRConfigGrp1_SHIFT      0
#define LCN40PHY_FineSTRConfigBundlen1_FineSTRConfigGrp1_MASK      (0x3ff << LCN40PHY_FineSTRConfigBundlen1_FineSTRConfigGrp1_SHIFT)

/* Bits in LCN40PHY_FineSTRConfigBundlen2 */
#define LCN40PHY_FineSTRConfigBundlen2_FineSTRConfigGrp2_SHIFT      0
#define LCN40PHY_FineSTRConfigBundlen2_FineSTRConfigGrp2_MASK      (0x3ff << LCN40PHY_FineSTRConfigBundlen2_FineSTRConfigGrp2_SHIFT)

/* Bits in LCN40PHY_FineSTRConfigBundlen3 */
#define LCN40PHY_FineSTRConfigBundlen3_FineSTRConfigGrp3_SHIFT      0
#define LCN40PHY_FineSTRConfigBundlen3_FineSTRConfigGrp3_MASK      (0xffff << LCN40PHY_FineSTRConfigBundlen3_FineSTRConfigGrp3_SHIFT)

/* Bits in LCN40PHY_FineSTRConfigBundlen4 */
#define LCN40PHY_FineSTRConfigBundlen4_adv_range_control_SHIFT      8
#define LCN40PHY_FineSTRConfigBundlen4_adv_range_control_MASK      (0xff << LCN40PHY_FineSTRConfigBundlen4_adv_range_control_SHIFT)
#define LCN40PHY_FineSTRConfigBundlen4_ret_range_control_SHIFT      0
#define LCN40PHY_FineSTRConfigBundlen4_ret_range_control_MASK      (0xff << LCN40PHY_FineSTRConfigBundlen4_ret_range_control_SHIFT)

/* Bits in LCN40PHY_CrsOffThresholdDsss20ULBundle */
#define LCN40PHY_CrsOffThresholdDsss20ULBundle_CrsOffThresholdDsss20ULGrp_SHIFT      0
#define LCN40PHY_CrsOffThresholdDsss20ULBundle_CrsOffThresholdDsss20ULGrp_MASK      (0xff << LCN40PHY_CrsOffThresholdDsss20ULBundle_CrsOffThresholdDsss20ULGrp_SHIFT)

/* Bits in LCN40PHY_BphyIdleAfterPktRcvTimeOut40Bundle */
#define LCN40PHY_BphyIdleAfterPktRcvTimeOut40Bundle_BphyIdleAfterPktRcvTimeOut40Grp_SHIFT      0
#define LCN40PHY_BphyIdleAfterPktRcvTimeOut40Bundle_BphyIdleAfterPktRcvTimeOut40Grp_MASK      (0xff << LCN40PHY_BphyIdleAfterPktRcvTimeOut40Bundle_BphyIdleAfterPktRcvTimeOut40Grp_SHIFT)

/* Bits in LCN40PHY_crsMiscCtrl1_new */
#define LCN40PHY_crsMiscCtrl1_new_lp_adj_20L_SHIFT      0
#define LCN40PHY_crsMiscCtrl1_new_lp_adj_20L_MASK      (0xf << LCN40PHY_crsMiscCtrl1_new_lp_adj_20L_SHIFT)
#define LCN40PHY_crsMiscCtrl1_new_lp_adj_20U_SHIFT      4
#define LCN40PHY_crsMiscCtrl1_new_lp_adj_20U_MASK      (0xf << LCN40PHY_crsMiscCtrl1_new_lp_adj_20U_SHIFT)
#define LCN40PHY_crsMiscCtrl1_new_lp_adj_40mhz_SHIFT      8
#define LCN40PHY_crsMiscCtrl1_new_lp_adj_40mhz_MASK      (0x1f << LCN40PHY_crsMiscCtrl1_new_lp_adj_40mhz_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlIdleTssi2 */
#define LCN40PHY_TxPwrCtrlIdleTssi2_Nidletssi_delay_SHIFT      0
#define LCN40PHY_TxPwrCtrlIdleTssi2_Nidletssi_delay_MASK      (0x3ff << LCN40PHY_TxPwrCtrlIdleTssi2_Nidletssi_delay_SHIFT)
#define LCN40PHY_TxPwrCtrlIdleTssi2_Nidletssi_intg_log2_SHIFT      11
#define LCN40PHY_TxPwrCtrlIdleTssi2_Nidletssi_intg_log2_MASK      (0x7 << LCN40PHY_TxPwrCtrlIdleTssi2_Nidletssi_intg_log2_SHIFT)
#define LCN40PHY_TxPwrCtrlIdleTssi2_perPktIdleTssi_en_SHIFT      14
#define LCN40PHY_TxPwrCtrlIdleTssi2_perPktIdleTssi_en_MASK      (0x1 << LCN40PHY_TxPwrCtrlIdleTssi2_perPktIdleTssi_en_SHIFT)
#define LCN40PHY_TxPwrCtrlIdleTssi2_perPktIdleTssiUpdate_en_SHIFT      15
#define LCN40PHY_TxPwrCtrlIdleTssi2_perPktIdleTssiUpdate_en_MASK      (0x1 << LCN40PHY_TxPwrCtrlIdleTssi2_perPktIdleTssiUpdate_en_SHIFT)

/* Bits in LCN40PHY_TxPwrCtrlIdleTssi3 */
#define LCN40PHY_TxPwrCtrlIdleTssi3_Nidletssi_delay_cck_SHIFT      0
#define LCN40PHY_TxPwrCtrlIdleTssi3_Nidletssi_delay_cck_MASK      (0x3ff << LCN40PHY_TxPwrCtrlIdleTssi3_Nidletssi_delay_cck_SHIFT)

/* Bits in LCN40PHY_agcControl238 */
#define LCN40PHY_agcControl238_rssi_clip_gain_aci_9_SHIFT      0
#define LCN40PHY_agcControl238_rssi_clip_gain_aci_9_MASK      (0xff << LCN40PHY_agcControl238_rssi_clip_gain_aci_9_SHIFT)
#define LCN40PHY_agcControl238_rssi_clip_gain_aci_10_SHIFT     8
#define LCN40PHY_agcControl238_rssi_clip_gain_aci_10_MASK     (0xff << LCN40PHY_agcControl238_rssi_clip_gain_aci_10_SHIFT)

/* Bits in LCN40PHY_agcControl239 */
#define LCN40PHY_agcControl239_rssi_clip_gain_aci_11_SHIFT      0
#define LCN40PHY_agcControl239_rssi_clip_gain_aci_11_MASK      (0xf << LCN40PHY_agcControl239_rssi_clip_gain_aci_11_SHIFT)

/* Bits in LCN40PHY_agcContro240 */
#define LCN40PHY_agcContro240_rssi_clip_thresh_norm_10_SHIFT      0
#define LCN40PHY_agcContro240_rssi_clip_thresh_norm_10_MASK      (0x7f << LCN40PHY_agcContro240_rssi_clip_thresh_norm_10_SHIFT)
#define LCN40PHY_agcContro240_rssi_clip_thresh_norm_11_SHIFT      7
#define LCN40PHY_agcContro240_rssi_clip_thresh_norm_11_MASK      (0x7f << LCN40PHY_agcContro240_rssi_clip_thresh_norm_11_SHIFT)

/* Bits in LCN40PHY_agcContro243 */
#define LCN40PHY_agcContro243_rssi_clip_thresh_aci_9_SHIFT      0
#define LCN40PHY_agcContro243_rssi_clip_thresh_aci_9_MASK      (0x7f << LCN40PHY_agcContro243_rssi_clip_thresh_aci_9_SHIFT)
#define LCN40PHY_agcContro243_rssi_clip_thresh_aci_10_SHIFT     7
#define LCN40PHY_agcContro243_rssi_clip_thresh_aci_10_MASK     (0x7f << LCN40PHY_agcContro243_rssi_clip_thresh_aci_10_SHIFT)

/* Bits in LCN40PHY_agcContro244 */
#define LCN40PHY_agcContro244_rssi_clip_thresh_aci_11_SHIFT      0
#define LCN40PHY_agcContro244_rssi_clip_thresh_aci_11_MASK      (0x7f << LCN40PHY_agcContro244_rssi_clip_thresh_aci_11_SHIFT)

/* Bits in LCN40PHY_agcContro245 */
#define LCN40PHY_agcContro245_rssi_clip_gain_norm_9_SHIFT      0
#define LCN40PHY_agcContro245_rssi_clip_gain_norm_9_MASK      (0xff << LCN40PHY_agcContro245_rssi_clip_gain_norm_9_SHIFT)
#define LCN40PHY_agcContro245_rssi_clip_gain_norm_10_SHIFT      8
#define LCN40PHY_agcContro245_rssi_clip_gain_norm_10_MASK      (0xff << LCN40PHY_agcContro245_rssi_clip_gain_norm_10_SHIFT)

/* Bits in LCN40PHY_agcContro246 */
#define LCN40PHY_agcContro246_rssi_clip_gain_norm_11_SHIFT      0
#define LCN40PHY_agcContro246_rssi_clip_gain_norm_11_MASK      (0xff << LCN40PHY_agcContro246_rssi_clip_gain_norm_11_SHIFT)

/* Bits in LCN40PHY_aciContro1 */
#define LCN40PHY_aciContro1_aci_detect_grp_wp_nor_SHIFT      0
#define LCN40PHY_aciContro1_aci_detect_grp_wp_nor_MASK      (0xffff << LCN40PHY_aciContro1_aci_detect_grp_wp_nor_SHIFT)

/* Bits in LCN40PHY_aciContro2 */
#define LCN40PHY_aciContro2_aci_detect_grp_wp_aci_SHIFT      0
#define LCN40PHY_aciContro2_aci_detect_grp_wp_aci_MASK      (0xffff << LCN40PHY_aciContro2_aci_detect_grp_wp_aci_SHIFT)

/* Bits in LCN40PHY_aciContro3 */
#define LCN40PHY_aciContro3_aci_detect_grp_ws_nor_SHIFT      0
#define LCN40PHY_aciContro3_aci_detect_grp_ws_nor_MASK      (0xf << LCN40PHY_aciContro3_aci_detect_grp_ws_nor_SHIFT)

/* Bits in LCN40PHY_aciContro4 */
#define LCN40PHY_aciContro4_aci_detect_grp_ws_aci_SHIFT      4
#define LCN40PHY_aciContro4_aci_detect_grp_ws_aci_MASK      (0xf << LCN40PHY_aciContro4_aci_detect_grp_ws_aci_SHIFT)

/* Bits in LCN40PHY_aciContro5 */
#define LCN40PHY_aciContro5_aci_detect_grp_et_nor_SHIFT      0
#define LCN40PHY_aciContro5_aci_detect_grp_et_nor_MASK      (0xffff << LCN40PHY_aciContro5_aci_detect_grp_et_nor_SHIFT)

/* Bits in LCN40PHY_aciContro6 */
#define LCN40PHY_aciContro6_aci_detect_grp_et_aci_SHIFT      0
#define LCN40PHY_aciContro6_aci_detect_grp_et_aci_MASK      (0xffff << LCN40PHY_aciContro6_aci_detect_grp_et_aci_SHIFT)

/* Bits in LCN40PHY_aciContro7 */
#define LCN40PHY_aciContro7_aci_detect_grp_dt_nor_SHIFT      0
#define LCN40PHY_aciContro7_aci_detect_grp_dt_nor_MASK      (0xffff << LCN40PHY_aciContro7_aci_detect_grp_dt_nor_SHIFT)

/* Bits in LCN40PHY_aciContro8 */
#define LCN40PHY_aciContro8_aci_detect_grp_dt_aci_SHIFT      0
#define LCN40PHY_aciContro8_aci_detect_grp_dt_aci_MASK      (0xffff << LCN40PHY_aciContro8_aci_detect_grp_dt_aci_SHIFT)

/* Bits in LCN40PHY_aciContro9 */
#define LCN40PHY_aciContro9_aci_detect_grp_ci_nor_SHIFT      0
#define LCN40PHY_aciContro9_aci_detect_grp_ci_nor_MASK      (0xf << LCN40PHY_aciContro9_aci_detect_grp_ci_nor_SHIFT)
#define LCN40PHY_aciContro9_aci_detect_grp_ci_aci_SHIFT      4
#define LCN40PHY_aciContro9_aci_detect_grp_ci_aci_MASK      (0xf << LCN40PHY_aciContro9_aci_detect_grp_ci_aci_SHIFT)
#define LCN40PHY_aciContro9_aci_detect_aci_det_en_SHIFT      8
#define LCN40PHY_aciContro9_aci_detect_aci_det_en_MASK      (0x1 << LCN40PHY_aciContro9_aci_detect_aci_det_en_SHIFT)
#define LCN40PHY_aciContro9_aci_detect_aci_det_force_SHIFT   9
#define LCN40PHY_aciContro9_aci_detect_aci_det_force_MASK   (0x1 << LCN40PHY_aciContro9_aci_detect_aci_det_force_SHIFT)

/* Bits in LCN40PHY_CrsSyncCountBundle1 */
#define LCN40PHY_CrsSyncCountBundle1_CrsSyncCountlimit20_SHIFT      0
#define LCN40PHY_CrsSyncCountBundle1_CrsSyncCountlimit20_MASK      (0xff << LCN40PHY_CrsSyncCountBundle1_CrsSyncCountlimit20_SHIFT)
#define LCN40PHY_CrsSyncCountBundle1_CrsSyncCountlimit40_SHIFT      8
#define LCN40PHY_CrsSyncCountBundle1_CrsSyncCountlimit40_MASK      (0xff << LCN40PHY_CrsSyncCountBundle1_CrsSyncCountlimit40_SHIFT)
