{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759756301358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759756301361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  6 15:11:41 2025 " "Processing started: Mon Oct  6 15:11:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759756301361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1759756301361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off HelloOnPcbDe1Soc -c HelloOnPcbDe1Soc " "Command: quartus_eda --read_settings_files=off --write_settings_files=off HelloOnPcbDe1Soc -c HelloOnPcbDe1Soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1759756301361 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1759756301838 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1759756302190 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759756302190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  6 15:11:42 2025 " "Processing started: Mon Oct  6 15:11:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759756302190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1759756302190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda -t c:/intelfpga/23.1lite/quartus/common/tcl/internal/nativelink/qnativesim.tcl HelloOnPcbDe1Soc HelloOnPcbDe1Soc --gen_script --called_from_qeda --qsf_sim_tool \"Questa Intel FPGA (VHDL)\" --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/questa " "Command: quartus_eda -t c:/intelfpga/23.1lite/quartus/common/tcl/internal/nativelink/qnativesim.tcl HelloOnPcbDe1Soc HelloOnPcbDe1Soc --gen_script --called_from_qeda --qsf_sim_tool \"Questa Intel FPGA (VHDL)\" --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/questa" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1759756302190 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "HelloOnPcbDe1Soc HelloOnPcbDe1Soc --gen_script --called_from_qeda --qsf_sim_tool \{Questa Intel FPGA (VHDL)\} --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/questa " "Quartus(args): HelloOnPcbDe1Soc HelloOnPcbDe1Soc --gen_script --called_from_qeda --qsf_sim_tool \{Questa Intel FPGA (VHDL)\} --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/questa" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1759756302190 ""}
{ "Info" "0" "" "Info: Quartus Prime has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: Quartus Prime has detected VHDL design -- VHDL simulation models will be used" 0 0 "EDA Netlist Writer" 0 0 1759756302382 ""}
{ "Info" "0" "" "Info: Generated Questa Intel FPGA script file C:/HSD_SEM_3/CHD3/Uebung01/designsChd2ModifiedMp/grpChd2/unitHelloOnPcbDe1Soc/quartus/simulation/questa/HelloOnPcbDe1Soc_run_msim_rtl_vhdl.do" {  } { { "C:/HSD_SEM_3/CHD3/Uebung01/designsChd2ModifiedMp/grpChd2/unitHelloOnPcbDe1Soc/quartus/simulation/questa/HelloOnPcbDe1Soc_run_msim_rtl_vhdl.do" "0" { Text "C:/HSD_SEM_3/CHD3/Uebung01/designsChd2ModifiedMp/grpChd2/unitHelloOnPcbDe1Soc/quartus/simulation/questa/HelloOnPcbDe1Soc_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated Questa Intel FPGA script file C:/HSD_SEM_3/CHD3/Uebung01/designsChd2ModifiedMp/grpChd2/unitHelloOnPcbDe1Soc/quartus/simulation/questa/HelloOnPcbDe1Soc_run_msim_rtl_vhdl.do" 0 0 "EDA Netlist Writer" 0 0 1759756302410 ""}
{ "Info" "0" "" "Info: tool command file generation was successful" {  } {  } 0 0 "Info: tool command file generation was successful" 0 0 "EDA Netlist Writer" 0 0 1759756302410 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga/23.1lite/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga/23.1lite/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "EDA Netlist Writer" 0 -1 1759756302410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759756302410 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  6 15:11:42 2025 " "Processing ended: Mon Oct  6 15:11:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759756302410 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759756302410 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759756302410 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1759756302410 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HelloOnPcbDe1Soc.vho C:/HSD_SEM_3/CHD3/Uebung01/designsChd2ModifiedMp/grpChd2/unitHelloOnPcbDe1Soc/quartus/simulation/questa/ simulation " "Generated file HelloOnPcbDe1Soc.vho in folder \"C:/HSD_SEM_3/CHD3/Uebung01/designsChd2ModifiedMp/grpChd2/unitHelloOnPcbDe1Soc/quartus/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1759756302969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759756303049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  6 15:11:43 2025 " "Processing ended: Mon Oct  6 15:11:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759756303049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759756303049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759756303049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1759756303049 ""}
