#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Oct 19 14:17:54 2016
# Process ID: 31292
# Current directory: /home/asautaux/yarr/pice_lite_1/pice_lite_1.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/asautaux/yarr/pice_lite_1/pice_lite_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/asautaux/yarr/pice_lite_1/pice_lite_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7k160tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc] for cell 'design_1_i/pcie_7x_0/U0'
WARNING: [Vivado 12-180] No cells matched 'inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-508] No pins matched 'inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:111]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_pins {inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK}]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:111]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:114]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:114]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:115]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:115]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:118]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:118]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:119]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:119]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:120]
WARNING: [Vivado 12-508] No pins matched 'inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:120]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-source [get_pins inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:120]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:125]
WARNING: [Vivado 12-508] No pins matched 'inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:125]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:125]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of [get_pins inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:125]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:125]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1820.660 ; gain = 454.500 ; free physical = 5790 ; free virtual = 16702
WARNING: [Vivado 12-508] No pins matched 'inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:125]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-source [get_pins inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:125]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'clk_125mhz_mux_x0y0' not found. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:130]
WARNING: [Vivado 12-646] clock 'clk_250mhz_mux_x0y0' not found. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:130]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk_125mhz_mux_x0y0'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:130]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk_250mhz_mux_x0y0'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:130]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/RXELECIDLE'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:142]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_pins -hierarchical -filter NAME=~*/RXELECIDLE]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:142]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/TXPHINITDONE'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:143]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_pins -hierarchical -filter NAME=~*/TXPHINITDONE]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:143]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/TXPHALIGNDONE'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:144]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_pins -hierarchical -filter NAME=~*/TXPHALIGNDONE]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:144]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/TXDLYSRESETDONE'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:145]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_pins -hierarchical -filter NAME=~*/TXDLYSRESETDONE]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:145]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/RXDLYSRESETDONE'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:146]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_pins -hierarchical -filter NAME=~*/RXDLYSRESETDONE]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:146]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/RXPHALIGNDONE'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:147]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_pins -hierarchical -filter NAME=~*/RXPHALIGNDONE]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:147]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/RXCDRLOCK'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:148]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_pins -hierarchical -filter NAME=~*/RXCDRLOCK]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:148]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/CPLLLOCK'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:150]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_pins -hierarchical -filter NAME=~*/CPLLLOCK]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:150]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter NAME=~*/QPLLLOCK'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:151]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_pins -hierarchical -filter NAME=~*/QPLLLOCK]'. [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc:151]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1-PCIE_X0Y0.xdc] for cell 'design_1_i/pcie_7x_0/U0'
Parsing XDC File [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Parsing XDC File [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/constrs_1/new/top.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/constrs_1/new/top.xdc:13]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/constrs_1/new/top.xdc:14]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/constrs_1/new/top.xdc:15]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/constrs_1/new/top.xdc:16]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/constrs_1/new/top.xdc:17]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/constrs_1/new/top.xdc:18]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/constrs_1/new/top.xdc:19]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/constrs_1/new/top.xdc:20]
Finished Parsing XDC File [/home/asautaux/yarr/pice_lite_1/pice_lite_1.srcs/constrs_1/new/top.xdc]
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/pcie_7x_0/U0/inst/pl_phy_lnk_up_cdc'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/pcie_7x_0/U0/inst/pl_phy_lnk_up_cdc'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/pcie_7x_0/U0/inst/pl_received_hot_rst_cdc'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/pcie_7x_0/U0/inst/pl_received_hot_rst_cdc'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1822.660 ; gain = 768.957 ; free physical = 5796 ; free virtual = 16699
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1854.676 ; gain = 32.008 ; free physical = 5792 ; free virtual = 16695
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 16d932842

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17a31c53a

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1858.676 ; gain = 0.000 ; free physical = 5790 ; free virtual = 16693

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-10] Eliminated 1893 cells.
Phase 2 Constant Propagation | Checksum: eaded0f8

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.79 . Memory (MB): peak = 1858.676 ; gain = 0.000 ; free physical = 5791 ; free virtual = 16694

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 3297 unconnected nets.
INFO: [Opt 31-11] Eliminated 1058 unconnected cells.
Phase 3 Sweep | Checksum: f71330a3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1858.676 ; gain = 0.000 ; free physical = 5789 ; free virtual = 16692

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1858.676 ; gain = 0.000 ; free physical = 5789 ; free virtual = 16692
Ending Logic Optimization Task | Checksum: f71330a3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1858.676 ; gain = 0.000 ; free physical = 5789 ; free virtual = 16692

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f71330a3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1858.676 ; gain = 0.000 ; free physical = 5789 ; free virtual = 16692
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 26 Warnings, 30 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1858.676 ; gain = 0.000 ; free physical = 5784 ; free virtual = 16688
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/asautaux/yarr/pice_lite_1/pice_lite_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1858.680 ; gain = 0.000 ; free physical = 5783 ; free virtual = 16687
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1858.680 ; gain = 0.000 ; free physical = 5783 ; free virtual = 16687

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 492f749b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1858.680 ; gain = 0.000 ; free physical = 5783 ; free virtual = 16687

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 492f749b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1858.680 ; gain = 0.000 ; free physical = 5783 ; free virtual = 16687
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: 492f749b

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1889.676 ; gain = 30.996 ; free physical = 5783 ; free virtual = 16687
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: 492f749b

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1889.676 ; gain = 30.996 ; free physical = 5783 ; free virtual = 16687

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: 492f749b

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1889.676 ; gain = 30.996 ; free physical = 5783 ; free virtual = 16687

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 918e56fe

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1889.676 ; gain = 30.996 ; free physical = 5783 ; free virtual = 16687
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 918e56fe

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1889.676 ; gain = 30.996 ; free physical = 5783 ; free virtual = 16687
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a613521c

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1889.676 ; gain = 30.996 ; free physical = 5783 ; free virtual = 16687

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 134d1fa7d

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1889.676 ; gain = 30.996 ; free physical = 5783 ; free virtual = 16687
Phase 1.2.1 Place Init Design | Checksum: 185363732

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1889.676 ; gain = 30.996 ; free physical = 5783 ; free virtual = 16687
Phase 1.2 Build Placer Netlist Model | Checksum: 185363732

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1889.676 ; gain = 30.996 ; free physical = 5783 ; free virtual = 16687

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 185363732

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1889.676 ; gain = 30.996 ; free physical = 5783 ; free virtual = 16687
Phase 1 Placer Initialization | Checksum: 185363732

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1889.676 ; gain = 30.996 ; free physical = 5783 ; free virtual = 16687

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 13df39f9f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.80 . Memory (MB): peak = 1913.688 ; gain = 55.008 ; free physical = 5780 ; free virtual = 16683

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13df39f9f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1913.688 ; gain = 55.008 ; free physical = 5780 ; free virtual = 16683

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 122337c2b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 1913.688 ; gain = 55.008 ; free physical = 5780 ; free virtual = 16683

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f48a8f73

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1913.688 ; gain = 55.008 ; free physical = 5780 ; free virtual = 16683

Phase 3.4 Small Shape Detail Placement
Phase 3.4 Small Shape Detail Placement | Checksum: 168d84f2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1913.688 ; gain = 55.008 ; free physical = 5774 ; free virtual = 16678

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 168d84f2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1913.688 ; gain = 55.008 ; free physical = 5774 ; free virtual = 16678

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 168d84f2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1913.688 ; gain = 55.008 ; free physical = 5774 ; free virtual = 16678
Phase 3 Detail Placement | Checksum: 168d84f2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1913.688 ; gain = 55.008 ; free physical = 5774 ; free virtual = 16678

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 168d84f2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1913.688 ; gain = 55.008 ; free physical = 5774 ; free virtual = 16678

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 168d84f2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1913.688 ; gain = 55.008 ; free physical = 5774 ; free virtual = 16678

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 168d84f2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1913.688 ; gain = 55.008 ; free physical = 5774 ; free virtual = 16678

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 168d84f2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1913.688 ; gain = 55.008 ; free physical = 5774 ; free virtual = 16678

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1d05cc04a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1913.688 ; gain = 55.008 ; free physical = 5774 ; free virtual = 16678
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d05cc04a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1913.688 ; gain = 55.008 ; free physical = 5774 ; free virtual = 16678
Ending Placer Task | Checksum: 15f40efd5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1913.688 ; gain = 55.008 ; free physical = 5774 ; free virtual = 16678
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 26 Warnings, 30 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1913.688 ; gain = 0.000 ; free physical = 5770 ; free virtual = 16675
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1913.688 ; gain = 0.000 ; free physical = 5771 ; free virtual = 16676
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1913.688 ; gain = 0.000 ; free physical = 5771 ; free virtual = 16675
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1913.688 ; gain = 0.000 ; free physical = 5771 ; free virtual = 16675
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: e337839c ConstDB: 0 ShapeSum: 7c096c39 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15cbc630a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2047.352 ; gain = 133.664 ; free physical = 5597 ; free virtual = 16501

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15cbc630a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2051.352 ; gain = 137.664 ; free physical = 5597 ; free virtual = 16501

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15cbc630a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2067.352 ; gain = 153.664 ; free physical = 5581 ; free virtual = 16485

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15cbc630a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2067.352 ; gain = 153.664 ; free physical = 5581 ; free virtual = 16485
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b5608866

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2078.172 ; gain = 164.484 ; free physical = 5570 ; free virtual = 16473
Phase 2 Router Initialization | Checksum: 1b5608866

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2078.172 ; gain = 164.484 ; free physical = 5570 ; free virtual = 16473

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a91ee9d7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2078.172 ; gain = 164.484 ; free physical = 5569 ; free virtual = 16473

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1a91ee9d7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2078.172 ; gain = 164.484 ; free physical = 5569 ; free virtual = 16473
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 1a91ee9d7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2078.172 ; gain = 164.484 ; free physical = 5569 ; free virtual = 16473

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 7c876d9a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2079.172 ; gain = 165.484 ; free physical = 5568 ; free virtual = 16472
Phase 4.2 Global Iteration 1 | Checksum: 7c876d9a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2079.172 ; gain = 165.484 ; free physical = 5568 ; free virtual = 16472
Phase 4 Rip-up And Reroute | Checksum: 7c876d9a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2079.172 ; gain = 165.484 ; free physical = 5568 ; free virtual = 16472

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 7c876d9a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2079.172 ; gain = 165.484 ; free physical = 5568 ; free virtual = 16472
Phase 5.1 Delay CleanUp | Checksum: 7c876d9a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2079.172 ; gain = 165.484 ; free physical = 5568 ; free virtual = 16472

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 7c876d9a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2079.172 ; gain = 165.484 ; free physical = 5568 ; free virtual = 16472
Phase 5 Delay and Skew Optimization | Checksum: 7c876d9a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2079.172 ; gain = 165.484 ; free physical = 5568 ; free virtual = 16472

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 7c876d9a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2079.172 ; gain = 165.484 ; free physical = 5568 ; free virtual = 16472
Phase 6.1 Hold Fix Iter | Checksum: 7c876d9a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2079.172 ; gain = 165.484 ; free physical = 5568 ; free virtual = 16472
Phase 6 Post Hold Fix | Checksum: 7c876d9a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2079.172 ; gain = 165.484 ; free physical = 5568 ; free virtual = 16472

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0204465 %
  Global Horizontal Routing Utilization  = 0.0277494 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 7c876d9a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2079.172 ; gain = 165.484 ; free physical = 5568 ; free virtual = 16472

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 7c876d9a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2080.172 ; gain = 166.484 ; free physical = 5567 ; free virtual = 16471

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10d1cdb06

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2080.172 ; gain = 166.484 ; free physical = 5567 ; free virtual = 16471

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 10d1cdb06

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2080.172 ; gain = 166.484 ; free physical = 5567 ; free virtual = 16471
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2080.172 ; gain = 166.484 ; free physical = 5567 ; free virtual = 16471

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 27 Warnings, 30 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2080.379 ; gain = 166.691 ; free physical = 5567 ; free virtual = 16471
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2080.379 ; gain = 0.000 ; free physical = 5561 ; free virtual = 16467
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/asautaux/yarr/pice_lite_1/pice_lite_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Wed Oct 19 14:18:24 2016...
