#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[94].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.645     0.811
new_n2774.out[0] (.names)                                                                                                             0.235     1.046
new_n2805.in[0] (.names)                                                                                                              0.337     1.383
new_n2805.out[0] (.names)                                                                                                             0.235     1.618
new_n2830.in[0] (.names)                                                                                                              0.486     2.103
new_n2830.out[0] (.names)                                                                                                             0.261     2.364
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.699
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.960
new_n2873_1.in[0] (.names)                                                                                                            0.336     3.296
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.557
new_n2911.in[0] (.names)                                                                                                              0.466     4.023
new_n2911.out[0] (.names)                                                                                                             0.261     4.284
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.762
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.023
new_n2986.in[0] (.names)                                                                                                              0.620     5.643
new_n2986.out[0] (.names)                                                                                                             0.261     5.904
new_n3017.in[3] (.names)                                                                                                              0.481     6.385
new_n3017.out[0] (.names)                                                                                                             0.261     6.646
new_n3062.in[0] (.names)                                                                                                              0.473     7.119
new_n3062.out[0] (.names)                                                                                                             0.261     7.380
new_n3084_1.in[0] (.names)                                                                                                            0.627     8.007
new_n3084_1.out[0] (.names)                                                                                                           0.235     8.242
new_n3094_1.in[3] (.names)                                                                                                            0.332     8.574
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.835
new_n3128_1.in[2] (.names)                                                                                                            0.486     9.321
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.582
new_n3157.in[1] (.names)                                                                                                              0.602    10.185
new_n3157.out[0] (.names)                                                                                                             0.235    10.420
new_n3158_1.in[3] (.names)                                                                                                            0.453    10.873
new_n3158_1.out[0] (.names)                                                                                                           0.235    11.108
new_n3173_1.in[1] (.names)                                                                                                            0.337    11.445
new_n3173_1.out[0] (.names)                                                                                                           0.235    11.680
new_n3187.in[5] (.names)                                                                                                              0.448    12.127
new_n3187.out[0] (.names)                                                                                                             0.261    12.388
new_n3199_1.in[0] (.names)                                                                                                            0.290    12.678
new_n3199_1.out[0] (.names)                                                                                                           0.235    12.913
new_n3219_1.in[1] (.names)                                                                                                            0.476    13.389
new_n3219_1.out[0] (.names)                                                                                                           0.261    13.650
new_n3210.in[2] (.names)                                                                                                              0.759    14.409
new_n3210.out[0] (.names)                                                                                                             0.261    14.670
n433.in[3] (.names)                                                                                                                   0.100    14.770
n433.out[0] (.names)                                                                                                                  0.235    15.005
$auto$hard_block.cc:122:cell_hard_block$2679.B[94].D[0] (.latch)                                                                      0.000    15.005
data arrival time                                                                                                                              15.005

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[94].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -15.005
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -15.029


#Path 2
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[95].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.645     0.811
new_n2774.out[0] (.names)                                                                                                             0.235     1.046
new_n2805.in[0] (.names)                                                                                                              0.337     1.383
new_n2805.out[0] (.names)                                                                                                             0.235     1.618
new_n2830.in[0] (.names)                                                                                                              0.486     2.103
new_n2830.out[0] (.names)                                                                                                             0.261     2.364
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.699
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.960
new_n2873_1.in[0] (.names)                                                                                                            0.336     3.296
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.557
new_n2911.in[0] (.names)                                                                                                              0.466     4.023
new_n2911.out[0] (.names)                                                                                                             0.261     4.284
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.762
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.023
new_n2986.in[0] (.names)                                                                                                              0.620     5.643
new_n2986.out[0] (.names)                                                                                                             0.261     5.904
new_n3017.in[3] (.names)                                                                                                              0.481     6.385
new_n3017.out[0] (.names)                                                                                                             0.261     6.646
new_n3062.in[0] (.names)                                                                                                              0.473     7.119
new_n3062.out[0] (.names)                                                                                                             0.261     7.380
new_n3084_1.in[0] (.names)                                                                                                            0.627     8.007
new_n3084_1.out[0] (.names)                                                                                                           0.235     8.242
new_n3094_1.in[3] (.names)                                                                                                            0.332     8.574
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.835
new_n3128_1.in[2] (.names)                                                                                                            0.486     9.321
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.582
new_n3157.in[1] (.names)                                                                                                              0.602    10.185
new_n3157.out[0] (.names)                                                                                                             0.235    10.420
new_n3158_1.in[3] (.names)                                                                                                            0.453    10.873
new_n3158_1.out[0] (.names)                                                                                                           0.235    11.108
new_n3173_1.in[1] (.names)                                                                                                            0.337    11.445
new_n3173_1.out[0] (.names)                                                                                                           0.235    11.680
new_n3187.in[5] (.names)                                                                                                              0.448    12.127
new_n3187.out[0] (.names)                                                                                                             0.261    12.388
new_n3199_1.in[0] (.names)                                                                                                            0.290    12.678
new_n3199_1.out[0] (.names)                                                                                                           0.235    12.913
new_n3219_1.in[1] (.names)                                                                                                            0.476    13.389
new_n3219_1.out[0] (.names)                                                                                                           0.261    13.650
new_n3221.in[1] (.names)                                                                                                              0.591    14.241
new_n3221.out[0] (.names)                                                                                                             0.261    14.502
n438.in[4] (.names)                                                                                                                   0.100    14.602
n438.out[0] (.names)                                                                                                                  0.261    14.863
$auto$hard_block.cc:122:cell_hard_block$2679.B[95].D[0] (.latch)                                                                      0.000    14.863
data arrival time                                                                                                                              14.863

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[95].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.863
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.886


#Path 3
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[93].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.645     0.811
new_n2774.out[0] (.names)                                                                                                             0.235     1.046
new_n2805.in[0] (.names)                                                                                                              0.337     1.383
new_n2805.out[0] (.names)                                                                                                             0.235     1.618
new_n2830.in[0] (.names)                                                                                                              0.486     2.103
new_n2830.out[0] (.names)                                                                                                             0.261     2.364
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.699
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.960
new_n2873_1.in[0] (.names)                                                                                                            0.336     3.296
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.557
new_n2911.in[0] (.names)                                                                                                              0.466     4.023
new_n2911.out[0] (.names)                                                                                                             0.261     4.284
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.762
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.023
new_n2986.in[0] (.names)                                                                                                              0.620     5.643
new_n2986.out[0] (.names)                                                                                                             0.261     5.904
new_n3017.in[3] (.names)                                                                                                              0.481     6.385
new_n3017.out[0] (.names)                                                                                                             0.261     6.646
new_n3062.in[0] (.names)                                                                                                              0.473     7.119
new_n3062.out[0] (.names)                                                                                                             0.261     7.380
new_n3084_1.in[0] (.names)                                                                                                            0.627     8.007
new_n3084_1.out[0] (.names)                                                                                                           0.235     8.242
new_n3094_1.in[3] (.names)                                                                                                            0.332     8.574
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.835
new_n3128_1.in[2] (.names)                                                                                                            0.486     9.321
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.582
new_n3157.in[1] (.names)                                                                                                              0.602    10.185
new_n3157.out[0] (.names)                                                                                                             0.235    10.420
new_n3158_1.in[3] (.names)                                                                                                            0.453    10.873
new_n3158_1.out[0] (.names)                                                                                                           0.235    11.108
new_n3173_1.in[1] (.names)                                                                                                            0.337    11.445
new_n3173_1.out[0] (.names)                                                                                                           0.235    11.680
new_n3187.in[5] (.names)                                                                                                              0.448    12.127
new_n3187.out[0] (.names)                                                                                                             0.261    12.388
new_n3186.in[0] (.names)                                                                                                              0.572    12.961
new_n3186.out[0] (.names)                                                                                                             0.235    13.196
new_n3198_1.in[0] (.names)                                                                                                            0.100    13.295
new_n3198_1.out[0] (.names)                                                                                                           0.235    13.530
new_n3197.in[2] (.names)                                                                                                              0.100    13.630
new_n3197.out[0] (.names)                                                                                                             0.261    13.891
n428.in[3] (.names)                                                                                                                   0.100    13.991
n428.out[0] (.names)                                                                                                                  0.235    14.226
$auto$hard_block.cc:122:cell_hard_block$2679.B[93].D[0] (.latch)                                                                      0.000    14.226
data arrival time                                                                                                                              14.226

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[93].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.226
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.250


#Path 4
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[89].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.645     0.811
new_n2774.out[0] (.names)                                                                                                             0.235     1.046
new_n2805.in[0] (.names)                                                                                                              0.337     1.383
new_n2805.out[0] (.names)                                                                                                             0.235     1.618
new_n2830.in[0] (.names)                                                                                                              0.486     2.103
new_n2830.out[0] (.names)                                                                                                             0.261     2.364
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.699
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.960
new_n2873_1.in[0] (.names)                                                                                                            0.336     3.296
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.557
new_n2911.in[0] (.names)                                                                                                              0.466     4.023
new_n2911.out[0] (.names)                                                                                                             0.261     4.284
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.762
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.023
new_n2986.in[0] (.names)                                                                                                              0.620     5.643
new_n2986.out[0] (.names)                                                                                                             0.261     5.904
new_n3017.in[3] (.names)                                                                                                              0.481     6.385
new_n3017.out[0] (.names)                                                                                                             0.261     6.646
new_n3062.in[0] (.names)                                                                                                              0.473     7.119
new_n3062.out[0] (.names)                                                                                                             0.261     7.380
new_n3084_1.in[0] (.names)                                                                                                            0.627     8.007
new_n3084_1.out[0] (.names)                                                                                                           0.235     8.242
new_n3094_1.in[3] (.names)                                                                                                            0.332     8.574
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.835
new_n3107.in[1] (.names)                                                                                                              0.755     9.590
new_n3107.out[0] (.names)                                                                                                             0.235     9.825
new_n3103_1.in[1] (.names)                                                                                                            0.330    10.155
new_n3103_1.out[0] (.names)                                                                                                           0.235    10.390
new_n3111.in[0] (.names)                                                                                                              0.335    10.725
new_n3111.out[0] (.names)                                                                                                             0.235    10.960
new_n3133_1.in[4] (.names)                                                                                                            0.481    11.441
new_n3133_1.out[0] (.names)                                                                                                           0.235    11.676
new_n3148_1.in[1] (.names)                                                                                                            0.476    12.152
new_n3148_1.out[0] (.names)                                                                                                           0.235    12.387
new_n3131.in[4] (.names)                                                                                                              0.480    12.867
new_n3131.out[0] (.names)                                                                                                             0.235    13.102
n408.in[3] (.names)                                                                                                                   0.600    13.702
n408.out[0] (.names)                                                                                                                  0.235    13.937
$auto$hard_block.cc:122:cell_hard_block$2679.B[89].D[0] (.latch)                                                                      0.000    13.937
data arrival time                                                                                                                              13.937

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[89].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.937
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.961


#Path 5
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[92].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.645     0.811
new_n2774.out[0] (.names)                                                                                                             0.235     1.046
new_n2805.in[0] (.names)                                                                                                              0.337     1.383
new_n2805.out[0] (.names)                                                                                                             0.235     1.618
new_n2830.in[0] (.names)                                                                                                              0.486     2.103
new_n2830.out[0] (.names)                                                                                                             0.261     2.364
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.699
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.960
new_n2873_1.in[0] (.names)                                                                                                            0.336     3.296
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.557
new_n2911.in[0] (.names)                                                                                                              0.466     4.023
new_n2911.out[0] (.names)                                                                                                             0.261     4.284
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.762
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.023
new_n2986.in[0] (.names)                                                                                                              0.620     5.643
new_n2986.out[0] (.names)                                                                                                             0.261     5.904
new_n3017.in[3] (.names)                                                                                                              0.481     6.385
new_n3017.out[0] (.names)                                                                                                             0.261     6.646
new_n3062.in[0] (.names)                                                                                                              0.473     7.119
new_n3062.out[0] (.names)                                                                                                             0.261     7.380
new_n3084_1.in[0] (.names)                                                                                                            0.627     8.007
new_n3084_1.out[0] (.names)                                                                                                           0.235     8.242
new_n3094_1.in[3] (.names)                                                                                                            0.332     8.574
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.835
new_n3128_1.in[2] (.names)                                                                                                            0.486     9.321
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.582
new_n3157.in[1] (.names)                                                                                                              0.602    10.185
new_n3157.out[0] (.names)                                                                                                             0.235    10.420
new_n3158_1.in[3] (.names)                                                                                                            0.453    10.873
new_n3158_1.out[0] (.names)                                                                                                           0.235    11.108
new_n3173_1.in[1] (.names)                                                                                                            0.337    11.445
new_n3173_1.out[0] (.names)                                                                                                           0.235    11.680
new_n3187.in[5] (.names)                                                                                                              0.448    12.127
new_n3187.out[0] (.names)                                                                                                             0.261    12.388
new_n3186.in[0] (.names)                                                                                                              0.572    12.961
new_n3186.out[0] (.names)                                                                                                             0.235    13.196
new_n3184_1.in[2] (.names)                                                                                                            0.100    13.295
new_n3184_1.out[0] (.names)                                                                                                           0.235    13.530
n423.in[4] (.names)                                                                                                                   0.100    13.630
n423.out[0] (.names)                                                                                                                  0.261    13.891
$auto$hard_block.cc:122:cell_hard_block$2679.B[92].D[0] (.latch)                                                                      0.000    13.891
data arrival time                                                                                                                              13.891

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[92].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.891
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.915


#Path 6
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[91].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.645     0.811
new_n2774.out[0] (.names)                                                                                                             0.235     1.046
new_n2805.in[0] (.names)                                                                                                              0.337     1.383
new_n2805.out[0] (.names)                                                                                                             0.235     1.618
new_n2830.in[0] (.names)                                                                                                              0.486     2.103
new_n2830.out[0] (.names)                                                                                                             0.261     2.364
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.699
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.960
new_n2873_1.in[0] (.names)                                                                                                            0.336     3.296
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.557
new_n2911.in[0] (.names)                                                                                                              0.466     4.023
new_n2911.out[0] (.names)                                                                                                             0.261     4.284
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.762
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.023
new_n2986.in[0] (.names)                                                                                                              0.620     5.643
new_n2986.out[0] (.names)                                                                                                             0.261     5.904
new_n3017.in[3] (.names)                                                                                                              0.481     6.385
new_n3017.out[0] (.names)                                                                                                             0.261     6.646
new_n3062.in[0] (.names)                                                                                                              0.473     7.119
new_n3062.out[0] (.names)                                                                                                             0.261     7.380
new_n3084_1.in[0] (.names)                                                                                                            0.627     8.007
new_n3084_1.out[0] (.names)                                                                                                           0.235     8.242
new_n3094_1.in[3] (.names)                                                                                                            0.332     8.574
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.835
new_n3107.in[1] (.names)                                                                                                              0.755     9.590
new_n3107.out[0] (.names)                                                                                                             0.235     9.825
new_n3103_1.in[1] (.names)                                                                                                            0.330    10.155
new_n3103_1.out[0] (.names)                                                                                                           0.235    10.390
new_n3111.in[0] (.names)                                                                                                              0.335    10.725
new_n3111.out[0] (.names)                                                                                                             0.235    10.960
new_n3119_1.in[1] (.names)                                                                                                            0.481    11.441
new_n3119_1.out[0] (.names)                                                                                                           0.235    11.676
new_n3147.in[0] (.names)                                                                                                              0.100    11.776
new_n3147.out[0] (.names)                                                                                                             0.261    12.037
new_n3152.in[0] (.names)                                                                                                              0.613    12.651
new_n3152.out[0] (.names)                                                                                                             0.235    12.886
new_n3169_1.in[0] (.names)                                                                                                            0.100    12.986
new_n3169_1.out[0] (.names)                                                                                                           0.235    13.221
new_n3168_1.in[1] (.names)                                                                                                            0.100    13.321
new_n3168_1.out[0] (.names)                                                                                                           0.235    13.556
n418.in[2] (.names)                                                                                                                   0.100    13.656
n418.out[0] (.names)                                                                                                                  0.235    13.891
$auto$hard_block.cc:122:cell_hard_block$2679.B[91].D[0] (.latch)                                                                      0.000    13.891
data arrival time                                                                                                                              13.891

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[91].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.891
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.914


#Path 7
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[90].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.645     0.811
new_n2774.out[0] (.names)                                                                                                             0.235     1.046
new_n2805.in[0] (.names)                                                                                                              0.337     1.383
new_n2805.out[0] (.names)                                                                                                             0.235     1.618
new_n2830.in[0] (.names)                                                                                                              0.486     2.103
new_n2830.out[0] (.names)                                                                                                             0.261     2.364
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.699
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.960
new_n2873_1.in[0] (.names)                                                                                                            0.336     3.296
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.557
new_n2911.in[0] (.names)                                                                                                              0.466     4.023
new_n2911.out[0] (.names)                                                                                                             0.261     4.284
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.762
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.023
new_n2986.in[0] (.names)                                                                                                              0.620     5.643
new_n2986.out[0] (.names)                                                                                                             0.261     5.904
new_n3017.in[3] (.names)                                                                                                              0.481     6.385
new_n3017.out[0] (.names)                                                                                                             0.261     6.646
new_n3062.in[0] (.names)                                                                                                              0.473     7.119
new_n3062.out[0] (.names)                                                                                                             0.261     7.380
new_n3084_1.in[0] (.names)                                                                                                            0.627     8.007
new_n3084_1.out[0] (.names)                                                                                                           0.235     8.242
new_n3094_1.in[3] (.names)                                                                                                            0.332     8.574
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.835
new_n3107.in[1] (.names)                                                                                                              0.755     9.590
new_n3107.out[0] (.names)                                                                                                             0.235     9.825
new_n3103_1.in[1] (.names)                                                                                                            0.330    10.155
new_n3103_1.out[0] (.names)                                                                                                           0.235    10.390
new_n3111.in[0] (.names)                                                                                                              0.335    10.725
new_n3111.out[0] (.names)                                                                                                             0.235    10.960
new_n3119_1.in[1] (.names)                                                                                                            0.481    11.441
new_n3119_1.out[0] (.names)                                                                                                           0.235    11.676
new_n3147.in[0] (.names)                                                                                                              0.100    11.776
new_n3147.out[0] (.names)                                                                                                             0.261    12.037
new_n3152.in[0] (.names)                                                                                                              0.613    12.651
new_n3152.out[0] (.names)                                                                                                             0.235    12.886
new_n3151.in[0] (.names)                                                                                                              0.100    12.986
new_n3151.out[0] (.names)                                                                                                             0.235    13.221
new_n3150.in[3] (.names)                                                                                                              0.100    13.321
new_n3150.out[0] (.names)                                                                                                             0.235    13.556
n413.in[2] (.names)                                                                                                                   0.100    13.656
n413.out[0] (.names)                                                                                                                  0.235    13.891
$auto$hard_block.cc:122:cell_hard_block$2679.B[90].D[0] (.latch)                                                                      0.000    13.891
data arrival time                                                                                                                              13.891

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[90].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.891
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.914


#Path 8
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[88].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.645     0.811
new_n2774.out[0] (.names)                                                                                                             0.235     1.046
new_n2805.in[0] (.names)                                                                                                              0.337     1.383
new_n2805.out[0] (.names)                                                                                                             0.235     1.618
new_n2830.in[0] (.names)                                                                                                              0.486     2.103
new_n2830.out[0] (.names)                                                                                                             0.261     2.364
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.699
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.960
new_n2873_1.in[0] (.names)                                                                                                            0.336     3.296
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.557
new_n2911.in[0] (.names)                                                                                                              0.466     4.023
new_n2911.out[0] (.names)                                                                                                             0.261     4.284
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.762
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.023
new_n2986.in[0] (.names)                                                                                                              0.620     5.643
new_n2986.out[0] (.names)                                                                                                             0.261     5.904
new_n3017.in[3] (.names)                                                                                                              0.481     6.385
new_n3017.out[0] (.names)                                                                                                             0.261     6.646
new_n3062.in[0] (.names)                                                                                                              0.473     7.119
new_n3062.out[0] (.names)                                                                                                             0.261     7.380
new_n3084_1.in[0] (.names)                                                                                                            0.627     8.007
new_n3084_1.out[0] (.names)                                                                                                           0.235     8.242
new_n3094_1.in[3] (.names)                                                                                                            0.332     8.574
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.835
new_n3107.in[1] (.names)                                                                                                              0.755     9.590
new_n3107.out[0] (.names)                                                                                                             0.235     9.825
new_n3103_1.in[1] (.names)                                                                                                            0.330    10.155
new_n3103_1.out[0] (.names)                                                                                                           0.235    10.390
new_n3111.in[0] (.names)                                                                                                              0.335    10.725
new_n3111.out[0] (.names)                                                                                                             0.235    10.960
new_n3120.in[1] (.names)                                                                                                              0.481    11.441
new_n3120.out[0] (.names)                                                                                                             0.235    11.676
new_n3118_1.in[3] (.names)                                                                                                            0.465    12.141
new_n3118_1.out[0] (.names)                                                                                                           0.235    12.376
new_n3117.in[2] (.names)                                                                                                              0.100    12.476
new_n3117.out[0] (.names)                                                                                                             0.261    12.737
n403.in[3] (.names)                                                                                                                   0.100    12.837
n403.out[0] (.names)                                                                                                                  0.235    13.072
$auto$hard_block.cc:122:cell_hard_block$2679.B[88].D[0] (.latch)                                                                      0.000    13.072
data arrival time                                                                                                                              13.072

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[88].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.072
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.095


#Path 9
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[87].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.645     0.811
new_n2774.out[0] (.names)                                                                                                             0.235     1.046
new_n2805.in[0] (.names)                                                                                                              0.337     1.383
new_n2805.out[0] (.names)                                                                                                             0.235     1.618
new_n2830.in[0] (.names)                                                                                                              0.486     2.103
new_n2830.out[0] (.names)                                                                                                             0.261     2.364
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.699
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.960
new_n2873_1.in[0] (.names)                                                                                                            0.336     3.296
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.557
new_n2911.in[0] (.names)                                                                                                              0.466     4.023
new_n2911.out[0] (.names)                                                                                                             0.261     4.284
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.762
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.023
new_n2986.in[0] (.names)                                                                                                              0.620     5.643
new_n2986.out[0] (.names)                                                                                                             0.261     5.904
new_n3017.in[3] (.names)                                                                                                              0.481     6.385
new_n3017.out[0] (.names)                                                                                                             0.261     6.646
new_n3062.in[0] (.names)                                                                                                              0.473     7.119
new_n3062.out[0] (.names)                                                                                                             0.261     7.380
new_n3084_1.in[0] (.names)                                                                                                            0.627     8.007
new_n3084_1.out[0] (.names)                                                                                                           0.235     8.242
new_n3094_1.in[3] (.names)                                                                                                            0.332     8.574
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.835
new_n3107.in[1] (.names)                                                                                                              0.755     9.590
new_n3107.out[0] (.names)                                                                                                             0.235     9.825
new_n3103_1.in[1] (.names)                                                                                                            0.330    10.155
new_n3103_1.out[0] (.names)                                                                                                           0.235    10.390
new_n3111.in[0] (.names)                                                                                                              0.335    10.725
new_n3111.out[0] (.names)                                                                                                             0.235    10.960
new_n3101.in[1] (.names)                                                                                                              0.625    11.584
new_n3101.out[0] (.names)                                                                                                             0.235    11.819
new_n3099_1.in[2] (.names)                                                                                                            0.480    12.299
new_n3099_1.out[0] (.names)                                                                                                           0.235    12.534
n398.in[4] (.names)                                                                                                                   0.100    12.634
n398.out[0] (.names)                                                                                                                  0.261    12.895
$auto$hard_block.cc:122:cell_hard_block$2679.B[87].D[0] (.latch)                                                                      0.000    12.895
data arrival time                                                                                                                              12.895

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[87].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.895
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.919


#Path 10
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[85].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.645     0.811
new_n2774.out[0] (.names)                                                                                                             0.235     1.046
new_n2805.in[0] (.names)                                                                                                              0.337     1.383
new_n2805.out[0] (.names)                                                                                                             0.235     1.618
new_n2830.in[0] (.names)                                                                                                              0.486     2.103
new_n2830.out[0] (.names)                                                                                                             0.261     2.364
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.699
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.960
new_n2873_1.in[0] (.names)                                                                                                            0.336     3.296
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.557
new_n2911.in[0] (.names)                                                                                                              0.466     4.023
new_n2911.out[0] (.names)                                                                                                             0.261     4.284
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.762
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.023
new_n2986.in[0] (.names)                                                                                                              0.620     5.643
new_n2986.out[0] (.names)                                                                                                             0.261     5.904
new_n2985.in[0] (.names)                                                                                                              0.622     6.526
new_n2985.out[0] (.names)                                                                                                             0.235     6.761
new_n2982.in[3] (.names)                                                                                                              0.337     7.098
new_n2982.out[0] (.names)                                                                                                             0.235     7.333
new_n3015.in[3] (.names)                                                                                                              0.340     7.673
new_n3015.out[0] (.names)                                                                                                             0.261     7.934
new_n3014_1.in[2] (.names)                                                                                                            0.483     8.417
new_n3014_1.out[0] (.names)                                                                                                           0.235     8.652
new_n3050.in[2] (.names)                                                                                                              0.338     8.990
new_n3050.out[0] (.names)                                                                                                             0.261     9.251
new_n3072.in[2] (.names)                                                                                                              0.629     9.880
new_n3072.out[0] (.names)                                                                                                             0.261    10.141
new_n3071.in[0] (.names)                                                                                                              0.471    10.613
new_n3071.out[0] (.names)                                                                                                             0.235    10.848
new_n3069_1.in[4] (.names)                                                                                                            0.472    11.320
new_n3069_1.out[0] (.names)                                                                                                           0.235    11.555
n388.in[2] (.names)                                                                                                                   0.567    12.122
n388.out[0] (.names)                                                                                                                  0.235    12.357
$auto$hard_block.cc:122:cell_hard_block$2679.B[85].D[0] (.latch)                                                                      0.000    12.357
data arrival time                                                                                                                              12.357

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[85].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.357
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.381


#Path 11
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[86].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.645     0.811
new_n2774.out[0] (.names)                                                                                                             0.235     1.046
new_n2805.in[0] (.names)                                                                                                              0.337     1.383
new_n2805.out[0] (.names)                                                                                                             0.235     1.618
new_n2830.in[0] (.names)                                                                                                              0.486     2.103
new_n2830.out[0] (.names)                                                                                                             0.261     2.364
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.699
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.960
new_n2873_1.in[0] (.names)                                                                                                            0.336     3.296
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.557
new_n2911.in[0] (.names)                                                                                                              0.466     4.023
new_n2911.out[0] (.names)                                                                                                             0.261     4.284
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.762
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.023
new_n2986.in[0] (.names)                                                                                                              0.620     5.643
new_n2986.out[0] (.names)                                                                                                             0.261     5.904
new_n2985.in[0] (.names)                                                                                                              0.622     6.526
new_n2985.out[0] (.names)                                                                                                             0.235     6.761
new_n2982.in[3] (.names)                                                                                                              0.337     7.098
new_n2982.out[0] (.names)                                                                                                             0.235     7.333
new_n3015.in[3] (.names)                                                                                                              0.340     7.673
new_n3015.out[0] (.names)                                                                                                             0.261     7.934
new_n3014_1.in[2] (.names)                                                                                                            0.483     8.417
new_n3014_1.out[0] (.names)                                                                                                           0.235     8.652
new_n3050.in[2] (.names)                                                                                                              0.338     8.990
new_n3050.out[0] (.names)                                                                                                             0.261     9.251
new_n3072.in[2] (.names)                                                                                                              0.629     9.880
new_n3072.out[0] (.names)                                                                                                             0.261    10.141
new_n3071.in[0] (.names)                                                                                                              0.471    10.613
new_n3071.out[0] (.names)                                                                                                             0.235    10.848
new_n3087.in[2] (.names)                                                                                                              0.475    11.322
new_n3087.out[0] (.names)                                                                                                             0.235    11.557
new_n3086.in[2] (.names)                                                                                                              0.100    11.657
new_n3086.out[0] (.names)                                                                                                             0.261    11.918
n393.in[3] (.names)                                                                                                                   0.100    12.018
n393.out[0] (.names)                                                                                                                  0.235    12.253
$auto$hard_block.cc:122:cell_hard_block$2679.B[86].D[0] (.latch)                                                                      0.000    12.253
data arrival time                                                                                                                              12.253

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[86].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.253
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.277


#Path 12
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[84].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.645     0.811
new_n2774.out[0] (.names)                                                                                                             0.235     1.046
new_n2805.in[0] (.names)                                                                                                              0.337     1.383
new_n2805.out[0] (.names)                                                                                                             0.235     1.618
new_n2830.in[0] (.names)                                                                                                              0.486     2.103
new_n2830.out[0] (.names)                                                                                                             0.261     2.364
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.699
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.960
new_n2873_1.in[0] (.names)                                                                                                            0.336     3.296
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.557
new_n2911.in[0] (.names)                                                                                                              0.466     4.023
new_n2911.out[0] (.names)                                                                                                             0.261     4.284
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.762
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.023
new_n2954_1.in[0] (.names)                                                                                                            0.617     5.639
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.874
new_n2973_1.in[4] (.names)                                                                                                            0.477     6.351
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.612
new_n2999_1.in[1] (.names)                                                                                                            0.482     7.094
new_n2999_1.out[0] (.names)                                                                                                           0.261     7.355
new_n2998_1.in[0] (.names)                                                                                                            0.478     7.833
new_n2998_1.out[0] (.names)                                                                                                           0.235     8.068
new_n2997.in[1] (.names)                                                                                                              0.485     8.553
new_n2997.out[0] (.names)                                                                                                             0.235     8.788
new_n3027.in[0] (.names)                                                                                                              0.481     9.269
new_n3027.out[0] (.names)                                                                                                             0.261     9.530
new_n3039_1.in[1] (.names)                                                                                                            0.100     9.630
new_n3039_1.out[0] (.names)                                                                                                           0.235     9.865
new_n3067.in[0] (.names)                                                                                                              0.481    10.346
new_n3067.out[0] (.names)                                                                                                             0.261    10.607
new_n3054_1.in[1] (.names)                                                                                                            0.618    11.225
new_n3054_1.out[0] (.names)                                                                                                           0.235    11.460
n383.in[2] (.names)                                                                                                                   0.100    11.560
n383.out[0] (.names)                                                                                                                  0.235    11.795
$auto$hard_block.cc:122:cell_hard_block$2679.B[84].D[0] (.latch)                                                                      0.000    11.795
data arrival time                                                                                                                              11.795

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[84].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.795
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.819


#Path 13
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[83].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.645     0.811
new_n2774.out[0] (.names)                                                                                                             0.235     1.046
new_n2805.in[0] (.names)                                                                                                              0.337     1.383
new_n2805.out[0] (.names)                                                                                                             0.235     1.618
new_n2830.in[0] (.names)                                                                                                              0.486     2.103
new_n2830.out[0] (.names)                                                                                                             0.261     2.364
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.699
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.960
new_n2873_1.in[0] (.names)                                                                                                            0.336     3.296
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.557
new_n2911.in[0] (.names)                                                                                                              0.466     4.023
new_n2911.out[0] (.names)                                                                                                             0.261     4.284
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.762
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.023
new_n2954_1.in[0] (.names)                                                                                                            0.617     5.639
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.874
new_n2973_1.in[4] (.names)                                                                                                            0.477     6.351
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.612
new_n2999_1.in[1] (.names)                                                                                                            0.482     7.094
new_n2999_1.out[0] (.names)                                                                                                           0.261     7.355
new_n2998_1.in[0] (.names)                                                                                                            0.478     7.833
new_n2998_1.out[0] (.names)                                                                                                           0.235     8.068
new_n2997.in[1] (.names)                                                                                                              0.485     8.553
new_n2997.out[0] (.names)                                                                                                             0.235     8.788
new_n3027.in[0] (.names)                                                                                                              0.481     9.269
new_n3027.out[0] (.names)                                                                                                             0.261     9.530
new_n3040.in[0] (.names)                                                                                                              0.477    10.007
new_n3040.out[0] (.names)                                                                                                             0.235    10.242
new_n3038_1.in[2] (.names)                                                                                                            0.334    10.575
new_n3038_1.out[0] (.names)                                                                                                           0.235    10.810
new_n3037.in[1] (.names)                                                                                                              0.100    10.910
new_n3037.out[0] (.names)                                                                                                             0.261    11.171
n378.in[2] (.names)                                                                                                                   0.100    11.271
n378.out[0] (.names)                                                                                                                  0.235    11.506
$auto$hard_block.cc:122:cell_hard_block$2679.B[83].D[0] (.latch)                                                                      0.000    11.506
data arrival time                                                                                                                              11.506

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[83].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.506
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.530


#Path 14
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[82].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.645     0.811
new_n2774.out[0] (.names)                                                                                                             0.235     1.046
new_n2805.in[0] (.names)                                                                                                              0.337     1.383
new_n2805.out[0] (.names)                                                                                                             0.235     1.618
new_n2830.in[0] (.names)                                                                                                              0.486     2.103
new_n2830.out[0] (.names)                                                                                                             0.261     2.364
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.699
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.960
new_n2873_1.in[0] (.names)                                                                                                            0.336     3.296
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.557
new_n2911.in[0] (.names)                                                                                                              0.466     4.023
new_n2911.out[0] (.names)                                                                                                             0.261     4.284
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.762
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.023
new_n2954_1.in[0] (.names)                                                                                                            0.617     5.639
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.874
new_n2973_1.in[4] (.names)                                                                                                            0.477     6.351
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.612
new_n2999_1.in[1] (.names)                                                                                                            0.482     7.094
new_n2999_1.out[0] (.names)                                                                                                           0.261     7.355
new_n2998_1.in[0] (.names)                                                                                                            0.478     7.833
new_n2998_1.out[0] (.names)                                                                                                           0.235     8.068
new_n2997.in[1] (.names)                                                                                                              0.485     8.553
new_n2997.out[0] (.names)                                                                                                             0.235     8.788
new_n3027.in[0] (.names)                                                                                                              0.481     9.269
new_n3027.out[0] (.names)                                                                                                             0.261     9.530
new_n3025.in[4] (.names)                                                                                                              0.477    10.007
new_n3025.out[0] (.names)                                                                                                             0.261    10.268
n373.in[3] (.names)                                                                                                                   0.100    10.368
n373.out[0] (.names)                                                                                                                  0.235    10.603
$auto$hard_block.cc:122:cell_hard_block$2679.B[82].D[0] (.latch)                                                                      0.000    10.603
data arrival time                                                                                                                              10.603

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[82].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.603
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.627


#Path 15
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[81].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.645     0.811
new_n2774.out[0] (.names)                                                                                                             0.235     1.046
new_n2805.in[0] (.names)                                                                                                              0.337     1.383
new_n2805.out[0] (.names)                                                                                                             0.235     1.618
new_n2830.in[0] (.names)                                                                                                              0.486     2.103
new_n2830.out[0] (.names)                                                                                                             0.261     2.364
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.699
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.960
new_n2873_1.in[0] (.names)                                                                                                            0.336     3.296
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.557
new_n2911.in[0] (.names)                                                                                                              0.466     4.023
new_n2911.out[0] (.names)                                                                                                             0.261     4.284
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.762
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.023
new_n2954_1.in[0] (.names)                                                                                                            0.617     5.639
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.874
new_n2973_1.in[4] (.names)                                                                                                            0.477     6.351
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.612
new_n2999_1.in[1] (.names)                                                                                                            0.482     7.094
new_n2999_1.out[0] (.names)                                                                                                           0.261     7.355
new_n2998_1.in[0] (.names)                                                                                                            0.478     7.833
new_n2998_1.out[0] (.names)                                                                                                           0.235     8.068
new_n2997.in[1] (.names)                                                                                                              0.485     8.553
new_n2997.out[0] (.names)                                                                                                             0.235     8.788
new_n2996.in[0] (.names)                                                                                                              0.100     8.888
new_n2996.out[0] (.names)                                                                                                             0.235     9.123
new_n3012.in[0] (.names)                                                                                                              0.338     9.461
new_n3012.out[0] (.names)                                                                                                             0.235     9.696
new_n3011.in[1] (.names)                                                                                                              0.100     9.796
new_n3011.out[0] (.names)                                                                                                             0.261    10.057
n368.in[2] (.names)                                                                                                                   0.100    10.157
n368.out[0] (.names)                                                                                                                  0.235    10.392
$auto$hard_block.cc:122:cell_hard_block$2679.B[81].D[0] (.latch)                                                                      0.000    10.392
data arrival time                                                                                                                              10.392

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[81].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.392
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.415


#Path 16
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.736     2.576
new_n3316.out[0] (.names)                                                                0.235     2.811
new_n3319_1.in[0] (.names)                                                               0.100     2.911
new_n3319_1.out[0] (.names)                                                              0.235     3.146
new_n3322.in[0] (.names)                                                                 0.100     3.246
new_n3322.out[0] (.names)                                                                0.235     3.481
new_n3325.in[0] (.names)                                                                 0.100     3.581
new_n3325.out[0] (.names)                                                                0.235     3.816
new_n3328_1.in[0] (.names)                                                               0.100     3.916
new_n3328_1.out[0] (.names)                                                              0.235     4.151
new_n3331.in[0] (.names)                                                                 0.100     4.251
new_n3331.out[0] (.names)                                                                0.235     4.486
new_n3334_1.in[0] (.names)                                                               0.100     4.586
new_n3334_1.out[0] (.names)                                                              0.235     4.821
new_n3337.in[0] (.names)                                                                 0.865     5.686
new_n3337.out[0] (.names)                                                                0.235     5.921
new_n3340.in[0] (.names)                                                                 0.100     6.021
new_n3340.out[0] (.names)                                                                0.235     6.256
new_n3343_1.in[0] (.names)                                                               0.100     6.356
new_n3343_1.out[0] (.names)                                                              0.235     6.591
new_n3346.in[0] (.names)                                                                 0.100     6.691
new_n3346.out[0] (.names)                                                                0.235     6.926
new_n3349_1.in[0] (.names)                                                               0.100     7.026
new_n3349_1.out[0] (.names)                                                              0.235     7.261
new_n3359_1.in[0] (.names)                                                               0.100     7.361
new_n3359_1.out[0] (.names)                                                              0.261     7.622
new_n3367.in[2] (.names)                                                                 0.100     7.722
new_n3367.out[0] (.names)                                                                0.261     7.983
new_n3373_1.in[0] (.names)                                                               0.623     8.607
new_n3373_1.out[0] (.names)                                                              0.235     8.842
new_n3378_1.in[0] (.names)                                                               0.100     8.942
new_n3378_1.out[0] (.names)                                                              0.235     9.177
new_n3377.in[1] (.names)                                                                 0.100     9.277
new_n3377.out[0] (.names)                                                                0.235     9.512
n711.in[2] (.names)                                                                      0.482     9.994
n711.out[0] (.names)                                                                     0.235    10.229
$auto$hard_block.cc:122:cell_hard_block$2679.B[28].D[0] (.latch)                         0.000    10.229
data arrival time                                                                                 10.229

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[28].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.229
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.253


#Path 17
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[79].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.645     0.811
new_n2771.out[0] (.names)                                                                                                             0.235     1.046
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.384
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.619
new_n2815.in[1] (.names)                                                                                                              0.478     2.097
new_n2815.out[0] (.names)                                                                                                             0.261     2.358
new_n2826.in[1] (.names)                                                                                                              0.338     2.696
new_n2826.out[0] (.names)                                                                                                             0.235     2.931
new_n2839_1.in[0] (.names)                                                                                                            0.100     3.031
new_n2839_1.out[0] (.names)                                                                                                           0.235     3.266
new_n2870.in[1] (.names)                                                                                                              0.900     4.166
new_n2870.out[0] (.names)                                                                                                             0.261     4.427
new_n2899_1.in[1] (.names)                                                                                                            0.100     4.527
new_n2899_1.out[0] (.names)                                                                                                           0.261     4.788
new_n2922.in[1] (.names)                                                                                                              0.337     5.125
new_n2922.out[0] (.names)                                                                                                             0.235     5.360
new_n2923_1.in[1] (.names)                                                                                                            0.766     6.125
new_n2923_1.out[0] (.names)                                                                                                           0.261     6.386
new_n2958_1.in[0] (.names)                                                                                                            0.482     6.869
new_n2958_1.out[0] (.names)                                                                                                           0.261     7.130
new_n2966.in[5] (.names)                                                                                                              0.100     7.230
new_n2966.out[0] (.names)                                                                                                             0.261     7.491
new_n2964_1.in[1] (.names)                                                                                                            0.472     7.963
new_n2964_1.out[0] (.names)                                                                                                           0.235     8.198
new_n2978_1.in[0] (.names)                                                                                                            0.476     8.674
new_n2978_1.out[0] (.names)                                                                                                           0.235     8.909
new_n2977.in[1] (.names)                                                                                                              0.100     9.009
new_n2977.out[0] (.names)                                                                                                             0.261     9.270
n358.in[2] (.names)                                                                                                                   0.625     9.894
n358.out[0] (.names)                                                                                                                  0.235    10.129
$auto$hard_block.cc:122:cell_hard_block$2679.B[79].D[0] (.latch)                                                                      0.000    10.129
data arrival time                                                                                                                              10.129

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[79].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.129
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.153


#Path 18
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.501     0.668
new_n3945.out[0] (.names)                                                                0.261     0.929
new_n3950.in[0] (.names)                                                                 0.620     1.549
new_n3950.out[0] (.names)                                                                0.235     1.784
new_n3952.in[0] (.names)                                                                 0.100     1.884
new_n3952.out[0] (.names)                                                                0.235     2.119
new_n3959_1.in[0] (.names)                                                               0.100     2.219
new_n3959_1.out[0] (.names)                                                              0.235     2.454
new_n3962.in[0] (.names)                                                                 0.100     2.554
new_n3962.out[0] (.names)                                                                0.235     2.789
new_n3965.in[0] (.names)                                                                 0.100     2.889
new_n3965.out[0] (.names)                                                                0.235     3.124
new_n3968_1.in[0] (.names)                                                               0.100     3.224
new_n3968_1.out[0] (.names)                                                              0.235     3.459
new_n3971.in[0] (.names)                                                                 0.485     3.943
new_n3971.out[0] (.names)                                                                0.235     4.178
new_n3974_1.in[0] (.names)                                                               0.100     4.278
new_n3974_1.out[0] (.names)                                                              0.235     4.513
new_n3977.in[0] (.names)                                                                 0.100     4.613
new_n3977.out[0] (.names)                                                                0.235     4.848
new_n3980.in[0] (.names)                                                                 0.756     5.604
new_n3980.out[0] (.names)                                                                0.235     5.839
new_n3983_1.in[0] (.names)                                                               0.100     5.939
new_n3983_1.out[0] (.names)                                                              0.235     6.174
new_n3986.in[0] (.names)                                                                 0.100     6.274
new_n3986.out[0] (.names)                                                                0.235     6.509
new_n3996.in[0] (.names)                                                                 0.100     6.609
new_n3996.out[0] (.names)                                                                0.261     6.870
new_n4004_1.in[2] (.names)                                                               0.100     6.970
new_n4004_1.out[0] (.names)                                                              0.261     7.231
new_n4010.in[0] (.names)                                                                 0.100     7.331
new_n4010.out[0] (.names)                                                                0.235     7.566
new_n4020.in[0] (.names)                                                                 0.100     7.666
new_n4020.out[0] (.names)                                                                0.261     7.927
new_n4019_1.in[0] (.names)                                                               0.618     8.545
new_n4019_1.out[0] (.names)                                                              0.235     8.780
new_n4018_1.in[3] (.names)                                                               0.332     9.112
new_n4018_1.out[0] (.names)                                                              0.235     9.347
n3393.in[2] (.names)                                                                     0.481     9.828
n3393.out[0] (.names)                                                                    0.235    10.063
$auto$hard_block.cc:122:cell_hard_block$2931.B[57].D[0] (.latch)                         0.000    10.063
data arrival time                                                                                 10.063

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.063
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.087


#Path 19
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[80].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.645     0.811
new_n2774.out[0] (.names)                                                                                                             0.235     1.046
new_n2805.in[0] (.names)                                                                                                              0.337     1.383
new_n2805.out[0] (.names)                                                                                                             0.235     1.618
new_n2830.in[0] (.names)                                                                                                              0.486     2.103
new_n2830.out[0] (.names)                                                                                                             0.261     2.364
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.699
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.960
new_n2873_1.in[0] (.names)                                                                                                            0.336     3.296
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.557
new_n2911.in[0] (.names)                                                                                                              0.466     4.023
new_n2911.out[0] (.names)                                                                                                             0.261     4.284
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.762
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.023
new_n2954_1.in[0] (.names)                                                                                                            0.617     5.639
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.874
new_n2973_1.in[4] (.names)                                                                                                            0.477     6.351
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.612
new_n2999_1.in[1] (.names)                                                                                                            0.482     7.094
new_n2999_1.out[0] (.names)                                                                                                           0.261     7.355
new_n2998_1.in[0] (.names)                                                                                                            0.478     7.833
new_n2998_1.out[0] (.names)                                                                                                           0.235     8.068
new_n2997.in[1] (.names)                                                                                                              0.485     8.553
new_n2997.out[0] (.names)                                                                                                             0.235     8.788
new_n2996.in[0] (.names)                                                                                                              0.100     8.888
new_n2996.out[0] (.names)                                                                                                             0.235     9.123
new_n2995.in[4] (.names)                                                                                                              0.338     9.461
new_n2995.out[0] (.names)                                                                                                             0.261     9.722
n363.in[3] (.names)                                                                                                                   0.100     9.822
n363.out[0] (.names)                                                                                                                  0.235    10.057
$auto$hard_block.cc:122:cell_hard_block$2679.B[80].D[0] (.latch)                                                                      0.000    10.057
data arrival time                                                                                                                              10.057

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[80].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.057
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.080


#Path 20
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.501     0.668
new_n3945.out[0] (.names)                                                                0.261     0.929
new_n3950.in[0] (.names)                                                                 0.620     1.549
new_n3950.out[0] (.names)                                                                0.235     1.784
new_n3952.in[0] (.names)                                                                 0.100     1.884
new_n3952.out[0] (.names)                                                                0.235     2.119
new_n3959_1.in[0] (.names)                                                               0.100     2.219
new_n3959_1.out[0] (.names)                                                              0.235     2.454
new_n3962.in[0] (.names)                                                                 0.100     2.554
new_n3962.out[0] (.names)                                                                0.235     2.789
new_n3965.in[0] (.names)                                                                 0.100     2.889
new_n3965.out[0] (.names)                                                                0.235     3.124
new_n3968_1.in[0] (.names)                                                               0.100     3.224
new_n3968_1.out[0] (.names)                                                              0.235     3.459
new_n3971.in[0] (.names)                                                                 0.485     3.943
new_n3971.out[0] (.names)                                                                0.235     4.178
new_n3974_1.in[0] (.names)                                                               0.100     4.278
new_n3974_1.out[0] (.names)                                                              0.235     4.513
new_n3977.in[0] (.names)                                                                 0.100     4.613
new_n3977.out[0] (.names)                                                                0.235     4.848
new_n3980.in[0] (.names)                                                                 0.756     5.604
new_n3980.out[0] (.names)                                                                0.235     5.839
new_n3983_1.in[0] (.names)                                                               0.100     5.939
new_n3983_1.out[0] (.names)                                                              0.235     6.174
new_n3986.in[0] (.names)                                                                 0.100     6.274
new_n3986.out[0] (.names)                                                                0.235     6.509
new_n3996.in[0] (.names)                                                                 0.100     6.609
new_n3996.out[0] (.names)                                                                0.261     6.870
new_n4004_1.in[2] (.names)                                                               0.100     6.970
new_n4004_1.out[0] (.names)                                                              0.261     7.231
new_n4010.in[0] (.names)                                                                 0.100     7.331
new_n4010.out[0] (.names)                                                                0.235     7.566
new_n4020.in[0] (.names)                                                                 0.100     7.666
new_n4020.out[0] (.names)                                                                0.261     7.927
new_n4028_1.in[2] (.names)                                                               0.761     8.688
new_n4028_1.out[0] (.names)                                                              0.261     8.949
new_n4034_1.in[0] (.names)                                                               0.100     9.049
new_n4034_1.out[0] (.names)                                                              0.235     9.284
new_n4033_1.in[2] (.names)                                                               0.100     9.384
new_n4033_1.out[0] (.names)                                                              0.261     9.645
n3413.in[3] (.names)                                                                     0.100     9.745
n3413.out[0] (.names)                                                                    0.235     9.980
$auto$hard_block.cc:122:cell_hard_block$2931.B[61].D[0] (.latch)                         0.000     9.980
data arrival time                                                                                  9.980

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.980
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.004


#Path 21
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.501     0.668
new_n3945.out[0] (.names)                                                                0.261     0.929
new_n3950.in[0] (.names)                                                                 0.620     1.549
new_n3950.out[0] (.names)                                                                0.235     1.784
new_n3952.in[0] (.names)                                                                 0.100     1.884
new_n3952.out[0] (.names)                                                                0.235     2.119
new_n3959_1.in[0] (.names)                                                               0.100     2.219
new_n3959_1.out[0] (.names)                                                              0.235     2.454
new_n3962.in[0] (.names)                                                                 0.100     2.554
new_n3962.out[0] (.names)                                                                0.235     2.789
new_n3965.in[0] (.names)                                                                 0.100     2.889
new_n3965.out[0] (.names)                                                                0.235     3.124
new_n3968_1.in[0] (.names)                                                               0.100     3.224
new_n3968_1.out[0] (.names)                                                              0.235     3.459
new_n3971.in[0] (.names)                                                                 0.485     3.943
new_n3971.out[0] (.names)                                                                0.235     4.178
new_n3974_1.in[0] (.names)                                                               0.100     4.278
new_n3974_1.out[0] (.names)                                                              0.235     4.513
new_n3977.in[0] (.names)                                                                 0.100     4.613
new_n3977.out[0] (.names)                                                                0.235     4.848
new_n3980.in[0] (.names)                                                                 0.756     5.604
new_n3980.out[0] (.names)                                                                0.235     5.839
new_n3983_1.in[0] (.names)                                                               0.100     5.939
new_n3983_1.out[0] (.names)                                                              0.235     6.174
new_n3986.in[0] (.names)                                                                 0.100     6.274
new_n3986.out[0] (.names)                                                                0.235     6.509
new_n3996.in[0] (.names)                                                                 0.100     6.609
new_n3996.out[0] (.names)                                                                0.261     6.870
new_n4004_1.in[2] (.names)                                                               0.100     6.970
new_n4004_1.out[0] (.names)                                                              0.261     7.231
new_n4010.in[0] (.names)                                                                 0.100     7.331
new_n4010.out[0] (.names)                                                                0.235     7.566
new_n4020.in[0] (.names)                                                                 0.100     7.666
new_n4020.out[0] (.names)                                                                0.261     7.927
new_n4028_1.in[2] (.names)                                                               0.761     8.688
new_n4028_1.out[0] (.names)                                                              0.261     8.949
new_n4031.in[0] (.names)                                                                 0.100     9.049
new_n4031.out[0] (.names)                                                                0.261     9.310
new_n4030.in[3] (.names)                                                                 0.100     9.410
new_n4030.out[0] (.names)                                                                0.235     9.645
n3408.in[2] (.names)                                                                     0.100     9.745
n3408.out[0] (.names)                                                                    0.235     9.980
$auto$hard_block.cc:122:cell_hard_block$2931.B[60].D[0] (.latch)                         0.000     9.980
data arrival time                                                                                  9.980

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.980
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.004


#Path 22
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.736     2.576
new_n3316.out[0] (.names)                                                                0.235     2.811
new_n3319_1.in[0] (.names)                                                               0.100     2.911
new_n3319_1.out[0] (.names)                                                              0.235     3.146
new_n3322.in[0] (.names)                                                                 0.100     3.246
new_n3322.out[0] (.names)                                                                0.235     3.481
new_n3325.in[0] (.names)                                                                 0.100     3.581
new_n3325.out[0] (.names)                                                                0.235     3.816
new_n3328_1.in[0] (.names)                                                               0.100     3.916
new_n3328_1.out[0] (.names)                                                              0.235     4.151
new_n3331.in[0] (.names)                                                                 0.100     4.251
new_n3331.out[0] (.names)                                                                0.235     4.486
new_n3334_1.in[0] (.names)                                                               0.100     4.586
new_n3334_1.out[0] (.names)                                                              0.235     4.821
new_n3337.in[0] (.names)                                                                 0.865     5.686
new_n3337.out[0] (.names)                                                                0.235     5.921
new_n3340.in[0] (.names)                                                                 0.100     6.021
new_n3340.out[0] (.names)                                                                0.235     6.256
new_n3343_1.in[0] (.names)                                                               0.100     6.356
new_n3343_1.out[0] (.names)                                                              0.235     6.591
new_n3346.in[0] (.names)                                                                 0.100     6.691
new_n3346.out[0] (.names)                                                                0.235     6.926
new_n3349_1.in[0] (.names)                                                               0.100     7.026
new_n3349_1.out[0] (.names)                                                              0.235     7.261
new_n3359_1.in[0] (.names)                                                               0.100     7.361
new_n3359_1.out[0] (.names)                                                              0.261     7.622
new_n3367.in[2] (.names)                                                                 0.100     7.722
new_n3367.out[0] (.names)                                                                0.261     7.983
new_n3373_1.in[0] (.names)                                                               0.623     8.607
new_n3373_1.out[0] (.names)                                                              0.235     8.842
new_n3381.in[0] (.names)                                                                 0.100     8.942
new_n3381.out[0] (.names)                                                                0.261     9.203
new_n3388_1.in[2] (.names)                                                               0.100     9.303
new_n3388_1.out[0] (.names)                                                              0.261     9.564
n726.in[1] (.names)                                                                      0.100     9.664
n726.out[0] (.names)                                                                     0.261     9.925
$auto$hard_block.cc:122:cell_hard_block$2679.B[31].D[0] (.latch)                         0.000     9.925
data arrival time                                                                                  9.925

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[31].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.925
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.948


#Path 23
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.736     2.576
new_n3316.out[0] (.names)                                                                0.235     2.811
new_n3319_1.in[0] (.names)                                                               0.100     2.911
new_n3319_1.out[0] (.names)                                                              0.235     3.146
new_n3322.in[0] (.names)                                                                 0.100     3.246
new_n3322.out[0] (.names)                                                                0.235     3.481
new_n3325.in[0] (.names)                                                                 0.100     3.581
new_n3325.out[0] (.names)                                                                0.235     3.816
new_n3328_1.in[0] (.names)                                                               0.100     3.916
new_n3328_1.out[0] (.names)                                                              0.235     4.151
new_n3331.in[0] (.names)                                                                 0.100     4.251
new_n3331.out[0] (.names)                                                                0.235     4.486
new_n3334_1.in[0] (.names)                                                               0.100     4.586
new_n3334_1.out[0] (.names)                                                              0.235     4.821
new_n3337.in[0] (.names)                                                                 0.865     5.686
new_n3337.out[0] (.names)                                                                0.235     5.921
new_n3340.in[0] (.names)                                                                 0.100     6.021
new_n3340.out[0] (.names)                                                                0.235     6.256
new_n3343_1.in[0] (.names)                                                               0.100     6.356
new_n3343_1.out[0] (.names)                                                              0.235     6.591
new_n3346.in[0] (.names)                                                                 0.100     6.691
new_n3346.out[0] (.names)                                                                0.235     6.926
new_n3349_1.in[0] (.names)                                                               0.100     7.026
new_n3349_1.out[0] (.names)                                                              0.235     7.261
new_n3359_1.in[0] (.names)                                                               0.100     7.361
new_n3359_1.out[0] (.names)                                                              0.261     7.622
new_n3367.in[2] (.names)                                                                 0.100     7.722
new_n3367.out[0] (.names)                                                                0.261     7.983
new_n3373_1.in[0] (.names)                                                               0.623     8.607
new_n3373_1.out[0] (.names)                                                              0.235     8.842
new_n3381.in[0] (.names)                                                                 0.100     8.942
new_n3381.out[0] (.names)                                                                0.261     9.203
new_n3385.in[0] (.names)                                                                 0.100     9.303
new_n3385.out[0] (.names)                                                                0.261     9.564
n721.in[3] (.names)                                                                      0.100     9.664
n721.out[0] (.names)                                                                     0.261     9.925
$auto$hard_block.cc:122:cell_hard_block$2679.B[30].D[0] (.latch)                         0.000     9.925
data arrival time                                                                                  9.925

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[30].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.925
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.948


#Path 24
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4181.in[4] (.names)                                                                 1.074     1.241
new_n4181.out[0] (.names)                                                                0.235     1.476
new_n4184_1.in[0] (.names)                                                               0.100     1.576
new_n4184_1.out[0] (.names)                                                              0.235     1.811
new_n4186.in[0] (.names)                                                                 0.100     1.911
new_n4186.out[0] (.names)                                                                0.235     2.146
new_n4192.in[0] (.names)                                                                 0.100     2.246
new_n4192.out[0] (.names)                                                                0.235     2.481
new_n4195.in[0] (.names)                                                                 0.599     3.080
new_n4195.out[0] (.names)                                                                0.235     3.315
new_n4198_1.in[0] (.names)                                                               0.100     3.415
new_n4198_1.out[0] (.names)                                                              0.235     3.650
new_n4201.in[0] (.names)                                                                 0.100     3.750
new_n4201.out[0] (.names)                                                                0.235     3.985
new_n4204_1.in[0] (.names)                                                               0.100     4.085
new_n4204_1.out[0] (.names)                                                              0.235     4.320
new_n4207.in[0] (.names)                                                                 0.100     4.420
new_n4207.out[0] (.names)                                                                0.235     4.655
new_n4210.in[0] (.names)                                                                 0.100     4.755
new_n4210.out[0] (.names)                                                                0.235     4.990
new_n4213_1.in[0] (.names)                                                               0.100     5.090
new_n4213_1.out[0] (.names)                                                              0.235     5.325
new_n4216.in[0] (.names)                                                                 0.100     5.425
new_n4216.out[0] (.names)                                                                0.235     5.660
new_n4221.in[0] (.names)                                                                 0.753     6.414
new_n4221.out[0] (.names)                                                                0.235     6.649
new_n4224_1.in[0] (.names)                                                               0.100     6.749
new_n4224_1.out[0] (.names)                                                              0.235     6.984
new_n4230.in[0] (.names)                                                                 0.100     7.084
new_n4230.out[0] (.names)                                                                0.235     7.319
new_n4236.in[0] (.names)                                                                 0.100     7.419
new_n4236.out[0] (.names)                                                                0.235     7.654
new_n4245.in[0] (.names)                                                                 0.476     8.129
new_n4245.out[0] (.names)                                                                0.261     8.390
new_n4250.in[0] (.names)                                                                 0.100     8.490
new_n4250.out[0] (.names)                                                                0.261     8.751
new_n4249_1.in[3] (.names)                                                               0.100     8.851
new_n4249_1.out[0] (.names)                                                              0.261     9.112
n3878.in[2] (.names)                                                                     0.563     9.675
n3878.out[0] (.names)                                                                    0.235     9.910
$auto$hard_block.cc:122:cell_hard_block$2679.B[60].D[0] (.latch)                         0.000     9.910
data arrival time                                                                                  9.910

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.910
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.934


#Path 25
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.736     2.576
new_n3316.out[0] (.names)                                                                0.235     2.811
new_n3319_1.in[0] (.names)                                                               0.100     2.911
new_n3319_1.out[0] (.names)                                                              0.235     3.146
new_n3322.in[0] (.names)                                                                 0.100     3.246
new_n3322.out[0] (.names)                                                                0.235     3.481
new_n3325.in[0] (.names)                                                                 0.100     3.581
new_n3325.out[0] (.names)                                                                0.235     3.816
new_n3328_1.in[0] (.names)                                                               0.100     3.916
new_n3328_1.out[0] (.names)                                                              0.235     4.151
new_n3331.in[0] (.names)                                                                 0.100     4.251
new_n3331.out[0] (.names)                                                                0.235     4.486
new_n3334_1.in[0] (.names)                                                               0.100     4.586
new_n3334_1.out[0] (.names)                                                              0.235     4.821
new_n3337.in[0] (.names)                                                                 0.865     5.686
new_n3337.out[0] (.names)                                                                0.235     5.921
new_n3340.in[0] (.names)                                                                 0.100     6.021
new_n3340.out[0] (.names)                                                                0.235     6.256
new_n3343_1.in[0] (.names)                                                               0.100     6.356
new_n3343_1.out[0] (.names)                                                              0.235     6.591
new_n3346.in[0] (.names)                                                                 0.100     6.691
new_n3346.out[0] (.names)                                                                0.235     6.926
new_n3349_1.in[0] (.names)                                                               0.100     7.026
new_n3349_1.out[0] (.names)                                                              0.235     7.261
new_n3359_1.in[0] (.names)                                                               0.100     7.361
new_n3359_1.out[0] (.names)                                                              0.261     7.622
new_n3367.in[2] (.names)                                                                 0.100     7.722
new_n3367.out[0] (.names)                                                                0.261     7.983
new_n3373_1.in[0] (.names)                                                               0.623     8.607
new_n3373_1.out[0] (.names)                                                              0.235     8.842
new_n3381.in[0] (.names)                                                                 0.100     8.942
new_n3381.out[0] (.names)                                                                0.261     9.203
new_n3380.in[0] (.names)                                                                 0.100     9.303
new_n3380.out[0] (.names)                                                                0.235     9.538
n716.in[4] (.names)                                                                      0.100     9.638
n716.out[0] (.names)                                                                     0.261     9.899
$auto$hard_block.cc:122:cell_hard_block$2679.B[29].D[0] (.latch)                         0.000     9.899
data arrival time                                                                                  9.899

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[29].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.899
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.922


#Path 26
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.736     2.576
new_n3316.out[0] (.names)                                                                0.235     2.811
new_n3319_1.in[0] (.names)                                                               0.100     2.911
new_n3319_1.out[0] (.names)                                                              0.235     3.146
new_n3322.in[0] (.names)                                                                 0.100     3.246
new_n3322.out[0] (.names)                                                                0.235     3.481
new_n3325.in[0] (.names)                                                                 0.100     3.581
new_n3325.out[0] (.names)                                                                0.235     3.816
new_n3328_1.in[0] (.names)                                                               0.100     3.916
new_n3328_1.out[0] (.names)                                                              0.235     4.151
new_n3331.in[0] (.names)                                                                 0.100     4.251
new_n3331.out[0] (.names)                                                                0.235     4.486
new_n3334_1.in[0] (.names)                                                               0.100     4.586
new_n3334_1.out[0] (.names)                                                              0.235     4.821
new_n3337.in[0] (.names)                                                                 0.865     5.686
new_n3337.out[0] (.names)                                                                0.235     5.921
new_n3340.in[0] (.names)                                                                 0.100     6.021
new_n3340.out[0] (.names)                                                                0.235     6.256
new_n3343_1.in[0] (.names)                                                               0.100     6.356
new_n3343_1.out[0] (.names)                                                              0.235     6.591
new_n3346.in[0] (.names)                                                                 0.100     6.691
new_n3346.out[0] (.names)                                                                0.235     6.926
new_n3349_1.in[0] (.names)                                                               0.100     7.026
new_n3349_1.out[0] (.names)                                                              0.235     7.261
new_n3359_1.in[0] (.names)                                                               0.100     7.361
new_n3359_1.out[0] (.names)                                                              0.261     7.622
new_n3367.in[2] (.names)                                                                 0.100     7.722
new_n3367.out[0] (.names)                                                                0.261     7.983
new_n3373_1.in[0] (.names)                                                               0.623     8.607
new_n3373_1.out[0] (.names)                                                              0.235     8.842
new_n3375.in[0] (.names)                                                                 0.338     9.180
new_n3375.out[0] (.names)                                                                0.261     9.441
n706.in[4] (.names)                                                                      0.100     9.541
n706.out[0] (.names)                                                                     0.261     9.802
$auto$hard_block.cc:122:cell_hard_block$2679.B[27].D[0] (.latch)                         0.000     9.802
data arrival time                                                                                  9.802

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[27].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.802
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.825


#Path 27
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[63].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.652     0.819
new_n4044_1.out[0] (.names)                                                              0.261     1.080
new_n4050.in[0] (.names)                                                                 0.466     1.545
new_n4050.out[0] (.names)                                                                0.235     1.780
new_n4053_1.in[0] (.names)                                                               0.100     1.880
new_n4053_1.out[0] (.names)                                                              0.235     2.115
new_n4058_1.in[0] (.names)                                                               0.100     2.215
new_n4058_1.out[0] (.names)                                                              0.235     2.450
new_n4062.in[0] (.names)                                                                 0.100     2.550
new_n4062.out[0] (.names)                                                                0.235     2.785
new_n4065.in[0] (.names)                                                                 0.100     2.885
new_n4065.out[0] (.names)                                                                0.235     3.120
new_n4068_1.in[0] (.names)                                                               0.100     3.220
new_n4068_1.out[0] (.names)                                                              0.235     3.455
new_n4071.in[0] (.names)                                                                 0.100     3.555
new_n4071.out[0] (.names)                                                                0.235     3.790
new_n4074_1.in[0] (.names)                                                               0.100     3.890
new_n4074_1.out[0] (.names)                                                              0.235     4.125
new_n4077.in[0] (.names)                                                                 0.615     4.740
new_n4077.out[0] (.names)                                                                0.235     4.975
new_n4080.in[0] (.names)                                                                 0.100     5.075
new_n4080.out[0] (.names)                                                                0.235     5.310
new_n4083_1.in[0] (.names)                                                               0.100     5.410
new_n4083_1.out[0] (.names)                                                              0.235     5.645
new_n4086.in[0] (.names)                                                                 0.100     5.745
new_n4086.out[0] (.names)                                                                0.235     5.980
new_n4095.in[0] (.names)                                                                 0.100     6.080
new_n4095.out[0] (.names)                                                                0.261     6.341
new_n4103_1.in[2] (.names)                                                               0.100     6.441
new_n4103_1.out[0] (.names)                                                              0.261     6.702
new_n4109_1.in[0] (.names)                                                               0.591     7.293
new_n4109_1.out[0] (.names)                                                              0.235     7.528
new_n4119_1.in[0] (.names)                                                               0.100     7.628
new_n4119_1.out[0] (.names)                                                              0.261     7.889
new_n4127.in[2] (.names)                                                                 0.100     7.989
new_n4127.out[0] (.names)                                                                0.261     8.250
new_n4132.in[0] (.names)                                                                 0.100     8.350
new_n4132.out[0] (.names)                                                                0.235     8.585
new_n4131.in[2] (.names)                                                                 0.100     8.685
new_n4131.out[0] (.names)                                                                0.261     8.946
n3573.in[3] (.names)                                                                     0.595     9.541
n3573.out[0] (.names)                                                                    0.235     9.776
$auto$hard_block.cc:122:cell_hard_block$2934.B[63].D[0] (.latch)                         0.000     9.776
data arrival time                                                                                  9.776

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[63].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.776
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.799


#Path 28
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[62].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.652     0.819
new_n4044_1.out[0] (.names)                                                              0.261     1.080
new_n4050.in[0] (.names)                                                                 0.466     1.545
new_n4050.out[0] (.names)                                                                0.235     1.780
new_n4053_1.in[0] (.names)                                                               0.100     1.880
new_n4053_1.out[0] (.names)                                                              0.235     2.115
new_n4058_1.in[0] (.names)                                                               0.100     2.215
new_n4058_1.out[0] (.names)                                                              0.235     2.450
new_n4062.in[0] (.names)                                                                 0.100     2.550
new_n4062.out[0] (.names)                                                                0.235     2.785
new_n4065.in[0] (.names)                                                                 0.100     2.885
new_n4065.out[0] (.names)                                                                0.235     3.120
new_n4068_1.in[0] (.names)                                                               0.100     3.220
new_n4068_1.out[0] (.names)                                                              0.235     3.455
new_n4071.in[0] (.names)                                                                 0.100     3.555
new_n4071.out[0] (.names)                                                                0.235     3.790
new_n4074_1.in[0] (.names)                                                               0.100     3.890
new_n4074_1.out[0] (.names)                                                              0.235     4.125
new_n4077.in[0] (.names)                                                                 0.615     4.740
new_n4077.out[0] (.names)                                                                0.235     4.975
new_n4080.in[0] (.names)                                                                 0.100     5.075
new_n4080.out[0] (.names)                                                                0.235     5.310
new_n4083_1.in[0] (.names)                                                               0.100     5.410
new_n4083_1.out[0] (.names)                                                              0.235     5.645
new_n4086.in[0] (.names)                                                                 0.100     5.745
new_n4086.out[0] (.names)                                                                0.235     5.980
new_n4095.in[0] (.names)                                                                 0.100     6.080
new_n4095.out[0] (.names)                                                                0.261     6.341
new_n4103_1.in[2] (.names)                                                               0.100     6.441
new_n4103_1.out[0] (.names)                                                              0.261     6.702
new_n4109_1.in[0] (.names)                                                               0.591     7.293
new_n4109_1.out[0] (.names)                                                              0.235     7.528
new_n4119_1.in[0] (.names)                                                               0.100     7.628
new_n4119_1.out[0] (.names)                                                              0.261     7.889
new_n4127.in[2] (.names)                                                                 0.100     7.989
new_n4127.out[0] (.names)                                                                0.261     8.250
new_n4129_1.in[0] (.names)                                                               0.338     8.588
new_n4129_1.out[0] (.names)                                                              0.261     8.849
n3568.in[4] (.names)                                                                     0.622     9.471
n3568.out[0] (.names)                                                                    0.261     9.732
$auto$hard_block.cc:122:cell_hard_block$2934.B[62].D[0] (.latch)                         0.000     9.732
data arrival time                                                                                  9.732

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[62].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.732
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.756


#Path 29
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.652     0.819
new_n4044_1.out[0] (.names)                                                              0.261     1.080
new_n4050.in[0] (.names)                                                                 0.466     1.545
new_n4050.out[0] (.names)                                                                0.235     1.780
new_n4053_1.in[0] (.names)                                                               0.100     1.880
new_n4053_1.out[0] (.names)                                                              0.235     2.115
new_n4058_1.in[0] (.names)                                                               0.100     2.215
new_n4058_1.out[0] (.names)                                                              0.235     2.450
new_n4062.in[0] (.names)                                                                 0.100     2.550
new_n4062.out[0] (.names)                                                                0.235     2.785
new_n4065.in[0] (.names)                                                                 0.100     2.885
new_n4065.out[0] (.names)                                                                0.235     3.120
new_n4068_1.in[0] (.names)                                                               0.100     3.220
new_n4068_1.out[0] (.names)                                                              0.235     3.455
new_n4071.in[0] (.names)                                                                 0.100     3.555
new_n4071.out[0] (.names)                                                                0.235     3.790
new_n4074_1.in[0] (.names)                                                               0.100     3.890
new_n4074_1.out[0] (.names)                                                              0.235     4.125
new_n4077.in[0] (.names)                                                                 0.615     4.740
new_n4077.out[0] (.names)                                                                0.235     4.975
new_n4080.in[0] (.names)                                                                 0.100     5.075
new_n4080.out[0] (.names)                                                                0.235     5.310
new_n4083_1.in[0] (.names)                                                               0.100     5.410
new_n4083_1.out[0] (.names)                                                              0.235     5.645
new_n4086.in[0] (.names)                                                                 0.100     5.745
new_n4086.out[0] (.names)                                                                0.235     5.980
new_n4095.in[0] (.names)                                                                 0.100     6.080
new_n4095.out[0] (.names)                                                                0.261     6.341
new_n4103_1.in[2] (.names)                                                               0.100     6.441
new_n4103_1.out[0] (.names)                                                              0.261     6.702
new_n4109_1.in[0] (.names)                                                               0.591     7.293
new_n4109_1.out[0] (.names)                                                              0.235     7.528
new_n4112.in[0] (.names)                                                                 0.469     7.997
new_n4112.out[0] (.names)                                                                0.235     8.232
new_n4115.in[0] (.names)                                                                 0.575     8.807
new_n4115.out[0] (.names)                                                                0.235     9.042
new_n4114_1.in[1] (.names)                                                               0.100     9.142
new_n4114_1.out[0] (.names)                                                              0.235     9.377
n3548.in[2] (.names)                                                                     0.100     9.477
n3548.out[0] (.names)                                                                    0.235     9.712
$auto$hard_block.cc:122:cell_hard_block$2934.B[58].D[0] (.latch)                         0.000     9.712
data arrival time                                                                                  9.712

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.712
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.735


#Path 30
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.736     2.576
new_n3316.out[0] (.names)                                                                0.235     2.811
new_n3319_1.in[0] (.names)                                                               0.100     2.911
new_n3319_1.out[0] (.names)                                                              0.235     3.146
new_n3322.in[0] (.names)                                                                 0.100     3.246
new_n3322.out[0] (.names)                                                                0.235     3.481
new_n3325.in[0] (.names)                                                                 0.100     3.581
new_n3325.out[0] (.names)                                                                0.235     3.816
new_n3328_1.in[0] (.names)                                                               0.100     3.916
new_n3328_1.out[0] (.names)                                                              0.235     4.151
new_n3331.in[0] (.names)                                                                 0.100     4.251
new_n3331.out[0] (.names)                                                                0.235     4.486
new_n3334_1.in[0] (.names)                                                               0.100     4.586
new_n3334_1.out[0] (.names)                                                              0.235     4.821
new_n3337.in[0] (.names)                                                                 0.865     5.686
new_n3337.out[0] (.names)                                                                0.235     5.921
new_n3340.in[0] (.names)                                                                 0.100     6.021
new_n3340.out[0] (.names)                                                                0.235     6.256
new_n3343_1.in[0] (.names)                                                               0.100     6.356
new_n3343_1.out[0] (.names)                                                              0.235     6.591
new_n3346.in[0] (.names)                                                                 0.100     6.691
new_n3346.out[0] (.names)                                                                0.235     6.926
new_n3349_1.in[0] (.names)                                                               0.100     7.026
new_n3349_1.out[0] (.names)                                                              0.235     7.261
new_n3359_1.in[0] (.names)                                                               0.100     7.361
new_n3359_1.out[0] (.names)                                                              0.261     7.622
new_n3367.in[2] (.names)                                                                 0.100     7.722
new_n3367.out[0] (.names)                                                                0.261     7.983
new_n3373_1.in[0] (.names)                                                               0.623     8.607
new_n3373_1.out[0] (.names)                                                              0.235     8.842
new_n3372.in[1] (.names)                                                                 0.290     9.132
new_n3372.out[0] (.names)                                                                0.235     9.367
n701.in[2] (.names)                                                                      0.100     9.467
n701.out[0] (.names)                                                                     0.235     9.702
$auto$hard_block.cc:122:cell_hard_block$2679.B[26].D[0] (.latch)                         0.000     9.702
data arrival time                                                                                  9.702

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[26].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.702
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.726


#Path 31
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.501     0.668
new_n3945.out[0] (.names)                                                                0.261     0.929
new_n3950.in[0] (.names)                                                                 0.620     1.549
new_n3950.out[0] (.names)                                                                0.235     1.784
new_n3952.in[0] (.names)                                                                 0.100     1.884
new_n3952.out[0] (.names)                                                                0.235     2.119
new_n3959_1.in[0] (.names)                                                               0.100     2.219
new_n3959_1.out[0] (.names)                                                              0.235     2.454
new_n3962.in[0] (.names)                                                                 0.100     2.554
new_n3962.out[0] (.names)                                                                0.235     2.789
new_n3965.in[0] (.names)                                                                 0.100     2.889
new_n3965.out[0] (.names)                                                                0.235     3.124
new_n3968_1.in[0] (.names)                                                               0.100     3.224
new_n3968_1.out[0] (.names)                                                              0.235     3.459
new_n3971.in[0] (.names)                                                                 0.485     3.943
new_n3971.out[0] (.names)                                                                0.235     4.178
new_n3974_1.in[0] (.names)                                                               0.100     4.278
new_n3974_1.out[0] (.names)                                                              0.235     4.513
new_n3977.in[0] (.names)                                                                 0.100     4.613
new_n3977.out[0] (.names)                                                                0.235     4.848
new_n3980.in[0] (.names)                                                                 0.756     5.604
new_n3980.out[0] (.names)                                                                0.235     5.839
new_n3983_1.in[0] (.names)                                                               0.100     5.939
new_n3983_1.out[0] (.names)                                                              0.235     6.174
new_n3986.in[0] (.names)                                                                 0.100     6.274
new_n3986.out[0] (.names)                                                                0.235     6.509
new_n3996.in[0] (.names)                                                                 0.100     6.609
new_n3996.out[0] (.names)                                                                0.261     6.870
new_n4004_1.in[2] (.names)                                                               0.100     6.970
new_n4004_1.out[0] (.names)                                                              0.261     7.231
new_n4010.in[0] (.names)                                                                 0.100     7.331
new_n4010.out[0] (.names)                                                                0.235     7.566
new_n4020.in[0] (.names)                                                                 0.100     7.666
new_n4020.out[0] (.names)                                                                0.261     7.927
new_n4028_1.in[2] (.names)                                                               0.761     8.688
new_n4028_1.out[0] (.names)                                                              0.261     8.949
new_n4027.in[2] (.names)                                                                 0.100     9.049
new_n4027.out[0] (.names)                                                                0.261     9.310
n3403.in[3] (.names)                                                                     0.100     9.410
n3403.out[0] (.names)                                                                    0.235     9.645
$auto$hard_block.cc:122:cell_hard_block$2931.B[59].D[0] (.latch)                         0.000     9.645
data arrival time                                                                                  9.645

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.645
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.669


#Path 32
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[78].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.645     0.811
new_n2771.out[0] (.names)                                                                                                             0.235     1.046
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.384
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.619
new_n2815.in[1] (.names)                                                                                                              0.478     2.097
new_n2815.out[0] (.names)                                                                                                             0.261     2.358
new_n2826.in[1] (.names)                                                                                                              0.338     2.696
new_n2826.out[0] (.names)                                                                                                             0.235     2.931
new_n2839_1.in[0] (.names)                                                                                                            0.100     3.031
new_n2839_1.out[0] (.names)                                                                                                           0.235     3.266
new_n2870.in[1] (.names)                                                                                                              0.900     4.166
new_n2870.out[0] (.names)                                                                                                             0.261     4.427
new_n2899_1.in[1] (.names)                                                                                                            0.100     4.527
new_n2899_1.out[0] (.names)                                                                                                           0.261     4.788
new_n2922.in[1] (.names)                                                                                                              0.337     5.125
new_n2922.out[0] (.names)                                                                                                             0.235     5.360
new_n2923_1.in[1] (.names)                                                                                                            0.766     6.125
new_n2923_1.out[0] (.names)                                                                                                           0.261     6.386
new_n2958_1.in[0] (.names)                                                                                                            0.482     6.869
new_n2958_1.out[0] (.names)                                                                                                           0.261     7.130
new_n2966.in[5] (.names)                                                                                                              0.100     7.230
new_n2966.out[0] (.names)                                                                                                             0.261     7.491
new_n2964_1.in[1] (.names)                                                                                                            0.472     7.963
new_n2964_1.out[0] (.names)                                                                                                           0.235     8.198
new_n2963_1.in[0] (.names)                                                                                                            0.476     8.674
new_n2963_1.out[0] (.names)                                                                                                           0.235     8.909
n353.in[4] (.names)                                                                                                                   0.473     9.382
n353.out[0] (.names)                                                                                                                  0.261     9.643
$auto$hard_block.cc:122:cell_hard_block$2679.B[78].D[0] (.latch)                                                                      0.000     9.643
data arrival time                                                                                                                               9.643

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[78].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.643
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.667


#Path 33
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.736     2.576
new_n3316.out[0] (.names)                                                                0.235     2.811
new_n3319_1.in[0] (.names)                                                               0.100     2.911
new_n3319_1.out[0] (.names)                                                              0.235     3.146
new_n3322.in[0] (.names)                                                                 0.100     3.246
new_n3322.out[0] (.names)                                                                0.235     3.481
new_n3325.in[0] (.names)                                                                 0.100     3.581
new_n3325.out[0] (.names)                                                                0.235     3.816
new_n3328_1.in[0] (.names)                                                               0.100     3.916
new_n3328_1.out[0] (.names)                                                              0.235     4.151
new_n3331.in[0] (.names)                                                                 0.100     4.251
new_n3331.out[0] (.names)                                                                0.235     4.486
new_n3334_1.in[0] (.names)                                                               0.100     4.586
new_n3334_1.out[0] (.names)                                                              0.235     4.821
new_n3337.in[0] (.names)                                                                 0.865     5.686
new_n3337.out[0] (.names)                                                                0.235     5.921
new_n3340.in[0] (.names)                                                                 0.100     6.021
new_n3340.out[0] (.names)                                                                0.235     6.256
new_n3343_1.in[0] (.names)                                                               0.100     6.356
new_n3343_1.out[0] (.names)                                                              0.235     6.591
new_n3346.in[0] (.names)                                                                 0.100     6.691
new_n3346.out[0] (.names)                                                                0.235     6.926
new_n3349_1.in[0] (.names)                                                               0.100     7.026
new_n3349_1.out[0] (.names)                                                              0.235     7.261
new_n3359_1.in[0] (.names)                                                               0.100     7.361
new_n3359_1.out[0] (.names)                                                              0.261     7.622
new_n3367.in[2] (.names)                                                                 0.100     7.722
new_n3367.out[0] (.names)                                                                0.261     7.983
new_n3370.in[0] (.names)                                                                 0.597     8.581
new_n3370.out[0] (.names)                                                                0.261     8.842
new_n3369_1.in[3] (.names)                                                               0.100     8.942
new_n3369_1.out[0] (.names)                                                              0.235     9.177
n696.in[2] (.names)                                                                      0.100     9.277
n696.out[0] (.names)                                                                     0.235     9.512
$auto$hard_block.cc:122:cell_hard_block$2679.B[25].D[0] (.latch)                         0.000     9.512
data arrival time                                                                                  9.512

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[25].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.512
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.535


#Path 34
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[62].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4181.in[4] (.names)                                                                 1.074     1.241
new_n4181.out[0] (.names)                                                                0.235     1.476
new_n4184_1.in[0] (.names)                                                               0.100     1.576
new_n4184_1.out[0] (.names)                                                              0.235     1.811
new_n4186.in[0] (.names)                                                                 0.100     1.911
new_n4186.out[0] (.names)                                                                0.235     2.146
new_n4192.in[0] (.names)                                                                 0.100     2.246
new_n4192.out[0] (.names)                                                                0.235     2.481
new_n4195.in[0] (.names)                                                                 0.599     3.080
new_n4195.out[0] (.names)                                                                0.235     3.315
new_n4198_1.in[0] (.names)                                                               0.100     3.415
new_n4198_1.out[0] (.names)                                                              0.235     3.650
new_n4201.in[0] (.names)                                                                 0.100     3.750
new_n4201.out[0] (.names)                                                                0.235     3.985
new_n4204_1.in[0] (.names)                                                               0.100     4.085
new_n4204_1.out[0] (.names)                                                              0.235     4.320
new_n4207.in[0] (.names)                                                                 0.100     4.420
new_n4207.out[0] (.names)                                                                0.235     4.655
new_n4210.in[0] (.names)                                                                 0.100     4.755
new_n4210.out[0] (.names)                                                                0.235     4.990
new_n4213_1.in[0] (.names)                                                               0.100     5.090
new_n4213_1.out[0] (.names)                                                              0.235     5.325
new_n4216.in[0] (.names)                                                                 0.100     5.425
new_n4216.out[0] (.names)                                                                0.235     5.660
new_n4221.in[0] (.names)                                                                 0.753     6.414
new_n4221.out[0] (.names)                                                                0.235     6.649
new_n4224_1.in[0] (.names)                                                               0.100     6.749
new_n4224_1.out[0] (.names)                                                              0.235     6.984
new_n4230.in[0] (.names)                                                                 0.100     7.084
new_n4230.out[0] (.names)                                                                0.235     7.319
new_n4236.in[0] (.names)                                                                 0.100     7.419
new_n4236.out[0] (.names)                                                                0.235     7.654
new_n4245.in[0] (.names)                                                                 0.476     8.129
new_n4245.out[0] (.names)                                                                0.261     8.390
new_n4253_1.in[2] (.names)                                                               0.100     8.490
new_n4253_1.out[0] (.names)                                                              0.261     8.751
new_n4255.in[0] (.names)                                                                 0.100     8.851
new_n4255.out[0] (.names)                                                                0.261     9.112
n3888.in[4] (.names)                                                                     0.100     9.212
n3888.out[0] (.names)                                                                    0.261     9.473
$auto$hard_block.cc:122:cell_hard_block$2679.B[62].D[0] (.latch)                         0.000     9.473
data arrival time                                                                                  9.473

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[62].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.473
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.497


#Path 35
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.501     0.668
new_n3945.out[0] (.names)                                                                0.261     0.929
new_n3950.in[0] (.names)                                                                 0.620     1.549
new_n3950.out[0] (.names)                                                                0.235     1.784
new_n3952.in[0] (.names)                                                                 0.100     1.884
new_n3952.out[0] (.names)                                                                0.235     2.119
new_n3959_1.in[0] (.names)                                                               0.100     2.219
new_n3959_1.out[0] (.names)                                                              0.235     2.454
new_n3962.in[0] (.names)                                                                 0.100     2.554
new_n3962.out[0] (.names)                                                                0.235     2.789
new_n3965.in[0] (.names)                                                                 0.100     2.889
new_n3965.out[0] (.names)                                                                0.235     3.124
new_n3968_1.in[0] (.names)                                                               0.100     3.224
new_n3968_1.out[0] (.names)                                                              0.235     3.459
new_n3971.in[0] (.names)                                                                 0.485     3.943
new_n3971.out[0] (.names)                                                                0.235     4.178
new_n3974_1.in[0] (.names)                                                               0.100     4.278
new_n3974_1.out[0] (.names)                                                              0.235     4.513
new_n3977.in[0] (.names)                                                                 0.100     4.613
new_n3977.out[0] (.names)                                                                0.235     4.848
new_n3980.in[0] (.names)                                                                 0.756     5.604
new_n3980.out[0] (.names)                                                                0.235     5.839
new_n3983_1.in[0] (.names)                                                               0.100     5.939
new_n3983_1.out[0] (.names)                                                              0.235     6.174
new_n3986.in[0] (.names)                                                                 0.100     6.274
new_n3986.out[0] (.names)                                                                0.235     6.509
new_n3996.in[0] (.names)                                                                 0.100     6.609
new_n3996.out[0] (.names)                                                                0.261     6.870
new_n4004_1.in[2] (.names)                                                               0.100     6.970
new_n4004_1.out[0] (.names)                                                              0.261     7.231
new_n4010.in[0] (.names)                                                                 0.100     7.331
new_n4010.out[0] (.names)                                                                0.235     7.566
new_n4020.in[0] (.names)                                                                 0.100     7.666
new_n4020.out[0] (.names)                                                                0.261     7.927
new_n4025.in[2] (.names)                                                                 0.618     8.545
new_n4025.out[0] (.names)                                                                0.235     8.780
new_n4024_1.in[1] (.names)                                                               0.100     8.880
new_n4024_1.out[0] (.names)                                                              0.235     9.115
n3398.in[2] (.names)                                                                     0.100     9.215
n3398.out[0] (.names)                                                                    0.235     9.450
$auto$hard_block.cc:122:cell_hard_block$2931.B[58].D[0] (.latch)                         0.000     9.450
data arrival time                                                                                  9.450

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.450
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.473


#Path 36
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[63].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4181.in[4] (.names)                                                                 1.074     1.241
new_n4181.out[0] (.names)                                                                0.235     1.476
new_n4184_1.in[0] (.names)                                                               0.100     1.576
new_n4184_1.out[0] (.names)                                                              0.235     1.811
new_n4186.in[0] (.names)                                                                 0.100     1.911
new_n4186.out[0] (.names)                                                                0.235     2.146
new_n4192.in[0] (.names)                                                                 0.100     2.246
new_n4192.out[0] (.names)                                                                0.235     2.481
new_n4195.in[0] (.names)                                                                 0.599     3.080
new_n4195.out[0] (.names)                                                                0.235     3.315
new_n4198_1.in[0] (.names)                                                               0.100     3.415
new_n4198_1.out[0] (.names)                                                              0.235     3.650
new_n4201.in[0] (.names)                                                                 0.100     3.750
new_n4201.out[0] (.names)                                                                0.235     3.985
new_n4204_1.in[0] (.names)                                                               0.100     4.085
new_n4204_1.out[0] (.names)                                                              0.235     4.320
new_n4207.in[0] (.names)                                                                 0.100     4.420
new_n4207.out[0] (.names)                                                                0.235     4.655
new_n4210.in[0] (.names)                                                                 0.100     4.755
new_n4210.out[0] (.names)                                                                0.235     4.990
new_n4213_1.in[0] (.names)                                                               0.100     5.090
new_n4213_1.out[0] (.names)                                                              0.235     5.325
new_n4216.in[0] (.names)                                                                 0.100     5.425
new_n4216.out[0] (.names)                                                                0.235     5.660
new_n4221.in[0] (.names)                                                                 0.753     6.414
new_n4221.out[0] (.names)                                                                0.235     6.649
new_n4224_1.in[0] (.names)                                                               0.100     6.749
new_n4224_1.out[0] (.names)                                                              0.235     6.984
new_n4230.in[0] (.names)                                                                 0.100     7.084
new_n4230.out[0] (.names)                                                                0.235     7.319
new_n4236.in[0] (.names)                                                                 0.100     7.419
new_n4236.out[0] (.names)                                                                0.235     7.654
new_n4245.in[0] (.names)                                                                 0.476     8.129
new_n4245.out[0] (.names)                                                                0.261     8.390
new_n4253_1.in[2] (.names)                                                               0.100     8.490
new_n4253_1.out[0] (.names)                                                              0.261     8.751
new_n4257.in[0] (.names)                                                                 0.100     8.851
new_n4257.out[0] (.names)                                                                0.235     9.086
n3893.in[1] (.names)                                                                     0.100     9.186
n3893.out[0] (.names)                                                                    0.261     9.447
$auto$hard_block.cc:122:cell_hard_block$2679.B[63].D[0] (.latch)                         0.000     9.447
data arrival time                                                                                  9.447

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[63].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.447
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.471


#Path 37
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4181.in[4] (.names)                                                                 1.074     1.241
new_n4181.out[0] (.names)                                                                0.235     1.476
new_n4184_1.in[0] (.names)                                                               0.100     1.576
new_n4184_1.out[0] (.names)                                                              0.235     1.811
new_n4186.in[0] (.names)                                                                 0.100     1.911
new_n4186.out[0] (.names)                                                                0.235     2.146
new_n4192.in[0] (.names)                                                                 0.100     2.246
new_n4192.out[0] (.names)                                                                0.235     2.481
new_n4195.in[0] (.names)                                                                 0.599     3.080
new_n4195.out[0] (.names)                                                                0.235     3.315
new_n4198_1.in[0] (.names)                                                               0.100     3.415
new_n4198_1.out[0] (.names)                                                              0.235     3.650
new_n4201.in[0] (.names)                                                                 0.100     3.750
new_n4201.out[0] (.names)                                                                0.235     3.985
new_n4204_1.in[0] (.names)                                                               0.100     4.085
new_n4204_1.out[0] (.names)                                                              0.235     4.320
new_n4207.in[0] (.names)                                                                 0.100     4.420
new_n4207.out[0] (.names)                                                                0.235     4.655
new_n4210.in[0] (.names)                                                                 0.100     4.755
new_n4210.out[0] (.names)                                                                0.235     4.990
new_n4213_1.in[0] (.names)                                                               0.100     5.090
new_n4213_1.out[0] (.names)                                                              0.235     5.325
new_n4216.in[0] (.names)                                                                 0.100     5.425
new_n4216.out[0] (.names)                                                                0.235     5.660
new_n4221.in[0] (.names)                                                                 0.753     6.414
new_n4221.out[0] (.names)                                                                0.235     6.649
new_n4224_1.in[0] (.names)                                                               0.100     6.749
new_n4224_1.out[0] (.names)                                                              0.235     6.984
new_n4230.in[0] (.names)                                                                 0.100     7.084
new_n4230.out[0] (.names)                                                                0.235     7.319
new_n4236.in[0] (.names)                                                                 0.100     7.419
new_n4236.out[0] (.names)                                                                0.235     7.654
new_n4245.in[0] (.names)                                                                 0.476     8.129
new_n4245.out[0] (.names)                                                                0.261     8.390
new_n4253_1.in[2] (.names)                                                               0.100     8.490
new_n4253_1.out[0] (.names)                                                              0.261     8.751
new_n4252.in[1] (.names)                                                                 0.100     8.851
new_n4252.out[0] (.names)                                                                0.235     9.086
n3883.in[2] (.names)                                                                     0.100     9.186
n3883.out[0] (.names)                                                                    0.235     9.421
$auto$hard_block.cc:122:cell_hard_block$2679.B[61].D[0] (.latch)                         0.000     9.421
data arrival time                                                                                  9.421

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.421
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.445


#Path 38
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4181.in[4] (.names)                                                                 1.074     1.241
new_n4181.out[0] (.names)                                                                0.235     1.476
new_n4184_1.in[0] (.names)                                                               0.100     1.576
new_n4184_1.out[0] (.names)                                                              0.235     1.811
new_n4186.in[0] (.names)                                                                 0.100     1.911
new_n4186.out[0] (.names)                                                                0.235     2.146
new_n4192.in[0] (.names)                                                                 0.100     2.246
new_n4192.out[0] (.names)                                                                0.235     2.481
new_n4195.in[0] (.names)                                                                 0.599     3.080
new_n4195.out[0] (.names)                                                                0.235     3.315
new_n4198_1.in[0] (.names)                                                               0.100     3.415
new_n4198_1.out[0] (.names)                                                              0.235     3.650
new_n4201.in[0] (.names)                                                                 0.100     3.750
new_n4201.out[0] (.names)                                                                0.235     3.985
new_n4204_1.in[0] (.names)                                                               0.100     4.085
new_n4204_1.out[0] (.names)                                                              0.235     4.320
new_n4207.in[0] (.names)                                                                 0.100     4.420
new_n4207.out[0] (.names)                                                                0.235     4.655
new_n4210.in[0] (.names)                                                                 0.100     4.755
new_n4210.out[0] (.names)                                                                0.235     4.990
new_n4213_1.in[0] (.names)                                                               0.100     5.090
new_n4213_1.out[0] (.names)                                                              0.235     5.325
new_n4216.in[0] (.names)                                                                 0.100     5.425
new_n4216.out[0] (.names)                                                                0.235     5.660
new_n4221.in[0] (.names)                                                                 0.753     6.414
new_n4221.out[0] (.names)                                                                0.235     6.649
new_n4224_1.in[0] (.names)                                                               0.100     6.749
new_n4224_1.out[0] (.names)                                                              0.235     6.984
new_n4230.in[0] (.names)                                                                 0.100     7.084
new_n4230.out[0] (.names)                                                                0.235     7.319
new_n4236.in[0] (.names)                                                                 0.100     7.419
new_n4236.out[0] (.names)                                                                0.235     7.654
new_n4245.in[0] (.names)                                                                 0.476     8.129
new_n4245.out[0] (.names)                                                                0.261     8.390
new_n4244_1.in[0] (.names)                                                               0.330     8.721
new_n4244_1.out[0] (.names)                                                              0.235     8.956
n3873.in[4] (.names)                                                                     0.100     9.056
n3873.out[0] (.names)                                                                    0.261     9.317
$auto$hard_block.cc:122:cell_hard_block$2679.B[59].D[0] (.latch)                         0.000     9.317
data arrival time                                                                                  9.317

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.317
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.340


#Path 39
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.501     0.668
new_n3945.out[0] (.names)                                                                0.261     0.929
new_n3950.in[0] (.names)                                                                 0.620     1.549
new_n3950.out[0] (.names)                                                                0.235     1.784
new_n3952.in[0] (.names)                                                                 0.100     1.884
new_n3952.out[0] (.names)                                                                0.235     2.119
new_n3959_1.in[0] (.names)                                                               0.100     2.219
new_n3959_1.out[0] (.names)                                                              0.235     2.454
new_n3962.in[0] (.names)                                                                 0.100     2.554
new_n3962.out[0] (.names)                                                                0.235     2.789
new_n3965.in[0] (.names)                                                                 0.100     2.889
new_n3965.out[0] (.names)                                                                0.235     3.124
new_n3968_1.in[0] (.names)                                                               0.100     3.224
new_n3968_1.out[0] (.names)                                                              0.235     3.459
new_n3971.in[0] (.names)                                                                 0.485     3.943
new_n3971.out[0] (.names)                                                                0.235     4.178
new_n3974_1.in[0] (.names)                                                               0.100     4.278
new_n3974_1.out[0] (.names)                                                              0.235     4.513
new_n3977.in[0] (.names)                                                                 0.100     4.613
new_n3977.out[0] (.names)                                                                0.235     4.848
new_n3980.in[0] (.names)                                                                 0.756     5.604
new_n3980.out[0] (.names)                                                                0.235     5.839
new_n3983_1.in[0] (.names)                                                               0.100     5.939
new_n3983_1.out[0] (.names)                                                              0.235     6.174
new_n3986.in[0] (.names)                                                                 0.100     6.274
new_n3986.out[0] (.names)                                                                0.235     6.509
new_n3996.in[0] (.names)                                                                 0.100     6.609
new_n3996.out[0] (.names)                                                                0.261     6.870
new_n4004_1.in[2] (.names)                                                               0.100     6.970
new_n4004_1.out[0] (.names)                                                              0.261     7.231
new_n4010.in[0] (.names)                                                                 0.100     7.331
new_n4010.out[0] (.names)                                                                0.235     7.566
new_n4013_1.in[0] (.names)                                                               0.100     7.666
new_n4013_1.out[0] (.names)                                                              0.235     7.901
new_n4016.in[0] (.names)                                                                 0.100     8.001
new_n4016.out[0] (.names)                                                                0.235     8.236
new_n4015.in[2] (.names)                                                                 0.483     8.719
new_n4015.out[0] (.names)                                                                0.261     8.980
n3388.in[3] (.names)                                                                     0.100     9.080
n3388.out[0] (.names)                                                                    0.235     9.315
$auto$hard_block.cc:122:cell_hard_block$2931.B[56].D[0] (.latch)                         0.000     9.315
data arrival time                                                                                  9.315

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.315
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.339


#Path 40
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.652     0.819
new_n4044_1.out[0] (.names)                                                              0.261     1.080
new_n4050.in[0] (.names)                                                                 0.466     1.545
new_n4050.out[0] (.names)                                                                0.235     1.780
new_n4053_1.in[0] (.names)                                                               0.100     1.880
new_n4053_1.out[0] (.names)                                                              0.235     2.115
new_n4058_1.in[0] (.names)                                                               0.100     2.215
new_n4058_1.out[0] (.names)                                                              0.235     2.450
new_n4062.in[0] (.names)                                                                 0.100     2.550
new_n4062.out[0] (.names)                                                                0.235     2.785
new_n4065.in[0] (.names)                                                                 0.100     2.885
new_n4065.out[0] (.names)                                                                0.235     3.120
new_n4068_1.in[0] (.names)                                                               0.100     3.220
new_n4068_1.out[0] (.names)                                                              0.235     3.455
new_n4071.in[0] (.names)                                                                 0.100     3.555
new_n4071.out[0] (.names)                                                                0.235     3.790
new_n4074_1.in[0] (.names)                                                               0.100     3.890
new_n4074_1.out[0] (.names)                                                              0.235     4.125
new_n4077.in[0] (.names)                                                                 0.615     4.740
new_n4077.out[0] (.names)                                                                0.235     4.975
new_n4080.in[0] (.names)                                                                 0.100     5.075
new_n4080.out[0] (.names)                                                                0.235     5.310
new_n4083_1.in[0] (.names)                                                               0.100     5.410
new_n4083_1.out[0] (.names)                                                              0.235     5.645
new_n4086.in[0] (.names)                                                                 0.100     5.745
new_n4086.out[0] (.names)                                                                0.235     5.980
new_n4095.in[0] (.names)                                                                 0.100     6.080
new_n4095.out[0] (.names)                                                                0.261     6.341
new_n4103_1.in[2] (.names)                                                               0.100     6.441
new_n4103_1.out[0] (.names)                                                              0.261     6.702
new_n4109_1.in[0] (.names)                                                               0.591     7.293
new_n4109_1.out[0] (.names)                                                              0.235     7.528
new_n4119_1.in[0] (.names)                                                               0.100     7.628
new_n4119_1.out[0] (.names)                                                              0.261     7.889
new_n4124_1.in[0] (.names)                                                               0.433     8.321
new_n4124_1.out[0] (.names)                                                              0.261     8.582
new_n4123_1.in[3] (.names)                                                               0.100     8.682
new_n4123_1.out[0] (.names)                                                              0.261     8.943
n3558.in[2] (.names)                                                                     0.100     9.043
n3558.out[0] (.names)                                                                    0.235     9.278
$auto$hard_block.cc:122:cell_hard_block$2934.B[60].D[0] (.latch)                         0.000     9.278
data arrival time                                                                                  9.278

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.278
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.302


#Path 41
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4181.in[4] (.names)                                                                 1.074     1.241
new_n4181.out[0] (.names)                                                                0.235     1.476
new_n4184_1.in[0] (.names)                                                               0.100     1.576
new_n4184_1.out[0] (.names)                                                              0.235     1.811
new_n4186.in[0] (.names)                                                                 0.100     1.911
new_n4186.out[0] (.names)                                                                0.235     2.146
new_n4192.in[0] (.names)                                                                 0.100     2.246
new_n4192.out[0] (.names)                                                                0.235     2.481
new_n4195.in[0] (.names)                                                                 0.599     3.080
new_n4195.out[0] (.names)                                                                0.235     3.315
new_n4198_1.in[0] (.names)                                                               0.100     3.415
new_n4198_1.out[0] (.names)                                                              0.235     3.650
new_n4201.in[0] (.names)                                                                 0.100     3.750
new_n4201.out[0] (.names)                                                                0.235     3.985
new_n4204_1.in[0] (.names)                                                               0.100     4.085
new_n4204_1.out[0] (.names)                                                              0.235     4.320
new_n4207.in[0] (.names)                                                                 0.100     4.420
new_n4207.out[0] (.names)                                                                0.235     4.655
new_n4210.in[0] (.names)                                                                 0.100     4.755
new_n4210.out[0] (.names)                                                                0.235     4.990
new_n4213_1.in[0] (.names)                                                               0.100     5.090
new_n4213_1.out[0] (.names)                                                              0.235     5.325
new_n4216.in[0] (.names)                                                                 0.100     5.425
new_n4216.out[0] (.names)                                                                0.235     5.660
new_n4221.in[0] (.names)                                                                 0.753     6.414
new_n4221.out[0] (.names)                                                                0.235     6.649
new_n4224_1.in[0] (.names)                                                               0.100     6.749
new_n4224_1.out[0] (.names)                                                              0.235     6.984
new_n4230.in[0] (.names)                                                                 0.100     7.084
new_n4230.out[0] (.names)                                                                0.235     7.319
new_n4236.in[0] (.names)                                                                 0.100     7.419
new_n4236.out[0] (.names)                                                                0.235     7.654
new_n4239_1.in[0] (.names)                                                               0.100     7.754
new_n4239_1.out[0] (.names)                                                              0.235     7.989
new_n4238_1.in[1] (.names)                                                               0.100     8.089
new_n4238_1.out[0] (.names)                                                              0.235     8.324
n3863.in[2] (.names)                                                                     0.627     8.950
n3863.out[0] (.names)                                                                    0.235     9.185
$auto$hard_block.cc:122:cell_hard_block$2679.B[57].D[0] (.latch)                         0.000     9.185
data arrival time                                                                                  9.185

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.185
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.209


#Path 42
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[77].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.645     0.811
new_n2771.out[0] (.names)                                                                                                             0.235     1.046
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.384
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.619
new_n2815.in[1] (.names)                                                                                                              0.478     2.097
new_n2815.out[0] (.names)                                                                                                             0.261     2.358
new_n2826.in[1] (.names)                                                                                                              0.338     2.696
new_n2826.out[0] (.names)                                                                                                             0.235     2.931
new_n2839_1.in[0] (.names)                                                                                                            0.100     3.031
new_n2839_1.out[0] (.names)                                                                                                           0.235     3.266
new_n2870.in[1] (.names)                                                                                                              0.900     4.166
new_n2870.out[0] (.names)                                                                                                             0.261     4.427
new_n2899_1.in[1] (.names)                                                                                                            0.100     4.527
new_n2899_1.out[0] (.names)                                                                                                           0.261     4.788
new_n2922.in[1] (.names)                                                                                                              0.337     5.125
new_n2922.out[0] (.names)                                                                                                             0.235     5.360
new_n2923_1.in[1] (.names)                                                                                                            0.766     6.125
new_n2923_1.out[0] (.names)                                                                                                           0.261     6.386
new_n2960.in[0] (.names)                                                                                                              0.482     6.869
new_n2960.out[0] (.names)                                                                                                             0.235     7.104
new_n2959_1.in[1] (.names)                                                                                                            0.100     7.204
new_n2959_1.out[0] (.names)                                                                                                           0.235     7.439
new_n2948_1.in[1] (.names)                                                                                                            0.338     7.777
new_n2948_1.out[0] (.names)                                                                                                           0.235     8.012
new_n2947.in[4] (.names)                                                                                                              0.558     8.570
new_n2947.out[0] (.names)                                                                                                             0.261     8.831
n348.in[3] (.names)                                                                                                                   0.100     8.931
n348.out[0] (.names)                                                                                                                  0.235     9.166
$auto$hard_block.cc:122:cell_hard_block$2679.B[77].D[0] (.latch)                                                                      0.000     9.166
data arrival time                                                                                                                               9.166

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[77].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.166
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.189


#Path 43
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.652     0.819
new_n4044_1.out[0] (.names)                                                              0.261     1.080
new_n4050.in[0] (.names)                                                                 0.466     1.545
new_n4050.out[0] (.names)                                                                0.235     1.780
new_n4053_1.in[0] (.names)                                                               0.100     1.880
new_n4053_1.out[0] (.names)                                                              0.235     2.115
new_n4058_1.in[0] (.names)                                                               0.100     2.215
new_n4058_1.out[0] (.names)                                                              0.235     2.450
new_n4062.in[0] (.names)                                                                 0.100     2.550
new_n4062.out[0] (.names)                                                                0.235     2.785
new_n4065.in[0] (.names)                                                                 0.100     2.885
new_n4065.out[0] (.names)                                                                0.235     3.120
new_n4068_1.in[0] (.names)                                                               0.100     3.220
new_n4068_1.out[0] (.names)                                                              0.235     3.455
new_n4071.in[0] (.names)                                                                 0.100     3.555
new_n4071.out[0] (.names)                                                                0.235     3.790
new_n4074_1.in[0] (.names)                                                               0.100     3.890
new_n4074_1.out[0] (.names)                                                              0.235     4.125
new_n4077.in[0] (.names)                                                                 0.615     4.740
new_n4077.out[0] (.names)                                                                0.235     4.975
new_n4080.in[0] (.names)                                                                 0.100     5.075
new_n4080.out[0] (.names)                                                                0.235     5.310
new_n4083_1.in[0] (.names)                                                               0.100     5.410
new_n4083_1.out[0] (.names)                                                              0.235     5.645
new_n4086.in[0] (.names)                                                                 0.100     5.745
new_n4086.out[0] (.names)                                                                0.235     5.980
new_n4095.in[0] (.names)                                                                 0.100     6.080
new_n4095.out[0] (.names)                                                                0.261     6.341
new_n4103_1.in[2] (.names)                                                               0.100     6.441
new_n4103_1.out[0] (.names)                                                              0.261     6.702
new_n4109_1.in[0] (.names)                                                               0.591     7.293
new_n4109_1.out[0] (.names)                                                              0.235     7.528
new_n4119_1.in[0] (.names)                                                               0.100     7.628
new_n4119_1.out[0] (.names)                                                              0.261     7.889
new_n4127.in[2] (.names)                                                                 0.100     7.989
new_n4127.out[0] (.names)                                                                0.261     8.250
new_n4126.in[1] (.names)                                                                 0.338     8.588
new_n4126.out[0] (.names)                                                                0.235     8.823
n3563.in[2] (.names)                                                                     0.100     8.923
n3563.out[0] (.names)                                                                    0.235     9.158
$auto$hard_block.cc:122:cell_hard_block$2934.B[61].D[0] (.latch)                         0.000     9.158
data arrival time                                                                                  9.158

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.158
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.181


#Path 44
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.652     0.819
new_n4044_1.out[0] (.names)                                                              0.261     1.080
new_n4050.in[0] (.names)                                                                 0.466     1.545
new_n4050.out[0] (.names)                                                                0.235     1.780
new_n4053_1.in[0] (.names)                                                               0.100     1.880
new_n4053_1.out[0] (.names)                                                              0.235     2.115
new_n4058_1.in[0] (.names)                                                               0.100     2.215
new_n4058_1.out[0] (.names)                                                              0.235     2.450
new_n4062.in[0] (.names)                                                                 0.100     2.550
new_n4062.out[0] (.names)                                                                0.235     2.785
new_n4065.in[0] (.names)                                                                 0.100     2.885
new_n4065.out[0] (.names)                                                                0.235     3.120
new_n4068_1.in[0] (.names)                                                               0.100     3.220
new_n4068_1.out[0] (.names)                                                              0.235     3.455
new_n4071.in[0] (.names)                                                                 0.100     3.555
new_n4071.out[0] (.names)                                                                0.235     3.790
new_n4074_1.in[0] (.names)                                                               0.100     3.890
new_n4074_1.out[0] (.names)                                                              0.235     4.125
new_n4077.in[0] (.names)                                                                 0.615     4.740
new_n4077.out[0] (.names)                                                                0.235     4.975
new_n4080.in[0] (.names)                                                                 0.100     5.075
new_n4080.out[0] (.names)                                                                0.235     5.310
new_n4083_1.in[0] (.names)                                                               0.100     5.410
new_n4083_1.out[0] (.names)                                                              0.235     5.645
new_n4086.in[0] (.names)                                                                 0.100     5.745
new_n4086.out[0] (.names)                                                                0.235     5.980
new_n4095.in[0] (.names)                                                                 0.100     6.080
new_n4095.out[0] (.names)                                                                0.261     6.341
new_n4103_1.in[2] (.names)                                                               0.100     6.441
new_n4103_1.out[0] (.names)                                                              0.261     6.702
new_n4109_1.in[0] (.names)                                                               0.591     7.293
new_n4109_1.out[0] (.names)                                                              0.235     7.528
new_n4112.in[0] (.names)                                                                 0.469     7.997
new_n4112.out[0] (.names)                                                                0.235     8.232
new_n4111.in[1] (.names)                                                                 0.336     8.568
new_n4111.out[0] (.names)                                                                0.235     8.803
n3543.in[2] (.names)                                                                     0.100     8.903
n3543.out[0] (.names)                                                                    0.235     9.138
$auto$hard_block.cc:122:cell_hard_block$2934.B[57].D[0] (.latch)                         0.000     9.138
data arrival time                                                                                  9.138

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.138
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.161


#Path 45
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.736     2.576
new_n3316.out[0] (.names)                                                                0.235     2.811
new_n3319_1.in[0] (.names)                                                               0.100     2.911
new_n3319_1.out[0] (.names)                                                              0.235     3.146
new_n3322.in[0] (.names)                                                                 0.100     3.246
new_n3322.out[0] (.names)                                                                0.235     3.481
new_n3325.in[0] (.names)                                                                 0.100     3.581
new_n3325.out[0] (.names)                                                                0.235     3.816
new_n3328_1.in[0] (.names)                                                               0.100     3.916
new_n3328_1.out[0] (.names)                                                              0.235     4.151
new_n3331.in[0] (.names)                                                                 0.100     4.251
new_n3331.out[0] (.names)                                                                0.235     4.486
new_n3334_1.in[0] (.names)                                                               0.100     4.586
new_n3334_1.out[0] (.names)                                                              0.235     4.821
new_n3337.in[0] (.names)                                                                 0.865     5.686
new_n3337.out[0] (.names)                                                                0.235     5.921
new_n3340.in[0] (.names)                                                                 0.100     6.021
new_n3340.out[0] (.names)                                                                0.235     6.256
new_n3343_1.in[0] (.names)                                                               0.100     6.356
new_n3343_1.out[0] (.names)                                                              0.235     6.591
new_n3346.in[0] (.names)                                                                 0.100     6.691
new_n3346.out[0] (.names)                                                                0.235     6.926
new_n3349_1.in[0] (.names)                                                               0.100     7.026
new_n3349_1.out[0] (.names)                                                              0.235     7.261
new_n3352.in[0] (.names)                                                                 0.617     7.878
new_n3352.out[0] (.names)                                                                0.235     8.113
new_n3355.in[0] (.names)                                                                 0.100     8.213
new_n3355.out[0] (.names)                                                                0.235     8.448
new_n3354_1.in[1] (.names)                                                               0.100     8.548
new_n3354_1.out[0] (.names)                                                              0.235     8.783
n676.in[2] (.names)                                                                      0.100     8.883
n676.out[0] (.names)                                                                     0.235     9.118
$auto$hard_block.cc:122:cell_hard_block$2679.B[21].D[0] (.latch)                         0.000     9.118
data arrival time                                                                                  9.118

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[21].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.118
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.142


#Path 46
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.736     2.576
new_n3316.out[0] (.names)                                                                0.235     2.811
new_n3319_1.in[0] (.names)                                                               0.100     2.911
new_n3319_1.out[0] (.names)                                                              0.235     3.146
new_n3322.in[0] (.names)                                                                 0.100     3.246
new_n3322.out[0] (.names)                                                                0.235     3.481
new_n3325.in[0] (.names)                                                                 0.100     3.581
new_n3325.out[0] (.names)                                                                0.235     3.816
new_n3328_1.in[0] (.names)                                                               0.100     3.916
new_n3328_1.out[0] (.names)                                                              0.235     4.151
new_n3331.in[0] (.names)                                                                 0.100     4.251
new_n3331.out[0] (.names)                                                                0.235     4.486
new_n3334_1.in[0] (.names)                                                               0.100     4.586
new_n3334_1.out[0] (.names)                                                              0.235     4.821
new_n3337.in[0] (.names)                                                                 0.865     5.686
new_n3337.out[0] (.names)                                                                0.235     5.921
new_n3340.in[0] (.names)                                                                 0.100     6.021
new_n3340.out[0] (.names)                                                                0.235     6.256
new_n3343_1.in[0] (.names)                                                               0.100     6.356
new_n3343_1.out[0] (.names)                                                              0.235     6.591
new_n3346.in[0] (.names)                                                                 0.100     6.691
new_n3346.out[0] (.names)                                                                0.235     6.926
new_n3349_1.in[0] (.names)                                                               0.100     7.026
new_n3349_1.out[0] (.names)                                                              0.235     7.261
new_n3359_1.in[0] (.names)                                                               0.100     7.361
new_n3359_1.out[0] (.names)                                                              0.261     7.622
new_n3367.in[2] (.names)                                                                 0.100     7.722
new_n3367.out[0] (.names)                                                                0.261     7.983
new_n3366.in[2] (.names)                                                                 0.479     8.462
new_n3366.out[0] (.names)                                                                0.261     8.723
n691.in[3] (.names)                                                                      0.100     8.823
n691.out[0] (.names)                                                                     0.235     9.058
$auto$hard_block.cc:122:cell_hard_block$2679.B[24].D[0] (.latch)                         0.000     9.058
data arrival time                                                                                  9.058

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[24].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.058
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.082


#Path 47
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4181.in[4] (.names)                                                                 1.074     1.241
new_n4181.out[0] (.names)                                                                0.235     1.476
new_n4184_1.in[0] (.names)                                                               0.100     1.576
new_n4184_1.out[0] (.names)                                                              0.235     1.811
new_n4186.in[0] (.names)                                                                 0.100     1.911
new_n4186.out[0] (.names)                                                                0.235     2.146
new_n4192.in[0] (.names)                                                                 0.100     2.246
new_n4192.out[0] (.names)                                                                0.235     2.481
new_n4195.in[0] (.names)                                                                 0.599     3.080
new_n4195.out[0] (.names)                                                                0.235     3.315
new_n4198_1.in[0] (.names)                                                               0.100     3.415
new_n4198_1.out[0] (.names)                                                              0.235     3.650
new_n4201.in[0] (.names)                                                                 0.100     3.750
new_n4201.out[0] (.names)                                                                0.235     3.985
new_n4204_1.in[0] (.names)                                                               0.100     4.085
new_n4204_1.out[0] (.names)                                                              0.235     4.320
new_n4207.in[0] (.names)                                                                 0.100     4.420
new_n4207.out[0] (.names)                                                                0.235     4.655
new_n4210.in[0] (.names)                                                                 0.100     4.755
new_n4210.out[0] (.names)                                                                0.235     4.990
new_n4213_1.in[0] (.names)                                                               0.100     5.090
new_n4213_1.out[0] (.names)                                                              0.235     5.325
new_n4216.in[0] (.names)                                                                 0.100     5.425
new_n4216.out[0] (.names)                                                                0.235     5.660
new_n4221.in[0] (.names)                                                                 0.753     6.414
new_n4221.out[0] (.names)                                                                0.235     6.649
new_n4224_1.in[0] (.names)                                                               0.100     6.749
new_n4224_1.out[0] (.names)                                                              0.235     6.984
new_n4230.in[0] (.names)                                                                 0.100     7.084
new_n4230.out[0] (.names)                                                                0.235     7.319
new_n4236.in[0] (.names)                                                                 0.100     7.419
new_n4236.out[0] (.names)                                                                0.235     7.654
new_n4239_1.in[0] (.names)                                                               0.100     7.754
new_n4239_1.out[0] (.names)                                                              0.235     7.989
new_n4242.in[0] (.names)                                                                 0.100     8.089
new_n4242.out[0] (.names)                                                                0.235     8.324
new_n4241.in[1] (.names)                                                                 0.100     8.424
new_n4241.out[0] (.names)                                                                0.235     8.659
n3868.in[2] (.names)                                                                     0.100     8.759
n3868.out[0] (.names)                                                                    0.235     8.994
$auto$hard_block.cc:122:cell_hard_block$2679.B[58].D[0] (.latch)                         0.000     8.994
data arrival time                                                                                  8.994

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.994
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.017


#Path 48
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.736     2.576
new_n3316.out[0] (.names)                                                                0.235     2.811
new_n3319_1.in[0] (.names)                                                               0.100     2.911
new_n3319_1.out[0] (.names)                                                              0.235     3.146
new_n3322.in[0] (.names)                                                                 0.100     3.246
new_n3322.out[0] (.names)                                                                0.235     3.481
new_n3325.in[0] (.names)                                                                 0.100     3.581
new_n3325.out[0] (.names)                                                                0.235     3.816
new_n3328_1.in[0] (.names)                                                               0.100     3.916
new_n3328_1.out[0] (.names)                                                              0.235     4.151
new_n3331.in[0] (.names)                                                                 0.100     4.251
new_n3331.out[0] (.names)                                                                0.235     4.486
new_n3334_1.in[0] (.names)                                                               0.100     4.586
new_n3334_1.out[0] (.names)                                                              0.235     4.821
new_n3337.in[0] (.names)                                                                 0.865     5.686
new_n3337.out[0] (.names)                                                                0.235     5.921
new_n3340.in[0] (.names)                                                                 0.100     6.021
new_n3340.out[0] (.names)                                                                0.235     6.256
new_n3343_1.in[0] (.names)                                                               0.100     6.356
new_n3343_1.out[0] (.names)                                                              0.235     6.591
new_n3346.in[0] (.names)                                                                 0.100     6.691
new_n3346.out[0] (.names)                                                                0.235     6.926
new_n3349_1.in[0] (.names)                                                               0.100     7.026
new_n3349_1.out[0] (.names)                                                              0.235     7.261
new_n3359_1.in[0] (.names)                                                               0.100     7.361
new_n3359_1.out[0] (.names)                                                              0.261     7.622
new_n3358_1.in[0] (.names)                                                               0.100     7.722
new_n3358_1.out[0] (.names)                                                              0.235     7.957
new_n3364_1.in[0] (.names)                                                               0.100     8.057
new_n3364_1.out[0] (.names)                                                              0.235     8.292
new_n3363_1.in[2] (.names)                                                               0.100     8.392
new_n3363_1.out[0] (.names)                                                              0.261     8.653
n686.in[3] (.names)                                                                      0.100     8.753
n686.out[0] (.names)                                                                     0.235     8.988
$auto$hard_block.cc:122:cell_hard_block$2679.B[23].D[0] (.latch)                         0.000     8.988
data arrival time                                                                                  8.988

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[23].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.988
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.012


#Path 49
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[76].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.645     0.811
new_n2771.out[0] (.names)                                                                                                             0.235     1.046
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.384
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.619
new_n2803_1.in[1] (.names)                                                                                                            0.478     2.097
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.358
new_n2802.in[0] (.names)                                                                                                              0.627     2.985
new_n2802.out[0] (.names)                                                                                                             0.235     3.220
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.320
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.555
new_n2846.in[1] (.names)                                                                                                              0.475     4.029
new_n2846.out[0] (.names)                                                                                                             0.235     4.264
new_n2868_1.in[4] (.names)                                                                                                            0.331     4.595
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.830
new_n2900.in[2] (.names)                                                                                                              0.337     5.167
new_n2900.out[0] (.names)                                                                                                             0.235     5.402
new_n2921.in[4] (.names)                                                                                                              0.618     6.020
new_n2921.out[0] (.names)                                                                                                             0.235     6.255
new_n2920.in[0] (.names)                                                                                                              0.618     6.873
new_n2920.out[0] (.names)                                                                                                             0.235     7.108
new_n2945.in[4] (.names)                                                                                                              0.100     7.208
new_n2945.out[0] (.names)                                                                                                             0.261     7.469
new_n2934_1.in[1] (.names)                                                                                                            0.485     7.954
new_n2934_1.out[0] (.names)                                                                                                           0.235     8.189
n343.in[4] (.names)                                                                                                                   0.477     8.665
n343.out[0] (.names)                                                                                                                  0.261     8.926
$auto$hard_block.cc:122:cell_hard_block$2679.B[76].D[0] (.latch)                                                                      0.000     8.926
data arrival time                                                                                                                               8.926

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[76].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.926
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.950


#Path 50
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.652     0.819
new_n4044_1.out[0] (.names)                                                              0.261     1.080
new_n4050.in[0] (.names)                                                                 0.466     1.545
new_n4050.out[0] (.names)                                                                0.235     1.780
new_n4053_1.in[0] (.names)                                                               0.100     1.880
new_n4053_1.out[0] (.names)                                                              0.235     2.115
new_n4058_1.in[0] (.names)                                                               0.100     2.215
new_n4058_1.out[0] (.names)                                                              0.235     2.450
new_n4062.in[0] (.names)                                                                 0.100     2.550
new_n4062.out[0] (.names)                                                                0.235     2.785
new_n4065.in[0] (.names)                                                                 0.100     2.885
new_n4065.out[0] (.names)                                                                0.235     3.120
new_n4068_1.in[0] (.names)                                                               0.100     3.220
new_n4068_1.out[0] (.names)                                                              0.235     3.455
new_n4071.in[0] (.names)                                                                 0.100     3.555
new_n4071.out[0] (.names)                                                                0.235     3.790
new_n4074_1.in[0] (.names)                                                               0.100     3.890
new_n4074_1.out[0] (.names)                                                              0.235     4.125
new_n4077.in[0] (.names)                                                                 0.615     4.740
new_n4077.out[0] (.names)                                                                0.235     4.975
new_n4080.in[0] (.names)                                                                 0.100     5.075
new_n4080.out[0] (.names)                                                                0.235     5.310
new_n4083_1.in[0] (.names)                                                               0.100     5.410
new_n4083_1.out[0] (.names)                                                              0.235     5.645
new_n4086.in[0] (.names)                                                                 0.100     5.745
new_n4086.out[0] (.names)                                                                0.235     5.980
new_n4095.in[0] (.names)                                                                 0.100     6.080
new_n4095.out[0] (.names)                                                                0.261     6.341
new_n4103_1.in[2] (.names)                                                               0.100     6.441
new_n4103_1.out[0] (.names)                                                              0.261     6.702
new_n4109_1.in[0] (.names)                                                               0.591     7.293
new_n4109_1.out[0] (.names)                                                              0.235     7.528
new_n4119_1.in[0] (.names)                                                               0.100     7.628
new_n4119_1.out[0] (.names)                                                              0.261     7.889
new_n4118_1.in[0] (.names)                                                               0.100     7.989
new_n4118_1.out[0] (.names)                                                              0.235     8.224
new_n4117.in[3] (.names)                                                                 0.100     8.324
new_n4117.out[0] (.names)                                                                0.235     8.559
n3553.in[2] (.names)                                                                     0.100     8.659
n3553.out[0] (.names)                                                                    0.235     8.894
$auto$hard_block.cc:122:cell_hard_block$2934.B[59].D[0] (.latch)                         0.000     8.894
data arrival time                                                                                  8.894

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.894
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.917


#Path 51
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.736     2.576
new_n3316.out[0] (.names)                                                                0.235     2.811
new_n3319_1.in[0] (.names)                                                               0.100     2.911
new_n3319_1.out[0] (.names)                                                              0.235     3.146
new_n3322.in[0] (.names)                                                                 0.100     3.246
new_n3322.out[0] (.names)                                                                0.235     3.481
new_n3325.in[0] (.names)                                                                 0.100     3.581
new_n3325.out[0] (.names)                                                                0.235     3.816
new_n3328_1.in[0] (.names)                                                               0.100     3.916
new_n3328_1.out[0] (.names)                                                              0.235     4.151
new_n3331.in[0] (.names)                                                                 0.100     4.251
new_n3331.out[0] (.names)                                                                0.235     4.486
new_n3334_1.in[0] (.names)                                                               0.100     4.586
new_n3334_1.out[0] (.names)                                                              0.235     4.821
new_n3337.in[0] (.names)                                                                 0.865     5.686
new_n3337.out[0] (.names)                                                                0.235     5.921
new_n3340.in[0] (.names)                                                                 0.100     6.021
new_n3340.out[0] (.names)                                                                0.235     6.256
new_n3343_1.in[0] (.names)                                                               0.100     6.356
new_n3343_1.out[0] (.names)                                                              0.235     6.591
new_n3346.in[0] (.names)                                                                 0.100     6.691
new_n3346.out[0] (.names)                                                                0.235     6.926
new_n3349_1.in[0] (.names)                                                               0.100     7.026
new_n3349_1.out[0] (.names)                                                              0.235     7.261
new_n3359_1.in[0] (.names)                                                               0.100     7.361
new_n3359_1.out[0] (.names)                                                              0.261     7.622
new_n3358_1.in[0] (.names)                                                               0.100     7.722
new_n3358_1.out[0] (.names)                                                              0.235     7.957
new_n3357.in[2] (.names)                                                                 0.335     8.292
new_n3357.out[0] (.names)                                                                0.261     8.553
n681.in[3] (.names)                                                                      0.100     8.653
n681.out[0] (.names)                                                                     0.235     8.888
$auto$hard_block.cc:122:cell_hard_block$2679.B[22].D[0] (.latch)                         0.000     8.888
data arrival time                                                                                  8.888

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[22].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.888
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.912


#Path 52
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.736     2.576
new_n3316.out[0] (.names)                                                                0.235     2.811
new_n3319_1.in[0] (.names)                                                               0.100     2.911
new_n3319_1.out[0] (.names)                                                              0.235     3.146
new_n3322.in[0] (.names)                                                                 0.100     3.246
new_n3322.out[0] (.names)                                                                0.235     3.481
new_n3325.in[0] (.names)                                                                 0.100     3.581
new_n3325.out[0] (.names)                                                                0.235     3.816
new_n3328_1.in[0] (.names)                                                               0.100     3.916
new_n3328_1.out[0] (.names)                                                              0.235     4.151
new_n3331.in[0] (.names)                                                                 0.100     4.251
new_n3331.out[0] (.names)                                                                0.235     4.486
new_n3334_1.in[0] (.names)                                                               0.100     4.586
new_n3334_1.out[0] (.names)                                                              0.235     4.821
new_n3337.in[0] (.names)                                                                 0.865     5.686
new_n3337.out[0] (.names)                                                                0.235     5.921
new_n3340.in[0] (.names)                                                                 0.100     6.021
new_n3340.out[0] (.names)                                                                0.235     6.256
new_n3343_1.in[0] (.names)                                                               0.100     6.356
new_n3343_1.out[0] (.names)                                                              0.235     6.591
new_n3346.in[0] (.names)                                                                 0.100     6.691
new_n3346.out[0] (.names)                                                                0.235     6.926
new_n3349_1.in[0] (.names)                                                               0.100     7.026
new_n3349_1.out[0] (.names)                                                              0.235     7.261
new_n3352.in[0] (.names)                                                                 0.617     7.878
new_n3352.out[0] (.names)                                                                0.235     8.113
new_n3351.in[2] (.names)                                                                 0.100     8.213
new_n3351.out[0] (.names)                                                                0.261     8.474
n671.in[3] (.names)                                                                      0.100     8.574
n671.out[0] (.names)                                                                     0.235     8.809
$auto$hard_block.cc:122:cell_hard_block$2679.B[20].D[0] (.latch)                         0.000     8.809
data arrival time                                                                                  8.809

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[20].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.809
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.833


#Path 53
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4181.in[4] (.names)                                                                 1.074     1.241
new_n4181.out[0] (.names)                                                                0.235     1.476
new_n4184_1.in[0] (.names)                                                               0.100     1.576
new_n4184_1.out[0] (.names)                                                              0.235     1.811
new_n4186.in[0] (.names)                                                                 0.100     1.911
new_n4186.out[0] (.names)                                                                0.235     2.146
new_n4192.in[0] (.names)                                                                 0.100     2.246
new_n4192.out[0] (.names)                                                                0.235     2.481
new_n4195.in[0] (.names)                                                                 0.599     3.080
new_n4195.out[0] (.names)                                                                0.235     3.315
new_n4198_1.in[0] (.names)                                                               0.100     3.415
new_n4198_1.out[0] (.names)                                                              0.235     3.650
new_n4201.in[0] (.names)                                                                 0.100     3.750
new_n4201.out[0] (.names)                                                                0.235     3.985
new_n4204_1.in[0] (.names)                                                               0.100     4.085
new_n4204_1.out[0] (.names)                                                              0.235     4.320
new_n4207.in[0] (.names)                                                                 0.100     4.420
new_n4207.out[0] (.names)                                                                0.235     4.655
new_n4210.in[0] (.names)                                                                 0.100     4.755
new_n4210.out[0] (.names)                                                                0.235     4.990
new_n4213_1.in[0] (.names)                                                               0.100     5.090
new_n4213_1.out[0] (.names)                                                              0.235     5.325
new_n4216.in[0] (.names)                                                                 0.100     5.425
new_n4216.out[0] (.names)                                                                0.235     5.660
new_n4221.in[0] (.names)                                                                 0.753     6.414
new_n4221.out[0] (.names)                                                                0.235     6.649
new_n4224_1.in[0] (.names)                                                               0.100     6.749
new_n4224_1.out[0] (.names)                                                              0.235     6.984
new_n4230.in[0] (.names)                                                                 0.100     7.084
new_n4230.out[0] (.names)                                                                0.235     7.319
new_n4236.in[0] (.names)                                                                 0.100     7.419
new_n4236.out[0] (.names)                                                                0.235     7.654
new_n4235.in[0] (.names)                                                                 0.100     7.754
new_n4235.out[0] (.names)                                                                0.235     7.989
n3858.in[4] (.names)                                                                     0.481     8.470
n3858.out[0] (.names)                                                                    0.261     8.731
$auto$hard_block.cc:122:cell_hard_block$2679.B[56].D[0] (.latch)                         0.000     8.731
data arrival time                                                                                  8.731

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.731
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.754


#Path 54
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.501     0.668
new_n3945.out[0] (.names)                                                                0.261     0.929
new_n3950.in[0] (.names)                                                                 0.620     1.549
new_n3950.out[0] (.names)                                                                0.235     1.784
new_n3952.in[0] (.names)                                                                 0.100     1.884
new_n3952.out[0] (.names)                                                                0.235     2.119
new_n3959_1.in[0] (.names)                                                               0.100     2.219
new_n3959_1.out[0] (.names)                                                              0.235     2.454
new_n3962.in[0] (.names)                                                                 0.100     2.554
new_n3962.out[0] (.names)                                                                0.235     2.789
new_n3965.in[0] (.names)                                                                 0.100     2.889
new_n3965.out[0] (.names)                                                                0.235     3.124
new_n3968_1.in[0] (.names)                                                               0.100     3.224
new_n3968_1.out[0] (.names)                                                              0.235     3.459
new_n3971.in[0] (.names)                                                                 0.485     3.943
new_n3971.out[0] (.names)                                                                0.235     4.178
new_n3974_1.in[0] (.names)                                                               0.100     4.278
new_n3974_1.out[0] (.names)                                                              0.235     4.513
new_n3977.in[0] (.names)                                                                 0.100     4.613
new_n3977.out[0] (.names)                                                                0.235     4.848
new_n3980.in[0] (.names)                                                                 0.756     5.604
new_n3980.out[0] (.names)                                                                0.235     5.839
new_n3983_1.in[0] (.names)                                                               0.100     5.939
new_n3983_1.out[0] (.names)                                                              0.235     6.174
new_n3986.in[0] (.names)                                                                 0.100     6.274
new_n3986.out[0] (.names)                                                                0.235     6.509
new_n3996.in[0] (.names)                                                                 0.100     6.609
new_n3996.out[0] (.names)                                                                0.261     6.870
new_n3995.in[0] (.names)                                                                 0.100     6.970
new_n3995.out[0] (.names)                                                                0.235     7.205
new_n4001.in[0] (.names)                                                                 0.336     7.541
new_n4001.out[0] (.names)                                                                0.235     7.776
new_n4000.in[1] (.names)                                                                 0.332     8.108
new_n4000.out[0] (.names)                                                                0.235     8.343
n3363.in[2] (.names)                                                                     0.100     8.443
n3363.out[0] (.names)                                                                    0.235     8.678
$auto$hard_block.cc:122:cell_hard_block$2931.B[51].D[0] (.latch)                         0.000     8.678
data arrival time                                                                                  8.678

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.678
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.702


#Path 55
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.652     0.819
new_n4044_1.out[0] (.names)                                                              0.261     1.080
new_n4050.in[0] (.names)                                                                 0.466     1.545
new_n4050.out[0] (.names)                                                                0.235     1.780
new_n4053_1.in[0] (.names)                                                               0.100     1.880
new_n4053_1.out[0] (.names)                                                              0.235     2.115
new_n4058_1.in[0] (.names)                                                               0.100     2.215
new_n4058_1.out[0] (.names)                                                              0.235     2.450
new_n4062.in[0] (.names)                                                                 0.100     2.550
new_n4062.out[0] (.names)                                                                0.235     2.785
new_n4065.in[0] (.names)                                                                 0.100     2.885
new_n4065.out[0] (.names)                                                                0.235     3.120
new_n4068_1.in[0] (.names)                                                               0.100     3.220
new_n4068_1.out[0] (.names)                                                              0.235     3.455
new_n4071.in[0] (.names)                                                                 0.100     3.555
new_n4071.out[0] (.names)                                                                0.235     3.790
new_n4074_1.in[0] (.names)                                                               0.100     3.890
new_n4074_1.out[0] (.names)                                                              0.235     4.125
new_n4077.in[0] (.names)                                                                 0.615     4.740
new_n4077.out[0] (.names)                                                                0.235     4.975
new_n4080.in[0] (.names)                                                                 0.100     5.075
new_n4080.out[0] (.names)                                                                0.235     5.310
new_n4083_1.in[0] (.names)                                                               0.100     5.410
new_n4083_1.out[0] (.names)                                                              0.235     5.645
new_n4086.in[0] (.names)                                                                 0.100     5.745
new_n4086.out[0] (.names)                                                                0.235     5.980
new_n4095.in[0] (.names)                                                                 0.100     6.080
new_n4095.out[0] (.names)                                                                0.261     6.341
new_n4103_1.in[2] (.names)                                                               0.100     6.441
new_n4103_1.out[0] (.names)                                                              0.261     6.702
new_n4106.in[0] (.names)                                                                 0.591     7.293
new_n4106.out[0] (.names)                                                                0.235     7.528
new_n4105.in[2] (.names)                                                                 0.476     8.003
new_n4105.out[0] (.names)                                                                0.261     8.264
n3533.in[3] (.names)                                                                     0.100     8.364
n3533.out[0] (.names)                                                                    0.235     8.599
$auto$hard_block.cc:122:cell_hard_block$2934.B[55].D[0] (.latch)                         0.000     8.599
data arrival time                                                                                  8.599

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.599
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.623


#Path 56
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.501     0.668
new_n3945.out[0] (.names)                                                                0.261     0.929
new_n3950.in[0] (.names)                                                                 0.620     1.549
new_n3950.out[0] (.names)                                                                0.235     1.784
new_n3952.in[0] (.names)                                                                 0.100     1.884
new_n3952.out[0] (.names)                                                                0.235     2.119
new_n3959_1.in[0] (.names)                                                               0.100     2.219
new_n3959_1.out[0] (.names)                                                              0.235     2.454
new_n3962.in[0] (.names)                                                                 0.100     2.554
new_n3962.out[0] (.names)                                                                0.235     2.789
new_n3965.in[0] (.names)                                                                 0.100     2.889
new_n3965.out[0] (.names)                                                                0.235     3.124
new_n3968_1.in[0] (.names)                                                               0.100     3.224
new_n3968_1.out[0] (.names)                                                              0.235     3.459
new_n3971.in[0] (.names)                                                                 0.485     3.943
new_n3971.out[0] (.names)                                                                0.235     4.178
new_n3974_1.in[0] (.names)                                                               0.100     4.278
new_n3974_1.out[0] (.names)                                                              0.235     4.513
new_n3977.in[0] (.names)                                                                 0.100     4.613
new_n3977.out[0] (.names)                                                                0.235     4.848
new_n3980.in[0] (.names)                                                                 0.756     5.604
new_n3980.out[0] (.names)                                                                0.235     5.839
new_n3983_1.in[0] (.names)                                                               0.100     5.939
new_n3983_1.out[0] (.names)                                                              0.235     6.174
new_n3986.in[0] (.names)                                                                 0.100     6.274
new_n3986.out[0] (.names)                                                                0.235     6.509
new_n3996.in[0] (.names)                                                                 0.100     6.609
new_n3996.out[0] (.names)                                                                0.261     6.870
new_n4004_1.in[2] (.names)                                                               0.100     6.970
new_n4004_1.out[0] (.names)                                                              0.261     7.231
new_n4010.in[0] (.names)                                                                 0.100     7.331
new_n4010.out[0] (.names)                                                                0.235     7.566
new_n4013_1.in[0] (.names)                                                               0.100     7.666
new_n4013_1.out[0] (.names)                                                              0.235     7.901
new_n4012.in[1] (.names)                                                                 0.100     8.001
new_n4012.out[0] (.names)                                                                0.235     8.236
n3383.in[0] (.names)                                                                     0.100     8.336
n3383.out[0] (.names)                                                                    0.261     8.597
$auto$hard_block.cc:122:cell_hard_block$2931.B[55].D[0] (.latch)                         0.000     8.597
data arrival time                                                                                  8.597

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.597
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.621


#Path 57
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.652     0.819
new_n4044_1.out[0] (.names)                                                              0.261     1.080
new_n4050.in[0] (.names)                                                                 0.466     1.545
new_n4050.out[0] (.names)                                                                0.235     1.780
new_n4053_1.in[0] (.names)                                                               0.100     1.880
new_n4053_1.out[0] (.names)                                                              0.235     2.115
new_n4058_1.in[0] (.names)                                                               0.100     2.215
new_n4058_1.out[0] (.names)                                                              0.235     2.450
new_n4062.in[0] (.names)                                                                 0.100     2.550
new_n4062.out[0] (.names)                                                                0.235     2.785
new_n4065.in[0] (.names)                                                                 0.100     2.885
new_n4065.out[0] (.names)                                                                0.235     3.120
new_n4068_1.in[0] (.names)                                                               0.100     3.220
new_n4068_1.out[0] (.names)                                                              0.235     3.455
new_n4071.in[0] (.names)                                                                 0.100     3.555
new_n4071.out[0] (.names)                                                                0.235     3.790
new_n4074_1.in[0] (.names)                                                               0.100     3.890
new_n4074_1.out[0] (.names)                                                              0.235     4.125
new_n4077.in[0] (.names)                                                                 0.615     4.740
new_n4077.out[0] (.names)                                                                0.235     4.975
new_n4080.in[0] (.names)                                                                 0.100     5.075
new_n4080.out[0] (.names)                                                                0.235     5.310
new_n4083_1.in[0] (.names)                                                               0.100     5.410
new_n4083_1.out[0] (.names)                                                              0.235     5.645
new_n4086.in[0] (.names)                                                                 0.100     5.745
new_n4086.out[0] (.names)                                                                0.235     5.980
new_n4095.in[0] (.names)                                                                 0.100     6.080
new_n4095.out[0] (.names)                                                                0.261     6.341
new_n4103_1.in[2] (.names)                                                               0.100     6.441
new_n4103_1.out[0] (.names)                                                              0.261     6.702
new_n4109_1.in[0] (.names)                                                               0.591     7.293
new_n4109_1.out[0] (.names)                                                              0.235     7.528
new_n4108_1.in[0] (.names)                                                               0.469     7.997
new_n4108_1.out[0] (.names)                                                              0.235     8.232
n3538.in[4] (.names)                                                                     0.100     8.332
n3538.out[0] (.names)                                                                    0.261     8.593
$auto$hard_block.cc:122:cell_hard_block$2934.B[56].D[0] (.latch)                         0.000     8.593
data arrival time                                                                                  8.593

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.593
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.616


#Path 58
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4181.in[4] (.names)                                                                 1.074     1.241
new_n4181.out[0] (.names)                                                                0.235     1.476
new_n4184_1.in[0] (.names)                                                               0.100     1.576
new_n4184_1.out[0] (.names)                                                              0.235     1.811
new_n4186.in[0] (.names)                                                                 0.100     1.911
new_n4186.out[0] (.names)                                                                0.235     2.146
new_n4192.in[0] (.names)                                                                 0.100     2.246
new_n4192.out[0] (.names)                                                                0.235     2.481
new_n4195.in[0] (.names)                                                                 0.599     3.080
new_n4195.out[0] (.names)                                                                0.235     3.315
new_n4198_1.in[0] (.names)                                                               0.100     3.415
new_n4198_1.out[0] (.names)                                                              0.235     3.650
new_n4201.in[0] (.names)                                                                 0.100     3.750
new_n4201.out[0] (.names)                                                                0.235     3.985
new_n4204_1.in[0] (.names)                                                               0.100     4.085
new_n4204_1.out[0] (.names)                                                              0.235     4.320
new_n4207.in[0] (.names)                                                                 0.100     4.420
new_n4207.out[0] (.names)                                                                0.235     4.655
new_n4210.in[0] (.names)                                                                 0.100     4.755
new_n4210.out[0] (.names)                                                                0.235     4.990
new_n4213_1.in[0] (.names)                                                               0.100     5.090
new_n4213_1.out[0] (.names)                                                              0.235     5.325
new_n4216.in[0] (.names)                                                                 0.100     5.425
new_n4216.out[0] (.names)                                                                0.235     5.660
new_n4221.in[0] (.names)                                                                 0.753     6.414
new_n4221.out[0] (.names)                                                                0.235     6.649
new_n4224_1.in[0] (.names)                                                               0.100     6.749
new_n4224_1.out[0] (.names)                                                              0.235     6.984
new_n4230.in[0] (.names)                                                                 0.100     7.084
new_n4230.out[0] (.names)                                                                0.235     7.319
new_n4233_1.in[0] (.names)                                                               0.100     7.419
new_n4233_1.out[0] (.names)                                                              0.235     7.654
new_n4232.in[1] (.names)                                                                 0.331     7.985
new_n4232.out[0] (.names)                                                                0.235     8.220
n3853.in[2] (.names)                                                                     0.100     8.320
n3853.out[0] (.names)                                                                    0.235     8.555
$auto$hard_block.cc:122:cell_hard_block$2679.B[55].D[0] (.latch)                         0.000     8.555
data arrival time                                                                                  8.555

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.555
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.579


#Path 59
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[75].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.645     0.811
new_n2771.out[0] (.names)                                                                                                             0.235     1.046
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.384
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.619
new_n2803_1.in[1] (.names)                                                                                                            0.478     2.097
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.358
new_n2802.in[0] (.names)                                                                                                              0.627     2.985
new_n2802.out[0] (.names)                                                                                                             0.235     3.220
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.320
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.555
new_n2846.in[1] (.names)                                                                                                              0.475     4.029
new_n2846.out[0] (.names)                                                                                                             0.235     4.264
new_n2868_1.in[4] (.names)                                                                                                            0.331     4.595
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.830
new_n2900.in[2] (.names)                                                                                                              0.337     5.167
new_n2900.out[0] (.names)                                                                                                             0.235     5.402
new_n2892.in[1] (.names)                                                                                                              0.618     6.020
new_n2892.out[0] (.names)                                                                                                             0.235     6.255
new_n2916.in[4] (.names)                                                                                                              0.339     6.594
new_n2916.out[0] (.names)                                                                                                             0.261     6.855
new_n2919_1.in[1] (.names)                                                                                                            0.340     7.195
new_n2919_1.out[0] (.names)                                                                                                           0.235     7.430
new_n2918_1.in[1] (.names)                                                                                                            0.477     7.907
new_n2918_1.out[0] (.names)                                                                                                           0.261     8.168
n338.in[2] (.names)                                                                                                                   0.100     8.268
n338.out[0] (.names)                                                                                                                  0.235     8.503
$auto$hard_block.cc:122:cell_hard_block$2679.B[75].D[0] (.latch)                                                                      0.000     8.503
data arrival time                                                                                                                               8.503

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[75].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.503
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.527


#Path 60
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.501     0.668
new_n3945.out[0] (.names)                                                                0.261     0.929
new_n3950.in[0] (.names)                                                                 0.620     1.549
new_n3950.out[0] (.names)                                                                0.235     1.784
new_n3952.in[0] (.names)                                                                 0.100     1.884
new_n3952.out[0] (.names)                                                                0.235     2.119
new_n3959_1.in[0] (.names)                                                               0.100     2.219
new_n3959_1.out[0] (.names)                                                              0.235     2.454
new_n3962.in[0] (.names)                                                                 0.100     2.554
new_n3962.out[0] (.names)                                                                0.235     2.789
new_n3965.in[0] (.names)                                                                 0.100     2.889
new_n3965.out[0] (.names)                                                                0.235     3.124
new_n3968_1.in[0] (.names)                                                               0.100     3.224
new_n3968_1.out[0] (.names)                                                              0.235     3.459
new_n3971.in[0] (.names)                                                                 0.485     3.943
new_n3971.out[0] (.names)                                                                0.235     4.178
new_n3974_1.in[0] (.names)                                                               0.100     4.278
new_n3974_1.out[0] (.names)                                                              0.235     4.513
new_n3977.in[0] (.names)                                                                 0.100     4.613
new_n3977.out[0] (.names)                                                                0.235     4.848
new_n3980.in[0] (.names)                                                                 0.756     5.604
new_n3980.out[0] (.names)                                                                0.235     5.839
new_n3983_1.in[0] (.names)                                                               0.100     5.939
new_n3983_1.out[0] (.names)                                                              0.235     6.174
new_n3986.in[0] (.names)                                                                 0.100     6.274
new_n3986.out[0] (.names)                                                                0.235     6.509
new_n3996.in[0] (.names)                                                                 0.100     6.609
new_n3996.out[0] (.names)                                                                0.261     6.870
new_n4004_1.in[2] (.names)                                                               0.100     6.970
new_n4004_1.out[0] (.names)                                                              0.261     7.231
new_n4010.in[0] (.names)                                                                 0.100     7.331
new_n4010.out[0] (.names)                                                                0.235     7.566
new_n4009_1.in[2] (.names)                                                               0.338     7.904
new_n4009_1.out[0] (.names)                                                              0.261     8.165
n3378.in[3] (.names)                                                                     0.100     8.265
n3378.out[0] (.names)                                                                    0.235     8.500
$auto$hard_block.cc:122:cell_hard_block$2931.B[54].D[0] (.latch)                         0.000     8.500
data arrival time                                                                                  8.500

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.500
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.523


#Path 61
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.501     0.668
new_n3945.out[0] (.names)                                                                0.261     0.929
new_n3950.in[0] (.names)                                                                 0.620     1.549
new_n3950.out[0] (.names)                                                                0.235     1.784
new_n3952.in[0] (.names)                                                                 0.100     1.884
new_n3952.out[0] (.names)                                                                0.235     2.119
new_n3959_1.in[0] (.names)                                                               0.100     2.219
new_n3959_1.out[0] (.names)                                                              0.235     2.454
new_n3962.in[0] (.names)                                                                 0.100     2.554
new_n3962.out[0] (.names)                                                                0.235     2.789
new_n3965.in[0] (.names)                                                                 0.100     2.889
new_n3965.out[0] (.names)                                                                0.235     3.124
new_n3968_1.in[0] (.names)                                                               0.100     3.224
new_n3968_1.out[0] (.names)                                                              0.235     3.459
new_n3971.in[0] (.names)                                                                 0.485     3.943
new_n3971.out[0] (.names)                                                                0.235     4.178
new_n3974_1.in[0] (.names)                                                               0.100     4.278
new_n3974_1.out[0] (.names)                                                              0.235     4.513
new_n3977.in[0] (.names)                                                                 0.100     4.613
new_n3977.out[0] (.names)                                                                0.235     4.848
new_n3980.in[0] (.names)                                                                 0.756     5.604
new_n3980.out[0] (.names)                                                                0.235     5.839
new_n3983_1.in[0] (.names)                                                               0.100     5.939
new_n3983_1.out[0] (.names)                                                              0.235     6.174
new_n3986.in[0] (.names)                                                                 0.100     6.274
new_n3986.out[0] (.names)                                                                0.235     6.509
new_n3996.in[0] (.names)                                                                 0.100     6.609
new_n3996.out[0] (.names)                                                                0.261     6.870
new_n4004_1.in[2] (.names)                                                               0.100     6.970
new_n4004_1.out[0] (.names)                                                              0.261     7.231
new_n4007.in[0] (.names)                                                                 0.100     7.331
new_n4007.out[0] (.names)                                                                0.235     7.566
new_n4006.in[2] (.names)                                                                 0.336     7.902
new_n4006.out[0] (.names)                                                                0.261     8.163
n3373.in[3] (.names)                                                                     0.100     8.263
n3373.out[0] (.names)                                                                    0.235     8.498
$auto$hard_block.cc:122:cell_hard_block$2931.B[53].D[0] (.latch)                         0.000     8.498
data arrival time                                                                                  8.498

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.498
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.521


#Path 62
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.736     2.576
new_n3316.out[0] (.names)                                                                0.235     2.811
new_n3319_1.in[0] (.names)                                                               0.100     2.911
new_n3319_1.out[0] (.names)                                                              0.235     3.146
new_n3322.in[0] (.names)                                                                 0.100     3.246
new_n3322.out[0] (.names)                                                                0.235     3.481
new_n3325.in[0] (.names)                                                                 0.100     3.581
new_n3325.out[0] (.names)                                                                0.235     3.816
new_n3328_1.in[0] (.names)                                                               0.100     3.916
new_n3328_1.out[0] (.names)                                                              0.235     4.151
new_n3331.in[0] (.names)                                                                 0.100     4.251
new_n3331.out[0] (.names)                                                                0.235     4.486
new_n3334_1.in[0] (.names)                                                               0.100     4.586
new_n3334_1.out[0] (.names)                                                              0.235     4.821
new_n3337.in[0] (.names)                                                                 0.865     5.686
new_n3337.out[0] (.names)                                                                0.235     5.921
new_n3340.in[0] (.names)                                                                 0.100     6.021
new_n3340.out[0] (.names)                                                                0.235     6.256
new_n3343_1.in[0] (.names)                                                               0.100     6.356
new_n3343_1.out[0] (.names)                                                              0.235     6.591
new_n3346.in[0] (.names)                                                                 0.100     6.691
new_n3346.out[0] (.names)                                                                0.235     6.926
new_n3349_1.in[0] (.names)                                                               0.100     7.026
new_n3349_1.out[0] (.names)                                                              0.235     7.261
new_n3348_1.in[1] (.names)                                                               0.617     7.878
new_n3348_1.out[0] (.names)                                                              0.235     8.113
n666.in[2] (.names)                                                                      0.100     8.213
n666.out[0] (.names)                                                                     0.235     8.448
$auto$hard_block.cc:122:cell_hard_block$2679.B[19].D[0] (.latch)                         0.000     8.448
data arrival time                                                                                  8.448

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[19].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.448
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.472


#Path 63
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4181.in[4] (.names)                                                                 1.074     1.241
new_n4181.out[0] (.names)                                                                0.235     1.476
new_n4184_1.in[0] (.names)                                                               0.100     1.576
new_n4184_1.out[0] (.names)                                                              0.235     1.811
new_n4186.in[0] (.names)                                                                 0.100     1.911
new_n4186.out[0] (.names)                                                                0.235     2.146
new_n4192.in[0] (.names)                                                                 0.100     2.246
new_n4192.out[0] (.names)                                                                0.235     2.481
new_n4195.in[0] (.names)                                                                 0.599     3.080
new_n4195.out[0] (.names)                                                                0.235     3.315
new_n4198_1.in[0] (.names)                                                               0.100     3.415
new_n4198_1.out[0] (.names)                                                              0.235     3.650
new_n4201.in[0] (.names)                                                                 0.100     3.750
new_n4201.out[0] (.names)                                                                0.235     3.985
new_n4204_1.in[0] (.names)                                                               0.100     4.085
new_n4204_1.out[0] (.names)                                                              0.235     4.320
new_n4207.in[0] (.names)                                                                 0.100     4.420
new_n4207.out[0] (.names)                                                                0.235     4.655
new_n4210.in[0] (.names)                                                                 0.100     4.755
new_n4210.out[0] (.names)                                                                0.235     4.990
new_n4213_1.in[0] (.names)                                                               0.100     5.090
new_n4213_1.out[0] (.names)                                                              0.235     5.325
new_n4216.in[0] (.names)                                                                 0.100     5.425
new_n4216.out[0] (.names)                                                                0.235     5.660
new_n4221.in[0] (.names)                                                                 0.753     6.414
new_n4221.out[0] (.names)                                                                0.235     6.649
new_n4224_1.in[0] (.names)                                                               0.100     6.749
new_n4224_1.out[0] (.names)                                                              0.235     6.984
new_n4230.in[0] (.names)                                                                 0.100     7.084
new_n4230.out[0] (.names)                                                                0.235     7.319
new_n4229_1.in[0] (.names)                                                               0.482     7.801
new_n4229_1.out[0] (.names)                                                              0.235     8.036
n3848.in[4] (.names)                                                                     0.100     8.136
n3848.out[0] (.names)                                                                    0.261     8.397
$auto$hard_block.cc:122:cell_hard_block$2679.B[54].D[0] (.latch)                         0.000     8.397
data arrival time                                                                                  8.397

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.397
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.421


#Path 64
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4181.in[4] (.names)                                                                 1.074     1.241
new_n4181.out[0] (.names)                                                                0.235     1.476
new_n4184_1.in[0] (.names)                                                               0.100     1.576
new_n4184_1.out[0] (.names)                                                              0.235     1.811
new_n4186.in[0] (.names)                                                                 0.100     1.911
new_n4186.out[0] (.names)                                                                0.235     2.146
new_n4192.in[0] (.names)                                                                 0.100     2.246
new_n4192.out[0] (.names)                                                                0.235     2.481
new_n4195.in[0] (.names)                                                                 0.599     3.080
new_n4195.out[0] (.names)                                                                0.235     3.315
new_n4198_1.in[0] (.names)                                                               0.100     3.415
new_n4198_1.out[0] (.names)                                                              0.235     3.650
new_n4201.in[0] (.names)                                                                 0.100     3.750
new_n4201.out[0] (.names)                                                                0.235     3.985
new_n4204_1.in[0] (.names)                                                               0.100     4.085
new_n4204_1.out[0] (.names)                                                              0.235     4.320
new_n4207.in[0] (.names)                                                                 0.100     4.420
new_n4207.out[0] (.names)                                                                0.235     4.655
new_n4210.in[0] (.names)                                                                 0.100     4.755
new_n4210.out[0] (.names)                                                                0.235     4.990
new_n4213_1.in[0] (.names)                                                               0.100     5.090
new_n4213_1.out[0] (.names)                                                              0.235     5.325
new_n4216.in[0] (.names)                                                                 0.100     5.425
new_n4216.out[0] (.names)                                                                0.235     5.660
new_n4221.in[0] (.names)                                                                 0.753     6.414
new_n4221.out[0] (.names)                                                                0.235     6.649
new_n4224_1.in[0] (.names)                                                               0.100     6.749
new_n4224_1.out[0] (.names)                                                              0.235     6.984
new_n4227.in[0] (.names)                                                                 0.100     7.084
new_n4227.out[0] (.names)                                                                0.235     7.319
new_n4226.in[2] (.names)                                                                 0.475     7.793
new_n4226.out[0] (.names)                                                                0.261     8.054
n3843.in[3] (.names)                                                                     0.100     8.154
n3843.out[0] (.names)                                                                    0.235     8.389
$auto$hard_block.cc:122:cell_hard_block$2679.B[53].D[0] (.latch)                         0.000     8.389
data arrival time                                                                                  8.389

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.389
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.413


#Path 65
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[73].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.645     0.811
new_n2771.out[0] (.names)                                                                                                             0.235     1.046
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.384
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.619
new_n2803_1.in[1] (.names)                                                                                                            0.478     2.097
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.358
new_n2802.in[0] (.names)                                                                                                              0.627     2.985
new_n2802.out[0] (.names)                                                                                                             0.235     3.220
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.320
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.555
new_n2846.in[1] (.names)                                                                                                              0.475     4.029
new_n2846.out[0] (.names)                                                                                                             0.235     4.264
new_n2868_1.in[4] (.names)                                                                                                            0.331     4.595
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.830
new_n2880.in[1] (.names)                                                                                                              0.337     5.167
new_n2880.out[0] (.names)                                                                                                             0.261     5.428
new_n2901.in[4] (.names)                                                                                                              0.618     6.046
new_n2901.out[0] (.names)                                                                                                             0.235     6.281
new_n2891.in[1] (.names)                                                                                                              0.628     6.909
new_n2891.out[0] (.names)                                                                                                             0.235     7.144
new_n2889_1.in[4] (.names)                                                                                                            0.615     7.759
new_n2889_1.out[0] (.names)                                                                                                           0.261     8.020
n328.in[3] (.names)                                                                                                                   0.100     8.120
n328.out[0] (.names)                                                                                                                  0.235     8.355
$auto$hard_block.cc:122:cell_hard_block$2679.B[73].D[0] (.latch)                                                                      0.000     8.355
data arrival time                                                                                                                               8.355

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[73].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.355
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.378


#Path 66
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.501     0.668
new_n3945.out[0] (.names)                                                                0.261     0.929
new_n3950.in[0] (.names)                                                                 0.620     1.549
new_n3950.out[0] (.names)                                                                0.235     1.784
new_n3952.in[0] (.names)                                                                 0.100     1.884
new_n3952.out[0] (.names)                                                                0.235     2.119
new_n3959_1.in[0] (.names)                                                               0.100     2.219
new_n3959_1.out[0] (.names)                                                              0.235     2.454
new_n3962.in[0] (.names)                                                                 0.100     2.554
new_n3962.out[0] (.names)                                                                0.235     2.789
new_n3965.in[0] (.names)                                                                 0.100     2.889
new_n3965.out[0] (.names)                                                                0.235     3.124
new_n3968_1.in[0] (.names)                                                               0.100     3.224
new_n3968_1.out[0] (.names)                                                              0.235     3.459
new_n3971.in[0] (.names)                                                                 0.485     3.943
new_n3971.out[0] (.names)                                                                0.235     4.178
new_n3974_1.in[0] (.names)                                                               0.100     4.278
new_n3974_1.out[0] (.names)                                                              0.235     4.513
new_n3977.in[0] (.names)                                                                 0.100     4.613
new_n3977.out[0] (.names)                                                                0.235     4.848
new_n3980.in[0] (.names)                                                                 0.756     5.604
new_n3980.out[0] (.names)                                                                0.235     5.839
new_n3983_1.in[0] (.names)                                                               0.100     5.939
new_n3983_1.out[0] (.names)                                                              0.235     6.174
new_n3986.in[0] (.names)                                                                 0.100     6.274
new_n3986.out[0] (.names)                                                                0.235     6.509
new_n3996.in[0] (.names)                                                                 0.100     6.609
new_n3996.out[0] (.names)                                                                0.261     6.870
new_n4004_1.in[2] (.names)                                                               0.100     6.970
new_n4004_1.out[0] (.names)                                                              0.261     7.231
new_n4003_1.in[2] (.names)                                                               0.473     7.704
new_n4003_1.out[0] (.names)                                                              0.261     7.965
n3368.in[3] (.names)                                                                     0.100     8.065
n3368.out[0] (.names)                                                                    0.235     8.300
$auto$hard_block.cc:122:cell_hard_block$2931.B[52].D[0] (.latch)                         0.000     8.300
data arrival time                                                                                  8.300

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.300
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.324


#Path 67
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4181.in[4] (.names)                                                                 1.074     1.241
new_n4181.out[0] (.names)                                                                0.235     1.476
new_n4184_1.in[0] (.names)                                                               0.100     1.576
new_n4184_1.out[0] (.names)                                                              0.235     1.811
new_n4186.in[0] (.names)                                                                 0.100     1.911
new_n4186.out[0] (.names)                                                                0.235     2.146
new_n4192.in[0] (.names)                                                                 0.100     2.246
new_n4192.out[0] (.names)                                                                0.235     2.481
new_n4195.in[0] (.names)                                                                 0.599     3.080
new_n4195.out[0] (.names)                                                                0.235     3.315
new_n4198_1.in[0] (.names)                                                               0.100     3.415
new_n4198_1.out[0] (.names)                                                              0.235     3.650
new_n4201.in[0] (.names)                                                                 0.100     3.750
new_n4201.out[0] (.names)                                                                0.235     3.985
new_n4204_1.in[0] (.names)                                                               0.100     4.085
new_n4204_1.out[0] (.names)                                                              0.235     4.320
new_n4207.in[0] (.names)                                                                 0.100     4.420
new_n4207.out[0] (.names)                                                                0.235     4.655
new_n4210.in[0] (.names)                                                                 0.100     4.755
new_n4210.out[0] (.names)                                                                0.235     4.990
new_n4213_1.in[0] (.names)                                                               0.100     5.090
new_n4213_1.out[0] (.names)                                                              0.235     5.325
new_n4216.in[0] (.names)                                                                 0.100     5.425
new_n4216.out[0] (.names)                                                                0.235     5.660
new_n4221.in[0] (.names)                                                                 0.753     6.414
new_n4221.out[0] (.names)                                                                0.235     6.649
new_n4224_1.in[0] (.names)                                                               0.100     6.749
new_n4224_1.out[0] (.names)                                                              0.235     6.984
new_n4223_1.in[2] (.names)                                                               0.629     7.613
new_n4223_1.out[0] (.names)                                                              0.261     7.874
n3838.in[3] (.names)                                                                     0.100     7.974
n3838.out[0] (.names)                                                                    0.235     8.209
$auto$hard_block.cc:122:cell_hard_block$2679.B[52].D[0] (.latch)                         0.000     8.209
data arrival time                                                                                  8.209

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.209
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.232


#Path 68
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.652     0.819
new_n4044_1.out[0] (.names)                                                              0.261     1.080
new_n4050.in[0] (.names)                                                                 0.466     1.545
new_n4050.out[0] (.names)                                                                0.235     1.780
new_n4053_1.in[0] (.names)                                                               0.100     1.880
new_n4053_1.out[0] (.names)                                                              0.235     2.115
new_n4058_1.in[0] (.names)                                                               0.100     2.215
new_n4058_1.out[0] (.names)                                                              0.235     2.450
new_n4062.in[0] (.names)                                                                 0.100     2.550
new_n4062.out[0] (.names)                                                                0.235     2.785
new_n4065.in[0] (.names)                                                                 0.100     2.885
new_n4065.out[0] (.names)                                                                0.235     3.120
new_n4068_1.in[0] (.names)                                                               0.100     3.220
new_n4068_1.out[0] (.names)                                                              0.235     3.455
new_n4071.in[0] (.names)                                                                 0.100     3.555
new_n4071.out[0] (.names)                                                                0.235     3.790
new_n4074_1.in[0] (.names)                                                               0.100     3.890
new_n4074_1.out[0] (.names)                                                              0.235     4.125
new_n4077.in[0] (.names)                                                                 0.615     4.740
new_n4077.out[0] (.names)                                                                0.235     4.975
new_n4080.in[0] (.names)                                                                 0.100     5.075
new_n4080.out[0] (.names)                                                                0.235     5.310
new_n4083_1.in[0] (.names)                                                               0.100     5.410
new_n4083_1.out[0] (.names)                                                              0.235     5.645
new_n4086.in[0] (.names)                                                                 0.100     5.745
new_n4086.out[0] (.names)                                                                0.235     5.980
new_n4095.in[0] (.names)                                                                 0.100     6.080
new_n4095.out[0] (.names)                                                                0.261     6.341
new_n4094_1.in[0] (.names)                                                               0.100     6.441
new_n4094_1.out[0] (.names)                                                              0.235     6.676
new_n4100.in[0] (.names)                                                                 0.335     7.011
new_n4100.out[0] (.names)                                                                0.235     7.246
new_n4099_1.in[2] (.names)                                                               0.100     7.346
new_n4099_1.out[0] (.names)                                                              0.261     7.607
n3523.in[3] (.names)                                                                     0.340     7.947
n3523.out[0] (.names)                                                                    0.235     8.182
$auto$hard_block.cc:122:cell_hard_block$2934.B[53].D[0] (.latch)                         0.000     8.182
data arrival time                                                                                  8.182

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.182
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.205


#Path 69
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.501     0.668
new_n3945.out[0] (.names)                                                                0.261     0.929
new_n3950.in[0] (.names)                                                                 0.620     1.549
new_n3950.out[0] (.names)                                                                0.235     1.784
new_n3952.in[0] (.names)                                                                 0.100     1.884
new_n3952.out[0] (.names)                                                                0.235     2.119
new_n3959_1.in[0] (.names)                                                               0.100     2.219
new_n3959_1.out[0] (.names)                                                              0.235     2.454
new_n3962.in[0] (.names)                                                                 0.100     2.554
new_n3962.out[0] (.names)                                                                0.235     2.789
new_n3965.in[0] (.names)                                                                 0.100     2.889
new_n3965.out[0] (.names)                                                                0.235     3.124
new_n3968_1.in[0] (.names)                                                               0.100     3.224
new_n3968_1.out[0] (.names)                                                              0.235     3.459
new_n3971.in[0] (.names)                                                                 0.485     3.943
new_n3971.out[0] (.names)                                                                0.235     4.178
new_n3974_1.in[0] (.names)                                                               0.100     4.278
new_n3974_1.out[0] (.names)                                                              0.235     4.513
new_n3977.in[0] (.names)                                                                 0.100     4.613
new_n3977.out[0] (.names)                                                                0.235     4.848
new_n3980.in[0] (.names)                                                                 0.756     5.604
new_n3980.out[0] (.names)                                                                0.235     5.839
new_n3983_1.in[0] (.names)                                                               0.100     5.939
new_n3983_1.out[0] (.names)                                                              0.235     6.174
new_n3986.in[0] (.names)                                                                 0.100     6.274
new_n3986.out[0] (.names)                                                                0.235     6.509
new_n3996.in[0] (.names)                                                                 0.100     6.609
new_n3996.out[0] (.names)                                                                0.261     6.870
new_n3995.in[0] (.names)                                                                 0.100     6.970
new_n3995.out[0] (.names)                                                                0.235     7.205
new_n3994_1.in[1] (.names)                                                               0.336     7.541
new_n3994_1.out[0] (.names)                                                              0.235     7.776
n3358.in[2] (.names)                                                                     0.100     7.876
n3358.out[0] (.names)                                                                    0.235     8.111
$auto$hard_block.cc:122:cell_hard_block$2931.B[50].D[0] (.latch)                         0.000     8.111
data arrival time                                                                                  8.111

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.111
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.134


#Path 70
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.501     0.668
new_n3945.out[0] (.names)                                                                0.261     0.929
new_n3950.in[0] (.names)                                                                 0.620     1.549
new_n3950.out[0] (.names)                                                                0.235     1.784
new_n3952.in[0] (.names)                                                                 0.100     1.884
new_n3952.out[0] (.names)                                                                0.235     2.119
new_n3959_1.in[0] (.names)                                                               0.100     2.219
new_n3959_1.out[0] (.names)                                                              0.235     2.454
new_n3962.in[0] (.names)                                                                 0.100     2.554
new_n3962.out[0] (.names)                                                                0.235     2.789
new_n3965.in[0] (.names)                                                                 0.100     2.889
new_n3965.out[0] (.names)                                                                0.235     3.124
new_n3968_1.in[0] (.names)                                                               0.100     3.224
new_n3968_1.out[0] (.names)                                                              0.235     3.459
new_n3971.in[0] (.names)                                                                 0.485     3.943
new_n3971.out[0] (.names)                                                                0.235     4.178
new_n3974_1.in[0] (.names)                                                               0.100     4.278
new_n3974_1.out[0] (.names)                                                              0.235     4.513
new_n3977.in[0] (.names)                                                                 0.100     4.613
new_n3977.out[0] (.names)                                                                0.235     4.848
new_n3980.in[0] (.names)                                                                 0.756     5.604
new_n3980.out[0] (.names)                                                                0.235     5.839
new_n3983_1.in[0] (.names)                                                               0.100     5.939
new_n3983_1.out[0] (.names)                                                              0.235     6.174
new_n3986.in[0] (.names)                                                                 0.100     6.274
new_n3986.out[0] (.names)                                                                0.235     6.509
new_n3989_1.in[0] (.names)                                                               0.331     6.840
new_n3989_1.out[0] (.names)                                                              0.235     7.075
new_n3992.in[0] (.names)                                                                 0.100     7.175
new_n3992.out[0] (.names)                                                                0.235     7.410
new_n3991.in[2] (.names)                                                                 0.100     7.510
new_n3991.out[0] (.names)                                                                0.261     7.771
n3353.in[3] (.names)                                                                     0.100     7.871
n3353.out[0] (.names)                                                                    0.235     8.106
$auto$hard_block.cc:122:cell_hard_block$2931.B[49].D[0] (.latch)                         0.000     8.106
data arrival time                                                                                  8.106

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.106
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.130


#Path 71
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[74].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.645     0.811
new_n2771.out[0] (.names)                                                                                                             0.235     1.046
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.384
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.619
new_n2803_1.in[1] (.names)                                                                                                            0.478     2.097
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.358
new_n2802.in[0] (.names)                                                                                                              0.627     2.985
new_n2802.out[0] (.names)                                                                                                             0.235     3.220
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.320
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.555
new_n2846.in[1] (.names)                                                                                                              0.475     4.029
new_n2846.out[0] (.names)                                                                                                             0.235     4.264
new_n2868_1.in[4] (.names)                                                                                                            0.331     4.595
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.830
new_n2900.in[2] (.names)                                                                                                              0.337     5.167
new_n2900.out[0] (.names)                                                                                                             0.235     5.402
new_n2892.in[1] (.names)                                                                                                              0.618     6.020
new_n2892.out[0] (.names)                                                                                                             0.235     6.255
new_n2916.in[4] (.names)                                                                                                              0.339     6.594
new_n2916.out[0] (.names)                                                                                                             0.261     6.855
new_n2905.in[1] (.names)                                                                                                              0.340     7.195
new_n2905.out[0] (.names)                                                                                                             0.235     7.430
n333.in[4] (.names)                                                                                                                   0.335     7.765
n333.out[0] (.names)                                                                                                                  0.261     8.026
$auto$hard_block.cc:122:cell_hard_block$2679.B[74].D[0] (.latch)                                                                      0.000     8.026
data arrival time                                                                                                                               8.026

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[74].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.026
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.050


#Path 72
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.736     2.576
new_n3316.out[0] (.names)                                                                0.235     2.811
new_n3319_1.in[0] (.names)                                                               0.100     2.911
new_n3319_1.out[0] (.names)                                                              0.235     3.146
new_n3322.in[0] (.names)                                                                 0.100     3.246
new_n3322.out[0] (.names)                                                                0.235     3.481
new_n3325.in[0] (.names)                                                                 0.100     3.581
new_n3325.out[0] (.names)                                                                0.235     3.816
new_n3328_1.in[0] (.names)                                                               0.100     3.916
new_n3328_1.out[0] (.names)                                                              0.235     4.151
new_n3331.in[0] (.names)                                                                 0.100     4.251
new_n3331.out[0] (.names)                                                                0.235     4.486
new_n3334_1.in[0] (.names)                                                               0.100     4.586
new_n3334_1.out[0] (.names)                                                              0.235     4.821
new_n3337.in[0] (.names)                                                                 0.865     5.686
new_n3337.out[0] (.names)                                                                0.235     5.921
new_n3340.in[0] (.names)                                                                 0.100     6.021
new_n3340.out[0] (.names)                                                                0.235     6.256
new_n3343_1.in[0] (.names)                                                               0.100     6.356
new_n3343_1.out[0] (.names)                                                              0.235     6.591
new_n3346.in[0] (.names)                                                                 0.100     6.691
new_n3346.out[0] (.names)                                                                0.235     6.926
new_n3345.in[1] (.names)                                                                 0.100     7.026
new_n3345.out[0] (.names)                                                                0.235     7.261
n661.in[2] (.names)                                                                      0.478     7.739
n661.out[0] (.names)                                                                     0.235     7.974
$auto$hard_block.cc:122:cell_hard_block$2679.B[18].D[0] (.latch)                         0.000     7.974
data arrival time                                                                                  7.974

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[18].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.974
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.998


#Path 73
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.501     0.668
new_n3945.out[0] (.names)                                                                0.261     0.929
new_n3950.in[0] (.names)                                                                 0.620     1.549
new_n3950.out[0] (.names)                                                                0.235     1.784
new_n3952.in[0] (.names)                                                                 0.100     1.884
new_n3952.out[0] (.names)                                                                0.235     2.119
new_n3959_1.in[0] (.names)                                                               0.100     2.219
new_n3959_1.out[0] (.names)                                                              0.235     2.454
new_n3962.in[0] (.names)                                                                 0.100     2.554
new_n3962.out[0] (.names)                                                                0.235     2.789
new_n3965.in[0] (.names)                                                                 0.100     2.889
new_n3965.out[0] (.names)                                                                0.235     3.124
new_n3968_1.in[0] (.names)                                                               0.100     3.224
new_n3968_1.out[0] (.names)                                                              0.235     3.459
new_n3971.in[0] (.names)                                                                 0.485     3.943
new_n3971.out[0] (.names)                                                                0.235     4.178
new_n3974_1.in[0] (.names)                                                               0.100     4.278
new_n3974_1.out[0] (.names)                                                              0.235     4.513
new_n3977.in[0] (.names)                                                                 0.100     4.613
new_n3977.out[0] (.names)                                                                0.235     4.848
new_n3980.in[0] (.names)                                                                 0.756     5.604
new_n3980.out[0] (.names)                                                                0.235     5.839
new_n3983_1.in[0] (.names)                                                               0.100     5.939
new_n3983_1.out[0] (.names)                                                              0.235     6.174
new_n3986.in[0] (.names)                                                                 0.100     6.274
new_n3986.out[0] (.names)                                                                0.235     6.509
new_n3985.in[1] (.names)                                                                 0.331     6.840
new_n3985.out[0] (.names)                                                                0.235     7.075
n3343.in[2] (.names)                                                                     0.473     7.549
n3343.out[0] (.names)                                                                    0.235     7.784
$auto$hard_block.cc:122:cell_hard_block$2931.B[47].D[0] (.latch)                         0.000     7.784
data arrival time                                                                                  7.784

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.784
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.807


#Path 74
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.652     0.819
new_n4044_1.out[0] (.names)                                                              0.261     1.080
new_n4050.in[0] (.names)                                                                 0.466     1.545
new_n4050.out[0] (.names)                                                                0.235     1.780
new_n4053_1.in[0] (.names)                                                               0.100     1.880
new_n4053_1.out[0] (.names)                                                              0.235     2.115
new_n4058_1.in[0] (.names)                                                               0.100     2.215
new_n4058_1.out[0] (.names)                                                              0.235     2.450
new_n4062.in[0] (.names)                                                                 0.100     2.550
new_n4062.out[0] (.names)                                                                0.235     2.785
new_n4065.in[0] (.names)                                                                 0.100     2.885
new_n4065.out[0] (.names)                                                                0.235     3.120
new_n4068_1.in[0] (.names)                                                               0.100     3.220
new_n4068_1.out[0] (.names)                                                              0.235     3.455
new_n4071.in[0] (.names)                                                                 0.100     3.555
new_n4071.out[0] (.names)                                                                0.235     3.790
new_n4074_1.in[0] (.names)                                                               0.100     3.890
new_n4074_1.out[0] (.names)                                                              0.235     4.125
new_n4077.in[0] (.names)                                                                 0.615     4.740
new_n4077.out[0] (.names)                                                                0.235     4.975
new_n4080.in[0] (.names)                                                                 0.100     5.075
new_n4080.out[0] (.names)                                                                0.235     5.310
new_n4083_1.in[0] (.names)                                                               0.100     5.410
new_n4083_1.out[0] (.names)                                                              0.235     5.645
new_n4086.in[0] (.names)                                                                 0.100     5.745
new_n4086.out[0] (.names)                                                                0.235     5.980
new_n4091.in[0] (.names)                                                                 0.868     6.848
new_n4091.out[0] (.names)                                                                0.235     7.083
new_n4090.in[2] (.names)                                                                 0.100     7.183
new_n4090.out[0] (.names)                                                                0.261     7.444
n3513.in[3] (.names)                                                                     0.100     7.544
n3513.out[0] (.names)                                                                    0.235     7.779
$auto$hard_block.cc:122:cell_hard_block$2934.B[51].D[0] (.latch)                         0.000     7.779
data arrival time                                                                                  7.779

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.779
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.803


#Path 75
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.501     0.668
new_n3945.out[0] (.names)                                                                0.261     0.929
new_n3950.in[0] (.names)                                                                 0.620     1.549
new_n3950.out[0] (.names)                                                                0.235     1.784
new_n3952.in[0] (.names)                                                                 0.100     1.884
new_n3952.out[0] (.names)                                                                0.235     2.119
new_n3959_1.in[0] (.names)                                                               0.100     2.219
new_n3959_1.out[0] (.names)                                                              0.235     2.454
new_n3962.in[0] (.names)                                                                 0.100     2.554
new_n3962.out[0] (.names)                                                                0.235     2.789
new_n3965.in[0] (.names)                                                                 0.100     2.889
new_n3965.out[0] (.names)                                                                0.235     3.124
new_n3968_1.in[0] (.names)                                                               0.100     3.224
new_n3968_1.out[0] (.names)                                                              0.235     3.459
new_n3971.in[0] (.names)                                                                 0.485     3.943
new_n3971.out[0] (.names)                                                                0.235     4.178
new_n3974_1.in[0] (.names)                                                               0.100     4.278
new_n3974_1.out[0] (.names)                                                              0.235     4.513
new_n3977.in[0] (.names)                                                                 0.100     4.613
new_n3977.out[0] (.names)                                                                0.235     4.848
new_n3980.in[0] (.names)                                                                 0.756     5.604
new_n3980.out[0] (.names)                                                                0.235     5.839
new_n3983_1.in[0] (.names)                                                               0.100     5.939
new_n3983_1.out[0] (.names)                                                              0.235     6.174
new_n3986.in[0] (.names)                                                                 0.100     6.274
new_n3986.out[0] (.names)                                                                0.235     6.509
new_n3989_1.in[0] (.names)                                                               0.331     6.840
new_n3989_1.out[0] (.names)                                                              0.235     7.075
new_n3988_1.in[2] (.names)                                                               0.100     7.175
new_n3988_1.out[0] (.names)                                                              0.261     7.436
n3348.in[3] (.names)                                                                     0.100     7.536
n3348.out[0] (.names)                                                                    0.235     7.771
$auto$hard_block.cc:122:cell_hard_block$2931.B[48].D[0] (.latch)                         0.000     7.771
data arrival time                                                                                  7.771

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.771
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.795


#Path 76
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4181.in[4] (.names)                                                                 1.074     1.241
new_n4181.out[0] (.names)                                                                0.235     1.476
new_n4184_1.in[0] (.names)                                                               0.100     1.576
new_n4184_1.out[0] (.names)                                                              0.235     1.811
new_n4186.in[0] (.names)                                                                 0.100     1.911
new_n4186.out[0] (.names)                                                                0.235     2.146
new_n4192.in[0] (.names)                                                                 0.100     2.246
new_n4192.out[0] (.names)                                                                0.235     2.481
new_n4195.in[0] (.names)                                                                 0.599     3.080
new_n4195.out[0] (.names)                                                                0.235     3.315
new_n4198_1.in[0] (.names)                                                               0.100     3.415
new_n4198_1.out[0] (.names)                                                              0.235     3.650
new_n4201.in[0] (.names)                                                                 0.100     3.750
new_n4201.out[0] (.names)                                                                0.235     3.985
new_n4204_1.in[0] (.names)                                                               0.100     4.085
new_n4204_1.out[0] (.names)                                                              0.235     4.320
new_n4207.in[0] (.names)                                                                 0.100     4.420
new_n4207.out[0] (.names)                                                                0.235     4.655
new_n4210.in[0] (.names)                                                                 0.100     4.755
new_n4210.out[0] (.names)                                                                0.235     4.990
new_n4213_1.in[0] (.names)                                                               0.100     5.090
new_n4213_1.out[0] (.names)                                                              0.235     5.325
new_n4216.in[0] (.names)                                                                 0.100     5.425
new_n4216.out[0] (.names)                                                                0.235     5.660
new_n4221.in[0] (.names)                                                                 0.753     6.414
new_n4221.out[0] (.names)                                                                0.235     6.649
new_n4220.in[1] (.names)                                                                 0.100     6.749
new_n4220.out[0] (.names)                                                                0.235     6.984
n3833.in[2] (.names)                                                                     0.482     7.466
n3833.out[0] (.names)                                                                    0.235     7.701
$auto$hard_block.cc:122:cell_hard_block$2679.B[51].D[0] (.latch)                         0.000     7.701
data arrival time                                                                                  7.701

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.701
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.725


#Path 77
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.736     2.576
new_n3316.out[0] (.names)                                                                0.235     2.811
new_n3319_1.in[0] (.names)                                                               0.100     2.911
new_n3319_1.out[0] (.names)                                                              0.235     3.146
new_n3322.in[0] (.names)                                                                 0.100     3.246
new_n3322.out[0] (.names)                                                                0.235     3.481
new_n3325.in[0] (.names)                                                                 0.100     3.581
new_n3325.out[0] (.names)                                                                0.235     3.816
new_n3328_1.in[0] (.names)                                                               0.100     3.916
new_n3328_1.out[0] (.names)                                                              0.235     4.151
new_n3331.in[0] (.names)                                                                 0.100     4.251
new_n3331.out[0] (.names)                                                                0.235     4.486
new_n3334_1.in[0] (.names)                                                               0.100     4.586
new_n3334_1.out[0] (.names)                                                              0.235     4.821
new_n3337.in[0] (.names)                                                                 0.865     5.686
new_n3337.out[0] (.names)                                                                0.235     5.921
new_n3340.in[0] (.names)                                                                 0.100     6.021
new_n3340.out[0] (.names)                                                                0.235     6.256
new_n3343_1.in[0] (.names)                                                               0.100     6.356
new_n3343_1.out[0] (.names)                                                              0.235     6.591
new_n3342.in[2] (.names)                                                                 0.480     7.072
new_n3342.out[0] (.names)                                                                0.261     7.333
n656.in[3] (.names)                                                                      0.100     7.433
n656.out[0] (.names)                                                                     0.235     7.668
$auto$hard_block.cc:122:cell_hard_block$2679.B[17].D[0] (.latch)                         0.000     7.668
data arrival time                                                                                  7.668

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[17].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.668
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.691


#Path 78
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.652     0.819
new_n4044_1.out[0] (.names)                                                              0.261     1.080
new_n4050.in[0] (.names)                                                                 0.466     1.545
new_n4050.out[0] (.names)                                                                0.235     1.780
new_n4053_1.in[0] (.names)                                                               0.100     1.880
new_n4053_1.out[0] (.names)                                                              0.235     2.115
new_n4058_1.in[0] (.names)                                                               0.100     2.215
new_n4058_1.out[0] (.names)                                                              0.235     2.450
new_n4062.in[0] (.names)                                                                 0.100     2.550
new_n4062.out[0] (.names)                                                                0.235     2.785
new_n4065.in[0] (.names)                                                                 0.100     2.885
new_n4065.out[0] (.names)                                                                0.235     3.120
new_n4068_1.in[0] (.names)                                                               0.100     3.220
new_n4068_1.out[0] (.names)                                                              0.235     3.455
new_n4071.in[0] (.names)                                                                 0.100     3.555
new_n4071.out[0] (.names)                                                                0.235     3.790
new_n4074_1.in[0] (.names)                                                               0.100     3.890
new_n4074_1.out[0] (.names)                                                              0.235     4.125
new_n4077.in[0] (.names)                                                                 0.615     4.740
new_n4077.out[0] (.names)                                                                0.235     4.975
new_n4080.in[0] (.names)                                                                 0.100     5.075
new_n4080.out[0] (.names)                                                                0.235     5.310
new_n4083_1.in[0] (.names)                                                               0.100     5.410
new_n4083_1.out[0] (.names)                                                              0.235     5.645
new_n4086.in[0] (.names)                                                                 0.100     5.745
new_n4086.out[0] (.names)                                                                0.235     5.980
new_n4095.in[0] (.names)                                                                 0.100     6.080
new_n4095.out[0] (.names)                                                                0.261     6.341
new_n4094_1.in[0] (.names)                                                               0.100     6.441
new_n4094_1.out[0] (.names)                                                              0.235     6.676
new_n4093_1.in[2] (.names)                                                               0.335     7.011
new_n4093_1.out[0] (.names)                                                              0.261     7.272
n3518.in[3] (.names)                                                                     0.100     7.372
n3518.out[0] (.names)                                                                    0.235     7.607
$auto$hard_block.cc:122:cell_hard_block$2934.B[52].D[0] (.latch)                         0.000     7.607
data arrival time                                                                                  7.607

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.607
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.630


#Path 79
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[72].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.645     0.811
new_n2771.out[0] (.names)                                                                                                             0.235     1.046
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.384
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.619
new_n2803_1.in[1] (.names)                                                                                                            0.478     2.097
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.358
new_n2802.in[0] (.names)                                                                                                              0.627     2.985
new_n2802.out[0] (.names)                                                                                                             0.235     3.220
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.320
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.555
new_n2846.in[1] (.names)                                                                                                              0.475     4.029
new_n2846.out[0] (.names)                                                                                                             0.235     4.264
new_n2868_1.in[4] (.names)                                                                                                            0.331     4.595
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.830
new_n2880.in[1] (.names)                                                                                                              0.337     5.167
new_n2880.out[0] (.names)                                                                                                             0.261     5.428
new_n2879_1.in[3] (.names)                                                                                                            0.618     6.046
new_n2879_1.out[0] (.names)                                                                                                           0.235     6.281
new_n2878_1.in[4] (.names)                                                                                                            0.330     6.611
new_n2878_1.out[0] (.names)                                                                                                           0.261     6.872
n323.in[3] (.names)                                                                                                                   0.478     7.350
n323.out[0] (.names)                                                                                                                  0.235     7.585
$auto$hard_block.cc:122:cell_hard_block$2679.B[72].D[0] (.latch)                                                                      0.000     7.585
data arrival time                                                                                                                               7.585

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[72].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.585
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.609


#Path 80
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.652     0.819
new_n4044_1.out[0] (.names)                                                              0.261     1.080
new_n4050.in[0] (.names)                                                                 0.466     1.545
new_n4050.out[0] (.names)                                                                0.235     1.780
new_n4053_1.in[0] (.names)                                                               0.100     1.880
new_n4053_1.out[0] (.names)                                                              0.235     2.115
new_n4058_1.in[0] (.names)                                                               0.100     2.215
new_n4058_1.out[0] (.names)                                                              0.235     2.450
new_n4062.in[0] (.names)                                                                 0.100     2.550
new_n4062.out[0] (.names)                                                                0.235     2.785
new_n4065.in[0] (.names)                                                                 0.100     2.885
new_n4065.out[0] (.names)                                                                0.235     3.120
new_n4068_1.in[0] (.names)                                                               0.100     3.220
new_n4068_1.out[0] (.names)                                                              0.235     3.455
new_n4071.in[0] (.names)                                                                 0.100     3.555
new_n4071.out[0] (.names)                                                                0.235     3.790
new_n4074_1.in[0] (.names)                                                               0.100     3.890
new_n4074_1.out[0] (.names)                                                              0.235     4.125
new_n4077.in[0] (.names)                                                                 0.615     4.740
new_n4077.out[0] (.names)                                                                0.235     4.975
new_n4080.in[0] (.names)                                                                 0.100     5.075
new_n4080.out[0] (.names)                                                                0.235     5.310
new_n4083_1.in[0] (.names)                                                               0.100     5.410
new_n4083_1.out[0] (.names)                                                              0.235     5.645
new_n4086.in[0] (.names)                                                                 0.100     5.745
new_n4086.out[0] (.names)                                                                0.235     5.980
new_n4085.in[2] (.names)                                                                 0.621     6.601
new_n4085.out[0] (.names)                                                                0.261     6.862
n3503.in[3] (.names)                                                                     0.338     7.200
n3503.out[0] (.names)                                                                    0.235     7.435
$auto$hard_block.cc:122:cell_hard_block$2934.B[49].D[0] (.latch)                         0.000     7.435
data arrival time                                                                                  7.435

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.435
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.459


#Path 81
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.652     0.819
new_n4044_1.out[0] (.names)                                                              0.261     1.080
new_n4050.in[0] (.names)                                                                 0.466     1.545
new_n4050.out[0] (.names)                                                                0.235     1.780
new_n4053_1.in[0] (.names)                                                               0.100     1.880
new_n4053_1.out[0] (.names)                                                              0.235     2.115
new_n4058_1.in[0] (.names)                                                               0.100     2.215
new_n4058_1.out[0] (.names)                                                              0.235     2.450
new_n4062.in[0] (.names)                                                                 0.100     2.550
new_n4062.out[0] (.names)                                                                0.235     2.785
new_n4065.in[0] (.names)                                                                 0.100     2.885
new_n4065.out[0] (.names)                                                                0.235     3.120
new_n4068_1.in[0] (.names)                                                               0.100     3.220
new_n4068_1.out[0] (.names)                                                              0.235     3.455
new_n4071.in[0] (.names)                                                                 0.100     3.555
new_n4071.out[0] (.names)                                                                0.235     3.790
new_n4074_1.in[0] (.names)                                                               0.100     3.890
new_n4074_1.out[0] (.names)                                                              0.235     4.125
new_n4077.in[0] (.names)                                                                 0.615     4.740
new_n4077.out[0] (.names)                                                                0.235     4.975
new_n4080.in[0] (.names)                                                                 0.100     5.075
new_n4080.out[0] (.names)                                                                0.235     5.310
new_n4083_1.in[0] (.names)                                                               0.100     5.410
new_n4083_1.out[0] (.names)                                                              0.235     5.645
new_n4086.in[0] (.names)                                                                 0.100     5.745
new_n4086.out[0] (.names)                                                                0.235     5.980
new_n4095.in[0] (.names)                                                                 0.100     6.080
new_n4095.out[0] (.names)                                                                0.261     6.341
new_n4103_1.in[2] (.names)                                                               0.100     6.441
new_n4103_1.out[0] (.names)                                                              0.261     6.702
new_n4102.in[0] (.names)                                                                 0.100     6.802
new_n4102.out[0] (.names)                                                                0.235     7.037
n3528.in[4] (.names)                                                                     0.100     7.137
n3528.out[0] (.names)                                                                    0.261     7.398
$auto$hard_block.cc:122:cell_hard_block$2934.B[54].D[0] (.latch)                         0.000     7.398
data arrival time                                                                                  7.398

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.398
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.422


#Path 82
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[46].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.501     0.668
new_n3945.out[0] (.names)                                                                0.261     0.929
new_n3950.in[0] (.names)                                                                 0.620     1.549
new_n3950.out[0] (.names)                                                                0.235     1.784
new_n3952.in[0] (.names)                                                                 0.100     1.884
new_n3952.out[0] (.names)                                                                0.235     2.119
new_n3959_1.in[0] (.names)                                                               0.100     2.219
new_n3959_1.out[0] (.names)                                                              0.235     2.454
new_n3962.in[0] (.names)                                                                 0.100     2.554
new_n3962.out[0] (.names)                                                                0.235     2.789
new_n3965.in[0] (.names)                                                                 0.100     2.889
new_n3965.out[0] (.names)                                                                0.235     3.124
new_n3968_1.in[0] (.names)                                                               0.100     3.224
new_n3968_1.out[0] (.names)                                                              0.235     3.459
new_n3971.in[0] (.names)                                                                 0.485     3.943
new_n3971.out[0] (.names)                                                                0.235     4.178
new_n3974_1.in[0] (.names)                                                               0.100     4.278
new_n3974_1.out[0] (.names)                                                              0.235     4.513
new_n3977.in[0] (.names)                                                                 0.100     4.613
new_n3977.out[0] (.names)                                                                0.235     4.848
new_n3980.in[0] (.names)                                                                 0.756     5.604
new_n3980.out[0] (.names)                                                                0.235     5.839
new_n3983_1.in[0] (.names)                                                               0.100     5.939
new_n3983_1.out[0] (.names)                                                              0.235     6.174
new_n3982.in[2] (.names)                                                                 0.481     6.655
new_n3982.out[0] (.names)                                                                0.261     6.916
n3338.in[3] (.names)                                                                     0.100     7.016
n3338.out[0] (.names)                                                                    0.235     7.251
$auto$hard_block.cc:122:cell_hard_block$2931.B[46].D[0] (.latch)                         0.000     7.251
data arrival time                                                                                  7.251

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[46].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.251
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.275


#Path 83
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[15].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.736     2.576
new_n3316.out[0] (.names)                                                                0.235     2.811
new_n3319_1.in[0] (.names)                                                               0.100     2.911
new_n3319_1.out[0] (.names)                                                              0.235     3.146
new_n3322.in[0] (.names)                                                                 0.100     3.246
new_n3322.out[0] (.names)                                                                0.235     3.481
new_n3325.in[0] (.names)                                                                 0.100     3.581
new_n3325.out[0] (.names)                                                                0.235     3.816
new_n3328_1.in[0] (.names)                                                               0.100     3.916
new_n3328_1.out[0] (.names)                                                              0.235     4.151
new_n3331.in[0] (.names)                                                                 0.100     4.251
new_n3331.out[0] (.names)                                                                0.235     4.486
new_n3334_1.in[0] (.names)                                                               0.100     4.586
new_n3334_1.out[0] (.names)                                                              0.235     4.821
new_n3337.in[0] (.names)                                                                 0.865     5.686
new_n3337.out[0] (.names)                                                                0.235     5.921
new_n3336.in[2] (.names)                                                                 0.334     6.255
new_n3336.out[0] (.names)                                                                0.261     6.516
n646.in[3] (.names)                                                                      0.482     6.998
n646.out[0] (.names)                                                                     0.235     7.233
$auto$hard_block.cc:122:cell_hard_block$2679.B[15].D[0] (.latch)                         0.000     7.233
data arrival time                                                                                  7.233

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[15].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.233
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.257


#Path 84
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[16].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.736     2.576
new_n3316.out[0] (.names)                                                                0.235     2.811
new_n3319_1.in[0] (.names)                                                               0.100     2.911
new_n3319_1.out[0] (.names)                                                              0.235     3.146
new_n3322.in[0] (.names)                                                                 0.100     3.246
new_n3322.out[0] (.names)                                                                0.235     3.481
new_n3325.in[0] (.names)                                                                 0.100     3.581
new_n3325.out[0] (.names)                                                                0.235     3.816
new_n3328_1.in[0] (.names)                                                               0.100     3.916
new_n3328_1.out[0] (.names)                                                              0.235     4.151
new_n3331.in[0] (.names)                                                                 0.100     4.251
new_n3331.out[0] (.names)                                                                0.235     4.486
new_n3334_1.in[0] (.names)                                                               0.100     4.586
new_n3334_1.out[0] (.names)                                                              0.235     4.821
new_n3337.in[0] (.names)                                                                 0.865     5.686
new_n3337.out[0] (.names)                                                                0.235     5.921
new_n3340.in[0] (.names)                                                                 0.100     6.021
new_n3340.out[0] (.names)                                                                0.235     6.256
new_n3339_1.in[1] (.names)                                                               0.100     6.356
new_n3339_1.out[0] (.names)                                                              0.235     6.591
n651.in[2] (.names)                                                                      0.338     6.929
n651.out[0] (.names)                                                                     0.235     7.164
$auto$hard_block.cc:122:cell_hard_block$2679.B[16].D[0] (.latch)                         0.000     7.164
data arrival time                                                                                  7.164

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[16].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.164
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.188


#Path 85
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.652     0.819
new_n4044_1.out[0] (.names)                                                              0.261     1.080
new_n4050.in[0] (.names)                                                                 0.466     1.545
new_n4050.out[0] (.names)                                                                0.235     1.780
new_n4053_1.in[0] (.names)                                                               0.100     1.880
new_n4053_1.out[0] (.names)                                                              0.235     2.115
new_n4058_1.in[0] (.names)                                                               0.100     2.215
new_n4058_1.out[0] (.names)                                                              0.235     2.450
new_n4062.in[0] (.names)                                                                 0.100     2.550
new_n4062.out[0] (.names)                                                                0.235     2.785
new_n4065.in[0] (.names)                                                                 0.100     2.885
new_n4065.out[0] (.names)                                                                0.235     3.120
new_n4068_1.in[0] (.names)                                                               0.100     3.220
new_n4068_1.out[0] (.names)                                                              0.235     3.455
new_n4071.in[0] (.names)                                                                 0.100     3.555
new_n4071.out[0] (.names)                                                                0.235     3.790
new_n4074_1.in[0] (.names)                                                               0.100     3.890
new_n4074_1.out[0] (.names)                                                              0.235     4.125
new_n4077.in[0] (.names)                                                                 0.615     4.740
new_n4077.out[0] (.names)                                                                0.235     4.975
new_n4080.in[0] (.names)                                                                 0.100     5.075
new_n4080.out[0] (.names)                                                                0.235     5.310
new_n4083_1.in[0] (.names)                                                               0.100     5.410
new_n4083_1.out[0] (.names)                                                              0.235     5.645
new_n4086.in[0] (.names)                                                                 0.100     5.745
new_n4086.out[0] (.names)                                                                0.235     5.980
new_n4088_1.in[0] (.names)                                                               0.473     6.453
new_n4088_1.out[0] (.names)                                                              0.261     6.714
n3508.in[4] (.names)                                                                     0.100     6.814
n3508.out[0] (.names)                                                                    0.261     7.075
$auto$hard_block.cc:122:cell_hard_block$2934.B[50].D[0] (.latch)                         0.000     7.075
data arrival time                                                                                  7.075

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.075
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.099


#Path 86
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4181.in[4] (.names)                                                                 1.074     1.241
new_n4181.out[0] (.names)                                                                0.235     1.476
new_n4184_1.in[0] (.names)                                                               0.100     1.576
new_n4184_1.out[0] (.names)                                                              0.235     1.811
new_n4186.in[0] (.names)                                                                 0.100     1.911
new_n4186.out[0] (.names)                                                                0.235     2.146
new_n4192.in[0] (.names)                                                                 0.100     2.246
new_n4192.out[0] (.names)                                                                0.235     2.481
new_n4195.in[0] (.names)                                                                 0.599     3.080
new_n4195.out[0] (.names)                                                                0.235     3.315
new_n4198_1.in[0] (.names)                                                               0.100     3.415
new_n4198_1.out[0] (.names)                                                              0.235     3.650
new_n4201.in[0] (.names)                                                                 0.100     3.750
new_n4201.out[0] (.names)                                                                0.235     3.985
new_n4204_1.in[0] (.names)                                                               0.100     4.085
new_n4204_1.out[0] (.names)                                                              0.235     4.320
new_n4207.in[0] (.names)                                                                 0.100     4.420
new_n4207.out[0] (.names)                                                                0.235     4.655
new_n4210.in[0] (.names)                                                                 0.100     4.755
new_n4210.out[0] (.names)                                                                0.235     4.990
new_n4213_1.in[0] (.names)                                                               0.100     5.090
new_n4213_1.out[0] (.names)                                                              0.235     5.325
new_n4216.in[0] (.names)                                                                 0.100     5.425
new_n4216.out[0] (.names)                                                                0.235     5.660
new_n4215.in[2] (.names)                                                                 0.759     6.419
new_n4215.out[0] (.names)                                                                0.261     6.680
n3823.in[3] (.names)                                                                     0.100     6.780
n3823.out[0] (.names)                                                                    0.235     7.015
$auto$hard_block.cc:122:cell_hard_block$2679.B[49].D[0] (.latch)                         0.000     7.015
data arrival time                                                                                  7.015

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.015
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.039


#Path 87
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[71].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.645     0.811
new_n2771.out[0] (.names)                                                                                                             0.235     1.046
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.384
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.619
new_n2803_1.in[1] (.names)                                                                                                            0.478     2.097
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.358
new_n2802.in[0] (.names)                                                                                                              0.627     2.985
new_n2802.out[0] (.names)                                                                                                             0.235     3.220
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.320
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.555
new_n2833_1.in[4] (.names)                                                                                                            0.475     4.029
new_n2833_1.out[0] (.names)                                                                                                           0.261     4.290
new_n2861.in[2] (.names)                                                                                                              0.335     4.625
new_n2861.out[0] (.names)                                                                                                             0.261     4.886
new_n2865.in[0] (.names)                                                                                                              0.100     4.986
new_n2865.out[0] (.names)                                                                                                             0.235     5.221
new_n2864_1.in[0] (.names)                                                                                                            0.481     5.702
new_n2864_1.out[0] (.names)                                                                                                           0.235     5.937
new_n2863_1.in[4] (.names)                                                                                                            0.476     6.413
new_n2863_1.out[0] (.names)                                                                                                           0.235     6.648
n318.in[2] (.names)                                                                                                                   0.100     6.748
n318.out[0] (.names)                                                                                                                  0.235     6.983
$auto$hard_block.cc:122:cell_hard_block$2679.B[71].D[0] (.latch)                                                                      0.000     6.983
data arrival time                                                                                                                               6.983

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[71].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.983
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.006


#Path 88
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[45].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.501     0.668
new_n3945.out[0] (.names)                                                                0.261     0.929
new_n3950.in[0] (.names)                                                                 0.620     1.549
new_n3950.out[0] (.names)                                                                0.235     1.784
new_n3952.in[0] (.names)                                                                 0.100     1.884
new_n3952.out[0] (.names)                                                                0.235     2.119
new_n3959_1.in[0] (.names)                                                               0.100     2.219
new_n3959_1.out[0] (.names)                                                              0.235     2.454
new_n3962.in[0] (.names)                                                                 0.100     2.554
new_n3962.out[0] (.names)                                                                0.235     2.789
new_n3965.in[0] (.names)                                                                 0.100     2.889
new_n3965.out[0] (.names)                                                                0.235     3.124
new_n3968_1.in[0] (.names)                                                               0.100     3.224
new_n3968_1.out[0] (.names)                                                              0.235     3.459
new_n3971.in[0] (.names)                                                                 0.485     3.943
new_n3971.out[0] (.names)                                                                0.235     4.178
new_n3974_1.in[0] (.names)                                                               0.100     4.278
new_n3974_1.out[0] (.names)                                                              0.235     4.513
new_n3977.in[0] (.names)                                                                 0.100     4.613
new_n3977.out[0] (.names)                                                                0.235     4.848
new_n3980.in[0] (.names)                                                                 0.756     5.604
new_n3980.out[0] (.names)                                                                0.235     5.839
new_n3979_1.in[2] (.names)                                                               0.473     6.312
new_n3979_1.out[0] (.names)                                                              0.261     6.573
n3333.in[3] (.names)                                                                     0.100     6.673
n3333.out[0] (.names)                                                                    0.235     6.908
$auto$hard_block.cc:122:cell_hard_block$2931.B[45].D[0] (.latch)                         0.000     6.908
data arrival time                                                                                  6.908

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[45].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.908
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.932


#Path 89
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.652     0.819
new_n4044_1.out[0] (.names)                                                              0.261     1.080
new_n4050.in[0] (.names)                                                                 0.466     1.545
new_n4050.out[0] (.names)                                                                0.235     1.780
new_n4053_1.in[0] (.names)                                                               0.100     1.880
new_n4053_1.out[0] (.names)                                                              0.235     2.115
new_n4058_1.in[0] (.names)                                                               0.100     2.215
new_n4058_1.out[0] (.names)                                                              0.235     2.450
new_n4062.in[0] (.names)                                                                 0.100     2.550
new_n4062.out[0] (.names)                                                                0.235     2.785
new_n4065.in[0] (.names)                                                                 0.100     2.885
new_n4065.out[0] (.names)                                                                0.235     3.120
new_n4068_1.in[0] (.names)                                                               0.100     3.220
new_n4068_1.out[0] (.names)                                                              0.235     3.455
new_n4071.in[0] (.names)                                                                 0.100     3.555
new_n4071.out[0] (.names)                                                                0.235     3.790
new_n4074_1.in[0] (.names)                                                               0.100     3.890
new_n4074_1.out[0] (.names)                                                              0.235     4.125
new_n4077.in[0] (.names)                                                                 0.615     4.740
new_n4077.out[0] (.names)                                                                0.235     4.975
new_n4080.in[0] (.names)                                                                 0.100     5.075
new_n4080.out[0] (.names)                                                                0.235     5.310
new_n4083_1.in[0] (.names)                                                               0.100     5.410
new_n4083_1.out[0] (.names)                                                              0.235     5.645
new_n4082.in[1] (.names)                                                                 0.472     6.117
new_n4082.out[0] (.names)                                                                0.235     6.352
n3498.in[2] (.names)                                                                     0.100     6.452
n3498.out[0] (.names)                                                                    0.235     6.687
$auto$hard_block.cc:122:cell_hard_block$2934.B[48].D[0] (.latch)                         0.000     6.687
data arrival time                                                                                  6.687

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.687
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.711


#Path 90
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[69].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.645     0.811
new_n2774.out[0] (.names)                                                                                                             0.235     1.046
new_n2805.in[0] (.names)                                                                                                              0.337     1.383
new_n2805.out[0] (.names)                                                                                                             0.235     1.618
new_n2830.in[0] (.names)                                                                                                              0.486     2.103
new_n2830.out[0] (.names)                                                                                                             0.261     2.364
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.699
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.960
new_n2841.in[1] (.names)                                                                                                              0.757     3.717
new_n2841.out[0] (.names)                                                                                                             0.235     3.952
new_n2838_1.in[3] (.names)                                                                                                            0.100     4.052
new_n2838_1.out[0] (.names)                                                                                                           0.235     4.287
new_n2836.in[3] (.names)                                                                                                              0.477     4.764
new_n2836.out[0] (.names)                                                                                                             0.261     5.025
new_n2835.in[4] (.names)                                                                                                              0.477     5.501
new_n2835.out[0] (.names)                                                                                                             0.235     5.736
n308.in[2] (.names)                                                                                                                   0.611     6.348
n308.out[0] (.names)                                                                                                                  0.235     6.583
$auto$hard_block.cc:122:cell_hard_block$2679.B[69].D[0] (.latch)                                                                      0.000     6.583
data arrival time                                                                                                                               6.583

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[69].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.583
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.606


#Path 91
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4181.in[4] (.names)                                                                 1.074     1.241
new_n4181.out[0] (.names)                                                                0.235     1.476
new_n4184_1.in[0] (.names)                                                               0.100     1.576
new_n4184_1.out[0] (.names)                                                              0.235     1.811
new_n4186.in[0] (.names)                                                                 0.100     1.911
new_n4186.out[0] (.names)                                                                0.235     2.146
new_n4192.in[0] (.names)                                                                 0.100     2.246
new_n4192.out[0] (.names)                                                                0.235     2.481
new_n4195.in[0] (.names)                                                                 0.599     3.080
new_n4195.out[0] (.names)                                                                0.235     3.315
new_n4198_1.in[0] (.names)                                                               0.100     3.415
new_n4198_1.out[0] (.names)                                                              0.235     3.650
new_n4201.in[0] (.names)                                                                 0.100     3.750
new_n4201.out[0] (.names)                                                                0.235     3.985
new_n4204_1.in[0] (.names)                                                               0.100     4.085
new_n4204_1.out[0] (.names)                                                              0.235     4.320
new_n4207.in[0] (.names)                                                                 0.100     4.420
new_n4207.out[0] (.names)                                                                0.235     4.655
new_n4210.in[0] (.names)                                                                 0.100     4.755
new_n4210.out[0] (.names)                                                                0.235     4.990
new_n4213_1.in[0] (.names)                                                               0.100     5.090
new_n4213_1.out[0] (.names)                                                              0.235     5.325
new_n4212.in[1] (.names)                                                                 0.100     5.425
new_n4212.out[0] (.names)                                                                0.235     5.660
n3818.in[2] (.names)                                                                     0.616     6.276
n3818.out[0] (.names)                                                                    0.235     6.511
$auto$hard_block.cc:122:cell_hard_block$2679.B[48].D[0] (.latch)                         0.000     6.511
data arrival time                                                                                  6.511

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.511
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.535


#Path 92
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[70].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.645     0.811
new_n2774.out[0] (.names)                                                                                                             0.235     1.046
new_n2805.in[0] (.names)                                                                                                              0.337     1.383
new_n2805.out[0] (.names)                                                                                                             0.235     1.618
new_n2830.in[0] (.names)                                                                                                              0.486     2.103
new_n2830.out[0] (.names)                                                                                                             0.261     2.364
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.699
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.960
new_n2841.in[1] (.names)                                                                                                              0.757     3.717
new_n2841.out[0] (.names)                                                                                                             0.235     3.952
new_n2838_1.in[3] (.names)                                                                                                            0.100     4.052
new_n2838_1.out[0] (.names)                                                                                                           0.235     4.287
new_n2836.in[3] (.names)                                                                                                              0.477     4.764
new_n2836.out[0] (.names)                                                                                                             0.261     5.025
new_n2850.in[0] (.names)                                                                                                              0.477     5.501
new_n2850.out[0] (.names)                                                                                                             0.235     5.736
new_n2849_1.in[1] (.names)                                                                                                            0.100     5.836
new_n2849_1.out[0] (.names)                                                                                                           0.261     6.097
n313.in[2] (.names)                                                                                                                   0.100     6.197
n313.out[0] (.names)                                                                                                                  0.235     6.432
$auto$hard_block.cc:122:cell_hard_block$2679.B[70].D[0] (.latch)                                                                      0.000     6.432
data arrival time                                                                                                                               6.432

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[70].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.432
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.456


#Path 93
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4181.in[4] (.names)                                                                 1.074     1.241
new_n4181.out[0] (.names)                                                                0.235     1.476
new_n4184_1.in[0] (.names)                                                               0.100     1.576
new_n4184_1.out[0] (.names)                                                              0.235     1.811
new_n4186.in[0] (.names)                                                                 0.100     1.911
new_n4186.out[0] (.names)                                                                0.235     2.146
new_n4192.in[0] (.names)                                                                 0.100     2.246
new_n4192.out[0] (.names)                                                                0.235     2.481
new_n4195.in[0] (.names)                                                                 0.599     3.080
new_n4195.out[0] (.names)                                                                0.235     3.315
new_n4198_1.in[0] (.names)                                                               0.100     3.415
new_n4198_1.out[0] (.names)                                                              0.235     3.650
new_n4201.in[0] (.names)                                                                 0.100     3.750
new_n4201.out[0] (.names)                                                                0.235     3.985
new_n4204_1.in[0] (.names)                                                               0.100     4.085
new_n4204_1.out[0] (.names)                                                              0.235     4.320
new_n4207.in[0] (.names)                                                                 0.100     4.420
new_n4207.out[0] (.names)                                                                0.235     4.655
new_n4210.in[0] (.names)                                                                 0.100     4.755
new_n4210.out[0] (.names)                                                                0.235     4.990
new_n4213_1.in[0] (.names)                                                               0.100     5.090
new_n4213_1.out[0] (.names)                                                              0.235     5.325
new_n4216.in[0] (.names)                                                                 0.100     5.425
new_n4216.out[0] (.names)                                                                0.235     5.660
new_n4218_1.in[0] (.names)                                                               0.100     5.760
new_n4218_1.out[0] (.names)                                                              0.261     6.021
n3828.in[4] (.names)                                                                     0.100     6.121
n3828.out[0] (.names)                                                                    0.261     6.382
$auto$hard_block.cc:122:cell_hard_block$2679.B[50].D[0] (.latch)                         0.000     6.382
data arrival time                                                                                  6.382

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.382
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.406


#Path 94
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.652     0.819
new_n4044_1.out[0] (.names)                                                              0.261     1.080
new_n4050.in[0] (.names)                                                                 0.466     1.545
new_n4050.out[0] (.names)                                                                0.235     1.780
new_n4053_1.in[0] (.names)                                                               0.100     1.880
new_n4053_1.out[0] (.names)                                                              0.235     2.115
new_n4058_1.in[0] (.names)                                                               0.100     2.215
new_n4058_1.out[0] (.names)                                                              0.235     2.450
new_n4062.in[0] (.names)                                                                 0.100     2.550
new_n4062.out[0] (.names)                                                                0.235     2.785
new_n4065.in[0] (.names)                                                                 0.100     2.885
new_n4065.out[0] (.names)                                                                0.235     3.120
new_n4068_1.in[0] (.names)                                                               0.100     3.220
new_n4068_1.out[0] (.names)                                                              0.235     3.455
new_n4071.in[0] (.names)                                                                 0.100     3.555
new_n4071.out[0] (.names)                                                                0.235     3.790
new_n4074_1.in[0] (.names)                                                               0.100     3.890
new_n4074_1.out[0] (.names)                                                              0.235     4.125
new_n4077.in[0] (.names)                                                                 0.615     4.740
new_n4077.out[0] (.names)                                                                0.235     4.975
new_n4080.in[0] (.names)                                                                 0.100     5.075
new_n4080.out[0] (.names)                                                                0.235     5.310
new_n4079_1.in[2] (.names)                                                               0.475     5.785
new_n4079_1.out[0] (.names)                                                              0.261     6.046
n3493.in[3] (.names)                                                                     0.100     6.146
n3493.out[0] (.names)                                                                    0.235     6.381
$auto$hard_block.cc:122:cell_hard_block$2934.B[47].D[0] (.latch)                         0.000     6.381
data arrival time                                                                                  6.381

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.381
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.404


#Path 95
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[44].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.501     0.668
new_n3945.out[0] (.names)                                                                0.261     0.929
new_n3950.in[0] (.names)                                                                 0.620     1.549
new_n3950.out[0] (.names)                                                                0.235     1.784
new_n3952.in[0] (.names)                                                                 0.100     1.884
new_n3952.out[0] (.names)                                                                0.235     2.119
new_n3959_1.in[0] (.names)                                                               0.100     2.219
new_n3959_1.out[0] (.names)                                                              0.235     2.454
new_n3962.in[0] (.names)                                                                 0.100     2.554
new_n3962.out[0] (.names)                                                                0.235     2.789
new_n3965.in[0] (.names)                                                                 0.100     2.889
new_n3965.out[0] (.names)                                                                0.235     3.124
new_n3968_1.in[0] (.names)                                                               0.100     3.224
new_n3968_1.out[0] (.names)                                                              0.235     3.459
new_n3971.in[0] (.names)                                                                 0.485     3.943
new_n3971.out[0] (.names)                                                                0.235     4.178
new_n3974_1.in[0] (.names)                                                               0.100     4.278
new_n3974_1.out[0] (.names)                                                              0.235     4.513
new_n3977.in[0] (.names)                                                                 0.100     4.613
new_n3977.out[0] (.names)                                                                0.235     4.848
new_n3976.in[1] (.names)                                                                 0.481     5.330
new_n3976.out[0] (.names)                                                                0.235     5.565
n3328.in[2] (.names)                                                                     0.477     6.041
n3328.out[0] (.names)                                                                    0.235     6.276
$auto$hard_block.cc:122:cell_hard_block$2931.B[44].D[0] (.latch)                         0.000     6.276
data arrival time                                                                                  6.276

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[44].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.276
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.300


#Path 96
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[68].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.645     0.811
new_n2771.out[0] (.names)                                                                                                             0.235     1.046
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.384
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.619
new_n2803_1.in[1] (.names)                                                                                                            0.478     2.097
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.358
new_n2802.in[0] (.names)                                                                                                              0.627     2.985
new_n2802.out[0] (.names)                                                                                                             0.235     3.220
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.320
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.555
new_n2809_1.in[4] (.names)                                                                                                            0.475     4.029
new_n2809_1.out[0] (.names)                                                                                                           0.261     4.290
new_n2822.in[0] (.names)                                                                                                              0.479     4.769
new_n2822.out[0] (.names)                                                                                                             0.235     5.004
new_n2821.in[1] (.names)                                                                                                              0.100     5.104
new_n2821.out[0] (.names)                                                                                                             0.261     5.365
n303.in[2] (.names)                                                                                                                   0.480     5.845
n303.out[0] (.names)                                                                                                                  0.235     6.080
$auto$hard_block.cc:122:cell_hard_block$2679.B[68].D[0] (.latch)                                                                      0.000     6.080
data arrival time                                                                                                                               6.080

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[68].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.080
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.104


#Path 97
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[46].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.652     0.819
new_n4044_1.out[0] (.names)                                                              0.261     1.080
new_n4050.in[0] (.names)                                                                 0.466     1.545
new_n4050.out[0] (.names)                                                                0.235     1.780
new_n4053_1.in[0] (.names)                                                               0.100     1.880
new_n4053_1.out[0] (.names)                                                              0.235     2.115
new_n4058_1.in[0] (.names)                                                               0.100     2.215
new_n4058_1.out[0] (.names)                                                              0.235     2.450
new_n4062.in[0] (.names)                                                                 0.100     2.550
new_n4062.out[0] (.names)                                                                0.235     2.785
new_n4065.in[0] (.names)                                                                 0.100     2.885
new_n4065.out[0] (.names)                                                                0.235     3.120
new_n4068_1.in[0] (.names)                                                               0.100     3.220
new_n4068_1.out[0] (.names)                                                              0.235     3.455
new_n4071.in[0] (.names)                                                                 0.100     3.555
new_n4071.out[0] (.names)                                                                0.235     3.790
new_n4074_1.in[0] (.names)                                                               0.100     3.890
new_n4074_1.out[0] (.names)                                                              0.235     4.125
new_n4077.in[0] (.names)                                                                 0.615     4.740
new_n4077.out[0] (.names)                                                                0.235     4.975
new_n4076.in[2] (.names)                                                                 0.480     5.455
new_n4076.out[0] (.names)                                                                0.261     5.716
n3488.in[3] (.names)                                                                     0.100     5.816
n3488.out[0] (.names)                                                                    0.235     6.051
$auto$hard_block.cc:122:cell_hard_block$2934.B[46].D[0] (.latch)                         0.000     6.051
data arrival time                                                                                  6.051

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[46].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.051
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.075


#Path 98
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[35].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4181.in[4] (.names)                                                                 1.074     1.241
new_n4181.out[0] (.names)                                                                0.235     1.476
new_n4184_1.in[0] (.names)                                                               0.100     1.576
new_n4184_1.out[0] (.names)                                                              0.235     1.811
new_n4186.in[0] (.names)                                                                 0.100     1.911
new_n4186.out[0] (.names)                                                                0.235     2.146
new_n4192.in[0] (.names)                                                                 0.100     2.246
new_n4192.out[0] (.names)                                                                0.235     2.481
new_n4195.in[0] (.names)                                                                 0.599     3.080
new_n4195.out[0] (.names)                                                                0.235     3.315
new_n4198_1.in[0] (.names)                                                               0.100     3.415
new_n4198_1.out[0] (.names)                                                              0.235     3.650
new_n4201.in[0] (.names)                                                                 0.100     3.750
new_n4201.out[0] (.names)                                                                0.235     3.985
new_n4204_1.in[0] (.names)                                                               0.100     4.085
new_n4204_1.out[0] (.names)                                                              0.235     4.320
new_n4207.in[0] (.names)                                                                 0.100     4.420
new_n4207.out[0] (.names)                                                                0.235     4.655
new_n4210.in[0] (.names)                                                                 0.100     4.755
new_n4210.out[0] (.names)                                                                0.235     4.990
new_n4209_1.in[1] (.names)                                                               0.100     5.090
new_n4209_1.out[0] (.names)                                                              0.235     5.325
n3813.in[2] (.names)                                                                     0.483     5.809
n3813.out[0] (.names)                                                                    0.235     6.044
$auto$hard_block.cc:122:cell_hard_block$2679.B[47].D[0] (.latch)                         0.000     6.044
data arrival time                                                                                  6.044

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.044
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.067


#Path 99
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[14].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.736     2.576
new_n3316.out[0] (.names)                                                                0.235     2.811
new_n3319_1.in[0] (.names)                                                               0.100     2.911
new_n3319_1.out[0] (.names)                                                              0.235     3.146
new_n3322.in[0] (.names)                                                                 0.100     3.246
new_n3322.out[0] (.names)                                                                0.235     3.481
new_n3325.in[0] (.names)                                                                 0.100     3.581
new_n3325.out[0] (.names)                                                                0.235     3.816
new_n3328_1.in[0] (.names)                                                               0.100     3.916
new_n3328_1.out[0] (.names)                                                              0.235     4.151
new_n3331.in[0] (.names)                                                                 0.100     4.251
new_n3331.out[0] (.names)                                                                0.235     4.486
new_n3334_1.in[0] (.names)                                                               0.100     4.586
new_n3334_1.out[0] (.names)                                                              0.235     4.821
new_n3333_1.in[2] (.names)                                                               0.579     5.400
new_n3333_1.out[0] (.names)                                                              0.261     5.661
n641.in[3] (.names)                                                                      0.100     5.761
n641.out[0] (.names)                                                                     0.235     5.996
$auto$hard_block.cc:122:cell_hard_block$2679.B[14].D[0] (.latch)                         0.000     5.996
data arrival time                                                                                  5.996

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[14].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -5.996
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.019


#Path 100
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[45].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.652     0.819
new_n4044_1.out[0] (.names)                                                              0.261     1.080
new_n4050.in[0] (.names)                                                                 0.466     1.545
new_n4050.out[0] (.names)                                                                0.235     1.780
new_n4053_1.in[0] (.names)                                                               0.100     1.880
new_n4053_1.out[0] (.names)                                                              0.235     2.115
new_n4058_1.in[0] (.names)                                                               0.100     2.215
new_n4058_1.out[0] (.names)                                                              0.235     2.450
new_n4062.in[0] (.names)                                                                 0.100     2.550
new_n4062.out[0] (.names)                                                                0.235     2.785
new_n4065.in[0] (.names)                                                                 0.100     2.885
new_n4065.out[0] (.names)                                                                0.235     3.120
new_n4068_1.in[0] (.names)                                                               0.100     3.220
new_n4068_1.out[0] (.names)                                                              0.235     3.455
new_n4071.in[0] (.names)                                                                 0.100     3.555
new_n4071.out[0] (.names)                                                                0.235     3.790
new_n4074_1.in[0] (.names)                                                               0.100     3.890
new_n4074_1.out[0] (.names)                                                              0.235     4.125
new_n4073_1.in[1] (.names)                                                               0.615     4.740
new_n4073_1.out[0] (.names)                                                              0.235     4.975
n3483.in[2] (.names)                                                                     0.623     5.598
n3483.out[0] (.names)                                                                    0.235     5.833
$auto$hard_block.cc:122:cell_hard_block$2934.B[45].D[0] (.latch)                         0.000     5.833
data arrival time                                                                                  5.833

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[45].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -5.833
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -5.857


#End of timing report
