Classic Timing Analyzer report for Lab01
Tue Oct 23 12:03:11 2018
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'KEY[0]'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From            ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.206 ns                                       ; KEY[1]          ; inst0~_emulated ; --         ; KEY[0]   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.200 ns                                      ; inst0~_emulated ; HEX0[6]         ; KEY[0]     ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 13.800 ns                                      ; KEY[1]          ; HEX0[6]         ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.177 ns                                       ; SW[1]           ; inst1~_emulated ; --         ; KEY[0]   ; 0            ;
; Clock Setup: 'KEY[0]'        ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst2~_emulated ; inst2~_emulated ; KEY[0]     ; KEY[0]   ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                 ;                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; KEY[0]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; KEY[1]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'KEY[0]'                                                                                                                                                                                  ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst2~_emulated ; inst2~_emulated ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.218 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst2~_emulated ; inst1~_emulated ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.214 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst1~_emulated ; inst0~_emulated ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.213 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst1~_emulated ; inst2~_emulated ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.204 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst1~_emulated ; inst1~_emulated ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.203 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst0~_emulated ; inst2~_emulated ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.085 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst0~_emulated ; inst1~_emulated ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.085 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst0~_emulated ; inst0~_emulated ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.082 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst2~_emulated ; inst0~_emulated ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 0.947 ns                ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------+
; tsu                                                                     ;
+-------+--------------+------------+--------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To              ; To Clock ;
+-------+--------------+------------+--------+-----------------+----------+
; N/A   ; None         ; 4.206 ns   ; KEY[1] ; inst0~_emulated ; KEY[0]   ;
; N/A   ; None         ; 4.197 ns   ; KEY[1] ; inst2~_emulated ; KEY[0]   ;
; N/A   ; None         ; 4.196 ns   ; KEY[1] ; inst1~_emulated ; KEY[0]   ;
; N/A   ; None         ; 1.512 ns   ; SW[2]  ; inst2~latch     ; KEY[1]   ;
; N/A   ; None         ; 1.399 ns   ; SW[1]  ; inst1~latch     ; KEY[1]   ;
; N/A   ; None         ; 1.217 ns   ; SW[0]  ; inst0~latch     ; KEY[1]   ;
; N/A   ; None         ; 0.546 ns   ; SW[2]  ; inst2~_emulated ; KEY[0]   ;
; N/A   ; None         ; 0.542 ns   ; SW[2]  ; inst1~_emulated ; KEY[0]   ;
; N/A   ; None         ; 0.275 ns   ; SW[2]  ; inst0~_emulated ; KEY[0]   ;
; N/A   ; None         ; 0.100 ns   ; SW[0]  ; inst2~_emulated ; KEY[0]   ;
; N/A   ; None         ; 0.100 ns   ; SW[0]  ; inst1~_emulated ; KEY[0]   ;
; N/A   ; None         ; 0.097 ns   ; SW[0]  ; inst0~_emulated ; KEY[0]   ;
; N/A   ; None         ; 0.063 ns   ; SW[1]  ; inst0~_emulated ; KEY[0]   ;
; N/A   ; None         ; 0.054 ns   ; SW[1]  ; inst2~_emulated ; KEY[0]   ;
; N/A   ; None         ; 0.053 ns   ; SW[1]  ; inst1~_emulated ; KEY[0]   ;
+-------+--------------+------------+--------+-----------------+----------+


+----------------------------------------------------------------------------+
; tco                                                                        ;
+-------+--------------+------------+-----------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From            ; To      ; From Clock ;
+-------+--------------+------------+-----------------+---------+------------+
; N/A   ; None         ; 11.200 ns  ; inst0~_emulated ; HEX0[6] ; KEY[0]     ;
; N/A   ; None         ; 11.186 ns  ; inst2~_emulated ; HEX0[6] ; KEY[0]     ;
; N/A   ; None         ; 11.118 ns  ; inst2~_emulated ; HEX0[3] ; KEY[0]     ;
; N/A   ; None         ; 11.097 ns  ; inst0~_emulated ; HEX0[3] ; KEY[0]     ;
; N/A   ; None         ; 10.999 ns  ; inst2~_emulated ; HEX0[1] ; KEY[0]     ;
; N/A   ; None         ; 10.982 ns  ; inst0~_emulated ; HEX0[1] ; KEY[0]     ;
; N/A   ; None         ; 10.920 ns  ; inst1~_emulated ; HEX0[6] ; KEY[0]     ;
; N/A   ; None         ; 10.854 ns  ; inst2~_emulated ; HEX0[0] ; KEY[0]     ;
; N/A   ; None         ; 10.831 ns  ; inst2~_emulated ; HEX0[4] ; KEY[0]     ;
; N/A   ; None         ; 10.821 ns  ; inst0~_emulated ; HEX0[0] ; KEY[0]     ;
; N/A   ; None         ; 10.820 ns  ; inst2~_emulated ; HEX0[2] ; KEY[0]     ;
; N/A   ; None         ; 10.819 ns  ; inst1~_emulated ; HEX0[3] ; KEY[0]     ;
; N/A   ; None         ; 10.809 ns  ; inst0~_emulated ; HEX0[4] ; KEY[0]     ;
; N/A   ; None         ; 10.785 ns  ; inst0~_emulated ; HEX0[2] ; KEY[0]     ;
; N/A   ; None         ; 10.703 ns  ; inst1~_emulated ; HEX0[1] ; KEY[0]     ;
; N/A   ; None         ; 10.573 ns  ; inst2~_emulated ; HEX0[5] ; KEY[0]     ;
; N/A   ; None         ; 10.566 ns  ; inst0~_emulated ; HEX0[5] ; KEY[0]     ;
; N/A   ; None         ; 10.562 ns  ; inst1~_emulated ; HEX0[2] ; KEY[0]     ;
; N/A   ; None         ; 10.555 ns  ; inst1~_emulated ; HEX0[0] ; KEY[0]     ;
; N/A   ; None         ; 10.544 ns  ; inst0~latch     ; HEX0[6] ; KEY[1]     ;
; N/A   ; None         ; 10.535 ns  ; inst1~_emulated ; HEX0[4] ; KEY[0]     ;
; N/A   ; None         ; 10.517 ns  ; inst2~latch     ; HEX0[6] ; KEY[1]     ;
; N/A   ; None         ; 10.449 ns  ; inst2~latch     ; HEX0[3] ; KEY[1]     ;
; N/A   ; None         ; 10.441 ns  ; inst0~latch     ; HEX0[3] ; KEY[1]     ;
; N/A   ; None         ; 10.330 ns  ; inst2~latch     ; HEX0[1] ; KEY[1]     ;
; N/A   ; None         ; 10.326 ns  ; inst0~latch     ; HEX0[1] ; KEY[1]     ;
; N/A   ; None         ; 10.302 ns  ; inst1~_emulated ; HEX0[5] ; KEY[0]     ;
; N/A   ; None         ; 10.275 ns  ; inst1~latch     ; HEX0[6] ; KEY[1]     ;
; N/A   ; None         ; 10.185 ns  ; inst2~latch     ; HEX0[0] ; KEY[1]     ;
; N/A   ; None         ; 10.174 ns  ; inst1~latch     ; HEX0[3] ; KEY[1]     ;
; N/A   ; None         ; 10.165 ns  ; inst0~latch     ; HEX0[0] ; KEY[1]     ;
; N/A   ; None         ; 10.162 ns  ; inst2~latch     ; HEX0[4] ; KEY[1]     ;
; N/A   ; None         ; 10.153 ns  ; inst0~latch     ; HEX0[4] ; KEY[1]     ;
; N/A   ; None         ; 10.151 ns  ; inst2~latch     ; HEX0[2] ; KEY[1]     ;
; N/A   ; None         ; 10.129 ns  ; inst0~latch     ; HEX0[2] ; KEY[1]     ;
; N/A   ; None         ; 10.058 ns  ; inst1~latch     ; HEX0[1] ; KEY[1]     ;
; N/A   ; None         ; 9.917 ns   ; inst1~latch     ; HEX0[2] ; KEY[1]     ;
; N/A   ; None         ; 9.910 ns   ; inst1~latch     ; HEX0[0] ; KEY[1]     ;
; N/A   ; None         ; 9.910 ns   ; inst0~latch     ; HEX0[5] ; KEY[1]     ;
; N/A   ; None         ; 9.904 ns   ; inst2~latch     ; HEX0[5] ; KEY[1]     ;
; N/A   ; None         ; 9.890 ns   ; inst1~latch     ; HEX0[4] ; KEY[1]     ;
; N/A   ; None         ; 9.657 ns   ; inst1~latch     ; HEX0[5] ; KEY[1]     ;
; N/A   ; None         ; 7.998 ns   ; inst2~_emulated ; LEDG[2] ; KEY[0]     ;
; N/A   ; None         ; 7.813 ns   ; inst0~_emulated ; LEDG[0] ; KEY[0]     ;
; N/A   ; None         ; 7.810 ns   ; inst1~_emulated ; LEDG[1] ; KEY[0]     ;
; N/A   ; None         ; 7.329 ns   ; inst2~latch     ; LEDG[2] ; KEY[1]     ;
; N/A   ; None         ; 7.165 ns   ; inst1~latch     ; LEDG[1] ; KEY[1]     ;
; N/A   ; None         ; 7.157 ns   ; inst0~latch     ; LEDG[0] ; KEY[1]     ;
+-------+--------------+------------+-----------------+---------+------------+


+----------------------------------------------------------------+
; tpd                                                            ;
+-------+-------------------+-----------------+--------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To      ;
+-------+-------------------+-----------------+--------+---------+
; N/A   ; None              ; 13.800 ns       ; KEY[1] ; HEX0[6] ;
; N/A   ; None              ; 13.727 ns       ; KEY[1] ; HEX0[3] ;
; N/A   ; None              ; 13.608 ns       ; KEY[1] ; HEX0[1] ;
; N/A   ; None              ; 13.463 ns       ; KEY[1] ; HEX0[0] ;
; N/A   ; None              ; 13.440 ns       ; KEY[1] ; HEX0[4] ;
; N/A   ; None              ; 13.429 ns       ; KEY[1] ; HEX0[2] ;
; N/A   ; None              ; 13.182 ns       ; KEY[1] ; HEX0[5] ;
; N/A   ; None              ; 10.607 ns       ; KEY[1] ; LEDG[2] ;
; N/A   ; None              ; 10.589 ns       ; KEY[1] ; LEDG[1] ;
; N/A   ; None              ; 10.413 ns       ; KEY[1] ; LEDG[0] ;
; N/A   ; None              ; 10.300 ns       ; SW[2]  ; HEX0[6] ;
; N/A   ; None              ; 10.232 ns       ; SW[2]  ; HEX0[3] ;
; N/A   ; None              ; 10.113 ns       ; SW[2]  ; HEX0[1] ;
; N/A   ; None              ; 10.001 ns       ; SW[0]  ; HEX0[6] ;
; N/A   ; None              ; 9.968 ns        ; SW[2]  ; HEX0[0] ;
; N/A   ; None              ; 9.945 ns        ; SW[2]  ; HEX0[4] ;
; N/A   ; None              ; 9.934 ns        ; SW[2]  ; HEX0[2] ;
; N/A   ; None              ; 9.898 ns        ; SW[0]  ; HEX0[3] ;
; N/A   ; None              ; 9.783 ns        ; SW[0]  ; HEX0[1] ;
; N/A   ; None              ; 9.687 ns        ; SW[2]  ; HEX0[5] ;
; N/A   ; None              ; 9.622 ns        ; SW[0]  ; HEX0[0] ;
; N/A   ; None              ; 9.610 ns        ; SW[0]  ; HEX0[4] ;
; N/A   ; None              ; 9.586 ns        ; SW[0]  ; HEX0[2] ;
; N/A   ; None              ; 9.556 ns        ; SW[1]  ; HEX0[6] ;
; N/A   ; None              ; 9.455 ns        ; SW[1]  ; HEX0[3] ;
; N/A   ; None              ; 9.367 ns        ; SW[0]  ; HEX0[5] ;
; N/A   ; None              ; 9.339 ns        ; SW[1]  ; HEX0[1] ;
; N/A   ; None              ; 9.198 ns        ; SW[1]  ; HEX0[2] ;
; N/A   ; None              ; 9.191 ns        ; SW[1]  ; HEX0[0] ;
; N/A   ; None              ; 9.171 ns        ; SW[1]  ; HEX0[4] ;
; N/A   ; None              ; 8.938 ns        ; SW[1]  ; HEX0[5] ;
; N/A   ; None              ; 7.112 ns        ; SW[2]  ; LEDG[2] ;
; N/A   ; None              ; 6.614 ns        ; SW[0]  ; LEDG[0] ;
; N/A   ; None              ; 6.446 ns        ; SW[1]  ; LEDG[1] ;
+-------+-------------------+-----------------+--------+---------+


+-------------------------------------------------------------------------------+
; th                                                                            ;
+---------------+-------------+-----------+--------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To              ; To Clock ;
+---------------+-------------+-----------+--------+-----------------+----------+
; N/A           ; None        ; 0.177 ns  ; SW[1]  ; inst1~_emulated ; KEY[0]   ;
; N/A           ; None        ; 0.176 ns  ; SW[1]  ; inst2~_emulated ; KEY[0]   ;
; N/A           ; None        ; 0.167 ns  ; SW[1]  ; inst0~_emulated ; KEY[0]   ;
; N/A           ; None        ; 0.133 ns  ; SW[0]  ; inst0~_emulated ; KEY[0]   ;
; N/A           ; None        ; 0.130 ns  ; SW[0]  ; inst2~_emulated ; KEY[0]   ;
; N/A           ; None        ; 0.130 ns  ; SW[0]  ; inst1~_emulated ; KEY[0]   ;
; N/A           ; None        ; -0.045 ns ; SW[2]  ; inst0~_emulated ; KEY[0]   ;
; N/A           ; None        ; -0.312 ns ; SW[2]  ; inst1~_emulated ; KEY[0]   ;
; N/A           ; None        ; -0.316 ns ; SW[2]  ; inst2~_emulated ; KEY[0]   ;
; N/A           ; None        ; -0.386 ns ; SW[0]  ; inst0~latch     ; KEY[1]   ;
; N/A           ; None        ; -0.538 ns ; SW[1]  ; inst1~latch     ; KEY[1]   ;
; N/A           ; None        ; -0.689 ns ; SW[2]  ; inst2~latch     ; KEY[1]   ;
; N/A           ; None        ; -3.540 ns ; KEY[1] ; inst0~_emulated ; KEY[0]   ;
; N/A           ; None        ; -3.669 ns ; KEY[1] ; inst2~_emulated ; KEY[0]   ;
; N/A           ; None        ; -3.669 ns ; KEY[1] ; inst1~_emulated ; KEY[0]   ;
+---------------+-------------+-----------+--------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Oct 23 12:03:11 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab01 -c Lab01 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst2~latch" is a latch
    Warning: Node "inst0~latch" is a latch
    Warning: Node "inst1~latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "KEY[0]" is an undefined clock
    Info: Assuming node "KEY[1]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Info: Clock "KEY[0]" Internal fmax is restricted to 450.05 MHz between source register "inst2~_emulated" and destination register "inst2~_emulated"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.218 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y3_N7; Fanout = 1; REG Node = 'inst2~_emulated'
            Info: 2: + IC(0.296 ns) + CELL(0.150 ns) = 0.446 ns; Loc. = LCCOMB_X61_Y3_N0; Fanout = 11; COMB Node = 'inst2~head_lut'
            Info: 3: + IC(0.269 ns) + CELL(0.419 ns) = 1.134 ns; Loc. = LCCOMB_X61_Y3_N6; Fanout = 1; COMB Node = 'inst2~data_lut'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.218 ns; Loc. = LCFF_X61_Y3_N7; Fanout = 1; REG Node = 'inst2~_emulated'
            Info: Total cell delay = 0.653 ns ( 53.61 % )
            Info: Total interconnect delay = 0.565 ns ( 46.39 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "KEY[0]" to destination register is 3.662 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; CLK Node = 'KEY[0]'
                Info: 2: + IC(2.263 ns) + CELL(0.537 ns) = 3.662 ns; Loc. = LCFF_X61_Y3_N7; Fanout = 1; REG Node = 'inst2~_emulated'
                Info: Total cell delay = 1.399 ns ( 38.20 % )
                Info: Total interconnect delay = 2.263 ns ( 61.80 % )
            Info: - Longest clock path from clock "KEY[0]" to source register is 3.662 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; CLK Node = 'KEY[0]'
                Info: 2: + IC(2.263 ns) + CELL(0.537 ns) = 3.662 ns; Loc. = LCFF_X61_Y3_N7; Fanout = 1; REG Node = 'inst2~_emulated'
                Info: Total cell delay = 1.399 ns ( 38.20 % )
                Info: Total interconnect delay = 2.263 ns ( 61.80 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "inst0~_emulated" (data pin = "KEY[1]", clock pin = "KEY[0]") is 4.206 ns
    Info: + Longest pin to register delay is 7.904 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 4; CLK Node = 'KEY[1]'
        Info: 2: + IC(5.863 ns) + CELL(0.437 ns) = 7.142 ns; Loc. = LCCOMB_X61_Y3_N4; Fanout = 11; COMB Node = 'inst1~head_lut'
        Info: 3: + IC(0.259 ns) + CELL(0.419 ns) = 7.820 ns; Loc. = LCCOMB_X61_Y3_N30; Fanout = 1; COMB Node = 'inst0~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.904 ns; Loc. = LCFF_X61_Y3_N31; Fanout = 1; REG Node = 'inst0~_emulated'
        Info: Total cell delay = 1.782 ns ( 22.55 % )
        Info: Total interconnect delay = 6.122 ns ( 77.45 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "KEY[0]" to destination register is 3.662 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; CLK Node = 'KEY[0]'
        Info: 2: + IC(2.263 ns) + CELL(0.537 ns) = 3.662 ns; Loc. = LCFF_X61_Y3_N31; Fanout = 1; REG Node = 'inst0~_emulated'
        Info: Total cell delay = 1.399 ns ( 38.20 % )
        Info: Total interconnect delay = 2.263 ns ( 61.80 % )
Info: tco from clock "KEY[0]" to destination pin "HEX0[6]" through register "inst0~_emulated" is 11.200 ns
    Info: + Longest clock path from clock "KEY[0]" to source register is 3.662 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; CLK Node = 'KEY[0]'
        Info: 2: + IC(2.263 ns) + CELL(0.537 ns) = 3.662 ns; Loc. = LCFF_X61_Y3_N31; Fanout = 1; REG Node = 'inst0~_emulated'
        Info: Total cell delay = 1.399 ns ( 38.20 % )
        Info: Total interconnect delay = 2.263 ns ( 61.80 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.288 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y3_N31; Fanout = 1; REG Node = 'inst0~_emulated'
        Info: 2: + IC(0.303 ns) + CELL(0.150 ns) = 0.453 ns; Loc. = LCCOMB_X61_Y3_N16; Fanout = 11; COMB Node = 'inst0~head_lut'
        Info: 3: + IC(0.532 ns) + CELL(0.416 ns) = 1.401 ns; Loc. = LCCOMB_X61_Y3_N8; Fanout = 1; COMB Node = 'bcd_to_led7:inst22|WideOr0~0'
        Info: 4: + IC(3.099 ns) + CELL(2.788 ns) = 7.288 ns; Loc. = PIN_V13; Fanout = 0; PIN Node = 'HEX0[6]'
        Info: Total cell delay = 3.354 ns ( 46.02 % )
        Info: Total interconnect delay = 3.934 ns ( 53.98 % )
Info: Longest tpd from source pin "KEY[1]" to destination pin "HEX0[6]" is 13.800 ns
    Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 4; CLK Node = 'KEY[1]'
    Info: 2: + IC(5.848 ns) + CELL(0.275 ns) = 6.965 ns; Loc. = LCCOMB_X61_Y3_N16; Fanout = 11; COMB Node = 'inst0~head_lut'
    Info: 3: + IC(0.532 ns) + CELL(0.416 ns) = 7.913 ns; Loc. = LCCOMB_X61_Y3_N8; Fanout = 1; COMB Node = 'bcd_to_led7:inst22|WideOr0~0'
    Info: 4: + IC(3.099 ns) + CELL(2.788 ns) = 13.800 ns; Loc. = PIN_V13; Fanout = 0; PIN Node = 'HEX0[6]'
    Info: Total cell delay = 4.321 ns ( 31.31 % )
    Info: Total interconnect delay = 9.479 ns ( 68.69 % )
Info: th for register "inst1~_emulated" (data pin = "SW[1]", clock pin = "KEY[0]") is 0.177 ns
    Info: + Longest clock path from clock "KEY[0]" to destination register is 3.662 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; CLK Node = 'KEY[0]'
        Info: 2: + IC(2.263 ns) + CELL(0.537 ns) = 3.662 ns; Loc. = LCFF_X61_Y3_N3; Fanout = 1; REG Node = 'inst1~_emulated'
        Info: Total cell delay = 1.399 ns ( 38.20 % )
        Info: Total interconnect delay = 2.263 ns ( 61.80 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.751 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; PIN Node = 'SW[1]'
        Info: 2: + IC(1.725 ns) + CELL(0.275 ns) = 2.999 ns; Loc. = LCCOMB_X61_Y3_N4; Fanout = 11; COMB Node = 'inst1~head_lut'
        Info: 3: + IC(0.518 ns) + CELL(0.150 ns) = 3.667 ns; Loc. = LCCOMB_X61_Y3_N2; Fanout = 1; COMB Node = 'inst1~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.751 ns; Loc. = LCFF_X61_Y3_N3; Fanout = 1; REG Node = 'inst1~_emulated'
        Info: Total cell delay = 1.508 ns ( 40.20 % )
        Info: Total interconnect delay = 2.243 ns ( 59.80 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 180 megabytes
    Info: Processing ended: Tue Oct 23 12:03:11 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


