---
title: "Chapter 1 â€” Python Baseline Model"
layout: default
nav_order: 1
description: "AITL Silicon Pathway Chapter 1: Python baseline implementation of PID Ã— FSM Ã— LLM hybrid control architecture"
---

# ğŸ§© Chapter 1 â€” Python Baseline Model  
## *AITL Architecture: PID Ã— FSM Ã— LLM*

This chapter introduces the foundational Python model of the AITL control architecture  
and provides links to all Chapter 1 documentation pages.

---

# ğŸ–¼ï¸ AITL Architecture Overview

<p align="center">
  <img src="/aitl-silicon-pathway/docs/chapter1/images/aitl_3layer.svg" width="80%">
</p>

---

# ğŸ“‚ Documentation Index

| File | Description |
|------|-------------|
| [README.md](README.md) | Folder-level introduction |
| [overview.md](overview.md) | Conceptual explanation of the architecture |
| [python_model.md](python_model.md) | Code-level explanation of PID / FSM / controller |
| [fsm.md](fsm.md) | Canonical state machine rules (RTL input) |
| [api.md](api.md) | Programmatic API reference |
| [getting_started.md](getting_started.md) | How to install and run Chapter1 code |

---

# ğŸ¯ Objectives of Chapter 1

- Understand the three-layer AITL architecture  
- Implement the Python baseline model  
- Learn canonical FSM rules â†’ later used for RTL Verilog  
- Run simulations:  
  - Step response  
  - Fault scenario  
- Establish the **behavioral golden model** for hardware translation

---

# ğŸ§­ FSM Overview

<p align="center">
  <img src="/aitl-silicon-pathway/docs/chapter1/images/fsm_state_diagram.svg" width="80%">
</p>

---

# ğŸ”§ Controller Data Flow

<p align="center">
  <img src="/aitl-silicon-pathway/docs/chapter1/images/controller_data_flow.svg" width="80%">
</p>

---

# ğŸ“ˆ Step Response Simulation

<p align="center">
  <img src="/aitl-silicon-pathway/docs/chapter1/images/step_response_timeline.svg" width="80%">
</p>

---

# âš ï¸ Fault Scenario Simulation

<p align="center">
  <img src="/aitl-silicon-pathway/docs/chapter1/images/fault_timeline.svg" width="80%">
</p>

---

# ğŸ”— Next Steps

Proceed to:

ğŸ‘‰ **[overview.md](overview.md)**  
or  
ğŸ‘‰ **[python_model.md](python_model.md)**

---

# Â© AITL Silicon Pathway Project
