<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file forthcpu_impl1_map.ncd.
Design name: mcu
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.
Performance Hardware Data Status:   Final          Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Mon Dec 04 13:26:53 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o ForthCPU_impl1.tw1 -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1_map.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1_map.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_0_0' Target='right'>FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   12.875MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.831ns (weighted slack = 5.662ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION_fast[11]  (from PIN_CLK_X1_c -)
   Destination:    DP8KC      Port           coreInst/registerFileInst/regs/registers_0_0_1(ASIC)  (to PIN_CLK_X1_c +)

   Delay:              38.881ns  (34.4% logic, 65.6% route), 27 logic levels.

 Constraint Details:

     38.881ns physical path delay SLICE_313 to coreInst/registerFileInst/regs/registers_0_0_1 meets
     41.667ns delay constraint less
     -0.045ns DATA_SET requirement (totaling 41.712ns) by 2.831ns

 Physical Path Details:

      Data path SLICE_313 to coreInst/registerFileInst/regs/registers_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409  SLICE_313.CLK to   SLICE_313.Q0 SLICE_313 (from PIN_CLK_X1_c)
ROUTE         4   e 1.030   SLICE_313.Q0 to   SLICE_430.C0 coreInst/INSTRUCTION_fast[11]
CTOF_DEL    ---     0.452   SLICE_430.C0 to   SLICE_430.F0 SLICE_430
ROUTE         1   e 1.030   SLICE_430.F0 to */SLICE_724.A1 coreInst/CC_ZERO
CTOF_DEL    ---     0.452 */SLICE_724.A1 to */SLICE_724.F1 coreInst/SLICE_724
ROUTE         9   e 1.030 */SLICE_724.F1 to */SLICE_701.A1 coreInst/N_11
CTOF_DEL    ---     0.452 */SLICE_701.A1 to */SLICE_701.F1 coreInst/opxMultiplexerInst/SLICE_701
ROUTE         1   e 1.030 */SLICE_701.F1 to */SLICE_587.C1 coreInst/opxMultiplexerInst/ALUB_SRCX_0_3[1]
CTOF_DEL    ---     0.452 */SLICE_587.C1 to */SLICE_587.F1 coreInst/opxMultiplexerInst/SLICE_587
ROUTE        22   e 1.030 */SLICE_587.F1 to */SLICE_767.A0 coreInst/ALUB_SRCX[1]
CTOF_DEL    ---     0.452 */SLICE_767.A0 to */SLICE_767.F0 coreInst/fullALUInst/SLICE_767
ROUTE         4   e 1.030 */SLICE_767.F0 to *t/SLICE_85.B0 coreInst/fullALUInst/N_38
C0TOFCO_DE  ---     0.905 *t/SLICE_85.B0 to */SLICE_85.FCO coreInst/fullALUInst/aluInst/SLICE_85
ROUTE         1   e 0.001 */SLICE_85.FCO to */SLICE_84.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOF1_DE  ---     0.569 */SLICE_84.FCI to *t/SLICE_84.F1 coreInst/fullALUInst/aluInst/SLICE_84
ROUTE         1   e 1.030 *t/SLICE_84.F1 to   SLICE_411.C1 coreInst/fullALUInst/aluInst/un47_RESULT[8]
CTOF_DEL    ---     0.452   SLICE_411.C1 to   SLICE_411.F1 SLICE_411
ROUTE         1   e 1.030   SLICE_411.F1 to */SLICE_884.A1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_2
CTOF_DEL    ---     0.452 */SLICE_884.A1 to */SLICE_884.F1 coreInst/fullALUInst/aluInst/SLICE_884
ROUTE         1   e 0.401 */SLICE_884.F1 to */SLICE_884.A0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_7
CTOF_DEL    ---     0.452 */SLICE_884.A0 to */SLICE_884.F0 coreInst/fullALUInst/aluInst/SLICE_884
ROUTE         1   e 1.030 */SLICE_884.F0 to */SLICE_803.B1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452 */SLICE_803.B1 to */SLICE_803.F1 coreInst/fullALUInst/aluInst/SLICE_803
ROUTE        16   e 1.030 */SLICE_803.F1 to */SLICE_943.B0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452 */SLICE_943.B0 to */SLICE_943.F0 coreInst/fullALUInst/aluInst/SLICE_943
ROUTE         1   e 1.030 */SLICE_943.F0 to */SLICE_514.D1 coreInst/fullALUInst/aluInst/un53_RESULT[5]
CTOOFX_DEL  ---     0.661 */SLICE_514.D1 to *LICE_514.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[5]/SLICE_514
ROUTE         1   e 1.030 *LICE_514.OFX0 to */SLICE_979.A0 coreInst/fullALUInst/aluInst/N_256
CTOF_DEL    ---     0.452 */SLICE_979.A0 to */SLICE_979.F0 coreInst/fullALUInst/aluInst/SLICE_979
ROUTE         2   e 1.030 */SLICE_979.F0 to */SLICE_460.A1 coreInst/RESULT_d[5]
CTOOFX_DEL  ---     0.661 */SLICE_460.A1 to *LICE_460.OFX0 coreInst/busControllerInst/ADDR_BUF_d[5]/SLICE_460
ROUTE         2   e 1.030 *LICE_460.OFX0 to */SLICE_754.B0 ADDR_BUF_d[5]
CTOF_DEL    ---     0.452 */SLICE_754.B0 to */SLICE_754.F0 coreInst/busControllerInst/SLICE_754
ROUTE        25   e 1.030 */SLICE_754.F0 to   SLICE_684.A0 ADDR_BUF[5]
CTOF_DEL    ---     0.452   SLICE_684.A0 to   SLICE_684.F0 SLICE_684
ROUTE         4   e 1.030   SLICE_684.F0 to   SLICE_670.D0 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_o4_0_6_1[0]
CTOF_DEL    ---     0.452   SLICE_670.D0 to   SLICE_670.F0 SLICE_670
ROUTE         5   e 1.030   SLICE_670.F0 to */SLICE_693.D1 mcuResourcesInst/CPU_DIN_4_o4_0_6_5[0]
CTOF_DEL    ---     0.452 */SLICE_693.D1 to */SLICE_693.F1 mcuResourcesInst/memoryMapperInst/SLICE_693
ROUTE         1   e 0.401 */SLICE_693.F1 to */SLICE_693.D0 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_4_1_N_3L3
CTOF_DEL    ---     0.452 */SLICE_693.D0 to */SLICE_693.F0 mcuResourcesInst/memoryMapperInst/SLICE_693
ROUTE         1   e 1.030 */SLICE_693.F0 to */SLICE_692.D1 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_4_1_N_8L16_N_2L1_0
CTOF_DEL    ---     0.452 */SLICE_692.D1 to */SLICE_692.F1 mcuResourcesInst/memoryMapperInst/SLICE_692
ROUTE         2   e 1.030 */SLICE_692.F1 to */SLICE_645.C1 CPU_DIN_4_4_1_0_N_8L16
CTOF_DEL    ---     0.452 */SLICE_645.C1 to */SLICE_645.F1 mcuResourcesInst/memoryMapperInst/SLICE_645
ROUTE         1   e 1.030 */SLICE_645.F1 to */SLICE_687.D0 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_4_1_0[2]
CTOF_DEL    ---     0.452 */SLICE_687.D0 to */SLICE_687.F0 mcuResourcesInst/memoryMapperInst/SLICE_687
ROUTE         1   e 1.030 */SLICE_687.F0 to   SLICE_306.C0 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_4[2]
CTOF_DEL    ---     0.452   SLICE_306.C0 to   SLICE_306.F0 SLICE_306
ROUTE         3   e 1.030   SLICE_306.F0 to */SLICE_972.A0 CPU_DIN[2]
CTOF_DEL    ---     0.452 */SLICE_972.A0 to */SLICE_972.F0 coreInst/registerFileInst/SLICE_972
ROUTE         1   e 1.030 */SLICE_972.F0 to */SLICE_466.C1 coreInst/registerFileInst/DIN_BYTE[2]
CTOOFX_DEL  ---     0.661 */SLICE_466.C1 to *LICE_466.OFX0 coreInst/registerFileInst/DINA_3[2]/SLICE_466
ROUTE         1   e 1.030 *LICE_466.OFX0 to *rs_0_0_1.DIA2 coreInst/registerFileInst/DINA[2] (to PIN_CLK_X1_c)
                  --------
                   38.881   (34.4% logic, 65.6% route), 27 logic levels.

Report:   12.875MHz is the maximum frequency for this preference.

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |   12.000 MHz|   12.875 MHz|  27  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: coreInst/instructionPhaseDecoderInst/PHASE_NEXT_2_sqmuxa_i   Source: coreInst/instructionPhaseDecoderInst/SLICE_885.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD
      Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;   Transfers: 5

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 206
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: coreInst/instructionPhaseDecoderInst/PHASE_NEXT_2_sqmuxa_i   Source: coreInst/instructionPhaseDecoderInst/SLICE_885.F0
      Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;   Transfers: 4


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 4 nets, and 7030 connections (94.36% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Mon Dec 04 13:26:53 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o ForthCPU_impl1.tw1 -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1_map.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1_map.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.447ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[1]  (to PIN_CLK_X1_c +)

   Delay:               0.434ns  (53.9% logic, 46.1% route), 2 logic levels.

 Constraint Details:

      0.434ns physical path delay mcuResourcesInst/UARTInst/uartRXInst/SLICE_414 to mcuResourcesInst/UARTInst/uartRXInst/SLICE_414 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint requirement (totaling -0.013ns) by 0.447ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartRXInst/SLICE_414 to mcuResourcesInst/UARTInst/uartRXInst/SLICE_414:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 *SLICE_414.CLK to */SLICE_414.Q0 mcuResourcesInst/UARTInst/uartRXInst/SLICE_414 (from PIN_CLK_X1_c)
ROUTE        11   e 0.199 */SLICE_414.Q0 to */SLICE_414.A1 mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[0]
CTOF_DEL    ---     0.101 */SLICE_414.A1 to */SLICE_414.F1 mcuResourcesInst/UARTInst/uartRXInst/SLICE_414
ROUTE         1   e 0.001 */SLICE_414.F1 to *SLICE_414.DI1 mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index_5[1] (to PIN_CLK_X1_c)
                  --------
                    0.434   (53.9% logic, 46.1% route), 2 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: coreInst/instructionPhaseDecoderInst/PHASE_NEXT_2_sqmuxa_i   Source: coreInst/instructionPhaseDecoderInst/SLICE_885.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD
      Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;   Transfers: 5

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 206
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: coreInst/instructionPhaseDecoderInst/PHASE_NEXT_2_sqmuxa_i   Source: coreInst/instructionPhaseDecoderInst/SLICE_885.F0
      Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;   Transfers: 4


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 4 nets, and 7204 connections (96.70% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
