git clone --depth 1 --no-tags https://github.com/IcaroMendes00/Verifica-o-Funcional-de-Sistemas-Digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715853847
git clone --depth 1 --no-tags https://github.com/prydin/dds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719793398
git clone --depth 1 --no-tags https://github.com/sergiupopescu22/Microprocessor_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720175507
git clone --depth 1 --no-tags https://github.com/bumjoooon/ohshitgit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722793763
git clone --depth 1 --no-tags https://github.com/Allie09/DLD-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723743975
git clone --depth 1 --no-tags https://github.com/teshnizi2/Computer-Architecture-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725235228
git clone --depth 1 --no-tags https://github.com/vishalvp123/Interview-Question.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725133959
git clone --depth 1 --no-tags https://github.com/dsheffie/hw-rasterizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723760494
git clone --depth 1 --no-tags https://github.com/wilburfrrrrrr/risc_v_segmentado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725870171
git clone --depth 1 --no-tags https://github.com/manmohanverma1234/project_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726916320
git clone --depth 1 --no-tags https://github.com/bwa55221/verilog_sandbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729661851
git clone --depth 1 --no-tags https://github.com/ShaheerSajid/pakfpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723394689
git clone --depth 1 --no-tags https://github.com/everGreenGH/riscv-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730246968
git clone --depth 1 --no-tags https://github.com/ishwo0/FPGA-Digital-Canvas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728559969
git clone --depth 1 --no-tags https://github.com/crismz/AdC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730380078
git clone --depth 1 --no-tags https://github.com/fzaman500/PictoChatGPA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723817572
git clone --depth 1 --no-tags https://github.com/GhostOf0days/Computer-Organization-Final-Project-f23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718992268
git clone --depth 1 --no-tags https://github.com/MSaqi/Verilog_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722429052
git clone --depth 1 --no-tags https://github.com/souza-marcos/One-Time-Pad-Cypher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727219964
git clone --depth 1 --no-tags https://github.com/valmyr/UVM_testbench_of_a_classified_dut.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731402073
git clone --depth 1 --no-tags https://github.com/LayzRay/SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728568962
git clone --depth 1 --no-tags https://github.com/RephlexZero/Digital-Systems-Design-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727429005
git clone --depth 1 --no-tags https://github.com/pedrohfmacedo/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722689943
git clone --depth 1 --no-tags https://github.com/saijulukose/UVM_PRACTICE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721226837
git clone --depth 1 --no-tags https://github.com/ekansh21044/CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726142271
git clone --depth 1 --no-tags https://github.com/gvesic96/fv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727920414
git clone --depth 1 --no-tags https://github.com/MyWurger/5.2.-APB-Traffic-light-control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722232199
git clone --depth 1 --no-tags https://github.com/AshwinKTyagi/ECE-111-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722337527
git clone --depth 1 --no-tags https://github.com/ArthurMdrs/SystemVerilog_Playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721721098
git clone --depth 1 --no-tags https://github.com/davidpoul2/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717324377
git clone --depth 1 --no-tags https://github.com/SANJEEV306/FIFO_asyn_VERILOG-TB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717754858
git clone --depth 1 --no-tags https://github.com/soheilnazari2001/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718131335
git clone --depth 1 --no-tags https://github.com/JunsangYooUSC/loop_pipeline_vitis2intel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716889083
git clone --depth 1 --no-tags https://github.com/JoaoPi314/pga_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718319373
git clone --depth 1 --no-tags https://github.com/zelo-415/FPGA-Music-Player.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723562435
git clone --depth 1 --no-tags https://github.com/kitune-san/KFPS2IRKB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721201934
git clone --depth 1 --no-tags https://github.com/Hatemxiv/Arm-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725692574
git clone --depth 1 --no-tags https://github.com/arkeks/axis_async_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724083962
git clone --depth 1 --no-tags https://github.com/arunachalamrangarj/uvm_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725431006
git clone --depth 1 --no-tags https://github.com/asmara30/Chipyard-Generated-Files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725389905
git clone --depth 1 --no-tags https://github.com/mattrfrancis/cocosorter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724872135
git clone --depth 1 --no-tags https://github.com/rodrigoruz/ee271_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715851409
git clone --depth 1 --no-tags https://github.com/ojeengammah/CSE141L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729877194
git clone --depth 1 --no-tags https://github.com/Daxting/Digital-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729660295
git clone --depth 1 --no-tags https://github.com/AmirHamzah00/4thYearProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730524554
git clone --depth 1 --no-tags https://github.com/saltyee1/riscV_single_cycle_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730588643
git clone --depth 1 --no-tags https://github.com/ahmedsherif99/Multiplier-Systemverilog-module-with-Formal-Verification-SVA-on-OneSpin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730653568
git clone --depth 1 --no-tags https://github.com/vasavbnair/FPGA_Drum_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730454732
git clone --depth 1 --no-tags https://github.com/asierbf80/ISDIGI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731133559
git clone --depth 1 --no-tags https://github.com/Micchi19/Accelerator_VRSMwithDMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722720160
git clone --depth 1 --no-tags https://github.com/YulunWu1102/Pipelined-RISCV-32i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731724582
git clone --depth 1 --no-tags https://github.com/Jonathan-L-Davis/459D-final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718859783
git clone --depth 1 --no-tags https://github.com/brycepollack/cse140l-lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722233153
git clone --depth 1 --no-tags https://github.com/semlee/CNN_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717583142
git clone --depth 1 --no-tags https://github.com/Rutherther/verilog-riscv-semestral-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720436454
git clone --depth 1 --no-tags https://github.com/sjb565/fpga-video-enhancement.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732276753
git clone --depth 1 --no-tags https://github.com/Yehia404/EDA_ATM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731307549
git clone --depth 1 --no-tags https://github.com/Ashwin4514/Designing-Systolic-Array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729642114
git clone --depth 1 --no-tags https://github.com/m3aldabb/rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726372138
git clone --depth 1 --no-tags https://github.com/jgaztelu/arriskv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716270523
git clone --depth 1 --no-tags https://github.com/VARZero/VZ16_SuperScalar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729469129
git clone --depth 1 --no-tags https://github.com/shinolab/autd3-firmware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728973651
git clone --depth 1 --no-tags https://github.com/SREE1949/SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722680243
git clone --depth 1 --no-tags https://github.com/Shreyast27/git_tutorials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718528496
git clone --depth 1 --no-tags https://github.com/Shruti-Tajne/HardwareGenerationTool.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716871074
git clone --depth 1 --no-tags https://github.com/xingyuwu821/UCSD_ECE111.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716415960
git clone --depth 1 --no-tags https://github.com/nijie001/tryout_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719960652
git clone --depth 1 --no-tags https://github.com/Locvo1/prelab-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720063138
git clone --depth 1 --no-tags https://github.com/kjstanford/ee271_a2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720278123
git clone --depth 1 --no-tags https://github.com/Keio-CSG/cpu-experiment-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720999602
git clone --depth 1 --no-tags https://github.com/jayasuriya1998/Serial_to_Parelle_Converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721770121
git clone --depth 1 --no-tags https://github.com/jayasuriya1998/Full_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721767355
git clone --depth 1 --no-tags https://github.com/0K-Chinmay/risc_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722100276
git clone --depth 1 --no-tags https://github.com/makac1896/lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720658188
git clone --depth 1 --no-tags https://github.com/akashsaraswatt/New-files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723351121
git clone --depth 1 --no-tags https://github.com/Qurqi/BOIIii.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724381147
git clone --depth 1 --no-tags https://github.com/ronnielsajol/hdl-hands-on.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724694505
git clone --depth 1 --no-tags https://github.com/floAfentaki/floAfentaki-MICRO20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729266014
git clone --depth 1 --no-tags https://github.com/kele14x/prach_long.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724108170
git clone --depth 1 --no-tags https://github.com/MyWurger/5.1.-APB-master-and-slave-for-writing-and-reading.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716671961
git clone --depth 1 --no-tags https://github.com/dhanasekarp03/axi_team_task.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725541584
git clone --depth 1 --no-tags https://github.com/MahmouodMagdi/Memory-System-Verilog-Class-based-Testing-Environment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716816745
git clone --depth 1 --no-tags https://github.com/SREE1949/FV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721682068
git clone --depth 1 --no-tags https://github.com/khktseng/HE-acceleration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721465861
git clone --depth 1 --no-tags https://github.com/Tonr01/Arithmetic-Expression-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717394976
git clone --depth 1 --no-tags https://github.com/SeamusXie03/Simple_iPod.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717671150
git clone --depth 1 --no-tags https://github.com/Srivathsa2304/git.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719444973
git clone --depth 1 --no-tags https://github.com/jastikai/Digital-Techniques-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719584417
git clone --depth 1 --no-tags https://github.com/BrunoGaribaldi/Arquitectura-de-computadoras-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720055376
git clone --depth 1 --no-tags https://github.com/Amr-Ahmed-Elmasry/Pipleine-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720452177
git clone --depth 1 --no-tags https://github.com/Lauti00/Arquitectura-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720807303
git clone --depth 1 --no-tags https://github.com/verificationcodewithpriya/Single-port-RAM-testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721272925
git clone --depth 1 --no-tags https://github.com/Noah-DuVal/ECE-385---Digital-Systems-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721392244
git clone --depth 1 --no-tags https://github.com/eduard-gp/ahb2wb_bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722982495
git clone --depth 1 --no-tags https://github.com/Nramand/RISCV_RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732033190
git clone --depth 1 --no-tags https://github.com/chaoqun-liang/eth-idma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725787974
git clone --depth 1 --no-tags https://github.com/YoussefNasser11/UVM-for-Inferred_Single_Port_Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729359101
git clone --depth 1 --no-tags https://github.com/monistode/ISA_accum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726726094
git clone --depth 1 --no-tags https://github.com/vakeesank99/Matrix_multiplication_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732353782
