# compile verilog/system verilog design source files
sv xil_defaultlib  "/esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" --include "../../../rsa_project.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../rsa_project.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl"
sv xil_defaultlib  "/esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" --include "../../../rsa_project.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../rsa_project.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl"
sv xil_defaultlib  "/esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" --include "../../../rsa_project.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../rsa_project.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl"
sv xil_defaultlib  "/esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" --include "../../../rsa_project.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../rsa_project.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl"
sv xil_defaultlib  "/esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" --include "../../../rsa_project.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../rsa_project.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl"
sv xil_defaultlib  "/esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" --include "../../../rsa_project.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../rsa_project.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl"
sv xil_defaultlib  "/esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" --include "../../../rsa_project.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../rsa_project.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl"
sv xil_defaultlib  "/esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" --include "../../../rsa_project.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../rsa_project.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl"
verilog xil_defaultlib  "../../../../src/rtl/adder.v" --include "../../../rsa_project.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../rsa_project.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl"
verilog xil_defaultlib  "../../../../src/rtl/tb_adder.v" --include "../../../rsa_project.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../rsa_project.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
