#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri May 16 19:01:46 2025
# Process ID         : 22524
# Current directory  : C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/UART_TP_Micro2/UART_TP_Micro2.runs/synth_1
# Command line       : vivado.exe -log UART_test_sender.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_test_sender.tcl
# Log file           : C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/UART_TP_Micro2/UART_TP_Micro2.runs/synth_1/UART_test_sender.vds
# Journal file       : C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/UART_TP_Micro2/UART_TP_Micro2.runs/synth_1\vivado.jou
# Running On         : Elias
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 5800H with Radeon Graphics         
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 33663 MB
# Swap memory        : 2147 MB
# Total Virtual      : 35811 MB
# Available Virtual  : 13540 MB
#-----------------------------------------------------------
source UART_test_sender.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/UART_TP_Micro2/UART_TP_Micro2.srcs/utils_1/imports/synth_1/UART_test_sender.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/UART_TP_Micro2/UART_TP_Micro2.srcs/utils_1/imports/synth_1/UART_test_sender.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top UART_test_sender -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29096
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1086.164 ; gain = 469.398
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART_test_sender' [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/UART_TP_Micro2/UART_TP_Micro2.srcs/sources_1/new/UART_testCircuit.vhd:15]
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/UART_TP_Micro2/UART_TP_Micro2.srcs/sources_1/new/UART.vhd:21]
INFO: [Synth 8-638] synthesizing module 'frecDivisor' [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/UART_TP_Micro2/UART_TP_Micro2.srcs/sources_1/imports/new/frecDivisor.vhd:18]
	Parameter m bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'frecDivisor' (0#1) [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/UART_TP_Micro2/UART_TP_Micro2.srcs/sources_1/imports/new/frecDivisor.vhd:18]
INFO: [Synth 8-638] synthesizing module 'transmitter_fifo' [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/UART_TP_Micro2/UART_TP_Micro2.srcs/sources_1/new/Transmitter_FIFO.vhd:20]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/UART_TP_Micro2/UART_TP_Micro2.srcs/sources_1/new/FIFO.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (0#1) [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/UART_TP_Micro2/UART_TP_Micro2.srcs/sources_1/new/FIFO.vhd:19]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/UART_TP_Micro2/UART_TP_Micro2.srcs/sources_1/new/Transmitter.vhd:19]
WARNING: [Synth 8-614] signal 'tx_reg' is read in the process but is not in the sensitivity list [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/UART_TP_Micro2/UART_TP_Micro2.srcs/sources_1/new/Transmitter.vhd:41]
WARNING: [Synth 8-614] signal 'input' is read in the process but is not in the sensitivity list [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/UART_TP_Micro2/UART_TP_Micro2.srcs/sources_1/new/Transmitter.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Transmitter' (0#1) [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/UART_TP_Micro2/UART_TP_Micro2.srcs/sources_1/new/Transmitter.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'transmitter_fifo' (0#1) [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/UART_TP_Micro2/UART_TP_Micro2.srcs/sources_1/new/Transmitter_FIFO.vhd:20]
INFO: [Synth 8-638] synthesizing module 'reciever_fifo' [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/UART_TP_Micro2/UART_TP_Micro2.srcs/sources_1/new/Reciever_FIFO.vhd:20]
INFO: [Synth 8-638] synthesizing module 'Reciever' [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/UART_TP_Micro2/UART_TP_Micro2.srcs/sources_1/new/Reciever.vhd:18]
INFO: [Synth 8-226] default block is never used [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/UART_TP_Micro2/UART_TP_Micro2.srcs/sources_1/new/Reciever.vhd:49]
WARNING: [Synth 8-614] signal 'sdone' is read in the process but is not in the sensitivity list [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/UART_TP_Micro2/UART_TP_Micro2.srcs/sources_1/new/Reciever.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Reciever' (0#1) [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/UART_TP_Micro2/UART_TP_Micro2.srcs/sources_1/new/Reciever.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'reciever_fifo' (0#1) [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/UART_TP_Micro2/UART_TP_Micro2.srcs/sources_1/new/Reciever_FIFO.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'UART' (0#1) [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/UART_TP_Micro2/UART_TP_Micro2.srcs/sources_1/new/UART.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'UART_test_sender' (0#1) [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/UART_TP_Micro2/UART_TP_Micro2.srcs/sources_1/new/UART_testCircuit.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1194.773 ; gain = 578.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1194.773 ; gain = 578.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1194.773 ; gain = 578.008
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1194.773 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/UART_TP_Micro2/UART_TP_Micro2.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc]
Finished Parsing XDC File [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/UART_TP_Micro2/UART_TP_Micro2.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/UART_TP_Micro2/UART_TP_Micro2.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_test_sender_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_test_sender_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1284.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1284.238 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1284.238 ; gain = 667.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1284.238 ; gain = 667.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1284.238 ; gain = 667.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/UART_TP_Micro2/UART_TP_Micro2.srcs/utils_1/imports/synth_1/UART_test_sender.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1284.238 ; gain = 667.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1284.238 ; gain = 667.473
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'std_reg' in module 'Transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'std_reg' in module 'Reciever'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    send |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'std_reg' using encoding 'sequential' in module 'Transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    read |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'std_reg' using encoding 'sequential' in module 'Reciever'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1284.238 ; gain = 667.473
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 6     
+---Registers : 
	                8 Bit    Registers := 22    
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input    8 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 23    
	   4 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (uart_tx_inst/RX_Block/URX/FSM_sequential_std_reg[1]) is unused and will be removed from module UART_test_sender.
WARNING: [Synth 8-3332] Sequential element (uart_tx_inst/RX_Block/URX/FSM_sequential_std_reg[0]) is unused and will be removed from module UART_test_sender.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1284.238 ; gain = 667.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1394.691 ; gain = 777.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1394.691 ; gain = 777.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1405.031 ; gain = 788.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1621.027 ; gain = 1004.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1621.027 ; gain = 1004.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1621.027 ; gain = 1004.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1621.027 ; gain = 1004.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1621.027 ; gain = 1004.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1621.027 ; gain = 1004.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     3|
|3     |LUT2  |     9|
|4     |LUT3  |    12|
|5     |LUT4  |    14|
|6     |LUT5  |    15|
|7     |LUT6  |    10|
|8     |MUXF7 |     1|
|9     |FDRE  |    46|
|10    |FDSE  |     2|
|11    |IBUF  |     2|
|12    |OBUF  |     1|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1621.027 ; gain = 1004.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1621.027 ; gain = 914.797
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1621.027 ; gain = 1004.262
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1621.027 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1621.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: da9417aa
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1621.027 ; gain = 1216.387
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1621.027 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Elias/OneDrive/UCA/9_Semestre/Micro_2/Vivado/UART_TP_Micro2/UART_TP_Micro2.runs/synth_1/UART_test_sender.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file UART_test_sender_utilization_synth.rpt -pb UART_test_sender_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 16 19:02:25 2025...
