# Tomasulo Algorithm
Implementation of Tomasulo Algorithm for pipelined processor developed in VHDL.

## General Information
This project is for the course of Computer Architecture. It is developed in VHDL for the Xilinx ISE Design Suite.

## Basic Components
* Issue module
* Reservation Stations
* Functional Units
* Reorder Buffer
* Common Data Bus

## Processor Design
<img src="https://github.com/ikaratsoris/Tomasulo-Algorithm/blob/main/Processor_Detailed.png" width="100%">
<p></p>
