
ubuntu-preinstalled/lsusb:     file format elf32-littlearm


Disassembly of section .init:

00006450 <.init>:
    6450:	push	{r3, lr}
    6454:	bl	6ae0 <__assert_fail@plt+0x2dc>
    6458:	pop	{r3, pc}

Disassembly of section .plt:

0000645c <calloc@plt-0x14>:
    645c:	push	{lr}		; (str lr, [sp, #-4]!)
    6460:	ldr	lr, [pc, #4]	; 646c <calloc@plt-0x4>
    6464:	add	lr, pc, lr
    6468:	ldr	pc, [lr, #8]!
    646c:	andeq	sl, r2, r4, ror #19

00006470 <calloc@plt>:
    6470:	add	ip, pc, #0, 12
    6474:	add	ip, ip, #172032	; 0x2a000
    6478:	ldr	pc, [ip, #2532]!	; 0x9e4

0000647c <udev_hwdb_unref@plt>:
    647c:	add	ip, pc, #0, 12
    6480:	add	ip, ip, #172032	; 0x2a000
    6484:	ldr	pc, [ip, #2524]!	; 0x9dc

00006488 <raise@plt>:
    6488:	add	ip, pc, #0, 12
    648c:	add	ip, ip, #172032	; 0x2a000
    6490:	ldr	pc, [ip, #2516]!	; 0x9d4

00006494 <iconv_close@plt>:
    6494:	add	ip, pc, #0, 12
    6498:	add	ip, ip, #172032	; 0x2a000
    649c:	ldr	pc, [ip, #2508]!	; 0x9cc

000064a0 <iconv@plt>:
    64a0:	add	ip, pc, #0, 12
    64a4:	add	ip, ip, #172032	; 0x2a000
    64a8:	ldr	pc, [ip, #2500]!	; 0x9c4

000064ac <strcmp@plt>:
    64ac:	add	ip, pc, #0, 12
    64b0:	add	ip, ip, #172032	; 0x2a000
    64b4:	ldr	pc, [ip, #2492]!	; 0x9bc

000064b8 <libusb_open@plt>:
    64b8:	add	ip, pc, #0, 12
    64bc:	add	ip, ip, #172032	; 0x2a000
    64c0:	ldr	pc, [ip, #2484]!	; 0x9b4

000064c4 <__cxa_finalize@plt>:
    64c4:	add	ip, pc, #0, 12
    64c8:	add	ip, ip, #172032	; 0x2a000
    64cc:	ldr	pc, [ip, #2476]!	; 0x9ac

000064d0 <read@plt>:
    64d0:	add	ip, pc, #0, 12
    64d4:	add	ip, ip, #172032	; 0x2a000
    64d8:	ldr	pc, [ip, #2468]!	; 0x9a4

000064dc <free@plt>:
    64dc:			; <UNDEFINED> instruction: 0xe7fd4778
    64e0:	add	ip, pc, #0, 12
    64e4:	add	ip, ip, #172032	; 0x2a000
    64e8:	ldr	pc, [ip, #2456]!	; 0x998

000064ec <memcpy@plt>:
    64ec:	add	ip, pc, #0, 12
    64f0:	add	ip, ip, #172032	; 0x2a000
    64f4:	ldr	pc, [ip, #2448]!	; 0x990

000064f8 <strdup@plt>:
    64f8:			; <UNDEFINED> instruction: 0xe7fd4778
    64fc:	add	ip, pc, #0, 12
    6500:	add	ip, ip, #172032	; 0x2a000
    6504:	ldr	pc, [ip, #2436]!	; 0x984

00006508 <libusb_release_interface@plt>:
    6508:	add	ip, pc, #0, 12
    650c:	add	ip, ip, #172032	; 0x2a000
    6510:	ldr	pc, [ip, #2428]!	; 0x97c

00006514 <__stack_chk_fail@plt>:
    6514:	add	ip, pc, #0, 12
    6518:	add	ip, ip, #172032	; 0x2a000
    651c:	ldr	pc, [ip, #2420]!	; 0x974

00006520 <libusb_close@plt>:
    6520:	add	ip, pc, #0, 12
    6524:	add	ip, ip, #172032	; 0x2a000
    6528:	ldr	pc, [ip, #2412]!	; 0x96c

0000652c <perror@plt>:
    652c:	add	ip, pc, #0, 12
    6530:	add	ip, ip, #172032	; 0x2a000
    6534:	ldr	pc, [ip, #2404]!	; 0x964

00006538 <libusb_get_string_descriptor_ascii@plt>:
    6538:	add	ip, pc, #0, 12
    653c:	add	ip, ip, #172032	; 0x2a000
    6540:	ldr	pc, [ip, #2396]!	; 0x95c

00006544 <udev_hwdb_new@plt>:
    6544:	add	ip, pc, #0, 12
    6548:	add	ip, ip, #172032	; 0x2a000
    654c:	ldr	pc, [ip, #2388]!	; 0x954

00006550 <readlink@plt>:
    6550:	add	ip, pc, #0, 12
    6554:	add	ip, ip, #172032	; 0x2a000
    6558:	ldr	pc, [ip, #2380]!	; 0x94c

0000655c <libusb_free_config_descriptor@plt>:
    655c:	add	ip, pc, #0, 12
    6560:	add	ip, ip, #172032	; 0x2a000
    6564:	ldr	pc, [ip, #2372]!	; 0x944

00006568 <__memcpy_chk@plt>:
    6568:	add	ip, pc, #0, 12
    656c:	add	ip, ip, #172032	; 0x2a000
    6570:	ldr	pc, [ip, #2364]!	; 0x93c

00006574 <fwrite@plt>:
    6574:	add	ip, pc, #0, 12
    6578:	add	ip, ip, #172032	; 0x2a000
    657c:	ldr	pc, [ip, #2356]!	; 0x934

00006580 <libusb_get_config_descriptor@plt>:
    6580:	add	ip, pc, #0, 12
    6584:	add	ip, ip, #172032	; 0x2a000
    6588:	ldr	pc, [ip, #2348]!	; 0x92c

0000658c <udev_new@plt>:
    658c:	add	ip, pc, #0, 12
    6590:	add	ip, ip, #172032	; 0x2a000
    6594:	ldr	pc, [ip, #2340]!	; 0x924

00006598 <__ctype_get_mb_cur_max@plt>:
    6598:	add	ip, pc, #0, 12
    659c:	add	ip, ip, #172032	; 0x2a000
    65a0:	ldr	pc, [ip, #2332]!	; 0x91c

000065a4 <__strcpy_chk@plt>:
    65a4:	add	ip, pc, #0, 12
    65a8:	add	ip, ip, #172032	; 0x2a000
    65ac:	ldr	pc, [ip, #2324]!	; 0x914

000065b0 <opendir@plt>:
    65b0:	add	ip, pc, #0, 12
    65b4:	add	ip, ip, #172032	; 0x2a000
    65b8:	ldr	pc, [ip, #2316]!	; 0x90c

000065bc <open64@plt>:
    65bc:	add	ip, pc, #0, 12
    65c0:	add	ip, ip, #172032	; 0x2a000
    65c4:	ldr	pc, [ip, #2308]!	; 0x904

000065c8 <puts@plt>:
    65c8:			; <UNDEFINED> instruction: 0xe7fd4778
    65cc:	add	ip, pc, #0, 12
    65d0:	add	ip, ip, #172032	; 0x2a000
    65d4:	ldr	pc, [ip, #2296]!	; 0x8f8

000065d8 <malloc@plt>:
    65d8:	add	ip, pc, #0, 12
    65dc:	add	ip, ip, #172032	; 0x2a000
    65e0:	ldr	pc, [ip, #2288]!	; 0x8f0

000065e4 <iconv_open@plt>:
    65e4:	add	ip, pc, #0, 12
    65e8:	add	ip, ip, #172032	; 0x2a000
    65ec:	ldr	pc, [ip, #2280]!	; 0x8e8

000065f0 <__libc_start_main@plt>:
    65f0:	add	ip, pc, #0, 12
    65f4:	add	ip, ip, #172032	; 0x2a000
    65f8:	ldr	pc, [ip, #2272]!	; 0x8e0

000065fc <strerror@plt>:
    65fc:	add	ip, pc, #0, 12
    6600:	add	ip, ip, #172032	; 0x2a000
    6604:	ldr	pc, [ip, #2264]!	; 0x8d8

00006608 <__gmon_start__@plt>:
    6608:	add	ip, pc, #0, 12
    660c:	add	ip, ip, #172032	; 0x2a000
    6610:	ldr	pc, [ip, #2256]!	; 0x8d0

00006614 <open@plt>:
    6614:	add	ip, pc, #0, 12
    6618:	add	ip, ip, #172032	; 0x2a000
    661c:	ldr	pc, [ip, #2248]!	; 0x8c8

00006620 <getopt_long@plt>:
    6620:	add	ip, pc, #0, 12
    6624:	add	ip, ip, #172032	; 0x2a000
    6628:	ldr	pc, [ip, #2240]!	; 0x8c0

0000662c <__ctype_b_loc@plt>:
    662c:	add	ip, pc, #0, 12
    6630:	add	ip, ip, #172032	; 0x2a000
    6634:	ldr	pc, [ip, #2232]!	; 0x8b8

00006638 <libusb_get_bus_number@plt>:
    6638:	add	ip, pc, #0, 12
    663c:	add	ip, ip, #172032	; 0x2a000
    6640:	ldr	pc, [ip, #2224]!	; 0x8b0

00006644 <getcwd@plt>:
    6644:	add	ip, pc, #0, 12
    6648:	add	ip, ip, #172032	; 0x2a000
    664c:	ldr	pc, [ip, #2216]!	; 0x8a8

00006650 <exit@plt>:
    6650:	add	ip, pc, #0, 12
    6654:	add	ip, ip, #172032	; 0x2a000
    6658:	ldr	pc, [ip, #2208]!	; 0x8a0

0000665c <udev_unref@plt>:
    665c:	add	ip, pc, #0, 12
    6660:	add	ip, ip, #172032	; 0x2a000
    6664:	ldr	pc, [ip, #2200]!	; 0x898

00006668 <strtoul@plt>:
    6668:	add	ip, pc, #0, 12
    666c:	add	ip, ip, #172032	; 0x2a000
    6670:	ldr	pc, [ip, #2192]!	; 0x890

00006674 <strlen@plt>:
    6674:	add	ip, pc, #0, 12
    6678:	add	ip, ip, #172032	; 0x2a000
    667c:	ldr	pc, [ip, #2184]!	; 0x888

00006680 <libusb_get_device_list@plt>:
    6680:	add	ip, pc, #0, 12
    6684:	add	ip, ip, #172032	; 0x2a000
    6688:	ldr	pc, [ip, #2176]!	; 0x880

0000668c <strchr@plt>:
    668c:	add	ip, pc, #0, 12
    6690:	add	ip, ip, #172032	; 0x2a000
    6694:	ldr	pc, [ip, #2168]!	; 0x878

00006698 <libusb_error_name@plt>:
    6698:	add	ip, pc, #0, 12
    669c:	add	ip, ip, #172032	; 0x2a000
    66a0:	ldr	pc, [ip, #2160]!	; 0x870

000066a4 <__errno_location@plt>:
    66a4:	add	ip, pc, #0, 12
    66a8:	add	ip, ip, #172032	; 0x2a000
    66ac:	ldr	pc, [ip, #2152]!	; 0x868

000066b0 <__sprintf_chk@plt>:
    66b0:	add	ip, pc, #0, 12
    66b4:	add	ip, ip, #172032	; 0x2a000
    66b8:	ldr	pc, [ip, #2144]!	; 0x860

000066bc <snprintf@plt>:
    66bc:			; <UNDEFINED> instruction: 0xe7fd4778
    66c0:	add	ip, pc, #0, 12
    66c4:	add	ip, ip, #172032	; 0x2a000
    66c8:	ldr	pc, [ip, #2132]!	; 0x854

000066cc <putchar@plt>:
    66cc:			; <UNDEFINED> instruction: 0xe7fd4778
    66d0:	add	ip, pc, #0, 12
    66d4:	add	ip, ip, #172032	; 0x2a000
    66d8:	ldr	pc, [ip, #2120]!	; 0x848

000066dc <strncpy@plt>:
    66dc:	add	ip, pc, #0, 12
    66e0:	add	ip, ip, #172032	; 0x2a000
    66e4:	ldr	pc, [ip, #2112]!	; 0x840

000066e8 <__printf_chk@plt>:
    66e8:			; <UNDEFINED> instruction: 0xe7fd4778
    66ec:	add	ip, pc, #0, 12
    66f0:	add	ip, ip, #172032	; 0x2a000
    66f4:	ldr	pc, [ip, #2100]!	; 0x834

000066f8 <__fprintf_chk@plt>:
    66f8:	add	ip, pc, #0, 12
    66fc:	add	ip, ip, #172032	; 0x2a000
    6700:	ldr	pc, [ip, #2092]!	; 0x82c

00006704 <udev_list_entry_get_name@plt>:
    6704:	add	ip, pc, #0, 12
    6708:	add	ip, ip, #172032	; 0x2a000
    670c:	ldr	pc, [ip, #2084]!	; 0x824

00006710 <libusb_get_port_number@plt>:
    6710:	add	ip, pc, #0, 12
    6714:	add	ip, ip, #172032	; 0x2a000
    6718:	ldr	pc, [ip, #2076]!	; 0x81c

0000671c <setlocale@plt>:
    671c:	add	ip, pc, #0, 12
    6720:	add	ip, ip, #172032	; 0x2a000
    6724:	ldr	pc, [ip, #2068]!	; 0x814

00006728 <libusb_exit@plt>:
    6728:	add	ip, pc, #0, 12
    672c:	add	ip, ip, #172032	; 0x2a000
    6730:	ldr	pc, [ip, #2060]!	; 0x80c

00006734 <libusb_init@plt>:
    6734:	add	ip, pc, #0, 12
    6738:	add	ip, ip, #172032	; 0x2a000
    673c:	ldr	pc, [ip, #2052]!	; 0x804

00006740 <readdir@plt>:
    6740:	add	ip, pc, #0, 12
    6744:	add	ip, ip, #172032	; 0x2a000
    6748:	ldr	pc, [ip, #2044]!	; 0x7fc

0000674c <libusb_get_device_descriptor@plt>:
    674c:	add	ip, pc, #0, 12
    6750:	add	ip, ip, #172032	; 0x2a000
    6754:	ldr	pc, [ip, #2036]!	; 0x7f4

00006758 <strrchr@plt>:
    6758:	add	ip, pc, #0, 12
    675c:	add	ip, ip, #172032	; 0x2a000
    6760:	ldr	pc, [ip, #2028]!	; 0x7ec

00006764 <libusb_free_device_list@plt>:
    6764:	add	ip, pc, #0, 12
    6768:	add	ip, ip, #172032	; 0x2a000
    676c:	ldr	pc, [ip, #2020]!	; 0x7e4

00006770 <nl_langinfo@plt>:
    6770:	add	ip, pc, #0, 12
    6774:	add	ip, ip, #172032	; 0x2a000
    6778:	ldr	pc, [ip, #2012]!	; 0x7dc

0000677c <libusb_claim_interface@plt>:
    677c:	add	ip, pc, #0, 12
    6780:	add	ip, ip, #172032	; 0x2a000
    6784:	ldr	pc, [ip, #2004]!	; 0x7d4

00006788 <udev_list_entry_get_next@plt>:
    6788:	add	ip, pc, #0, 12
    678c:	add	ip, ip, #172032	; 0x2a000
    6790:	ldr	pc, [ip, #1996]!	; 0x7cc

00006794 <putc@plt>:
    6794:	add	ip, pc, #0, 12
    6798:	add	ip, ip, #172032	; 0x2a000
    679c:	ldr	pc, [ip, #1988]!	; 0x7c4

000067a0 <libusb_control_transfer@plt>:
    67a0:	add	ip, pc, #0, 12
    67a4:	add	ip, ip, #172032	; 0x2a000
    67a8:	ldr	pc, [ip, #1980]!	; 0x7bc

000067ac <udev_hwdb_get_properties_list_entry@plt>:
    67ac:	add	ip, pc, #0, 12
    67b0:	add	ip, ip, #172032	; 0x2a000
    67b4:	ldr	pc, [ip, #1972]!	; 0x7b4

000067b8 <udev_list_entry_get_value@plt>:
    67b8:			; <UNDEFINED> instruction: 0xe7fd4778
    67bc:	add	ip, pc, #0, 12
    67c0:	add	ip, ip, #172032	; 0x2a000
    67c4:	ldr	pc, [ip, #1960]!	; 0x7a8

000067c8 <abort@plt>:
    67c8:	add	ip, pc, #0, 12
    67cc:	add	ip, ip, #172032	; 0x2a000
    67d0:	ldr	pc, [ip, #1952]!	; 0x7a0

000067d4 <close@plt>:
    67d4:	add	ip, pc, #0, 12
    67d8:	add	ip, ip, #172032	; 0x2a000
    67dc:	ldr	pc, [ip, #1944]!	; 0x798

000067e0 <libusb_get_device_address@plt>:
    67e0:	add	ip, pc, #0, 12
    67e4:	add	ip, ip, #172032	; 0x2a000
    67e8:	ldr	pc, [ip, #1936]!	; 0x790

000067ec <closedir@plt>:
    67ec:	add	ip, pc, #0, 12
    67f0:	add	ip, ip, #172032	; 0x2a000
    67f4:	ldr	pc, [ip, #1928]!	; 0x788

000067f8 <__snprintf_chk@plt>:
    67f8:	add	ip, pc, #0, 12
    67fc:	add	ip, ip, #172032	; 0x2a000
    6800:	ldr	pc, [ip, #1920]!	; 0x780

00006804 <__assert_fail@plt>:
    6804:	add	ip, pc, #0, 12
    6808:	add	ip, ip, #172032	; 0x2a000
    680c:	ldr	pc, [ip, #1912]!	; 0x778

Disassembly of section .text:

00006810 <.text>:
    6810:	blmi	fe4d9260 <verblevel@@Base+0xfe4a39cc>
    6814:	push	{r1, r3, r4, r5, r6, sl, lr}
    6818:			; <UNDEFINED> instruction: 0x460f4ff0
    681c:	umulllt	r4, sp, r1, ip
    6820:			; <UNDEFINED> instruction: 0x46064991
    6824:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
    6828:	subls	pc, r0, #14614528	; 0xdf0000
    682c:	andcs	r4, r0, r9, ror r4
    6830:	ldmdavs	fp, {r8, sl, sp}
    6834:			; <UNDEFINED> instruction: 0xf04f930b
    6838:			; <UNDEFINED> instruction: 0xf8df0300
    683c:			; <UNDEFINED> instruction: 0xf7ffa234
    6840:			; <UNDEFINED> instruction: 0xf504ef6e
    6844:	blmi	fe2dfb6c <verblevel@@Base+0xfe2aa2d8>
    6848:			; <UNDEFINED> instruction: 0x46a844f9
    684c:	blcc	2990 <calloc@plt-0x3ae0>
    6850:	ldrbtmi	r4, [sl], #1147	; 0x47b
    6854:	strls	r9, [r2, #-1283]	; 0xfffffafd
    6858:	eorlt	pc, r0, sp, asr #17
    685c:	bllt	1c0f98 <verblevel@@Base+0x18b704>
    6860:	andcs	r9, r0, #4, 6	; 0x10000000
    6864:	andls	r4, r0, #36700160	; 0x2300000
    6868:			; <UNDEFINED> instruction: 0x464a4639
    686c:			; <UNDEFINED> instruction: 0xf7ff4630
    6870:	mcrrne	14, 13, lr, r3, cr8
    6874:	addhi	pc, sp, r0
    6878:	ldmdacs	r2!, {r2, r6, fp, ip, sp}
    687c:	ldm	pc, {r0, r1, r3, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    6880:	bcs	1982888 <verblevel@@Base+0x194cff4>
    6884:	bcs	a91134 <verblevel@@Base+0xa5b8a0>
    6888:	bcs	a91138 <verblevel@@Base+0xa5b8a4>
    688c:	bcs	a9113c <verblevel@@Base+0xa5b8a8>
    6890:	bcs	a91140 <verblevel@@Base+0xa5b8ac>
    6894:	bcs	a911e8 <verblevel@@Base+0xa5b954>
    6898:	bcs	a91148 <verblevel@@Base+0xa5b8b4>
    689c:	bcs	a9114c <verblevel@@Base+0xa5b8b8>
    68a0:	bcs	7d1150 <verblevel@@Base+0x79b8bc>
    68a4:	bcs	751154 <verblevel@@Base+0x71b8c0>
    68a8:	bcs	a91158 <verblevel@@Base+0xa5b8c4>
    68ac:	bcs	a9115c <verblevel@@Base+0xa5b8c8>
    68b0:	bcs	693560 <verblevel@@Base+0x65dccc>
    68b4:			; <UNDEFINED> instruction: 0xf04f002e
    68b8:	ldrb	r0, [r2, r1, lsl #16]
    68bc:	ldrb	r2, [r0, r1, lsl #10]
    68c0:	teqcs	sl, sp, ror #22
    68c4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    68c8:	movwls	r6, #22552	; 0x5818
    68cc:	mrc	7, 6, APSR_nzcv, cr14, cr15, {7}
    68d0:	stmdacs	r0, {r0, r1, r9, sl, lr}
    68d4:	blls	baddc <verblevel@@Base+0x85548>
    68d8:	movwls	r3, #8961	; 0x2301
    68dc:	bls	1407e8 <verblevel@@Base+0x10af54>
    68e0:	movwcc	r6, #6803	; 0x1a93
    68e4:			; <UNDEFINED> instruction: 0xe7bc6293
    68e8:	teqcs	sl, r3, ror #22
    68ec:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    68f0:	movwls	r6, #38938	; 0x981a
    68f4:	andls	r4, r5, #16, 12	; 0x1000000
    68f8:	mcr	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    68fc:	strmi	r9, [r3], -r5, lsl #20
    6900:	eorsle	r2, fp, r0, lsl #16
    6904:	tstcs	r0, r9, lsl #20
    6908:	ldmdavs	r0, {r0, ip, sp, lr}
    690c:	bcs	2491c <desc_undefined@@Base+0xd52c>
    6910:	ldmdavc	sl, {r0, r2, r3, r5, r6, r8, ip, lr, pc}^
    6914:	adcle	r2, r4, r0, lsl #20
    6918:	andcs	r1, sl, #88, 24	; 0x5800
    691c:			; <UNDEFINED> instruction: 0xf7ff2100
    6920:	andls	lr, r5, r4, lsr #29
    6924:	ldr	r9, [ip, r6]
    6928:	strcs	r4, [r0], #-2132	; 0xfffff7ac
    692c:			; <UNDEFINED> instruction: 0xf7ff4478
    6930:	bmi	1502270 <verblevel@@Base+0x14cc9dc>
    6934:	ldrbtmi	r4, [sl], #-2890	; 0xfffff4b6
    6938:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    693c:	subsmi	r9, sl, fp, lsl #22
    6940:	addhi	pc, sl, r0, asr #32
    6944:	andlt	r4, sp, r0, lsr #12
    6948:	svchi	0x00f0e8bd
    694c:			; <UNDEFINED> instruction: 0xf85a4b4a
    6950:	ldmdavs	fp, {r0, r1, ip, sp}
    6954:	str	r9, [r4, r3, lsl #6]
    6958:	tstcs	r0, r5, lsl #20
    695c:	ldmdavs	r0, {r0, ip, sp, lr}
    6960:	bcs	24970 <desc_undefined@@Base+0xd580>
    6964:	ldmdavc	sl, {r0, r1, r3, r6, r8, ip, lr, pc}^
    6968:			; <UNDEFINED> instruction: 0xf43f2a00
    696c:	mrrcne	15, 7, sl, r8, cr10
    6970:	tstcs	r0, r0, lsl r2
    6974:	mrc	7, 3, APSR_nzcv, cr8, cr15, {7}
    6978:	ldrb	r4, [r2, -r3, lsl #13]!
    697c:	stmdbcs	r0, {r0, r4, fp, ip, sp, lr}
    6980:	svcge	0x006ff43f
    6984:	ldrmi	r4, [r0], -r1, lsl #12
    6988:			; <UNDEFINED> instruction: 0xf7ff220a
    698c:	andls	lr, r6, lr, ror #28
    6990:	blls	c0734 <verblevel@@Base+0x8aea0>
    6994:	tstle	r5, fp, lsr #6
    6998:			; <UNDEFINED> instruction: 0xf85a4b3a
    699c:	ldmdavs	fp, {r0, r1, ip, sp}
    69a0:	ble	317474 <verblevel@@Base+0x2e1be0>
    69a4:	tstcs	r1, r8, lsr fp
    69a8:	vtst.8	d20, d0, d24
    69ac:			; <UNDEFINED> instruction: 0x460c221a
    69b0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    69b4:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    69b8:	ldcl	7, cr15, [ip, #1020]	; 0x3fc
    69bc:			; <UNDEFINED> instruction: 0xf008e7b9
    69c0:	stmdacs	r0, {r0, r1, r4, r9, fp, ip, sp, lr, pc}
    69c4:			; <UNDEFINED> instruction: 0xf1b8db22
    69c8:	teqle	r6, r0, lsl #30
    69cc:			; <UNDEFINED> instruction: 0xf7ffa80a
    69d0:	bllt	c424a0 <verblevel@@Base+0xc0cc0c>
    69d4:	stmdals	sl, {r0, r1, r8, fp, ip, pc}
    69d8:	eorsle	r2, r4, r0, lsl #18
    69dc:			; <UNDEFINED> instruction: 0xf8c4f006
    69e0:			; <UNDEFINED> instruction: 0xf0084604
    69e4:	stmdals	sl, {r0, r1, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    69e8:	mrc	7, 4, APSR_nzcv, cr14, cr15, {7}
    69ec:	andcs	lr, sl, #42205184	; 0x2840000
    69f0:			; <UNDEFINED> instruction: 0xf7ff9309
    69f4:	blls	2822e4 <verblevel@@Base+0x24ca50>
    69f8:	andls	r9, r7, r5
    69fc:	andscs	lr, r0, #35913728	; 0x2240000
    6a00:			; <UNDEFINED> instruction: 0xf7ff9305
    6a04:	blls	1822d4 <verblevel@@Base+0x14ca40>
    6a08:	str	r9, [ip, r8]!
    6a0c:	andscs	r4, sp, #30720	; 0x7800
    6a10:	tstcs	r1, pc, lsl r8
    6a14:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    6a18:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    6a1c:	stc	7, cr15, [sl, #1020]!	; 0x3fc
    6a20:	ldcmi	7, cr14, [r9, #-836]	; 0xfffffcbc
    6a24:	bmi	6d8238 <verblevel@@Base+0x6a29a4>
    6a28:	strmi	r2, [ip], -r1, lsl #2
    6a2c:	andeq	pc, r5, sl, asr r8	; <UNPREDICTABLE>
    6a30:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    6a34:	mcr	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    6a38:			; <UNDEFINED> instruction: 0xf006e77b
    6a3c:	strmi	pc, [r4], -r5, ror #30
    6a40:	blx	f42a6a <verblevel@@Base+0xf0d1d6>
    6a44:	blls	240820 <verblevel@@Base+0x20af8c>
    6a48:	ldrdcs	lr, [r6, -sp]
    6a4c:	andlt	pc, r0, sp, asr #17
    6a50:			; <UNDEFINED> instruction: 0xf8def006
    6a54:	strb	r4, [r4, r4, lsl #12]
    6a58:	ldcl	7, cr15, [ip, #-1020]	; 0xfffffc04
    6a5c:	andeq	sl, r2, r8, lsr r6
    6a60:	andeq	r0, r0, r4, asr r1
    6a64:	strdeq	r6, [r2], -lr
    6a68:	muleq	r0, r8, sp
    6a6c:	andeq	pc, r0, r4, ror #3
    6a70:	strdeq	sl, [r2], -sl	; <UNPREDICTABLE>
    6a74:	andeq	pc, r2, r8, lsl r0	; <UNPREDICTABLE>
    6a78:	andeq	r0, r0, ip, lsr #3
    6a7c:	andeq	pc, r0, r8, ror #1
    6a80:	andeq	sl, r2, r6, lsl r5
    6a84:	andeq	r0, r0, r0, ror #2
    6a88:	andeq	r0, r0, r0, ror r1
    6a8c:	andeq	pc, r0, r8, lsl #1
    6a90:	andeq	pc, r0, r0, asr #4
    6a94:	andeq	pc, r0, r8, asr #4
    6a98:	bleq	42bdc <verblevel@@Base+0xd348>
    6a9c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    6aa0:	strbtmi	fp, [sl], -r2, lsl #24
    6aa4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    6aa8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    6aac:	ldrmi	sl, [sl], #776	; 0x308
    6ab0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    6ab4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    6ab8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    6abc:			; <UNDEFINED> instruction: 0xf85a4b06
    6ac0:	stmdami	r6, {r0, r1, ip, sp}
    6ac4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    6ac8:	ldc	7, cr15, [r2, #1020]	; 0x3fc
    6acc:	mrc	7, 3, APSR_nzcv, cr12, cr15, {7}
    6ad0:	andeq	sl, r2, r0, lsl #7
    6ad4:	andeq	r0, r0, r8, lsr r1
    6ad8:	andeq	r0, r0, r8, lsl #3
    6adc:	muleq	r0, r4, r1
    6ae0:	ldr	r3, [pc, #20]	; 6afc <__assert_fail@plt+0x2f8>
    6ae4:	ldr	r2, [pc, #20]	; 6b00 <__assert_fail@plt+0x2fc>
    6ae8:	add	r3, pc, r3
    6aec:	ldr	r2, [r3, r2]
    6af0:	cmp	r2, #0
    6af4:	bxeq	lr
    6af8:	b	6608 <__gmon_start__@plt>
    6afc:	andeq	sl, r2, r0, ror #6
    6b00:	andeq	r0, r0, r0, lsl #3
    6b04:	blmi	1d8b24 <verblevel@@Base+0x1a3290>
    6b08:	bmi	1d7cf0 <verblevel@@Base+0x1a245c>
    6b0c:	addmi	r4, r3, #2063597568	; 0x7b000000
    6b10:	andle	r4, r3, sl, ror r4
    6b14:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    6b18:	ldrmi	fp, [r8, -r3, lsl #2]
    6b1c:	svclt	0x00004770
    6b20:	andeq	lr, r2, ip, asr sp
    6b24:	andeq	lr, r2, r8, asr sp
    6b28:	andeq	sl, r2, ip, lsr r3
    6b2c:	andeq	r0, r0, r0, asr r1
    6b30:	stmdbmi	r9, {r3, fp, lr}
    6b34:	bmi	257d1c <verblevel@@Base+0x222488>
    6b38:	bne	257d24 <verblevel@@Base+0x222490>
    6b3c:	svceq	0x00cb447a
    6b40:			; <UNDEFINED> instruction: 0x01a1eb03
    6b44:	andle	r1, r3, r9, asr #32
    6b48:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    6b4c:	ldrmi	fp, [r8, -r3, lsl #2]
    6b50:	svclt	0x00004770
    6b54:	andeq	lr, r2, r0, lsr sp
    6b58:	andeq	lr, r2, ip, lsr #26
    6b5c:	andeq	sl, r2, r0, lsl r3
    6b60:	andeq	r0, r0, r4, lsr #3
    6b64:	blmi	2b3f8c <verblevel@@Base+0x27e6f8>
    6b68:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    6b6c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    6b70:	blmi	275124 <verblevel@@Base+0x23f890>
    6b74:	ldrdlt	r5, [r3, -r3]!
    6b78:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    6b7c:			; <UNDEFINED> instruction: 0xf7ff6818
    6b80:			; <UNDEFINED> instruction: 0xf7ffeca2
    6b84:	blmi	1c6a88 <verblevel@@Base+0x1911f4>
    6b88:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    6b8c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    6b90:	strdeq	lr, [r2], -sl
    6b94:	andeq	sl, r2, r0, ror #5
    6b98:	andeq	r0, r0, r8, asr #2
    6b9c:	andeq	sl, r2, r6, lsl #9
    6ba0:	ldrdeq	lr, [r2], -sl
    6ba4:	svclt	0x0000e7c4
    6ba8:	ldrblt	fp, [r0, #-401]!	; 0xfffffe6f
    6bac:	cdpmi	8, 0, cr1, cr10, cr5, {2}
    6bb0:	cdpne	13, 4, cr3, cr4, cr1, {0}
    6bb4:			; <UNDEFINED> instruction: 0xf814447e
    6bb8:	ldrtmi	r2, [r1], -r1, lsl #30
    6bbc:			; <UNDEFINED> instruction: 0xf7ff2001
    6bc0:	adcmi	lr, ip, #9600	; 0x2580
    6bc4:	pop	{r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    6bc8:	andcs	r4, sl, r0, ror r0
    6bcc:	ldcllt	7, cr15, [lr, #-1020]!	; 0xfffffc04
    6bd0:			; <UNDEFINED> instruction: 0xf7ff200a
    6bd4:	svclt	0x0000bd7b
    6bd8:	andeq	r8, r0, r4, ror #27
    6bdc:	ldrbmi	lr, [r0, sp, lsr #18]!
    6be0:			; <UNDEFINED> instruction: 0xf8dd4607
    6be4:	strmi	ip, [lr], -r0, lsr #32
    6be8:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
    6bec:			; <UNDEFINED> instruction: 0xf1bc4615
    6bf0:	ldrmi	r0, [ip], -r0, lsr #30
    6bf4:			; <UNDEFINED> instruction: 0xf1bcd01b
    6bf8:	svclt	0x00180f30
    6bfc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6c00:	strcc	sp, [r8, #-258]	; 0xfffffefe
    6c04:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6c08:			; <UNDEFINED> instruction: 0x46324913
    6c0c:	ldrbtmi	r2, [r9], #-1
    6c10:	stcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
    6c14:	cmnlt	r1, r9, lsr #16
    6c18:			; <UNDEFINED> instruction: 0xf8cd4622
    6c1c:			; <UNDEFINED> instruction: 0xf8128020
    6c20:	ldrtmi	r3, [r8], -r3, lsl #22
    6c24:			; <UNDEFINED> instruction: 0x47f0e8bd
    6c28:			; <UNDEFINED> instruction: 0xf0073b03
    6c2c:	strcc	fp, [r4, #-2755]	; 0xfffff53d
    6c30:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6c34:	stmdbmi	r9, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    6c38:	subeq	lr, r8, #323584	; 0x4f000
    6c3c:	andcs	r4, r1, r8, lsl #22
    6c40:			; <UNDEFINED> instruction: 0x96084479
    6c44:			; <UNDEFINED> instruction: 0xf851447b
    6c48:	stmdbmi	r6, {r0, r3, r5, lr}
    6c4c:	ldrbtmi	r9, [r9], #-1033	; 0xfffffbf7
    6c50:			; <UNDEFINED> instruction: 0x47f0e8bd
    6c54:	stcllt	7, cr15, [r8, #-1020]	; 0xfffffc04
    6c58:	andeq	ip, r0, r6, asr #15
    6c5c:	andeq	r6, r2, r4, ror #19
    6c60:	andeq	pc, r0, r0, lsl #19
    6c64:	andeq	r8, r0, r2, asr sp
    6c68:	strdlt	fp, [r5], r0
    6c6c:	strmi	r7, [ip], -fp, asr #16
    6c70:			; <UNDEFINED> instruction: 0x46064f15
    6c74:	ldrmi	r2, [r5], -r5, lsr #22
    6c78:	tstls	r3, pc, ror r4
    6c7c:	ldmdami	r3, {r2, ip, lr, pc}
    6c80:			; <UNDEFINED> instruction: 0xf7ff4478
    6c84:	stmdavc	r3!, {r2, r5, r7, sl, fp, sp, lr, pc}^
    6c88:	mulgt	r2, r4, r8
    6c8c:	ldmdbmi	r0, {r0, sp}
    6c90:	ldrbtmi	r7, [r9], #-2082	; 0xfffff7de
    6c94:	andgt	pc, r0, sp, asr #17
    6c98:	stc	7, cr15, [r8, #-1020]!	; 0xfffffc04
    6c9c:	ldrtmi	r7, [r0], -r1, lsr #17
    6ca0:			; <UNDEFINED> instruction: 0xf1a14a0c
    6ca4:	stmdbmi	ip, {r0, r9, sl}
    6ca8:			; <UNDEFINED> instruction: 0xf686fab6
    6cac:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
    6cb0:	ldmdbeq	r6!, {r1, r3, r4, r5, r7, fp, ip, lr}^
    6cb4:	strls	r2, [r0, #-1029]	; 0xfffffbfb
    6cb8:	orreq	lr, r6, r1, lsl #22
    6cbc:	stmiavs	r9, {r0, sl, ip, pc}^
    6cc0:			; <UNDEFINED> instruction: 0xff8cf7ff
    6cc4:	ldcllt	0, cr11, [r0, #20]!
    6cc8:	ldrdeq	sl, [r2], -r4
    6ccc:	andeq	r8, r0, r0, asr sp
    6cd0:	andeq	r8, r0, r2, ror #26
    6cd4:	andeq	r0, r0, r0, asr #2
    6cd8:	andeq	r6, r2, r6, ror r9
    6cdc:			; <UNDEFINED> instruction: 0x4604b5f0
    6ce0:	addslt	r7, r1, r7, asr #23
    6ce4:	eorcs	r7, r7, #132096	; 0x20400
    6ce8:	vldrmi	d7, [r6, #-408]	; 0xfffffe68
    6cec:	strne	lr, [lr, -sp, asr #19]
    6cf0:	strls	r2, [sp], -r1, lsl #2
    6cf4:			; <UNDEFINED> instruction: 0xf894447d
    6cf8:	bvc	ff9f6d30 <verblevel@@Base+0xff9c149c>
    6cfc:	bvc	fe9985a4 <verblevel@@Base+0xfe962d10>
    6d00:	stmib	sp, {r0, r4, r8, r9, fp, lr}^
    6d04:	strls	r7, [sl], -fp, lsl #24
    6d08:			; <UNDEFINED> instruction: 0xf894447b
    6d0c:	bvc	9f6d38 <verblevel@@Base+0x9c14a4>
    6d10:	stmib	sp, {r1, r2, r5, r7, r8, fp, ip, sp, lr}^
    6d14:	strls	r7, [r7], -r8, lsl #24
    6d18:	mulgt	r7, r4, r8
    6d1c:	stmdbvc	r6!, {r0, r1, r2, r5, r8, fp, ip, sp, lr}^
    6d20:			; <UNDEFINED> instruction: 0x7c05e9cd
    6d24:			; <UNDEFINED> instruction: 0xf8949604
    6d28:	stmdavc	r7!, {lr, pc}^
    6d2c:	stmiavc	r4!, {r1, r2, r5, r7, fp, ip, sp, lr}^
    6d30:			; <UNDEFINED> instruction: 0x7c02e9cd
    6d34:	strmi	lr, [r0], -sp, asr #19
    6d38:	ldc	7, cr15, [sl], #1020	; 0x3fc
    6d3c:	andslt	r4, r1, r8, lsr #12
    6d40:	svclt	0x0000bdf0
    6d44:	andeq	lr, r2, r4, ror fp
    6d48:	andeq	r8, r0, r0, lsl #27
    6d4c:			; <UNDEFINED> instruction: 0x460bb5f8
    6d50:	strmi	r4, [r6], -pc, lsl #18
    6d54:	andcs	r4, r1, r5, lsl r6
    6d58:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
    6d5c:	stcl	7, cr15, [r6], {255}	; 0xff
    6d60:	addsmi	r7, sp, #3342336	; 0x330000
    6d64:	svcmi	0x000bd20f
    6d68:	ldrtmi	r3, [r5], #-3329	; 0xfffff2ff
    6d6c:			; <UNDEFINED> instruction: 0x462c447f
    6d70:			; <UNDEFINED> instruction: 0xf8154639
    6d74:	andcs	r2, r1, r1, lsl #30
    6d78:	ldc	7, cr15, [r8], #1020	; 0x3fc
    6d7c:	ldmdavc	r3!, {r1, sl, ip, sp}
    6d80:	adcmi	r1, r3, #164, 22	; 0x29000
    6d84:	pop	{r0, r1, r4, r5, r6, r7, fp, ip, lr, pc}
    6d88:	strdcs	r4, [sl], -r8
    6d8c:	ldclt	7, cr15, [lr], {255}	; 0xff
    6d90:	andeq	r8, r0, r6, ror sp
    6d94:	andeq	r8, r0, ip, lsr #24
    6d98:	mvnsmi	lr, sp, lsr #18
    6d9c:	stmdavc	fp, {r2, r3, r9, sl, lr}^
    6da0:			; <UNDEFINED> instruction: 0xf8dfb084
    6da4:	strmi	r8, [r7], -r4, lsr #15
    6da8:	ldrmi	r2, [r6], -r4, lsr #22
    6dac:	strdle	r4, [r1, -r8]!
    6db0:	bcs	a4de0 <verblevel@@Base+0x6f54c>
    6db4:	sbcshi	pc, pc, r0, asr #4
    6db8:	andcs	r7, r1, r5, lsr #17
    6dbc:			; <UNDEFINED> instruction: 0x178cf8df
    6dc0:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
    6dc4:	ldc	7, cr15, [r2], {255}	; 0xff
    6dc8:	blcs	a505c <verblevel@@Base+0x6f7c8>
    6dcc:	adcshi	pc, r9, r0
    6dd0:	eorle	r2, r8, r3, lsl #22
    6dd4:	andsle	r2, r5, r1, lsl #22
    6dd8:			; <UNDEFINED> instruction: 0x1774f8df
    6ddc:	ldrbtmi	r2, [r9], #-1
    6de0:	stc	7, cr15, [r4], {255}	; 0xff
    6de4:			; <UNDEFINED> instruction: 0xf8104620
    6de8:	stmdbcc	r3, {r0, r1, r8, r9, fp, ip}
    6dec:	pop	{r2, ip, sp, pc}
    6df0:			; <UNDEFINED> instruction: 0xe6d941f0
    6df4:	smmlseq	ip, pc, r8, pc	; <UNPREDICTABLE>
    6df8:			; <UNDEFINED> instruction: 0xf7ff4478
    6dfc:	stmdavc	r2!, {r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    6e00:	ldrb	r7, [r9, r3, ror #16]
    6e04:	smmlscs	r0, pc, r8, pc	; <UNPREDICTABLE>
    6e08:	strtmi	r2, [r3], -r4, lsl #2
    6e0c:			; <UNDEFINED> instruction: 0xf8584638
    6e10:	stmib	sp, {r1, sp}^
    6e14:			; <UNDEFINED> instruction: 0xf8df6100
    6e18:	ldrbtmi	r1, [r9], #-1860	; 0xfffff8bc
    6e1c:	mrc2	7, 6, pc, cr14, cr15, {7}
    6e20:	pop	{r2, ip, sp, pc}
    6e24:			; <UNDEFINED> instruction: 0xf8df81f0
    6e28:	ldrbtmi	r0, [r8], #-1848	; 0xfffff8c8
    6e2c:	bl	ff3c4e30 <verblevel@@Base+0xff38f59c>
    6e30:	blcs	124ec4 <verblevel@@Base+0xef630>
    6e34:	sbcshi	pc, fp, r0, asr #4
    6e38:			; <UNDEFINED> instruction: 0x5003f8b4
    6e3c:	vpadd.f32	d18, d0, d5
    6e40:			; <UNDEFINED> instruction: 0xf5a580a2
    6e44:	blcs	9bc4c <verblevel@@Base+0x663b8>
    6e48:	mrshi	pc, SP_fiq	; <UNPREDICTABLE>
    6e4c:			; <UNDEFINED> instruction: 0x3714f8df
    6e50:	andeq	pc, fp, #335544323	; 0x14000003
    6e54:	bl	d8048 <verblevel@@Base+0xa27b4>
    6e58:	bvs	ff6c7c68 <verblevel@@Base+0xff6923d4>
    6e5c:			; <UNDEFINED> instruction: 0x1708f8df
    6e60:	andcs	r4, r1, sl, lsr #12
    6e64:			; <UNDEFINED> instruction: 0xf7ff4479
    6e68:	sha1c.32	q15, <illegal reg q0.5>, q1
    6e6c:	addsmi	r0, sp, #67108864	; 0x4000000
    6e70:	sbchi	pc, r3, r0, asr #32
    6e74:	blcs	1e4f08 <verblevel@@Base+0x1af674>
    6e78:	bichi	pc, r2, r0, asr #4
    6e7c:	usatne	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    6e80:			; <UNDEFINED> instruction: 0xf8b42001
    6e84:	ldrbtmi	r2, [r9], #-5
    6e88:	ldc	7, cr15, [r0], #-1020	; 0xfffffc04
    6e8c:	ldrbeq	r7, [lr, r3, ror #18]
    6e90:			; <UNDEFINED> instruction: 0x81aff100
    6e94:			; <UNDEFINED> instruction: 0xf100079d
    6e98:	ldrbeq	r8, [r8, -r5, lsr #3]
    6e9c:	orrshi	pc, fp, r0, lsl #2
    6ea0:			; <UNDEFINED> instruction: 0xf1000719
    6ea4:			; <UNDEFINED> instruction: 0x06da8191
    6ea8:	orrhi	pc, r7, r0, lsl #2
    6eac:			; <UNDEFINED> instruction: 0xf100069f
    6eb0:			; <UNDEFINED> instruction: 0x065e817d
    6eb4:	cmnhi	r3, r0, lsl #2	; <UNPREDICTABLE>
    6eb8:			; <UNDEFINED> instruction: 0xf100061d
    6ebc:			; <UNDEFINED> instruction: 0xf8df81a7
    6ec0:			; <UNDEFINED> instruction: 0x200116b0
    6ec4:			; <UNDEFINED> instruction: 0xf7ff4479
    6ec8:	stmibvc	r3!, {r1, r4, sl, fp, sp, lr, pc}
    6ecc:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
    6ed0:			; <UNDEFINED> instruction: 0xf0002b01
    6ed4:	blcs	a7560 <verblevel@@Base+0x71ccc>
    6ed8:			; <UNDEFINED> instruction: 0x81aaf000
    6edc:			; <UNDEFINED> instruction: 0xf0002b00
    6ee0:			; <UNDEFINED> instruction: 0xf8df81a1
    6ee4:	ldrbtmi	r0, [r8], #-1680	; 0xfffff970
    6ee8:	bl	1c44eec <verblevel@@Base+0x1c0f658>
    6eec:	pkhtbne	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    6ef0:	stmibvc	r2!, {r0, sp}^
    6ef4:			; <UNDEFINED> instruction: 0xf7ff4479
    6ef8:			; <UNDEFINED> instruction: 0xf8dfebfa
    6efc:	andcs	r1, r1, r0, lsl #13
    6f00:			; <UNDEFINED> instruction: 0xf7ff4479
    6f04:	stmibvc	r3!, {r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    6f08:	movwne	pc, #5059	; 0x13c3	; <UNPREDICTABLE>
    6f0c:			; <UNDEFINED> instruction: 0xf0002b01
    6f10:	blcs	a7590 <verblevel@@Base+0x71cfc>
    6f14:	orrshi	pc, r6, r0
    6f18:			; <UNDEFINED> instruction: 0xf0002b00
    6f1c:			; <UNDEFINED> instruction: 0xf8df818e
    6f20:	ldrbtmi	r0, [r8], #-1632	; 0xfffff9a0
    6f24:	bl	14c4f28 <verblevel@@Base+0x148f694>
    6f28:	blcs	224fbc <verblevel@@Base+0x1ef728>
    6f2c:	svcge	0x0078f67f
    6f30:			; <UNDEFINED> instruction: 0x1650f8df
    6f34:	andcs	r4, r8, #32, 12	; 0x2000000
    6f38:	andlt	r4, r4, r9, ror r4
    6f3c:	ldrhmi	lr, [r0, #141]!	; 0x8d
    6f40:			; <UNDEFINED> instruction: 0xf8dfe704
    6f44:	ldrbtmi	r0, [r8], #-1604	; 0xfffff9bc
    6f48:	bl	1044f4c <verblevel@@Base+0x100f6b8>
    6f4c:	eorsle	r2, r5, r0, lsl #28
    6f50:			; <UNDEFINED> instruction: 0xf47f2e20
    6f54:			; <UNDEFINED> instruction: 0xf8dfaf65
    6f58:	andcs	r1, r1, r4, lsr r6
    6f5c:	ldrbtmi	r7, [r9], #-2274	; 0xfffff71e
    6f60:	bl	ff144f64 <verblevel@@Base+0xff10f6d0>
    6f64:	blcc	652f8 <verblevel@@Base+0x2fa64>
    6f68:	vqdmulh.s<illegal width 8>	d2, d0, d3
    6f6c:	ldm	pc, {r0, r3, r5, r6, r7, r9, pc}^	; <UNPREDICTABLE>
    6f70:	ldrbgt	pc, [r9, r3]	; <UNPREDICTABLE>
    6f74:			; <UNDEFINED> instruction: 0xf8df92ac
    6f78:	ldrbtmi	r0, [r8], #-1560	; 0xfffff9e8
    6f7c:	bl	9c4f80 <verblevel@@Base+0x98f6ec>
    6f80:	stmdavc	r3!, {r1, r5, fp, ip, sp, lr}^
    6f84:			; <UNDEFINED> instruction: 0xf8dfe718
    6f88:	strtmi	r3, [sl], -ip, lsl #12
    6f8c:			; <UNDEFINED> instruction: 0x1608f8df
    6f90:	ldrbtmi	r2, [fp], #-1
    6f94:	streq	lr, [r5, #2819]	; 0xb03
    6f98:	stmdbvs	fp!, {r0, r3, r4, r5, r6, sl, lr}^
    6f9c:	bl	fe9c4fa0 <verblevel@@Base+0xfe98f70c>
    6fa0:	ldrbne	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    6fa4:	andcs	r4, r1, r9, ror r4
    6fa8:	bl	fe844fac <verblevel@@Base+0xfe80f718>
    6fac:			; <UNDEFINED> instruction: 0xf8104620
    6fb0:	stmdbcc	r4, {r2, r8, r9, fp, ip}
    6fb4:	pop	{r2, ip, sp, pc}
    6fb8:	ldrb	r4, [r5, #496]!	; 0x1f0
    6fbc:	blcs	1e5050 <verblevel@@Base+0x1af7bc>
    6fc0:	sbchi	pc, r6, r0, asr #4
    6fc4:	ldrbne	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    6fc8:	stmiavc	r2!, {r0, sp}^
    6fcc:			; <UNDEFINED> instruction: 0xf7ff4479
    6fd0:	stmiavc	r5!, {r1, r2, r3, r7, r8, r9, fp, sp, lr, pc}^
    6fd4:			; <UNDEFINED> instruction: 0xf0002d02
    6fd8:	stfcsd	f0, [r3, #-784]	; 0xfffffcf0
    6fdc:	cmnhi	pc, r0	; <UNPREDICTABLE>
    6fe0:			; <UNDEFINED> instruction: 0xf0002d01
    6fe4:			; <UNDEFINED> instruction: 0xf8df8139
    6fe8:	ldrbtmi	r1, [r9], #-1468	; 0xfffffa44
    6fec:			; <UNDEFINED> instruction: 0xf8dfe7db
    6ff0:	ldrbtmi	r0, [r8], #-1464	; 0xfffffa48
    6ff4:	b	ffac4ff8 <verblevel@@Base+0xffa8f764>
    6ff8:	vaba.s8	d30, d1, d14
    6ffc:	addsmi	r0, sp, #134217728	; 0x8000000
    7000:	stmdavc	r3!, {r1, r2, r3, r6, r7, r8, ip, lr, pc}
    7004:	vqdmulh.s<illegal width 8>	d18, d0, d9
    7008:			; <UNDEFINED> instruction: 0xf8df80c4
    700c:	andcs	r1, r1, r0, lsr #11
    7010:			; <UNDEFINED> instruction: 0xf8d47a63
    7014:	ldrbtmi	r2, [r9], #-5
    7018:	bl	1a4501c <verblevel@@Base+0x1a0f788>
    701c:	ldrbeq	r7, [r8, r3, ror #20]
    7020:	adcshi	pc, r0, r0, lsl #2
    7024:			; <UNDEFINED> instruction: 0xf1000799
    7028:	ldrbeq	r8, [sl, -r6, lsr #1]
    702c:	addshi	pc, ip, r0, lsl #2
    7030:			; <UNDEFINED> instruction: 0xf100071b
    7034:			; <UNDEFINED> instruction: 0xf8df8093
    7038:	andcs	r1, r1, r8, ror r5
    703c:			; <UNDEFINED> instruction: 0xf7ff4479
    7040:	bvc	1901da0 <verblevel@@Base+0x18cc50c>
    7044:	movwne	pc, #5059	; 0x13c3	; <UNPREDICTABLE>
    7048:			; <UNDEFINED> instruction: 0xf0002b01
    704c:	blcs	a777c <verblevel@@Base+0x71ee8>
    7050:	bicshi	pc, r1, r0
    7054:			; <UNDEFINED> instruction: 0xf0002b00
    7058:			; <UNDEFINED> instruction: 0xf8df81c9
    705c:	ldrbtmi	r0, [r8], #-1368	; 0xfffffaa8
    7060:	b	fed45064 <verblevel@@Base+0xfed0f7d0>
    7064:			; <UNDEFINED> instruction: 0xf5a5e760
    7068:	blcs	19bc70 <verblevel@@Base+0x1663dc>
    706c:			; <UNDEFINED> instruction: 0xf8dfd80f
    7070:	vmls.f<illegal width 8>	<illegal reg q9.5>, <illegal reg q2.5>, d0[2]
    7074:			; <UNDEFINED> instruction: 0xf8df000b
    7078:	strtmi	r1, [sl], -r4, asr #10
    707c:	bl	d8270 <verblevel@@Base+0xa29dc>
    7080:	ldrbtmi	r0, [r9], #-896	; 0xfffffc80
    7084:	blvs	fe6cf090 <verblevel@@Base+0xfe6997fc>
    7088:	bl	c4508c <verblevel@@Base+0xc0f7f8>
    708c:			; <UNDEFINED> instruction: 0xf8dfe788
    7090:	ldrbtmi	r3, [fp], #-1328	; 0xfffffad0
    7094:			; <UNDEFINED> instruction: 0xf8dfe6e2
    7098:	ldrbtmi	r0, [r8], #-1324	; 0xfffffad4
    709c:	b	fe5c50a0 <verblevel@@Base+0xfe58f80c>
    70a0:	blcs	e5134 <verblevel@@Base+0xaf8a0>
    70a4:	eorhi	pc, ip, #64, 4
    70a8:	ldrne	pc, [ip, #-2271]	; 0xfffff721
    70ac:	stmiavc	r2!, {r0, sp}^
    70b0:			; <UNDEFINED> instruction: 0xf7ff4479
    70b4:	stmdavc	r3!, {r2, r3, r4, r8, r9, fp, sp, lr, pc}
    70b8:			; <UNDEFINED> instruction: 0xf67f2b04
    70bc:			; <UNDEFINED> instruction: 0xf8dfaeb1
    70c0:	strtmi	r1, [r0], -ip, lsl #10
    70c4:	ldrbtmi	r2, [r9], #-516	; 0xfffffdfc
    70c8:			; <UNDEFINED> instruction: 0xf8dfe737
    70cc:	ldrbtmi	r0, [r8], #-1284	; 0xfffffafc
    70d0:	b	1f450d4 <verblevel@@Base+0x1f0f840>
    70d4:	blcs	165168 <verblevel@@Base+0x12f8d4>
    70d8:	andshi	pc, ip, #64, 4
    70dc:	ldrbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    70e0:	stmdbvc	r3!, {r0, sp}^
    70e4:	ldrbtmi	r7, [r9], #-2338	; 0xfffff6de
    70e8:	bl	450ec <verblevel@@Base+0xf858>
    70ec:	blcs	1a5180 <verblevel@@Base+0x16f8ec>
    70f0:	mrcge	6, 4, APSR_nzcv, cr6, cr15, {3}
    70f4:	strbtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    70f8:	andcs	r4, r6, #32, 12	; 0x2000000
    70fc:			; <UNDEFINED> instruction: 0xe71c4479
    7100:	ldrbeq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    7104:			; <UNDEFINED> instruction: 0xf7ff4478
    7108:	stmdavc	r3!, {r1, r5, r6, r9, fp, sp, lr, pc}
    710c:	vqdmulh.s<illegal width 8>	d18, d0, d7
    7110:			; <UNDEFINED> instruction: 0xf8df8206
    7114:	andcs	r1, r1, ip, asr #9
    7118:	stmiahi	r2!, {r0, r1, r5, r6, r7, fp, pc}
    711c:			; <UNDEFINED> instruction: 0xf7ff4479
    7120:	str	lr, [r1, -r6, ror #21]
    7124:	ldrteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    7128:			; <UNDEFINED> instruction: 0xf7ff4478
    712c:	stmdavc	r3!, {r4, r6, r9, fp, sp, lr, pc}
    7130:	vqdmulh.s<illegal width 8>	d18, d0, d5
    7134:			; <UNDEFINED> instruction: 0xf8df81ea
    7138:			; <UNDEFINED> instruction: 0x200114b0
    713c:	stmdbvc	r2!, {r0, r1, r5, r6, r8, fp, ip, sp, lr}
    7140:			; <UNDEFINED> instruction: 0xf7ff4479
    7144:	stmdavc	r3!, {r2, r4, r6, r7, r9, fp, sp, lr, pc}
    7148:			; <UNDEFINED> instruction: 0xf67f2b06
    714c:	ldrb	sl, [r1, r9, ror #28]
    7150:	ldreq	pc, [r8], #2271	; 0x8df
    7154:			; <UNDEFINED> instruction: 0xf7ff4478
    7158:			; <UNDEFINED> instruction: 0xe733ea3a
    715c:	ldreq	pc, [r0], #2271	; 0x8df
    7160:			; <UNDEFINED> instruction: 0xf7ff4478
    7164:			; <UNDEFINED> instruction: 0xe766ea34
    7168:	streq	pc, [r8], #2271	; 0x8df
    716c:			; <UNDEFINED> instruction: 0xf7ff4478
    7170:	bvc	1901a30 <verblevel@@Base+0x18cc19c>
    7174:			; <UNDEFINED> instruction: 0xf8dfe75c
    7178:	ldrbtmi	r0, [r8], #-1152	; 0xfffffb80
    717c:	b	9c5180 <verblevel@@Base+0x98f8ec>
    7180:	ldrb	r7, [r2, -r3, ror #20]
    7184:	ldrbteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7188:			; <UNDEFINED> instruction: 0xf7ff4478
    718c:	bvc	1901a14 <verblevel@@Base+0x18cc180>
    7190:			; <UNDEFINED> instruction: 0xf8dfe748
    7194:	ldrbtmi	r0, [r8], #-1132	; 0xfffffb94
    7198:	b	64519c <verblevel@@Base+0x60f908>
    719c:			; <UNDEFINED> instruction: 0xf8dfe735
    71a0:	ldrbtmi	r0, [r8], #-1124	; 0xfffffb9c
    71a4:	b	4c51a8 <verblevel@@Base+0x48f914>
    71a8:	str	r7, [r5], r3, ror #18
    71ac:	ldrbeq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    71b0:			; <UNDEFINED> instruction: 0xf7ff4478
    71b4:	stmdbvc	r3!, {r2, r3, r9, fp, sp, lr, pc}^
    71b8:			; <UNDEFINED> instruction: 0xf8dfe67b
    71bc:	ldrbtmi	r0, [r8], #-1104	; 0xfffffbb0
    71c0:	b	1451c4 <verblevel@@Base+0x10f930>
    71c4:	ldrbt	r7, [r1], -r3, ror #18
    71c8:	strbeq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    71cc:			; <UNDEFINED> instruction: 0xf7ff4478
    71d0:	stmdbvc	r3!, {r1, r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}^
    71d4:			; <UNDEFINED> instruction: 0xf8dfe667
    71d8:	ldrbtmi	r0, [r8], #-1084	; 0xfffffbc4
    71dc:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    71e0:	ldrb	r7, [sp], -r3, ror #18
    71e4:	ldrteq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    71e8:			; <UNDEFINED> instruction: 0xf7ff4478
    71ec:	stmdbvc	r3!, {r4, r5, r6, r7, r8, fp, sp, lr, pc}^
    71f0:			; <UNDEFINED> instruction: 0xf8dfe653
    71f4:	ldrbtmi	r0, [r8], #-1064	; 0xfffffbd8
    71f8:	stmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    71fc:	strb	r7, [r9], -r3, ror #18
    7200:	ldreq	pc, [ip], #-2271	; 0xfffff721
    7204:			; <UNDEFINED> instruction: 0xf7ff4478
    7208:	ldrt	lr, [r7], -r2, ror #19
    720c:	ldreq	pc, [r4], #-2271	; 0xfffff721
    7210:			; <UNDEFINED> instruction: 0xf7ff4478
    7214:			; <UNDEFINED> instruction: 0xe652e9dc
    7218:	streq	pc, [ip], #-2271	; 0xfffff721
    721c:			; <UNDEFINED> instruction: 0xf7ff4478
    7220:			; <UNDEFINED> instruction: 0xe663e9d6
    7224:	streq	pc, [r4], #-2271	; 0xfffff721
    7228:			; <UNDEFINED> instruction: 0xf7ff4478
    722c:			; <UNDEFINED> instruction: 0xe65de9d0
    7230:	ldrbtmi	r4, [r8], #-2303	; 0xfffff701
    7234:	stmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7238:	ldmmi	lr!, {r3, r4, r6, r9, sl, sp, lr, pc}^
    723c:			; <UNDEFINED> instruction: 0xf7ff4478
    7240:	ldrbt	lr, [r1], -r6, asr #19
    7244:	ldrbtmi	r4, [r8], #-2300	; 0xfffff704
    7248:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    724c:	ldmmi	fp!, {r2, r3, r5, r6, r9, sl, sp, lr, pc}^
    7250:			; <UNDEFINED> instruction: 0xf7ff4478
    7254:			; <UNDEFINED> instruction: 0xe667e9bc
    7258:	ldrbtmi	r4, [r8], #-2297	; 0xfffff707
    725c:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7260:	blcs	259f4 <desc_undefined@@Base+0xe604>
    7264:	sbcshi	pc, pc, r0
    7268:	strcs	r2, [r3, -r8, lsl #4]
    726c:	smuadcs	r3, r7, fp
    7270:	addsmi	r7, r7, #2228224	; 0x220000
    7274:	teqhi	r8, r0, lsl #4	; <UNPREDICTABLE>
    7278:			; <UNDEFINED> instruction: 0x461e49f2
    727c:	stmdbvc	r3!, {r1, r5, r8, fp, ip, sp, lr}^
    7280:	stmibvc	r0!, {r0, r3, r4, r5, r6, sl, lr}
    7284:	smlabtvs	r1, sp, r9, lr
    7288:	andls	r4, r0, pc, ror #19
    728c:	ldrbtmi	r2, [r9], #-1
    7290:	b	b45294 <verblevel@@Base+0xb0fa00>
    7294:	blcs	25a28 <desc_undefined@@Base+0xe638>
    7298:	rscshi	pc, r0, r0
    729c:			; <UNDEFINED> instruction: 0x83acf8df
    72a0:	strcs	r4, [r0], -r5, lsr #12
    72a4:	bvc	fea1868c <verblevel@@Base+0xfe9e2df8>
    72a8:	bvc	1ad8b78 <verblevel@@Base+0x1aa32e4>
    72ac:			; <UNDEFINED> instruction: 0xf8954641
    72b0:	strcc	ip, [r1], -r8
    72b4:	strcc	r0, [r3, #-1024]	; 0xfffffc00
    72b8:	movwcs	lr, #14912	; 0x3a40
    72bc:	b	10cf2c8 <verblevel@@Base+0x1099a34>
    72c0:			; <UNDEFINED> instruction: 0xf7ff030c
    72c4:	stmibvc	r3!, {r2, r4, r9, fp, sp, lr, pc}^
    72c8:	stmiale	ip!, {r0, r1, r4, r5, r7, r9, lr}^
    72cc:	adcsmi	r7, fp, #2293760	; 0x230000
    72d0:	stcge	6, cr15, [r6, #508]!	; 0x1fc
    72d4:			; <UNDEFINED> instruction: 0x463a49de
    72d8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    72dc:	ldmmi	sp, {r0, r2, r3, r5, r9, sl, sp, lr, pc}^
    72e0:			; <UNDEFINED> instruction: 0xf7ff4478
    72e4:	stmibvc	r3!, {r2, r4, r5, r6, r8, fp, sp, lr, pc}^
    72e8:			; <UNDEFINED> instruction: 0xf0002b00
    72ec:			; <UNDEFINED> instruction: 0x27088092
    72f0:	blx	565382 <verblevel@@Base+0x52faee>
    72f4:	addsmi	r7, r7, #786432	; 0xc0000
    72f8:	rschi	pc, r9, r0, lsl #4
    72fc:			; <UNDEFINED> instruction: 0x461e49d6
    7300:	stmdbvc	r3!, {r1, r5, r8, fp, ip, sp, lr}^
    7304:	stmibvc	r0!, {r0, r3, r4, r5, r6, sl, lr}
    7308:	smlabtvs	r1, sp, r9, lr
    730c:	ldrdls	r4, [r0], -r3
    7310:	ldrbtmi	r2, [r9], #-1
    7314:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7318:	blcs	25aac <desc_undefined@@Base+0xe6bc>
    731c:	addshi	pc, sl, r0
    7320:	teqhi	ip, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    7324:	strcs	r4, [r0], -r5, lsr #12
    7328:	bvc	fea18710 <verblevel@@Base+0xfe9e2e7c>
    732c:	bvc	1ad8bfc <verblevel@@Base+0x1aa3368>
    7330:			; <UNDEFINED> instruction: 0xf8954641
    7334:	strcc	ip, [r1], -r8
    7338:	strcc	r0, [r3, #-1024]	; 0xfffffc00
    733c:	movwcs	lr, #14912	; 0x3a40
    7340:	b	10cf34c <verblevel@@Base+0x1099ab8>
    7344:			; <UNDEFINED> instruction: 0xf7ff030c
    7348:	stmibvc	r3!, {r1, r4, r6, r7, r8, fp, sp, lr, pc}^
    734c:	stmiale	ip!, {r0, r1, r4, r5, r7, r9, lr}^
    7350:	adcsmi	r7, fp, #2293760	; 0x230000
    7354:	stclge	6, cr15, [r4, #-508]!	; 0xfffffe04
    7358:	ldrtmi	r4, [sl], -r2, asr #19
    735c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7360:	stmiami	r1, {r0, r1, r3, r5, r6, r7, r8, sl, sp, lr, pc}^
    7364:			; <UNDEFINED> instruction: 0xf7ff4478
    7368:	bvc	901838 <verblevel@@Base+0x8cbfa4>
    736c:	suble	r2, r7, r0, lsl #22
    7370:	strcs	r7, [r3, -r0, ror #19]
    7374:	stmdavc	r2!, {r0, r3, r8, sp}
    7378:	smuadne	r0, r7, fp
    737c:	cmple	sp, #-1610612725	; 0xa000000b
    7380:			; <UNDEFINED> instruction: 0x461e49ba
    7384:	stmiahi	r3!, {r1, r5, r7, fp, pc}^
    7388:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    738c:	andcs	r6, r1, r0, lsl #2
    7390:	ldrbtmi	r4, [r9], #-2487	; 0xfffff649
    7394:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7398:	blcs	25c2c <desc_undefined@@Base+0xe83c>
    739c:	addhi	pc, r2, r0
    73a0:	sbcshi	pc, r0, #14614528	; 0xdf0000
    73a4:	strcs	r4, [r0], -r5, lsr #12
    73a8:	bvc	ffa18790 <verblevel@@Base+0xff9e2efc>
    73ac:	bvc	fead8c7c <verblevel@@Base+0xfeaa33e8>
    73b0:			; <UNDEFINED> instruction: 0xf8954641
    73b4:	strcc	ip, [r1], -r9
    73b8:	strcc	r0, [r3, #-1024]	; 0xfffffc00
    73bc:	movwcs	lr, #14912	; 0x3a40
    73c0:	b	10cf3cc <verblevel@@Base+0x1099b38>
    73c4:			; <UNDEFINED> instruction: 0xf7ff030c
    73c8:	bvc	901a18 <verblevel@@Base+0x8cc184>
    73cc:	stmiale	ip!, {r0, r1, r4, r5, r7, r9, lr}^
    73d0:	addsmi	r7, pc, #2293760	; 0x230000
    73d4:	cfstrsge	mvf15, [r4, #-764]!	; 0xfffffd04
    73d8:	ldrtmi	r4, [sl], -r7, lsr #19
    73dc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    73e0:	stmiami	r6!, {r0, r1, r3, r5, r7, r8, sl, sp, lr, pc}
    73e4:			; <UNDEFINED> instruction: 0xf7ff4478
    73e8:	ldr	lr, [sp, #2290]	; 0x8f2
    73ec:	ldrbtmi	r4, [r8], #-2212	; 0xfffff75c
    73f0:	stmia	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    73f4:	stmiami	r3!, {r3, r4, r7, r8, sl, sp, lr, pc}
    73f8:			; <UNDEFINED> instruction: 0xf7ff4478
    73fc:	ldr	lr, [r3, #2280]	; 0x8e8
    7400:	blcs	3a5494 <verblevel@@Base+0x36fc00>
    7404:	stmibmi	r0!, {r0, r3, r4, r8, fp, ip, lr, pc}
    7408:	stmiahi	r2!, {r0, r1, r2, r3, r8, r9, sl, sp}
    740c:	ldrbtmi	r8, [r9], #-2275	; 0xfffff71d
    7410:	stmdavc	r3!, {r0, r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    7414:	ldmdble	r9, {r0, r2, r3, r8, r9, fp, sp}^
    7418:			; <UNDEFINED> instruction: 0x270e499c
    741c:	stmdbvc	r3!, {r1, r5, r8, fp, ip, sp, lr}^
    7420:	stmibvc	r0!, {r0, r3, r4, r5, r6, sl, lr}
    7424:	stmdavc	r3!, {r4, r5, r6, r8, r9, sl, sp, lr, pc}
    7428:	ldmdble	ip, {r0, r2, r3, r8, r9, fp, sp}^
    742c:			; <UNDEFINED> instruction: 0x270e4998
    7430:	stmdbvc	r3!, {r1, r5, r8, fp, ip, sp, lr}^
    7434:	stmibvc	r0!, {r0, r3, r4, r5, r6, sl, lr}
    7438:	strcs	lr, [pc, -r4, lsr #14]
    743c:	ldrbtmi	r4, [r8], #-2197	; 0xfffff76b
    7440:	stmia	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7444:	stmiahi	r2!, {r5, r9, fp, ip, sp, lr}
    7448:	stmdacs	r0, {r0, r1, r5, r6, r7, fp, pc}
    744c:	ldmibmi	r2, {r2, r3, r5, r6, r8, ip, lr, pc}
    7450:			; <UNDEFINED> instruction: 0xe79a4479
    7454:	andcs	r7, r1, r3, ror #22
    7458:	bvc	fe8a60e4 <verblevel@@Base+0xfe870850>
    745c:	ldreq	r7, [fp], #-2662	; 0xfffff59a
    7460:	movwcs	lr, #6723	; 0x1a43
    7464:	ldreq	r7, [r2], #-2593	; 0xfffff5df
    7468:	b	10a6004 <verblevel@@Base+0x1070770>
    746c:	movwmi	r2, #41478	; 0xa206
    7470:			; <UNDEFINED> instruction: 0x432b498a
    7474:			; <UNDEFINED> instruction: 0xf7ff4479
    7478:			; <UNDEFINED> instruction: 0xe769e93a
    747c:	andcs	r7, r1, r3, ror #22
    7480:	bvc	fe8a610c <verblevel@@Base+0xfe870878>
    7484:	ldreq	r7, [fp], #-2662	; 0xfffff59a
    7488:	movwcs	lr, #6723	; 0x1a43
    748c:	ldreq	r7, [r2], #-2593	; 0xfffff5df
    7490:	b	10a602c <verblevel@@Base+0x1070798>
    7494:	movwmi	r2, #41478	; 0xa206
    7498:			; <UNDEFINED> instruction: 0x432b4981
    749c:			; <UNDEFINED> instruction: 0xf7ff4479
    74a0:	ldr	lr, [r3, -r6, lsr #18]
    74a4:	andcs	r7, r1, r3, lsr #23
    74a8:	bvc	ff8a6234 <verblevel@@Base+0xff8709a0>
    74ac:	ldreq	r7, [fp], #-2726	; 0xfffff55a
    74b0:	movwcs	lr, #6723	; 0x1a43
    74b4:	ldreq	r7, [r2], #-2657	; 0xfffff59f
    74b8:	b	10a6154 <verblevel@@Base+0x10708c0>
    74bc:	movwmi	r2, #41478	; 0xa206
    74c0:			; <UNDEFINED> instruction: 0x432b4978
    74c4:			; <UNDEFINED> instruction: 0xf7ff4479
    74c8:	usada8	r1, r2, r9, lr
    74cc:	ldmdami	r6!, {r1, r2, r3, r8, r9, sl, sp}^
    74d0:			; <UNDEFINED> instruction: 0xf7ff4478
    74d4:	stmibvc	r5!, {r2, r3, r4, r5, r6, fp, sp, lr, pc}^
    74d8:	stmdbvc	r3!, {r1, r5, r8, fp, ip, sp, lr}^
    74dc:	bllt	f65b64 <verblevel@@Base+0xf302d0>
    74e0:	ldrbtmi	r4, [r9], #-2418	; 0xfffff68e
    74e4:	smladcs	lr, r0, r7, lr
    74e8:	ldrbtmi	r4, [r8], #-2161	; 0xfffff78f
    74ec:	stmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    74f0:	stmdbvc	r2!, {r0, r2, r5, r6, r7, r8, fp, ip, sp, lr}
    74f4:	stmibvc	r0!, {r0, r1, r5, r6, r8, fp, ip, sp, lr}
    74f8:	stmdbmi	lr!, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, pc}^
    74fc:	uxtab16	r4, r1, r9, ror #8
    7500:	ldrbtmi	r4, [r8], #-2157	; 0xfffff793
    7504:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7508:	stmdami	ip!, {r1, r2, r3, r6, r7, r8, sl, sp, lr, pc}^
    750c:			; <UNDEFINED> instruction: 0xf7ff4478
    7510:			; <UNDEFINED> instruction: 0xe610e85e
    7514:	ldrbtmi	r4, [r8], #-2154	; 0xfffff796
    7518:	ldmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    751c:	stmdami	r9!, {r1, r2, r3, r4, r6, r7, r8, sl, sp, lr, pc}^
    7520:			; <UNDEFINED> instruction: 0xf7ff4478
    7524:	ldrb	lr, [r4, #2132]!	; 0x854
    7528:	strmi	r4, [r6], -r7, ror #18
    752c:			; <UNDEFINED> instruction: 0xe72c4479
    7530:	strtmi	r4, [lr], -r6, ror #18
    7534:	uxtab	r4, r7, r9, ror #8
    7538:	strtmi	r4, [lr], -r5, ror #18
    753c:	sxtab	r4, r1, r9, ror #8
    7540:	ldrbtmi	r4, [r9], #-2404	; 0xfffff69c
    7544:	svclt	0x0000e52f
    7548:	andeq	sl, r2, r0, lsr #1
    754c:	andeq	r8, r0, r2, ror sp
    7550:	andeq	r9, r0, r2, asr #7
    7554:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    7558:	andeq	r0, r0, r4, lsl #3
    755c:	andeq	r8, r0, r6, lsr #27
    7560:	andeq	r9, r0, r2, asr #32
    7564:	ldrdeq	r6, [r2], -r0
    7568:	andeq	r9, r0, ip, lsl r0
    756c:	andeq	r9, r0, lr, lsl r0
    7570:	strdeq	r9, [r0], -r0
    7574:	andeq	r9, r0, r2, lsr #2
    7578:	andeq	r9, r0, r0, lsr r1
    757c:	andeq	r9, r0, ip, asr #2
    7580:			; <UNDEFINED> instruction: 0x000091b2
    7584:	andeq	r9, r0, r4, lsl #13
    7588:	andeq	r8, r0, r6, lsl #25
    758c:	andeq	r8, r0, lr, ror ip
    7590:	muleq	r0, r6, fp
    7594:	muleq	r2, r2, r6
    7598:	andeq	r8, r0, r8, ror #29
    759c:	ldrdeq	r8, [r0], -ip
    75a0:	andeq	r8, r0, r0, lsl ip
    75a4:	muleq	r0, r6, sp
    75a8:	andeq	r8, r0, lr, lsl fp
    75ac:	andeq	r9, r0, lr, ror #1
    75b0:	andeq	r9, r0, r0, lsl r0
    75b4:	andeq	r9, r0, r6, ror r0
    75b8:	andeq	r6, r2, r8, lsr #11
    75bc:	strdeq	r8, [r0], -lr
    75c0:	andeq	r8, r0, r2, ror sl
    75c4:	muleq	r0, sl, sp
    75c8:	muleq	r0, r8, sp
    75cc:	strdeq	r9, [r0], -r6
    75d0:	muleq	r0, lr, ip
    75d4:	andeq	r8, r0, r6, asr #25
    75d8:	andeq	r9, r0, r0, asr #9
    75dc:	strdeq	r8, [r0], -r0
    75e0:	ldrdeq	r8, [r0], -r4
    75e4:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    75e8:	andeq	r8, r0, ip, ror #24
    75ec:			; <UNDEFINED> instruction: 0x000089bc
    75f0:	andeq	r9, r0, r8, lsr #32
    75f4:	andeq	r9, r0, r4
    75f8:	andeq	r8, r0, r2, ror #31
    75fc:	andeq	r8, r0, r0, asr #31
    7600:	andeq	r8, r0, sl, ror r9
    7604:			; <UNDEFINED> instruction: 0x00008dba
    7608:	andeq	r8, r0, ip, lsl #27
    760c:	andeq	r8, r0, lr, asr sp
    7610:	andeq	r8, r0, r8, lsr sp
    7614:	andeq	r8, r0, r6, lsl sp
    7618:	strdeq	r8, [r0], -r4
    761c:	ldrdeq	r8, [r0], -r2
    7620:	andeq	r8, r0, ip, lsl #18
    7624:	andeq	r8, r0, r8, ror sp
    7628:	ldrdeq	r8, [r0], -r0
    762c:			; <UNDEFINED> instruction: 0x00008db4
    7630:	andeq	r8, r0, sl, asr #27
    7634:	andeq	r8, r0, ip, lsr lr
    7638:	andeq	r8, r0, lr, asr lr
    763c:	andeq	r8, r0, r8, lsr lr
    7640:	andeq	r8, r0, r6, lsr #19
    7644:	andeq	r8, r0, r8, ror r8
    7648:	andeq	r8, r0, r2, lsl #19
    764c:	andeq	r8, r0, r0, lsr sl
    7650:	andeq	r9, r0, r2, ror #5
    7654:	andeq	r8, r0, ip, lsl #21
    7658:	strdeq	r8, [r0], -r4
    765c:	strdeq	r8, [r0], -lr
    7660:	andeq	r8, r0, ip, lsr #19
    7664:	andeq	r9, r0, lr, asr r2
    7668:	muleq	r0, r0, r9
    766c:	andeq	r8, r0, r0, ror r7
    7670:	andeq	r8, r0, r6, ror r9
    7674:	andeq	r8, r0, ip, lsr #18
    7678:	ldrdeq	r9, [r0], -lr
    767c:	andeq	r8, r0, r4, lsr #25
    7680:	andeq	r8, r0, sl, lsl #25
    7684:	andeq	r8, r0, ip, lsr #25
    7688:	ldrdeq	r8, [r0], -lr
    768c:	andeq	r8, r0, ip, asr #13
    7690:			; <UNDEFINED> instruction: 0x000086b8
    7694:	ldrdeq	r8, [r0], -r2
    7698:	muleq	r0, ip, r6
    769c:	andeq	r8, r0, r0, lsr #16
    76a0:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    76a4:	ldrdeq	r8, [r0], -r0
    76a8:	andeq	r8, r0, r0, asr #12
    76ac:	andeq	r8, r0, sl, lsl #12
    76b0:	andeq	r8, r0, r6, lsr #12
    76b4:	strdeq	r8, [r0], -r0
    76b8:	andeq	r8, r0, lr, lsl #12
    76bc:	andeq	r8, r0, r4, lsl #12
    76c0:	strdeq	r8, [r0], -sl
    76c4:	strdeq	r8, [r0], -r0
    76c8:	andeq	r8, r0, ip, asr #11
    76cc:	andeq	r8, r0, r4, asr #11
    76d0:			; <UNDEFINED> instruction: 0x000085bc
    76d4:	andeq	r8, r0, lr, lsr r8
    76d8:	vstrle.16	s4, [r7, #-4]	; <UNPREDICTABLE>
    76dc:	blcs	e56f0 <verblevel@@Base+0xafe5c>
    76e0:	addmi	sp, fp, #6
    76e4:	bl	fe85874c <verblevel@@Base+0xfe822eb8>
    76e8:	ldflee	f0, [r5, #12]!
    76ec:	ldrbmi	r2, [r0, -r0]!
    76f0:	bcs	265800 <verblevel@@Base+0x22ff6c>
    76f4:	udf	#44309	; 0xad15
    76f8:	svcmi	0x00f0e92d
    76fc:	stc	6, cr4, [sp, #-588]!	; 0xfffffdb4
    7700:	vmla.f64	d8, d8, d4
    7704:			; <UNDEFINED> instruction: 0xf5ad0a10
    7708:	ldmdavc	r4, {r0, r2, r8, sl, fp, ip, lr}^
    770c:			; <UNDEFINED> instruction: 0xf8dfb085
    7710:			; <UNDEFINED> instruction: 0xf50d263c
    7714:	stccs	3, cr5, [r1], #-20	; 0xffffffec
    7718:			; <UNDEFINED> instruction: 0xf103910e
    771c:			; <UNDEFINED> instruction: 0xf8df030c
    7720:	ldrbtmi	r1, [r9], #-1584	; 0xfffff9d0
    7724:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    7728:			; <UNDEFINED> instruction: 0xf04f601a
    772c:			; <UNDEFINED> instruction: 0xf0400200
    7730:			; <UNDEFINED> instruction: 0xf89b80e1
    7734:	movwcs	r1, #12293	; 0x3005
    7738:			; <UNDEFINED> instruction: 0xf89b2205
    773c:	blx	4e7746 <verblevel@@Base+0x4b1eb2>
    7740:	strbmi	r2, [r3, #-769]	; 0xfffffcff
    7744:	rschi	pc, r4, r0, lsl #5
    7748:	mulpl	r4, fp, r8
    774c:	mulvs	r3, fp, r8
    7750:	mulvc	r2, fp, r8
    7754:			; <UNDEFINED> instruction: 0xf0074628
    7758:	stmdacs	r0, {r0, r2, r3, r5, r8, fp, ip, sp, lr, pc}
    775c:	sbcshi	pc, r4, r0
    7760:	mulne	r5, fp, r8
    7764:	andls	r4, r3, r3, lsr #12
    7768:	andcs	r4, r1, r2, asr #12
    776c:	tstls	r4, r2, lsl #10
    7770:	strbne	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    7774:	strvs	lr, [r0, -sp, asr #19]
    7778:			; <UNDEFINED> instruction: 0xf7fe4479
    777c:			; <UNDEFINED> instruction: 0xf89befb8
    7780:	blcs	1379c <_IO_stdin_used@@Base+0x3f3c>
    7784:	sbchi	pc, r6, #0
    7788:	strbvc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    778c:			; <UNDEFINED> instruction: 0x2600465c
    7790:	stmibvc	r2!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    7794:	strcc	r3, [r3], #-1537	; 0xfffff9ff
    7798:	andls	r4, fp, #16, 12	; 0x1000000
    779c:			; <UNDEFINED> instruction: 0xf8d2f007
    77a0:	mulgt	r5, r4, r8
    77a4:	ldrtmi	r7, [r9], -r5, lsr #18
    77a8:	b	116dfdc <verblevel@@Base+0x1138748>
    77ac:	strls	r2, [r0, #-1292]	; 0xfffffaf4
    77b0:	andcs	r4, r1, r3, lsl #12
    77b4:	svc	0x009af7fe
    77b8:	mulcs	r5, fp, r8
    77bc:	mvnle	r4, #1610612745	; 0x60000009
    77c0:	tstcs	r6, r3, lsl #6
    77c4:	andne	pc, r2, #19456	; 0x4c00
    77c8:	mulcc	r0, fp, r8
    77cc:	stmdble	r5, {r0, r1, r4, r7, r9, lr}
    77d0:	strne	pc, [r8, #2271]	; 0x8df
    77d4:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    77d8:	blx	fee457dc <verblevel@@Base+0xfee0ff48>
    77dc:	bcc	443044 <verblevel@@Base+0x40d7b0>
    77e0:	eorsle	r2, lr, r0, lsl #22
    77e4:	mulcs	r5, fp, r8
    77e8:	eorsle	r2, pc, r0, lsl #20
    77ec:	ldrbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    77f0:			; <UNDEFINED> instruction: 0xf8df46da
    77f4:	ldrbtmi	r1, [fp], #-1392	; 0xfffffa90
    77f8:	eorslt	pc, ip, sp, asr #17
    77fc:	tstls	r1, #2030043136	; 0x79000000
    7800:			; <UNDEFINED> instruction: 0x33249114
    7804:	tstls	r2, #0, 2
    7808:	ands	r9, r5, fp, lsl #2
    780c:	vnmls.f64	d9, d8, d14
    7810:	ldmdavc	r9, {r4, r9, fp}
    7814:	svc	0x00b2f7fe
    7818:	eorsle	r2, ip, r0, lsl #16
    781c:	strbeq	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    7820:			; <UNDEFINED> instruction: 0xf7fe4478
    7824:	blls	40337c <verblevel@@Base+0x3cdae8>
    7828:	blls	2e5d98 <verblevel@@Base+0x2b0504>
    782c:	beq	103c5c <verblevel@@Base+0xce3c8>
    7830:	movwls	r3, #45825	; 0xb301
    7834:	andsle	r4, r9, #805306377	; 0x30000009
    7838:	mulcc	r6, sl, r8
    783c:	mvnsle	r2, r2, lsr #22
    7840:	mulcc	r8, sl, r8
    7844:	mulmi	r7, sl, r8
    7848:	strcs	lr, [r3], #-2628	; 0xfffff5bc
    784c:	svcpl	0x0000f5b4
    7850:			; <UNDEFINED> instruction: 0xf8dfdddc
    7854:	ldrbtmi	r0, [r8], #-1304	; 0xfffffae8
    7858:	mrc	7, 5, APSR_nzcv, cr8, cr14, {7}
    785c:	ldmdbvc	sl, {r0, r1, r2, r3, r8, r9, fp, ip, pc}^
    7860:			; <UNDEFINED> instruction: 0xf8dfe7e3
    7864:	ldrbtmi	r0, [r8], #-1292	; 0xfffffaf4
    7868:	mrc	7, 5, APSR_nzcv, cr0, cr14, {7}
    786c:	strne	pc, [r4, #-2271]	; 0xfffff721
    7870:	movwpl	pc, #21773	; 0x550d	; <UNPREDICTABLE>
    7874:	ldrbcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    7878:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
    787c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    7880:	subsmi	r6, r1, sl, lsl r8
    7884:	subshi	pc, r3, #64	; 0x40
    7888:	cfstr32pl	mvfx15, [r5, #-52]	; 0xffffffcc
    788c:	ldc	0, cr11, [sp], #20
    7890:	pop	{r2, r8, r9, fp, pc}
    7894:			; <UNDEFINED> instruction: 0xb3248ff0
    7898:			; <UNDEFINED> instruction: 0xf884fa1f
    789c:			; <UNDEFINED> instruction: 0xf8ddae54
    78a0:	strcs	r9, [r4, #-56]	; 0xffffffc8
    78a4:			; <UNDEFINED> instruction: 0x464646b3
    78a8:	bhi	443110 <verblevel@@Base+0x40d87c>
    78ac:	strcc	pc, [r8, r1, asr #4]
    78b0:	andls	sl, ip, #339968	; 0x53000
    78b4:	mulgt	r0, r9, r8
    78b8:	movwpl	pc, #33871	; 0x844f	; <UNPREDICTABLE>
    78bc:	andcs	r9, r6, #12, 16	; 0xc0000
    78c0:	strls	r2, [r3, -r1, lsl #3]
    78c4:	andls	r9, r1, r2, lsl #12
    78c8:			; <UNDEFINED> instruction: 0xf8cd4640
    78cc:			; <UNDEFINED> instruction: 0xf7fec000
    78d0:	addmi	lr, r4, #104, 30	; 0x1a0
    78d4:	andshi	pc, fp, #64, 4
    78d8:	mvnle	r3, r1, lsl #26
    78dc:	andls	r4, sp, lr, asr r6
    78e0:	blls	3b64e8 <verblevel@@Base+0x380c54>
    78e4:	beq	44314c <verblevel@@Base+0x40d8b8>
    78e8:			; <UNDEFINED> instruction: 0xf7fe7819
    78ec:	blls	40312c <verblevel@@Base+0x3cd898>
    78f0:			; <UNDEFINED> instruction: 0xe79a795a
    78f4:	streq	pc, [r0], #2271	; 0x8df
    78f8:			; <UNDEFINED> instruction: 0xf7fe4478
    78fc:			; <UNDEFINED> instruction: 0xf89bee68
    7900:			; <UNDEFINED> instruction: 0xf89b8000
    7904:	ldr	r4, [pc, -r1]
    7908:	ldrbteq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    790c:			; <UNDEFINED> instruction: 0xe7274478
    7910:	strbteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7914:			; <UNDEFINED> instruction: 0xf7fe4478
    7918:			; <UNDEFINED> instruction: 0xf89bee5a
    791c:			; <UNDEFINED> instruction: 0xf89b8000
    7920:	ldr	r4, [r1, -r1]
    7924:	ldrbeq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7928:			; <UNDEFINED> instruction: 0xf7fe4478
    792c:			; <UNDEFINED> instruction: 0xf8dfee50
    7930:	bge	914a98 <verblevel@@Base+0x8df204>
    7934:	svcge	0x001a9215
    7938:			; <UNDEFINED> instruction: 0xf8df447b
    793c:			; <UNDEFINED> instruction: 0xf1a65450
    7940:	ldrls	r0, [r0, -r4, lsr #8]
    7944:	ldrbtmi	ip, [sp], #-2831	; 0xfffff4f1
    7948:	bmi	fe443170 <verblevel@@Base+0xfe40d8dc>
    794c:	andeq	lr, pc, r7, lsl #17
    7950:	strgt	ip, [pc], #-3343	; 7958 <__assert_fail@plt+0x1154>
    7954:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    7958:	strgt	r9, [r7], #-3341	; 0xfffff2f3
    795c:			; <UNDEFINED> instruction: 0xf8df462a
    7960:	andcs	r1, r1, r0, lsr r4
    7964:	ldrbtmi	r7, [r9], #-35	; 0xffffffdd
    7968:	mcr	7, 6, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    796c:	ldcle	13, cr2, [r8]
    7970:	strtcc	pc, [r0], #-2271	; 0xfffff721
    7974:	blvc	52b8 <calloc@plt-0x11b8>
    7978:			; <UNDEFINED> instruction: 0xf8cd2400
    797c:	ldrbtmi	fp, [fp], #-76	; 0xffffffb4
    7980:	subsge	pc, r8, sp, asr #17
    7984:	bcc	4431b0 <verblevel@@Base+0x40d91c>
    7988:	strcc	pc, [ip], #-2271	; 0xfffff721
    798c:	mcr	4, 0, r4, cr9, cr11, {3}
    7990:	muls	r1, r0, sl
    7994:			; <UNDEFINED> instruction: 0xf0002d28
    7998:	ldclcs	0, cr8, [r4, #-636]	; 0xfffffd84
    799c:	ldmibmi	pc!, {r3, r8, ip, lr, pc}^	; <UNPREDICTABLE>
    79a0:	vmull.u<illegal width 8>	<illegal reg q7.5>, d11, d3[3]
    79a4:	bcs	fe44320c <verblevel@@Base+0xfe40d978>
    79a8:	ldrbtmi	r2, [r9], #-1
    79ac:	mrc	7, 4, APSR_nzcv, cr14, cr14, {7}
    79b0:	ldrbmi	r9, [r4], #-2829	; 0xfffff4f3
    79b4:	sfmle	f4, 2, [r0, #-652]	; 0xfffffd74
    79b8:			; <UNDEFINED> instruction: 0xf1049b0c
    79bc:	bls	40a1c8 <verblevel@@Base+0x3d4934>
    79c0:	vldrpl.16	s2, [lr, #-62]	; 0xffffffc2	; <UNPREDICTABLE>
    79c4:	streq	pc, [r3], #-6
    79c8:	orreq	pc, r1, #402653187	; 0x18000003
    79cc:			; <UNDEFINED> instruction: 0xf0262c03
    79d0:			; <UNDEFINED> instruction: 0xf8520503
    79d4:			; <UNDEFINED> instruction: 0xf0068023
    79d8:			; <UNDEFINED> instruction: 0xf00000fc
    79dc:			; <UNDEFINED> instruction: 0xf00680c1
    79e0:	stmibmi	pc!, {r0, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    79e4:	ldrbtmi	r4, [r9], #-1602	; 0xfffff9be
    79e8:	andcs	r4, r1, r3, lsl #12
    79ec:	mrc	7, 3, APSR_nzcv, cr14, cr14, {7}
    79f0:			; <UNDEFINED> instruction: 0xf0402c00
    79f4:	stmibmi	fp!, {r0, r1, r2, r3, r4, r5, r7, pc}^
    79f8:	ldrbtmi	r2, [r9], #-1
    79fc:	mrc	7, 3, APSR_nzcv, cr6, cr14, {7}
    7a00:			; <UNDEFINED> instruction: 0xf7fe200a
    7a04:	stclcs	14, cr14, [r4, #-408]!	; 0xfffffe68
    7a08:	sbcshi	pc, fp, r0
    7a0c:	ldccs	8, cr13, [r8, #-96]	; 0xffffffa0
    7a10:	ldmle	pc!, {r1, r5, r6, ip, lr, pc}	; <UNPREDICTABLE>
    7a14:	cmple	ip, r4, lsl #26
    7a18:			; <UNDEFINED> instruction: 0xf8cd4658
    7a1c:			; <UNDEFINED> instruction: 0xf006b04c
    7a20:	stmibmi	r1!, {r0, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    7a24:	bcs	fe44328c <verblevel@@Base+0xfe40d9f8>
    7a28:	ldrbtmi	r4, [r9], #-1108	; 0xfffffbac
    7a2c:	andcs	r4, r1, r3, lsl #12
    7a30:	mrc	7, 2, APSR_nzcv, cr12, cr14, {7}
    7a34:	adcmi	r9, r3, #13312	; 0x3400
    7a38:			; <UNDEFINED> instruction: 0xf8dddcbe
    7a3c:			; <UNDEFINED> instruction: 0xe750a058
    7a40:			; <UNDEFINED> instruction: 0xf0002da0
    7a44:	ldmdble	r5, {r1, r2, r5, r6, r7, pc}^
    7a48:			; <UNDEFINED> instruction: 0xd1b12db0
    7a4c:	svceq	0x0001f01b
    7a50:	blmi	ff5bbfb8 <verblevel@@Base+0xff586724>
    7a54:	svceq	0x0002f01b
    7a58:	cmple	r8, fp, ror r4
    7a5c:	cmphi	r0, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    7a60:	svceq	0x0004f01b
    7a64:	ldrshle	r4, [r8, #-72]	; 0xffffffb8
    7a68:			; <UNDEFINED> instruction: 0xf01b4dd2
    7a6c:	ldrbtmi	r0, [sp], #-3848	; 0xfffff0f8
    7a70:	mrcmi	1, 6, sp, cr1, cr8, {2}
    7a74:	svceq	0x0010f01b
    7a78:	cmple	r8, lr, ror r4
    7a7c:			; <UNDEFINED> instruction: 0xf01b4fcf
    7a80:	ldrbtmi	r0, [pc], #-3872	; 7a88 <__assert_fail@plt+0x1284>
    7a84:			; <UNDEFINED> instruction: 0xf8dfd158
    7a88:			; <UNDEFINED> instruction: 0xf01bc338
    7a8c:	ldrbtmi	r0, [ip], #3904	; 0xf40
    7a90:	stmiami	ip, {r3, r4, r6, r8, ip, lr, pc}^
    7a94:	svceq	0x0080f01b
    7a98:	cmple	r8, r8, ror r4
    7a9c:			; <UNDEFINED> instruction: 0xf41b4aca
    7aa0:	ldrbtmi	r7, [sl], #-3968	; 0xfffff080
    7aa4:			; <UNDEFINED> instruction: 0xf8dfd158
    7aa8:	ldrbtmi	lr, [lr], #804	; 0x324
    7aac:	vmlscs.f16	s28, s15, s26	; <UNPREDICTABLE>
    7ab0:	bcs	fe443318 <verblevel@@Base+0xfe40da84>
    7ab4:	andls	r4, r6, r6, asr #19
    7ab8:	ldrbtmi	r2, [r9], #-1
    7abc:	andsgt	pc, r4, sp, asr #17
    7ac0:	strpl	lr, [r1], -sp, asr #19
    7ac4:	andhi	pc, r0, sp, asr #17
    7ac8:	andvc	lr, r3, #3358720	; 0x334000
    7acc:	mcr	7, 0, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    7ad0:	stccs	7, cr14, [r8, #-440]	; 0xfffffe48
    7ad4:	svcge	0x006cf47f
    7ad8:	bl	2ee72c <verblevel@@Base+0x2b8e98>
    7adc:			; <UNDEFINED> instruction: 0xf0064003
    7ae0:	ldmibmi	ip!, {r0, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    7ae4:	bcs	fe44334c <verblevel@@Base+0xfe40dab8>
    7ae8:			; <UNDEFINED> instruction: 0x46034479
    7aec:			; <UNDEFINED> instruction: 0xf7fe2001
    7af0:	smmlsr	sp, lr, sp, lr
    7af4:	ldreq	pc, [r3], -r6, lsr #32
    7af8:			; <UNDEFINED> instruction: 0xf47f2e80
    7afc:			; <UNDEFINED> instruction: 0xf01baf59
    7b00:	adcle	r0, r6, r1, lsl #30
    7b04:			; <UNDEFINED> instruction: 0xf01b4bb4
    7b08:	ldrbtmi	r0, [fp], #-3842	; 0xfffff0fe
    7b0c:			; <UNDEFINED> instruction: 0xf8dfd0a6
    7b10:			; <UNDEFINED> instruction: 0xf01b82cc
    7b14:	ldrbtmi	r0, [r8], #3844	; 0xf04
    7b18:	ldcmi	0, cr13, [r1, #664]!	; 0x298
    7b1c:	svceq	0x0008f01b
    7b20:	adcle	r4, r6, sp, ror r4
    7b24:			; <UNDEFINED> instruction: 0xf01b4eaf
    7b28:	ldrbtmi	r0, [lr], #-3856	; 0xfffff0f0
    7b2c:	svcmi	0x00aed0a6
    7b30:	svceq	0x0020f01b
    7b34:	adcle	r4, r6, pc, ror r4
    7b38:	adcsgt	pc, r0, #14614528	; 0xdf0000
    7b3c:	svceq	0x0040f01b
    7b40:	strdle	r4, [r6], ip	; <UNPREDICTABLE>
    7b44:			; <UNDEFINED> instruction: 0xf01b48aa
    7b48:	ldrbtmi	r0, [r8], #-3968	; 0xfffff080
    7b4c:	bmi	fea7bdec <verblevel@@Base+0xfea46558>
    7b50:	svcvc	0x0080f41b
    7b54:	adcle	r4, r6, sl, ror r4
    7b58:	adds	pc, ip, #14614528	; 0xdf0000
    7b5c:			; <UNDEFINED> instruction: 0xe7a544fe
    7b60:	cdp2	0, 15, cr15, cr8, cr6, {0}
    7b64:	bne	4433d0 <verblevel@@Base+0x40db3c>
    7b68:	strcs	r4, [r4], #-1602	; 0xfffff9be
    7b6c:	andcs	r4, r1, r3, lsl #12
    7b70:	ldc	7, cr15, [ip, #1016]!	; 0x3f8
    7b74:	bne	fe4433e0 <verblevel@@Base+0xfe40db4c>
    7b78:			; <UNDEFINED> instruction: 0xf7fe2001
    7b7c:			; <UNDEFINED> instruction: 0xf8dfedb8
    7b80:			; <UNDEFINED> instruction: 0xf04f927c
    7b84:	ldrbtmi	r0, [r9], #2816	; 0xb00
    7b88:			; <UNDEFINED> instruction: 0xf81746d8
    7b8c:	strbmi	r2, [r9], -r1, lsl #30
    7b90:			; <UNDEFINED> instruction: 0xf7fe2001
    7b94:	b	140324c <verblevel@@Base+0x13cd9b8>
    7b98:	ldmdavc	fp!, {r3, r6, r7, r9}
    7b9c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    7ba0:	blx	d9228 <verblevel@@Base+0xa3994>
    7ba4:	ldrmi	pc, [fp], #770	; 0x302
    7ba8:	ldmibmi	r5, {r0, r1, r2, r3, r5, r6, r7, r8, r9, ip, lr, pc}
    7bac:	andcs	r4, r1, sl, asr r6
    7bb0:			; <UNDEFINED> instruction: 0xf7fe4479
    7bb4:	mulcs	sl, ip, sp
    7bb8:	stc	7, cr15, [sl, #1016]	; 0x3f8
    7bbc:			; <UNDEFINED> instruction: 0xf47f2d64
    7bc0:	ldmibmi	r0, {r0, r2, r5, r8, r9, sl, fp, sp, pc}
    7bc4:	cdp	0, 1, cr2, cr8, cr1, {0}
    7bc8:	ldrbtmi	r2, [r9], #-2704	; 0xfffff570
    7bcc:			; <UNDEFINED> instruction: 0xf7fe9d15
    7bd0:	blls	483210 <verblevel@@Base+0x44d97c>
    7bd4:	ldreq	pc, [r8], -r5, lsr #3
    7bd8:	stmdaeq	r4, {r0, r2, r5, r7, r8, ip, sp, lr, pc}
    7bdc:	ldfeqd	f7, [r0], {3}
    7be0:	streq	pc, [pc, #-11]	; 7bdd <__assert_fail@plt+0x13d9>
    7be4:	ldm	ip!, {r0, r1, r2, r4, r5, r9, sl, lr}
    7be8:			; <UNDEFINED> instruction: 0xf8dc000f
    7bec:	strgt	ip, [pc, -r0]
    7bf0:	ldmdbls	r2, {r6, r9, sl, lr}
    7bf4:			; <UNDEFINED> instruction: 0xf8c722a0
    7bf8:			; <UNDEFINED> instruction: 0xf7fec000
    7bfc:	stccs	12, cr14, [r4, #-480]	; 0xfffffe20
    7c00:	vstrcs.16	s26, [pc, #-118]	; 7b92 <__assert_fail@plt+0x138e>	; <UNPREDICTABLE>
    7c04:	addhi	pc, r8, r0
    7c08:	ldrbtmi	r4, [r8], #-2175	; 0xfffff781
    7c0c:	ldcl	7, cr15, [lr], {254}	; 0xfe
    7c10:	ldmdbmi	lr!, {r1, r2, r3, r6, r7, r9, sl, sp, lr, pc}^
    7c14:	cdp	0, 1, cr2, cr8, cr1, {0}
    7c18:	ldrbtmi	r2, [r9], #-2704	; 0xfffff570
    7c1c:	stcl	7, cr15, [r6, #-1016]!	; 0xfffffc08
    7c20:	svceq	0x0006f1bb
    7c24:	addhi	pc, r5, r0, lsl #4
    7c28:			; <UNDEFINED> instruction: 0xf00be8df
    7c2c:	tstne	r8, #2176	; 0x880
    7c30:	andeq	r0, r4, lr, lsl #18
    7c34:	ldrbtmi	r4, [r8], #-2166	; 0xfffff78a
    7c38:	stcl	7, cr15, [r8], {254}	; 0xfe
    7c3c:	ldmdami	r5!, {r3, r4, r5, r7, r9, sl, sp, lr, pc}^
    7c40:			; <UNDEFINED> instruction: 0xf7fe4478
    7c44:	ldrt	lr, [r3], r4, asr #25
    7c48:	ldrbtmi	r4, [r8], #-2163	; 0xfffff78d
    7c4c:	ldc	7, cr15, [lr], #1016	; 0x3f8
    7c50:	ldmdami	r2!, {r1, r2, r3, r5, r7, r9, sl, sp, lr, pc}^
    7c54:			; <UNDEFINED> instruction: 0xf7fe4478
    7c58:			; <UNDEFINED> instruction: 0xe6a9ecba
    7c5c:	ldrbtmi	r4, [r8], #-2160	; 0xfffff790
    7c60:	ldc	7, cr15, [r4], #1016	; 0x3f8
    7c64:	stmdami	pc!, {r2, r5, r7, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    7c68:			; <UNDEFINED> instruction: 0xf7fe4478
    7c6c:			; <UNDEFINED> instruction: 0xe69fecb0
    7c70:	ldrbtmi	r4, [r8], #-2157	; 0xfffff793
    7c74:	stc	7, cr15, [sl], #1016	; 0x3f8
    7c78:	stmdbmi	ip!, {r1, r3, r4, r7, r9, sl, sp, lr, pc}^
    7c7c:			; <UNDEFINED> instruction: 0xf8562001
    7c80:	ldrbtmi	r2, [r9], #-37	; 0xffffffdb
    7c84:	ldc	7, cr15, [r2, #-1016]!	; 0xfffffc08
    7c88:	blcs	47e1c <verblevel@@Base+0x12588>
    7c8c:	stmdbmi	r8!, {r0, r3, r6, r8, fp, ip, lr, pc}^
    7c90:	biceq	lr, r5, #3072	; 0xc00
    7c94:	rsbge	pc, r4, sp, asr #17
    7c98:	strbne	lr, [r5, #-2824]	; 0xfffff4f8
    7c9c:			; <UNDEFINED> instruction: 0xf8dd4479
    7ca0:	strcc	sl, [r4, #-80]	; 0xffffffb0
    7ca4:	stmeq	r3, {r3, r8, r9, fp, sp, lr, pc}
    7ca8:	ldrne	lr, [fp], -pc, asr #20
    7cac:	ldrlt	lr, [r7], #-2509	; 0xfffff633
    7cb0:	strmi	r2, [ip], -r0, lsl #4
    7cb4:	streq	pc, [pc, -r6]
    7cb8:	blx	fe1c663e <verblevel@@Base+0xfe190daa>
    7cbc:	bicslt	r0, r7, r6, lsr r9
    7cc0:	stmdbeq	r1, {r1, r8, ip, sp, lr, pc}
    7cc4:	eorcs	fp, sl, r2, lsl r1
    7cc8:	stc	7, cr15, [r2, #-1016]	; 0xfffffc08
    7ccc:	ldrbmi	r6, [r1], -sl, lsr #16
    7cd0:			; <UNDEFINED> instruction: 0xf7fe2001
    7cd4:	svccs	0x0001ed0c
    7cd8:	strbmi	fp, [sl], -r8, lsl #30
    7cdc:			; <UNDEFINED> instruction: 0xf00bd00b
    7ce0:			; <UNDEFINED> instruction: 0xf01b0207
    7ce4:	svclt	0x00180f08
    7ce8:	andeq	pc, r7, #98	; 0x62
    7cec:	andcs	r4, r1, r1, lsr #12
    7cf0:	ldcl	7, cr15, [ip], #1016	; 0x3f8
    7cf4:	strcc	r4, [r4, #-1610]	; 0xfffff9b6
    7cf8:	bicsle	r4, fp, r8, lsr #11
    7cfc:	ldrlt	lr, [r7], #-2525	; 0xfffff623
    7d00:	ldrdge	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
    7d04:	andcs	fp, sl, sl, ror #2
    7d08:	stcl	7, cr15, [r2], #1016	; 0x3f8
    7d0c:			; <UNDEFINED> instruction: 0x465ee650
    7d10:	str	r9, [ip], -sp
    7d14:	ldrb	r2, [r7, #-518]	; 0xfffffdfa
    7d18:	ldrbtmi	r4, [r8], #-2118	; 0xfffff7ba
    7d1c:	mrrc	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
    7d20:	stmdbmi	r5, {r1, r2, r6, r9, sl, sp, lr, pc}^
    7d24:	ldrbtmi	r2, [r9], #-1
    7d28:	stcl	7, cr15, [r0], #1016	; 0x3f8
    7d2c:			; <UNDEFINED> instruction: 0xf7fee7eb
    7d30:			; <UNDEFINED> instruction: 0xf01bebf2
    7d34:	andle	r0, r4, r0, lsl #31
    7d38:	ldrbtmi	r4, [r8], #-2112	; 0xfffff7c0
    7d3c:	mcrr	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
    7d40:	ldmdami	pc!, {r1, r2, r4, r5, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    7d44:			; <UNDEFINED> instruction: 0xf7fe4478
    7d48:	ldrt	lr, [r1], -r2, asr #24
    7d4c:	andeq	r0, r0, r4, asr r1
    7d50:	andeq	r9, r2, sl, lsr #14
    7d54:	andeq	r8, r0, ip, lsl #22
    7d58:	andeq	r8, r0, r8, asr #23
    7d5c:	andeq	r8, r0, r6, ror #27
    7d60:	andeq	r9, r2, lr, lsl #16
    7d64:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    7d68:	andeq	r8, r0, r0, lsl #23
    7d6c:	andeq	r8, r0, r6, lsl #23
    7d70:	andeq	r8, r0, sl, lsr fp
    7d74:	ldrdeq	r9, [r2], -r2
    7d78:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    7d7c:	andeq	r2, r1, r0, ror #14
    7d80:	strdeq	r8, [r0], -ip
    7d84:	ldrdeq	r8, [r0], -r0
    7d88:	andeq	r9, r2, ip, asr #13
    7d8c:	andeq	r8, r0, r2, ror #24
    7d90:	andeq	r8, r0, r2, asr #21
    7d94:	ldrdeq	r8, [r0], -sl
    7d98:	strdeq	r8, [r0], -r0
    7d9c:	andeq	r8, r0, lr, ror #21
    7da0:	andeq	r8, r0, r2, ror sl
    7da4:	muleq	r0, r6, sl
    7da8:	andeq	ip, r0, sl, lsr #29
    7dac:	andeq	r3, r1, ip, asr #3
    7db0:	andeq	r8, r0, r4, ror r7
    7db4:	andeq	r8, r0, lr, ror r7
    7db8:	andeq	r8, r0, r8, lsl #15
    7dbc:	andeq	r7, r0, sl, lsr #28
    7dc0:	muleq	r0, sl, r7
    7dc4:	andeq	r8, r0, ip, lsr #15
    7dc8:			; <UNDEFINED> instruction: 0x000087b6
    7dcc:	andeq	r8, r0, lr, asr #15
    7dd0:	andeq	r8, r0, lr, asr #21
    7dd4:	andeq	ip, r0, ip, ror #27
    7dd8:			; <UNDEFINED> instruction: 0x000086b6
    7ddc:			; <UNDEFINED> instruction: 0x000086b6
    7de0:	andeq	r8, r0, r0, asr #13
    7de4:	andeq	r8, r0, lr, asr #13
    7de8:	ldrdeq	r8, [r0], -r4
    7dec:	ldrdeq	r8, [r0], -r4
    7df0:	andeq	r8, r0, lr, ror #13
    7df4:	andeq	r8, r0, r8, lsl #14
    7df8:	andeq	r8, r0, ip, lsl #14
    7dfc:	strdeq	r8, [r0], -sl
    7e00:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    7e04:	andeq	ip, r0, lr, lsl #14
    7e08:	andeq	r8, r0, lr, asr #17
    7e0c:			; <UNDEFINED> instruction: 0x0000c6be
    7e10:	andeq	r8, r0, r6, lsl r9
    7e14:	strdeq	r8, [r0], -ip
    7e18:	andeq	r8, r0, r6, ror #17
    7e1c:	andeq	r3, r1, r8, lsr #9
    7e20:	andeq	r8, r0, sl, asr #17
    7e24:	andeq	r2, r1, ip, ror #15
    7e28:	andeq	r8, r0, sl, lsr #17
    7e2c:	andeq	r8, r0, sl, ror r8
    7e30:	andeq	r8, r0, ip, ror r8
    7e34:	muleq	r0, r6, r7
    7e38:	andeq	r8, r0, sl, ror #15
    7e3c:	andeq	r8, r0, r2, lsr #16
    7e40:	andeq	r8, r0, r8, lsr #16
    7e44:	addlt	fp, r6, r0, ror r5
    7e48:			; <UNDEFINED> instruction: 0xf8df7802
    7e4c:	bcs	d5d184 <verblevel@@Base+0xd278f0>
    7e50:	ldrbtmi	r9, [sp], #-5
    7e54:	rschi	pc, ip, r0, asr #4
    7e58:	strmi	r7, [r4], -r1, asr #17
    7e5c:	andcs	r7, r1, r6, lsl #17
    7e60:	stmib	sp, {r0, r1, r5, r6, fp, ip, sp, lr}^
    7e64:			; <UNDEFINED> instruction: 0xf8df1600
    7e68:	ldrbtmi	r1, [r9], #-1204	; 0xfffffb4c
    7e6c:	ldc	7, cr15, [lr], #-1016	; 0xfffffc08
    7e70:	blcs	66204 <verblevel@@Base+0x30970>
    7e74:	stmiavc	r3!, {r0, r1, r8, ip, lr, pc}
    7e78:			; <UNDEFINED> instruction: 0xf0002b00
    7e7c:			; <UNDEFINED> instruction: 0xf8df8222
    7e80:	eorcs	r3, sl, #160, 8	; 0xa0000000
    7e84:	ldreq	pc, [ip], #2271	; 0x8df
    7e88:	stmiapl	sp!, {r0, r8, sp}^
    7e8c:	stmdavs	fp!, {r3, r4, r5, r6, sl, lr}
    7e90:	bl	1c45e90 <verblevel@@Base+0x1c105fc>
    7e94:	andcs	r6, sl, r9, lsr #16
    7e98:	ldcl	7, cr15, [ip], #-1016	; 0xfffffc08
    7e9c:	stmdbvc	r2!, {r0, r1, r5, r6, r8, fp, ip, sp, lr}
    7ea0:			; <UNDEFINED> instruction: 0xf10007de
    7ea4:			; <UNDEFINED> instruction: 0xf8df80cc
    7ea8:	ldreq	r1, [r8, r0, lsl #9]
    7eac:			; <UNDEFINED> instruction: 0xf1004479
    7eb0:			; <UNDEFINED> instruction: 0xf8df80cb
    7eb4:			; <UNDEFINED> instruction: 0x075e0478
    7eb8:			; <UNDEFINED> instruction: 0xf1004478
    7ebc:			; <UNDEFINED> instruction: 0xf8df80ca
    7ec0:	ldrbtmi	r6, [lr], #-1136	; 0xfffffb90
    7ec4:			; <UNDEFINED> instruction: 0xf8df9100
    7ec8:	stmib	sp, {r2, r3, r5, r6, sl, ip}^
    7ecc:	andcs	r0, r1, r1, lsl #12
    7ed0:			; <UNDEFINED> instruction: 0xf7fe4479
    7ed4:			; <UNDEFINED> instruction: 0xf8d4ec0c
    7ed8:			; <UNDEFINED> instruction: 0xf8df6006
    7edc:	andcs	r1, r1, ip, asr r4
    7ee0:			; <UNDEFINED> instruction: 0x46324479
    7ee4:	stc	7, cr15, [r2], {254}	; 0xfe
    7ee8:			; <UNDEFINED> instruction: 0xf10007f3
    7eec:	ldreq	r8, [r0, pc, lsr #3]!
    7ef0:			; <UNDEFINED> instruction: 0xf1006829
    7ef4:			; <UNDEFINED> instruction: 0xf03681a2
    7ef8:			; <UNDEFINED> instruction: 0xf0400303
    7efc:	mulcs	sl, r5, r1
    7f00:	mcrr	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    7f04:	ldrtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7f08:	ldrdcs	pc, [sl], -r4
    7f0c:	ldrbtmi	r2, [r9], #-1
    7f10:	bl	ffb45f10 <verblevel@@Base+0xffb1067c>
    7f14:	strtne	pc, [r8], #-2271	; 0xfffff721
    7f18:	ldrdcs	pc, [lr], -r4
    7f1c:	ldrbtmi	r2, [r9], #-1
    7f20:	bl	ff945f20 <verblevel@@Base+0xff91068c>
    7f24:	ldrne	pc, [ip], #-2271	; 0xfffff721
    7f28:	andcs	r7, r1, r2, lsr #25
    7f2c:			; <UNDEFINED> instruction: 0xf7fe4479
    7f30:			; <UNDEFINED> instruction: 0xf8dfebde
    7f34:			; <UNDEFINED> instruction: 0xf8d41414
    7f38:	andcs	r2, r1, r3, lsl r0
    7f3c:			; <UNDEFINED> instruction: 0xf7fe4479
    7f40:			; <UNDEFINED> instruction: 0xf8dfebd6
    7f44:			; <UNDEFINED> instruction: 0xf8d41408
    7f48:	andcs	r2, r1, r7, lsl r0
    7f4c:			; <UNDEFINED> instruction: 0xf7fe4479
    7f50:	ldmibmi	pc!, {r1, r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    7f54:	andcs	r7, r1, r2, ror #29
    7f58:			; <UNDEFINED> instruction: 0xf7fe4479
    7f5c:	ldmibmi	sp!, {r3, r6, r7, r8, r9, fp, sp, lr, pc}^
    7f60:	andcs	r6, r1, r2, ror #19
    7f64:			; <UNDEFINED> instruction: 0xf7fe4479
    7f68:	bvs	9c2e78 <verblevel@@Base+0x98d5e4>
    7f6c:	strdcs	r4, [r1], -sl
    7f70:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    7f74:	bl	feec5f74 <verblevel@@Base+0xfee906e0>
    7f78:			; <UNDEFINED> instruction: 0xf10007f2
    7f7c:	ldreq	r8, [r3, sp, asr #2]!
    7f80:			; <UNDEFINED> instruction: 0xf1006829
    7f84:	ldrbeq	r8, [r0, -r0, asr #2]!
    7f88:	teqhi	r4, r0, lsl #2	; <UNPREDICTABLE>
    7f8c:			; <UNDEFINED> instruction: 0xf7fe200a
    7f90:	bvs	19c2fa0 <verblevel@@Base+0x198d70c>
    7f94:	strdcs	r4, [r1], -r1
    7f98:			; <UNDEFINED> instruction: 0x46324479
    7f9c:	bl	fe9c5f9c <verblevel@@Base+0xfe990708>
    7fa0:			; <UNDEFINED> instruction: 0xf10007f1
    7fa4:			; <UNDEFINED> instruction: 0x07b2811f
    7fa8:			; <UNDEFINED> instruction: 0xf1006829
    7fac:			; <UNDEFINED> instruction: 0x07738112
    7fb0:	mrshi	pc, (UNDEF: 22)	; <UNPREDICTABLE>
    7fb4:			; <UNDEFINED> instruction: 0xf1000736
    7fb8:	strdcs	r8, [sl], -sl
    7fbc:	bl	ffac5fbc <verblevel@@Base+0xffa90728>
    7fc0:	stmibmi	r7!, {r1, r2, r5, r7, r9, fp, sp, lr}^
    7fc4:	ldrbtmi	r2, [r9], #-1
    7fc8:			; <UNDEFINED> instruction: 0xf7fe4632
    7fcc:			; <UNDEFINED> instruction: 0x07b0eb90
    7fd0:	rschi	pc, r5, r0, lsl #2
    7fd4:			; <UNDEFINED> instruction: 0xf1000771
    7fd8:			; <UNDEFINED> instruction: 0x073280da
    7fdc:	sbchi	pc, pc, r0, lsl #2
    7fe0:			; <UNDEFINED> instruction: 0xf10006f3
    7fe4:	ldrteq	r8, [r0], r4, asr #1
    7fe8:	adcshi	pc, r9, r0, lsl #2
    7fec:	ldrtle	r0, [r3], #-1649	; 0xfffff98f
    7ff0:			; <UNDEFINED> instruction: 0xf1000632
    7ff4:			; <UNDEFINED> instruction: 0xf0168179
    7ff8:			; <UNDEFINED> instruction: 0xf0400fc0
    7ffc:	ldrbeq	r8, [r3, #365]!	; 0x16d
    8000:	ldreq	sp, [r0, #1075]!	; 0x433
    8004:	ldrbeq	sp, [r1, #-1082]!	; 0xfffffbc6
    8008:	mvnseq	sp, #1090519040	; 0x41000000
    800c:			; <UNDEFINED> instruction: 0x03b3d448
    8010:	cmnhi	sl, r0, lsl #2	; <UNPREDICTABLE>
    8014:			; <UNDEFINED> instruction: 0xf1000370
    8018:			; <UNDEFINED> instruction: 0xf4168157
    801c:	suble	r2, r6, r0, ror #31
    8020:	eorcs	r4, sp, #208, 16	; 0xd00000
    8024:	tstcs	r1, fp, lsr #16
    8028:			; <UNDEFINED> instruction: 0xf7fe4478
    802c:	eors	lr, lr, r4, lsr #21
    8030:	ldrbtmi	r4, [r8], #-2253	; 0xfffff733
    8034:	pop	{r1, r2, ip, sp, pc}
    8038:			; <UNDEFINED> instruction: 0xf7fe4070
    803c:	stmibmi	fp, {r0, r2, r6, r7, r9, fp, ip, sp, pc}^
    8040:	ldrbtmi	r0, [r9], #-1944	; 0xfffff868
    8044:	svcge	0x0035f57f
    8048:	ldrbeq	r4, [lr, -r9, asr #17]
    804c:			; <UNDEFINED> instruction: 0xf57f4478
    8050:	mcrmi	15, 6, sl, cr8, cr6, {1}
    8054:			; <UNDEFINED> instruction: 0xe735447e
    8058:	eorscs	r4, r2, #13041664	; 0xc70000
    805c:	tstcs	r1, fp, lsr #16
    8060:			; <UNDEFINED> instruction: 0xf7fe4478
    8064:	ldrbeq	lr, [r3, #2696]!	; 0xa88
    8068:	stmiami	r4, {r0, r1, r3, r6, r7, r8, sl, ip, lr, pc}^
    806c:	stmdavs	fp!, {r1, r2, r3, r5, r9, sp}
    8070:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    8074:	b	1fc6074 <verblevel@@Base+0x1f907e0>
    8078:	strble	r0, [r4, #1456]	; 0x5b0
    807c:	smlabtcs	r1, r0, r8, r4
    8080:	eorcs	r6, sp, #2818048	; 0x2b0000
    8084:			; <UNDEFINED> instruction: 0xf7fe4478
    8088:	ldrbeq	lr, [r1, #-2678]!	; 0xfffff58a
    808c:	popmi	{r0, r2, r3, r4, r5, r7, r8, sl, ip, lr, pc}
    8090:	stmdavs	fp!, {r0, r2, r3, r4, r9, sp}
    8094:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    8098:	b	1b46098 <verblevel@@Base+0x1b10804>
    809c:	ldrle	r0, [r6, #1010]!	; 0x3f2
    80a0:	andscs	r4, lr, #12124160	; 0xb90000
    80a4:	tstcs	r1, fp, lsr #16
    80a8:			; <UNDEFINED> instruction: 0xf7fe4478
    80ac:	ldmibmi	r7!, {r2, r5, r6, r9, fp, sp, lr, pc}
    80b0:	bvs	ff8900bc <verblevel@@Base+0xff85a828>
    80b4:			; <UNDEFINED> instruction: 0xf7fe4479
    80b8:	ldmibmi	r5!, {r1, r3, r4, r8, r9, fp, sp, lr, pc}
    80bc:	ldrbtmi	r2, [r9], #-1
    80c0:	bl	5460c0 <verblevel@@Base+0x51082c>
    80c4:	mlascs	r0, r4, r8, pc	; <UNPREDICTABLE>
    80c8:			; <UNDEFINED> instruction: 0xf0002aff
    80cc:	ldmibmi	r1!, {r0, r1, r2, r3, r6, r7, pc}
    80d0:	ldrbtmi	r2, [r9], #-1
    80d4:	bl	2c60d4 <verblevel@@Base+0x290840>
    80d8:	andcs	r4, r1, pc, lsr #19
    80dc:			; <UNDEFINED> instruction: 0xf7fe4479
    80e0:			; <UNDEFINED> instruction: 0xf894eb06
    80e4:	blcs	fffd41b0 <verblevel@@Base+0xfff9e91c>
    80e8:	adcshi	pc, r8, r0
    80ec:	andcs	r4, r1, fp, lsr #19
    80f0:	mlascs	r0, r4, r8, pc	; <UNPREDICTABLE>
    80f4:			; <UNDEFINED> instruction: 0xf7fe4479
    80f8:	stmibmi	r9!, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    80fc:	ldrbtmi	r2, [r9], #-1
    8100:	b	ffd46100 <verblevel@@Base+0xffd1086c>
    8104:	mlascs	r2, r4, r8, pc	; <UNPREDICTABLE>
    8108:	mlascc	r3, r4, r8, pc	; <UNPREDICTABLE>
    810c:	blcs	3655c <verblevel@@Base+0xcc8>
    8110:	rscshi	pc, r2, r0
    8114:	andcs	r4, r1, r3, lsr #19
    8118:			; <UNDEFINED> instruction: 0xf7fe4479
    811c:	stmibmi	r2!, {r3, r5, r6, r7, r9, fp, sp, lr, pc}
    8120:			; <UNDEFINED> instruction: 0xf8942001
    8124:	ldrbtmi	r2, [r9], #-52	; 0xffffffcc
    8128:	b	ff846128 <verblevel@@Base+0xff810894>
    812c:	mlascs	r4, r4, r8, pc	; <UNPREDICTABLE>
    8130:			; <UNDEFINED> instruction: 0xf10007d1
    8134:	ldreq	r8, [r3, ip, lsr #1]
    8138:			; <UNDEFINED> instruction: 0xf1006829
    813c:	mulcs	sl, pc, r0	; <UNPREDICTABLE>
    8140:	bl	a46140 <verblevel@@Base+0xa108ac>
    8144:			; <UNDEFINED> instruction: 0xf8944999
    8148:	andcs	r2, r1, r5, lsr r0
    814c:			; <UNDEFINED> instruction: 0xf7fe4479
    8150:	stmdavc	r3!, {r1, r2, r3, r6, r7, r9, fp, sp, lr, pc}
    8154:	vpadd.i8	d2, d0, d22
    8158:	andlt	r8, r6, r4, lsr #1
    815c:	ldmmi	r4, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    8160:	stmdavs	fp!, {r5, r9, sp}
    8164:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    8168:	b	146168 <verblevel@@Base+0x1108d4>
    816c:	ldmmi	r1, {r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    8170:	stmdavs	fp!, {r2, r3, r4, r9, sp}
    8174:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    8178:	ldmib	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    817c:	stmmi	lr, {r0, r1, r4, r5, r8, r9, sl, sp, lr, pc}
    8180:	stmdavs	fp!, {r0, r5, r9, sp}
    8184:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    8188:	ldmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    818c:	stmmi	fp, {r3, r5, r8, r9, sl, sp, lr, pc}
    8190:	stmdavs	fp!, {r2, r5, r9, sp}
    8194:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    8198:	stmib	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    819c:	stmmi	r8, {r0, r2, r3, r4, r8, r9, sl, sp, lr, pc}
    81a0:	stmdavs	fp!, {r1, r3, r5, r9, sp}
    81a4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    81a8:	stmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    81ac:	stmmi	r5, {r1, r4, r8, r9, sl, sp, lr, pc}
    81b0:	andcs	r4, r5, #11534336	; 0xb00000
    81b4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    81b8:	ldmib	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    81bc:	ldrbt	r6, [ip], r9, lsr #16
    81c0:	strmi	r4, [fp], -r1, lsl #17
    81c4:	tstcs	r1, r8, lsl #4
    81c8:			; <UNDEFINED> instruction: 0xf7fe4478
    81cc:	stmdavs	r9!, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
    81d0:	ldmdami	lr!, {r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    81d4:	andcs	r4, r6, #11534336	; 0xb00000
    81d8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    81dc:	stmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    81e0:	strbt	r6, [r4], r9, lsr #16
    81e4:	andcs	r4, r7, #7995392	; 0x7a0000
    81e8:	tstcs	r1, fp, lsr #16
    81ec:			; <UNDEFINED> instruction: 0xf7fe4478
    81f0:	ldrb	lr, [r8], r2, asr #19
    81f4:			; <UNDEFINED> instruction: 0x460b4877
    81f8:	tstcs	r1, r4, lsl #4
    81fc:			; <UNDEFINED> instruction: 0xf7fe4478
    8200:	stmdavs	r9!, {r1, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    8204:	ldmdami	r4!, {r1, r6, r7, r9, sl, sp, lr, pc}^
    8208:	andcs	r4, r7, #11534336	; 0xb00000
    820c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    8210:	ldmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8214:	ldrt	r6, [r6], r9, lsr #16
    8218:	andcs	r4, r7, #112, 16	; 0x700000
    821c:	tstcs	r1, fp, lsr #16
    8220:			; <UNDEFINED> instruction: 0xf7fe4478
    8224:	strt	lr, [sl], r8, lsr #19
    8228:	strmi	r4, [fp], -sp, ror #16
    822c:	tstcs	r1, sl, lsl r2
    8230:			; <UNDEFINED> instruction: 0xf7fe4478
    8234:	stmdavs	r9!, {r5, r7, r8, fp, sp, lr, pc}
    8238:	stmdami	sl!, {r0, r5, r6, r9, sl, sp, lr, pc}^
    823c:	andcs	r4, r4, #11534336	; 0xb00000
    8240:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    8244:	ldmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8248:	ldrb	r6, [r4], -r9, lsr #16
    824c:	andcs	r4, r4, #6684672	; 0x660000
    8250:	tstcs	r1, fp, lsr #16
    8254:			; <UNDEFINED> instruction: 0xf7fe4478
    8258:	strb	lr, [r8], -lr, lsl #19
    825c:	andcs	r4, r5, #6488064	; 0x630000
    8260:	tstcs	r1, fp, lsr #16
    8264:			; <UNDEFINED> instruction: 0xf7fe4478
    8268:	strb	lr, [r6, -r6, lsl #19]
    826c:	andcs	r4, r5, #96, 16	; 0x600000
    8270:	tstcs	r1, fp, lsr #16
    8274:			; <UNDEFINED> instruction: 0xf7fe4478
    8278:			; <UNDEFINED> instruction: 0xe72de97e
    827c:			; <UNDEFINED> instruction: 0x460b485d
    8280:	tstcs	r1, sp, lsl #4
    8284:			; <UNDEFINED> instruction: 0xf7fe4478
    8288:	stmdavs	r9!, {r1, r2, r4, r5, r6, r8, fp, sp, lr, pc}
    828c:	ldmdami	sl, {r0, r1, r2, r4, r6, r8, r9, sl, sp, lr, pc}^
    8290:	stmdavs	fp!, {r0, r2, r3, r9, sp}
    8294:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    8298:	stmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    829c:	mlascs	r4, r4, r8, pc	; <UNPREDICTABLE>
    82a0:	ldmdami	r6, {r0, r3, r6, r8, r9, sl, sp, lr, pc}^
    82a4:	stmdavs	fp!, {r0, r3, r4, r9, sp}
    82a8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    82ac:	stmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    82b0:			; <UNDEFINED> instruction: 0xf8104620
    82b4:	ldmdbcc	r6!, {r1, r2, r4, r5, r8, r9, fp, ip}
    82b8:	pop	{r1, r2, ip, sp, pc}
    82bc:			; <UNDEFINED> instruction: 0xf7fe4070
    82c0:	blmi	5f7494 <verblevel@@Base+0x5c1c00>
    82c4:	strb	r5, [r5, #2285]!	; 0x8ed
    82c8:	eorscs	r4, r1, #5046272	; 0x4d0000
    82cc:	tstcs	r1, fp, lsr #16
    82d0:			; <UNDEFINED> instruction: 0xf7fe4478
    82d4:	usat	lr, #10, r0, asr #18
    82d8:	eorscs	r4, r2, #4849664	; 0x4a0000
    82dc:	tstcs	r1, fp, lsr #16
    82e0:			; <UNDEFINED> instruction: 0xf7fe4478
    82e4:	str	lr, [sl], r8, asr #18
    82e8:	eorcs	r4, r0, #4653056	; 0x470000
    82ec:	tstcs	r1, fp, lsr #16
    82f0:			; <UNDEFINED> instruction: 0xf7fe4478
    82f4:	str	lr, [r2], r0, asr #18
    82f8:	andcs	r4, r5, #68, 16	; 0x440000
    82fc:	tstcs	r1, fp, lsr #16
    8300:			; <UNDEFINED> instruction: 0xf7fe4478
    8304:	smladx	sl, r8, r9, lr
    8308:	eorcs	r4, r4, #4259840	; 0x410000
    830c:	tstcs	r1, fp, lsr #16
    8310:			; <UNDEFINED> instruction: 0xf7fe4478
    8314:			; <UNDEFINED> instruction: 0xe6cae930
    8318:	strdeq	r8, [r2], -sl
    831c:	andeq	r8, r0, r6, ror r7
    8320:	muleq	r0, r0, r1
    8324:	andeq	r8, r0, r0, ror #15
    8328:	andeq	lr, r0, r8, lsl r7
    832c:	andeq	lr, r0, ip, lsl #14
    8330:	andeq	lr, r0, r2, lsl #14
    8334:	andeq	r8, r0, r8, asr #15
    8338:	andeq	r8, r0, r4, lsl #16
    833c:	andeq	r8, r0, r6, lsr #16
    8340:	andeq	r8, r0, sl, lsr r8
    8344:	andeq	r8, r0, r0, asr r8
    8348:	andeq	r8, r0, r4, ror #16
    834c:	andeq	r8, r0, r8, ror r8
    8350:	muleq	r0, r0, r8
    8354:	andeq	r8, r0, r8, lsr #17
    8358:			; <UNDEFINED> instruction: 0x000088be
    835c:	ldrdeq	r8, [r0], -r0
    8360:	andeq	r8, r0, r6, ror #17
    8364:	andeq	r8, r0, r8, ror #21
    8368:	ldrdeq	r7, [r0], -lr
    836c:	andeq	r8, r0, r6, lsl #11
    8370:	andeq	r8, r0, r4, lsl #11
    8374:	andeq	r8, r0, r4, lsl #11
    8378:	andeq	r8, r0, r8, lsr #18
    837c:	andeq	r8, r0, r2, lsr #19
    8380:	andeq	r8, r0, r0, asr #19
    8384:	ldrdeq	r8, [r0], -lr
    8388:	andeq	r8, r0, ip, ror #19
    838c:	andeq	r8, r0, ip, lsl #21
    8390:	andeq	r8, r0, r6, lsr #21
    8394:			; <UNDEFINED> instruction: 0x00008aba
    8398:			; <UNDEFINED> instruction: 0x00008ab8
    839c:	muleq	r0, r8, sl
    83a0:			; <UNDEFINED> instruction: 0x00008ab6
    83a4:	andeq	r8, r0, r4, asr #21
    83a8:	andeq	r8, r0, sl, asr #21
    83ac:	andeq	r8, r0, r8, ror #21
    83b0:	strdeq	r8, [r0], -lr
    83b4:	andeq	r8, r0, lr, asr #15
    83b8:	muleq	r0, sl, r7
    83bc:	andeq	r8, r0, r2, ror #14
    83c0:	andeq	r8, r0, r6, lsr #14
    83c4:	andeq	r8, r0, lr, ror #13
    83c8:	ldrdeq	r8, [r0], -r0
    83cc:			; <UNDEFINED> instruction: 0x000086b6
    83d0:	muleq	r0, ip, r6
    83d4:	andeq	r8, r0, r4, ror #12
    83d8:	andeq	r8, r0, sl, asr #12
    83dc:	andeq	r8, r0, r0, lsr r6
    83e0:	andeq	r8, r0, r8, ror #9
    83e4:	andeq	r8, r0, lr, asr #9
    83e8:			; <UNDEFINED> instruction: 0x000084b4
    83ec:	andeq	r8, r0, r0, lsr #18
    83f0:	andeq	r8, r0, r0, lsl r9
    83f4:	andeq	r8, r0, r0, lsr #19
    83f8:	andeq	r8, r0, lr, ror r9
    83fc:	andeq	r8, r0, lr, lsr #19
    8400:	andeq	r8, r0, ip, lsl #16
    8404:	andeq	r8, r0, r0, lsl #14
    8408:	andeq	r8, r0, ip, asr #13
    840c:	ldrdeq	r8, [r0], -r4
    8410:	andeq	r8, r0, r4, lsr #15
    8414:			; <UNDEFINED> instruction: 0x4604b510
    8418:	strmi	r2, [r8], -r0, lsl #6
    841c:			; <UNDEFINED> instruction: 0xf0067023
    8420:	strdlt	pc, [r0, #-189]	; 0xffffff43
    8424:	strmi	r4, [r3], -r4, lsl #20
    8428:	strtmi	r2, [r0], -r0, lsl #3
    842c:	pop	{r1, r3, r4, r5, r6, sl, lr}
    8430:			; <UNDEFINED> instruction: 0xf7fe4010
    8434:	vldrlt.16	s22, [r0, #-134]	; 0xffffff7a	; <UNPREDICTABLE>
    8438:	andeq	fp, r0, ip, lsr #29
    843c:	ldrbmi	lr, [r0, sp, lsr #18]!
    8440:	stmvc	fp, {r2, r3, r9, sl, lr}
    8444:	blcs	734684 <verblevel@@Base+0x6fedf0>
    8448:	ldm	pc, {r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    844c:	bcs	8c4460 <verblevel@@Base+0x88ebcc>
    8450:	svceq	0x000f0f32
    8454:	svceq	0x004c423a
    8458:	svceq	0x000f0f54
    845c:	strvs	r5, [pc], #-3087	; 8464 <__assert_fail@plt+0x1c60>
    8460:	cmnhi	fp, #108, 8	; 0x6c000000
    8464:	svceq	0x000f0f8b
    8468:	umlaleq	r9, r3, r3, fp
    846c:			; <UNDEFINED> instruction: 0x2674f8df
    8470:			; <UNDEFINED> instruction: 0xf8df2001
    8474:	ldrbtmi	r1, [sl], #-1652	; 0xfffff98c
    8478:			; <UNDEFINED> instruction: 0xf7fe4479
    847c:			; <UNDEFINED> instruction: 0x4620e938
    8480:			; <UNDEFINED> instruction: 0xf7fe7821
    8484:			; <UNDEFINED> instruction: 0xf8dffb91
    8488:	ldrbtmi	r0, [r8], #-1636	; 0xfffff99c
    848c:	pop	{r1, r2, r3, ip, sp, pc}
    8490:	stmdavc	fp, {r4, r5, r6, r7, r8, r9, sl, pc}
    8494:			; <UNDEFINED> instruction: 0xf0002b05
    8498:			; <UNDEFINED> instruction: 0xf8df80da
    849c:	ldrbtmi	r3, [fp], #-1620	; 0xfffff9ac
    84a0:	stmdavc	fp, {r1, r2, r3, r4, r5, r6, sp, lr, pc}
    84a4:			; <UNDEFINED> instruction: 0xf0002b05
    84a8:			; <UNDEFINED> instruction: 0xf8df8174
    84ac:	ldrbtmi	r3, [fp], #-1608	; 0xfffff9b8
    84b0:	stmdavc	fp, {r1, r2, r4, r5, r6, sp, lr, pc}
    84b4:			; <UNDEFINED> instruction: 0xf0002b04
    84b8:			; <UNDEFINED> instruction: 0xf8df821d
    84bc:	ldrbtmi	r3, [fp], #-1596	; 0xfffff9c4
    84c0:	stmdavc	fp, {r1, r2, r3, r5, r6, sp, lr, pc}
    84c4:	vqdmulh.s<illegal width 8>	d2, d0, d4
    84c8:			; <UNDEFINED> instruction: 0xf8df809d
    84cc:	ldrbtmi	r3, [fp], #-1584	; 0xfffff9d0
    84d0:	stmdavc	fp, {r1, r2, r5, r6, sp, lr, pc}
    84d4:	ldmdble	r6!, {r0, r2, r8, r9, fp, sp}^
    84d8:			; <UNDEFINED> instruction: 0xf14007d9
    84dc:			; <UNDEFINED> instruction: 0xf8df824f
    84e0:	ldrbtmi	r3, [fp], #-1568	; 0xfffff9e0
    84e4:	stmdavc	fp, {r2, r3, r4, r6, sp, lr, pc}
    84e8:			; <UNDEFINED> instruction: 0xf0002b04
    84ec:			; <UNDEFINED> instruction: 0xf8df80f5
    84f0:	ldrbtmi	r3, [fp], #-1556	; 0xfffff9ec
    84f4:	stmdavc	fp, {r2, r4, r6, sp, lr, pc}
    84f8:			; <UNDEFINED> instruction: 0xf0002b07
    84fc:			; <UNDEFINED> instruction: 0xf8df80d0
    8500:	ldrbtmi	r3, [fp], #-1544	; 0xfffff9f8
    8504:	stmdavc	fp, {r2, r3, r6, sp, lr, pc}
    8508:			; <UNDEFINED> instruction: 0xf0002b0d
    850c:			; <UNDEFINED> instruction: 0xf8df8110
    8510:	ldrbtmi	r3, [fp], #-1532	; 0xfffffa04
    8514:	stmdavc	fp, {r2, r6, sp, lr, pc}
    8518:			; <UNDEFINED> instruction: 0xf0002b05
    851c:			; <UNDEFINED> instruction: 0xf8df80f8
    8520:	ldrbtmi	r3, [fp], #-1520	; 0xfffffa10
    8524:	stmdavc	fp, {r2, r3, r4, r5, sp, lr, pc}
    8528:			; <UNDEFINED> instruction: 0xf0002b15
    852c:			; <UNDEFINED> instruction: 0xf8df8205
    8530:	ldrbtmi	r3, [fp], #-1508	; 0xfffffa1c
    8534:	stmdavc	fp, {r2, r4, r5, sp, lr, pc}
    8538:	stmdale	r8, {r2, r8, r9, fp, sp}^
    853c:	ldrbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    8540:	eor	r4, sp, fp, ror r4
    8544:	blcs	1e6578 <verblevel@@Base+0x1b0ce4>
    8548:	mrshi	pc, (UNDEF: 65)	; <UNPREDICTABLE>
    854c:	strbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    8550:	eor	r4, r5, fp, ror r4
    8554:	blcs	166588 <verblevel@@Base+0x130cf4>
    8558:	andhi	pc, r2, #0
    855c:	strbcc	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    8560:	ands	r4, sp, fp, ror r4
    8564:	blcs	5a6598 <verblevel@@Base+0x570d04>
    8568:	orrshi	pc, pc, r0
    856c:	ldrcc	pc, [r4, #2271]!	; 0x8df
    8570:	ands	r4, r5, fp, ror r4
    8574:	blcs	1a65a8 <verblevel@@Base+0x170d14>
    8578:	msrhi	SPSR_fc, r0
    857c:	strcc	pc, [r8, #2271]!	; 0x8df
    8580:	and	r4, sp, fp, ror r4
    8584:	blcs	3265b8 <verblevel@@Base+0x2f0d24>
    8588:	teqhi	r3, r0	; <UNPREDICTABLE>
    858c:	ldrcc	pc, [ip, #2271]	; 0x8df
    8590:	and	r4, r5, fp, ror r4
    8594:	blcs	2265c8 <verblevel@@Base+0x1f0d34>
    8598:			; <UNDEFINED> instruction: 0xf8dfd069
    859c:	ldrbtmi	r3, [fp], #-1428	; 0xfffffa6c
    85a0:	ldrcs	pc, [r0, #2271]	; 0x8df
    85a4:			; <UNDEFINED> instruction: 0xf8df2001
    85a8:	ldrbtmi	r1, [sl], #-1424	; 0xfffffa70
    85ac:			; <UNDEFINED> instruction: 0xf7fe4479
    85b0:			; <UNDEFINED> instruction: 0x4620e89e
    85b4:			; <UNDEFINED> instruction: 0xf7fe7821
    85b8:			; <UNDEFINED> instruction: 0xf8dffaf7
    85bc:	ldrbtmi	r0, [r8], #-1408	; 0xfffffa80
    85c0:	pop	{r1, r2, r3, ip, sp, pc}
    85c4:			; <UNDEFINED> instruction: 0xf8df87f0
    85c8:	ldrbtmi	r3, [fp], #-1400	; 0xfffffa88
    85cc:			; <UNDEFINED> instruction: 0xf8dfe7e8
    85d0:	andcs	r3, r1, r4, ror r5
    85d4:	strcs	r7, [r0, #-2254]	; 0xfffff732
    85d8:			; <UNDEFINED> instruction: 0xf8df447b
    85dc:	movwls	r1, #5484	; 0x156c
    85e0:			; <UNDEFINED> instruction: 0x461a4479
    85e4:			; <UNDEFINED> instruction: 0xf7fe9600
    85e8:	strtmi	lr, [r0], -r2, lsl #17
    85ec:	blne	146634 <verblevel@@Base+0x110da0>
    85f0:			; <UNDEFINED> instruction: 0xf7fe3904
    85f4:			; <UNDEFINED> instruction: 0x4628fad9
    85f8:	svc	0x0072f7fd
    85fc:	andlt	r2, lr, r0
    8600:			; <UNDEFINED> instruction: 0x87f0e8bd
    8604:	strbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    8608:	stmiavc	sp, {r0, sp}^
    860c:			; <UNDEFINED> instruction: 0xf8df447b
    8610:	movwls	r1, #5440	; 0x1540
    8614:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
    8618:			; <UNDEFINED> instruction: 0xf7fe9500
    861c:	stmdavc	r3!, {r3, r5, r6, fp, sp, lr, pc}
    8620:	stmdble	pc, {r2, r8, r9, fp, sp}	; <UNPREDICTABLE>
    8624:	strvc	pc, [ip, #-2271]!	; 0xfffff721
    8628:	ldrbtmi	r1, [pc], #-3302	; 8630 <__assert_fail@plt+0x1e2c>
    862c:			; <UNDEFINED> instruction: 0x46394635
    8630:	svccs	0x0001f816
    8634:			; <UNDEFINED> instruction: 0xf7fe2001
    8638:	strcc	lr, [r2, #-2138]	; 0xfffff7a6
    863c:	blne	b666d0 <verblevel@@Base+0xb30e3c>
    8640:	lfmle	f4, 2, [r3], #684	; 0x2ac
    8644:	strcs	r2, [r0, #-10]
    8648:	stmda	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    864c:	stmiavc	lr, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    8650:	stmdbvc	r9, {r0, sp}
    8654:			; <UNDEFINED> instruction: 0xf8df2500
    8658:	stmib	sp, {r8, sl, ip, sp}^
    865c:	ldrbtmi	r1, [fp], #-1536	; 0xfffffa00
    8660:	ldrbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    8664:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
    8668:	stmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    866c:			; <UNDEFINED> instruction: 0xf8b1e7c3
    8670:	andcs	ip, r1, r6
    8674:	strcs	r7, [r0, #-2383]	; 0xfffff6b1
    8678:	stmdbvc	r9, {r1, r2, r3, r6, r7, fp, ip, sp, lr}
    867c:	strbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    8680:	andsgt	pc, r4, sp, asr #17
    8684:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8688:			; <UNDEFINED> instruction: 0xf8df1600
    868c:			; <UNDEFINED> instruction: 0x461a14d8
    8690:	ldrbtmi	r9, [r9], #-772	; 0xfffffcfc
    8694:	strls	r9, [r3, -r2, lsl #6]
    8698:	stmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    869c:	stmdbvc	r9, {r0, r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    86a0:	cdp2	0, 7, cr15, cr10, cr6, {0}
    86a4:			; <UNDEFINED> instruction: 0xf8df78e1
    86a8:			; <UNDEFINED> instruction: 0xf89434c0
    86ac:	stmdbvc	r7!, {r1, r2, lr, pc}^
    86b0:	stmdbvc	r6!, {r0, r1, r3, r4, r5, r6, sl, lr}
    86b4:	ldrmi	r9, [sl], -r0, lsl #2
    86b8:	ldrtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    86bc:	ldrbtmi	r9, [r9], #-774	; 0xfffffcfa
    86c0:	movwls	r9, #4868	; 0x1304
    86c4:	andsgt	pc, ip, sp, asr #17
    86c8:	strls	r9, [r2], -r5, lsl #14
    86cc:	andcs	r4, r1, r5, lsl #12
    86d0:			; <UNDEFINED> instruction: 0xf7fe9503
    86d4:	str	lr, [lr, ip, lsl #16]
    86d8:	ldrcs	pc, [r4], #2271	; 0x8df
    86dc:	stmiavc	sp, {r0, sp}^
    86e0:			; <UNDEFINED> instruction: 0xf8df447a
    86e4:	andls	r1, sp, #144, 8	; 0x90000000
    86e8:			; <UNDEFINED> instruction: 0x46134479
    86ec:			; <UNDEFINED> instruction: 0xf7fd9500
    86f0:	stmiavc	r1!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    86f4:			; <UNDEFINED> instruction: 0xf0119a0d
    86f8:			; <UNDEFINED> instruction: 0xf0400f04
    86fc:	streq	r8, [sl, r2, lsr #3]
    8700:	orrshi	pc, r6, r0, lsl #2
    8704:			; <UNDEFINED> instruction: 0xf10007cb
    8708:	strcs	r8, [r0, #-378]	; 0xfffffe86
    870c:	stmiavc	lr, {r0, r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    8710:	stmdbvc	r9, {r0, sp}
    8714:			; <UNDEFINED> instruction: 0xf8df2500
    8718:	stmib	sp, {r5, r6, sl, ip, sp}^
    871c:	ldrbtmi	r1, [fp], #-1536	; 0xfffffa00
    8720:	ldrbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8724:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
    8728:	svc	0x00e0f7fd
    872c:	stmiavc	r9, {r0, r1, r5, r6, r8, r9, sl, sp, lr, pc}^
    8730:	cdp2	0, 3, cr15, cr2, cr6, {0}
    8734:	stmdbvc	r3!, {r1, r5, r6, r7, fp, pc}^
    8738:	b	10e6ac4 <verblevel@@Base+0x10b1230>
    873c:	stmdbvc	r3!, {r1, r9, sp}
    8740:	movwcs	lr, #10819	; 0x2a43
    8744:	stmdbcs	r0, {r0, r2, r9, sl, lr}
    8748:	mrshi	pc, (UNDEF: 78)	; <UNPREDICTABLE>
    874c:	bcs	2675c <desc_undefined@@Base+0xf36c>
    8750:	bichi	pc, r4, r0
    8754:			; <UNDEFINED> instruction: 0xf8df4602
    8758:	andcs	r6, r1, r8, lsr #8
    875c:	andne	lr, r0, #3358720	; 0x334000
    8760:			; <UNDEFINED> instruction: 0xf8df447e
    8764:	movwls	r1, #13344	; 0x3420
    8768:			; <UNDEFINED> instruction: 0x46334632
    876c:			; <UNDEFINED> instruction: 0x96024479
    8770:	svc	0x00bcf7fd
    8774:	stmdbhi	r3!, {r0, r5, r8, r9, fp, ip, sp, lr}^
    8778:			; <UNDEFINED> instruction: 0x96024632
    877c:	tstls	r3, r1
    8780:	strne	pc, [r4], #-2271	; 0xfffff721
    8784:	movwls	r9, #5632	; 0x1600
    8788:	stmdbhi	r3!, {r0, r3, r4, r5, r6, sl, lr}
    878c:	svc	0x00aef7fd
    8790:	bmi	fffc245c <verblevel@@Base+0xfff8cbc8>
    8794:	stmiavc	sp, {r0, sp}^
    8798:	ldmibmi	sp!, {r1, r3, r4, r5, r6, sl, lr}^
    879c:	ldrbtmi	r9, [r9], #-525	; 0xfffffdf3
    87a0:	strls	r4, [r0, #-1555]	; 0xfffff9ed
    87a4:	svc	0x00a2f7fd
    87a8:	bls	366b34 <verblevel@@Base+0x3312a0>
    87ac:	svceq	0x0001f011
    87b0:	msrhi	SPSR_f, r0, asr #32
    87b4:			; <UNDEFINED> instruction: 0xf100078f
    87b8:	bmi	ffda8d34 <verblevel@@Base+0xffd734a0>
    87bc:	ldmibmi	r6!, {r0, sp}^
    87c0:	stmdbvc	r3!, {r8, sl, sp}
    87c4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    87c8:	svc	0x0090f7fd
    87cc:			; <UNDEFINED> instruction: 0xf8b1e713
    87d0:	andcs	r7, r1, r5
    87d4:	strcs	r7, [r0, #-2254]	; 0xfffff732
    87d8:	blmi	ffc26c04 <verblevel@@Base+0xffbf1370>
    87dc:	ldrbtmi	r9, [fp], #-1795	; 0xfffff8fd
    87e0:	strne	lr, [r0], -sp, asr #19
    87e4:	ldrmi	r4, [sl], -lr, ror #19
    87e8:	ldrbtmi	r9, [r9], #-770	; 0xfffffcfe
    87ec:	svc	0x007ef7fd
    87f0:	bvc	ff2823fc <verblevel@@Base+0xff24cb68>
    87f4:	stclmi	0, cr2, [fp, #4]!
    87f8:			; <UNDEFINED> instruction: 0x7009f8b4
    87fc:	ldrbtmi	r7, [sp], #-2598	; 0xfffff5da
    8800:	strls	r9, [sl, #-267]	; 0xfffffef5
    8804:	strls	r4, [r8, #-1579]	; 0xfffff9d5
    8808:	strls	r4, [r6, #-1578]	; 0xfffff9d6
    880c:	strls	r9, [r2, #-1284]	; 0xfffffafc
    8810:	strls	r7, [r9, -r1, ror #19]
    8814:			; <UNDEFINED> instruction: 0x7005f8b4
    8818:	stmiavc	r6!, {r0, r1, r2, r9, sl, ip, pc}^
    881c:	stmdbvc	r1!, {r0, r2, r8, ip, pc}
    8820:	stmib	sp, {r0, r1, r8, r9, sl, ip, pc}^
    8824:	stmibmi	r0!, {r9, sl, ip}^
    8828:			; <UNDEFINED> instruction: 0xf7fd4479
    882c:	bvc	ff9045b4 <verblevel@@Base+0xff8ced20>
    8830:			; <UNDEFINED> instruction: 0xf100069a
    8834:			; <UNDEFINED> instruction: 0x071b80dc
    8838:	svcge	0x0067f57f
    883c:	ldrdcs	r4, [r1], -fp
    8840:	strcs	r4, [r0, #-2523]	; 0xfffff625
    8844:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    8848:	svc	0x0050f7fd
    884c:	stmdbvc	lr, {r0, r1, r4, r6, r7, r9, sl, sp, lr, pc}^
    8850:	stmiavc	sp, {r0, sp}^
    8854:	bmi	ff5e6c80 <verblevel@@Base+0xff5b13ec>
    8858:	ldrbtmi	r9, [sl], #-1539	; 0xfffff9fd
    885c:	strne	lr, [r0, #-2509]	; 0xfffff633
    8860:			; <UNDEFINED> instruction: 0x461349d5
    8864:	ldrbtmi	r9, [r9], #-514	; 0xfffffdfe
    8868:			; <UNDEFINED> instruction: 0xf7fd920d
    886c:	stmdbvc	r1!, {r6, r8, r9, sl, fp, sp, lr, pc}^
    8870:			; <UNDEFINED> instruction: 0xf0119a0d
    8874:			; <UNDEFINED> instruction: 0xf0400f20
    8878:	strbeq	r8, [pc], r7, lsr #2
    887c:	tsthi	fp, r0, lsl #2	; <UNPREDICTABLE>
    8880:			; <UNDEFINED> instruction: 0xf100070e
    8884:	strbeq	r8, [sp, -pc, lsl #2]
    8888:	mrshi	pc, (UNDEF: 19)	; <UNPREDICTABLE>
    888c:			; <UNDEFINED> instruction: 0xf1000788
    8890:	strbeq	r8, [r9, r8, ror #1]
    8894:	svcge	0x0039f57f
    8898:	andcs	r4, r1, r8, asr #21
    889c:	strcs	r4, [r0, #-2504]	; 0xfffff638
    88a0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    88a4:	svc	0x0022f7fd
    88a8:	stmdbvc	r9, {r0, r2, r5, r7, r9, sl, sp, lr, pc}^
    88ac:	ldc2l	0, cr15, [r4, #-24]!	; 0xffffffe8
    88b0:	stmdbvc	r7!, {r1, r2, r5, r6, r8, fp, ip, sp, lr}
    88b4:	mulhi	r3, r4, r8
    88b8:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx5
    88bc:	addshi	pc, r0, r0
    88c0:	strmi	r7, [r1], r3, lsl #16
    88c4:			; <UNDEFINED> instruction: 0xf8dfb913
    88c8:	ldrbtmi	r9, [r9], #764	; 0x2fc
    88cc:			; <UNDEFINED> instruction: 0xf7fe1da0
    88d0:	blmi	fef870ec <verblevel@@Base+0xfef51858>
    88d4:	ldrbtmi	r4, [fp], #-2493	; 0xfffff643
    88d8:	stmdbvs	r3, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    88dc:			; <UNDEFINED> instruction: 0xf8cd4479
    88e0:	ldrmi	r8, [sl], -r4
    88e4:	movwls	r9, #22272	; 0x5700
    88e8:	andls	r9, r6, r2, lsl #6
    88ec:			; <UNDEFINED> instruction: 0xf7fd2001
    88f0:			; <UNDEFINED> instruction: 0xe680eefe
    88f4:			; <UNDEFINED> instruction: 0x20014ab6
    88f8:	ldrbtmi	r7, [sl], #-2253	; 0xfffff733
    88fc:	andls	r4, sp, #2965504	; 0x2d4000
    8900:			; <UNDEFINED> instruction: 0x46134479
    8904:			; <UNDEFINED> instruction: 0xf7fd9500
    8908:	stmiavc	r1!, {r1, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    890c:			; <UNDEFINED> instruction: 0xf0119a0d
    8910:			; <UNDEFINED> instruction: 0xf0400f08
    8914:	strbeq	r8, [lr, -r6, lsl #1]
    8918:			; <UNDEFINED> instruction: 0x078dd47a
    891c:	addshi	pc, r8, r0, lsl #2
    8920:			; <UNDEFINED> instruction: 0xf57f07c8
    8924:	bmi	feb344f4 <verblevel@@Base+0xfeafec60>
    8928:	stmibmi	ip!, {r0, sp}
    892c:	ldrbtmi	r2, [sl], #-1280	; 0xfffffb00
    8930:			; <UNDEFINED> instruction: 0xf7fd4479
    8934:			; <UNDEFINED> instruction: 0xe65eeedc
    8938:	stmdbvc	sp, {r3, r6, r8, sl, fp, ip}
    893c:			; <UNDEFINED> instruction: 0xf7fe78cc
    8940:	blmi	fea0707c <verblevel@@Base+0xfe9d17e8>
    8944:	ldrbtmi	r4, [fp], #-2471	; 0xfffff659
    8948:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
    894c:	strcs	r9, [r0, #-1025]	; 0xfffffbff
    8950:	andcs	r4, r1, r2, lsl #12
    8954:	andcc	lr, r2, #3358720	; 0x334000
    8958:			; <UNDEFINED> instruction: 0xf7fd461a
    895c:	strb	lr, [sl], -r8, asr #29
    8960:	andcs	r7, r1, lr, asr #17
    8964:	strcs	r7, [r0, #-2313]	; 0xfffff6f7
    8968:	stmib	sp, {r0, r1, r2, r3, r4, r7, r8, r9, fp, lr}^
    896c:	ldrbtmi	r1, [fp], #-1536	; 0xfffffa00
    8970:			; <UNDEFINED> instruction: 0x461a499e
    8974:			; <UNDEFINED> instruction: 0xf7fd4479
    8978:			; <UNDEFINED> instruction: 0xe63ceeba
    897c:			; <UNDEFINED> instruction: 0xf00678e1
    8980:	stmiavc	r3!, {r0, r1, r3, r8, sl, fp, ip, sp, lr, pc}^
    8984:	movtlt	r4, #13829	; 0x3605
    8988:	bcs	26998 <desc_undefined@@Base+0xf5a8>
    898c:	adchi	pc, r3, r0
    8990:			; <UNDEFINED> instruction: 0xf8df4602
    8994:	andcs	r8, r1, ip, asr r2
    8998:	ldrbtmi	r4, [r8], #2454	; 0x996
    899c:	andcc	lr, r0, #3358720	; 0x334000
    89a0:			; <UNDEFINED> instruction: 0x46434479
    89a4:			; <UNDEFINED> instruction: 0xf7fd4642
    89a8:	stmdavc	r3!, {r1, r5, r7, r9, sl, fp, sp, lr, pc}
    89ac:			; <UNDEFINED> instruction: 0xf67f2b04
    89b0:			; <UNDEFINED> instruction: 0xf8dfae22
    89b4:			; <UNDEFINED> instruction: 0xf104a244
    89b8:	strcs	r0, [r4], -r1, lsl #18
    89bc:			; <UNDEFINED> instruction: 0xf81944fa
    89c0:	strbmi	r7, [r2], -r6
    89c4:	ldrbmi	r5, [r1], -r3, lsr #27
    89c8:	strcc	r2, [r2], -r1
    89cc:			; <UNDEFINED> instruction: 0xf7fd9700
    89d0:	stmdavc	r0!, {r1, r2, r3, r7, r9, sl, fp, sp, lr, pc}
    89d4:	blle	ffc993f4 <verblevel@@Base+0xffc63b60>
    89d8:	bmi	fe242214 <verblevel@@Base+0xfe20c980>
    89dc:			; <UNDEFINED> instruction: 0xe7d8447a
    89e0:	andsls	pc, ip, #14614528	; 0xdf0000
    89e4:			; <UNDEFINED> instruction: 0xe77144f9
    89e8:	ldrbtmi	r4, [sl], #-2694	; 0xfffff57a
    89ec:	stmibmi	r6, {r0, r1, r4, r5, r7, r9, sl, sp, lr, pc}
    89f0:	andcs	r4, r1, sl, lsr #12
    89f4:			; <UNDEFINED> instruction: 0xf7fd4479
    89f8:	bvc	ff9043e8 <verblevel@@Base+0xff8ceb54>
    89fc:	bmi	fe102670 <verblevel@@Base+0xfe0ccddc>
    8a00:	stmibmi	r3, {r0, sp}
    8a04:	ldrbtmi	r2, [sl], #-1280	; 0xfffffb00
    8a08:			; <UNDEFINED> instruction: 0xf7fd4479
    8a0c:	ldrb	lr, [r2, #3696]!	; 0xe70
    8a10:	andcs	r4, r1, r0, lsl #21
    8a14:	ldrbtmi	r4, [sl], #-2432	; 0xfffff680
    8a18:			; <UNDEFINED> instruction: 0xf7fd4479
    8a1c:	stmiavc	r1!, {r3, r5, r6, r9, sl, fp, sp, lr, pc}^
    8a20:	ldmdbmi	lr!, {r0, r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    8a24:	ldrbtmi	r2, [r9], #-1
    8a28:	mcr	7, 3, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    8a2c:	ldrb	r7, [r2, -r1, ror #17]!
    8a30:	andcs	r4, r1, fp, ror sl
    8a34:	ldrbtmi	r4, [sl], #-2427	; 0xfffff685
    8a38:			; <UNDEFINED> instruction: 0xf7fd4479
    8a3c:	stmiavc	r1!, {r3, r4, r6, r9, sl, fp, sp, lr, pc}^
    8a40:	ldmdbmi	r9!, {r5, r6, r9, sl, sp, lr, pc}^
    8a44:	ldrbtmi	r2, [r9], #-1
    8a48:	mrc	7, 2, APSR_nzcv, cr0, cr13, {7}
    8a4c:	ldrb	r7, [r6], -r1, ror #17
    8a50:	andcs	r4, r1, r6, ror sl
    8a54:	ldrbtmi	r4, [sl], #-2422	; 0xfffff68a
    8a58:			; <UNDEFINED> instruction: 0xf7fd4479
    8a5c:	stmiavc	r1!, {r3, r6, r9, sl, fp, sp, lr, pc}^
    8a60:	bmi	1d427e0 <verblevel@@Base+0x1d0cf4c>
    8a64:	ldmdbmi	r4!, {r0, sp}^
    8a68:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    8a6c:	mrc	7, 1, APSR_nzcv, cr14, cr13, {7}
    8a70:	str	r7, [lr, -r1, ror #18]
    8a74:	andcs	r4, r1, r1, ror sl
    8a78:	ldrbtmi	r4, [sl], #-2417	; 0xfffff68f
    8a7c:			; <UNDEFINED> instruction: 0xf7fd4479
    8a80:			; <UNDEFINED> instruction: 0xe69aee36
    8a84:	andcs	r4, r1, pc, ror #18
    8a88:			; <UNDEFINED> instruction: 0xf7fd4479
    8a8c:	stmiavc	r1!, {r4, r5, r9, sl, fp, sp, lr, pc}^
    8a90:	bmi	1b824d8 <verblevel@@Base+0x1b4cc44>
    8a94:	stmdbmi	sp!, {r0, sp}^
    8a98:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    8a9c:	mcr	7, 1, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    8aa0:	ldrbt	r7, [r3], r1, ror #18
    8aa4:	andcs	r4, r1, sl, ror #20
    8aa8:	ldrbtmi	r4, [sl], #-2410	; 0xfffff696
    8aac:			; <UNDEFINED> instruction: 0xf7fd4479
    8ab0:	stmdbvc	r1!, {r1, r2, r3, r4, r9, sl, fp, sp, lr, pc}^
    8ab4:	bmi	1a42658 <verblevel@@Base+0x1a0cdc4>
    8ab8:	stmdbmi	r8!, {r0, sp}^
    8abc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    8ac0:	mrc	7, 0, APSR_nzcv, cr4, cr13, {7}
    8ac4:	ldrb	r7, [fp], r1, ror #18
    8ac8:	andcs	r4, r1, r5, ror #18
    8acc:			; <UNDEFINED> instruction: 0xf7fd4479
    8ad0:	stmdbvc	r1!, {r1, r2, r3, r9, sl, fp, sp, lr, pc}^
    8ad4:	bmi	1902620 <verblevel@@Base+0x18ccd8c>
    8ad8:			; <UNDEFINED> instruction: 0xe75a447a
    8adc:	ldrbtmi	r4, [sl], #-2658	; 0xfffff59e
    8ae0:	svclt	0x0000e639
    8ae4:	ldrdeq	fp, [r0], -sl
    8ae8:	andeq	r9, r0, r8, lsr #2
    8aec:	ldrdeq	r8, [r0], -r2
    8af0:	ldrdeq	r8, [r0], -lr
    8af4:	andeq	r8, r0, lr, ror #15
    8af8:	ldrdeq	r8, [r0], -r2
    8afc:	ldrdeq	r8, [r0], -lr
    8b00:	ldrdeq	r8, [r0], -r6
    8b04:	ldrdeq	r8, [r0], -sl
    8b08:	andeq	r8, r0, r2, ror #15
    8b0c:	andeq	r8, r0, lr, ror #15
    8b10:	andeq	r8, r0, sl, ror #15
    8b14:	andeq	r8, r0, sl, ror #15
    8b18:	andeq	r8, r0, r4, ror #15
    8b1c:	andeq	r8, r0, r0, ror #15
    8b20:	andeq	r8, r0, r4, ror #15
    8b24:	andeq	r8, r0, r4, lsl r7
    8b28:	andeq	r8, r0, r4, lsr r7
    8b2c:	andeq	r8, r0, r4, lsl #14
    8b30:	andeq	r8, r0, lr, lsr #15
    8b34:	andeq	fp, r0, r6, lsr #15
    8b38:	andeq	r9, r0, ip
    8b3c:			; <UNDEFINED> instruction: 0x000087be
    8b40:	andeq	r8, r0, lr, ror #13
    8b44:	andeq	fp, r0, r8, ror r7
    8b48:	andeq	r8, r0, r8, lsr ip
    8b4c:	andeq	fp, r0, r4, asr #14
    8b50:	andeq	r8, r0, r2, ror #17
    8b54:	andeq	r8, r0, sl, lsl r9
    8b58:	strdeq	fp, [r0], -r2
    8b5c:	andeq	r8, r0, lr, lsr #14
    8b60:	andeq	fp, r0, ip, asr #13
    8b64:	andeq	r8, r0, r6, ror lr
    8b68:	andeq	fp, r0, r0, lsr #13
    8b6c:	andeq	r8, r0, sl, ror r9
    8b70:	andeq	fp, r0, r0, ror r6
    8b74:	andeq	r8, r0, r4, asr #17
    8b78:	andeq	fp, r0, r2, lsr r6
    8b7c:	andeq	r8, r0, r6, ror sl
    8b80:	strdeq	fp, [r0], -r0
    8b84:	andeq	r8, r0, ip, ror #18
    8b88:	andeq	r8, r0, r8, lsr #19
    8b8c:			; <UNDEFINED> instruction: 0x0000b5b8
    8b90:	andeq	r8, r0, r6, lsr #12
    8b94:	andeq	fp, r0, ip, lsl #11
    8b98:	andeq	r8, r0, sl, ror #12
    8b9c:	andeq	fp, r0, r2, ror r5
    8ba0:	andeq	r8, r0, sl, ror sl
    8ba4:	andeq	fp, r0, r2, asr r5
    8ba8:	andeq	r8, r0, r0, lsr #24
    8bac:	andeq	fp, r0, ip, lsl #10
    8bb0:	muleq	r0, sl, fp
    8bb4:	strdeq	fp, [r0], -r6
    8bb8:	strdeq	r8, [r0], -sl
    8bbc:			; <UNDEFINED> instruction: 0x0000b4b0
    8bc0:	andeq	r8, r0, lr, lsl #23
    8bc4:	andeq	r8, r0, sl, lsr #7
    8bc8:	andeq	fp, r0, sl, ror r4
    8bcc:	andeq	r8, r0, r0, lsl sl
    8bd0:	andeq	fp, r0, r6, asr r4
    8bd4:	andeq	r8, r0, r0, asr r5
    8bd8:	andeq	fp, r0, r2, lsr #8
    8bdc:	andeq	r8, r0, r4, lsr #11
    8be0:	andeq	fp, r0, sl, lsl #8
    8be4:	andeq	r8, r0, r2, lsl #17
    8be8:	andeq	fp, r0, r2, ror #7
    8bec:	andeq	r8, r0, r8, asr #18
    8bf0:			; <UNDEFINED> instruction: 0x0000b3b6
    8bf4:	andeq	r8, r0, r8, lsr #11
    8bf8:	andeq	r8, r0, r8, asr #11
    8bfc:	muleq	r0, r8, r2
    8c00:	muleq	r0, r0, r2
    8c04:	andeq	r8, r0, sl, lsl #5
    8c08:			; <UNDEFINED> instruction: 0x000089bc
    8c0c:	andeq	fp, r0, sl, asr #6
    8c10:	andeq	r8, r0, ip, lsl r6
    8c14:	andeq	fp, r0, sl, lsr r3
    8c18:	andeq	r8, r0, r4, lsl #9
    8c1c:	andeq	r8, r0, r6, asr r4
    8c20:	andeq	fp, r0, sl, lsl r3
    8c24:	ldrdeq	r8, [r0], -r4
    8c28:	andeq	r8, r0, r6, lsr #11
    8c2c:	strdeq	fp, [r0], -sl
    8c30:	andeq	r8, r0, r8, asr r4
    8c34:	andeq	fp, r0, r8, ror #5
    8c38:			; <UNDEFINED> instruction: 0x000089b2
    8c3c:	ldrdeq	fp, [r0], -r6
    8c40:	muleq	r0, r8, r3
    8c44:	andeq	r8, r0, r4, ror r3
    8c48:			; <UNDEFINED> instruction: 0x0000b2b8
    8c4c:	andeq	r8, r0, r2, ror #18
    8c50:	andeq	fp, r0, r6, lsr #5
    8c54:	andeq	r8, r0, r4, lsr r9
    8c58:	muleq	r0, r4, r2
    8c5c:	andeq	r8, r0, r2, lsl r9
    8c60:	andeq	r8, r0, r4, ror #17
    8c64:	muleq	r0, ip, r1
    8c68:	muleq	r0, r6, r1
    8c6c:			; <UNDEFINED> instruction: 0x4604b510
    8c70:	ldrmi	r4, [r1], -r8, lsl #12
    8c74:	movwcs	r4, #1562	; 0x61a
    8c78:			; <UNDEFINED> instruction: 0xf0057023
    8c7c:	hvclt	4083	; 0xff3
    8c80:	strmi	r4, [r3], -r4, lsl #20
    8c84:	strtmi	r2, [r0], -r0, lsl #3
    8c88:	pop	{r1, r3, r4, r5, r6, sl, lr}
    8c8c:			; <UNDEFINED> instruction: 0xf7fd4010
    8c90:	ldclt	13, cr11, [r0, #-84]	; 0xffffffac
    8c94:	andeq	fp, r0, r0, asr r6
    8c98:	mvnsmi	lr, #737280	; 0xb4000
    8c9c:	cdpmi	0, 3, cr11, cr5, cr15, {7}
    8ca0:	addcc	pc, r8, #268435460	; 0x10000004
    8ca4:	movwcs	r4, #44340	; 0xad34
    8ca8:	andls	r4, r3, #2113929216	; 0x7e000000
    8cac:	andcs	r9, r0, #134217728	; 0x8000000
    8cb0:	andls	sl, r0, #2560	; 0xa00
    8cb4:	vst3.8	{d25-d27}, [pc], r1
    8cb8:	ldmdbpl	r5!, {r6, r7, r8, r9, sp, lr}^
    8cbc:	orrcs	r2, r0, r6, lsl #4
    8cc0:	strbls	r6, [sp, #-2093]!	; 0xfffff7d3
    8cc4:	streq	pc, [r0, #-79]	; 0xffffffb1
    8cc8:	stcl	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    8ccc:	blle	492cd4 <verblevel@@Base+0x45d440>
    8cd0:	tstle	r5, sl, lsl #16
    8cd4:	blcs	2a6d68 <verblevel@@Base+0x2714d4>
    8cd8:	stmdavc	r3!, {r1, r8, ip, lr, pc}^
    8cdc:	andsle	r2, r4, r6, lsl #22
    8ce0:	blmi	95b580 <verblevel@@Base+0x925cec>
    8ce4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8ce8:	blls	1b62d58 <verblevel@@Base+0x1b2d4c4>
    8cec:	teqle	pc, sl, asr r0	; <UNPREDICTABLE>
    8cf0:	pop	{r0, r1, r2, r3, r5, r6, ip, sp, pc}
    8cf4:			; <UNDEFINED> instruction: 0xf7fd83f0
    8cf8:	stmdavs	r3, {r1, r2, r4, r6, r7, sl, fp, sp, lr, pc}
    8cfc:	rscle	r2, pc, r0, lsr #22
    8d00:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
    8d04:	ldc	7, cr15, [r2], {253}	; 0xfd
    8d08:	svcge	0x000de7ea
    8d0c:	stmdbvc	r2!, {r0, r2, r3, r5, r8, sl, fp, sp, pc}
    8d10:	orrcs	sl, r0, sp, asr #28
    8d14:			; <UNDEFINED> instruction: 0xf0054638
    8d18:	stmdbvc	r3!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    8d1c:	strtmi	r7, [r8], -r2, lsr #18
    8d20:			; <UNDEFINED> instruction: 0xf0052180
    8d24:	stmibvc	r3!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    8d28:	ldrtmi	r7, [r0], -r2, ror #18
    8d2c:			; <UNDEFINED> instruction: 0xf7ff7921
    8d30:	stmdbvc	r1!, {r0, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    8d34:	mulls	r8, r4, r8
    8d38:			; <UNDEFINED> instruction: 0xf8942001
    8d3c:			; <UNDEFINED> instruction: 0xf8948007
    8d40:			; <UNDEFINED> instruction: 0xf894e006
    8d44:	strls	ip, [r3, -r5]
    8d48:	strls	r7, [r7], -r2, lsr #17
    8d4c:	stmib	sp, {r0, r1, r5, r6, r7, fp, ip, sp, lr}^
    8d50:	stmdbmi	ip, {r0, r8, sp}
    8d54:	stmib	sp, {r0, r2, r8, sl, ip, pc}^
    8d58:	ldrbtmi	r8, [r9], #-2312	; 0xfffff6f8
    8d5c:	ands	pc, r8, sp, asr #17
    8d60:	andsgt	pc, r0, sp, asr #17
    8d64:	stmdavc	r3!, {r8, r9, ip, pc}^
    8d68:			; <UNDEFINED> instruction: 0xf7fd7822
    8d6c:	ldr	lr, [r7, r0, asr #25]!
    8d70:	bl	ff446d6c <verblevel@@Base+0xff4114d8>
    8d74:	andeq	r8, r2, r4, lsr #3
    8d78:	andeq	r0, r0, r4, asr r1
    8d7c:	andeq	r8, r2, r8, ror #2
    8d80:	andeq	r8, r0, lr, asr #17
    8d84:	muleq	r0, r2, r8
    8d88:	mvnsmi	lr, #737280	; 0xb4000
    8d8c:	cdpmi	0, 2, cr11, cr9, cr13, {7}
    8d90:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    8d94:	strmi	r4, [ip], -r8, lsr #22
    8d98:	stmdbvc	sl, {r1, r2, r3, r4, r5, r6, sl, lr}
    8d9c:	svcge	0x004b4605
    8da0:	mcrge	8, 1, r5, cr11, cr3, {7}
    8da4:	strbmi	r2, [r0], -r0, lsl #3
    8da8:	cmnls	fp, #1769472	; 0x1b0000
    8dac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8db0:			; <UNDEFINED> instruction: 0xff8ef005
    8db4:	orrcs	r7, r0, r3, ror #18
    8db8:	ldrtmi	r7, [r0], -r2, lsr #18
    8dbc:			; <UNDEFINED> instruction: 0xffa2f005
    8dc0:	stmdbvc	r2!, {r0, r1, r5, r7, r8, fp, ip, sp, lr}^
    8dc4:	stmdbvc	r1!, {r3, r4, r5, r9, sl, lr}
    8dc8:			; <UNDEFINED> instruction: 0xff50f7ff
    8dcc:	strtmi	r7, [r8], -r1, ror #19
    8dd0:	blx	ff8c4df0 <verblevel@@Base+0xff88f55c>
    8dd4:	stmiavc	r2!, {r0, r5, r8, fp, ip, sp, lr}^
    8dd8:	mul	r6, r4, r8
    8ddc:	mulgt	r5, r4, r8
    8de0:	mulls	r7, r4, r8
    8de4:	andhi	pc, ip, sp, asr #17
    8de8:	stmib	sp, {r0, r1, r5, r7, fp, ip, sp, lr}^
    8dec:	ldmdbmi	r3, {r0, r8, sp}
    8df0:	ands	pc, r8, sp, asr #17
    8df4:	andsgt	pc, r0, sp, asr #17
    8df8:	smlsdxls	r7, r9, r4, r4
    8dfc:			; <UNDEFINED> instruction: 0xf8cd9605
    8e00:	movwls	r9, #32
    8e04:	andcs	r4, r1, r5, lsl #12
    8e08:	stmdavc	r3!, {r0, r3, r8, sl, ip, pc}^
    8e0c:			; <UNDEFINED> instruction: 0xf7fd7822
    8e10:	strtmi	lr, [r8], -lr, ror #24
    8e14:	bl	1946e10 <verblevel@@Base+0x191157c>
    8e18:	blmi	1db644 <verblevel@@Base+0x1a5db0>
    8e1c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8e20:	blls	1ae2e90 <verblevel@@Base+0x1aad5fc>
    8e24:	qaddle	r4, sl, r2
    8e28:	pop	{r0, r2, r3, r5, r6, ip, sp, pc}
    8e2c:			; <UNDEFINED> instruction: 0xf7fd83f0
    8e30:	svclt	0x0000eb72
    8e34:	strheq	r8, [r2], -r4
    8e38:	andeq	r0, r0, r4, asr r1
    8e3c:	andeq	r8, r0, r0, lsl #18
    8e40:	andeq	r8, r2, r0, lsr r0
    8e44:	svcmi	0x00f0e92d
    8e48:	stc	6, cr4, [sp, #-12]!
    8e4c:	strmi	r8, [r9], r4, lsl #22
    8e50:	mrrcpl	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
    8e54:			; <UNDEFINED> instruction: 0xf8df461f
    8e58:	ldrbtmi	r4, [sp], #-3164	; 0xfffff3a4
    8e5c:	bcc	444684 <verblevel@@Base+0x40edf0>
    8e60:	cfldr32vc	mvfx15, [fp, #-692]	; 0xfffffd4c
    8e64:	stmdbpl	ip!, {r1, r3, r6, r8, fp, ip, sp, lr}
    8e68:	ldclge	14, cr10, [r9, #-100]	; 0xffffff9c
    8e6c:	stmdavs	r4!, {r7, r8, sp}
    8e70:			; <UNDEFINED> instruction: 0xf04f9499
    8e74:	cfldrsge	mvf0, [r9], #-0
    8e78:			; <UNDEFINED> instruction: 0xf0054630
    8e7c:			; <UNDEFINED> instruction: 0xf899ff29
    8e80:			; <UNDEFINED> instruction: 0xf8993006
    8e84:	orrcs	r2, r0, r5
    8e88:			; <UNDEFINED> instruction: 0xf0054620
    8e8c:			; <UNDEFINED> instruction: 0xf899ff3b
    8e90:			; <UNDEFINED> instruction: 0xf8993007
    8e94:	strtmi	r2, [r8], -r6
    8e98:	mulne	r5, r9, r8
    8e9c:	mcr2	7, 7, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    8ea0:			; <UNDEFINED> instruction: 0xf8df4638
    8ea4:			; <UNDEFINED> instruction: 0xf8997c14
    8ea8:	ldrbtmi	r1, [pc], #-8	; 8eb0 <__assert_fail@plt+0x26ac>
    8eac:			; <UNDEFINED> instruction: 0xf006970e
    8eb0:			; <UNDEFINED> instruction: 0xf899fa73
    8eb4:			; <UNDEFINED> instruction: 0xf899e007
    8eb8:			; <UNDEFINED> instruction: 0xf899c006
    8ebc:			; <UNDEFINED> instruction: 0xf8998008
    8ec0:	strls	r7, [r4], -r5
    8ec4:	mulne	r4, r9, r8
    8ec8:	andls	r9, sp, r8, lsl #10
    8ecc:	blls	350ed8 <verblevel@@Base+0x31b644>
    8ed0:			; <UNDEFINED> instruction: 0xf899930a
    8ed4:	strls	r2, [r6], #-3
    8ed8:	mulcc	r2, r9, r8
    8edc:	strne	lr, [r2, -sp, asr #19]
    8ee0:	blne	ff647264 <verblevel@@Base+0xff6119d0>
    8ee4:	ands	pc, ip, sp, asr #17
    8ee8:	andsgt	pc, r4, sp, asr #17
    8eec:			; <UNDEFINED> instruction: 0xf8cd4479
    8ef0:	stmib	sp, {r2, r5, pc}^
    8ef4:			; <UNDEFINED> instruction: 0xf8993200
    8ef8:			; <UNDEFINED> instruction: 0xf8993001
    8efc:			; <UNDEFINED> instruction: 0xf7fd2000
    8f00:	stmdals	sp, {r1, r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    8f04:	b	ffb46f00 <verblevel@@Base+0xffb1166c>
    8f08:			; <UNDEFINED> instruction: 0x3014f8d9
    8f0c:	rsble	r2, r5, r0, lsl #22
    8f10:			; <UNDEFINED> instruction: 0xf8d92b01
    8f14:			; <UNDEFINED> instruction: 0x469ab010
    8f18:			; <UNDEFINED> instruction: 0xf8dfd060
    8f1c:			; <UNDEFINED> instruction: 0xf64d3ba4
    8f20:			; <UNDEFINED> instruction: 0xf8df6283
    8f24:	vqdmlsl.s<illegal width 8>	<illegal reg q8.5>, d20, d16
    8f28:	ldrbtmi	r3, [fp], #-539	; 0xfffffde5
    8f2c:	ldrbtmi	r9, [r9], #-529	; 0xfffffdef
    8f30:	orrvc	pc, lr, #12582912	; 0xc00000
    8f34:	tstls	r0, #1073741827	; 0x40000003
    8f38:	stmdbcs	fp, {r0, r3, r4, sp, lr, pc}
    8f3c:	bicshi	pc, pc, r0
    8f40:	sbcshi	pc, r3, #0, 4
    8f44:			; <UNDEFINED> instruction: 0xf0002901
    8f48:	stmdbcs	r3, {r0, r1, r2, r3, r8, r9, pc}
    8f4c:	rscshi	pc, lr, #64	; 0x40
    8f50:	mrc	6, 0, r4, cr8, cr10, {2}
    8f54:			; <UNDEFINED> instruction: 0xf1090a10
    8f58:			; <UNDEFINED> instruction: 0xf7fe0102
    8f5c:			; <UNDEFINED> instruction: 0xf89bfbcd
    8f60:	bl	fea90f68 <verblevel@@Base+0xfea5b6d4>
    8f64:	ldrmi	r0, [r3], #2562	; 0xa02
    8f68:	svceq	0x0001f1ba
    8f6c:			; <UNDEFINED> instruction: 0xf89bd936
    8f70:	bcs	50f78 <verblevel@@Base+0x1b6e4>
    8f74:			; <UNDEFINED> instruction: 0xf89bd932
    8f78:			; <UNDEFINED> instruction: 0xf8993001
    8f7c:	blcs	84cf98 <verblevel@@Base+0x817704>
    8f80:	blcs	93cf8c <verblevel@@Base+0x9076f8>
    8f84:	stmdbcs	lr, {r0, r3, r4, r6, r7, r8, ip, lr, pc}
    8f88:			; <UNDEFINED> instruction: 0x81a4f200
    8f8c:			; <UNDEFINED> instruction: 0xf0002900
    8f90:	stmdbcc	r1, {r3, r5, r7, r8, pc}
    8f94:	vmla.i8	d2, d0, d13
    8f98:	andge	r8, r2, r4, lsr #3
    8f9c:	eorne	pc, r1, r0, asr r8	; <UNPREDICTABLE>
    8fa0:	strmi	r4, [r0, -r8, lsl #8]
    8fa4:	andeq	r0, r0, sp, asr #9
    8fa8:			; <UNDEFINED> instruction: 0x000004bd
    8fac:			; <UNDEFINED> instruction: 0xffffffad
    8fb0:	andeq	r0, r0, pc, lsr r3
    8fb4:	andeq	r0, r0, pc, lsr r3
    8fb8:	andeq	r0, r0, pc, lsr r3
    8fbc:	andeq	r0, r0, r7, asr #7
    8fc0:	andeq	r0, r0, pc, lsr r3
    8fc4:	andeq	r0, r0, pc, lsr r3
    8fc8:	andeq	r0, r0, pc, lsr r3
    8fcc:	andeq	r0, r0, fp, asr r3
    8fd0:	andeq	r0, r0, pc, lsr r3
    8fd4:	andeq	r0, r0, pc, lsr r3
    8fd8:	andeq	r0, r0, r7, ror #6
    8fdc:	mulcc	r4, r9, r8
    8fe0:			; <UNDEFINED> instruction: 0xf0002b00
    8fe4:			; <UNDEFINED> instruction: 0xf8df80a3
    8fe8:	strbmi	r3, [fp], r0, ror #21
    8fec:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8ff0:	eorshi	pc, r4, sp, asr #17
    8ff4:	tstls	r1, #2063597568	; 0x7b000000
    8ff8:	bcc	ff44737c <verblevel@@Base+0xff411ae8>
    8ffc:	tstls	r0, #2063597568	; 0x7b000000
    9000:	bcc	ff347384 <verblevel@@Base+0xff311af0>
    9004:	mcr	4, 0, r4, cr8, cr11, {3}
    9008:			; <UNDEFINED> instruction: 0xf8df3a90
    900c:	ldrbtmi	r3, [fp], #-2760	; 0xfffff538
    9010:	bcc	44483c <verblevel@@Base+0x40efa8>
    9014:	ldrdcc	pc, [ip], -fp
    9018:	streq	lr, [r8], #-2819	; 0xfffff4fd
    901c:	andcs	pc, r8, r3, lsl r8	; <UNPREDICTABLE>
    9020:	stmiavc	r0!, {r0, r2, r5, r7, fp, ip, sp, lr}^
    9024:	stmiahi	r6!, {r0, r3, r5, r9, sl}
    9028:	bne	85f30 <verblevel@@Base+0x5069c>
    902c:	stceq	0, cr15, [r3], {-0}
    9030:	ldmdbls	r0, {r3, r4, r6, r8, r9, sl, fp, ip, sp, pc}
    9034:	strbcs	pc, [r1, r6, asr #7]	; <UNPREDICTABLE>
    9038:	ldmdbls	r1, {r3, r6, r8, r9, sl, fp, ip, sp, pc}
    903c:	cdpeq	0, 0, cr15, cr12, cr0, {0}
    9040:	mulls	r6, r4, r8
    9044:	movweq	pc, #61445	; 0xf005	; <UNPREDICTABLE>
    9048:	tstls	pc, lr, lsl #6
    904c:	bne	fe2473d0 <verblevel@@Base+0xfe211b3c>
    9050:	ldrbtmi	r7, [r9], #-2147	; 0xfffff79d
    9054:	bl	6e878 <verblevel@@Base+0x38fe4>
    9058:	bl	4ae7c <verblevel@@Base+0x155e8>
    905c:	bl	4ba8c <verblevel@@Base+0x161f8>
    9060:	ldrbtmi	r0, [r1], #-3212	; 0xfffff374
    9064:	ldrdge	pc, [ip, #138]	; 0x8a
    9068:	ldrsbne	pc, [ip, #129]	; 0x81	; <UNPREDICTABLE>
    906c:			; <UNDEFINED> instruction: 0x71bcf8d7
    9070:	ldrdgt	pc, [ip, #140]!	; 0x8c
    9074:	bne	1837b0 <verblevel@@Base+0x14df1c>
    9078:	smlabteq	sl, r6, r3, pc	; <UNPREDICTABLE>
    907c:	stmib	sp, {r0, r1, r2, r3, r9, sl, fp, ip, pc}^
    9080:			; <UNDEFINED> instruction: 0xf8df7108
    9084:			; <UNDEFINED> instruction: 0x96021a58
    9088:	ldrbtmi	r9, [r9], #-3598	; 0xfffff1f2
    908c:	andcs	r9, r1, r3
    9090:	eorls	pc, r8, sp, asr #17
    9094:	strpl	lr, [r0], -sp, asr #19
    9098:	andsgt	pc, r0, sp, asr #17
    909c:	bl	9c7098 <verblevel@@Base+0x991804>
    90a0:	blcs	267134 <verblevel@@Base+0x2318a0>
    90a4:	rschi	pc, r9, r0
    90a8:	vmlacs.f16	s12, s0, s13	; <UNPREDICTABLE>
    90ac:	mcrcs	0, 0, sp, cr1, cr4, {1}
    90b0:	eorsle	r6, r1, r5, ror #17
    90b4:	bls	44491c <verblevel@@Base+0x40f088>
    90b8:	bcc	94743c <verblevel@@Base+0x911ba8>
    90bc:	movwls	r4, #58491	; 0xe47b
    90c0:	bcs	67170 <verblevel@@Base+0x318dc>
    90c4:	stmdavc	fp!, {r3, r5, r8, fp, ip, lr, pc}^
    90c8:	smlatbeq	r9, r3, r1, pc	; <UNPREDICTABLE>
    90cc:	ldmdale	r5, {r0, r1, r2, r5, r8, fp, sp}
    90d0:			; <UNDEFINED> instruction: 0xf001e8df
    90d4:	ldrtne	r1, [sp], #-1054	; 0xfffffbe2
    90d8:	ldrne	r1, [r4], #-1044	; 0xfffffbec
    90dc:	ldrne	r1, [r4], #-1044	; 0xfffffbec
    90e0:	ldrne	r1, [r4], #-1044	; 0xfffffbec
    90e4:	ldrne	r1, [r4], #-1044	; 0xfffffbec
    90e8:	ldrne	r1, [r4], #-1044	; 0xfffffbec
    90ec:	tstmi	r4, #1358954496	; 0x51000000
    90f0:	ldrne	r1, [r4], #-1135	; 0xfffffb91
    90f4:	ldrne	r1, [r4], #-1044	; 0xfffffbec
    90f8:	ldmdbpl	r4, {r2, r4, sl, ip}
    90fc:	bne	fe444964 <verblevel@@Base+0xfe40f0d0>
    9100:			; <UNDEFINED> instruction: 0xf7fd2001
    9104:	stmdavc	r9!, {r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    9108:			; <UNDEFINED> instruction: 0xf7fd4628
    910c:	stmdavc	sl!, {r0, r2, r3, r6, r8, sl, fp, ip, sp, lr, pc}
    9110:	ldrmi	r1, [r5], #-2742	; 0xfffff54a
    9114:	ldmle	r3, {r0, r9, sl, fp, sp}^
    9118:			; <UNDEFINED> instruction: 0xf1089a0d
    911c:			; <UNDEFINED> instruction: 0xf89b0814
    9120:	andcc	r3, r1, #4
    9124:	addsmi	r9, r3, #-805306368	; 0xd0000000
    9128:	svcge	0x0074f63f
    912c:	ldmibcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9130:	stmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9134:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9138:	blls	fe6631a8 <verblevel@@Base+0xfe62d914>
    913c:			; <UNDEFINED> instruction: 0xf041405a
    9140:			; <UNDEFINED> instruction: 0xf50d87bc
    9144:	ldc	13, cr7, [sp], #108	; 0x6c
    9148:	pop	{r2, r8, r9, fp, pc}
    914c:	qsub8mi	r8, r9, r0
    9150:			; <UNDEFINED> instruction: 0xf7ff4648
    9154:	stmdavc	sl!, {r0, r3, r4, r9, sl, fp, ip, sp, lr, pc}
    9158:			; <UNDEFINED> instruction: 0xf89be7da
    915c:	blcs	215178 <verblevel@@Base+0x1df8e4>
    9160:	addshi	pc, sl, r0
    9164:	mvnseq	pc, #3
    9168:			; <UNDEFINED> instruction: 0xf0002b02
    916c:			; <UNDEFINED> instruction: 0xf8df808f
    9170:	ldrbtmi	r1, [r9], #-2424	; 0xfffff688
    9174:			; <UNDEFINED> instruction: 0xf89be7c4
    9178:	blcs	2d5194 <verblevel@@Base+0x29f900>
    917c:			; <UNDEFINED> instruction: 0xf8dfd068
    9180:	ldrbtmi	r1, [r9], #-2412	; 0xfffff694
    9184:	mrc	7, 0, lr, cr9, cr12, {5}
    9188:	andcs	r1, r1, r0, lsl sl
    918c:			; <UNDEFINED> instruction: 0xf7fd78aa
    9190:	stmiavc	r0!, {r1, r2, r3, r5, r7, r9, fp, sp, lr, pc}^
    9194:	andeq	pc, r3, r0
    9198:	subsle	r2, lr, r2, lsl #16
    919c:			; <UNDEFINED> instruction: 0xd1b62801
    91a0:			; <UNDEFINED> instruction: 0xf01278ea
    91a4:	adcsle	r0, r2, r3, lsl #4
    91a8:			; <UNDEFINED> instruction: 0xf7fd990e
    91ac:	stmdavc	sl!, {r5, r7, r9, fp, sp, lr, pc}
    91b0:			; <UNDEFINED> instruction: 0xf8dbe7ae
    91b4:	vst4.8	{d17-d20}, [pc], r4
    91b8:	vaddl.s8	<illegal reg q11.5>, d16, d0
    91bc:			; <UNDEFINED> instruction: 0xf0210002
    91c0:			; <UNDEFINED> instruction: 0xf021417f
    91c4:	addmi	r0, r1, #-1073741761	; 0xc000003f
    91c8:	vst4.16	{d29-d32}, [pc :256], ip
    91cc:	vaddl.s8	<illegal reg q11.5>, d16, d0
    91d0:	addmi	r0, r1, #3
    91d4:	bcs	13d84c <verblevel@@Base+0x107fb8>
    91d8:	addshi	pc, fp, #64, 4
    91dc:	stmdbcs	r1, {r0, r3, r5, r7, fp, ip, sp, lr}
    91e0:	bicshi	pc, r4, r0
    91e4:	stmdbeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    91e8:	stmiavc	pc!, {r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
    91ec:	andne	lr, r0, sp, asr #19
    91f0:			; <UNDEFINED> instruction: 0xf8df2001
    91f4:	strls	r1, [r2, -r0, lsl #18]
    91f8:			; <UNDEFINED> instruction: 0xf7fd4479
    91fc:	stmiavc	fp!, {r3, r4, r5, r6, r9, fp, sp, lr, pc}^
    9200:			; <UNDEFINED> instruction: 0xf0002b00
    9204:			; <UNDEFINED> instruction: 0xf8df82b8
    9208:	stclne	8, cr1, [pc], #960	; 95d0 <__assert_fail@plt+0x2dcc>
    920c:	bls	fe444a38 <verblevel@@Base+0xfe40f1a4>
    9210:	beq	45354 <verblevel@@Base+0xfac0>
    9214:	sxtab16mi	r4, r9, r9, ror #8
    9218:	svccc	0x0001f817
    921c:			; <UNDEFINED> instruction: 0x46494652
    9220:			; <UNDEFINED> instruction: 0xf7fd2001
    9224:	stmiavc	fp!, {r2, r5, r6, r9, fp, sp, lr, pc}^
    9228:	beq	85658 <verblevel@@Base+0x4fdc4>
    922c:	mvnsle	r4, #645922816	; 0x26800000
    9230:	bls	fe444a9c <verblevel@@Base+0xfe40f208>
    9234:	stmdavc	sl!, {r2, r8, r9, ip, sp}
    9238:			; <UNDEFINED> instruction: 0xf67f429a
    923c:			; <UNDEFINED> instruction: 0xf8dfaf69
    9240:			; <UNDEFINED> instruction: 0x461a18bc
    9244:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    9248:	stc2	7, cr15, [r0, #1012]	; 0x3f4
    924c:	ldrb	r7, [pc, -sl, lsr #16]
    9250:			; <UNDEFINED> instruction: 0xf7fe4628
    9254:	stmdavc	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    9258:	stmiavc	sl!, {r1, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    925c:			; <UNDEFINED> instruction: 0xf43f06d3
    9260:			; <UNDEFINED> instruction: 0xf8dfaf56
    9264:	mulcs	r1, ip, r8
    9268:	vpmax.s8	d15, d2, d0
    926c:			; <UNDEFINED> instruction: 0xf7fd4479
    9270:	stmiavc	r0!, {r1, r2, r3, r4, r5, r9, fp, sp, lr, pc}^
    9274:	andeq	pc, r3, r0
    9278:			; <UNDEFINED> instruction: 0xf8dfe790
    927c:	andcs	r1, r1, r8, lsl #17
    9280:	stmibvc	r2!, {r0, r1, r5, r9, fp, ip, sp, lr}^
    9284:			; <UNDEFINED> instruction: 0xf7fd4479
    9288:	smladx	sp, r2, sl, lr
    928c:	strbmi	r4, [r8], -r9, lsr #12
    9290:			; <UNDEFINED> instruction: 0xf8d4f7ff
    9294:	ldr	r7, [fp, -sl, lsr #16]!
    9298:	tstle	pc, r4, lsl #20
    929c:	andcs	r7, r1, fp, lsr #17
    92a0:	stmdacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    92a4:	stmdane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    92a8:	bl	9a498 <verblevel@@Base+0x64c04>
    92ac:	ldrbtmi	r0, [r9], #-643	; 0xfffffd7d
    92b0:	ldrsbcs	pc, [ip, #130]!	; 0x82	; <UNPREDICTABLE>
    92b4:	b	6c72b0 <verblevel@@Base+0x691a1c>
    92b8:	str	r7, [r9, -sl, lsr #16]!
    92bc:	ldmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    92c0:			; <UNDEFINED> instruction: 0xe71d4479
    92c4:	mulcs	r7, fp, r8
    92c8:	strbmi	r4, [r8], -r9, lsr #12
    92cc:	stc2l	7, cr15, [ip], {253}	; 0xfd
    92d0:	ldr	r7, [sp, -sl, lsr #16]
    92d4:	strdle	r2, [r4, -lr]
    92d8:	mulne	r6, r9, r8
    92dc:			; <UNDEFINED> instruction: 0xf0002901
    92e0:			; <UNDEFINED> instruction: 0xf8df8194
    92e4:	andcs	r1, r1, r0, lsr r8
    92e8:			; <UNDEFINED> instruction: 0xf7fd4479
    92ec:			; <UNDEFINED> instruction: 0xf89bea00
    92f0:	ldrbmi	r1, [r8], -r0
    92f4:	mrrc2	7, 15, pc, r8, cr13	; <UNPREDICTABLE>
    92f8:	mulcs	r0, fp, r8
    92fc:			; <UNDEFINED> instruction: 0x4658e631
    9300:	stc2	7, cr15, [r0, #1016]!	; 0x3f8
    9304:	mulcs	r0, fp, r8
    9308:			; <UNDEFINED> instruction: 0xf899e62b
    930c:	stmdbcs	r1, {r1, r2, ip}
    9310:	mrshi	pc, (UNDEF: 64)	; <UNPREDICTABLE>
    9314:	mvnle	r2, r2, lsl #18
    9318:			; <UNDEFINED> instruction: 0xf0402b24
    931c:	bcs	a9bf4 <verblevel@@Base+0x74360>
    9320:	rscshi	pc, r9, #1
    9324:	mulmi	r2, fp, r8
    9328:			; <UNDEFINED> instruction: 0xf8df2001
    932c:	strls	r1, [r0], #-2028	; 0xfffff814
    9330:			; <UNDEFINED> instruction: 0xf7fd4479
    9334:			; <UNDEFINED> instruction: 0xf89be9dc
    9338:	cdpne	0, 5, cr2, cr3, cr2, {0}
    933c:	vpadd.i8	d2, d0, d1
    9340:	ldm	pc, {r1, r2, r3, r6, r7, r9, pc}^	; <UNPREDICTABLE>
    9344:	ldmibeq	r8, {r0, r1, r4, ip, sp, lr, pc}
    9348:	stmdaeq	lr!, {r0, r1, r2, r5, r6, r7, r8, r9, sl}
    934c:	subeq	r0, lr, #24903680	; 0x17c0000
    9350:	subeq	r0, lr, #9633792	; 0x930000
    9354:	sbceq	r0, ip, #204, 4	; 0xc000000c
    9358:	sbceq	r0, ip, #3850240	; 0x3ac000
    935c:	ldmdbeq	r8, {r2, r3, r6, r7, r9}
    9360:	sbceq	r0, ip, #204, 4	; 0xc000000c
    9364:	subeq	r0, lr, #24903680	; 0x17c0000
    9368:			; <UNDEFINED> instruction: 0xf8990968
    936c:	stccs	0, cr4, [r4], {7}
    9370:	cfldrdge	mvd15, [r7, #508]!	; 0x1fc
    9374:	mulpl	r3, fp, r8
    9378:			; <UNDEFINED> instruction: 0xf8df2001
    937c:	strls	r1, [r1, #-1952]	; 0xfffff860
    9380:			; <UNDEFINED> instruction: 0xf89b4479
    9384:	strls	r5, [r0, #-2]
    9388:	ldmib	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    938c:	mulcc	r3, fp, r8
    9390:	adcsle	r2, r1, r0, lsl #22
    9394:			; <UNDEFINED> instruction: 0x3788f8df
    9398:	stmib	sp, {r9, sl, sp}^
    939c:	ldrbtmi	sl, [fp], #-2322	; 0xfffff6ee
    93a0:	bcc	fe444bc8 <verblevel@@Base+0xfe40f334>
    93a4:			; <UNDEFINED> instruction: 0x377cf8df
    93a8:			; <UNDEFINED> instruction: 0x469a447b
    93ac:	stclne	0, cr14, [r7, #-296]!	; 0xfffffed8
    93b0:	andeq	lr, r4, #11264	; 0x2c00
    93b4:	beq	444c1c <verblevel@@Base+0x40f388>
    93b8:	andne	pc, r7, fp, lsl r8	; <UNPREDICTABLE>
    93bc:	ldmdahi	r5, {r0, r4, r7, r9, sl, lr}^
    93c0:			; <UNDEFINED> instruction: 0xffeaf005
    93c4:	bne	fe444c2c <verblevel@@Base+0xfe40f398>
    93c8:	mulcs	r4, r9, r8
    93cc:	andcs	r9, r1, pc
    93d0:	stmib	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    93d4:			; <UNDEFINED> instruction: 0xf81b9b0f
    93d8:	ldrbmi	r2, [r1], -r7
    93dc:			; <UNDEFINED> instruction: 0xf7fd2001
    93e0:			; <UNDEFINED> instruction: 0xf8dfe986
    93e4:	strtmi	r1, [sl], -r4, asr #14
    93e8:	ldrbtmi	r2, [r9], #-1
    93ec:	ldmdb	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    93f0:			; <UNDEFINED> instruction: 0xf10007e9
    93f4:			; <UNDEFINED> instruction: 0x07aa81b9
    93f8:			; <UNDEFINED> instruction: 0x81aff100
    93fc:			; <UNDEFINED> instruction: 0xf100076b
    9400:	streq	r8, [pc, -r5, lsr #3]!
    9404:	orrshi	pc, fp, r0, lsl #2
    9408:			; <UNDEFINED> instruction: 0xf10006e8
    940c:			; <UNDEFINED> instruction: 0xf0158191
    9410:			; <UNDEFINED> instruction: 0xf0000560
    9414:	stfcsd	f0, [r0, #-536]!	; 0xfffffde8
    9418:	eorshi	pc, r1, #1
    941c:			; <UNDEFINED> instruction: 0xf0012d40
    9420:	sfmcs	f0, 3, [r0, #-276]!	; 0xfffffeec
    9424:	subhi	pc, r9, #1
    9428:			; <UNDEFINED> instruction: 0xf7fd200a
    942c:			; <UNDEFINED> instruction: 0xf89be952
    9430:	strcc	r2, [r1], -r3
    9434:	mulcc	r0, r8, r8
    9438:			; <UNDEFINED> instruction: 0xf1034296
    943c:	ldrmi	r0, [ip], #-770	; 0xfffffcfe
    9440:	orrshi	pc, fp, r0, lsl #1
    9444:	andcs	pc, r4, fp, lsl r8	; <UNPREDICTABLE>
    9448:	bl	2d05dc <verblevel@@Base+0x29ad48>
    944c:	bcs	b460 <__assert_fail@plt+0x4c5c>
    9450:			; <UNDEFINED> instruction: 0xf81bd0ad
    9454:	andcs	r3, r1, r3
    9458:			; <UNDEFINED> instruction: 0xf7fd990d
    945c:	strb	lr, [r6, r8, asr #18]!
    9460:	beq	444cc8 <verblevel@@Base+0x40f434>
    9464:			; <UNDEFINED> instruction: 0xf7fe4659
    9468:			; <UNDEFINED> instruction: 0xf89bffe9
    946c:	ldrb	r2, [r8, #-0]!
    9470:	mulne	r6, r9, r8
    9474:			; <UNDEFINED> instruction: 0xf0002902
    9478:	stmdbcs	r3, {r0, r1, r2, r3, r5, r8, pc}
    947c:	adchi	pc, sl, r0
    9480:			; <UNDEFINED> instruction: 0xf47f2901
    9484:	blcs	935144 <verblevel@@Base+0x8ff8b0>
    9488:	mulmi	r7, r9, r8
    948c:	orrshi	pc, r7, r0, asr #32
    9490:			; <UNDEFINED> instruction: 0xf0012a02
    9494:			; <UNDEFINED> instruction: 0xf89b8271
    9498:	andcs	r5, r1, r2
    949c:	pkhtbne	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    94a0:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
    94a4:	stmdb	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    94a8:	mulcc	r2, fp, r8
    94ac:			; <UNDEFINED> instruction: 0xf0012c00
    94b0:	sfmcs	f0, 1, [r0], #-76	; 0xffffffb4
    94b4:	svcne	0x001ad103
    94b8:	svclt	0x00982a09
    94bc:	blcc	560c8 <verblevel@@Base+0x20834>
    94c0:	vqdmulh.s<illegal width 8>	d2, d1, d15
    94c4:	ldm	pc, {r3, r4, r6, r7, r8, pc}^	; <UNPREDICTABLE>
    94c8:	ldmibeq	r0, {r0, r1, r4, ip, sp, lr, pc}^
    94cc:	stmibeq	r4, {r1, r3, r6, r7, r8, fp}^
    94d0:	ldmibeq	lr!, {r1, r2, r4, r6, r7, r8, fp}
    94d4:	ldmibeq	r2!, {r3, r4, r5, r7, r8, fp}
    94d8:	stmibeq	r6!, {r2, r3, r5, r7, r8, fp}
    94dc:	ldmibeq	sl, {r5, r7, r8, fp}
    94e0:	stmibeq	lr, {r2, r4, r7, r8, fp}
    94e4:	ldmibeq	r6, {r3, r7, r8, fp}^
    94e8:	stmibcs	r0!, {r0, r1, r2, r4, r5, r6, r8, fp}^
    94ec:			; <UNDEFINED> instruction: 0xf899d12e
    94f0:	stmdacs	r1, {r1, r2}
    94f4:	rscshi	pc, sl, r0
    94f8:			; <UNDEFINED> instruction: 0xf47f2802
    94fc:			; <UNDEFINED> instruction: 0xf89baef2
    9500:	andcs	r4, r1, sp
    9504:			; <UNDEFINED> instruction: 0x1628f8df
    9508:	ldrbtmi	r9, [r9], #-1033	; 0xfffffbf7
    950c:	mulmi	ip, fp, r8
    9510:			; <UNDEFINED> instruction: 0xf89b9408
    9514:	strls	r4, [r7], #-11
    9518:	mulmi	sl, fp, r8
    951c:			; <UNDEFINED> instruction: 0xf8bb9406
    9520:	strls	r4, [r5], #-8
    9524:			; <UNDEFINED> instruction: 0x4006f8bb
    9528:			; <UNDEFINED> instruction: 0xf89b9404
    952c:	strls	r4, [r3], #-5
    9530:	mulmi	r4, fp, r8
    9534:			; <UNDEFINED> instruction: 0xf89b9402
    9538:	strls	r4, [r1], #-2
    953c:	mulmi	r3, fp, r8
    9540:			; <UNDEFINED> instruction: 0xf7fd9400
    9544:			; <UNDEFINED> instruction: 0xf89be8d4
    9548:	str	r2, [sl, #-0]
    954c:			; <UNDEFINED> instruction: 0xf43f2b09
    9550:	blcs	2f4978 <verblevel@@Base+0x2bf0e4>
    9554:	mcrge	4, 6, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    9558:	beq	444dc0 <verblevel@@Base+0x40f52c>
    955c:			; <UNDEFINED> instruction: 0xf7ff4659
    9560:			; <UNDEFINED> instruction: 0xf89bfc13
    9564:	ldrbt	r2, [ip], #0
    9568:			; <UNDEFINED> instruction: 0xf47f2b25
    956c:			; <UNDEFINED> instruction: 0xf899aeba
    9570:	blcs	95590 <verblevel@@Base+0x5fcfc>
    9574:	mrcge	4, 5, APSR_nzcv, cr5, cr15, {3}
    9578:	mulcs	r7, r9, r8
    957c:	mrc	6, 0, r4, cr8, cr9, {2}
    9580:			; <UNDEFINED> instruction: 0xf7fd0a10
    9584:			; <UNDEFINED> instruction: 0xf89bfb71
    9588:	strbt	r2, [sl], #0
    958c:	streq	pc, [r4, #2271]!	; 0x8df
    9590:			; <UNDEFINED> instruction: 0xe62a4478
    9594:			; <UNDEFINED> instruction: 0xf8992b24
    9598:			; <UNDEFINED> instruction: 0xf0405007
    959c:	bcs	a999c <verblevel@@Base+0x74108>
    95a0:			; <UNDEFINED> instruction: 0x81aff001
    95a4:	mulmi	r2, fp, r8
    95a8:			; <UNDEFINED> instruction: 0xf8df2001
    95ac:	strls	r1, [r0], #-1420	; 0xfffffa74
    95b0:			; <UNDEFINED> instruction: 0xf7fd4479
    95b4:			; <UNDEFINED> instruction: 0xf89be89c
    95b8:	blcc	555c8 <verblevel@@Base+0x1fd34>
    95bc:	vqdmulh.s<illegal width 8>	d2, d1, d6
    95c0:	ldm	pc, {r1, r2, r3, r4, r5, r6, r8, sl, pc}^	; <UNPREDICTABLE>
    95c4:	strbeq	pc, [pc, #19]	; 95df <__assert_fail@plt+0x2ddb>	; <UNPREDICTABLE>
    95c8:	ldreq	r0, [r7, #1360]	; 0x550
    95cc:	ldreq	r0, [pc], #1278	; 95d4 <__assert_fail@plt+0x2dd0>
    95d0:	bicseq	r0, r2, #436207616	; 0x1a000000
    95d4:			; <UNDEFINED> instruction: 0xf0402b24
    95d8:	bcs	a99cc <verblevel@@Base+0x74138>
    95dc:	bicshi	pc, r6, r1
    95e0:	mulmi	r2, fp, r8
    95e4:			; <UNDEFINED> instruction: 0xf8df2001
    95e8:	strls	r1, [r0], #-1364	; 0xfffffaac
    95ec:			; <UNDEFINED> instruction: 0xf7fd4479
    95f0:			; <UNDEFINED> instruction: 0xf89be87e
    95f4:	blcc	55604 <verblevel@@Base+0x1fd70>
    95f8:	vqdmulh.s<illegal width 8>	d2, d1, d3
    95fc:	ldm	pc, {r1, r2, r3, r5, r6, r8, sl, pc}^	; <UNPREDICTABLE>
    9600:	orreq	pc, lr, #19
    9604:	rscseq	r0, r5, #1275068417	; 0x4c000001
    9608:	blcs	849c04 <verblevel@@Base+0x814370>
    960c:	sbchi	pc, lr, r0, asr #32
    9610:	vpmax.s8	d18, d1, d6
    9614:			; <UNDEFINED> instruction: 0xf89b816c
    9618:	andcs	r4, r1, r2
    961c:	strne	pc, [r0, #-2271]!	; 0xfffff721
    9620:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    9624:	stmda	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9628:	mulcc	r2, fp, r8
    962c:	svceq	0x00f0f013
    9630:	cmphi	sl, r1, asr #32	; <UNPREDICTABLE>
    9634:			; <UNDEFINED> instruction: 0xf101071e
    9638:			; <UNDEFINED> instruction: 0xf8df8135
    963c:	ldrbtmi	r2, [sl], #-1288	; 0xfffffaf8
    9640:	strne	pc, [r4, #-2271]	; 0xfffff721
    9644:	ldrbtmi	r2, [r9], #-1
    9648:	ldmda	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    964c:	mulcc	r2, fp, r8
    9650:			; <UNDEFINED> instruction: 0xf101075d
    9654:			; <UNDEFINED> instruction: 0xf8df8123
    9658:	ldrbtmi	r2, [sl], #-1268	; 0xfffffb0c
    965c:	ldrbtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    9660:	ldrbtmi	r2, [r9], #-1
    9664:	stmda	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9668:	mulcc	r2, fp, r8
    966c:			; <UNDEFINED> instruction: 0xf101079c
    9670:			; <UNDEFINED> instruction: 0xf8df8111
    9674:	ldrbtmi	r2, [sl], #-1248	; 0xfffffb20
    9678:	ldrbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    967c:	ldrbtmi	r2, [r9], #-1
    9680:	ldmda	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9684:	mulcc	r2, fp, r8
    9688:			; <UNDEFINED> instruction: 0xf10107d8
    968c:			; <UNDEFINED> instruction: 0xf8df80ff
    9690:	ldrbtmi	r2, [sl], #-1228	; 0xfffffb34
    9694:	strbne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    9698:	ldrbtmi	r2, [r9], #-1
    969c:	stmda	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    96a0:	strbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    96a4:			; <UNDEFINED> instruction: 0x2003f8bb
    96a8:			; <UNDEFINED> instruction: 0xf8bb2001
    96ac:	ldrbtmi	r3, [r9], #-5
    96b0:	ldmda	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    96b4:	mulcs	r0, fp, r8
    96b8:			; <UNDEFINED> instruction: 0xf67f2a08
    96bc:			; <UNDEFINED> instruction: 0xf8dfac52
    96c0:	andcs	r1, r1, r8, lsr #9
    96c4:	mulcs	r8, fp, r8
    96c8:	mulcc	r7, fp, r8
    96cc:			; <UNDEFINED> instruction: 0xf7fd4479
    96d0:			; <UNDEFINED> instruction: 0xf89be80e
    96d4:	strb	r2, [r4], #-0
    96d8:	mulcs	r7, r9, r8
    96dc:	mrc	6, 0, r4, cr8, cr9, {2}
    96e0:			; <UNDEFINED> instruction: 0xf7fd0a10
    96e4:			; <UNDEFINED> instruction: 0xf89bfb59
    96e8:	ldrt	r2, [sl], #-0
    96ec:	mulne	r7, r9, r8
    96f0:			; <UNDEFINED> instruction: 0xf47f2902
    96f4:			; <UNDEFINED> instruction: 0xf89badf6
    96f8:			; <UNDEFINED> instruction: 0xf8df4002
    96fc:	strls	r1, [r1], #-1136	; 0xfffffb90
    9700:			; <UNDEFINED> instruction: 0xf89b4479
    9704:	strls	r4, [r0], #-3
    9708:	svc	0x00f0f7fc
    970c:	mulcs	r0, fp, r8
    9710:			; <UNDEFINED> instruction: 0xf8dfe427
    9714:	ldrbtmi	r0, [r8], #-1116	; 0xfffffba4
    9718:	svc	0x0058f7fc
    971c:	stmdavc	fp!, {r1, r3, r5, fp, ip, sp, lr}^
    9720:			; <UNDEFINED> instruction: 0xf8dfe55c
    9724:	andcs	r1, r1, r0, asr r4
    9728:			; <UNDEFINED> instruction: 0xf7fc4479
    972c:	ldrbt	lr, [fp], -r0, ror #31
    9730:	strbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    9734:	ldrbtmi	r2, [r9], #-1
    9738:	svc	0x00d8f7fc
    973c:			; <UNDEFINED> instruction: 0xf8dfe667
    9740:	andcs	r1, r1, ip, lsr r4
    9744:			; <UNDEFINED> instruction: 0xf7fc4479
    9748:			; <UNDEFINED> instruction: 0xe65defd2
    974c:	ldrtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    9750:	ldrbtmi	r2, [r9], #-1
    9754:	svc	0x00caf7fc
    9758:			; <UNDEFINED> instruction: 0xf8dfe653
    975c:	andcs	r1, r1, r8, lsr #8
    9760:			; <UNDEFINED> instruction: 0xf7fc4479
    9764:	strb	lr, [r9], -r4, asr #31
    9768:	ldrne	pc, [ip], #-2271	; 0xfffff721
    976c:	ldrbtmi	r2, [r9], #-1
    9770:	svc	0x00bcf7fc
    9774:	movwcs	lr, #17983	; 0x463f
    9778:	ldmib	sp, {r0, r2, r3, r4, r6, r8, sl, sp, lr, pc}^
    977c:			; <UNDEFINED> instruction: 0xf89ba912
    9780:			; <UNDEFINED> instruction: 0xf7ff2000
    9784:			; <UNDEFINED> instruction: 0xf8dfbbee
    9788:	ldrbtmi	r0, [r8], #-1028	; 0xfffffbfc
    978c:	svc	0x001ef7fc
    9790:	mulcs	r0, fp, r8
    9794:	mulcc	r1, fp, r8
    9798:	ldmmi	sp!, {r2, r6, r7, r8, sl, sp, lr, pc}^
    979c:			; <UNDEFINED> instruction: 0xf7fc4478
    97a0:			; <UNDEFINED> instruction: 0xf89bef16
    97a4:			; <UNDEFINED> instruction: 0xf89b2000
    97a8:	ldrbt	r3, [fp], r1
    97ac:	ldrbtmi	r4, [r8], #-2297	; 0xfffff707
    97b0:	svc	0x000cf7fc
    97b4:	mulcs	r0, fp, r8
    97b8:	mulcc	r1, fp, r8
    97bc:	ldmmi	r6!, {r0, r1, r3, r5, r8, r9, sl, sp, lr, pc}^
    97c0:			; <UNDEFINED> instruction: 0xf7fc4478
    97c4:			; <UNDEFINED> instruction: 0xf89bef04
    97c8:			; <UNDEFINED> instruction: 0xf89b2000
    97cc:	strbt	r3, [r2], -r1
    97d0:	ldrbtmi	r4, [r8], #-2290	; 0xfffff70e
    97d4:	mrc	7, 7, APSR_nzcv, cr10, cr12, {7}
    97d8:	mulcs	r0, fp, r8
    97dc:	mulcc	r1, fp, r8
    97e0:	bcs	1833e0 <verblevel@@Base+0x14db4c>
    97e4:	ldrhi	pc, [pc], #-1	; 97ec <__assert_fail@plt+0x2fe8>
    97e8:			; <UNDEFINED> instruction: 0xf0012a07
    97ec:	stmiami	ip!, {r0, r2, r4, r6, r8, r9, pc}^
    97f0:	ldrbtmi	r2, [r8], #-1557	; 0xfffff9eb
    97f4:	mcr	7, 7, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    97f8:	andcc	pc, r6, fp, lsl r8	; <UNPREDICTABLE>
    97fc:	stmdaeq	r6!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9800:	tstlt	fp, lr, asr r4
    9804:	ldmdaeq	sl, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9808:	stmeq	r3, {r3, r8, r9, fp, sp, lr, pc}
    980c:	mulcc	r0, fp, r8
    9810:			; <UNDEFINED> instruction: 0xf0c14543
    9814:			; <UNDEFINED> instruction: 0xf89b837b
    9818:	andcs	r4, r1, r4
    981c:			; <UNDEFINED> instruction: 0xf89b49e1
    9820:	ldrbtmi	r2, [r9], #-3
    9824:			; <UNDEFINED> instruction: 0xf7fc4623
    9828:	strbeq	lr, [r0, r2, ror #30]!
    982c:	addhi	pc, r1, #1073741824	; 0x40000000
    9830:	ldrbtmi	r4, [sl], #-2781	; 0xfffff523
    9834:	ldrdcs	r4, [r1], -sp
    9838:			; <UNDEFINED> instruction: 0xf7fc4479
    983c:	sbfxeq	lr, r8, #30, #2
    9840:	cmnhi	r8, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    9844:	ldrdne	pc, [sp], -fp
    9848:			; <UNDEFINED> instruction: 0xf8bb2001
    984c:			; <UNDEFINED> instruction: 0xf8bb3007
    9850:	tstls	r1, r5
    9854:	ldrdmi	pc, [r9], -fp
    9858:	strls	r4, [r0], #-2517	; 0xfffff62b
    985c:			; <UNDEFINED> instruction: 0xf7fc4479
    9860:			; <UNDEFINED> instruction: 0xf89bef46
    9864:	blcs	455874 <verblevel@@Base+0x41ffe0>
    9868:	cmphi	r6, #1	; <UNPREDICTABLE>
    986c:	mulsmi	r9, fp, r8
    9870:	ldmibmi	r0, {r0, sp}^
    9874:			; <UNDEFINED> instruction: 0x3015f8db
    9878:			; <UNDEFINED> instruction: 0x2011f8db
    987c:	strls	r4, [r0], #-1145	; 0xfffffb87
    9880:	svc	0x0034f7fc
    9884:	blcs	27958 <desc_undefined@@Base+0x10568>
    9888:	tsthi	r9, #1	; <UNPREDICTABLE>
    988c:	ldrbmi	r4, [ip], -sl, asr #31
    9890:	ldrbtmi	r2, [pc], #-1280	; 9898 <__assert_fail@plt+0x3094>
    9894:	strtmi	r7, [sl], -r3, lsr #30
    9898:	muls	fp, r4, r8
    989c:	mcrvc	6, 5, r4, cr0, cr9, {1}
    98a0:			; <UNDEFINED> instruction: 0xf8943501
    98a4:	ldreq	ip, [fp], #-29	; 0xffffffe3
    98a8:	movwcs	lr, #59971	; 0xea43
    98ac:	movwmi	r3, #13316	; 0x3404
    98b0:	b	10d18bc <verblevel@@Base+0x109c028>
    98b4:			; <UNDEFINED> instruction: 0xf7fc630c
    98b8:	ldmdavc	r3!, {r1, r3, r4, r8, r9, sl, fp, sp, lr, pc}
    98bc:	mvnle	r4, #-805306359	; 0xd0000009
    98c0:	mulcs	r0, fp, r8
    98c4:			; <UNDEFINED> instruction: 0xf4bf4590
    98c8:	ldmibmi	ip!, {r2, r3, r6, r8, r9, fp, sp, pc}
    98cc:	ldrbmi	r4, [r8], -r2, asr #12
    98d0:			; <UNDEFINED> instruction: 0xf7fd4479
    98d4:			; <UNDEFINED> instruction: 0xf89bfa3b
    98d8:			; <UNDEFINED> instruction: 0xf7ff2000
    98dc:	ldmibmi	r8!, {r1, r6, r8, r9, fp, ip, sp, pc}
    98e0:	andcs	r4, r1, r9, ror r4
    98e4:	svc	0x0002f7fc
    98e8:			; <UNDEFINED> instruction: 0xf8104658
    98ec:	stmdbcc	r3, {r0, r1, r8, r9, fp, ip}
    98f0:			; <UNDEFINED> instruction: 0xf95af7fd
    98f4:	mulcs	r0, fp, r8
    98f8:	bllt	d078fc <verblevel@@Base+0xcd2068>
    98fc:	ldrbtmi	r4, [r8], #-2225	; 0xfffff74f
    9900:	mcr	7, 3, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    9904:	mulcc	r0, fp, r8
    9908:	vqdmulh.s<illegal width 8>	d18, d1, d11
    990c:	stmibmi	lr!, {r0, r1, r5, r9, pc}
    9910:			; <UNDEFINED> instruction: 0xf89b2001
    9914:			; <UNDEFINED> instruction: 0xf89b3004
    9918:	ldrbtmi	r2, [r9], #-3
    991c:	mcr	7, 7, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    9920:	mulcc	r4, fp, r8
    9924:			; <UNDEFINED> instruction: 0xf0012b00
    9928:	svcmi	0x00a88385
    992c:	streq	pc, [r6, #-267]	; 0xfffffef5
    9930:	streq	pc, [r5], -fp, lsl #2
    9934:	ldrbtmi	r2, [pc], #-1024	; 993c <__assert_fail@plt+0x3138>
    9938:			; <UNDEFINED> instruction: 0xf81846a8
    993c:			; <UNDEFINED> instruction: 0x46225014
    9940:	andscc	pc, r4, r6, lsl r8	; <UNPREDICTABLE>
    9944:	strls	r2, [r0], #-1
    9948:	strls	r4, [r1, #-1593]	; 0xfffff9c7
    994c:			; <UNDEFINED> instruction: 0xf7fc4404
    9950:			; <UNDEFINED> instruction: 0xf89beece
    9954:	addsmi	r3, ip, #4
    9958:	subseq	sp, fp, pc, ror #7
    995c:	ldcne	13, cr1, [sp, #360]	; 0x168
    9960:			; <UNDEFINED> instruction: 0xf1031dd9
    9964:			; <UNDEFINED> instruction: 0xf81b0408
    9968:	andcs	r6, r1, r4
    996c:	andcc	pc, r5, fp, lsl r8	; <UNPREDICTABLE>
    9970:	andcs	pc, r2, fp, lsl r8	; <UNPREDICTABLE>
    9974:			; <UNDEFINED> instruction: 0xf81b9601
    9978:	ldmibmi	r5, {r0, ip, lr}
    997c:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
    9980:	mrc	7, 5, APSR_nzcv, cr4, cr12, {7}
    9984:	andpl	pc, r4, fp, lsl r8	; <UNPREDICTABLE>
    9988:			; <UNDEFINED> instruction: 0xf0012d00
    998c:			; <UNDEFINED> instruction: 0xf89b833b
    9990:			; <UNDEFINED> instruction: 0xf10b4004
    9994:	movwcs	r0, #8712	; 0x2208
    9998:	blx	d19a2 <verblevel@@Base+0x9c10e>
    999c:	blx	4f5db6 <verblevel@@Base+0x4c0522>
    99a0:	strmi	r2, [r2], -r4, lsl #6
    99a4:	ldmdbne	ip, {r3, r8, ip, sp}^
    99a8:	svccc	0x0001f811
    99ac:	blx	da3e4 <verblevel@@Base+0xa4b50>
    99b0:			; <UNDEFINED> instruction: 0xf100f300
    99b4:	b	10899dc <verblevel@@Base+0x1054148>
    99b8:	mvnsle	r0, r3, lsl #4
    99bc:	andcs	r4, r1, r5, lsl #19
    99c0:	movweq	pc, #8194	; 0x2002	; <UNPREDICTABLE>
    99c4:	ldrbtmi	r9, [r9], #-527	; 0xfffffdf1
    99c8:			; <UNDEFINED> instruction: 0xf7fc9316
    99cc:	bls	405414 <verblevel@@Base+0x3cfb80>
    99d0:	movweq	pc, #16386	; 0x4002	; <UNPREDICTABLE>
    99d4:			; <UNDEFINED> instruction: 0xf0029317
    99d8:	tstls	r5, #8, 6	; 0x20000000
    99dc:	tsteq	r0, #2	; <UNPREDICTABLE>
    99e0:			; <UNDEFINED> instruction: 0xf0029314
    99e4:	tstls	r3, #32, 6	; 0x80000000
    99e8:	orrvs	pc, r0, #33554432	; 0x2000000
    99ec:	vst2.8	{d9-d12}, [r2 :64], r2
    99f0:	movwls	r6, #62208	; 0xf300
    99f4:			; <UNDEFINED> instruction: 0xf00207d3
    99f8:			; <UNDEFINED> instruction: 0xf0020440
    99fc:	vst1.32	{d0-d2}, [r2], r0
    9a00:	vst1.32	{d7}, [r2], r0
    9a04:	strle	r7, [r3, #-2048]	; 0xfffff800
    9a08:	ldrbtmi	r4, [r8], #-2163	; 0xfffff78d
    9a0c:	ldcl	7, cr15, [lr, #1008]	; 0x3f0
    9a10:	tstlt	fp, r6, lsl fp
    9a14:	ldrbtmi	r4, [r8], #-2161	; 0xfffff78f
    9a18:	ldcl	7, cr15, [r8, #1008]	; 0x3f0
    9a1c:	tstlt	fp, r7, lsl fp
    9a20:	ldrbtmi	r4, [r8], #-2159	; 0xfffff791
    9a24:	ldcl	7, cr15, [r2, #1008]	; 0x3f0
    9a28:	blcs	30684 <desc_audio_ac_input_terminal@@Base+0x1e4>
    9a2c:	orrhi	pc, ip, r1, asr #32
    9a30:	blcs	30688 <desc_audio_ac_input_terminal@@Base+0x1e8>
    9a34:	orrhi	pc, r2, r1, asr #32
    9a38:	blcs	3068c <desc_audio_ac_input_terminal@@Base+0x1ec>
    9a3c:	ldrthi	pc, [r4], r0, asr #32	; <UNPREDICTABLE>
    9a40:			; <UNDEFINED> instruction: 0xf0402c00
    9a44:	cfmadd32cs	mvax5, mvfx8, mvfx0, mvfx9
    9a48:	ldrhi	pc, [sp], r0, asr #32
    9a4c:			; <UNDEFINED> instruction: 0xf0402f00
    9a50:			; <UNDEFINED> instruction: 0xf1b88693
    9a54:			; <UNDEFINED> instruction: 0xf0410f00
    9a58:	blls	4a9ff4 <verblevel@@Base+0x474760>
    9a5c:			; <UNDEFINED> instruction: 0xf0412b00
    9a60:	blls	3e9fd0 <verblevel@@Base+0x3b473c>
    9a64:			; <UNDEFINED> instruction: 0xf0412b00
    9a68:			; <UNDEFINED> instruction: 0xf89b8130
    9a6c:	cdp	0, 1, cr4, cr8, cr4, {0}
    9a70:	bl	14c2b8 <verblevel@@Base+0x116a24>
    9a74:			; <UNDEFINED> instruction: 0xf1040444
    9a78:			; <UNDEFINED> instruction: 0xf81b0609
    9a7c:			; <UNDEFINED> instruction: 0xf0051006
    9a80:	ldmdbmi	r8, {r0, r1, r3, r7, sl, fp, ip, sp, lr, pc}^
    9a84:	andcs	pc, r6, fp, lsl r8	; <UNPREDICTABLE>
    9a88:			; <UNDEFINED> instruction: 0x46034479
    9a8c:	andcs	r4, r1, r5, lsl #12
    9a90:	mcr	7, 1, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    9a94:	mulcc	r0, fp, r8
    9a98:	andeq	pc, sl, #4, 2
    9a9c:			; <UNDEFINED> instruction: 0xf080429a
    9aa0:	ldmdbmi	r1, {r0, r1, r2, r4, r5, r8, pc}^
    9aa4:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    9aa8:			; <UNDEFINED> instruction: 0xf950f7fd
    9aac:	svclt	0x0000e130
    9ab0:	strdeq	r7, [r2], -r2
    9ab4:	andeq	r0, r0, r4, asr r1
    9ab8:	andeq	r7, r2, r2, lsr #31
    9abc:	andeq	r8, r0, r0, lsl #19
    9ac0:	strdeq	r4, [r2], -sl
    9ac4:	andeq	sl, r0, r2, ror #18
    9ac8:	andeq	r8, r0, r8, ror #16
    9acc:	andeq	r8, r0, r4, ror #16
    9ad0:	andeq	sl, r0, r8, ror #27
    9ad4:	muleq	r0, r6, sp
    9ad8:	ldrdeq	r4, [r2], -r2
    9adc:	andeq	sl, r0, r2, lsr sl
    9ae0:	andeq	sl, r0, ip, lsl sp
    9ae4:	andeq	r7, r2, r8, lsl sp
    9ae8:	strdeq	sl, [r0], -lr
    9aec:	andeq	sl, r0, sl, lsl #24
    9af0:	andeq	r8, r0, r8, lsr #12
    9af4:	andeq	sl, r0, r4, ror sl
    9af8:	andeq	sl, r0, r4, lsl fp
    9afc:	andeq	sl, r0, r6, lsl #22
    9b00:	andeq	sl, r0, r0, asr fp
    9b04:	andeq	sl, r0, r4, lsr #19
    9b08:	andeq	r4, r2, ip, ror r3
    9b0c:	andeq	sl, r0, sl, lsr #21
    9b10:			; <UNDEFINED> instruction: 0x0000aab0
    9b14:			; <UNDEFINED> instruction: 0x0000a7bc
    9b18:	andeq	r9, r0, r4, asr r3
    9b1c:	andeq	sl, r0, r4, ror r3
    9b20:	andeq	sl, r0, r2, lsl #8
    9b24:	andeq	sl, r0, r0, lsr #8
    9b28:	andeq	sl, r0, sl, lsl #8
    9b2c:	andeq	r8, r0, r2, lsl #10
    9b30:	andeq	sl, r0, sl, asr #8
    9b34:	ldrdeq	r8, [r0], -r4
    9b38:	andeq	r8, r0, r0, ror sl
    9b3c:	andeq	r8, r0, r8, asr #10
    9b40:	andeq	r9, r0, lr, ror #29
    9b44:	andeq	r8, r0, r6, ror #3
    9b48:	andeq	r9, r0, r6, lsr #31
    9b4c:	ldrdeq	r8, [r0], -lr
    9b50:	andeq	r9, r0, r6, lsr #31
    9b54:	ldrdeq	r8, [r0], -sl
    9b58:	andeq	r9, r0, r6, lsr #31
    9b5c:			; <UNDEFINED> instruction: 0x000081be
    9b60:	andeq	r9, r0, r2, lsr #31
    9b64:	andeq	r9, r0, r6, lsr #31
    9b68:	strdeq	r9, [r0], -r4
    9b6c:			; <UNDEFINED> instruction: 0x0000a1bc
    9b70:	strdeq	r6, [r0], -sl
    9b74:	andeq	sl, r0, r8, lsr #2
    9b78:	andeq	sl, r0, sl, lsl #2
    9b7c:	strdeq	sl, [r0], -r4
    9b80:	ldrdeq	sl, [r0], -lr
    9b84:	andeq	sl, r0, r8, asr #1
    9b88:	strheq	sl, [r0], -r2
    9b8c:	andeq	r6, r0, r6, asr #4
    9b90:	andeq	r6, r0, r4, lsr r2
    9b94:	andeq	r6, r0, r2, lsr #4
    9b98:	andeq	r6, r0, r0, lsl r2
    9b9c:	strdeq	r6, [r0], -lr
    9ba0:	andeq	r9, r0, r2, ror #12
    9ba4:	andeq	r9, r0, r6, asr #12
    9ba8:	andeq	r7, r0, lr, ror #31
    9bac:	muleq	r0, r0, r6
    9bb0:	andeq	r9, r0, ip, lsr #13
    9bb4:			; <UNDEFINED> instruction: 0x000097b8
    9bb8:	muleq	r0, lr, r8
    9bbc:	andeq	r6, r0, ip, ror #25
    9bc0:	andeq	r6, r0, r0, asr #17
    9bc4:	andeq	r8, r0, sl, ror #8
    9bc8:	andeq	r8, r0, sl, asr r4
    9bcc:	andeq	r8, r0, sl, asr #7
    9bd0:	andeq	r8, r0, sl, lsr r4
    9bd4:	andeq	r8, r0, r6, ror r4
    9bd8:	andeq	r8, r0, r2, asr r4
    9bdc:	andeq	r8, r0, sl, asr r4
    9be0:	andeq	r8, r0, r6, ror #8
    9be4:	andeq	r8, r0, r4, asr r5
    9be8:	andeq	r6, r0, r6, lsl fp
    9bec:	mcreq	8, 0, pc, cr8, cr15, {6}	; <UNPREDICTABLE>
    9bf0:			; <UNDEFINED> instruction: 0xf7fc4478
    9bf4:			; <UNDEFINED> instruction: 0xf89becec
    9bf8:	blcs	215c00 <verblevel@@Base+0x1e036c>
    9bfc:	subshi	pc, r2, r1, asr #4
    9c00:	mulcs	r3, fp, r8
    9c04:	vpmax.s8	d2, d0, d2
    9c08:			; <UNDEFINED> instruction: 0xf8df86f2
    9c0c:	ldrbtmi	r3, [fp], #-3568	; 0xfffff210
    9c10:	orreq	lr, r2, #3072	; 0xc00
    9c14:			; <UNDEFINED> instruction: 0xf89b6d5b
    9c18:	andcs	r4, r1, r5
    9c1c:	stclne	8, cr15, [r0, #892]!	; 0x37c
    9c20:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    9c24:	mulmi	r4, fp, r8
    9c28:			; <UNDEFINED> instruction: 0xf7fc9400
    9c2c:			; <UNDEFINED> instruction: 0xf89bed60
    9c30:	blcs	15c4c <_IO_stdin_used@@Base+0x63ec>
    9c34:	mvnhi	pc, r1
    9c38:	stclvc	8, cr15, [r8, #892]	; 0x37c
    9c3c:	streq	pc, [r6, #-267]	; 0xfffffef5
    9c40:	streq	pc, [r7], -fp, lsl #2
    9c44:	ldrbtmi	r2, [pc], #-1024	; 9c4c <__assert_fail@plt+0x3448>
    9c48:			; <UNDEFINED> instruction: 0xf81646a8
    9c4c:			; <UNDEFINED> instruction: 0x46225014
    9c50:	andscc	pc, r4, r8, lsl r8	; <UNPREDICTABLE>
    9c54:	strls	r2, [r0], #-1
    9c58:	strls	r4, [r1, #-1593]	; 0xfffff9c7
    9c5c:			; <UNDEFINED> instruction: 0xf7fc4404
    9c60:			; <UNDEFINED> instruction: 0xf89bed46
    9c64:	addsmi	r3, ip, #5
    9c68:	movwcc	sp, #13295	; 0x33ef
    9c6c:	stclne	0, cr0, [r6], #-368	; 0xfffffe90
    9c70:	andne	pc, r4, fp, lsl r8	; <UNPREDICTABLE>
    9c74:	beq	4454dc <verblevel@@Base+0x40fc48>
    9c78:	blx	fe3c5c96 <verblevel@@Base+0xfe390402>
    9c7c:	stcne	8, cr15, [r8, #892]	; 0x37c
    9c80:	andcs	pc, r4, fp, lsl r8	; <UNPREDICTABLE>
    9c84:			; <UNDEFINED> instruction: 0x46034479
    9c88:	andcs	r4, r1, r5, lsl #12
    9c8c:	stc	7, cr15, [lr, #-1008]!	; 0xfffffc10
    9c90:	mulcc	r0, fp, r8
    9c94:	ldmdble	fp!, {r0, r1, r4, r5, r7, r9, lr}
    9c98:	ldclne	8, cr15, [r0, #-892]!	; 0xfffffc84
    9c9c:			; <UNDEFINED> instruction: 0x46584632
    9ca0:			; <UNDEFINED> instruction: 0xf7fd4479
    9ca4:	eors	pc, r3, r3, asr r8	; <UNPREDICTABLE>
    9ca8:	stcleq	8, cr15, [r4, #-892]!	; 0xfffffc84
    9cac:			; <UNDEFINED> instruction: 0xf7fc4478
    9cb0:			; <UNDEFINED> instruction: 0xf89bec8e
    9cb4:	blcs	155cbc <verblevel@@Base+0x120428>
    9cb8:	strbhi	pc, [sp, r0, asr #4]!	; <UNPREDICTABLE>
    9cbc:	beq	445524 <verblevel@@Base+0x40fc90>
    9cc0:	mulne	r5, fp, r8
    9cc4:	blx	1a45ce2 <verblevel@@Base+0x1a1044e>
    9cc8:	mulcs	r3, fp, r8
    9ccc:	strmi	r2, [r5], -r2, lsl #20
    9cd0:	strhi	pc, [r9], r0, lsl #4
    9cd4:	ldccc	8, cr15, [ip, #-892]!	; 0xfffffc84
    9cd8:	bl	daecc <verblevel@@Base+0xa5638>
    9cdc:	ldclvs	3, cr0, [fp, #-520]	; 0xfffffdf8
    9ce0:	andcs	r9, r1, r2, lsl #10
    9ce4:	mulmi	r5, fp, r8
    9ce8:	stcne	8, cr15, [ip, #-892]!	; 0xfffffc84
    9cec:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    9cf0:	mulmi	r4, fp, r8
    9cf4:			; <UNDEFINED> instruction: 0xf7fc9400
    9cf8:			; <UNDEFINED> instruction: 0xf89becfa
    9cfc:	blcs	195d04 <verblevel@@Base+0x160470>
    9d00:			; <UNDEFINED> instruction: 0xf8dfd906
    9d04:	andcs	r1, r6, #24, 26	; 0x600
    9d08:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    9d0c:			; <UNDEFINED> instruction: 0xf81ef7fd
    9d10:			; <UNDEFINED> instruction: 0xf7fc4628
    9d14:			; <UNDEFINED> instruction: 0xf89bebe6
    9d18:			; <UNDEFINED> instruction: 0xf7ff2000
    9d1c:			; <UNDEFINED> instruction: 0xf8dfb922
    9d20:	ldrbtmi	r0, [r8], #-3328	; 0xfffff300
    9d24:	mrrc	7, 15, pc, r2, cr12	; <UNPREDICTABLE>
    9d28:	mulcc	r0, fp, r8
    9d2c:	vqdmulh.s<illegal width 8>	d18, d0, d6
    9d30:			; <UNDEFINED> instruction: 0xf8bb87eb
    9d34:	andcs	r4, r1, r5
    9d38:	stclne	8, cr15, [r8], #892	; 0x37c
    9d3c:	mulcc	r3, fp, r8
    9d40:	mulcs	r4, fp, r8
    9d44:	strls	r4, [r0], #-1145	; 0xfffffb87
    9d48:	ldcl	7, cr15, [r0], {252}	; 0xfc
    9d4c:	mulcc	r0, fp, r8
    9d50:	svclt	0x00982b07
    9d54:	ldmible	fp, {r8, sl, sp}^
    9d58:	stclne	8, cr15, [ip], {223}	; 0xdf
    9d5c:	ldrbmi	r2, [r8], -r7, lsl #4
    9d60:	ldrbtmi	r2, [r9], #-1280	; 0xfffffb00
    9d64:			; <UNDEFINED> instruction: 0xfff2f7fc
    9d68:			; <UNDEFINED> instruction: 0xf8dfe7d2
    9d6c:	ldrbtmi	r0, [r8], #-3264	; 0xfffff340
    9d70:	stc	7, cr15, [ip], #-1008	; 0xfffffc10
    9d74:	beq	4455dc <verblevel@@Base+0x40fd48>
    9d78:	mulne	r5, fp, r8
    9d7c:	blx	345d9a <verblevel@@Base+0x310506>
    9d80:	mulcc	r0, fp, r8
    9d84:	strmi	r2, [r4], -ip, lsl #22
    9d88:	andshi	pc, r3, r1, asr #4
    9d8c:	mulne	r6, fp, r8
    9d90:			; <UNDEFINED> instruction: 0xf89b2001
    9d94:	strcs	r3, [r0, #-4]
    9d98:	mulcs	r3, fp, r8
    9d9c:	smlabtmi	r1, sp, r9, lr
    9da0:	mulvs	r5, fp, r8
    9da4:	stcne	8, cr15, [r8], {223}	; 0xdf
    9da8:	stcvc	8, cr15, [r8], {223}	; 0xdf
    9dac:			; <UNDEFINED> instruction: 0x96004479
    9db0:	ldc	7, cr15, [ip], {252}	; 0xfc
    9db4:			; <UNDEFINED> instruction: 0x3008f8bb
    9db8:	mulhi	r7, fp, r8
    9dbc:			; <UNDEFINED> instruction: 0xf8df2001
    9dc0:	ldrbtmi	r1, [pc], #-3192	; 9dc8 <__assert_fail@plt+0x35c4>
    9dc4:	stmdacs	r3, {r3, r6, r9, fp, sp, lr, pc}
    9dc8:	ldclvs	8, cr15, [r0], #-892	; 0xfffffc84
    9dcc:	ldrbtmi	r4, [lr], #-1145	; 0xfffffb87
    9dd0:			; <UNDEFINED> instruction: 0xf7fc4642
    9dd4:			; <UNDEFINED> instruction: 0xf506ec8c
    9dd8:	and	r7, r3, lr, lsl #13
    9ddc:	cfldr32cs	mvfx3, [r4, #-4]
    9de0:	strhi	pc, [r3, #0]!
    9de4:	vpmax.u8	d15, d5, d24
    9de8:	ldrble	r0, [r7, #2010]!	; 0x7da
    9dec:	eorcs	pc, r5, r6, asr r8	; <UNPREDICTABLE>
    9df0:	andcs	r4, r1, r9, lsr r6
    9df4:	ldcl	7, cr15, [sl], #-1008	; 0xfffffc10
    9df8:			; <UNDEFINED> instruction: 0xf8dfe7f0
    9dfc:	ldrbtmi	r0, [r8], #-3140	; 0xfffff3bc
    9e00:	bl	ff947df8 <verblevel@@Base+0xff912564>
    9e04:	mulsvs	r5, fp, r8
    9e08:	beq	445670 <verblevel@@Base+0x40fddc>
    9e0c:	tsteq	r6, #-2147483647	; 0x80000001	; <UNPREDICTABLE>
    9e10:	andeq	lr, r3, #11264	; 0x2c00
    9e14:			; <UNDEFINED> instruction: 0xf81b920f
    9e18:	bl	1a9e2c <verblevel@@Base+0x174598>
    9e1c:			; <UNDEFINED> instruction: 0xf1020208
    9e20:			; <UNDEFINED> instruction: 0xf1020317
    9e24:	bl	2cb28c <verblevel@@Base+0x2959f8>
    9e28:	ldrls	r0, [r2, #-515]	; 0xfffffdfd
    9e2c:	andne	pc, r3, fp, lsl r8	; <UNPREDICTABLE>
    9e30:			; <UNDEFINED> instruction: 0xf0059213
    9e34:			; <UNDEFINED> instruction: 0xf89bfab1
    9e38:	adcmi	r3, fp, #0
    9e3c:			; <UNDEFINED> instruction: 0xf0c14604
    9e40:			; <UNDEFINED> instruction: 0xf89b801f
    9e44:			; <UNDEFINED> instruction: 0xf10b2003
    9e48:	andsls	r0, r4, #4
    9e4c:			; <UNDEFINED> instruction: 0xff46f7fc
    9e50:	mulspl	r5, fp, r8
    9e54:	blne	ffb481d8 <verblevel@@Base+0xffb12944>
    9e58:	strls	r9, [r1, #-2580]	; 0xfffff5ec
    9e5c:			; <UNDEFINED> instruction: 0xf89b4479
    9e60:	strls	r5, [r0, #-20]	; 0xffffffec
    9e64:	andcs	r4, r1, r3, lsl #12
    9e68:	mcrr	7, 15, pc, r0, cr12	; <UNPREDICTABLE>
    9e6c:			; <UNDEFINED> instruction: 0xf8dfb1ce
    9e70:			; <UNDEFINED> instruction: 0xf10b1bd8
    9e74:			; <UNDEFINED> instruction: 0xf64f0515
    9e78:			; <UNDEFINED> instruction: 0xf6cf77eb
    9e7c:	ldrbtmi	r7, [r9], #-2047	; 0xfffff801
    9e80:	streq	lr, [fp, -r7, lsr #23]
    9e84:	cdp	4, 0, cr4, cr8, cr14, {1}
    9e88:			; <UNDEFINED> instruction: 0x460c4a90
    9e8c:			; <UNDEFINED> instruction: 0xf815197a
    9e90:	strtmi	r3, [r1], -r1, lsl #30
    9e94:			; <UNDEFINED> instruction: 0xf7fc2001
    9e98:	adcsmi	lr, r5, #10752	; 0x2a00
    9e9c:	mrc	1, 0, sp, cr8, cr6, {7}
    9ea0:	blls	3dc8e8 <verblevel@@Base+0x3a7054>
    9ea4:			; <UNDEFINED> instruction: 0xf8df2001
    9ea8:	ldmdavc	sl, {r2, r5, r7, r8, r9, fp, ip}
    9eac:			; <UNDEFINED> instruction: 0xf7fc4479
    9eb0:			; <UNDEFINED> instruction: 0xf1b8ec1e
    9eb4:	andle	r0, lr, r0, lsl #30
    9eb8:	blvc	fe54823c <verblevel@@Base+0xfe5129a8>
    9ebc:	cfsh32ls	mvfx2, mvfx15, #0
    9ec0:			; <UNDEFINED> instruction: 0x462a447f
    9ec4:	svccc	0x0001f816
    9ec8:	ldrtmi	r3, [r9], -r1, lsl #10
    9ecc:			; <UNDEFINED> instruction: 0xf7fc2001
    9ed0:	strmi	lr, [r8, #3086]!	; 0xc0e
    9ed4:	blls	4fe6b0 <verblevel@@Base+0x4c8e1c>
    9ed8:			; <UNDEFINED> instruction: 0xf8df2001
    9edc:	ldmdavc	sl, {r3, r4, r5, r6, r8, r9, fp, ip}
    9ee0:			; <UNDEFINED> instruction: 0x46234479
    9ee4:	stc	7, cr15, [r2], {252}	; 0xfc
    9ee8:	mulcc	r0, fp, r8
    9eec:	addsmi	r9, sl, #73728	; 0x12000
    9ef0:	rscshi	pc, r9, r0, lsl #1
    9ef4:	blne	1848278 <verblevel@@Base+0x18129e4>
    9ef8:	bls	49b860 <verblevel@@Base+0x465fcc>
    9efc:			; <UNDEFINED> instruction: 0xf7fc4479
    9f00:	rscs	pc, r0, r5, lsr #30
    9f04:	bleq	1548288 <verblevel@@Base+0x15129f4>
    9f08:			; <UNDEFINED> instruction: 0xf7fc4478
    9f0c:			; <UNDEFINED> instruction: 0xf89beb60
    9f10:	cdp	0, 1, cr6, cr8, cr7, {0}
    9f14:			; <UNDEFINED> instruction: 0xf1060a10
    9f18:	bl	2cab40 <verblevel@@Base+0x2952ac>
    9f1c:	andsls	r0, r2, #805306368	; 0x30000000
    9f20:	andne	pc, r3, fp, lsl r8	; <UNPREDICTABLE>
    9f24:	blx	e45f40 <verblevel@@Base+0xe106ac>
    9f28:	mulcs	r0, fp, r8
    9f2c:	movweq	pc, #41222	; 0xa106	; <UNPREDICTABLE>
    9f30:			; <UNDEFINED> instruction: 0x4604429a
    9f34:	strhi	pc, [sl, r0, asr #1]!
    9f38:	mulcc	r4, fp, r8
    9f3c:			; <UNDEFINED> instruction: 0xf89b2001
    9f40:	strls	r2, [r1], -r3
    9f44:			; <UNDEFINED> instruction: 0x7005f8bb
    9f48:	blne	5482cc <verblevel@@Base+0x512a38>
    9f4c:	ldrbtmi	r9, [r9], #-1792	; 0xfffff900
    9f50:	bl	ff347f48 <verblevel@@Base+0xff3126b4>
    9f54:			; <UNDEFINED> instruction: 0xf0012e00
    9f58:	bls	4aa144 <verblevel@@Base+0x4748b0>
    9f5c:	ldrmi	r2, [r8], r0, lsl #6
    9f60:			; <UNDEFINED> instruction: 0xf8123301
    9f64:	blcs	8d370 <verblevel@@Base+0x57adc>
    9f68:	stmdacs	r8, {r6, r9, fp, sp, lr, pc}
    9f6c:			; <UNDEFINED> instruction: 0x2101bf94
    9f70:	addsmi	r2, lr, #0, 2
    9f74:			; <UNDEFINED> instruction: 0x2100bf98
    9f78:	mvnsle	r2, r0, lsl #18
    9f7c:	bne	ff948300 <verblevel@@Base+0xff912a6c>
    9f80:	andcs	r4, r1, r2, asr #12
    9f84:			; <UNDEFINED> instruction: 0xf7fc4479
    9f88:	vstrcs	d14, [r1, #-712]	; 0xfffffd38
    9f8c:	ldrbthi	pc, [r4], r0	; <UNPREDICTABLE>
    9f90:	bvc	ff548314 <verblevel@@Base+0xff512a80>
    9f94:			; <UNDEFINED> instruction: 0xf8df2500
    9f98:	ldrbtmi	r1, [pc], #-2772	; 9fa0 <__assert_fail@plt+0x379c>
    9f9c:			; <UNDEFINED> instruction: 0x37b84479
    9fa0:	strcc	lr, [r1, #-3]
    9fa4:			; <UNDEFINED> instruction: 0xf0002d12
    9fa8:	blx	a2b39c <verblevel@@Base+0x9f5b08>
    9fac:	ldrbeq	pc, [r8, r5, lsl #6]	; <UNPREDICTABLE>
    9fb0:			; <UNDEFINED> instruction: 0xf857d5f7
    9fb4:	andcs	r2, r1, r5, lsr #32
    9fb8:			; <UNDEFINED> instruction: 0xf7fc910f
    9fbc:	stmdbls	pc, {r3, r4, r7, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    9fc0:			; <UNDEFINED> instruction: 0xf8dfe7ef
    9fc4:	ldrbtmi	r0, [r8], #-2732	; 0xfffff554
    9fc8:	bl	47fc0 <verblevel@@Base+0x1272c>
    9fcc:	mulvs	r4, fp, r8
    9fd0:	mulcc	r0, fp, r8
    9fd4:	stmdaeq	r6, {r1, r2, r8, ip, sp, lr, pc}
    9fd8:			; <UNDEFINED> instruction: 0xf0c04543
    9fdc:	ldclne	6, cr8, [r3, #-796]!	; 0xfffffce4
    9fe0:	beq	445848 <verblevel@@Base+0x40ffb4>
    9fe4:	andeq	lr, r3, #11264	; 0x2c00
    9fe8:			; <UNDEFINED> instruction: 0xf81b920f
    9fec:			; <UNDEFINED> instruction: 0xf0051003
    9ff0:			; <UNDEFINED> instruction: 0xf8dff9d3
    9ff4:			; <UNDEFINED> instruction: 0xf89b1a80
    9ff8:	ldrtmi	r2, [r3], -r3
    9ffc:			; <UNDEFINED> instruction: 0x46044479
    a000:			; <UNDEFINED> instruction: 0xf7fc2001
    a004:	biclt	lr, lr, r4, ror fp
    a008:	bne	1b4838c <verblevel@@Base+0x1b12af8>
    a00c:	streq	pc, [r4, #-267]	; 0xfffffef5
    a010:	ldrbvc	pc, [ip, pc, asr #12]!	; <UNPREDICTABLE>
    a014:	ldrbvc	pc, [pc, pc, asr #13]!	; <UNPREDICTABLE>
    a018:	bl	fe9db204 <verblevel@@Base+0xfe9a5970>
    a01c:	strtmi	r0, [lr], #-1803	; 0xfffff8f5
    a020:	bmi	fe445848 <verblevel@@Base+0xfe40ffb4>
    a024:	ldmdbne	sl!, {r2, r3, r9, sl, lr}^
    a028:	svccc	0x0001f815
    a02c:	andcs	r4, r1, r1, lsr #12
    a030:	bl	1748028 <verblevel@@Base+0x1712794>
    a034:	mvnsle	r4, lr, lsr #5
    a038:	bmi	fe4458a0 <verblevel@@Base+0xfe41000c>
    a03c:	andcs	r9, r1, pc, lsl #22
    a040:	bne	e483c4 <verblevel@@Base+0xe12b30>
    a044:	ldrbtmi	r7, [r9], #-2074	; 0xfffff7e6
    a048:			; <UNDEFINED> instruction: 0xf7fc4623
    a04c:			; <UNDEFINED> instruction: 0xf89beb50
    a050:	ldrmi	r3, [r8]
    a054:			; <UNDEFINED> instruction: 0xf8dfd247
    a058:	strbmi	r1, [r2], -r8, lsr #20
    a05c:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    a060:	mrc2	7, 3, pc, cr4, cr12, {7}
    a064:			; <UNDEFINED> instruction: 0xf8dfe03f
    a068:	ldrbtmi	r0, [r8], #-2588	; 0xfffff5e4
    a06c:	b	febc8064 <verblevel@@Base+0xfeb927d0>
    a070:	beq	4458d8 <verblevel@@Base+0x410044>
    a074:	mulne	r7, fp, r8
    a078:			; <UNDEFINED> instruction: 0xf98ef005
    a07c:			; <UNDEFINED> instruction: 0x3004f8bb
    a080:	andcs	pc, r1, #64, 4
    a084:			; <UNDEFINED> instruction: 0x46044293
    a088:	ldrhi	pc, [r9], r0
    a08c:			; <UNDEFINED> instruction: 0x4619ad79
    a090:	strtmi	r9, [r8], -pc, lsl #6
    a094:			; <UNDEFINED> instruction: 0xf9bef7fe
    a098:	mulcs	r0, fp, r8
    a09c:	bcs	1f0ce0 <verblevel@@Base+0x1bb44c>
    a0a0:	ldrhi	pc, [r1, r0, asr #4]
    a0a4:	mulne	r6, fp, r8
    a0a8:			; <UNDEFINED> instruction: 0xf89b2001
    a0ac:	strcs	r2, [r8], -r3
    a0b0:	tstls	r1, r0, lsl #10
    a0b4:	ldmibne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    a0b8:			; <UNDEFINED> instruction: 0xf7fc4479
    a0bc:			; <UNDEFINED> instruction: 0xf8dfeb18
    a0c0:			; <UNDEFINED> instruction: 0xf89b19cc
    a0c4:	strtmi	r2, [r3], -r7
    a0c8:	andcs	r4, r1, r9, ror r4
    a0cc:	bl	3c80c4 <verblevel@@Base+0x392830>
    a0d0:	mulcc	r0, fp, r8
    a0d4:	stmdble	r6, {r0, r1, r4, r5, r7, r9, lr}
    a0d8:	ldmibne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a0dc:			; <UNDEFINED> instruction: 0x46584632
    a0e0:			; <UNDEFINED> instruction: 0xf7fc4479
    a0e4:			; <UNDEFINED> instruction: 0x4620fe33
    a0e8:	ldmib	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a0ec:	mulcs	r0, fp, r8
    a0f0:	svclt	0x0037f7fe
    a0f4:	ldmibeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a0f8:	ldrbtmi	sl, [r8], #-3449	; 0xfffff287
    a0fc:	b	19c80f4 <verblevel@@Base+0x1992860>
    a100:	mulne	r8, fp, r8
    a104:	beq	44596c <verblevel@@Base+0x4100d8>
    a108:			; <UNDEFINED> instruction: 0xf946f005
    a10c:			; <UNDEFINED> instruction: 0x6004f8bb
    a110:			; <UNDEFINED> instruction: 0x46044631
    a114:			; <UNDEFINED> instruction: 0xf7fe4628
    a118:			; <UNDEFINED> instruction: 0xf89bf97d
    a11c:	blcs	216124 <verblevel@@Base+0x1e0890>
    a120:	ldrhi	pc, [lr], -r0, asr #4
    a124:	mulcs	r3, fp, r8
    a128:	strls	r4, [r4], #-1587	; 0xfffff9cd
    a12c:			; <UNDEFINED> instruction: 0xf89b2001
    a130:			; <UNDEFINED> instruction: 0xf8df6008
    a134:	strls	r1, [r3], -r4, ror #18
    a138:			; <UNDEFINED> instruction: 0xf89b4479
    a13c:	strls	r6, [r2], -r7
    a140:	mulvs	r6, fp, r8
    a144:	strpl	lr, [r0], -sp, asr #19
    a148:	b	ff448140 <verblevel@@Base+0xff4128ac>
    a14c:	mulcc	r0, fp, r8
    a150:	stmible	r8, {r0, r3, r8, r9, fp, sp}^
    a154:	stmdbne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    a158:	ldrbmi	r2, [r8], -r9, lsl #4
    a15c:			; <UNDEFINED> instruction: 0xf7fc4479
    a160:			; <UNDEFINED> instruction: 0xe7c0fdf5
    a164:	ldmdbeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a168:			; <UNDEFINED> instruction: 0xf7fc4478
    a16c:			; <UNDEFINED> instruction: 0xf89bea30
    a170:			; <UNDEFINED> instruction: 0xf89b500b
    a174:			; <UNDEFINED> instruction: 0xf1053000
    a178:	adcsmi	r0, fp, #12, 14	; 0x300000
    a17c:	ldrhi	pc, [r3], -r0, asr #1
    a180:	ldrdgt	pc, [r7], -fp
    a184:	strbcs	pc, [r0], -r4, asr #4	; <UNPREDICTABLE>
    a188:	vorr.i16	d25, #1	; 0x0001
    a18c:			; <UNDEFINED> instruction: 0xf89b060f
    a190:	andcs	r3, r1, r3
    a194:	mulcs	r4, fp, r8
    a198:	strne	pc, [ip], #-2977	; 0xfffff45f
    a19c:			; <UNDEFINED> instruction: 0xf8df9503
    a1a0:	ldrbtmi	r1, [r9], #-2308	; 0xfffff6fc
    a1a4:	strls	r0, [r1], #-3236	; 0xfffff35c
    a1a8:	ldrgt	pc, [r4], #-2822	; 0xfffff4fa
    a1ac:			; <UNDEFINED> instruction: 0xf8bb9402
    a1b0:	strls	r4, [r0], #-5
    a1b4:	b	fe6c81ac <verblevel@@Base+0xfe692918>
    a1b8:			; <UNDEFINED> instruction: 0xf8dfb1a5
    a1bc:			; <UNDEFINED> instruction: 0xf10b88ec
    a1c0:			; <UNDEFINED> instruction: 0xf64f040b
    a1c4:			; <UNDEFINED> instruction: 0xf6cf76f5
    a1c8:	ldrbtmi	r7, [r8], #1791	; 0x6ff
    a1cc:	streq	lr, [fp], -r6, lsr #23
    a1d0:	ldmdbne	r2!, {r0, r2, r5, sl, lr}
    a1d4:	svccc	0x0001f814
    a1d8:	andcs	r4, r1, r1, asr #12
    a1dc:	b	fe1c81d4 <verblevel@@Base+0xfe192940>
    a1e0:	mvnsle	r4, ip, lsr #5
    a1e4:	mulcc	r0, fp, r8
    a1e8:	svclt	0x0028429f
    a1ec:			; <UNDEFINED> instruction: 0xf4bf2400
    a1f0:			; <UNDEFINED> instruction: 0xf8dfaf7a
    a1f4:			; <UNDEFINED> instruction: 0x463a18b8
    a1f8:	strcs	r4, [r0], #-1624	; 0xfffff9a8
    a1fc:			; <UNDEFINED> instruction: 0xf7fc4479
    a200:	ldrb	pc, [r0, -r5, lsr #27]!	; <UNPREDICTABLE>
    a204:			; <UNDEFINED> instruction: 0xf0002a04
    a208:			; <UNDEFINED> instruction: 0xf8df867a
    a20c:	ldrcs	r0, [ip, #-2212]	; 0xfffff75c
    a210:			; <UNDEFINED> instruction: 0xf7fc4478
    a214:			; <UNDEFINED> instruction: 0xf89be9dc
    a218:	adcmi	r3, fp, #0
    a21c:	strbthi	pc, [r9], -r0, asr #1	; <UNPREDICTABLE>
    a220:	mulcs	r3, fp, r8
    a224:	andeq	pc, r5, fp, lsl #2
    a228:	mulcc	r4, fp, r8
    a22c:	mulsmi	r9, fp, r8
    a230:	movwls	r9, #61970	; 0xf212
    a234:	ldc2l	7, cr15, [r2, #-1008]	; 0xfffffc10
    a238:			; <UNDEFINED> instruction: 0xf8df9405
    a23c:	bls	490424 <verblevel@@Base+0x45ab90>
    a240:	ldrbtmi	r9, [r9], #-2831	; 0xfffff4f1
    a244:			; <UNDEFINED> instruction: 0xf89b4607
    a248:	andls	r0, r4, r8, lsl r0
    a24c:			; <UNDEFINED> instruction: 0xf89b2001
    a250:			; <UNDEFINED> instruction: 0x96036017
    a254:	mulsvs	r6, fp, r8
    a258:			; <UNDEFINED> instruction: 0xf89b9602
    a25c:	stmib	sp, {r0, r2, r4, sp, lr}^
    a260:			; <UNDEFINED> instruction: 0xf7fc7600
    a264:	strbeq	lr, [r7, r4, asr #20]!
    a268:	strbhi	pc, [r9, #-256]	; 0xffffff00	; <UNPREDICTABLE>
    a26c:	stmdacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    a270:			; <UNDEFINED> instruction: 0xf8df447a
    a274:	andcs	r1, r1, r8, asr #16
    a278:			; <UNDEFINED> instruction: 0xf7fc4479
    a27c:			; <UNDEFINED> instruction: 0xf014ea38
    a280:			; <UNDEFINED> instruction: 0xf8df0f02
    a284:			; <UNDEFINED> instruction: 0xf04f183c
    a288:	svclt	0x00140001
    a28c:	andcs	r2, r2, #268435456	; 0x10000000
    a290:			; <UNDEFINED> instruction: 0xf7fc4479
    a294:	strbeq	lr, [r6, -ip, lsr #20]!
    a298:	strhi	pc, [ip, #-256]!	; 0xffffff00
    a29c:	stmdacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a2a0:			; <UNDEFINED> instruction: 0xf8df447a
    a2a4:	andcs	r1, r1, r4, lsr #16
    a2a8:	strne	pc, [r1], #-964	; 0xfffffc3c
    a2ac:			; <UNDEFINED> instruction: 0xf7fc4479
    a2b0:			; <UNDEFINED> instruction: 0xf8dfea1e
    a2b4:	andcs	r1, r1, r8, lsl r8
    a2b8:			; <UNDEFINED> instruction: 0xf7fc4479
    a2bc:			; <UNDEFINED> instruction: 0x2c02ea18
    a2c0:	ldrbthi	pc, [fp], -r0	; <UNPREDICTABLE>
    a2c4:			; <UNDEFINED> instruction: 0xf0002c03
    a2c8:	stccs	6, cr8, [r1], {114}	; 0x72
    a2cc:	strbthi	pc, [r9], -r0	; <UNPREDICTABLE>
    a2d0:	ubfxeq	pc, pc, #17, #29
    a2d4:			; <UNDEFINED> instruction: 0xf7fc4478
    a2d8:			; <UNDEFINED> instruction: 0xf8dfe97a
    a2dc:	strdcs	r1, [r1], -r8
    a2e0:	mulscs	sl, fp, r8
    a2e4:			; <UNDEFINED> instruction: 0xf7fc4479
    a2e8:			; <UNDEFINED> instruction: 0xf89bea02
    a2ec:	blcs	4162fc <verblevel@@Base+0x3e0a68>
    a2f0:	strbhi	pc, [lr], -r0	; <UNPREDICTABLE>
    a2f4:	mulcs	r0, fp, r8
    a2f8:			; <UNDEFINED> instruction: 0xf4be4295
    a2fc:			; <UNDEFINED> instruction: 0xf8dfae32
    a300:			; <UNDEFINED> instruction: 0x462a17d8
    a304:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    a308:	stc2	7, cr15, [r0, #-1008]!	; 0xfffffc10
    a30c:	mulcs	r0, fp, r8
    a310:	mcrlt	7, 1, pc, cr7, cr14, {7}	; <UNPREDICTABLE>
    a314:			; <UNDEFINED> instruction: 0x07c4f8df
    a318:			; <UNDEFINED> instruction: 0xf7fc4478
    a31c:			; <UNDEFINED> instruction: 0xf89be958
    a320:			; <UNDEFINED> instruction: 0xf89b6003
    a324:			; <UNDEFINED> instruction: 0xf89b7008
    a328:	blx	596332 <verblevel@@Base+0x560a9e>
    a32c:			; <UNDEFINED> instruction: 0xf108f807
    a330:	strbmi	r0, [r3, #-2057]	; 0xfffff7f7
    a334:	ldrhi	pc, [sp, #192]!	; 0xc0
    a338:			; <UNDEFINED> instruction: 0x3004f8bb
    a33c:	smladxls	r2, r2, r6, r4
    a340:			; <UNDEFINED> instruction: 0xf89b2001
    a344:			; <UNDEFINED> instruction: 0xf8df4007
    a348:	strls	r1, [r1], #-1944	; 0xfffff868
    a34c:			; <UNDEFINED> instruction: 0xf89b4479
    a350:	strls	r4, [r0], #-6
    a354:	stmib	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a358:			; <UNDEFINED> instruction: 0xf8dfb19e
    a35c:	ldrbmi	r1, [sp], -r8, lsl #15
    a360:	eorshi	pc, ip, sp, asr #17
    a364:	ldrbtmi	r2, [r9], #-1024	; 0xfffffc00
    a368:	bvc	1adbd90 <verblevel@@Base+0x1aa64fc>
    a36c:	strbmi	r4, [r1], -r2, lsr #12
    a370:	andcs	r3, r1, r1, lsl #8
    a374:			; <UNDEFINED> instruction: 0xf7fc443d
    a378:	adcmi	lr, r6, #3047424	; 0x2e8000
    a37c:			; <UNDEFINED> instruction: 0xf8ddd1f5
    a380:			; <UNDEFINED> instruction: 0xf89b803c
    a384:	ldrmi	r2, [r0]
    a388:	cfstrdge	mvd15, [fp, #760]!	; 0x2f8
    a38c:	smmlsne	r8, pc, r8, pc	; <UNPREDICTABLE>
    a390:	ldrbmi	r4, [r8], -r2, asr #12
    a394:			; <UNDEFINED> instruction: 0xf7fc4479
    a398:			; <UNDEFINED> instruction: 0xf89bfcd9
    a39c:			; <UNDEFINED> instruction: 0xf7fe2000
    a3a0:			; <UNDEFINED> instruction: 0xf8dfbde0
    a3a4:	ldrbtmi	r0, [r8], #-1864	; 0xfffff8b8
    a3a8:	ldmdb	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a3ac:	mulvc	r4, fp, r8
    a3b0:	mulne	r0, fp, r8
    a3b4:	ldclne	0, cr0, [sl, #-748]	; 0xfffffd14
    a3b8:	bl	2d6fd8 <verblevel@@Base+0x2a1744>
    a3bc:	andsls	r0, r3, r2
    a3c0:	andcs	pc, r2, fp, lsl r8	; <UNPREDICTABLE>
    a3c4:	tstls	r2, #318767104	; 0x13000000
    a3c8:	andls	r4, pc, #-1879048183	; 0x90000009
    a3cc:	strbhi	pc, [fp, #-192]!	; 0xffffff40	; <UNPREDICTABLE>
    a3d0:			; <UNDEFINED> instruction: 0x171cf8df
    a3d4:			; <UNDEFINED> instruction: 0xf89b463b
    a3d8:	andcs	r2, r1, r3
    a3dc:			; <UNDEFINED> instruction: 0xf7fc4479
    a3e0:	biclt	lr, pc, r6, lsl #19
    a3e4:			; <UNDEFINED> instruction: 0x870cf8df
    a3e8:	strcs	r4, [r0, #-1628]	; 0xfffff9a4
    a3ec:			; <UNDEFINED> instruction: 0xf89444f8
    a3f0:	strtmi	lr, [sl], -r8
    a3f4:	mulgt	r6, r4, r8
    a3f8:	stmibvc	r6!, {r0, sp}^
    a3fc:	stmdbvc	r3!, {r0, r6, r9, sl, lr}^
    a400:	b	1197418 <verblevel@@Base+0x1161b84>
    a404:	stmib	sp, {r1, r2, r3, r9, sl, sp}^
    a408:	b	10dfc10 <verblevel@@Base+0x10aa37c>
    a40c:	strmi	r2, [r5], #-780	; 0xfffffcf4
    a410:	stmdb	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a414:	mvnle	r4, pc, lsr #5
    a418:	andcs	r9, r1, pc, lsl #24
    a41c:			; <UNDEFINED> instruction: 0x16d8f8df
    a420:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    a424:	stmdb	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a428:			; <UNDEFINED> instruction: 0xf8dfb17c
    a42c:	strcs	r6, [r0], #-1744	; 0xfffff930
    a430:	svcls	0x000f9d13
    a434:			; <UNDEFINED> instruction: 0x4622447e
    a438:	svccc	0x0001f815
    a43c:	ldrtmi	r3, [r1], -r1, lsl #8
    a440:			; <UNDEFINED> instruction: 0xf7fc2001
    a444:	adcmi	lr, r7, #84, 18	; 0x150000
    a448:			; <UNDEFINED> instruction: 0xf89bd1f5
    a44c:	blls	492454 <verblevel@@Base+0x45cbc0>
    a450:			; <UNDEFINED> instruction: 0xf4be4293
    a454:			; <UNDEFINED> instruction: 0xf8dfad86
    a458:	ldrbmi	r1, [r8], -r8, lsr #13
    a45c:	ldrbtmi	r9, [r9], #-2578	; 0xfffff5ee
    a460:	ldc2l	7, cr15, [r4], #-1008	; 0xfffffc10
    a464:	mulcs	r0, fp, r8
    a468:	ldcllt	7, cr15, [fp, #-1016]!	; 0xfffffc08
    a46c:			; <UNDEFINED> instruction: 0x0694f8df
    a470:			; <UNDEFINED> instruction: 0xf7fc4478
    a474:			; <UNDEFINED> instruction: 0xf89be8ac
    a478:	blcs	296480 <verblevel@@Base+0x260bec>
    a47c:	ldrhi	pc, [r3, #-576]!	; 0xfffffdc0
    a480:	mulmi	r5, fp, r8
    a484:			; <UNDEFINED> instruction: 0xf8df2001
    a488:			; <UNDEFINED> instruction: 0xf89b1680
    a48c:			; <UNDEFINED> instruction: 0xf89b2003
    a490:	ldrbtmi	r3, [r9], #-4
    a494:			; <UNDEFINED> instruction: 0xf7fc9400
    a498:	strbeq	lr, [r2, sl, lsr #18]!
    a49c:	strthi	pc, [r5], #-256	; 0xffffff00
    a4a0:			; <UNDEFINED> instruction: 0x2668f8df
    a4a4:			; <UNDEFINED> instruction: 0xf8df447a
    a4a8:	andcs	r1, r1, r8, ror #12
    a4ac:			; <UNDEFINED> instruction: 0xf7fc4479
    a4b0:			; <UNDEFINED> instruction: 0xf89be91e
    a4b4:			; <UNDEFINED> instruction: 0xf89b4009
    a4b8:	andcs	r3, r1, r7
    a4bc:	mulcs	r6, fp, r8
    a4c0:			; <UNDEFINED> instruction: 0xf89b9401
    a4c4:			; <UNDEFINED> instruction: 0xf8df5008
    a4c8:	strls	r1, [r0, #-1612]	; 0xfffff9b4
    a4cc:			; <UNDEFINED> instruction: 0xf7fc4479
    a4d0:	strbeq	lr, [r3, lr, lsl #18]!
    a4d4:	strhi	pc, [r4], #-256	; 0xffffff00
    a4d8:			; <UNDEFINED> instruction: 0x263cf8df
    a4dc:			; <UNDEFINED> instruction: 0xf8df447a
    a4e0:	andcs	r1, r1, ip, lsr r6
    a4e4:			; <UNDEFINED> instruction: 0xf7fc4479
    a4e8:			; <UNDEFINED> instruction: 0xf014e902
    a4ec:			; <UNDEFINED> instruction: 0xf8df0f02
    a4f0:			; <UNDEFINED> instruction: 0xf04f1630
    a4f4:	svclt	0x00140001
    a4f8:	andcs	r2, r1, #536870912	; 0x20000000
    a4fc:			; <UNDEFINED> instruction: 0xf7fc4479
    a500:			; <UNDEFINED> instruction: 0x0767e8f6
    a504:	mvnhi	pc, #0, 2
    a508:			; <UNDEFINED> instruction: 0x2618f8df
    a50c:			; <UNDEFINED> instruction: 0xf8df447a
    a510:	andcs	r1, r1, r8, lsl r6
    a514:	strne	pc, [r1], #-964	; 0xfffffc3c
    a518:			; <UNDEFINED> instruction: 0xf7fc4479
    a51c:			; <UNDEFINED> instruction: 0xf8dfe8e8
    a520:	andcs	r1, r1, ip, lsl #12
    a524:			; <UNDEFINED> instruction: 0xf7fc4479
    a528:	stccs	8, cr14, [r2], {226}	; 0xe2
    a52c:	strhi	pc, [sl, #-0]!
    a530:			; <UNDEFINED> instruction: 0xf0002c03
    a534:	cfstr32cs	mvfx8, [r1], {33}	; 0x21
    a538:	strhi	pc, [r2]
    a53c:	ldrbeq	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    a540:			; <UNDEFINED> instruction: 0xf7fc4478
    a544:			; <UNDEFINED> instruction: 0xf8dfe844
    a548:	andcs	r1, r1, ip, ror #11
    a54c:	mulcs	sl, fp, r8
    a550:			; <UNDEFINED> instruction: 0xf7fc4479
    a554:			; <UNDEFINED> instruction: 0xf89be8cc
    a558:	bcs	2d2560 <verblevel@@Base+0x29cccc>
    a55c:	stcge	6, cr15, [r1, #-504]	; 0xfffffe08
    a560:	ldrbne	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    a564:	ldrbmi	r2, [r8], -fp, lsl #4
    a568:			; <UNDEFINED> instruction: 0xf7fc4479
    a56c:			; <UNDEFINED> instruction: 0xf89bfbef
    a570:			; <UNDEFINED> instruction: 0xf7fe2000
    a574:			; <UNDEFINED> instruction: 0xf8dfbcf6
    a578:	ldrbtmi	r0, [r8], #-1476	; 0xfffffa3c
    a57c:	stmda	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a580:	mulcc	r0, fp, r8
    a584:	vqdmulh.s<illegal width 8>	d18, d0, d5
    a588:			; <UNDEFINED> instruction: 0xf89b84f1
    a58c:	bcs	1525a0 <verblevel@@Base+0x11cd0c>
    a590:	orrshi	pc, r7, #0, 4
    a594:	strcc	pc, [r8, #2271]!	; 0x8df
    a598:	bl	db78c <verblevel@@Base+0xa5ef8>
    a59c:			; <UNDEFINED> instruction: 0xf8d30382
    a5a0:			; <UNDEFINED> instruction: 0xf8df316c
    a5a4:	andcs	r1, r1, r0, lsr #11
    a5a8:			; <UNDEFINED> instruction: 0xf7fc4479
    a5ac:			; <UNDEFINED> instruction: 0xf89be8a0
    a5b0:	bcs	1d25c8 <verblevel@@Base+0x19cd34>
    a5b4:	orrhi	pc, r1, #0, 4
    a5b8:	strcc	pc, [ip, #2271]	; 0x8df
    a5bc:	bl	db7b0 <verblevel@@Base+0xa5f1c>
    a5c0:			; <UNDEFINED> instruction: 0xf8d30382
    a5c4:			; <UNDEFINED> instruction: 0xf8df3184
    a5c8:	andcs	r1, r1, r4, lsl #11
    a5cc:			; <UNDEFINED> instruction: 0xf7fc4479
    a5d0:			; <UNDEFINED> instruction: 0xf89be88e
    a5d4:	bcs	1525f0 <verblevel@@Base+0x11cd5c>
    a5d8:	msrhi	SPSR_fxc, #0, 4
    a5dc:	ldrbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    a5e0:	bl	db7d4 <verblevel@@Base+0xa5f40>
    a5e4:			; <UNDEFINED> instruction: 0xf8d30382
    a5e8:			; <UNDEFINED> instruction: 0xf8df31a4
    a5ec:	andcs	r1, r1, r8, ror #10
    a5f0:			; <UNDEFINED> instruction: 0xf7fc4479
    a5f4:			; <UNDEFINED> instruction: 0xf89be87c
    a5f8:	bcs	192600 <verblevel@@Base+0x15cd6c>
    a5fc:	ldcge	6, cr15, [r1], #504	; 0x1f8
    a600:	ldrbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    a604:	ldrbmi	r2, [r8], -r6, lsl #4
    a608:			; <UNDEFINED> instruction: 0xf7fc4479
    a60c:			; <UNDEFINED> instruction: 0xf89bfb9f
    a610:			; <UNDEFINED> instruction: 0xf7fe2000
    a614:			; <UNDEFINED> instruction: 0xf8dfbca6
    a618:	ldrbtmi	r0, [r8], #-1348	; 0xfffffabc
    a61c:	svc	0x00d6f7fb
    a620:	mulcc	r0, fp, r8
    a624:	andle	r2, r4, r8, lsl fp
    a628:	ldreq	pc, [r4, #-2271]!	; 0xfffff721
    a62c:			; <UNDEFINED> instruction: 0xf7fb4478
    a630:			; <UNDEFINED> instruction: 0xf89befce
    a634:			; <UNDEFINED> instruction: 0xf10b2003
    a638:	andls	r0, pc, #4
    a63c:	blx	13c8636 <verblevel@@Base+0x1392da2>
    a640:	mulsmi	r4, fp, r8
    a644:	ldrne	pc, [ip, #-2271]	; 0xfffff721
    a648:	ldrbtmi	r9, [r9], #-2575	; 0xfffff5f1
    a64c:	strmi	r9, [r3], -r0, lsl #8
    a650:			; <UNDEFINED> instruction: 0xf7fc2001
    a654:			; <UNDEFINED> instruction: 0xf89be84c
    a658:	bcs	612660 <verblevel@@Base+0x5dcdcc>
    a65c:	stcge	6, cr15, [r1], {126}	; 0x7e
    a660:	strne	pc, [r4, #-2271]	; 0xfffff721
    a664:			; <UNDEFINED> instruction: 0x46582218
    a668:			; <UNDEFINED> instruction: 0xf7fc4479
    a66c:			; <UNDEFINED> instruction: 0xf89bfb6f
    a670:			; <UNDEFINED> instruction: 0xf7fe2000
    a674:			; <UNDEFINED> instruction: 0xf8dfbc76
    a678:	ldrbtmi	r0, [r8], #-1268	; 0xfffffb0c
    a67c:	svc	0x00a6f7fb
    a680:	mulvs	r3, fp, r8
    a684:	mulvc	ip, fp, r8
    a688:	mulcc	r0, fp, r8
    a68c:			; <UNDEFINED> instruction: 0xf807fb16
    a690:	stmdaeq	sp, {r3, r8, ip, sp, lr, pc}
    a694:			; <UNDEFINED> instruction: 0xf0c04543
    a698:			; <UNDEFINED> instruction: 0xf8bb8420
    a69c:	ldrtmi	r3, [r2], -r4
    a6a0:	andcs	r9, r1, r6, lsl #14
    a6a4:	mulmi	fp, fp, r8
    a6a8:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    a6ac:	ldrbtmi	r9, [r9], #-1029	; 0xfffffbfb
    a6b0:	mulmi	sl, fp, r8
    a6b4:			; <UNDEFINED> instruction: 0xf89b9404
    a6b8:	strls	r4, [r3], #-9
    a6bc:	mulmi	r8, fp, r8
    a6c0:			; <UNDEFINED> instruction: 0xf89b9402
    a6c4:	strls	r4, [r1], #-7
    a6c8:	mulmi	r6, fp, r8
    a6cc:			; <UNDEFINED> instruction: 0xf7fc9400
    a6d0:	orrslt	lr, lr, lr, lsl #16
    a6d4:	ldrne	pc, [ip], #2271	; 0x8df
    a6d8:			; <UNDEFINED> instruction: 0xf8cd465d
    a6dc:	strcs	r8, [r0], #-60	; 0xffffffc4
    a6e0:	sxtab16mi	r4, r8, r9, ror #8
    a6e4:	strtmi	r7, [r2], -fp, ror #22
    a6e8:	strcc	r4, [r1], #-1601	; 0xfffff9bf
    a6ec:	ldrtmi	r2, [sp], #-1
    a6f0:	svc	0x00fcf7fb
    a6f4:	mvnsle	r4, r6, lsr #5
    a6f8:	ldrsbthi	pc, [ip], -sp	; <UNPREDICTABLE>
    a6fc:	mulcs	r0, fp, r8
    a700:			; <UNDEFINED> instruction: 0xf4be4590
    a704:			; <UNDEFINED> instruction: 0xf8dfac2e
    a708:			; <UNDEFINED> instruction: 0x46421470
    a70c:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    a710:	blx	74870a <verblevel@@Base+0x712e76>
    a714:	mulcs	r0, fp, r8
    a718:	stclt	7, cr15, [r3], #-1016	; 0xfffffc08
    a71c:	ldrbeq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    a720:			; <UNDEFINED> instruction: 0xf7fb4478
    a724:			; <UNDEFINED> instruction: 0xf89bef54
    a728:	blcs	596730 <verblevel@@Base+0x560e9c>
    a72c:	addshi	pc, r6, #0, 4
    a730:	vqdmulh.s<illegal width 8>	d18, d0, d6
    a734:			; <UNDEFINED> instruction: 0xf89b8405
    a738:	andcs	r1, r1, r6
    a73c:	mulcc	r4, fp, r8
    a740:	mulcs	r3, fp, r8
    a744:			; <UNDEFINED> instruction: 0xf89b9101
    a748:			; <UNDEFINED> instruction: 0xf8df4005
    a74c:	strls	r1, [r0], #-1076	; 0xfffffbcc
    a750:			; <UNDEFINED> instruction: 0xf7fb4479
    a754:	movwcs	lr, #32716	; 0x7fcc
    a758:	mulcs	r0, fp, r8
    a75c:			; <UNDEFINED> instruction: 0xf4be4293
    a760:			; <UNDEFINED> instruction: 0xf8dfac00
    a764:	ldrmi	r1, [sl], -r0, lsr #8
    a768:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    a76c:	blx	ffbc8764 <verblevel@@Base+0xffb92ed0>
    a770:	mulcs	r0, fp, r8
    a774:	bllt	ffd88774 <verblevel@@Base+0xffd52ee0>
    a778:	streq	pc, [ip], #-2271	; 0xfffff721
    a77c:			; <UNDEFINED> instruction: 0xf7fb4478
    a780:			; <UNDEFINED> instruction: 0xf7ffef26
    a784:			; <UNDEFINED> instruction: 0xf8dfb966
    a788:	ldrbtmi	r0, [r8], #-1028	; 0xfffffbfc
    a78c:	svc	0x001ef7fb
    a790:			; <UNDEFINED> instruction: 0xf43f2f00
    a794:	ubfx	sl, lr, #18, #16
    a798:	ldrbtmi	r4, [r8], #-2301	; 0xfffff703
    a79c:	svc	0x0016f7fb
    a7a0:			; <UNDEFINED> instruction: 0xf43f2e00
    a7a4:	ubfx	sl, r3, #18, #15
    a7a8:	ldrbtmi	r4, [r8], #-2298	; 0xfffff706
    a7ac:	svc	0x000ef7fb
    a7b0:			; <UNDEFINED> instruction: 0xf43f2c00
    a7b4:	strb	sl, [pc, r8, asr #18]!
    a7b8:	strcs	r4, [r4, #-2551]	; 0xfffff609
    a7bc:			; <UNDEFINED> instruction: 0x465b4af7
    a7c0:	stmdals	lr, {r0, r3, r4, r5, r6, sl, lr}
    a7c4:	cdp	8, 1, cr5, cr8, cr2, {4}
    a7c8:	strls	r0, [r0], #-2576	; 0xfffff5f0
    a7cc:			; <UNDEFINED> instruction: 0xf7fc9501
    a7d0:			; <UNDEFINED> instruction: 0xf89bfa05
    a7d4:			; <UNDEFINED> instruction: 0xf7fe2000
    a7d8:	ldmibmi	r1!, {r2, r6, r7, r8, r9, fp, ip, sp, pc}^
    a7dc:	bmi	ffc53bf4 <verblevel@@Base+0xffc1e360>
    a7e0:	ldrbtmi	r4, [r9], #-1627	; 0xfffff9a5
    a7e4:	ldmibmi	r0!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    a7e8:	bmi	ffb93c00 <verblevel@@Base+0xffb5e36c>
    a7ec:	ldrbtmi	r4, [r9], #-1627	; 0xfffff9a5
    a7f0:	stmibmi	lr!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    a7f4:	bmi	ffb93c0c <verblevel@@Base+0xffb5e378>
    a7f8:	ldrbtmi	r4, [r9], #-1627	; 0xfffff9a5
    a7fc:	stmibmi	sp!, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    a800:	bmi	ffb53c18 <verblevel@@Base+0xffb1e384>
    a804:	ldrbtmi	r4, [r9], #-1627	; 0xfffff9a5
    a808:	stmibmi	ip!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    a80c:	bmi	ffb13c24 <verblevel@@Base+0xffade390>
    a810:	ldrbtmi	r4, [r9], #-1627	; 0xfffff9a5
    a814:	stmibmi	fp!, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    a818:	bmi	ffad3c30 <verblevel@@Base+0xffa9e39c>
    a81c:	ldrbtmi	r4, [r9], #-1627	; 0xfffff9a5
    a820:	stmibmi	sl!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    a824:	bmi	ffa93c3c <verblevel@@Base+0xffa5e3a8>
    a828:	ldrbtmi	r4, [r9], #-1627	; 0xfffff9a5
    a82c:	stmibmi	r9!, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    a830:	bmi	ffa53c48 <verblevel@@Base+0xffa1e3b4>
    a834:	ldrbtmi	r4, [r9], #-1627	; 0xfffff9a5
    a838:	stmibmi	r8!, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}^
    a83c:	bmi	ffa13c54 <verblevel@@Base+0xff9de3c0>
    a840:	ldrbtmi	r4, [r9], #-1627	; 0xfffff9a5
    a844:	stmibmi	r7!, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    a848:	bmi	ff9d3c60 <verblevel@@Base+0xff99e3cc>
    a84c:	ldrbtmi	r4, [r9], #-1627	; 0xfffff9a5
    a850:	stmibmi	r6!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    a854:	bmi	ff993c6c <verblevel@@Base+0xff95e3d8>
    a858:	ldrbtmi	r4, [r9], #-1627	; 0xfffff9a5
    a85c:	stmibmi	r5!, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    a860:	bmi	ff953c78 <verblevel@@Base+0xff91e3e4>
    a864:	ldrbtmi	r4, [r9], #-1627	; 0xfffff9a5
    a868:	stmibmi	r4!, {r0, r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    a86c:	bmi	ff913c84 <verblevel@@Base+0xff8de3f0>
    a870:	ldrbtmi	r4, [r9], #-1627	; 0xfffff9a5
    a874:	stmibmi	r3!, {r0, r2, r5, r7, r8, r9, sl, sp, lr, pc}^
    a878:			; <UNDEFINED> instruction: 0xf7ff4479
    a87c:	stmibmi	r2!, {r1, r4, r5, fp, ip, sp, pc}^
    a880:	ldrbtmi	r2, [r9], #-1
    a884:	svc	0x0032f7fb
    a888:	stcllt	7, cr15, [lr, #1016]	; 0x3f8
    a88c:	ldrbtmi	r4, [sl], #-2783	; 0xfffff521
    a890:	svclt	0x0000f7fe
    a894:	ldrbtmi	r4, [sl], #-2782	; 0xfffff522
    a898:	mcrlt	7, 7, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    a89c:	ldrbtmi	r4, [sl], #-2781	; 0xfffff523
    a8a0:	mrclt	7, 6, APSR_nzcv, cr12, cr14, {7}
    a8a4:	ldrbtmi	r4, [sl], #-2780	; 0xfffff524
    a8a8:	mcrlt	7, 6, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    a8ac:	ldrdcs	r4, [r1], -fp
    a8b0:			; <UNDEFINED> instruction: 0xf7fb4479
    a8b4:			; <UNDEFINED> instruction: 0xf7feef1c
    a8b8:	ldmibmi	r9, {r0, r1, r2, r4, r5, r7, r8, sl, fp, ip, sp, pc}^
    a8bc:	ldrbtmi	r2, [r9], #-1
    a8c0:	svc	0x0014f7fb
    a8c4:	ldclt	7, cr15, [r0, #1016]!	; 0x3f8
    a8c8:	ldrbtmi	r4, [r8], #-2262	; 0xfffff72a
    a8cc:	mrc	7, 3, APSR_nzcv, cr14, cr11, {7}
    a8d0:	mulcc	r2, fp, r8
    a8d4:	mcrlt	7, 5, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    a8d8:	sbcslt	r1, r2, #26, 30	; 0x68
    a8dc:			; <UNDEFINED> instruction: 0xf63e2a04
    a8e0:	blmi	ff4760a0 <verblevel@@Base+0xff44080c>
    a8e4:			; <UNDEFINED> instruction: 0xf853447b
    a8e8:			; <UNDEFINED> instruction: 0xf7fe3022
    a8ec:	stmiami	pc, {r3, r5, r6, r7, r8, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    a8f0:			; <UNDEFINED> instruction: 0xf7fb4478
    a8f4:			; <UNDEFINED> instruction: 0xf89bee6c
    a8f8:			; <UNDEFINED> instruction: 0xf89b2000
    a8fc:			; <UNDEFINED> instruction: 0xf7fe3001
    a900:	stmiami	fp, {r1, r3, r7, r9, sl, fp, ip, sp, pc}^
    a904:			; <UNDEFINED> instruction: 0xf7fb4478
    a908:			; <UNDEFINED> instruction: 0xf89bee62
    a90c:			; <UNDEFINED> instruction: 0xf89b2000
    a910:			; <UNDEFINED> instruction: 0xf7fe3001
    a914:	stmiami	r7, {r0, r1, r2, r6, r9, sl, fp, ip, sp, pc}^
    a918:			; <UNDEFINED> instruction: 0xf7fb4478
    a91c:			; <UNDEFINED> instruction: 0xf89bee58
    a920:			; <UNDEFINED> instruction: 0xf89b2000
    a924:			; <UNDEFINED> instruction: 0xf7fe3001
    a928:			; <UNDEFINED> instruction: 0xf89bbcfd
    a92c:	andcs	r2, r1, ip
    a930:	mulcc	fp, fp, r8
    a934:	b	1093d3c <verblevel@@Base+0x105e4a8>
    a938:			; <UNDEFINED> instruction: 0xf89b2808
    a93c:	ldmibmi	lr!, {r1, r3, ip, sp, lr}
    a940:	movwcs	lr, #35395	; 0x8a43
    a944:	ldrbtmi	r4, [r9], #-3773	; 0xfffff143
    a948:	strcs	lr, [r3, -r7, asr #20]
    a94c:			; <UNDEFINED> instruction: 0x463a447e
    a950:	mcr	7, 6, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    a954:	ldrdhi	pc, [r0], #-141	; 0xffffff73
    a958:	strcc	lr, [r1, #-3]
    a95c:			; <UNDEFINED> instruction: 0xf43f2d14
    a960:	blx	9f5870 <verblevel@@Base+0x9bffdc>
    a964:	ldrbeq	pc, [fp, r5, lsl #6]	; <UNPREDICTABLE>
    a968:			; <UNDEFINED> instruction: 0xf858d5f7
    a96c:	ldrtmi	r2, [r1], -r5, lsr #32
    a970:			; <UNDEFINED> instruction: 0xf7fb2001
    a974:			; <UNDEFINED> instruction: 0xe7f0eebc
    a978:	ldrbtmi	r4, [r8], #-2225	; 0xfffff74f
    a97c:	mcr	7, 1, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    a980:	mulcs	r0, fp, r8
    a984:	mulcc	r1, fp, r8
    a988:	stclt	7, cr15, [r5, #1016]	; 0x3f8
    a98c:	ldrbtmi	r4, [r8], #-2221	; 0xfffff753
    a990:	mrc	7, 0, APSR_nzcv, cr12, cr11, {7}
    a994:	mulcs	r0, fp, r8
    a998:	mulcc	r1, fp, r8
    a99c:	mcrlt	7, 1, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    a9a0:	blls	49bb20 <verblevel@@Base+0x46628c>
    a9a4:	andcs	r4, r1, r8, lsr #19
    a9a8:	strcs	r7, [r0, #-2678]	; 0xfffff58a
    a9ac:	ldrbtmi	r4, [r9], #-4007	; 0xfffff059
    a9b0:	addshi	pc, ip, #14614528	; 0xdf0000
    a9b4:	ldrbtmi	r7, [pc], #-2074	; a9bc <__assert_fail@plt+0x41b8>
    a9b8:	strls	r4, [r0], -r3, lsr #12
    a9bc:	mrc	7, 4, APSR_nzcv, cr6, cr11, {7}
    a9c0:			; <UNDEFINED> instruction: 0xf50744f8
    a9c4:	and	r7, r3, r2, lsl #15
    a9c8:	cfstr32cs	mvfx3, [r6, #-4]
    a9cc:	blge	fe307ad0 <verblevel@@Base+0xfe2d223c>
    a9d0:	vpmax.u8	d15, d5, d22
    a9d4:	ldrble	r0, [r7, #2009]!	; 0x7d9
    a9d8:	eorcs	pc, r5, r7, asr r8	; <UNPREDICTABLE>
    a9dc:	andcs	r4, r1, r1, asr #12
    a9e0:	mcr	7, 4, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    a9e4:	blmi	fe7049ac <verblevel@@Base+0xfe6cf118>
    a9e8:			; <UNDEFINED> instruction: 0xf7ff447b
    a9ec:	blmi	fe6b8fd8 <verblevel@@Base+0xfe683744>
    a9f0:			; <UNDEFINED> instruction: 0xf7ff447b
    a9f4:	svclt	0x0000b910
    a9f8:	muleq	r0, ip, r0
    a9fc:	andeq	r3, r2, r6, lsl sl
    aa00:	andeq	r8, r0, sl, ror r0
    aa04:	strheq	r8, [r0], -sl
    aa08:	andeq	r8, r0, r0, asr #1
    aa0c:	andeq	r6, r0, ip, lsl r9
    aa10:	andeq	r7, r0, r8, ror #30
    aa14:	andeq	r3, r2, ip, asr #18
    aa18:	andeq	r7, r0, r6, lsr pc
    aa1c:			; <UNDEFINED> instruction: 0x000068b2
    aa20:	muleq	r0, lr, lr
    aa24:	andeq	r7, r0, r8, lsl #29
    aa28:	andeq	r6, r0, sl, asr r8
    aa2c:	andeq	r8, r0, r2, lsr r8
    aa30:	andeq	r8, r0, r4, lsl #16
    aa34:	andeq	sl, r0, sl, rrx
    aa38:	andeq	r8, r0, r8, ror #16
    aa3c:	andeq	r3, r2, r6, asr r8
    aa40:	muleq	r0, r6, r6
    aa44:	andeq	r8, r0, ip, asr #12
    aa48:			; <UNDEFINED> instruction: 0x000086b2
    aa4c:	andeq	r8, r0, ip, asr r5
    aa50:			; <UNDEFINED> instruction: 0x000086b8
    aa54:	andeq	r8, r0, r4, ror r6
    aa58:	andeq	r6, r0, r0, asr #13
    aa5c:	andeq	r8, r0, ip, lsl #9
    aa60:	andeq	r8, r0, sl, asr r4
    aa64:	andeq	r8, r0, r8, lsr #9
    aa68:	andeq	r3, r2, sl, lsl #13
    aa6c:	muleq	r0, r0, lr
    aa70:	andeq	r8, r0, r2, lsr r3
    aa74:	andeq	r8, r0, ip, lsl #6
    aa78:	andeq	r8, r0, r8, asr r3
    aa7c:	andeq	r8, r0, r6, lsl #6
    aa80:	andeq	r6, r0, lr, asr r5
    aa84:	strdeq	r8, [r0], -r6
    aa88:	andeq	r9, r0, r4, lsl #27
    aa8c:	ldrdeq	r9, [r0], -ip
    aa90:	ldrdeq	r6, [r0], -ip
    aa94:	andeq	r8, r0, lr, lsr r1
    aa98:	andeq	r8, r0, r4, lsl r1
    aa9c:	andeq	r6, r0, r0, ror #8
    aaa0:	andeq	r7, r0, r8, asr sl
    aaa4:	andeq	r7, r0, sl, lsl #30
    aaa8:	andeq	r7, r0, r2, ror pc
    aaac:	andeq	r6, r0, r0, asr #7
    aab0:	andeq	r8, r0, r0, asr #18
    aab4:	andeq	r8, r0, r6, lsr #18
    aab8:	andeq	r7, r0, ip, lsr #11
    aabc:	andeq	r8, r0, ip, asr sl
    aac0:	andeq	r8, r0, r4, ror sl
    aac4:	andeq	r7, r0, ip, ror r5
    aac8:	andeq	r8, r0, r0, lsl #21
    aacc:	muleq	r0, r4, sl
    aad0:	muleq	r0, r4, sl
    aad4:	andeq	r8, r0, ip, ror #21
    aad8:			; <UNDEFINED> instruction: 0x000062b6
    aadc:	andeq	r8, r0, ip, ror #11
    aae0:	andeq	r8, r0, r8, asr #11
    aae4:	andeq	r8, r0, sl, ror r6
    aae8:	andeq	r6, r0, r8, lsr #4
    aaec:	andeq	r8, r0, r6, ror #12
    aaf0:	andeq	r8, r0, r4, asr #12
    aaf4:	andeq	r8, r0, r0, asr #13
    aaf8:	andeq	r8, r0, sl, asr r6
    aafc:	ldrdeq	r8, [r0], -r4
    ab00:	andeq	r6, r0, lr, asr r1
    ab04:	andeq	r8, r0, ip, ror #25
    ab08:	ldrdeq	r8, [r0], -sl
    ab0c:	andeq	r7, r0, r8, ror r3
    ab10:	andeq	r8, r0, r8, asr #26
    ab14:	andeq	r8, r0, ip, asr #26
    ab18:	andeq	r7, r0, r0, asr #6
    ab1c:	strdeq	r8, [r0], -r0
    ab20:	andeq	r8, r0, r8, lsl #16
    ab24:	andeq	r7, r0, r0, lsl r3
    ab28:	andeq	r8, r0, r4, lsl r8
    ab2c:	andeq	r8, r0, r8, lsr #16
    ab30:	andeq	r8, r0, r8, lsr #16
    ab34:	andeq	r8, r0, r0, lsl #17
    ab38:	andeq	r6, r0, r4, asr r0
    ab3c:	andeq	r8, r0, lr, lsl lr
    ab40:	andeq	r3, r2, ip, lsl #1
    ab44:	andeq	r8, r0, r0, lsl #28
    ab48:	andeq	r3, r2, r8, rrx
    ab4c:	andeq	r8, r0, r0, lsl lr
    ab50:	andeq	r3, r2, r4, asr #32
    ab54:	andeq	r8, r0, r0, lsr #28
    ab58:			; <UNDEFINED> instruction: 0x00005fb4
    ab5c:	andeq	r8, r0, sl, lsr #28
    ab60:	andeq	r8, r0, r0, lsr lr
    ab64:	andeq	r8, r0, lr, lsr lr
    ab68:	andeq	r5, r0, r4, asr pc
    ab6c:	strheq	r8, [r0], -sl
    ab70:	muleq	r0, r6, r0
    ab74:	strdeq	r8, [r0], -r4
    ab78:	andeq	r5, r0, lr, lsr #29
    ab7c:			; <UNDEFINED> instruction: 0x00008bb0
    ab80:	muleq	r0, r4, fp
    ab84:	andeq	r5, r0, r2, asr lr
    ab88:	ldrdeq	r7, [r0], -r4
    ab8c:	andeq	r7, r0, sl, lsr #15
    ab90:	andeq	r7, r0, lr, ror r7
    ab94:	andeq	r7, r0, sl, asr #14
    ab98:	andeq	r7, r0, ip, lsr r3
    ab9c:	andeq	r0, r0, r4, ror #2
    aba0:	strdeq	r7, [r0], -r6
    aba4:	andeq	r0, r0, r8, lsr #3
    aba8:	ldrdeq	r7, [r0], -r6
    abac:			; <UNDEFINED> instruction: 0x000072ba
    abb0:	andeq	r0, r0, r8, ror #2
    abb4:	muleq	r0, lr, r2
    abb8:	muleq	r0, ip, r1
    abbc:	andeq	r7, r0, r2, lsl #5
    abc0:	andeq	r0, r0, r4, asr #2
    abc4:	andeq	r7, r0, r6, ror #4
    abc8:	andeq	r0, r0, r0, lsr #3
    abcc:	andeq	r7, r0, r6, asr #5
    abd0:	andeq	r0, r0, ip, ror #2
    abd4:	andeq	r7, r0, lr, lsr r2
    abd8:	andeq	r0, r0, r8, ror r1
    abdc:	andeq	r7, r0, r2, lsr #4
    abe0:	andeq	r0, r0, ip, lsl #3
    abe4:	andeq	r7, r0, sl, lsl #4
    abe8:	andeq	r0, r0, r4, ror r1
    abec:	andeq	r7, r0, lr, ror #3
    abf0:	andeq	r0, r0, ip, lsr r1
    abf4:	ldrdeq	r7, [r0], -r2
    abf8:	andeq	r0, r0, r8, asr r1
    abfc:			; <UNDEFINED> instruction: 0x000071be
    ac00:	muleq	r0, r8, r1
    ac04:	muleq	r0, r4, r2
    ac08:	ldrdeq	r8, [r0], -sl
    ac0c:			; <UNDEFINED> instruction: 0x00006fb6
    ac10:	andeq	r6, r0, lr, lsr #31
    ac14:	andeq	r6, r0, lr, lsl #31
    ac18:	andeq	fp, r0, lr, lsl sp
    ac1c:			; <UNDEFINED> instruction: 0x00008fbc
    ac20:			; <UNDEFINED> instruction: 0x00008fbe
    ac24:	andeq	r8, r0, r2, lsl #26
    ac28:	andeq	fp, r0, ip, ror #23
    ac2c:	andeq	r5, r0, r0, lsr #4
    ac30:	andeq	r5, r0, ip, lsl #4
    ac34:	strdeq	r5, [r0], -r8
    ac38:	andeq	r7, r0, r6, lsl sp
    ac3c:	andeq	r9, r0, r0, ror #9
    ac40:	muleq	r0, r6, r1
    ac44:	andeq	r5, r0, r2, lsl #3
    ac48:	muleq	r0, lr, sl
    ac4c:	andeq	r2, r2, lr, ror #24
    ac50:	andeq	r9, r0, ip, ror #8
    ac54:	andeq	r6, r0, r8, lsr #28
    ac58:	andeq	r6, r0, r0, lsr #28
    ac5c:	mulne	r6, fp, r8
    ac60:			; <UNDEFINED> instruction: 0xf89b2001
    ac64:			; <UNDEFINED> instruction: 0xf89b3004
    ac68:	tstls	r1, r3
    ac6c:	mulmi	r5, fp, r8
    ac70:	strne	pc, [r4], #2271	; 0x8df
    ac74:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    ac78:	ldc	7, cr15, [r8, #-1004]!	; 0xfffffc14
    ac7c:	andeq	pc, r7, fp, lsl #2
    ac80:			; <UNDEFINED> instruction: 0xf82cf7fc
    ac84:	ldrbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    ac88:			; <UNDEFINED> instruction: 0x46024479
    ac8c:			; <UNDEFINED> instruction: 0xf7fb2001
    ac90:	tstcs	r7, #2944	; 0xb80
    ac94:			; <UNDEFINED> instruction: 0xf8dfe560
    ac98:	ldrbtmi	r0, [r8], #-1128	; 0xfffffb98
    ac9c:	ldc	7, cr15, [r6], {251}	; 0xfb
    aca0:	stmdalt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    aca4:	ldrbeq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    aca8:			; <UNDEFINED> instruction: 0xf7fb4478
    acac:			; <UNDEFINED> instruction: 0xf7feec90
    acb0:			; <UNDEFINED> instruction: 0xf8dfbfa7
    acb4:	ldrbtmi	r3, [fp], #-1108	; 0xfffffbac
    acb8:			; <UNDEFINED> instruction: 0xf8dfe497
    acbc:	ldrbtmi	r3, [fp], #-1104	; 0xfffffbb0
    acc0:			; <UNDEFINED> instruction: 0xf8dfe481
    acc4:	ldrbtmi	r3, [fp], #-1100	; 0xfffffbb4
    acc8:			; <UNDEFINED> instruction: 0xf8dfe46b
    accc:	ldrbtmi	r0, [r8], #-1096	; 0xfffffbb8
    acd0:	ldcl	7, cr15, [ip], #-1004	; 0xfffffc14
    acd4:	mcrlt	7, 6, pc, cr9, cr14, {7}	; <UNPREDICTABLE>
    acd8:	ldrtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    acdc:	ldr	r4, [r6], #-1146	; 0xfffffb86
    ace0:	ldrtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    ace4:			; <UNDEFINED> instruction: 0xf7ff447a
    ace8:			; <UNDEFINED> instruction: 0xf8dfbbfa
    acec:	ldrbtmi	r2, [sl], #-1076	; 0xfffffbcc
    acf0:	bllt	ff688cf4 <verblevel@@Base+0xff653460>
    acf4:	strtcs	pc, [ip], #-2271	; 0xfffff721
    acf8:			; <UNDEFINED> instruction: 0xf7ff447a
    acfc:			; <UNDEFINED> instruction: 0xf8dfbad2
    ad00:	ldrbtmi	r2, [sl], #-1064	; 0xfffffbd8
    ad04:	blt	fed88d08 <verblevel@@Base+0xfed53474>
    ad08:	strteq	pc, [r0], #-2271	; 0xfffff721
    ad0c:			; <UNDEFINED> instruction: 0xf7fb4478
    ad10:			; <UNDEFINED> instruction: 0xf7ffec5e
    ad14:			; <UNDEFINED> instruction: 0xf8dfb80e
    ad18:	ldrbtmi	r0, [r8], #-1048	; 0xfffffbe8
    ad1c:	mrrc	7, 15, pc, r6, cr11	; <UNPREDICTABLE>
    ad20:	mrclt	7, 4, APSR_nzcv, cr15, cr14, {7}
    ad24:	streq	pc, [ip], #-2271	; 0xfffff721
    ad28:			; <UNDEFINED> instruction: 0xf7fb4478
    ad2c:			; <UNDEFINED> instruction: 0xf7feec50
    ad30:			; <UNDEFINED> instruction: 0xf8dfbe94
    ad34:	ldrbtmi	r2, [sl], #-1028	; 0xfffffbfc
    ad38:	ldcllt	7, cr15, [ip, #-1016]!	; 0xfffffc08
    ad3c:	ldrbtmi	r4, [r8], #-2303	; 0xfffff701
    ad40:	mcrr	7, 15, pc, r4, cr11	; <UNPREDICTABLE>
    ad44:	mrclt	7, 3, APSR_nzcv, cr8, cr14, {7}
    ad48:	ldrbtmi	r4, [r8], #-2301	; 0xfffff703
    ad4c:	ldc	7, cr15, [lr], #-1004	; 0xfffffc14
    ad50:	mcrlt	7, 3, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    ad54:	ldrbtmi	r4, [r8], #-2299	; 0xfffff705
    ad58:	ldc	7, cr15, [r8], #-1004	; 0xfffffc14
    ad5c:	ldcllt	7, cr15, [r7, #1016]	; 0x3f8
    ad60:	ldrbtmi	r4, [r8], #-2297	; 0xfffff707
    ad64:	ldc	7, cr15, [r2], #-1004	; 0xfffffc14
    ad68:	ldmiblt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ad6c:	ldrbtmi	r4, [r8], #-2295	; 0xfffff709
    ad70:	stc	7, cr15, [ip], #-1004	; 0xfffffc14
    ad74:	ldmdblt	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ad78:			; <UNDEFINED> instruction: 0x27004df5
    ad7c:	ldrbtmi	r4, [sp], #-2549	; 0xfffff60b
    ad80:	ldrcc	r4, [r8, #1145]!	; 0x479
    ad84:	strcc	lr, [r1, -r3]
    ad88:			; <UNDEFINED> instruction: 0xf43f2f13
    ad8c:	blx	a365b8 <verblevel@@Base+0xa00d24>
    ad90:	ldrbeq	pc, [fp, r7, lsl #6]	; <UNPREDICTABLE>
    ad94:			; <UNDEFINED> instruction: 0xf855d5f7
    ad98:	andcs	r2, r1, r7, lsr #32
    ad9c:			; <UNDEFINED> instruction: 0xf7fb910f
    ada0:	stmdbls	pc, {r1, r2, r5, r7, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    ada4:	stmiami	ip!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    ada8:			; <UNDEFINED> instruction: 0xf7fb4478
    adac:			; <UNDEFINED> instruction: 0xf7ffec10
    adb0:	stmiami	sl!, {r0, r1, r2, r5, r6, r7, r8, fp, ip, sp, pc}^
    adb4:			; <UNDEFINED> instruction: 0xf7fb4478
    adb8:			; <UNDEFINED> instruction: 0xf7feec0a
    adbc:	cdpge	15, 7, cr11, cr9, cr7, {7}
    adc0:	movwls	r4, #63001	; 0xf619
    adc4:			; <UNDEFINED> instruction: 0xf7fd4630
    adc8:			; <UNDEFINED> instruction: 0xf89bfb25
    adcc:	blls	3d2dd4 <verblevel@@Base+0x39d540>
    add0:	vpmax.s8	d18, d0, d14
    add4:			; <UNDEFINED> instruction: 0xf89b8158
    add8:	andcs	r7, r1, r6
    addc:			; <UNDEFINED> instruction: 0xf89b49e0
    ade0:	ldrbtmi	r2, [r9], #-3
    ade4:	strls	r9, [r1, -r0, lsl #12]
    ade8:	stc	7, cr15, [r0], {251}	; 0xfb
    adec:			; <UNDEFINED> instruction: 0xf89b49dd
    adf0:	strtmi	r2, [r3], -r7
    adf4:	andcs	r4, r1, r9, ror r4
    adf8:	ldcl	7, cr15, [r8], #-1004	; 0xfffffc14
    adfc:	mulne	lr, fp, r8
    ae00:			; <UNDEFINED> instruction: 0xf8bb2001
    ae04:			; <UNDEFINED> instruction: 0xf8bb300a
    ae08:			; <UNDEFINED> instruction: 0xf1012008
    ae0c:	tstls	r1, pc, lsl #12
    ae10:			; <UNDEFINED> instruction: 0x700cf8bb
    ae14:			; <UNDEFINED> instruction: 0x970049d4
    ae18:			; <UNDEFINED> instruction: 0xf7fb4479
    ae1c:			; <UNDEFINED> instruction: 0xf89bec68
    ae20:	movwcs	r1, #14
    ae24:	andeq	lr, r6, #11264	; 0x2c00
    ae28:	addsmi	r4, r9, #32505856	; 0x1f00000
    ae2c:	movwcc	sp, #6406	; 0x1906
    ae30:	stceq	8, cr15, [r1, #-72]	; 0xffffffb8
    ae34:	b	1015a48 <verblevel@@Base+0xfe01b4>
    ae38:	mvnsle	r2, r7, lsl #14
    ae3c:	ldrtmi	r4, [sl], -fp, asr #19
    ae40:	ldrbtmi	r2, [r9], #-1
    ae44:	mrrc	7, 15, pc, r2, cr11	; <UNPREDICTABLE>
    ae48:			; <UNDEFINED> instruction: 0xf0002d01
    ae4c:			; <UNDEFINED> instruction: 0xf8df8102
    ae50:	strcs	r8, [r0, #-800]	; 0xfffffce0
    ae54:	ldrbtmi	r4, [r8], #2503	; 0x9c7
    ae58:			; <UNDEFINED> instruction: 0xf1084479
    ae5c:	and	r0, r3, r0, ror #16
    ae60:	cfldr32cs	mvfx3, [r3, #-4]
    ae64:	ldmdbge	r4!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    ae68:	vpmax.u8	d15, d5, d23
    ae6c:	ldrble	r0, [r7, #2010]!	; 0x7da
    ae70:	eorcs	pc, r5, r8, asr r8	; <UNPREDICTABLE>
    ae74:	tstls	pc, r1
    ae78:	ldc	7, cr15, [r8], #-1004	; 0xfffffc14
    ae7c:	strb	r9, [pc, pc, lsl #18]!
    ae80:	ldrbtmi	r4, [r8], #-2237	; 0xfffff743
    ae84:	bl	fe8c8e78 <verblevel@@Base+0xfe8935e4>
    ae88:	svclt	0x00dbf7fe
    ae8c:	ldrbtmi	r4, [r8], #-2235	; 0xfffff745
    ae90:	bl	fe748e84 <verblevel@@Base+0xfe7135f0>
    ae94:	ldmdalt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ae98:			; <UNDEFINED> instruction: 0x261948b9
    ae9c:			; <UNDEFINED> instruction: 0xf7fb4478
    aea0:			; <UNDEFINED> instruction: 0xf7feeb96
    aea4:	ldmmi	r7!, {r0, r3, r5, r7, sl, fp, ip, sp, pc}
    aea8:			; <UNDEFINED> instruction: 0xf7fb4478
    aeac:			; <UNDEFINED> instruction: 0xf7ffeb90
    aeb0:	ldmmi	r5!, {r0, r1, r2, r3, r7, r9, fp, ip, sp, pc}
    aeb4:			; <UNDEFINED> instruction: 0xf7fb4478
    aeb8:			; <UNDEFINED> instruction: 0xf7ffeb8a
    aebc:			; <UNDEFINED> instruction: 0xf8dbba3d
    aec0:	andcs	r4, r1, r2, lsr #32
    aec4:			; <UNDEFINED> instruction: 0xf8db49b1
    aec8:			; <UNDEFINED> instruction: 0xf8db301e
    aecc:	ldrbtmi	r2, [r9], #-26	; 0xffffffe6
    aed0:			; <UNDEFINED> instruction: 0xf7fb9400
    aed4:			; <UNDEFINED> instruction: 0xf7feec0c
    aed8:	stmiami	sp!, {r0, r1, r4, r5, r6, r7, sl, fp, ip, sp, pc}
    aedc:			; <UNDEFINED> instruction: 0xf7fb4478
    aee0:			; <UNDEFINED> instruction: 0xf7ffeb76
    aee4:	stmiami	fp!, {r1, r3, r4, r6, r7, r8, r9, fp, ip, sp, pc}
    aee8:			; <UNDEFINED> instruction: 0xf7fb4478
    aeec:			; <UNDEFINED> instruction: 0xf7ffeb70
    aef0:	stmiami	r9!, {r0, r1, r2, r6, r7, r9, fp, ip, sp, pc}
    aef4:			; <UNDEFINED> instruction: 0xf7fb4478
    aef8:			; <UNDEFINED> instruction: 0xf7ffeb6a
    aefc:	stmiami	r7!, {r0, r4, r7, r8, fp, ip, sp, pc}
    af00:	ldrbtmi	r2, [r8], #-1307	; 0xfffffae5
    af04:	bl	18c8ef8 <verblevel@@Base+0x1893664>
    af08:	stmiblt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    af0c:	ldrbtmi	r4, [r8], #-2212	; 0xfffff75c
    af10:	bl	1748f04 <verblevel@@Base+0x1713670>
    af14:	ldcllt	7, cr15, [pc], #-1016	; ab24 <__assert_fail@plt+0x4320>
    af18:			; <UNDEFINED> instruction: 0x4016f8db
    af1c:	stmibmi	r1!, {r0, sp}
    af20:	mulscc	r5, fp, r8
    af24:			; <UNDEFINED> instruction: 0x2011f8db
    af28:	strls	r4, [r0], #-1145	; 0xfffffb87
    af2c:	bl	ff7c8f20 <verblevel@@Base+0xff79368c>
    af30:	stclt	7, cr15, [r8], #1016	; 0x3f8
    af34:	ldrbtmi	r4, [r8], #-2204	; 0xfffff764
    af38:	bl	1248f2c <verblevel@@Base+0x1213698>
    af3c:	stclt	7, cr15, [r2], {254}	; 0xfe
    af40:	ldrbtmi	r4, [r8], #-2202	; 0xfffff766
    af44:	bl	10c8f38 <verblevel@@Base+0x10936a4>
    af48:	mulne	r6, fp, r8
    af4c:	mulcc	r4, fp, r8
    af50:			; <UNDEFINED> instruction: 0xf89b2001
    af54:	tstls	r1, r3
    af58:	mulmi	r5, fp, r8
    af5c:	strls	r4, [r0], #-2452	; 0xfffff66c
    af60:			; <UNDEFINED> instruction: 0xf7fb4479
    af64:	movwcs	lr, #31684	; 0x7bc4
    af68:	bllt	ffdc8f6c <verblevel@@Base+0xffd936d8>
    af6c:	ldrbtmi	r4, [r8], #-2193	; 0xfffff76f
    af70:	bl	b48f64 <verblevel@@Base+0xb136d0>
    af74:	bllt	288f78 <verblevel@@Base+0x2536e4>
    af78:	ldrbtmi	r4, [r8], #-2191	; 0xfffff771
    af7c:	bl	9c8f70 <verblevel@@Base+0x9936dc>
    af80:	blt	ff888f84 <verblevel@@Base+0xff8536f0>
    af84:	ldrbtmi	r4, [r8], #-2189	; 0xfffff773
    af88:	bl	848f7c <verblevel@@Base+0x8136e8>
    af8c:	blt	ff708f90 <verblevel@@Base+0xff6d36fc>
    af90:	andcs	r4, r1, fp, lsl #19
    af94:	mulscs	fp, fp, r8
    af98:			; <UNDEFINED> instruction: 0xf7fb4479
    af9c:			; <UNDEFINED> instruction: 0xf7ffeba8
    afa0:	stmmi	r8, {r0, r3, r5, r7, r8, fp, ip, sp, pc}
    afa4:			; <UNDEFINED> instruction: 0xf7fb4478
    afa8:			; <UNDEFINED> instruction: 0xf7ffeb12
    afac:	stmmi	r6, {r1, r2, r4, r7, r8, fp, ip, sp, pc}
    afb0:			; <UNDEFINED> instruction: 0xf7fb4478
    afb4:			; <UNDEFINED> instruction: 0xf7ffeb0c
    afb8:	stmmi	r4, {r4, r7, r8, fp, ip, sp, pc}
    afbc:			; <UNDEFINED> instruction: 0xf7fb4478
    afc0:			; <UNDEFINED> instruction: 0xf7ffeb06
    afc4:	stmmi	r2, {r1, r3, r7, r8, fp, ip, sp, pc}
    afc8:	ldrbtmi	r2, [r8], #-1544	; 0xfffff9f8
    afcc:	b	fffc8fc0 <verblevel@@Base+0xfff9372c>
    afd0:	mulne	r6, fp, r8
    afd4:	mulcs	r3, fp, r8
    afd8:	blls	3d2fe4 <verblevel@@Base+0x39d750>
    afdc:	ldmdbmi	sp!, {r0, r8, ip, pc}^
    afe0:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
    afe4:	bl	fe0c8fd8 <verblevel@@Base+0xfe093744>
    afe8:			; <UNDEFINED> instruction: 0xf89b497b
    afec:	strtmi	r2, [r3], -r7
    aff0:	andcs	r4, r1, r9, ror r4
    aff4:	bl	1ec8fe8 <verblevel@@Base+0x1e93754>
    aff8:	stmdalt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    affc:	strcs	r2, [r6], #-1543	; 0xfffff9f9
    b000:	mrclt	7, 1, APSR_nzcv, cr6, cr14, {7}
    b004:			; <UNDEFINED> instruction: 0x462a4975
    b008:	strtmi	r2, [ip], -r1
    b00c:	strls	r4, [pc, #-1145]	; ab9b <__assert_fail@plt+0x4397>
    b010:			; <UNDEFINED> instruction: 0xf7fb46a8
    b014:	strtmi	lr, [pc], -ip, ror #22
    b018:	ldrls	r4, [r2, #-1582]	; 0xfffff9d2
    b01c:			; <UNDEFINED> instruction: 0xf43e2c00
    b020:			; <UNDEFINED> instruction: 0xf7ffad12
    b024:	stmdami	lr!, {r0, r3, r4, r5, r7, r8, r9, fp, ip, sp, pc}^
    b028:	ldrbtmi	r2, [r8], #-1561	; 0xfffff9e7
    b02c:	b	ff3c9020 <verblevel@@Base+0xff39378c>
    b030:	bllt	ff8c9030 <verblevel@@Base+0xff89379c>
    b034:	tstcs	r7, r8, lsl #8
    b038:	andcs	r2, r5, #25165824	; 0x1800000
    b03c:	ldclt	7, cr15, [r3], {254}	; 0xfe
    b040:	ldrbtmi	r4, [r8], #-2152	; 0xfffff798
    b044:	b	ff0c9038 <verblevel@@Base+0xff0937a4>
    b048:	blt	1f8904c <verblevel@@Base+0x1f537b8>
    b04c:			; <UNDEFINED> instruction: 0xf7fe46b0
    b050:	stclmi	15, cr11, [r5, #-596]!	; 0xfffffdac
    b054:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b058:	ldrbtmi	r4, [sp], #-2404	; 0xfffff69c
    b05c:	strbcc	r4, [r0, #-1145]!	; 0xfffffb87
    b060:			; <UNDEFINED> instruction: 0xf108e005
    b064:			; <UNDEFINED> instruction: 0xf1b80801
    b068:			; <UNDEFINED> instruction: 0xf43f0f16
    b06c:	blx	9f5138 <verblevel@@Base+0x9bf8a4>
    b070:	ldrbeq	pc, [r8, r8, lsl #6]	; <UNPREDICTABLE>
    b074:			; <UNDEFINED> instruction: 0xf855d5f5
    b078:	andcs	r2, r1, r8, lsr #32
    b07c:			; <UNDEFINED> instruction: 0xf7fb910f
    b080:	stmdbls	pc, {r1, r2, r4, r5, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    b084:	ldmdami	sl, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    b088:	ldrbtmi	r9, [r8], #-783	; 0xfffffcf1
    b08c:	b	fe7c9080 <verblevel@@Base+0xfe7937ec>
    b090:	mulvc	r6, fp, r8
    b094:	andcs	r4, r1, r7, asr r9
    b098:	mulcs	r3, fp, r8
    b09c:	ldrbtmi	r9, [r9], #-2831	; 0xfffff4f1
    b0a0:	strls	r9, [r1, -r0, lsl #12]
    b0a4:	bl	8c9098 <verblevel@@Base+0x893804>
    b0a8:			; <UNDEFINED> instruction: 0xf89b4953
    b0ac:	strtmi	r2, [r3], -r7
    b0b0:	andcs	r4, r1, r9, ror r4
    b0b4:	bl	6c90a8 <verblevel@@Base+0x693814>
    b0b8:			; <UNDEFINED> instruction: 0xf7fbe6a0
    b0bc:	stmdbmi	pc, {r2, r3, r5, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    b0c0:	strcs	r2, [r0], #-1
    b0c4:			; <UNDEFINED> instruction: 0xf7fb4479
    b0c8:			; <UNDEFINED> instruction: 0x4658eb12
    b0cc:	blne	109114 <verblevel@@Base+0xd3880>
    b0d0:			; <UNDEFINED> instruction: 0xf7fb3903
    b0d4:			; <UNDEFINED> instruction: 0xf7fffd69
    b0d8:	stmdbmi	r9, {r1, r2, fp, ip, sp, pc}^
    b0dc:	strcs	r2, [r0, #-1]
    b0e0:			; <UNDEFINED> instruction: 0xf7fb4479
    b0e4:	ldrbmi	lr, [r8], -r4, lsl #22
    b0e8:	blne	109130 <verblevel@@Base+0xd389c>
    b0ec:			; <UNDEFINED> instruction: 0xf7fb3903
    b0f0:			; <UNDEFINED> instruction: 0xf7fefd5b
    b0f4:	svclt	0x0000be0d
    b0f8:	andeq	r8, r0, lr, ror #12
    b0fc:	andeq	r9, r0, r0, lsl #3
    b100:	andeq	r4, r0, r6, ror lr
    b104:	andeq	r4, r0, r8, ror #28
    b108:			; <UNDEFINED> instruction: 0x0000f3b6
    b10c:	andeq	pc, r0, lr, lsr #7
    b110:	andeq	pc, r0, r6, lsr #7
    b114:	ldrdeq	r7, [r0], -lr
    b118:	andeq	r6, r0, ip, lsr fp
    b11c:	andeq	r6, r0, r4, lsr fp
    b120:	andeq	r6, r0, sl, lsr #22
    b124:	andeq	r6, r0, r0, lsr #22
    b128:	andeq	r6, r0, r6, lsl fp
    b12c:	andeq	r4, r0, r4, lsl #28
    b130:	andeq	r7, r0, r2, ror #4
    b134:	andeq	r7, r0, r8, lsr r2
    b138:	andeq	fp, r0, lr, lsl #17
    b13c:	muleq	r0, r2, r1
    b140:	andeq	r7, r0, lr, asr r1
    b144:			; <UNDEFINED> instruction: 0x00004dba
    b148:	andeq	r4, r0, lr, lsr #27
    b14c:	andeq	r4, r0, r2, lsr #27
    b150:	andeq	r2, r2, r6, lsr #17
    b154:	andeq	r9, r0, ip, lsr #1
    b158:	andeq	r4, r0, r8, ror #26
    b15c:	andeq	r4, r0, ip, asr sp
    b160:	andeq	r9, r0, sl, asr r0
    b164:	strheq	r9, [r0], -r0
    b168:	andeq	r7, r0, ip, asr r3
    b16c:	andeq	r7, r0, lr, asr #7
    b170:	andeq	r2, r2, lr, asr #15
    b174:	ldrdeq	r8, [r0], -r4
    b178:	andeq	r4, r0, lr, lsl #25
    b17c:	andeq	r4, r0, r2, lsl #25
    b180:	andeq	r7, r0, r8, lsr #31
    b184:	andeq	r4, r0, r8, ror #24
    b188:	andeq	r4, r0, ip, asr ip
    b18c:	andeq	r8, r0, r6, ror #3
    b190:	andeq	r4, r0, r4, lsr ip
    b194:	andeq	r4, r0, r8, lsr #24
    b198:	andeq	r4, r0, ip, lsl ip
    b19c:	andeq	r7, r0, r6, lsr ip
    b1a0:	andeq	r4, r0, r2, lsl #24
    b1a4:	andeq	r8, r0, ip, lsl #1
    b1a8:			; <UNDEFINED> instruction: 0x00007fb6
    b1ac:	andeq	r4, r0, lr, asr #23
    b1b0:	andeq	r8, r0, r4, lsl #7
    b1b4:	andeq	r4, r0, r2, lsr #23
    b1b8:	andeq	r7, r0, r2, lsr lr
    b1bc:	andeq	r7, r0, r2, lsl #28
    b1c0:	andeq	r7, r0, r8, ror #28
    b1c4:	ldrdeq	r7, [r0], -r4
    b1c8:	strdeq	r7, [r0], -ip
    b1cc:	andeq	r7, r0, ip, asr #27
    b1d0:	andeq	r4, r0, r6, asr #22
    b1d4:	andeq	r8, r0, sl, asr lr
    b1d8:			; <UNDEFINED> instruction: 0x00008eb4
    b1dc:	andeq	r6, r0, r0, lsr lr
    b1e0:	andeq	r7, r0, r2, lsl #28
    b1e4:	andeq	r7, r0, r6, lsr sp
    b1e8:	andeq	r2, r2, sl, asr #11
    b1ec:	ldrdeq	r8, [r0], -r0
    b1f0:	andeq	r4, r0, r6, lsl #21
    b1f4:	muleq	r0, lr, sp
    b1f8:	strdeq	r8, [r0], -r4
    b1fc:	andeq	r6, r0, r8, asr #20
    b200:	andeq	r6, r0, r0, lsr #30
    b204:	svcmi	0x00f0e92d
    b208:	cfldr32vc	mvfx15, [fp, #-692]!	; 0xfffffd4c
    b20c:			; <UNDEFINED> instruction: 0xf10d4e4c
    b210:	blmi	130dfa8 <verblevel@@Base+0x12d8714>
    b214:	beq	ff947650 <verblevel@@Base+0xff911dbc>
    b218:			; <UNDEFINED> instruction: 0x460c447e
    b21c:	stmdbhi	sl, {r0, r2, r9, sl, lr}
    b220:			; <UNDEFINED> instruction: 0x465858f3
    b224:			; <UNDEFINED> instruction: 0xf50d2180
    b228:	ldmdavs	fp, {r1, r4, r5, r6, r7, fp, ip, sp, lr}
    b22c:			; <UNDEFINED> instruction: 0xf04f93b9
    b230:			; <UNDEFINED> instruction: 0xf0030300
    b234:	stmdbhi	r3!, {r0, r3, r4, r8, sl, fp, ip, sp, lr, pc}^
    b238:	stmdbhi	r2!, {r4, r6, r9, sl, lr}
    b23c:			; <UNDEFINED> instruction: 0xf0032180
    b240:	blge	168a6fc <verblevel@@Base+0x1654e68>
    b244:	ldmdbvc	r9, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
    b248:	ldrmi	r7, [r8], -r2, lsr #18
    b24c:	tstls	r7, #128, 2
    b250:	ldc2	0, cr15, [lr, #-12]!
    b254:	strbmi	r7, [r0], -r3, ror #18
    b258:	orrcs	r7, r0, r2, lsr #18
    b25c:	ldc2l	0, cr15, [r2, #-12]
    b260:	stmdbvc	r2!, {r0, r1, r5, r7, r8, fp, ip, sp, lr}^
    b264:	stmdbvc	r1!, {r3, r6, r9, sl, lr}
    b268:	stc2	7, cr15, [r0, #-1012]	; 0xfffffc0c
    b26c:	strtmi	r7, [r8], -r1, lsr #23
    b270:			; <UNDEFINED> instruction: 0xf892f004
    b274:	strmi	r7, [r7], -r1, ror #23
    b278:			; <UNDEFINED> instruction: 0xf0044628
    b27c:	stcvc	8, cr15, [r1], #-564	; 0xfffffdcc
    b280:	strtmi	r4, [r8], -r6, lsl #12
    b284:			; <UNDEFINED> instruction: 0xf888f004
    b288:	stmdahi	r3!, {r1, r5, r7, r8, fp, pc}^
    b28c:	mulsgt	r1, r4, r8
    b290:			; <UNDEFINED> instruction: 0xf8cd9917
    b294:			; <UNDEFINED> instruction: 0xf894b028
    b298:			; <UNDEFINED> instruction: 0xf8cdb010
    b29c:	blx	17f3364 <verblevel@@Base+0x17bdad0>
    b2a0:	ldrls	pc, [r2], -r2, lsl #21
    b2a4:			; <UNDEFINED> instruction: 0x97100a12
    b2a8:	ldrls	r4, [r4, #-1541]	; 0xfffff9fb
    b2ac:	mul	pc, r4, r8	; <UNPREDICTABLE>
    b2b0:			; <UNDEFINED> instruction: 0xf8cd2001
    b2b4:			; <UNDEFINED> instruction: 0xf894901c
    b2b8:			; <UNDEFINED> instruction: 0xf8cd900e
    b2bc:			; <UNDEFINED> instruction: 0xf8b48014
    b2c0:	tstls	r3, sl
    b2c4:	eorsge	pc, r8, sp, asr #17
    b2c8:			; <UNDEFINED> instruction: 0xa008f8b4
    b2cc:	sbcslt	r9, sl, #-805306368	; 0xd0000000
    b2d0:	subsgt	pc, r4, sp, asr #17
    b2d4:			; <UNDEFINED> instruction: 0xf8940a1b
    b2d8:			; <UNDEFINED> instruction: 0xf8cdc007
    b2dc:			; <UNDEFINED> instruction: 0xf894b04c
    b2e0:			; <UNDEFINED> instruction: 0xf8cdb006
    b2e4:			; <UNDEFINED> instruction: 0xf894e044
    b2e8:			; <UNDEFINED> instruction: 0xf8cde005
    b2ec:	stmdbvc	r1!, {r2, r3, r4, r5, ip, pc}
    b2f0:	bgt	245a2c <verblevel@@Base+0x210198>
    b2f4:	ands	pc, r0, sp, asr #17
    b2f8:	eorhi	pc, ip, sp, asr #17
    b2fc:	andslt	pc, r8, sp, asr #17
    b300:	ldmdbmi	r1, {r1, r8, ip, pc}
    b304:	andcc	lr, r0, #3358720	; 0x334000
    b308:	stmdavc	r3!, {r0, r3, r4, r5, r6, sl, lr}^
    b30c:			; <UNDEFINED> instruction: 0xf7fb7822
    b310:	ldrtmi	lr, [r8], -lr, ror #19
    b314:	stmia	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b318:			; <UNDEFINED> instruction: 0xf7fb4630
    b31c:	strtmi	lr, [r8], -r2, ror #17
    b320:	ldm	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b324:	blmi	1ddb50 <verblevel@@Base+0x1a82bc>
    b328:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b32c:	blls	fee6539c <verblevel@@Base+0xfee2fb08>
    b330:	qaddle	r4, sl, r3
    b334:	cfldr32vc	mvfx15, [fp, #-52]!	; 0xffffffcc
    b338:	svchi	0x00f0e8bd
    b33c:	stmia	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b340:	andeq	r5, r2, r4, lsr ip
    b344:	andeq	r0, r0, r4, asr r1
    b348:	andeq	r8, r0, r0, asr #23
    b34c:	andeq	r5, r2, r4, lsr #22
    b350:	svcmi	0x00f0e92d
    b354:	blhi	1c6810 <verblevel@@Base+0x190f7c>
    b358:	ldccs	8, cr15, [r0], {223}	; 0xdf
    b35c:	ldccc	8, cr15, [r0], {223}	; 0xdf
    b360:	mcr	4, 0, r4, cr8, cr10, {3}
    b364:	rsclt	r0, sp, r0, lsl sl
    b368:	tstls	fp, r6, lsl r9
    b36c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    b370:			; <UNDEFINED> instruction: 0xf04f936b
    b374:			; <UNDEFINED> instruction: 0xf8df0300
    b378:	ldrbtmi	r3, [fp], #-3196	; 0xfffff384
    b37c:	ldrmi	r9, [ip], -sp, lsl #6
    b380:	ldm	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b384:			; <UNDEFINED> instruction: 0xf0402800
    b388:			; <UNDEFINED> instruction: 0xf10d8105
    b38c:	vnmla.f32	s0, s16, s1
    b390:			; <UNDEFINED> instruction: 0x46510a10
    b394:	ldmib	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b398:	ldrbmi	r9, [r1], -fp, lsl #22
    b39c:			; <UNDEFINED> instruction: 0xf7ff6818
    b3a0:			; <UNDEFINED> instruction: 0xf89aff31
    b3a4:	stmdacs	r0, {r0, r4}
    b3a8:	addshi	pc, sp, r0, asr #32
    b3ac:	blls	2ef3f0 <verblevel@@Base+0x2b9b5c>
    b3b0:	ldrdls	pc, [r0], -r3
    b3b4:	svceq	0x0000f1b9
    b3b8:			; <UNDEFINED> instruction: 0xf89ad07a
    b3bc:			; <UNDEFINED> instruction: 0xf8ba3004
    b3c0:	blcs	26b3d0 <verblevel@@Base+0x235b3c>
    b3c4:			; <UNDEFINED> instruction: 0xf10dbf18
    b3c8:			; <UNDEFINED> instruction: 0xf0000bac
    b3cc:			; <UNDEFINED> instruction: 0xf5b882ca
    b3d0:	vmax.f32	d7, d0, d0
    b3d4:			; <UNDEFINED> instruction: 0xf5b88113
    b3d8:			; <UNDEFINED> instruction: 0xf0007f00
    b3dc:	vand	d24, d1, d17
    b3e0:	movwcs	r3, #17032	; 0x4288
    b3e4:	strbmi	r9, [r8], -r3, lsl #4
    b3e8:	movwls	r2, #8704	; 0x2200
    b3ec:	vst1.8	{d25-d28}, [pc], r0
    b3f0:	andcs	r6, r6, #32, 6	; 0x80000000
    b3f4:			; <UNDEFINED> instruction: 0xf8cd2180
    b3f8:			; <UNDEFINED> instruction: 0xf7fbb004
    b3fc:	stmdacs	r0, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
    b400:	stmdacs	r4, {r1, r2, r5, r6, r8, r9, fp, ip, lr, pc}
    b404:			; <UNDEFINED> instruction: 0xf89bd108
    b408:	bcs	113410 <verblevel@@Base+0xddb7c>
    b40c:			; <UNDEFINED> instruction: 0xf89bd104
    b410:	blcs	29741c <verblevel@@Base+0x261b88>
    b414:	subshi	pc, r8, #0
    b418:	vrhadd.s8	d18, d1, d2
    b41c:	stmib	sp, {r3, r7, ip, sp}^
    b420:	movwcs	r1, #2
    b424:	ldrmi	r9, [sl], -fp, lsl #16
    b428:	blcc	45b64 <verblevel@@Base+0x102d0>
    b42c:			; <UNDEFINED> instruction: 0xf8ba2180
    b430:	stmdavs	r0, {r1, lr}
    b434:	ldmib	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b438:	vmlal.s8	q9, d0, d0
    b43c:			; <UNDEFINED> instruction: 0xf8df8108
    b440:			; <UNDEFINED> instruction: 0x20011bb8
    b444:	mulcc	r0, fp, r8
    b448:	mulcs	r1, fp, r8
    b44c:			; <UNDEFINED> instruction: 0xf7fb4479
    b450:			; <UNDEFINED> instruction: 0xf89be94e
    b454:	ldrbeq	r3, [lr, r0]
    b458:	adcshi	pc, lr, r0, asr #2
    b45c:	bleq	fe7497e0 <verblevel@@Base+0xfe713f4c>
    b460:			; <UNDEFINED> instruction: 0xf7fb4478
    b464:			; <UNDEFINED> instruction: 0xf89be8b4
    b468:	ldreq	r3, [sp, r0]
    b46c:	adcshi	pc, lr, r0, lsl #2
    b470:			; <UNDEFINED> instruction: 0xf1400758
    b474:			; <UNDEFINED> instruction: 0xf5b4809f
    b478:			; <UNDEFINED> instruction: 0xf0807f40
    b47c:			; <UNDEFINED> instruction: 0xf8df821d
    b480:	ldrbtmi	r0, [r8], #-2944	; 0xfffff480
    b484:	stmia	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b488:	mulcc	r0, fp, r8
    b48c:	cmplt	r2, pc, lsl #20
    b490:			; <UNDEFINED> instruction: 0xf100071f
    b494:	ldrbeq	r8, [lr], sp, lsl #9
    b498:	strhi	pc, [r2], #256	; 0x100
    b49c:			; <UNDEFINED> instruction: 0xf100069d
    b4a0:			; <UNDEFINED> instruction: 0x065c8477
    b4a4:	subshi	pc, r7, #0, 2
    b4a8:	ldmdavs	r8, {r0, r1, r3, r8, r9, fp, ip, pc}
    b4ac:	ldmda	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b4b0:	blcs	1449834 <verblevel@@Base+0x1413fa0>
    b4b4:	blcc	e49838 <verblevel@@Base+0xe13fa4>
    b4b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b4bc:	blls	1ae552c <verblevel@@Base+0x1aafc98>
    b4c0:			; <UNDEFINED> instruction: 0xf041405a
    b4c4:	rsblt	r8, sp, r5, ror #4
    b4c8:	blhi	1c67c4 <verblevel@@Base+0x190f30>
    b4cc:	svchi	0x00f0e8bd
    b4d0:	stmia	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b4d4:	blcs	8254e8 <verblevel@@Base+0x7efc54>
    b4d8:			; <UNDEFINED> instruction: 0xf8dfd09e
    b4dc:	ldrbtmi	r0, [r8], #-2860	; 0xfffff4d4
    b4e0:	stmda	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b4e4:	blge	60534c <verblevel@@Base+0x5cfab8>
    b4e8:	beq	446d50 <verblevel@@Base+0x4114bc>
    b4ec:	tstls	r1, #0, 2
    b4f0:			; <UNDEFINED> instruction: 0xf7fb461a
    b4f4:	andls	lr, pc, r6, asr #16
    b4f8:			; <UNDEFINED> instruction: 0xf0402800
    b4fc:	blls	46b7fc <verblevel@@Base+0x435f68>
    b500:	ldmdbvs	r8, {r0, r1, r3, r4, fp, sp, lr}
    b504:	movwls	r6, #59737	; 0xe959
    b508:			; <UNDEFINED> instruction: 0xf7fcb120
    b50c:	stmdacs	r0, {r0, r2, r5, r6, r7, fp, ip, sp, lr, pc}
    b510:	mvnhi	pc, r0, asr #32
    b514:			; <UNDEFINED> instruction: 0xf04f9b0e
    b518:			; <UNDEFINED> instruction: 0xf8cd0900
    b51c:	ldmdbvc	fp, {r4, r5, sp, pc}
    b520:	blls	430168 <verblevel@@Base+0x3fa8d4>
    b524:			; <UNDEFINED> instruction: 0xf000454b
    b528:	blls	3ac65c <verblevel@@Base+0x376dc8>
    b52c:	strtmi	r2, [lr], -r0, lsl #10
    b530:	bl	1e58b4 <verblevel@@Base+0x1b0020>
    b534:			; <UNDEFINED> instruction: 0xf8d707c9
    b538:	strmi	r8, [r8, #4]!
    b53c:	ldmdavs	ip!, {r0, r1, r2, r5, r8, sl, fp, ip, lr, pc}
    b540:	ldmib	r4, {r2, r4, r5, sl, lr}^
    b544:			; <UNDEFINED> instruction: 0xb1200104
    b548:			; <UNDEFINED> instruction: 0xf8c6f7fc
    b54c:			; <UNDEFINED> instruction: 0xf0402800
    b550:			; <UNDEFINED> instruction: 0xf89481c8
    b554:			; <UNDEFINED> instruction: 0xf04fb004
    b558:	and	r0, r5, r0, lsl #20
    b55c:			; <UNDEFINED> instruction: 0xf7fc6919
    b560:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, fp, ip, sp, lr, pc}
    b564:			; <UNDEFINED> instruction: 0x81bdf040
    b568:	andle	r4, ip, #914358272	; 0x36800000
    b56c:	andscs	r6, r4, #14876672	; 0xe30000
    b570:	movwcc	pc, #43778	; 0xab02	; <UNPREDICTABLE>
    b574:			; <UNDEFINED> instruction: 0xf10a68d8
    b578:	stmdacs	r0, {r0, r9, fp}
    b57c:	ldrbmi	sp, [r3, #494]	; 0x1ee
    b580:	tsteq	r4, #-1073741824	; 0xc0000000	; <UNPREDICTABLE>
    b584:	strcc	sp, [r1, #-502]	; 0xfffffe0a
    b588:	strmi	r3, [r8, #1560]!	; 0x618
    b58c:			; <UNDEFINED> instruction: 0xf109dcd7
    b590:	strb	r0, [r6, r1, lsl #18]
    b594:	eorscs	r9, r7, #3328	; 0xd00
    b598:	bcc	1c4991c <verblevel@@Base+0x1c14088>
    b59c:			; <UNDEFINED> instruction: 0xf8df2101
    b5a0:	stmiapl	r3!, {r4, r5, r6, r9, fp}^
    b5a4:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    b5a8:	svc	0x00e4f7fa
    b5ac:	movwcs	r9, #2571	; 0xa0b
    b5b0:	usat	r6, #10, r3
    b5b4:	svcvc	0x0040f5b4
    b5b8:	svcge	0x0068f4ff
    b5bc:			; <UNDEFINED> instruction: 0xf1000719
    b5c0:	ldrbeq	r8, [sl], r0, ror #7
    b5c4:	svcge	0x0062f57f
    b5c8:	beq	124994c <verblevel@@Base+0x12140b8>
    b5cc:			; <UNDEFINED> instruction: 0xf7fa4478
    b5d0:			; <UNDEFINED> instruction: 0xf89beffe
    b5d4:	ldrb	r3, [r9, -r0]
    b5d8:	beq	f4995c <verblevel@@Base+0xf140c8>
    b5dc:			; <UNDEFINED> instruction: 0xf7fa4478
    b5e0:			; <UNDEFINED> instruction: 0xf89beff6
    b5e4:	ldreq	r3, [sp, r0]
    b5e8:	svcge	0x0042f57f
    b5ec:	beq	b49970 <verblevel@@Base+0xb140dc>
    b5f0:			; <UNDEFINED> instruction: 0xf7fa4478
    b5f4:			; <UNDEFINED> instruction: 0xf89befec
    b5f8:	ldr	r3, [r9, -r0]!
    b5fc:	strcs	r2, [r0, #-773]	; 0xfffffcfb
    b600:	stcge	3, cr9, [r9], #-8
    b604:	strcc	pc, [r8], r1, asr #4
    b608:	cmnvs	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    b60c:	orrcs	r2, r0, r6, lsl #4
    b610:	strls	r4, [r3], -r8, asr #12
    b614:	strls	r9, [r0, #-1025]	; 0xfffffbff
    b618:	stmia	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b61c:	sfmle	f4, 4, [r6, #-672]	; 0xfffffd60
    b620:	bcs	1696b0 <verblevel@@Base+0x133e1c>
    b624:	stmdavc	r3!, {r0, r1, r8, ip, lr, pc}^
    b628:			; <UNDEFINED> instruction: 0xf0002b0f
    b62c:			; <UNDEFINED> instruction: 0xf8ba83d8
    b630:	blls	2eb640 <verblevel@@Base+0x2b5dac>
    b634:	svcvc	0x0000f5b8
    b638:	ldrdls	pc, [r0], -r3
    b63c:	mcrge	4, 6, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    b640:			; <UNDEFINED> instruction: 0xf7fd4648
    b644:	blls	30a2f0 <verblevel@@Base+0x2d4a5c>
    b648:	ldrdls	pc, [r0], -r3
    b64c:	bls	385170 <verblevel@@Base+0x34f8dc>
    b650:	ldmibcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    b654:	ldmdavs	sp, {r0, r1, r4, r6, r7, fp, ip, lr}
    b658:	stmda	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b65c:	stmdavs	r0, {r2, r9, sl, lr}
    b660:	svc	0x00ccf7fa
    b664:			; <UNDEFINED> instruction: 0xf8df6824
    b668:			; <UNDEFINED> instruction: 0x210129b8
    b66c:	strls	r4, [r0], #-1146	; 0xfffffb86
    b670:	strtmi	r4, [r8], -r3, lsl #12
    b674:	stmda	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b678:	strcs	lr, [r0], #-1814	; 0xfffff8ea
    b67c:	stmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    b680:	subcs	r9, sl, #251658240	; 0xf000000
    b684:	tstcs	r1, sp, lsl #24
    b688:	ldmibeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    b68c:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    b690:			; <UNDEFINED> instruction: 0xf7fa681b
    b694:			; <UNDEFINED> instruction: 0xf89aef70
    b698:	blcs	176e4 <desc_undefined@@Base+0x2f4>
    b69c:	mcrge	4, 4, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
    b6a0:	stmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    b6a4:			; <UNDEFINED> instruction: 0xf8dd2700
    b6a8:	ldrbtmi	r9, [fp], #-68	; 0xffffffbc
    b6ac:	eorsge	pc, r0, sp, asr #17
    b6b0:	bcc	fe446ed8 <verblevel@@Base+0xfe411644>
    b6b4:	ldmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    b6b8:	mcr	4, 0, r4, cr9, cr11, {3}
    b6bc:			; <UNDEFINED> instruction: 0xf8df3a10
    b6c0:	ldrbtmi	r3, [fp], #-2416	; 0xfffff690
    b6c4:	bcc	fe446ef0 <verblevel@@Base+0xfe41165c>
    b6c8:	stmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    b6cc:	mcr	4, 0, r4, cr10, cr11, {3}
    b6d0:	ands	r3, r1, r0, lsl sl
    b6d4:	ldrtmi	r9, [fp], -sp, lsl #24
    b6d8:	ldmdbeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    b6dc:			; <UNDEFINED> instruction: 0xf8df2101
    b6e0:	smlsdcc	r1, r8, r9, r2
    b6e4:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
    b6e8:			; <UNDEFINED> instruction: 0xf7fb6800
    b6ec:	blls	34570c <verblevel@@Base+0x30fe78>
    b6f0:	adcsmi	r7, fp, #23296	; 0x5b00
    b6f4:	adchi	pc, r1, r0, asr #6
    b6f8:	beq	446f60 <verblevel@@Base+0x4116cc>
    b6fc:			; <UNDEFINED> instruction: 0x464ab2f9
    b700:	svc	0x003ef7fa
    b704:	mvnle	r2, r0, lsl #16
    b708:			; <UNDEFINED> instruction: 0xf8d99b0b
    b70c:			; <UNDEFINED> instruction: 0xf8d34000
    b710:	blls	32b718 <verblevel@@Base+0x2f5e84>
    b714:	strbmi	r7, [r0], -r1, lsr #19
    b718:			; <UNDEFINED> instruction: 0xf003885e
    b71c:			; <UNDEFINED> instruction: 0xf894fe3d
    b720:	stmdavc	r3!, {r0, r1, r2, lr, pc}^
    b724:			; <UNDEFINED> instruction: 0xf8b47822
    b728:	cdp	0, 1, cr14, cr8, cr2, {0}
    b72c:	stmib	sp, {r4, r7, r9, fp, ip}^
    b730:	strmi	r0, [r5], -r4, lsl #24
    b734:	mulgt	r6, r4, r8
    b738:			; <UNDEFINED> instruction: 0xf8cd2001
    b73c:			; <UNDEFINED> instruction: 0xf894c00c
    b740:			; <UNDEFINED> instruction: 0xf8cdc005
    b744:			; <UNDEFINED> instruction: 0xf894c008
    b748:	stmib	sp, {r2, lr, pc}^
    b74c:			; <UNDEFINED> instruction: 0xf7faec00
    b750:	strtmi	lr, [r8], -lr, asr #31
    b754:	mcr	7, 6, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    b758:	ldreq	r7, [sp], -r3, ror #19
    b75c:			; <UNDEFINED> instruction: 0xf8dfd405
    b760:	ldrbtmi	r0, [r8], #-2268	; 0xfffff724
    b764:	svc	0x0032f7fa
    b768:	ldrbeq	r7, [r8], -r3, ror #19
    b76c:	sbcshi	pc, fp, r0, asr #2
    b770:	stmiaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    b774:			; <UNDEFINED> instruction: 0xf7fa4478
    b778:	stmibvc	r3!, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}^
    b77c:			; <UNDEFINED> instruction: 0xf1000699
    b780:			; <UNDEFINED> instruction: 0x06db80db
    b784:	rschi	pc, r1, r0, lsl #2
    b788:	svcvc	0x0040f5b6
    b78c:	vnmls.f32	s14, s18, s7
    b790:			; <UNDEFINED> instruction: 0xf04f1a10
    b794:	svclt	0x002c0001
    b798:	andcs	r2, r2, #8, 4	; 0x80000000
    b79c:	vqdmulh.s<illegal width 8>	d15, d3, d2
    b7a0:	svc	0x00a4f7fa
    b7a4:	movwlt	r6, #59750	; 0xe966
    b7a8:	stmdbvs	r5!, {r0, r9, sl, fp, sp}
    b7ac:	mrc	13, 0, sp, cr10, cr14, {0}
    b7b0:			; <UNDEFINED> instruction: 0xf8dfaa10
    b7b4:	ldrbtmi	fp, [fp], #2192	; 0x890
    b7b8:	bcs	69868 <verblevel@@Base+0x33fd4>
    b7bc:	stmdavc	fp!, {r1, r2, r4, r8, fp, ip, lr, pc}^
    b7c0:	blcs	15a3ec <verblevel@@Base+0x124b58>
    b7c4:	ldm	pc, {r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    b7c8:	movweq	pc, #53251	; 0xd003	; <UNPREDICTABLE>
    b7cc:	blcc	e1988 <verblevel@@Base+0xac0f4>
    b7d0:	bne	fe44703c <verblevel@@Base+0xfe4117a8>
    b7d4:			; <UNDEFINED> instruction: 0xf7fa2001
    b7d8:	stmdavc	r9!, {r1, r3, r7, r8, r9, sl, fp, sp, lr, pc}
    b7dc:			; <UNDEFINED> instruction: 0xf7fb4628
    b7e0:	stmdavc	sl!, {r0, r1, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    b7e4:	ldrmi	r1, [r5], #-2742	; 0xfffff54a
    b7e8:	stclle	14, cr2, [r5], #4
    b7ec:			; <UNDEFINED> instruction: 0xf04f7922
    b7f0:	biclt	r0, r2, r0, lsl #22
    b7f4:	bl	165b90 <verblevel@@Base+0x1302fc>
    b7f8:	stmdavs	fp!, {r0, r1, r3, r6, r7, r8, sl}^
    b7fc:	svclt	0x00c42b00
    b800:	ldrtmi	r2, [r2], r0, lsl #12
    b804:	stmdavs	r9!, {r0, r1, r3, r8, sl, fp, ip, lr, pc}
    b808:	strcc	r4, [r1], -r0, asr #12
    b80c:			; <UNDEFINED> instruction: 0xf10a4451
    b810:			; <UNDEFINED> instruction: 0xf7fd0a18
    b814:	stmdavs	fp!, {r0, r1, r2, r4, r8, r9, fp, ip, sp, lr, pc}^
    b818:	blle	ffd1c298 <verblevel@@Base+0xffce6a04>
    b81c:			; <UNDEFINED> instruction: 0xf10b7922
    b820:	ldrmi	r0, [r3, #2817]	; 0xb01
    b824:			; <UNDEFINED> instruction: 0xf8d9dbe6
    b828:	strcc	r0, [r1, -r0]
    b82c:	mrc	7, 4, APSR_nzcv, cr6, cr10, {7}
    b830:	mrrcvc	11, 0, r9, fp, cr12
    b834:			; <UNDEFINED> instruction: 0xf73f42bb
    b838:			; <UNDEFINED> instruction: 0xf8ddaf5f
    b83c:	ldr	sl, [r6, #48]!	; 0x30
    b840:	mulgt	r2, r5, r8
    b844:			; <UNDEFINED> instruction: 0xf895230e
    b848:	ldrbmi	lr, [r1], -r4
    b84c:	andeq	pc, r4, ip
    b850:	addeq	lr, r0, fp, lsl #22
    b854:	and	pc, ip, sp, asr #17
    b858:	mul	r3, r5, r8
    b85c:	ldrbeq	pc, [ip, #2256]!	; 0x8d0	; <UNPREDICTABLE>
    b860:	and	pc, r8, sp, asr #17
    b864:	andgt	lr, r0, sp, asr #19
    b868:			; <UNDEFINED> instruction: 0xf7fa2001
    b86c:	stmdavc	sl!, {r6, r8, r9, sl, fp, sp, lr, pc}
    b870:	ldrmi	r1, [r5], #-2742	; 0xfffff54a
    b874:	ldcle	14, cr2, [pc], {1}
    b878:			; <UNDEFINED> instruction: 0xf895e7b8
    b87c:	movwcs	ip, #49156	; 0xc004
    b880:			; <UNDEFINED> instruction: 0x17c4f8df
    b884:			; <UNDEFINED> instruction: 0xf8cd2001
    b888:	ldrbtmi	ip, [r9], #-4
    b88c:			; <UNDEFINED> instruction: 0xc002f8b5
    b890:	andgt	pc, r0, sp, asr #17
    b894:	svc	0x002af7fa
    b898:	bne	feda9948 <verblevel@@Base+0xfed740b4>
    b89c:	cfmvdlrcs	mvd1, r4
    b8a0:	str	sp, [r3, sl, lsl #25]!
    b8a4:	strbmi	r4, [r0], -r9, lsr #12
    b8a8:	blx	1bc98a4 <verblevel@@Base+0x1b94010>
    b8ac:	bne	feda995c <verblevel@@Base+0xfed740c8>
    b8b0:	cfmvdlrcs	mvd1, r4
    b8b4:	ldr	sp, [r9, r0, lsl #25]
    b8b8:			; <UNDEFINED> instruction: 0x0790f8df
    b8bc:			; <UNDEFINED> instruction: 0xf7fa4478
    b8c0:			; <UNDEFINED> instruction: 0xf89bee86
    b8c4:	ldrbt	r3, [r9], -r0
    b8c8:	muleq	r3, fp, r8
    b8cc:	mulmi	r2, fp, r8
    b8d0:			; <UNDEFINED> instruction: 0x177cf8df
    b8d4:	andcs	r9, r1, r1
    b8d8:	strls	r4, [r0], #-1145	; 0xfffffb87
    b8dc:	svc	0x0006f7fa
    b8e0:			; <UNDEFINED> instruction: 0xf8dde59a
    b8e4:	stmvc	r1, {r4, r5, sp, pc}
    b8e8:	stmdavc	r3, {r1, fp, ip, sp, lr}^
    b8ec:			; <UNDEFINED> instruction: 0xf10007c8
    b8f0:			; <UNDEFINED> instruction: 0xf8df826d
    b8f4:	ldrbtmi	r0, [r8], #-1888	; 0xfffff8a0
    b8f8:			; <UNDEFINED> instruction: 0xf100078e
    b8fc:			; <UNDEFINED> instruction: 0xf8df8264
    b900:	ldrbtmi	r4, [ip], #-1880	; 0xfffff8a8
    b904:			; <UNDEFINED> instruction: 0xf8df9100
    b908:	stmib	sp, {r2, r4, r6, r8, r9, sl, ip}^
    b90c:	andcs	r0, r1, r1, lsl #8
    b910:	andls	r4, pc, r9, ror r4	; <UNPREDICTABLE>
    b914:	mcr	7, 7, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    b918:	ldmdavs	fp, {r0, r4, r8, r9, fp, ip, pc}
    b91c:	stmdals	lr, {r1, r2, r3, r8, r9, ip, pc}
    b920:	mrc	7, 0, APSR_nzcv, cr12, cr10, {7}
    b924:			; <UNDEFINED> instruction: 0xf8dfe6b7
    b928:	ldrbtmi	r0, [r8], #-1848	; 0xfffff8c8
    b92c:	mcr	7, 2, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    b930:	ldreq	r7, [r9], r3, ror #19
    b934:	svcge	0x0025f57f
    b938:			; <UNDEFINED> instruction: 0x0728f8df
    b93c:			; <UNDEFINED> instruction: 0xf7fa4478
    b940:	stmibvc	r3!, {r1, r2, r6, r9, sl, fp, sp, lr, pc}^
    b944:			; <UNDEFINED> instruction: 0xf57f06db
    b948:			; <UNDEFINED> instruction: 0xf8dfaf1f
    b94c:	ldrbtmi	r0, [r8], #-1820	; 0xfffff8e4
    b950:	mrc	7, 1, APSR_nzcv, cr12, cr10, {7}
    b954:			; <UNDEFINED> instruction: 0xf8dfe718
    b958:	ldrbtmi	r0, [r8], #-1812	; 0xfffff8ec
    b95c:	mrc	7, 1, APSR_nzcv, cr6, cr10, {7}
    b960:			; <UNDEFINED> instruction: 0xf8dfe5a2
    b964:	movwcs	r4, #55052	; 0xd70c
    b968:	ldcge	3, cr9, [sp, #-8]
    b96c:			; <UNDEFINED> instruction: 0x2600447c
    b970:	strls	r3, [r0], -r4, asr #9
    b974:	vqrshl.s8	d25, d1, d1
    b978:	stcgt	6, cr3, [pc], {136}	; 0x88
    b97c:	bleq	feb47db8 <verblevel@@Base+0xfeb12524>
    b980:			; <UNDEFINED> instruction: 0xf5b89603
    b984:			; <UNDEFINED> instruction: 0xf8cd7f40
    b988:			; <UNDEFINED> instruction: 0xf89ab004
    b98c:	strgt	r6, [pc, #-6]	; b98e <__assert_fail@plt+0x518a>
    b990:	strls	ip, [ip], -pc, lsl #24
    b994:	ldm	r4, {r0, r1, r2, r3, r8, sl, lr, pc}
    b998:	stm	r5, {r0, r1, r2, r3}
    b99c:	svclt	0x002c000f
    b9a0:	msrpl	CPSR_f, #1325400064	; 0x4f000000
    b9a4:	msrpl	CPSR_s, #1325400064	; 0x4f000000
    b9a8:	lslcs	r2, r6, #4
    b9ac:			; <UNDEFINED> instruction: 0xf7fa4648
    b9b0:	mcrne	14, 0, lr, cr4, cr8, {7}
    b9b4:	rsbshi	pc, r7, #192, 4
    b9b8:			; <UNDEFINED> instruction: 0xf3402c08
    b9bc:			; <UNDEFINED> instruction: 0xf8df82c4
    b9c0:			; <UNDEFINED> instruction: 0x200126b4
    b9c4:	ssatne	pc, #17, pc, asr #17	; <UNPREDICTABLE>
    b9c8:			; <UNDEFINED> instruction: 0xf8bb447a
    b9cc:	ldrbtmi	r4, [r9], #-3
    b9d0:			; <UNDEFINED> instruction: 0xf7fa920e
    b9d4:			; <UNDEFINED> instruction: 0xf8dfee8c
    b9d8:	bls	391470 <verblevel@@Base+0x35bbdc>
    b9dc:			; <UNDEFINED> instruction: 0xf89b2001
    b9e0:	ldrbtmi	r3, [r9], #-0
    b9e4:	mcr	7, 4, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    b9e8:			; <UNDEFINED> instruction: 0x1694f8df
    b9ec:	andcs	r9, r1, lr, lsl #20
    b9f0:	mulcc	r1, fp, r8
    b9f4:			; <UNDEFINED> instruction: 0xf7fa4479
    b9f8:			; <UNDEFINED> instruction: 0xf8dfee7a
    b9fc:	bls	391424 <verblevel@@Base+0x35bb90>
    ba00:			; <UNDEFINED> instruction: 0xf89b2001
    ba04:	ldrbtmi	r3, [r9], #-2
    ba08:	mrc	7, 3, APSR_nzcv, cr0, cr10, {7}
    ba0c:			; <UNDEFINED> instruction: 0x1678f8df
    ba10:	strtmi	r9, [r3], -lr, lsl #20
    ba14:	andcs	r4, r1, r9, ror r4
    ba18:	mcr	7, 3, pc, cr8, cr10, {7}	; <UNPREDICTABLE>
    ba1c:	andeq	pc, r3, r4, lsl r0	; <UNPREDICTABLE>
    ba20:			; <UNDEFINED> instruction: 0xf0009a0e
    ba24:	stmdacs	r1, {r0, r1, r3, r5, r6, r7, r8, r9, pc}
    ba28:	bicshi	pc, r3, r0, asr #32
    ba2c:			; <UNDEFINED> instruction: 0x165cf8df
    ba30:			; <UNDEFINED> instruction: 0xf7fa4479
    ba34:			; <UNDEFINED> instruction: 0x0760ee5c
    ba38:	mvnshi	pc, #0, 2
    ba3c:	svceq	0x0018f014
    ba40:	sbceq	pc, r1, r4, asr #7
    ba44:	mvnhi	pc, #0
    ba48:			; <UNDEFINED> instruction: 0xf0002801
    ba4c:			; <UNDEFINED> instruction: 0xf8df83de
    ba50:	andcs	r2, r1, r0, asr #12
    ba54:			; <UNDEFINED> instruction: 0x163cf8df
    ba58:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    ba5c:	mcr	7, 2, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    ba60:	blcc	72698 <verblevel@@Base+0x3ce04>
    ba64:	vqdmulh.s<illegal width 8>	d18, d0, d1
    ba68:	blls	32ca28 <verblevel@@Base+0x2f7194>
    ba6c:			; <UNDEFINED> instruction: 0xf0002b03
    ba70:			; <UNDEFINED> instruction: 0x06218292
    ba74:	mvnshi	pc, #0, 2
    ba78:			; <UNDEFINED> instruction: 0xf8df2107
    ba7c:	tstls	lr, ip, lsl r6
    ba80:			; <UNDEFINED> instruction: 0xf8df2001
    ba84:	ldrbtmi	r1, [sl], #-1560	; 0xfffff9e8
    ba88:	mulcc	r5, fp, r8
    ba8c:	andsls	r4, r0, #2030043136	; 0x79000000
    ba90:	mcr	7, 1, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    ba94:			; <UNDEFINED> instruction: 0x1608f8df
    ba98:	andcs	r9, r1, r0, lsl sl
    ba9c:	mulcc	r6, fp, r8
    baa0:			; <UNDEFINED> instruction: 0xf7fa4479
    baa4:			; <UNDEFINED> instruction: 0xf89bee24
    baa8:	andcs	r4, r1, r2
    baac:	ldrbcs	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    bab0:	ldrbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    bab4:	cdpls	8, 0, cr0, cr14, cr4, {7}
    bab8:			; <UNDEFINED> instruction: 0xf8df4404
    babc:	cfstr32cs	mvfx5, [r3], {240}	; 0xf0
    bac0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    bac4:	streq	lr, [r6, -fp, lsl #22]
    bac8:	strcs	fp, [r3], #-3880	; 0xfffff0d8
    bacc:	mcr	7, 0, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    bad0:	movweq	lr, #19211	; 0x4b0b
    bad4:	ldrmi	r4, [lr], #-1149	; 0xfffffb83
    bad8:			; <UNDEFINED> instruction: 0xf8179310
    badc:	strtmi	r2, [r9], -r1, lsl #22
    bae0:			; <UNDEFINED> instruction: 0xf7fa2001
    bae4:	adcsmi	lr, r7, #4, 28	; 0x40
    bae8:	blls	3402cc <verblevel@@Base+0x30aa38>
    baec:	andsle	r2, r6, r3, lsl #22
    baf0:	ldrcs	pc, [ip, #2271]!	; 0x8df
    baf4:			; <UNDEFINED> instruction: 0xf8df2001
    baf8:	ldrbtmi	r1, [sl], #-1468	; 0xfffffa44
    bafc:			; <UNDEFINED> instruction: 0xf7fa4479
    bb00:	blls	3c72e0 <verblevel@@Base+0x391a4c>
    bb04:	blls	41cb7c <verblevel@@Base+0x3e72e8>
    bb08:	ldrbmi	r4, [ip], #-1059	; 0xfffffbdd
    bb0c:			; <UNDEFINED> instruction: 0xf814461f
    bb10:	strtmi	r2, [r9], -r1, lsl #22
    bb14:			; <UNDEFINED> instruction: 0xf7fa2001
    bb18:	adcsmi	lr, ip, #14976	; 0x3a80
    bb1c:	strdcs	sp, [sl], -r7
    bb20:	ldcl	7, cr15, [r6, #1000]	; 0x3e8
    bb24:	ldreq	pc, [r0, #2271]	; 0x8df
    bb28:			; <UNDEFINED> instruction: 0xf7fa4478
    bb2c:			; <UNDEFINED> instruction: 0xf89bed50
    bb30:	blcs	17b40 <desc_undefined@@Base+0x750>
    bb34:	bicshi	pc, r2, r0
    bb38:	strcs	pc, [r0, #2271]	; 0x8df
    bb3c:			; <UNDEFINED> instruction: 0xf8dfac29
    bb40:	strcs	r3, [r0, #-1408]	; 0xfffffa80
    bb44:			; <UNDEFINED> instruction: 0xf8cd447a
    bb48:	ldrbtmi	r8, [fp], #-64	; 0xffffffc0
    bb4c:	subge	pc, r8, sp, asr #17
    bb50:	bcs	447378 <verblevel@@Base+0x411ae4>
    bb54:	strbcs	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    bb58:			; <UNDEFINED> instruction: 0x469a46d8
    bb5c:	mcr	4, 0, r4, cr8, cr10, {3}
    bb60:	umull	r2, r4, r0, sl
    bb64:	strbeq	r7, [sl], r1, lsr #17
    bb68:	orrshi	pc, sl, r0, lsl #2
    bb6c:	ldrbcs	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    bb70:	smlsdxeq	fp, sl, r4, r4
    bb74:	orrshi	pc, r1, r0, lsl #2
    bb78:	ldrbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    bb7c:	smlsldxeq	r4, pc, fp, r4	; <UNPREDICTABLE>
    bb80:	orrhi	pc, r8, r0, lsl #2
    bb84:	strbeq	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    bb88:			; <UNDEFINED> instruction: 0x078e4478
    bb8c:	cmnhi	pc, r0, lsl #2	; <UNPREDICTABLE>
    bb90:	strbvs	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    bb94:			; <UNDEFINED> instruction: 0x07c9447e
    bb98:	cmnhi	r6, r0, lsl #2	; <UNPREDICTABLE>
    bb9c:	ldrne	pc, [r8, #-2271]!	; 0xfffff721
    bba0:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    bba4:			; <UNDEFINED> instruction: 0xf8df6101
    bba8:	andls	r1, r0, r4, lsr r5
    bbac:	ldrbtmi	r2, [r9], #-1
    bbb0:	ldc	7, cr15, [ip, #1000]	; 0x3e8
    bbb4:	strbeq	r7, [fp], r1, ror #16
    bbb8:	msrhi	SPSR_xc, r0, lsl #2
    bbbc:	strcs	pc, [r0, #-2271]!	; 0xfffff721
    bbc0:	smlsdxeq	pc, sl, r4, r4	; <UNPREDICTABLE>
    bbc4:	cmphi	sl, r0, lsl #2	; <UNPREDICTABLE>
    bbc8:	ldrcc	pc, [r8, #-2271]	; 0xfffff721
    bbcc:	smlsldxeq	r4, lr, fp, r4
    bbd0:	msrhi	CPSR_sxc, r0, lsl #2
    bbd4:	ldrvs	pc, [r0, #-2271]	; 0xfffff721
    bbd8:	ldrbtmi	r0, [lr], #-1928	; 0xfffff878
    bbdc:	msrhi	CPSR_sx, r0, lsl #2
    bbe0:	strvc	pc, [r8, #-2271]	; 0xfffff721
    bbe4:	ldrbtmi	r0, [pc], #-1993	; bbec <__assert_fail@plt+0x53e8>
    bbe8:	msrhi	CPSR_sc, r0, lsl #2
    bbec:			; <UNDEFINED> instruction: 0xf8df7821
    bbf0:	streq	ip, [r8], r0, lsl #10
    bbf4:			; <UNDEFINED> instruction: 0xf10044fc
    bbf8:			; <UNDEFINED> instruction: 0xf8df8125
    bbfc:			; <UNDEFINED> instruction: 0x06c8e4f8
    bc00:			; <UNDEFINED> instruction: 0xf10044fe
    bc04:			; <UNDEFINED> instruction: 0xf8df8125
    bc08:	ldrbtmi	r0, [r8], #-1264	; 0xfffffb10
    bc0c:	streq	r9, [r8, -ip]
    bc10:	msrhi	CPSR_s, r0, lsl #2
    bc14:	strbteq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    bc18:	andls	r4, lr, r8, ror r4
    bc1c:			; <UNDEFINED> instruction: 0xf1000748
    bc20:			; <UNDEFINED> instruction: 0xf8df8123
    bc24:			; <UNDEFINED> instruction: 0xf01104dc
    bc28:	ldrbtmi	r0, [r8], #-3842	; 0xfffff0fe
    bc2c:	msrhi	CPSR_x, r0, asr #32
    bc30:	ldrblt	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    bc34:			; <UNDEFINED> instruction: 0x07c944fb
    bc38:	rscshi	pc, r0, r0, lsl #2
    bc3c:	strbne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    bc40:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    bc44:	stmdbls	lr, {r0, r1, r2, r8, ip, sp, pc}
    bc48:	andcs	r9, r1, r6
    bc4c:			; <UNDEFINED> instruction: 0x7c01e9cd
    bc50:	stmdbls	ip, {r0, r2, r8, ip, pc}
    bc54:	stmib	sp, {r9, sl, ip, pc}^
    bc58:			; <UNDEFINED> instruction: 0xf8dfe103
    bc5c:	ldrbtmi	r1, [r9], #-1200	; 0xfffffb50
    bc60:	stcl	7, cr15, [r4, #-1000]	; 0xfffffc18
    bc64:	mulcc	r2, r8, r8
    bc68:	vrshr.s64	d4, d13, #64
    bc6c:	strcc	r8, [r1, #-400]	; 0xfffffe70
    bc70:	vcgt.s8	d18, d1, d0
    bc74:	ldrmi	r3, [sl], -r8, lsl #3
    bc78:	smlatbls	r3, r8, r2, fp
    bc7c:			; <UNDEFINED> instruction: 0x21a39000
    bc80:	strls	r2, [r1], #-4
    bc84:	strbmi	r9, [r8], -r2
    bc88:	stc	7, cr15, [sl, #1000]	; 0x3e8
    bc8c:	vmlal.s8	q9, d0, d0
    bc90:	stmdavc	r0!, {r0, r2, r5, r6, r8, pc}
    bc94:	stmiavc	r3!, {r1, r3, r5, r9, sl, lr}
    bc98:	stmdavc	r6!, {r0, r4, r6, r9, sl, lr}^
    bc9c:	andcs	r9, r1, r2
    bca0:	strcc	lr, [r0], -sp, asr #19
    bca4:			; <UNDEFINED> instruction: 0xf7fa78e3
    bca8:	blls	447138 <verblevel@@Base+0x4118a4>
    bcac:	svcvc	0x0040f5b3
    bcb0:	svcge	0x0058f47f
    bcb4:	stmdavc	r3!, {r1, r2, r5, r6, fp, ip, sp, lr}
    bcb8:	rscseq	r7, r6, r1, lsr #17
    bcbc:	streq	pc, [r8], -r6
    bcc0:	ldrbne	lr, [r3], -r6, lsl #22
    bcc4:			; <UNDEFINED> instruction: 0xf100060b
    bcc8:			; <UNDEFINED> instruction: 0xf8df8132
    bccc:	ldrbtmi	r2, [sl], #-1092	; 0xfffffbbc
    bcd0:			; <UNDEFINED> instruction: 0xf100064f
    bcd4:			; <UNDEFINED> instruction: 0xf8df8129
    bcd8:	ldrbtmi	r3, [fp], #-1084	; 0xfffffbc4
    bcdc:			; <UNDEFINED> instruction: 0xf1000688
    bce0:			; <UNDEFINED> instruction: 0xf8df8120
    bce4:	ldrbtmi	r0, [r8], #-1076	; 0xfffffbcc
    bce8:			; <UNDEFINED> instruction: 0xf10006cf
    bcec:			; <UNDEFINED> instruction: 0xf8df8117
    bcf0:	ldrbtmi	r7, [pc], #-1068	; bcf8 <__assert_fail@plt+0x54f4>
    bcf4:	svceq	0x0008f011
    bcf8:	tsthi	ip, r0, asr #32	; <UNPREDICTABLE>
    bcfc:	strtgt	pc, [r0], #-2271	; 0xfffff721
    bd00:			; <UNDEFINED> instruction: 0x07c944fc
    bd04:	mrshi	pc, (UNDEF: 19)	; <UNPREDICTABLE>
    bd08:	ldrne	pc, [r8], #-2271	; 0xfffff721
    bd0c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    bd10:	andls	ip, r0, r2, lsl #2
    bd14:	cdp	0, 1, cr2, cr8, cr1, {0}
    bd18:	smladls	r1, r0, sl, r1
    bd1c:	stcl	7, cr15, [r6], #1000	; 0x3e8
    bd20:			; <UNDEFINED> instruction: 0xf0137863
    bd24:			; <UNDEFINED> instruction: 0xf0000f1c
    bd28:	bmi	fffec0ec <verblevel@@Base+0xfffb6858>
    bd2c:			; <UNDEFINED> instruction: 0x079b447a
    bd30:	rschi	pc, r7, r0, lsl #2
    bd34:	ldrbtmi	r4, [fp], #-3069	; 0xfffff403
    bd38:	bne	fe4475a0 <verblevel@@Base+0xfe411d0c>
    bd3c:			; <UNDEFINED> instruction: 0xf7fa2001
    bd40:	mcrcs	12, 0, lr, cr11, cr6, {6}
    bd44:	rscshi	pc, r6, r0, asr #6
    bd48:	strbeq	r7, [pc], r1, lsr #16
    bd4c:	sbcshi	pc, r6, r0, lsl #2
    bd50:	ldrbtmi	r4, [sl], #-2807	; 0xfffff509
    bd54:			; <UNDEFINED> instruction: 0xf100070e
    bd58:	blmi	ffdac098 <verblevel@@Base+0xffd76804>
    bd5c:			; <UNDEFINED> instruction: 0x0788447b
    bd60:	sbchi	pc, r6, r0, lsl #2
    bd64:	ldrbtmi	r4, [r8], #-2292	; 0xfffff70c
    bd68:			; <UNDEFINED> instruction: 0xf10007c9
    bd6c:	ldmibmi	r3!, {r1, r2, r3, r4, r5, r7, pc}^
    bd70:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    bd74:	andcs	r0, r1, r0, lsl #2
    bd78:	ldrbtmi	r4, [r9], #-2545	; 0xfffff60f
    bd7c:	ldc	7, cr15, [r6], #1000	; 0x3e8
    bd80:	ldmmi	r0!, {r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    bd84:			; <UNDEFINED> instruction: 0xf7fa4478
    bd88:			; <UNDEFINED> instruction: 0xf89bec22
    bd8c:	ldr	r3, [r8], #-0
    bd90:	ldrbtmi	r4, [r8], #-2285	; 0xfffff713
    bd94:	ldc	7, cr15, [sl], {250}	; 0xfa
    bd98:	mulcc	r0, fp, r8
    bd9c:	bllt	fe089da0 <verblevel@@Base+0xfe05450c>
    bda0:	ldrbtmi	r4, [r8], #-2282	; 0xfffff716
    bda4:	ldc	7, cr15, [r2], {250}	; 0xfa
    bda8:	mulcc	r0, fp, r8
    bdac:	bllt	1dc9db0 <verblevel@@Base+0x1d9451c>
    bdb0:	ldrbtmi	r4, [r8], #-2279	; 0xfffff719
    bdb4:	stc	7, cr15, [sl], {250}	; 0xfa
    bdb8:	mulcc	r0, fp, r8
    bdbc:	bllt	1b09dc0 <verblevel@@Base+0x1ad452c>
    bdc0:	ldrsbtge	pc, [r0], -sp	; <UNPREDICTABLE>
    bdc4:	cfstr64mi	mvdx14, [r3], #684	; 0x2ac
    bdc8:	ldr	r4, [fp, #1148]	; 0x47c
    bdcc:	ldrbtmi	r4, [r8], #-2274	; 0xfffff71e
    bdd0:	stmibmi	r2!, {r1, r4, r7, r8, sl, sp, lr, pc}^
    bdd4:	ldrbtmi	r2, [r9], #-1
    bdd8:	stc	7, cr15, [r8], {250}	; 0xfa
    bddc:	stmiavc	r1!, {r0, r1, r3, r5, r9, sl, sp, lr, pc}^
    bde0:	stmiavc	r7!, {r0, sp}
    bde4:	mulgt	r4, r4, r8
    bde8:	strcs	lr, [r1, -r7, lsl #22]
    bdec:	stmib	sp, {r2, r3, r4, r6, r7, r8, fp, lr}^
    bdf0:	ldrbtmi	r7, [r9], #-3072	; 0xfffff400
    bdf4:	ldcl	7, cr15, [sl], #-1000	; 0xfffffc18
    bdf8:	vpmax.f32	d2, d0, d5
    bdfc:	stmdbvc	r3!, {r2, r3, r4, r5, r9, pc}
    be00:			; <UNDEFINED> instruction: 0xf43f2b00
    be04:	stcls	12, cr10, [sp], {20}
    be08:	blmi	fe0146bc <verblevel@@Base+0xfdfdee28>
    be0c:	ldmmi	r5, {r0, r8, sp}^
    be10:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    be14:			; <UNDEFINED> instruction: 0xf7fa681b
    be18:	str	lr, [r8], #-2990	; 0xfffff452
    be1c:	ldrbtmi	r4, [r9], #-2514	; 0xfffff62e
    be20:	cdpmi	7, 13, cr14, cr2, cr15, {0}
    be24:	ldrbtmi	r0, [lr], #-1928	; 0xfffff878
    be28:	mrcge	5, 6, APSR_nzcv, cr10, cr15, {3}
    be2c:			; <UNDEFINED> instruction: 0x07c94fd0
    be30:			; <UNDEFINED> instruction: 0xf57f447f
    be34:	stmdavc	r1!, {r0, r1, r3, r4, r6, r7, r9, sl, fp, sp, pc}
    be38:	teqgt	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    be3c:	ldrbtmi	r0, [ip], #1672	; 0x688
    be40:	mrcge	5, 6, APSR_nzcv, cr11, cr15, {3}
    be44:	teq	r0, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    be48:	ldrbtmi	r0, [lr], #1736	; 0x6c8
    be4c:	mrcge	5, 6, APSR_nzcv, cr11, cr15, {3}
    be50:	ldrbtmi	r4, [r8], #-2250	; 0xfffff736
    be54:	streq	r9, [r8, -ip]
    be58:	mrcge	5, 6, APSR_nzcv, cr12, cr15, {3}
    be5c:	ldrbtmi	r4, [r8], #-2248	; 0xfffff738
    be60:	strbeq	r9, [r8, -lr]
    be64:	mrcge	5, 6, APSR_nzcv, cr13, cr15, {3}
    be68:			; <UNDEFINED> instruction: 0xf01148c6
    be6c:	ldrbtmi	r0, [r8], #-3842	; 0xfffff0fe
    be70:	mrcge	4, 6, APSR_nzcv, cr14, cr15, {1}
    be74:	tstlt	r0, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    be78:			; <UNDEFINED> instruction: 0xe6dc44fb
    be7c:	ldrbtmi	r4, [fp], #-3011	; 0xfffff43d
    be80:	bmi	ff10591c <verblevel@@Base+0xff0d0088>
    be84:			; <UNDEFINED> instruction: 0xe69c447a
    be88:	ldrbtmi	r4, [r9], #-2498	; 0xfffff63e
    be8c:	cdpmi	6, 12, cr14, cr2, cr9, {4}
    be90:	sxtab16	r4, r0, lr, ror #8
    be94:	ldrbtmi	r4, [r8], #-2241	; 0xfffff73f
    be98:	blmi	ff08587c <verblevel@@Base+0xff04ffe8>
    be9c:			; <UNDEFINED> instruction: 0xe66e447b
    bea0:	ldrbtmi	r4, [sl], #-2752	; 0xfffff540
    bea4:			; <UNDEFINED> instruction: 0xf7fae665
    bea8:	stmdavs	r3, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    beac:	blcs	1c5d6c8 <verblevel@@Base+0x1c27e34>
    beb0:	bls	37ff08 <verblevel@@Base+0x34a674>
    beb4:	blmi	155d73c <verblevel@@Base+0x1527ea8>
    beb8:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
    bebc:	bl	ffb49eac <verblevel@@Base+0xffb14618>
    bec0:	stmdavs	r8!, {r0, r1, r9, sl, lr}
    bec4:			; <UNDEFINED> instruction: 0xf7fa930c
    bec8:	blls	346d38 <verblevel@@Base+0x3114a4>
    becc:	strmi	r2, [r2], -r1, lsl #2
    bed0:	bmi	fed706d8 <verblevel@@Base+0xfed3ae44>
    bed4:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    bed8:	stc	7, cr15, [lr], {250}	; 0xfa
    bedc:			; <UNDEFINED> instruction: 0xf8ba9b0b
    bee0:			; <UNDEFINED> instruction: 0xf8d38002
    bee4:			; <UNDEFINED> instruction: 0xf7ff9000
    bee8:	ldmibmi	r0!, {r1, r4, r5, r6, r9, fp, ip, sp, pc}
    beec:	smlsldx	r4, r0, r9, r4
    bef0:	ldrbtmi	r4, [r8], #-2223	; 0xfffff751
    bef4:	blmi	fec05bdc <verblevel@@Base+0xfebd0348>
    bef8:			; <UNDEFINED> instruction: 0xe730447b
    befc:	ldrbtmi	r4, [sl], #-2734	; 0xfffff552
    bf00:	blmi	febc5ba8 <verblevel@@Base+0xfeb90314>
    bf04:			; <UNDEFINED> instruction: 0xe717447b
    bf08:	ldrbtmi	r4, [sl], #-2733	; 0xfffff553
    bf0c:	stmibmi	sp!, {r0, r1, r2, r3, r8, r9, sl, sp, lr, pc}
    bf10:	uxtah	r4, ip, r9, ror #8
    bf14:	adcsgt	pc, r0, #14614528	; 0xdf0000
    bf18:			; <UNDEFINED> instruction: 0xe6f244fc
    bf1c:	ldrbtmi	r4, [pc], #-4011	; bf24 <__assert_fail@plt+0x5720>
    bf20:	stmiami	fp!, {r3, r5, r6, r7, r9, sl, sp, lr, pc}
    bf24:			; <UNDEFINED> instruction: 0xe6df4478
    bf28:	ldrbtmi	r4, [fp], #-2986	; 0xfffff456
    bf2c:	bmi	feac5a8c <verblevel@@Base+0xfea901f8>
    bf30:	uxtab16	r4, sp, sl, ror #8
    bf34:	andcs	r9, r1, r1, lsl fp
    bf38:			; <UNDEFINED> instruction: 0xf85349a8
    bf3c:	ldrbtmi	r2, [r9], #-38	; 0xffffffda
    bf40:	bl	ff549f30 <verblevel@@Base+0xff51469c>
    bf44:	strtmi	lr, [r3], -r0, lsl #14
    bf48:	stcls	8, cr4, [sp], {48}	; 0x30
    bf4c:	bmi	fe914358 <verblevel@@Base+0xfe8deac4>
    bf50:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
    bf54:			; <UNDEFINED> instruction: 0xf7fa6800
    bf58:	sbfx	lr, r0, #23, #32
    bf5c:	strbmi	r9, [r3], sp, lsl #20
    bf60:			; <UNDEFINED> instruction: 0xf8dd4b2a
    bf64:	ldmpl	r3, {r3, r6, sp, pc}^
    bf68:			; <UNDEFINED> instruction: 0xf7fa681e
    bf6c:			; <UNDEFINED> instruction: 0x4604eb9c
    bf70:			; <UNDEFINED> instruction: 0xf7fa6800
    bf74:	stmdavs	r4!, {r2, r6, r8, r9, fp, sp, lr, pc}
    bf78:			; <UNDEFINED> instruction: 0x21014a9a
    bf7c:	strls	r4, [r1], #-1146	; 0xfffffb86
    bf80:	ldrtmi	r4, [r0], -r3, lsl #12
    bf84:	strtmi	r9, [fp], -r0, lsl #6
    bf88:	bl	fedc9f78 <verblevel@@Base+0xfed946e4>
    bf8c:			; <UNDEFINED> instruction: 0xf8dde7a6
    bf90:	strbmi	sl, [r3], r8, asr #32
    bf94:	smlatbcs	sl, r2, r7, lr
    bf98:			; <UNDEFINED> instruction: 0x910e4a93
    bf9c:	ldmibmi	r3, {r0, sp}
    bfa0:			; <UNDEFINED> instruction: 0xf89b447a
    bfa4:	ldrbtmi	r3, [r9], #-5
    bfa8:			; <UNDEFINED> instruction: 0xf7fa9210
    bfac:			; <UNDEFINED> instruction: 0xf89beba0
    bfb0:	stmibmi	pc, {r1, r2, ip, sp}	; <UNPREDICTABLE>
    bfb4:	bls	413fc0 <verblevel@@Base+0x3de72c>
    bfb8:	addseq	r4, fp, r9, ror r4
    bfbc:	bl	fe5c9fac <verblevel@@Base+0xfe594718>
    bfc0:	bls	41e5f8 <verblevel@@Base+0x3e8d64>
    bfc4:			; <UNDEFINED> instruction: 0xf89b2001
    bfc8:	ldrbtmi	r3, [r9], #-7
    bfcc:	bl	fe3c9fbc <verblevel@@Base+0xfe394728>
    bfd0:	mulmi	r8, fp, r8
    bfd4:	mulcc	r7, fp, r8
    bfd8:	stmibmi	r7, {r0, sp}
    bfdc:	bl	f2824 <verblevel@@Base+0xbcf90>
    bfe0:	ldrbtmi	r1, [r9], #-772	; 0xfffffcfc
    bfe4:	bl	fe0c9fd4 <verblevel@@Base+0xfe094740>
    bfe8:	svclt	0x0000e55d
    bfec:	andeq	r5, r2, ip, ror #21
    bff0:	andeq	r0, r0, r4, asr r1
    bff4:	ldrdeq	r5, [r2], -r2
    bff8:	muleq	r0, r0, r3
    bffc:	ldrdeq	r8, [r0], -ip
    c000:	muleq	r0, r2, r3
    c004:	muleq	r2, r4, r9
    c008:	andeq	sl, r0, r6, lsr r2
    c00c:	andeq	r0, r0, r0, ror r1
    c010:	andeq	r8, r0, r8, asr #24
    c014:	andeq	sl, r0, r4, ror #4
    c018:	andeq	r8, r0, r4, ror lr
    c01c:	andeq	sl, r0, ip, lsl #4
    c020:	andeq	sl, r0, ip, asr #2
    c024:	muleq	r0, r6, fp
    c028:	andeq	r8, r0, lr, ror ip
    c02c:	ldrdeq	r8, [r0], -r4
    c030:	andeq	r8, r0, lr, lsr #14
    c034:	andeq	r8, r0, r4, ror lr
    c038:	strdeq	r8, [r0], -r6
    c03c:			; <UNDEFINED> instruction: 0x00008cb2
    c040:	andeq	r8, r0, r4, asr #25
    c044:	andeq	r1, r2, lr, ror #28
    c048:	andeq	r8, r0, r2, lsr #24
    c04c:	ldrdeq	sl, [r0], -r0
    c050:	andeq	r9, r0, r8, asr lr
    c054:	andeq	sl, r0, lr, asr #25
    c058:	andeq	sl, r0, r2, asr #25
    c05c:	andeq	r8, r0, r0, ror #18
    c060:	andeq	r8, r0, r2, lsr #22
    c064:	andeq	r8, r0, r4, lsr #22
    c068:	andeq	r8, r0, r6, lsr #22
    c06c:	andeq	r9, r0, lr, lsr pc
    c070:	muleq	r2, r8, r6
    c074:	strdeq	sl, [r0], -ip
    c078:	andeq	r8, r0, sl, ror ip
    c07c:	andeq	r8, r0, sl, ror ip
    c080:	andeq	r8, r0, r8, lsl #25
    c084:	muleq	r0, r6, ip
    c088:	andeq	r8, r0, r8, lsr #25
    c08c:	andeq	r8, r0, ip, asr #25
    c090:	andeq	sl, r0, ip, ror #22
    c094:	andeq	r8, r0, lr, asr #26
    c098:	andeq	sl, r0, lr, lsr fp
    c09c:	andeq	r9, r0, ip, lsl lr
    c0a0:	andeq	r9, r0, r0, asr #29
    c0a4:	andeq	sl, r0, r4, lsl #22
    c0a8:	andeq	r8, r0, r2, asr #26
    c0ac:	andeq	r8, r0, r8, asr #26
    c0b0:	andeq	sl, r0, sl, asr #21
    c0b4:	andeq	r8, r0, ip, lsr sp
    c0b8:	strdeq	r8, [r0], -ip
    c0bc:	andeq	r8, r0, r8, ror sp
    c0c0:	andeq	r8, r0, lr, lsr #26
    c0c4:	andeq	r8, r0, r8, ror #26
    c0c8:	andeq	sl, r0, r4, asr sl
    c0cc:	andeq	sl, r0, r8, asr #20
    c0d0:	andeq	sl, r0, ip, lsr sl
    c0d4:	andeq	sl, r0, r0, lsr sl
    c0d8:	andeq	sl, r0, r4, lsr #20
    c0dc:	andeq	r8, r0, sl, ror #25
    c0e0:	andeq	sl, r0, r4, lsl #20
    c0e4:	strdeq	sl, [r0], -r8
    c0e8:	andeq	sl, r0, sl, ror #19
    c0ec:	ldrdeq	sl, [r0], -lr
    c0f0:	ldrdeq	sl, [r0], -r0
    c0f4:	andeq	sl, r0, r4, asr #19
    c0f8:			; <UNDEFINED> instruction: 0x0000a9ba
    c0fc:	andeq	sl, r0, ip, lsr #19
    c100:	muleq	r0, sl, r9
    c104:	muleq	r0, r0, r9
    c108:	andeq	sl, r0, r4, lsl #19
    c10c:	andeq	r8, r0, r6, asr #24
    c110:	strdeq	sl, [r0], -r6
    c114:	andeq	sl, r0, sl, ror #17
    c118:	ldrdeq	sl, [r0], -lr
    c11c:	ldrdeq	sl, [r0], -r2
    c120:	andeq	sl, r0, r4, asr #17
    c124:			; <UNDEFINED> instruction: 0x0000a8b8
    c128:	andeq	r8, r0, r0, ror #8
    c12c:	andeq	sl, r0, lr, lsl #17
    c130:	andeq	sl, r0, r2, ror r8
    c134:	andeq	sl, r0, r8, ror #16
    c138:	andeq	sl, r0, lr, asr r8
    c13c:	andeq	sl, r0, r4, asr r8
    c140:	andeq	r8, r0, r6, asr fp
    c144:	muleq	r0, ip, sl
    c148:	andeq	r9, r0, sl, ror #21
    c14c:	andeq	r9, r0, sl, asr #21
    c150:	andeq	r9, r0, sl, lsr #21
    c154:	andeq	r8, r0, ip, asr #5
    c158:	andeq	r8, r0, r2, lsr #5
    c15c:	andeq	r8, r0, r6, asr #18
    c160:	andeq	r8, r0, sl, ror #21
    c164:	andeq	r8, r0, r6, asr fp
    c168:	andeq	r8, r0, lr, lsr #6
    c16c:	andeq	r8, r0, r2, ror #5
    c170:	andeq	r8, r0, r4, ror #5
    c174:	andeq	r8, r0, r2, ror #5
    c178:	ldrdeq	r8, [r0], -lr
    c17c:	ldrdeq	r8, [r0], -sl
    c180:	ldrdeq	r8, [r0], -r6
    c184:	andeq	r8, r0, sl, asr #5
    c188:	andeq	r8, r0, ip, asr #5
    c18c:	andeq	r8, r0, r2, lsl #5
    c190:	andeq	r8, r0, r0, ror r2
    c194:	andeq	r8, r0, lr, asr r2
    c198:	andeq	r8, r0, ip, asr #4
    c19c:	andeq	r8, r0, sl, lsr r2
    c1a0:	andeq	r8, r0, ip, lsr #4
    c1a4:	andeq	r8, r0, sl, lsl r2
    c1a8:	andeq	r8, r0, r6, lsr #14
    c1ac:	andeq	r8, r0, r0, ror #4
    c1b0:	andeq	r8, r0, r2, asr r2
    c1b4:	andeq	r8, r0, ip, lsr r2
    c1b8:	andeq	r8, r0, lr, lsr #4
    c1bc:	andeq	r8, r0, ip, lsl r2
    c1c0:	andeq	r8, r0, sl, ror r2
    c1c4:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    c1c8:			; <UNDEFINED> instruction: 0x000081b0
    c1cc:	muleq	r0, lr, r1
    c1d0:	andeq	r8, r0, r4, asr r2
    c1d4:	andeq	r8, r0, lr, lsr r2
    c1d8:	andeq	r8, r0, r8, lsr #4
    c1dc:	andeq	r8, r0, lr, lsl #19
    c1e0:	andeq	r8, r0, lr, asr #13
    c1e4:	ldrdeq	r8, [r0], -r4
    c1e8:	andeq	sl, r0, r4, lsr #12
    c1ec:	andeq	r9, r0, r2, lsl #18
    c1f0:	andeq	r9, r0, r0, lsr #18
    c1f4:	andeq	r9, r0, sl, lsr r9
    c1f8:	andeq	r9, r0, r2, asr r9
    c1fc:	ldmdane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c200:	ldrbtmi	r2, [r9], #-1
    c204:	b	1cca1f4 <verblevel@@Base+0x1c94960>
    c208:			; <UNDEFINED> instruction: 0xf8dfe415
    c20c:			; <UNDEFINED> instruction: 0xf8df2810
    c210:	ldrbtmi	r1, [sl], #-2064	; 0xfffff7f0
    c214:			; <UNDEFINED> instruction: 0xf7fa4479
    c218:	strt	lr, [r1], #-2666	; 0xfffff596
    c21c:	stmdacs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c220:			; <UNDEFINED> instruction: 0xf8df2001
    c224:	ldrbtmi	r1, [sl], #-2052	; 0xfffff7fc
    c228:			; <UNDEFINED> instruction: 0xf7fa4479
    c22c:	ldr	lr, [r7], #-2656	; 0xfffff5a0
    c230:	ubfxcs	pc, pc, #17, #25
    c234:			; <UNDEFINED> instruction: 0xf8df2001
    c238:	ldrbtmi	r1, [sl], #-2040	; 0xfffff808
    c23c:			; <UNDEFINED> instruction: 0xf7fa4479
    c240:			; <UNDEFINED> instruction: 0xf7ffea56
    c244:			; <UNDEFINED> instruction: 0xf3c4bbfb
    c248:			; <UNDEFINED> instruction: 0xf8df1341
    c24c:			; <UNDEFINED> instruction: 0xf8df27e8
    c250:	movwcc	r1, #6120	; 0x17e8
    c254:	andcs	r4, r1, sl, ror r4
    c258:	sbcseq	r4, fp, r9, ror r4
    c25c:	b	11ca24c <verblevel@@Base+0x11949b8>
    c260:			; <UNDEFINED> instruction: 0xf8dfe403
    c264:	ldrdcs	r2, [r1], -r8
    c268:			; <UNDEFINED> instruction: 0x17d4f8df
    c26c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    c270:	b	f4a260 <verblevel@@Base+0xf149cc>
    c274:	tstcs	r1, r0, lsl #8
    c278:			; <UNDEFINED> instruction: 0xf7fa4638
    c27c:	strdls	lr, [ip], -sl
    c280:			; <UNDEFINED> instruction: 0xf43f2800
    c284:	adcslt	sl, r9, #212, 18	; 0x350000
    c288:	tstls	r2, r1
    c28c:	cmnvs	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    c290:	orrcs	r2, r0, r6, lsl #4
    c294:	strls	r4, [r3], -r8, asr #12
    c298:			; <UNDEFINED> instruction: 0xf7fa9500
    c29c:	stmdacs	r0, {r1, r7, r9, fp, sp, lr, pc}
    c2a0:	movwhi	pc, #33472	; 0x82c0	; <UNPREDICTABLE>
    c2a4:	blls	31409c <verblevel@@Base+0x2de808>
    c2a8:			; <UNDEFINED> instruction: 0xf1032c02
    c2ac:	ldmdble	r9!, {r0, r2, fp}
    c2b0:			; <UNDEFINED> instruction: 0x3790f8df
    c2b4:	subge	pc, r0, sp, asr #17
    c2b8:	ldrbtmi	r4, [fp], #-1754	; 0xfffff926
    c2bc:			; <UNDEFINED> instruction: 0xf8df9311
    c2c0:	strbmi	r3, [fp], r8, lsl #15
    c2c4:	tstls	r2, #2063597568	; 0x7b000000
    c2c8:	mulpl	r0, r8, r8
    c2cc:	vadd.f32	d18, d0, d2
    c2d0:			; <UNDEFINED> instruction: 0xf8988274
    c2d4:	blcc	582e4 <verblevel@@Base+0x22a50>
    c2d8:	ldmdale	r1, {r0, r1, r2, r3, r8, r9, fp, sp}
    c2dc:			; <UNDEFINED> instruction: 0xf013e8df
    c2e0:	subeq	r0, r0, fp, lsl r0
    c2e4:	rsbeq	r0, r8, r7, lsl #1
    c2e8:	andseq	r0, r0, r4, asr r1
    c2ec:	andseq	r0, r0, r0, lsl r0
    c2f0:	sbcseq	r0, sl, r0, lsl r0
    c2f4:	andseq	r0, r0, r0, lsl r0
    c2f8:	mulseq	r0, r9, r1
    c2fc:	eoreq	r0, ip, r8, asr #1
    c300:	andcs	r9, r1, r1, lsl r9
    c304:	ldmib	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c308:	mulne	r0, r8, r8
    c30c:			; <UNDEFINED> instruction: 0xf7fa4640
    c310:			; <UNDEFINED> instruction: 0xf898fc4b
    c314:	blne	192031c <verblevel@@Base+0x18eaa88>
    c318:	cfstrscs	mvf4, [r2], {168}	; 0xa8
    c31c:			; <UNDEFINED> instruction: 0x46d3dcd4
    c320:	ldrdge	pc, [r0], #-141	; 0xffffff73
    c324:			; <UNDEFINED> instruction: 0xf7fa980c
    c328:	blls	3066a0 <verblevel@@Base+0x2d0e0c>
    c32c:			; <UNDEFINED> instruction: 0x8002f8ba
    c330:	ldrdls	pc, [r0], -r3
    c334:	stmdalt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    c338:			; <UNDEFINED> instruction: 0x0710f8df
    c33c:	ldrbtmi	r2, [r8], #-1282	; 0xfffffafe
    c340:	stmdb	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c344:			; <UNDEFINED> instruction: 0xf8df9e0d
    c348:			; <UNDEFINED> instruction: 0xf04f1708
    c34c:			; <UNDEFINED> instruction: 0x464233ff
    c350:	ldmdapl	r1!, {r3, r4, r6, r9, sl, lr}^
    c354:			; <UNDEFINED> instruction: 0xf0019500
    c358:			; <UNDEFINED> instruction: 0xf898ff2d
    c35c:	ldrb	r5, [sl, r0]
    c360:	mulcc	r4, r8, r8
    c364:			; <UNDEFINED> instruction: 0xf898462a
    c368:	strcs	r1, [r2], -r5
    c36c:	mulpl	r3, r8, r8
    c370:	bl	15437c <verblevel@@Base+0x11eae8>
    c374:			; <UNDEFINED> instruction: 0xf8982503
    c378:	bl	158398 <verblevel@@Base+0x122b04>
    c37c:			; <UNDEFINED> instruction: 0xf8df4501
    c380:			; <UNDEFINED> instruction: 0x960016d4
    c384:	strvs	lr, [r3, #-2821]	; 0xfffff4fb
    c388:	strls	r4, [r1, #-1145]	; 0xfffffb87
    c38c:	mulcc	r1, r8, r8
    c390:	stmib	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c394:			; <UNDEFINED> instruction: 0xf14007ab
    c398:	strbeq	r8, [pc, -r9, asr #4]!
    c39c:	eorshi	pc, r3, #0, 2
    c3a0:	ssateq	pc, #21, pc, asr #17	; <UNPREDICTABLE>
    c3a4:			; <UNDEFINED> instruction: 0xf7fa4478
    c3a8:			; <UNDEFINED> instruction: 0xf898e912
    c3ac:	ldr	r5, [r2, r0]!
    c3b0:	vmla.f32	d18, d0, d3
    c3b4:			; <UNDEFINED> instruction: 0xf8988242
    c3b8:	strtmi	r3, [sl], -r3
    c3bc:			; <UNDEFINED> instruction: 0x169cf8df
    c3c0:	andls	r2, r0, r4
    c3c4:	ldrbtmi	r2, [r9], #-1
    c3c8:			; <UNDEFINED> instruction: 0xf8989301
    c3cc:			; <UNDEFINED> instruction: 0xf7fa3001
    c3d0:			; <UNDEFINED> instruction: 0xf108e98e
    c3d4:			; <UNDEFINED> instruction: 0xf7fa0004
    c3d8:			; <UNDEFINED> instruction: 0xf8dffc81
    c3dc:	ldrbtmi	r1, [r9], #-1668	; 0xfffff97c
    c3e0:	andcs	r4, r1, r2, lsl #12
    c3e4:	stmib	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c3e8:	mulpl	r0, r8, r8
    c3ec:	stccs	7, cr14, [r9, #-588]	; 0xfffffdb4
    c3f0:	eorshi	pc, r5, #64, 4
    c3f4:	mulcc	r3, r8, r8
    c3f8:			; <UNDEFINED> instruction: 0xf8df2003
    c3fc:	strtmi	r1, [sl], -r8, ror #12
    c400:	andcs	r9, r1, r0
    c404:	movwls	r4, #5241	; 0x1479
    c408:	mulcc	r1, r8, r8
    c40c:	stmdb	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c410:	mulcc	r3, r8, r8
    c414:			; <UNDEFINED> instruction: 0xf1000799
    c418:			; <UNDEFINED> instruction: 0xf8df8228
    c41c:	andcs	r1, r1, ip, asr #12
    c420:	mulcc	r4, r8, r8
    c424:	mulcs	r5, r8, r8
    c428:			; <UNDEFINED> instruction: 0xf7fa4479
    c42c:			; <UNDEFINED> instruction: 0xf898e960
    c430:	ldrbeq	r3, [sl, r4]
    c434:	eorhi	pc, r5, #0, 2
    c438:			; <UNDEFINED> instruction: 0xf100079f
    c43c:	smmlaeq	lr, fp, r2, r8
    c440:	eorshi	pc, r1, #0, 2
    c444:			; <UNDEFINED> instruction: 0xf100071d
    c448:			; <UNDEFINED> instruction: 0xf8df8229
    c44c:	andcs	r1, r1, r0, lsr #12
    c450:	mulcs	r6, r8, r8
    c454:			; <UNDEFINED> instruction: 0xf7fa4479
    c458:			; <UNDEFINED> instruction: 0xf898e94a
    c45c:	blcs	d847c <verblevel@@Base+0xa2be8>
    c460:	sbcshi	pc, r5, #0, 4
    c464:			; <UNDEFINED> instruction: 0xf013e8df
    c468:			; <UNDEFINED> instruction: 0x019d0193
    c46c:			; <UNDEFINED> instruction: 0x017a0198
    c470:			; <UNDEFINED> instruction: 0xf0002d08
    c474:			; <UNDEFINED> instruction: 0xf8df81ac
    c478:	eorscs	r0, r6, #248, 10	; 0x3e000000
    c47c:	ldrbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    c480:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    c484:	stmiapl	fp!, {r0, r2, r3, r8, sl, fp, ip, pc}^
    c488:			; <UNDEFINED> instruction: 0xf7fa681b
    c48c:			; <UNDEFINED> instruction: 0xf898e874
    c490:	strb	r5, [r0, -r0]
    c494:	strbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    c498:	ldrbtmi	r2, [fp], #-3339	; 0xfffff2f5
    c49c:	muleq	r3, r3, r8
    c4a0:	andeq	pc, r0, sl, asr #17
    c4a4:	adcsne	pc, r0, sp, lsl #17
    c4a8:	bichi	pc, sp, r0, asr #4
    c4ac:	ldrdls	pc, [r4], -r8
    c4b0:			; <UNDEFINED> instruction: 0xf8df462a
    c4b4:	movwcs	r1, #42440	; 0xa5c8
    c4b8:	movwls	r2, #1
    c4bc:	andls	pc, r4, sp, asr #17
    c4c0:			; <UNDEFINED> instruction: 0xf8984479
    c4c4:			; <UNDEFINED> instruction: 0xf1083001
    c4c8:			; <UNDEFINED> instruction: 0xf7fa060c
    c4cc:			; <UNDEFINED> instruction: 0xf898e910
    c4d0:			; <UNDEFINED> instruction: 0xf8df2004
    c4d4:	andcs	r1, r1, ip, lsr #11
    c4d8:	andseq	pc, pc, #2
    c4dc:	strvc	pc, [r4, #2271]!	; 0x8df
    c4e0:	strcs	r4, [r0, #-1145]	; 0xfffffb87
    c4e4:	stmdb	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c4e8:	ldrne	pc, [ip, #2271]	; 0x8df
    c4ec:	subne	pc, r3, #603979779	; 0x24000003
    c4f0:	ldrbtmi	r2, [r9], #-1
    c4f4:			; <UNDEFINED> instruction: 0xf7fa447f
    c4f8:			; <UNDEFINED> instruction: 0xf8dfe8fa
    c4fc:			; <UNDEFINED> instruction: 0xf8981590
    c500:	andcs	r3, r1, r8
    c504:	mulcs	r9, r8, r8
    c508:			; <UNDEFINED> instruction: 0xf7fa4479
    c50c:			; <UNDEFINED> instruction: 0xf8dde8f0
    c510:	strls	r9, [lr], #-72	; 0xffffffb8
    c514:			; <UNDEFINED> instruction: 0xf8dfe01c
    c518:	ldrbtmi	ip, [ip], #1400	; 0x578
    c51c:			; <UNDEFINED> instruction: 0xf1000463
    c520:			; <UNDEFINED> instruction: 0xf8df8145
    c524:	ldrbtmi	r3, [fp], #-1392	; 0xfffffa90
    c528:	strcc	r9, [r4], -r0, lsl #2
    c52c:	strbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    c530:	ldrbtmi	r9, [r3], -r3, lsl #6
    c534:			; <UNDEFINED> instruction: 0x0c01e9cd
    c538:	andcs	r4, r1, r9, ror r4
    c53c:			; <UNDEFINED> instruction: 0xf7fa4405
    c540:			; <UNDEFINED> instruction: 0xf898e8d6
    c544:			; <UNDEFINED> instruction: 0xf0033004
    c548:	addsmi	r0, sp, #2080374784	; 0x7c000000
    c54c:	teqhi	r1, r0, lsl #6	; <UNPREDICTABLE>
    c550:			; <UNDEFINED> instruction: 0x462a6834
    c554:	andcs	r4, r1, r9, lsr r6
    c558:			; <UNDEFINED> instruction: 0xf7fa4623
    c55c:	vmul.i<illegal width 8>	q15, q10, d0[2]
    c560:	strbteq	r1, [r0], -r1, lsl #2
    c564:	andeq	pc, pc, #4
    c568:	andne	pc, r1, sl, lsl r8	; <UNPREDICTABLE>
    c56c:	vnmlami.f32	s28, s8, s30
    c570:	strbmi	fp, [r8], -r8, asr #30
    c574:			; <UNDEFINED> instruction: 0xf8dfd402
    c578:	ldrbtmi	r0, [r8], #-1316	; 0xfffffadc
    c57c:	strble	r0, [sl, #1571]	; 0x623
    c580:	ldrgt	pc, [ip, #-2271]	; 0xfffff721
    c584:			; <UNDEFINED> instruction: 0xe7c944fc
    c588:	vmla.f32	d18, d0, d3
    c58c:			; <UNDEFINED> instruction: 0xf8988162
    c590:	tstcs	r5, r3
    c594:	strtmi	r9, [sl], -r0, lsl #2
    c598:	strne	pc, [r8, #-2271]	; 0xfffff721
    c59c:	movwls	r2, #4097	; 0x1001
    c5a0:			; <UNDEFINED> instruction: 0xf8984479
    c5a4:			; <UNDEFINED> instruction: 0xf7fa3001
    c5a8:			; <UNDEFINED> instruction: 0xf108e8a2
    c5ac:			; <UNDEFINED> instruction: 0xf7fa0004
    c5b0:			; <UNDEFINED> instruction: 0xf8dffb95
    c5b4:	ldrbtmi	r1, [r9], #-1268	; 0xfffffb0c
    c5b8:	strmi	r4, [r6], -r2, lsl #12
    c5bc:			; <UNDEFINED> instruction: 0xf7fa2001
    c5c0:			; <UNDEFINED> instruction: 0xf8dfe896
    c5c4:	ldrtmi	r0, [r1], -r8, ror #9
    c5c8:			; <UNDEFINED> instruction: 0xf7f94478
    c5cc:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    c5d0:	ldccs	15, cr11, [r8, #-32]	; 0xffffffe0
    c5d4:	orrshi	pc, r3, r0
    c5d8:			; <UNDEFINED> instruction: 0xf43f2d14
    c5dc:			; <UNDEFINED> instruction: 0xf8dfae9a
    c5e0:	cfldrscc	mvf9, [r5, #-832]	; 0xfffffcc0
    c5e4:	tsteq	r4, #8, 2	; <UNPREDICTABLE>
    c5e8:	strbvc	pc, [sp, pc, asr #12]!	; <UNPREDICTABLE>
    c5ec:	ldrbvc	pc, [pc, pc, asr #13]!	; <UNPREDICTABLE>
    c5f0:	blx	14dd9dc <verblevel@@Base+0x14a8148>
    c5f4:	bl	fea09c10 <verblevel@@Base+0xfe9d437c>
    c5f8:			; <UNDEFINED> instruction: 0xf1080708
    c5fc:	ldmibne	sl!, {r0, r1, r4, r9, sl}
    c600:	svccc	0x0001f816
    c604:	andcs	r4, r1, r9, asr #12
    c608:	ldmda	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c60c:	mvnsle	r4, lr, lsr #5
    c610:	stccs	6, cr14, [pc, #-508]!	; c41c <__assert_fail@plt+0x5c18>
    c614:	teqhi	ip, r0, asr #4	; <UNPREDICTABLE>
    c618:	mulcc	r4, r8, r8
    c61c:	vpadd.i8	d2, d0, d20
    c620:	movwcc	r8, #45405	; 0xb15d
    c624:	svceq	0x0083ebb5
    c628:	cmphi	r2, r0, asr #5	; <UNPREDICTABLE>
    c62c:	mulne	r3, r8, r8
    c630:			; <UNDEFINED> instruction: 0xf0024658
    c634:			; <UNDEFINED> instruction: 0xf8b8feb1
    c638:	ldreq	r3, [pc], #-6	; c640 <__assert_fail@plt+0x5e3c>
    c63c:			; <UNDEFINED> instruction: 0xf1009013
    c640:	blcs	1acb58 <verblevel@@Base+0x1772c4>
    c644:	cmphi	r0, r0, lsl #6	; <UNPREDICTABLE>
    c648:	strbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    c64c:	bl	9d83c <verblevel@@Base+0x67fa8>
    c650:			; <UNDEFINED> instruction: 0xf8d20283
    c654:	andls	r2, r6, #16, 12	; 0x1000000
    c658:	movwls	r2, #20481	; 0x5001
    c65c:	streq	pc, [r8, #-264]	; 0xfffffef8
    c660:	mulcc	r5, r8, r8
    c664:			; <UNDEFINED> instruction: 0xf8df9a13
    c668:	movwls	r1, #17488	; 0x4450
    c66c:	mulcc	r4, r8, r8
    c670:	strls	r4, [lr, #-1145]	; 0xfffffb87
    c674:	movwcs	lr, #10701	; 0x29cd
    c678:	mulcc	r3, r8, r8
    c67c:			; <UNDEFINED> instruction: 0xf8989301
    c680:	movwls	r3, #2
    c684:	mulcc	r1, r8, r8
    c688:	mulcs	r0, r8, r8
    c68c:	stmda	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c690:	strtne	pc, [r8], #-2271	; 0xfffff721
    c694:	ldrbtmi	r2, [r9], #-1
    c698:	stmda	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c69c:			; <UNDEFINED> instruction: 0x21204628
    c6a0:	blx	fe0ca690 <verblevel@@Base+0xfe094dfc>
    c6a4:	mlacc	fp, r8, r8, pc	; <UNPREDICTABLE>
    c6a8:	mlacs	r9, r8, r8, pc	; <UNPREDICTABLE>
    c6ac:			; <UNDEFINED> instruction: 0xf8df2001
    c6b0:	movwls	r1, #5136	; 0x1410
    c6b4:			; <UNDEFINED> instruction: 0xf8984282
    c6b8:	ldrbtmi	r3, [r9], #-42	; 0xffffffd6
    c6bc:			; <UNDEFINED> instruction: 0x4602bf38
    c6c0:			; <UNDEFINED> instruction: 0xf8989300
    c6c4:			; <UNDEFINED> instruction: 0xf7fa3028
    c6c8:	ldmmi	lr!, {r1, r4, fp, sp, lr, pc}^
    c6cc:			; <UNDEFINED> instruction: 0xf7f94478
    c6d0:			; <UNDEFINED> instruction: 0xf898ef7e
    c6d4:	blcs	186ec <desc_undefined@@Base+0x12fc>
    c6d8:	blmi	fff007c8 <verblevel@@Base+0xffecaf34>
    c6dc:	strteq	pc, [ip], -r8, lsl #2
    c6e0:	mvnls	pc, #14614528	; 0xdf0000
    c6e4:	ldrbtmi	r2, [fp], #-1280	; 0xfffffb00
    c6e8:	bmi	546e24 <verblevel@@Base+0x511590>
    c6ec:			; <UNDEFINED> instruction: 0x469a44f9
    c6f0:			; <UNDEFINED> instruction: 0x465878f1
    c6f4:			; <UNDEFINED> instruction: 0xf0028837
    c6f8:	blls	3cc03c <verblevel@@Base+0x3967a8>
    c6fc:	rsbeq	r1, r9, sl, lsr #1
    c700:			; <UNDEFINED> instruction: 0xf0013604
    c704:			; <UNDEFINED> instruction: 0xf8130106
    c708:	strtmi	ip, [sl], -r2
    c70c:	stc2	10, cr15, [r1], {76}	; 0x4c	; <UNPREDICTABLE>
    c710:			; <UNDEFINED> instruction: 0xf00c4649
    c714:	bl	28f728 <verblevel@@Base+0x259e94>
    c718:	andls	r0, r6, ip, lsl #25
    c71c:			; <UNDEFINED> instruction: 0xf8164604
    c720:	strls	r0, [r4, #-3073]	; 0xfffff3ff
    c724:	andcs	r9, r1, r5
    c728:	stccc	8, cr15, [r2], {22}
    c72c:	strls	r9, [r0, #-1282]	; 0xfffffafe
    c730:	movwls	r4, #13317	; 0x3405
    c734:			; <UNDEFINED> instruction: 0xf8dc9701
    c738:			; <UNDEFINED> instruction: 0xf7f93630
    c73c:			; <UNDEFINED> instruction: 0x4620efd8
    c740:	mcr	7, 6, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
    c744:	mulcc	r4, r8, r8
    c748:	blle	ff45d1c4 <verblevel@@Base+0xff427930>
    c74c:	bmi	546ec8 <verblevel@@Base+0x511634>
    c750:			; <UNDEFINED> instruction: 0xf7f99813
    c754:			; <UNDEFINED> instruction: 0xf898eec6
    c758:	ldrb	r5, [ip]
    c75c:	ldrbtmi	r4, [r8], #-2268	; 0xfffff724
    c760:	svc	0x0034f7f9
    c764:	ldrdcs	r4, [r1], -fp
    c768:	mulcs	r7, r8, r8
    c76c:			; <UNDEFINED> instruction: 0xf7f94479
    c770:			; <UNDEFINED> instruction: 0xf898efbe
    c774:			; <UNDEFINED> instruction: 0xf8982009
    c778:	andcs	r3, r1, r8
    c77c:	bl	deedc <verblevel@@Base+0xa9648>
    c780:	ldrbtmi	r2, [r9], #-514	; 0xfffffdfe
    c784:	svc	0x00b2f7f9
    c788:	mulpl	r0, r8, r8
    c78c:	ldmmi	r3, {r0, r1, r6, r7, r8, sl, sp, lr, pc}^
    c790:			; <UNDEFINED> instruction: 0xf7f94478
    c794:			; <UNDEFINED> instruction: 0xe7e5ef1c
    c798:	ldrbtmi	r4, [r8], #-2257	; 0xfffff72f
    c79c:	svc	0x0016f7f9
    c7a0:	ldmmi	r0, {r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    c7a4:			; <UNDEFINED> instruction: 0xf7f94478
    c7a8:	bfi	lr, r2, (invalid: 30:27)
    c7ac:	ldrbtmi	r4, [fp], #-3022	; 0xfffff432
    c7b0:	stcls	6, cr14, [lr], {186}	; 0xba
    c7b4:	mulpl	r0, r8, r8
    c7b8:	stmibmi	ip, {r0, r2, r3, r5, r7, r8, sl, sp, lr, pc}^
    c7bc:	andcs	r4, r1, sl, lsr #12
    c7c0:	ldrbtmi	r4, [r9], #-1747	; 0xfffff92d
    c7c4:	ldrdge	pc, [r0], #-141	; 0xffffff73
    c7c8:	svc	0x0090f7f9
    c7cc:			; <UNDEFINED> instruction: 0xf898e5aa
    c7d0:	strtmi	r3, [sl], -r7
    c7d4:	strcs	r4, [pc, #-2502]	; be16 <__assert_fail@plt+0x5612>
    c7d8:	movwls	r2, #20481	; 0x5001
    c7dc:			; <UNDEFINED> instruction: 0xf8984479
    c7e0:	movwls	r3, #16390	; 0x4006
    c7e4:	mulcc	r5, r8, r8
    c7e8:			; <UNDEFINED> instruction: 0xf8989303
    c7ec:	movwls	r3, #8196	; 0x2004
    c7f0:	mulcc	r3, r8, r8
    c7f4:	movwpl	lr, #2509	; 0x9cd
    c7f8:	mulcc	r1, r8, r8
    c7fc:	svc	0x0076f7f9
    c800:	mulpl	r0, r8, r8
    c804:	ldmmi	fp!, {r0, r1, r2, r7, r8, sl, sp, lr, pc}
    c808:			; <UNDEFINED> instruction: 0xf7f94478
    c80c:	streq	lr, [lr, -r0, ror #29]!
    c810:	strbteq	sp, [r8], sp, ror #8
    c814:	cfldr64ge	mvdx15, [sp, #-508]!	; 0xfffffe04
    c818:	vst2.32	{d4,d6}, [r5 :256], r7
    c81c:	andcs	r4, r1, r0, ror r2
    c820:			; <UNDEFINED> instruction: 0xf7f94479
    c824:			; <UNDEFINED> instruction: 0xf898ef64
    c828:	ldrb	r5, [r4, #-0]!
    c82c:	ldrbtmi	r4, [r8], #-2227	; 0xfffff74d
    c830:	mcr	7, 6, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
    c834:	mulpl	r0, r8, r8
    c838:	ldmmi	r1!, {r0, r2, r3, r5, r6, r8, sl, sp, lr, pc}
    c83c:	blmi	fe355108 <verblevel@@Base+0xfe31f874>
    c840:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    c844:	stmiami	pc!, {r1, r2, r3, r4, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    c848:	blmi	fe29512c <verblevel@@Base+0xfe25f898>
    c84c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    c850:	stmiami	sp!, {r3, r4, r9, sl, sp, lr, pc}
    c854:	blmi	fe1d5110 <verblevel@@Base+0xfe19f87c>
    c858:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    c85c:	stmiami	fp!, {r1, r4, r9, sl, sp, lr, pc}
    c860:	blmi	fe115134 <verblevel@@Base+0xfe0df8a0>
    c864:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    c868:	stmiami	r9!, {r2, r3, r9, sl, sp, lr, pc}
    c86c:			; <UNDEFINED> instruction: 0xf7f94478
    c870:	ldrb	lr, [r2, #3758]	; 0xeae
    c874:	ldrbtmi	r4, [r8], #-2215	; 0xfffff759
    c878:	mcr	7, 5, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
    c87c:	mulcc	r4, r8, r8
    c880:	stmiami	r5!, {r0, r2, r3, r4, r6, r7, r8, sl, sp, lr, pc}
    c884:			; <UNDEFINED> instruction: 0xf7f94478
    c888:			; <UNDEFINED> instruction: 0xf898eea2
    c88c:	ldrb	r3, [r3, #4]
    c890:	eorcs	r4, r7, #10616832	; 0xa20000
    c894:	tstcs	r1, r7, ror fp
    c898:	ldrb	r4, [r3, #1144]!	; 0x478
    c89c:	ldrbtmi	r4, [r8], #-2208	; 0xfffff760
    c8a0:	mrc	7, 4, APSR_nzcv, cr4, cr9, {7}
    c8a4:	ldmmi	pc, {r0, r4, r6, r7, r8, sl, sp, lr, pc}	; <UNPREDICTABLE>
    c8a8:			; <UNDEFINED> instruction: 0xf7f94478
    c8ac:			; <UNDEFINED> instruction: 0xf898ee90
    c8b0:	strb	r3, [r7, #4]
    c8b4:	eorcs	r9, fp, #3328	; 0xd00
    c8b8:	tstcs	r1, lr, ror #22
    c8bc:	stmiapl	r3!, {r1, r3, r4, r7, fp, lr}^
    c8c0:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    c8c4:	mrc	7, 2, APSR_nzcv, cr6, cr9, {7}
    c8c8:	bmi	fe645d80 <verblevel@@Base+0xfe6104ec>
    c8cc:	uxtab16	r4, r2, sl, ror #8
    c8d0:	eorscs	r4, r7, #9895936	; 0x970000
    c8d4:	tstcs	r1, r7, ror #22
    c8d8:	ldrb	r4, [r3, #1144]	; 0x478
    c8dc:	eorcs	r4, sp, #9764864	; 0x950000
    c8e0:	tstcs	r1, r4, ror #22
    c8e4:	strb	r4, [sp, #1144]	; 0x478
    c8e8:	ldrbtmi	r4, [sl], #-2707	; 0xfffff56d
    c8ec:	ldmibmi	r3, {r0, r1, r4, r5, r7, r9, sl, sp, lr, pc}
    c8f0:	rsbsvs	pc, r0, #83886080	; 0x5000000
    c8f4:	ldrbtmi	r2, [r9], #-1
    c8f8:	mrc	7, 7, APSR_nzcv, cr8, cr9, {7}
    c8fc:			; <UNDEFINED> instruction: 0xf8cde789
    c900:	mvnscs	sl, #4
    c904:	addcc	pc, r8, #268435460	; 0x10000004
    c908:	stmib	sp, {r6, r7, r8, sp}^
    c90c:	ldrbmi	r3, [r8], -r2, lsl #4
    c910:	movwls	r2, #770	; 0x302
    c914:	mulscc	r7, r8, r8
    c918:	mulscs	r6, r8, r8
    c91c:	svc	0x0040f7f9
    c920:	ldcle	8, cr2, [sp, #-0]
    c924:	mulvs	r0, sl, r8
    c928:	ldmdble	r3!, {r0, r1, r9, sl, fp, sp}
    c92c:	mulcc	r1, sl, r8
    c930:			; <UNDEFINED> instruction: 0xd12f2b03
    c934:			; <UNDEFINED> instruction: 0xd12d42b0
    c938:	mulcc	r2, sl, r8
    c93c:	subsle	r2, ip, r1, lsl #22
    c940:	ldrshle	r2, [r6], #-191	; 0xffffff41
    c944:	stcls	3, cr11, [sp, #-588]	; 0xfffffdb4
    c948:	blmi	1295190 <verblevel@@Base+0x125f8fc>
    c94c:	ldmdami	ip!, {r0, r8, sp}^
    c950:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    c954:			; <UNDEFINED> instruction: 0xf7f9681b
    c958:	ldmdami	sl!, {r1, r2, r3, r9, sl, fp, sp, lr, pc}^
    c95c:			; <UNDEFINED> instruction: 0xf7f94478
    c960:	strmi	lr, [r5], -lr, asr #27
    c964:	andcs	r9, r1, r2, lsl #10
    c968:	mulscc	r7, r8, r8
    c96c:	movwls	r4, #6518	; 0x1976
    c970:			; <UNDEFINED> instruction: 0xf8984479
    c974:	movwls	r3, #22
    c978:	mulscc	r4, r8, r8
    c97c:	mulscs	r5, r8, r8
    c980:	mrc	7, 5, APSR_nzcv, cr4, cr9, {7}
    c984:			; <UNDEFINED> instruction: 0xf7f94628
    c988:			; <UNDEFINED> instruction: 0xf898edac
    c98c:	strb	r5, [r2], #0
    c990:	stcl	7, cr15, [r0, #996]	; 0x3e4
    c994:	ldrbtmi	r4, [r8], #-2157	; 0xfffff793
    c998:	ldc	7, cr15, [r0, #996]!	; 0x3e4
    c99c:	strb	r4, [r1, r5, lsl #12]!
    c9a0:	ldrbtmi	r4, [r8], #-2155	; 0xfffff795
    c9a4:	stc	7, cr15, [sl, #996]!	; 0x3e4
    c9a8:	ldrb	r4, [fp, r5, lsl #12]
    c9ac:	ldrdls	pc, [r4, pc]!	; <UNPREDICTABLE>
    c9b0:			; <UNDEFINED> instruction: 0x464844f9
    c9b4:	mrc	7, 2, APSR_nzcv, cr14, cr9, {7}
    c9b8:			; <UNDEFINED> instruction: 0x46071eb3
    c9bc:			; <UNDEFINED> instruction: 0xf7f91818
    c9c0:	strmi	lr, [r5], -ip, lsl #28
    c9c4:	ldfnep	f3, [sl], #-928	; 0xfffffc60
    c9c8:	strbmi	r4, [r9], -pc, lsr #8
    c9cc:	stc	7, cr15, [lr, #996]	; 0x3e4
    c9d0:	ldrtmi	r2, [sl], -r3, lsl #6
    c9d4:	andne	pc, r3, sl, lsl r8	; <UNPREDICTABLE>
    c9d8:	andeq	pc, r3, sl, lsl r9	; <UNPREDICTABLE>
    c9dc:	stmdacs	r0, {r0, r8, r9, ip, sp}
    c9e0:			; <UNDEFINED> instruction: 0xf802bfa8
    c9e4:	sbcslt	r1, r9, #1024	; 0x400
    c9e8:	mvnsle	r4, #268435467	; 0x1000000b
    c9ec:	andsvc	r2, r3, r0, lsl #6
    c9f0:			; <UNDEFINED> instruction: 0xf8dfe7b8
    c9f4:	ldrbtmi	r9, [r9], #356	; 0x164
    c9f8:			; <UNDEFINED> instruction: 0xf8dfe7db
    c9fc:	ldrbtmi	r9, [r9], #352	; 0x160
    ca00:	ldmdami	r7, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    ca04:			; <UNDEFINED> instruction: 0xf7f94478
    ca08:			; <UNDEFINED> instruction: 0x4605ed7a
    ca0c:	ldmdami	r5, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    ca10:			; <UNDEFINED> instruction: 0xf7f94478
    ca14:	ssat	lr, #6, ip, asr #27
    ca18:	ldrdeq	r8, [r0], -sl
    ca1c:			; <UNDEFINED> instruction: 0x0000a3b2
    ca20:	andeq	r8, r0, ip, ror #10
    ca24:	muleq	r0, lr, r3
    ca28:	andeq	r8, r0, r0, lsr r5
    ca2c:	andeq	sl, r0, sl, lsl #7
    ca30:	andeq	r8, r0, r4, lsl #10
    ca34:	andeq	sl, r0, r0, ror r3
    ca38:	andeq	r8, r0, r4, ror r5
    ca3c:	andeq	sl, r0, r8, asr r3
    ca40:	andeq	r8, r0, lr, ror r5
    ca44:	andeq	r7, r0, lr, ror #15
    ca48:	ldrdeq	r7, [r0], -r8
    ca4c:	andeq	r9, r0, sl, lsr #7
    ca50:	andeq	r0, r0, ip, asr #2
    ca54:	andeq	r8, r0, ip, lsl r6
    ca58:	andeq	r8, r0, r0, asr #13
    ca5c:	ldrdeq	r8, [r0], -r6
    ca60:	andeq	r8, r0, r2, asr sp
    ca64:	andeq	r8, r0, r8, lsr r7
    ca68:	andeq	r8, r0, r4, ror #15
    ca6c:	andeq	r8, r0, r0, lsr #17
    ca70:	andeq	r9, r0, r2, asr r1
    ca74:	andeq	r0, r0, r0, ror r1
    ca78:	andeq	r9, r0, r2, lsl #10
    ca7c:	andeq	r8, r0, r0, lsr sl
    ca80:			; <UNDEFINED> instruction: 0x00008ab0
    ca84:	andeq	r8, r0, r0, lsl fp
    ca88:	andeq	r8, r0, r6, asr #21
    ca8c:	ldrdeq	r8, [r0], -r4
    ca90:	muleq	r0, lr, ip
    ca94:	muleq	r0, lr, r0
    ca98:	strdeq	r8, [r0], -r4
    ca9c:	andeq	r7, r0, lr, lsr #24
    caa0:	andeq	r7, r0, r0, lsr ip
    caa4:	andeq	r8, r0, r0, ror #23
    caa8:	andeq	r8, r0, sl, asr ip
    caac:	andeq	r8, r0, ip, ror #24
    cab0:	andeq	r8, r0, r4, ror #25
    cab4:	ldrdeq	r0, [r2], -r8
    cab8:	andeq	r8, r0, r8, lsl sp
    cabc:	strdeq	r8, [r0], -r2
    cac0:	andeq	r8, r0, lr, ror #27
    cac4:	andeq	r8, r0, r4, asr #28
    cac8:	andeq	r0, r2, lr, lsr pc
    cacc:	andeq	r8, r0, r8, asr lr
    cad0:	andeq	r8, r0, lr, ror r6
    cad4:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    cad8:	andeq	r8, r0, lr, lsl #14
    cadc:	andeq	r8, r0, r4, lsl #11
    cae0:	strdeq	r8, [r0], -lr
    cae4:			; <UNDEFINED> instruction: 0x000085b0
    cae8:	ldrdeq	sp, [r0], -lr
    caec:	ldrdeq	r8, [r0], -r2
    caf0:	andeq	r8, r0, r0, lsr lr
    caf4:	muleq	r0, r0, r2
    caf8:	andeq	r8, r0, r8, asr #5
    cafc:	andeq	r8, r0, lr, lsl #4
    cb00:	andeq	r8, r0, r6, lsr #16
    cb04:	andeq	r8, r0, sl, ror #12
    cb08:	strdeq	r8, [r0], -r6
    cb0c:	andeq	r8, r0, r2, lsr #5
    cb10:	andeq	r8, r0, ip, ror #6
    cb14:	andeq	r8, r0, sl, ror #7
    cb18:	andeq	r8, r0, ip, lsr #7
    cb1c:	andeq	r8, r0, r0, ror #20
    cb20:	andeq	r8, r0, r6, lsr #8
    cb24:	andeq	r8, r0, r8, ror #7
    cb28:	andeq	r8, r0, r8, lsr #1
    cb2c:	andeq	r7, r0, r4, lsl #18
    cb30:	andeq	r8, r0, r8, ror sl
    cb34:	andeq	r8, r0, ip, lsr sl
    cb38:	andeq	r2, r0, lr, lsl #31
    cb3c:	ldrdeq	r8, [r0], -r6
    cb40:	andeq	r8, r0, sl, lsl #18
    cb44:	andeq	r9, r0, r8, ror #24
    cb48:	andeq	r8, r0, r0, lsl #18
    cb4c:	andeq	r9, r0, lr, lsr #24
    cb50:	andeq	r9, r0, r2, lsr #24
    cb54:	andeq	r7, r0, r8, lsl r8
    cb58:	andeq	r9, r0, lr, asr #23
    cb5c:			; <UNDEFINED> instruction: 0x000077be
    cb60:	andeq	r9, r0, r0, asr #23
    cb64:	andeq	r8, r0, r0, lsl r4
    cb68:	blmi	8df3f8 <verblevel@@Base+0x8a9b64>
    cb6c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    cb70:	ldmpl	r3, {r0, r3, r6, r7, ip, sp, pc}^
    cb74:	cfmadda32mi	mvax0, mvax4, mvfx1, mvfx12
    cb78:	movtls	r6, #30747	; 0x781b
    cb7c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    cb80:	blx	648b92 <verblevel@@Base+0x6132fe>
    cb84:	movtlt	r4, #1150	; 0x47e
    cb88:	svcge	0x0007ac02
    cb8c:	strmi	sl, [r5], -r7, lsr #28
    cb90:			; <UNDEFINED> instruction: 0xf7f94621
    cb94:	stmdbhi	r2!, {r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    cb98:	ldrtmi	r2, [r8], -r0, lsl #3
    cb9c:			; <UNDEFINED> instruction: 0xf864f002
    cba0:	stmdbhi	r2!, {r0, r1, r5, r6, r8, fp, pc}
    cba4:	ldrtmi	r2, [r0], -r0, lsl #3
    cba8:			; <UNDEFINED> instruction: 0xf878f002
    cbac:	stmib	sp, {r2, r4, r8, fp, lr}^
    cbb0:	andcs	r7, r1, r0, lsl #12
    cbb4:	ldrbtmi	r8, [r9], #-2403	; 0xfffff69d
    cbb8:			; <UNDEFINED> instruction: 0xf7f98922
    cbbc:			; <UNDEFINED> instruction: 0x4628ed98
    cbc0:	blx	ff1cabc2 <verblevel@@Base+0xff19532e>
    cbc4:	bmi	3d4bcc <verblevel@@Base+0x39f338>
    cbc8:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    cbcc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cbd0:	subsmi	r9, sl, r7, asr #22
    cbd4:	sublt	sp, r9, ip, lsl #2
    cbd8:	stmdami	fp, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    cbdc:	bmi	2de470 <verblevel@@Base+0x2a8bdc>
    cbe0:	ldmdapl	r0!, {r0, r8, sp}
    cbe4:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    cbe8:	stc	7, cr15, [r6, #996]	; 0x3e4
    cbec:	strb	r2, [sl, r1]!
    cbf0:	ldc	7, cr15, [r0], {249}	; 0xf9
    cbf4:	andeq	r4, r2, r0, ror #5
    cbf8:	andeq	r0, r0, r4, asr r1
    cbfc:	andeq	r4, r2, r8, asr #5
    cc00:	strdeq	r8, [r0], -lr
    cc04:	andeq	r4, r2, r2, lsl #5
    cc08:	andeq	r0, r0, r0, ror r1
    cc0c:	andeq	r8, r0, r0, asr #27
    cc10:	svcmi	0x00f0e92d
    cc14:	stc	6, cr4, [sp, #-584]!	; 0xfffffdb8
    cc18:	strmi	r8, [r8], r2, lsl #22
    cc1c:	ldrbtmi	r4, [sl], #-2658	; 0xfffff59e
    cc20:			; <UNDEFINED> instruction: 0xf10db0d5
    cc24:	movwls	r0, #31540	; 0x7b34
    cc28:	ldrbmi	r4, [r9], -r0, ror #22
    cc2c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    cc30:			; <UNDEFINED> instruction: 0xf04f9353
    cc34:			; <UNDEFINED> instruction: 0xf7f90300
    cc38:	cdpne	13, 0, cr14, cr3, cr4, {1}
    cc3c:	vsubw.s8	<illegal reg q12.5>, q0, d5
    cc40:			; <UNDEFINED> instruction: 0xf00080aa
    cc44:	blmi	16acef8 <verblevel@@Base+0x1677664>
    cc48:	ldrbtmi	r2, [fp], #-1280	; 0xfffffb00
    cc4c:	blmi	167187c <verblevel@@Base+0x163bfe8>
    cc50:	mcr	4, 0, r4, cr8, cr11, {3}
    cc54:	movwcs	r3, #6672	; 0x1a10
    cc58:	blmi	15f1880 <verblevel@@Base+0x15bbfec>
    cc5c:	movwls	r4, #46203	; 0xb47b
    cc60:			; <UNDEFINED> instruction: 0x46c24653
    cc64:			; <UNDEFINED> instruction: 0xf8db4698
    cc68:			; <UNDEFINED> instruction: 0xf8533000
    cc6c:	strtmi	r4, [r0], -r5, lsr #32
    cc70:	stcl	7, cr15, [r2], #996	; 0x3e4
    cc74:	strtmi	r4, [r0], -r6, lsl #12
    cc78:	ldc	7, cr15, [r2, #996]!	; 0x3e4
    cc7c:	strtmi	r4, [r0], -r7, lsl #12
    cc80:	stcl	7, cr15, [r6, #-996]	; 0xfffffc1c
    cc84:	svccc	0x00fff1ba
    cc88:	andle	r9, r1, r6
    cc8c:	cmple	r9, r6, asr r5
    cc90:	svccc	0x00fff1b8
    cc94:	strbmi	sp, [r7, #-1]
    cc98:			; <UNDEFINED> instruction: 0xf10dd144
    cc9c:			; <UNDEFINED> instruction: 0x46200938
    cca0:			; <UNDEFINED> instruction: 0xf7f94649
    cca4:	bls	2081fc <verblevel@@Base+0x1d2968>
    cca8:	movwcc	r4, #5651	; 0x1613
    ccac:			; <UNDEFINED> instruction: 0xf8b9d003
    ccb0:	addsmi	r3, r3, #8
    ccb4:	blls	1841194 <verblevel@@Base+0x180b900>
    ccb8:	andle	r3, r4, r1, lsl #6
    ccbc:			; <UNDEFINED> instruction: 0x300af8b9
    ccc0:	addsmi	r9, r3, #96, 20	; 0x60000
    ccc4:	blge	501184 <verblevel@@Base+0x4cb8f0>
    ccc8:			; <UNDEFINED> instruction: 0x2008f8b9
    cccc:	movwls	r2, #37248	; 0x9180
    ccd0:			; <UNDEFINED> instruction: 0xf0014618
    ccd4:	stmdacs	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    ccd8:	blge	d00dcc <verblevel@@Base+0xccb538>
    ccdc:			; <UNDEFINED> instruction: 0x2008f8b9
    cce0:	orrcs	r9, r0, r8, lsl #6
    cce4:			; <UNDEFINED> instruction: 0xf8b94618
    cce8:			; <UNDEFINED> instruction: 0xf001300a
    ccec:	stmdacs	r0, {r0, r1, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    ccf0:	blls	2c0e0c <verblevel@@Base+0x28b578>
    ccf4:	blcs	27768 <desc_undefined@@Base+0x10378>
    ccf8:			; <UNDEFINED> instruction: 0xf8b9d13d
    ccfc:	ldrtmi	ip, [fp], -sl
    cd00:	ldrtmi	r9, [r2], -r8, lsl #18
    cd04:			; <UNDEFINED> instruction: 0x7008f8b9
    cd08:	tstls	r3, r9, lsl #16
    cd0c:			; <UNDEFINED> instruction: 0x7c00e9cd
    cd10:	andcs	r9, r1, r2
    cd14:	bne	44857c <verblevel@@Base+0x412ce8>
    cd18:	stcl	7, cr15, [r8], #996	; 0x3e4
    cd1c:	bvs	fe6f3950 <verblevel@@Base+0xfe6be0bc>
    cd20:	movwls	fp, #35611	; 0x8b1b
    cd24:	strcc	r9, [r1, #-2821]	; 0xfffff4fb
    cd28:	orrsle	r4, ip, fp, lsr #5
    cd2c:	ldrdeq	pc, [r0], -fp
    cd30:			; <UNDEFINED> instruction: 0xf7f92100
    cd34:	bmi	88819c <verblevel@@Base+0x852908>
    cd38:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    cd3c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cd40:	subsmi	r9, sl, r3, asr fp
    cd44:	stmdals	r8, {r0, r2, r3, r5, r8, ip, lr, pc}
    cd48:	ldc	0, cr11, [sp], #340	; 0x154
    cd4c:	pop	{r1, r8, r9, fp, pc}
    cd50:			; <UNDEFINED> instruction: 0xf8df8ff0
    cd54:	ldrtmi	ip, [r2], -ip, rrx
    cd58:	orrcs	r9, r0, r6, lsl #22
    cd5c:	stmdals	r9, {r2, r3, r4, r5, r6, r7, sl, lr}
    cd60:	andgt	pc, r0, sp, asr #17
    cd64:			; <UNDEFINED> instruction: 0xffe8f001
    cd68:			; <UNDEFINED> instruction: 0x4620e7b7
    cd6c:	movwls	r2, #33536	; 0x8300
    cd70:	blx	ffbcad70 <verblevel@@Base+0xffb954dc>
    cd74:	ldrdcs	lr, [sl], -r6
    cd78:	stc	7, cr15, [sl], #996	; 0x3e4
    cd7c:			; <UNDEFINED> instruction: 0xf8dfe7bd
    cd80:	ldrtmi	ip, [r2], -r4, asr #32
    cd84:	orrcs	r9, r0, r6, lsl #22
    cd88:	stmdals	r8, {r2, r3, r4, r5, r6, r7, sl, lr}
    cd8c:	andgt	pc, r0, sp, asr #17
    cd90:			; <UNDEFINED> instruction: 0xffd2f001
    cd94:	movwcs	lr, #6061	; 0x17ad
    cd98:	strb	r9, [ip, r8, lsl #6]
    cd9c:	movwls	r2, #33537	; 0x8301
    cda0:			; <UNDEFINED> instruction: 0xf7f9e7c4
    cda4:	svclt	0x0000ebb8
    cda8:	andeq	r4, r2, lr, lsr #4
    cdac:	andeq	r0, r0, r4, asr r1
    cdb0:	andeq	r8, r2, lr, lsl ip
    cdb4:	muleq	r0, r8, sp
    cdb8:	andeq	r8, r2, ip, lsl #24
    cdbc:	andeq	r4, r2, r2, lsl r1
    cdc0:	andeq	r8, r0, r4, ror ip
    cdc4:	andeq	r8, r0, r8, asr ip
    cdc8:	mvnsmi	lr, #737280	; 0xb4000
    cdcc:			; <UNDEFINED> instruction: 0xf8d04607
    cdd0:			; <UNDEFINED> instruction: 0xf8d88000
    cdd4:	blcs	18e1c <desc_undefined@@Base+0x1a2c>
    cdd8:			; <UNDEFINED> instruction: 0xf108d050
    cddc:			; <UNDEFINED> instruction: 0xf7ff0010
    cde0:	ldmdavs	fp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    cde4:	ldrdcs	pc, [ip], -r8
    cde8:	eorle	r2, ip, r0, lsl #20
    cdec:			; <UNDEFINED> instruction: 0xf1086894
    cdf0:	stccs	14, cr0, [r0], {12}
    cdf4:	ldrbtmi	sp, [r5], -r7, lsr #32
    cdf8:	stmdbvs	r1!, {sp}
    cdfc:	addmi	r6, lr, #360448	; 0x58000
    ce00:	stmiavs	r1!, {r0, r2, r8, fp, ip, lr, pc}
    ce04:	addsvs	r2, r1, r1
    ce08:	strtmi	r6, [r2], -r2, lsr #1
    ce0c:	ldmvs	r1, {r2, r3, r5, sp, lr}
    ce10:	stmvs	ip, {r1, r2, r4, r6, r8, fp, sp, lr}
    ce14:	ldrtmi	r4, [r4], r9, lsl #13
    ce18:	ldrmi	r6, [r4, #2382]!	; 0x94e
    ce1c:	addsvs	fp, r4, r3, lsl #31
    ce20:	eorvs	r6, r9, sl, lsl #1
    ce24:	svclt	0x00884611
    ce28:			; <UNDEFINED> instruction: 0xf101688a
    ce2c:	svclt	0x008a0508
    ce30:	strbmi	r2, [sl], -r1
    ce34:	stccs	8, cr6, [r0], {148}	; 0x94
    ce38:	ldrdlt	sp, [r0, -pc]!
    ce3c:	ldrdcs	pc, [ip], -r8
    ce40:	stccs	8, cr6, [r0], {148}	; 0x94
    ce44:	ldmvs	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    ce48:			; <UNDEFINED> instruction: 0x463db1b2
    ce4c:	bvs	714e54 <verblevel@@Base+0x6df5c0>
    ce50:	addmi	r6, ip, #69632	; 0x11000
    ce54:	ldmvs	r1, {r0, r2, r8, fp, ip, lr, pc}
    ce58:	addsvs	r2, r9, r1
    ce5c:			; <UNDEFINED> instruction: 0x46136093
    ce60:			; <UNDEFINED> instruction: 0xf103602a
    ce64:	ldmvs	fp, {r3, r8, sl}
    ce68:	bcs	270d8 <desc_undefined@@Base+0xfce8>
    ce6c:	tstlt	r8, pc, ror #3
    ce70:	ldmvs	sl, {r0, r1, r3, r4, r5, fp, sp, lr}
    ce74:	mvnle	r2, r0, lsl #20
    ce78:	mvnshi	lr, #12386304	; 0xbd0000
    ce7c:	ldr	r4, [r1, r3, asr #12]!
    ce80:			; <UNDEFINED> instruction: 0xf5adb5f0
    ce84:			; <UNDEFINED> instruction: 0xf8df5d00
    ce88:	addlt	lr, r7, r0, asr #1
    ce8c:	ldrsbtgt	pc, [ip], pc	; <UNPREDICTABLE>
    ce90:	ldrbtmi	r4, [lr], #1543	; 0x607
    ce94:	bmi	be0354 <verblevel@@Base+0xbaaac0>
    ce98:	strpl	pc, [r0], sp, lsl #10
    ce9c:			; <UNDEFINED> instruction: 0x3614447d
    cea0:	smlabtpl	r1, sp, r9, lr
    cea4:			; <UNDEFINED> instruction: 0x463d447a
    cea8:			; <UNDEFINED> instruction: 0xf50d9200
    ceac:			; <UNDEFINED> instruction: 0xf85e5700
    ceb0:	vst4.8	{d28-d31}, [pc], ip
    ceb4:	andcs	r5, r1, #128, 6
    ceb8:	ldrdgt	pc, [r0], -ip
    cebc:	andsgt	pc, r4, r7, asr #17
    cec0:	stceq	0, cr15, [r0], {79}	; 0x4f
    cec4:	ldrtmi	r4, [r0], -ip, lsl #12
    cec8:			; <UNDEFINED> instruction: 0xf7f94619
    cecc:			; <UNDEFINED> instruction: 0x3714ec96
    ced0:	ldrbvc	pc, [lr, r0, asr #12]!	; <UNPREDICTABLE>
    ced4:	adcsmi	r1, sl, #1056	; 0x420
    ced8:	stcge	8, cr13, [r5], {44}	; 0x2c
    cedc:	vst1.8	{d20-d22}, [pc :256], r0
    cee0:	strtmi	r5, [r1], -r0, lsl #5
    cee4:	bl	d4aed0 <verblevel@@Base+0xd1563c>
    cee8:	blle	516ef0 <verblevel@@Base+0x4e165c>
    ceec:			; <UNDEFINED> instruction: 0xf04f42b8
    cef0:			; <UNDEFINED> instruction: 0xf04f0300
    cef4:	svclt	0x00d8012f
    cef8:	strtmi	r5, [r0], -r3, lsr #8
    cefc:	eorvc	fp, r3, r8, asr #31
    cf00:	stc	7, cr15, [sl], #-996	; 0xfffffc1c
    cf04:	bmi	5393ec <verblevel@@Base+0x503b58>
    cf08:	mvnscs	r1, r3, asr #24
    cf0c:	eorne	pc, r9, r5, lsl #4
    cf10:			; <UNDEFINED> instruction: 0xf7f9447a
    cf14:	ldmdbmi	r1, {r1, r2, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    cf18:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    cf1c:	tstcc	r4, #45056	; 0xb000
    cf20:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    cf24:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    cf28:	qaddle	r4, r1, fp
    cf2c:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    cf30:	ldcllt	0, cr11, [r0, #28]!
    cf34:	strmi	r4, [r3], -sl, lsl #18
    cf38:	andcs	r4, r1, r2, lsr #12
    cf3c:			; <UNDEFINED> instruction: 0xf7f94479
    cf40:	ubfx	lr, r6, #23, #9
    cf44:	b	ff9caf30 <verblevel@@Base+0xff99569c>
    cf48:			; <UNDEFINED> instruction: 0x00023fba
    cf4c:	andeq	r0, r0, r4, asr r1
    cf50:	andeq	r9, r0, ip, asr #18
    cf54:	andeq	r9, r0, r0, asr #12
    cf58:	andeq	r7, r0, r8, asr #7
    cf5c:	andeq	r3, r2, ip, lsr #30
    cf60:			; <UNDEFINED> instruction: 0x000095b8
    cf64:	blmi	f5f85c <verblevel@@Base+0xf29fc8>
    cf68:	push	{r1, r3, r4, r5, r6, sl, lr}
    cf6c:			; <UNDEFINED> instruction: 0xf10143f0
    cf70:	ldmpl	r3, {r4, r5, r9, sl}^
    cf74:	strmi	fp, [ip], -r3, asr #1
    cf78:	teqcs	sl, r7, lsl #12
    cf7c:	ldmdavs	fp, {r4, r5, r9, sl, lr}
    cf80:			; <UNDEFINED> instruction: 0xf04f9341
    cf84:			; <UNDEFINED> instruction: 0xf7f90300
    cf88:	mvnslt	lr, r2, lsl #23
    cf8c:	stmdbeq	r6, {r5, r7, r8, r9, fp, sp, lr, pc}
    cf90:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    cf94:	svceq	0x00fef1b9
    cf98:	svclt	0x00c44605
    cf9c:			; <UNDEFINED> instruction: 0xf8882300
    cfa0:	ldcle	0, cr3, [sp, #-0]
    cfa4:	rscvc	pc, lr, r7, lsl #10
    cfa8:			; <UNDEFINED> instruction: 0xf7f94641
    cfac:	bllt	e479b4 <verblevel@@Base+0xe12120>
    cfb0:	strdvs	r6, [r7], #139	; 0x8b	; <UNPREDICTABLE>
    cfb4:	eors	fp, fp, r3, lsl r9
    cfb8:	mulle	r6, r4, r2
    cfbc:	ldmvs	fp, {r1, r3, r4, r9, sl, lr}
    cfc0:	mvnsle	r2, r0, lsl #22
    cfc4:	svclt	0x00184294
    cfc8:	bmi	965220 <verblevel@@Base+0x92f98c>
    cfcc:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    cfd0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cfd4:	subsmi	r9, sl, r1, asr #22
    cfd8:	sublt	sp, r3, fp, lsr r1
    cfdc:	mvnshi	lr, #12386304	; 0xbd0000
    cfe0:	mvnscs	r4, #51380224	; 0x3100000
    cfe4:	strbmi	r4, [r0], -sl, asr #12
    cfe8:	b	fefcafd4 <verblevel@@Base+0xfef95740>
    cfec:	rscvc	pc, lr, r7, lsl #10
    cff0:	movwcs	r4, #1601	; 0x641
    cff4:	andcc	pc, r9, r8, lsl #16
    cff8:	b	164afe4 <verblevel@@Base+0x1615750>
    cffc:	sbcsle	r2, r7, r0, lsl #16
    d000:	andcs	r4, sl, #115343360	; 0x6e00000
    d004:	ldrtmi	r4, [r1], -r0, asr #12
    d008:	bl	bcaff4 <verblevel@@Base+0xb95760>
    d00c:	strbmi	r6, [r3, #-2099]	; 0xfffff7cd
    d010:	blcs	3cc78 <verblevel@@Base+0x73e4>
    d014:	stmdavc	fp!, {r0, r3, r4, r6, r7, ip, lr, pc}^
    d018:	bicsle	r2, r6, r0, lsr fp
    d01c:	ldrbtmi	r4, [fp], #-2833	; 0xfffff4ef
    d020:	ldmvs	sl, {r1, sp, lr, pc}^
    d024:	mulle	r5, r0, r2
    d028:	blcs	2709c <desc_undefined@@Base+0xfcac>
    d02c:			; <UNDEFINED> instruction: 0xe7ccd1f9
    d030:			; <UNDEFINED> instruction: 0xe7ca60fc
    d034:	ldmdblt	r2, {r1, r3, r4, r6, fp, sp, lr}
    d038:	addsmi	lr, ip, #9
    d03c:	ldrmi	sp, [r3], -r5, asr #1
    d040:	bcs	27290 <desc_undefined@@Base+0xfea0>
    d044:	addsmi	sp, ip, #1073741886	; 0x4000003e
    d048:	addsvs	fp, ip, r8, lsl pc
    d04c:	ldrhvs	lr, [ip], #-125	; 0xffffff83
    d050:			; <UNDEFINED> instruction: 0xf7f9e7bb
    d054:	svclt	0x0000ea60
    d058:	andeq	r3, r2, r4, ror #29
    d05c:	andeq	r0, r0, r4, asr r1
    d060:	andeq	r3, r2, lr, ror lr
    d064:	andeq	r8, r2, r6, ror r8
    d068:	ldrbmi	lr, [r0, sp, lsr #18]!
    d06c:	cdpmi	0, 4, cr11, cr5, cr8, {7}
    d070:	blmi	1178c94 <verblevel@@Base+0x1143400>
    d074:	ldrbtmi	r4, [lr], #-1549	; 0xfffff9f3
    d078:	strmi	r7, [r4], -sl, lsl #30
    d07c:	ldmpl	r3!, {r7, r8, sp}^
    d080:	mcrmi	6, 2, r4, cr2, cr8, {1}
    d084:	cmnls	r7, #1769472	; 0x1b0000
    d088:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d08c:	cdp2	0, 2, cr15, cr0, cr1, {0}
    d090:	ldrbtmi	r6, [lr], #-2537	; 0xfffff617
    d094:	msrne	CPSR_fsxc, #1342177280	; 0x50000000
    d098:	sbcvc	pc, lr, #4, 10	; 0x1000000
    d09c:	subsle	r2, sp, r9, lsl #18
    d0a0:	andcs	r6, r1, r9, ror #18
    d0a4:	andcc	lr, r2, #3358720	; 0x334000
    d0a8:	strne	lr, [r0, -sp, asr #19]
    d0ac:			; <UNDEFINED> instruction: 0xf8d44938
    d0b0:	bvs	8992e8 <verblevel@@Base+0x863a54>
    d0b4:			; <UNDEFINED> instruction: 0xf7f94479
    d0b8:	blmi	dc7d28 <verblevel@@Base+0xd92494>
    d0bc:	stmdavs	fp!, {r0, r2, r4, r5, r6, r7, fp, ip, lr}
    d0c0:	bmi	d7b614 <verblevel@@Base+0xd45d80>
    d0c4:	ldrbtmi	r4, [sl], #-2864	; 0xfffff4d0
    d0c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d0cc:	subsmi	r9, sl, r7, ror #22
    d0d0:	rsblt	sp, r8, r5, asr r1
    d0d4:			; <UNDEFINED> instruction: 0x87f0e8bd
    d0d8:	ldrdge	pc, [r0], #143	; 0x8f
    d0dc:			; <UNDEFINED> instruction: 0xf8dfaf27
    d0e0:	cdpge	0, 4, cr9, cr7, cr0, {6}
    d0e4:	ldrsbthi	pc, [ip], pc	; <UNPREDICTABLE>
    d0e8:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    d0ec:	ldrbtmi	r2, [r8], #1
    d0f0:			; <UNDEFINED> instruction: 0xf8d94653
    d0f4:	strbmi	r2, [r1], -r4
    d0f8:	b	ffe4b0e4 <verblevel@@Base+0xffe15850>
    d0fc:			; <UNDEFINED> instruction: 0x2094f8b4
    d100:	ldrtmi	r2, [r8], -r0, lsl #3
    d104:	ldc2	0, cr15, [r0, #4]!
    d108:			; <UNDEFINED> instruction: 0x3090f8b4
    d10c:			; <UNDEFINED> instruction: 0x2094f8b4
    d110:	ldrtmi	r2, [r0], -r0, lsl #3
    d114:	stc2l	0, cr15, [r2, #4]
    d118:	stmib	sp, {r0, r1, r5, r8, fp, lr}^
    d11c:	andcs	r7, r1, r0, lsl #12
    d120:	eorcc	lr, r4, #212, 18	; 0x350000
    d124:			; <UNDEFINED> instruction: 0xf7f94479
    d128:	stmdavs	fp!, {r1, r5, r6, r7, r9, fp, sp, lr, pc}
    d12c:	stmible	r8, {r0, r8, r9, fp, sp}^
    d130:	ldrdcs	pc, [r4], -r9
    d134:			; <UNDEFINED> instruction: 0x46414653
    d138:			; <UNDEFINED> instruction: 0xf7f92001
    d13c:	stmibvs	r1!, {r3, r4, r6, r7, r9, fp, sp, lr, pc}
    d140:	ldrdpl	pc, [ip], r4
    d144:	mvnvc	pc, #4, 10	; 0x1000000
    d148:	andcs	r4, r1, r8, lsl sl
    d14c:	strne	lr, [r0, #-2509]	; 0xfffff633
    d150:	ldmdbmi	r7, {r1, r3, r4, r5, r6, sl, lr}
    d154:			; <UNDEFINED> instruction: 0xf7f94479
    d158:	ldr	lr, [r2, sl, asr #21]!
    d15c:			; <UNDEFINED> instruction: 0x1098f8d4
    d160:	stmdbvs	sp!, {r0, sp}^
    d164:	tstls	r3, r4, lsl #4
    d168:	strls	r4, [r0, #-2322]	; 0xfffff6ee
    d16c:	movwvc	lr, #6605	; 0x19cd
    d170:			; <UNDEFINED> instruction: 0xf8d44479
    d174:	bvs	8993ac <verblevel@@Base+0x863b18>
    d178:	b	fee4b164 <verblevel@@Base+0xfee158d0>
    d17c:			; <UNDEFINED> instruction: 0xf7f9e79d
    d180:	svclt	0x0000e9ca
    d184:	ldrdeq	r3, [r2], -r6
    d188:	andeq	r0, r0, r4, asr r1
    d18c:			; <UNDEFINED> instruction: 0x00023dba
    d190:	andeq	r9, r0, r0, lsr #9
    d194:	andeq	r0, r0, ip, ror r1
    d198:	andeq	r3, r2, r6, lsl #27
    d19c:	ldrdeq	r3, [r0], -r8
    d1a0:	andeq	r8, r2, sl, lsr #15
    d1a4:	muleq	r0, sl, r4
    d1a8:	andeq	r9, r0, ip, lsl #13
    d1ac:	muleq	r0, r8, r6
    d1b0:	andeq	r9, r0, r4, ror r6
    d1b4:	andeq	r9, r0, ip, lsr #7
    d1b8:	mvnsmi	lr, #737280	; 0xb4000
    d1bc:	ldrbtmi	r4, [lr], #-3610	; 0xfffff1e6
    d1c0:	ldcne	8, cr6, [r3, #-456]	; 0xfffffe38
    d1c4:	cmplt	r0, #115	; 0x73
    d1c8:			; <UNDEFINED> instruction: 0x46044f18
    d1cc:	stmiavs	r5!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    d1d0:	ldrsbtvs	r1, [r2], #-202	; 0xffffff36
    d1d4:			; <UNDEFINED> instruction: 0xf8dfb1bd
    d1d8:			; <UNDEFINED> instruction: 0xf8df9058
    d1dc:	ldrbtmi	r8, [r9], #88	; 0x58
    d1e0:	strd	r4, [r0], -r8
    d1e4:			; <UNDEFINED> instruction: 0x464b687a
    d1e8:	andcs	r4, r1, r1, asr #12
    d1ec:	b	1fcb1d8 <verblevel@@Base+0x1f95944>
    d1f0:	strtmi	r4, [r0], -r9, lsr #12
    d1f4:			; <UNDEFINED> instruction: 0xff38f7ff
    d1f8:	stccs	8, cr6, [r0, #-692]	; 0xfffffd4c
    d1fc:	blmi	3c19cc <verblevel@@Base+0x38c138>
    d200:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    d204:	vstrmi	d3, [sp, #-12]
    d208:	ldrbtmi	r6, [sp], #-2336	; 0xfffff6e0
    d20c:			; <UNDEFINED> instruction: 0xf7ff606b
    d210:	stmiavs	r4!, {r0, r1, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    d214:	stmdavs	fp!, {r2, r3, r8, ip, sp, pc}^
    d218:	stmdavs	sl!, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    d21c:	blmi	21ba34 <verblevel@@Base+0x1e61a0>
    d220:	subsvs	r4, sl, fp, ror r4
    d224:	mvnshi	lr, #12386304	; 0xbd0000
    d228:	ldrdeq	r8, [r2], -r6
    d22c:	andeq	r8, r2, r8, asr #13
    d230:			; <UNDEFINED> instruction: 0x000093b2
    d234:	andeq	r9, r0, r8, lsr #7
    d238:	muleq	r2, r4, r6
    d23c:	andeq	r8, r2, sl, lsl #13
    d240:	andeq	r8, r2, r4, ror r6
    d244:	mvnsmi	lr, #737280	; 0xb4000
    d248:	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
    d24c:	ldrsbt	pc, [r4], pc	; <UNPREDICTABLE>
    d250:			; <UNDEFINED> instruction: 0xf8dfb081
    d254:	stcge	0, cr12, [r7, #-720]	; 0xfffffd30
    d258:	mcrmi	4, 1, r4, cr12, cr14, {7}
    d25c:			; <UNDEFINED> instruction: 0xf44f4c2c
    d260:	stmib	sp, {r7, r8, r9, ip, lr}^
    d264:	ldrbtmi	r0, [lr], #-258	; 0xfffffefe
    d268:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    d26c:			; <UNDEFINED> instruction: 0xf50d4600
    d270:			; <UNDEFINED> instruction: 0xf85e5680
    d274:	ldrmi	ip, [r9], -ip
    d278:			; <UNDEFINED> instruction: 0xf8dc2400
    d27c:			; <UNDEFINED> instruction: 0xf8c6c000
    d280:			; <UNDEFINED> instruction: 0xf04fc01c
    d284:	ldrmi	r0, [r0], r0, lsl #24
    d288:	andcs	r4, r1, #40, 12	; 0x2800000
    d28c:	b	fed4b278 <verblevel@@Base+0xfed159e4>
    d290:	strtmi	r4, [r1], -r8, lsr #12
    d294:	svcmi	0x00fff885
    d298:	ldmib	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d29c:	mcrne	6, 0, r3, cr6, cr12, {0}
    d2a0:	svcge	0x0008db19
    d2a4:			; <UNDEFINED> instruction: 0xf1a7220b
    d2a8:			; <UNDEFINED> instruction: 0xf8470910
    d2ac:	stmdb	r7, {r4, sl, fp, lr}^
    d2b0:	strbmi	r4, [r9], -r3, lsl #8
    d2b4:	stmdb	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d2b8:	ldrtmi	r4, [r0], -r3, lsl #12
    d2bc:			; <UNDEFINED> instruction: 0xf7f9461e
    d2c0:	adcmi	lr, r6, #565248	; 0x8a000
    d2c4:	strbmi	sp, [r2], -r7, lsl #22
    d2c8:	strbmi	r4, [r8], -r1, lsr #12
    d2cc:	stcmi	8, cr15, [r5], {7}
    d2d0:	stmib	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d2d4:	strtmi	lr, [r8], -r3
    d2d8:	stmdb	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d2dc:	stmdbmi	sp, {sp}
    d2e0:	orrpl	pc, r0, #54525952	; 0x3400000
    d2e4:	tstcc	ip, #8, 20	; 0x8000
    d2e8:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    d2ec:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    d2f0:	qaddle	r4, r1, r4
    d2f4:	cfstr32pl	mvfx15, [r1, #52]	; 0x34
    d2f8:	pop	{r0, ip, sp, pc}
    d2fc:			; <UNDEFINED> instruction: 0xf7f983f0
    d300:	svclt	0x0000e90a
    d304:	strdeq	r3, [r2], -r4
    d308:	andeq	r0, r0, r4, asr r1
    d30c:	andeq	r9, r0, r2, lsl #11
    d310:	andeq	r9, r0, r0, lsr r3
    d314:	andeq	r3, r2, r4, ror #22
    d318:	mvnsmi	lr, #737280	; 0xb4000
    d31c:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    d320:	addlt	r4, r7, r0, ror ip
    d324:			; <UNDEFINED> instruction: 0xf50d4a70
    d328:	ldrbtmi	r5, [ip], #-768	; 0xfffffd00
    d32c:	teqcs	sl, r4, lsl r3
    d330:	stmiapl	r2!, {r0, r2, r9, sl, lr}
    d334:			; <UNDEFINED> instruction: 0xf1a7af06
    d338:	ldmdavs	r2, {r3, fp}
    d33c:			; <UNDEFINED> instruction: 0xf04f601a
    d340:			; <UNDEFINED> instruction: 0xf7f90200
    d344:	strbmi	lr, [r1], -r4, lsr #19
    d348:	sfmne	f2, 2, [r4], {10}
    d34c:			; <UNDEFINED> instruction: 0xf7f94620
    d350:			; <UNDEFINED> instruction: 0xf857e98c
    d354:	adcmi	r6, r6, #8, 24	; 0x800
    d358:	mcrcs	15, 0, fp, cr0, cr8, {0}
    d35c:	addshi	pc, r5, r0
    d360:	smlabbcs	r1, r1, r6, r4
    d364:	andvc	pc, ip, pc, asr #8
    d368:	stm	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d36c:	stmdacs	r0, {r2, r9, sl, lr}
    d370:	addhi	pc, fp, r0
    d374:			; <UNDEFINED> instruction: 0xf8c03601
    d378:	andcs	r9, sl, #16
    d37c:	ldrtmi	r4, [r0], -r1, asr #12
    d380:	ldmdb	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d384:	stccc	8, cr15, [r8], {87}	; 0x57
    d388:	svclt	0x001842b3
    d38c:			; <UNDEFINED> instruction: 0xf0002b00
    d390:	bmi	15ad5c8 <verblevel@@Base+0x1577d34>
    d394:	ldrteq	pc, [r0], -r4, lsl #2	; <UNPREDICTABLE>
    d398:	strtmi	r6, [fp], -r0, ror #2
    d39c:			; <UNDEFINED> instruction: 0x4630447a
    d3a0:			; <UNDEFINED> instruction: 0xf7f921ff
    d3a4:	ldmcs	lr!, {r1, r2, r3, r7, r8, fp, sp, lr, pc}^
    d3a8:	addshi	pc, r2, r0, lsl #6
    d3ac:	andcs	r4, sl, #80, 18	; 0x140000
    d3b0:			; <UNDEFINED> instruction: 0xf50d4628
    d3b4:	ldrbtmi	r5, [r9], #-2176	; 0xfffff780
    d3b8:			; <UNDEFINED> instruction: 0xf7ff4e4e
    d3bc:	stmdbmi	lr, {r0, r1, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    d3c0:			; <UNDEFINED> instruction: 0xf1082210
    d3c4:	ldrbtmi	r0, [r9], #-2068	; 0xfffff7ec
    d3c8:	rorvs	r4, lr, r4
    d3cc:			; <UNDEFINED> instruction: 0xf7ff4628
    d3d0:	stmdbmi	sl, {r0, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    d3d4:	ldrbtmi	r2, [r9], #-528	; 0xfffffdf0
    d3d8:	strtmi	r6, [r8], -r0, ror #3
    d3dc:			; <UNDEFINED> instruction: 0xff32f7ff
    d3e0:	andscs	r4, r0, #1163264	; 0x11c000
    d3e4:	eorvs	r4, r0, #2030043136	; 0x79000000
    d3e8:			; <UNDEFINED> instruction: 0xf7ff4628
    d3ec:	stmdbmi	r5, {r0, r1, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    d3f0:	ldrbtmi	r2, [r9], #-528	; 0xfffffdf0
    d3f4:	strtmi	r6, [r8], -r0, ror #4
    d3f8:			; <UNDEFINED> instruction: 0xff24f7ff
    d3fc:	andscs	r4, r0, #1081344	; 0x108000
    d400:	adcvs	r4, r0, #2030043136	; 0x79000000
    d404:			; <UNDEFINED> instruction: 0xf7ff4628
    d408:	bmi	104d084 <verblevel@@Base+0x10177f0>
    d40c:	orrpl	pc, r0, #1325400064	; 0x4f000000
    d410:			; <UNDEFINED> instruction: 0x4601447a
    d414:	rscvs	r4, r1, #64, 12	; 0x4000000
    d418:	stmib	sp, {r0, r3, r4, r9, sl, lr}^
    d41c:	andcs	r2, r1, #4194304	; 0x400000
    d420:			; <UNDEFINED> instruction: 0xf6409600
    d424:			; <UNDEFINED> instruction: 0xf7f976fe
    d428:	vmlsne.f16	s29, s7, s17	; <UNPREDICTABLE>
    d42c:	ldmdale	lr, {r0, r1, r4, r5, r7, r9, lr}
    d430:	strbmi	r3, [r0], -r4, lsl #30
    d434:	addpl	pc, r0, #1325400064	; 0x4f000000
    d438:			; <UNDEFINED> instruction: 0xf7f94639
    d43c:	stmdacs	r0, {r1, r3, r7, fp, sp, lr, pc}
    d440:	adcsmi	sp, r0, #28, 22	; 0x7000
    d444:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d448:	msreq	CPSR_fsxc, pc, asr #32
    d44c:	ldrtpl	fp, [fp], #-4056	; 0xfffff028
    d450:	svclt	0x00c84638
    d454:			; <UNDEFINED> instruction: 0xf7f9703b
    d458:	cmnlt	r8, r0, lsl #19
    d45c:	mcrrne	10, 2, r4, r3, cr12
    d460:	vand	q1, q10, <illegal reg q15.5>
    d464:	ldrbtmi	r1, [sl], #-47	; 0xffffffd1
    d468:	stmdb	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d46c:	stmdbmi	r9!, {r1, r2, sp, lr, pc}
    d470:	strtmi	r4, [sl], -r3, lsl #12
    d474:	ldrbtmi	r2, [r9], #-1
    d478:	ldmdb	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d47c:	ldrbtmi	r4, [fp], #-2854	; 0xfffff4da
    d480:	ldmdavs	sl, {r0, r1, r5, sp, lr}^
    d484:	rsbvs	r6, r2, ip, asr r0
    d488:	stmdbmi	r4!, {r2, r4, sp, lr}
    d48c:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    d490:	tstcc	r4, #86016	; 0x15000
    d494:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    d498:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    d49c:	tstle	pc, r1, asr r0	; <UNPREDICTABLE>
    d4a0:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    d4a4:	pop	{r0, r1, r2, ip, sp, pc}
    d4a8:	ldmdbmi	sp, {r4, r5, r6, r7, r8, r9, pc}
    d4ac:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    d4b0:	tstcc	r4, #53248	; 0xd000
    d4b4:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    d4b8:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    d4bc:	qaddle	r4, r1, pc	; <UNPREDICTABLE>
    d4c0:			; <UNDEFINED> instruction: 0xf50d4620
    d4c4:	andlt	r5, r7, r0, lsl #26
    d4c8:	mvnsmi	lr, #12386304	; 0xbd0000
    d4cc:	stmdalt	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d4d0:			; <UNDEFINED> instruction: 0x46334914
    d4d4:	andcs	r4, r1, sl, lsr #12
    d4d8:			; <UNDEFINED> instruction: 0xf7f94479
    d4dc:	strb	lr, [r5, -r8, lsl #18]!
    d4e0:	ldmda	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d4e4:	andeq	r3, r2, r2, lsr #22
    d4e8:	andeq	r0, r0, r4, asr r1
    d4ec:	andeq	r6, r0, ip, lsr pc
    d4f0:	andeq	r9, r0, r2, lsl r2
    d4f4:	andeq	r9, r0, r0, ror r2
    d4f8:	andeq	r9, r0, r6, lsl r2
    d4fc:	andeq	r9, r0, r6, lsl r2
    d500:	andeq	r9, r0, ip, lsl r2
    d504:	andeq	r9, r0, r2, lsr #4
    d508:	andeq	r9, r0, r8, lsr #4
    d50c:	ldrdeq	r9, [r0], -r8
    d510:	andeq	r6, r0, r2, ror lr
    d514:	andeq	r9, r0, lr, ror r0
    d518:	andeq	r3, r2, sl, ror ip
    d51c:			; <UNDEFINED> instruction: 0x000239b8
    d520:	muleq	r2, r8, r9
    d524:	andeq	r9, r0, ip, asr #1
    d528:			; <UNDEFINED> instruction: 0xf5adb5f0
    d52c:	addlt	r5, r7, r0, lsl #27
    d530:			; <UNDEFINED> instruction: 0xf8df4e32
    d534:	svcge	0x0005c0cc
    d538:			; <UNDEFINED> instruction: 0x9601447e
    d53c:	ldrbtmi	r4, [ip], #3633	; 0xe31
    d540:			; <UNDEFINED> instruction: 0xf44f4c31
    d544:	andls	r5, r2, r0, lsl #7
    d548:	tstls	r3, r5, lsl r6
    d54c:	strls	r4, [r0], #-1148	; 0xfffffb84
    d550:	strpl	pc, [r0], #1293	; 0x50d
    d554:	andvs	pc, r6, ip, asr r8	; <UNPREDICTABLE>
    d558:			; <UNDEFINED> instruction: 0x46194638
    d55c:	ldmdavs	r6!, {r0, r9, sp}
    d560:			; <UNDEFINED> instruction: 0xf04f6166
    d564:	ldrcc	r0, [r4], #-1536	; 0xfffffa00
    d568:	stmdb	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d56c:	svcpl	0x0080f5b0
    d570:	movwcs	sp, #784	; 0x310
    d574:	stmdbmi	r5!, {r0, r1, r3, r5, ip, sp, lr}
    d578:	orrpl	pc, r0, #54525952	; 0x3400000
    d57c:	tstcc	r4, #135168	; 0x21000
    d580:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    d584:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    d588:	teqle	r4, r1, asr r0
    d58c:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    d590:	ldcllt	0, cr11, [r0, #28]!
    d594:	strmi	r2, [r3], -r0, lsl #12
    d598:			; <UNDEFINED> instruction: 0x46384631
    d59c:			; <UNDEFINED> instruction: 0xf7f954fe
    d5a0:	mcrne	8, 0, lr, cr4, cr10, {1}
    d5a4:	subcs	sp, r0, #234496	; 0x39400
    d5a8:			; <UNDEFINED> instruction: 0xf7f84629
    d5ac:			; <UNDEFINED> instruction: 0x4607ef92
    d5b0:			; <UNDEFINED> instruction: 0xf7f94620
    d5b4:			; <UNDEFINED> instruction: 0x1e7be910
    d5b8:	ldmle	sl, {r1, r2, r3, r4, r5, r8, r9, fp, sp}^
    d5bc:	ldrmi	r5, [ip], -lr, ror #11
    d5c0:	strtmi	r5, [fp], #-3306	; 0xfffff316
    d5c4:	tstle	r8, sl, lsl #20
    d5c8:	mvnmi	r1, #232, 18	; 0x3a0000
    d5cc:			; <UNDEFINED> instruction: 0xf80018cc
    d5d0:			; <UNDEFINED> instruction: 0xf8136d01
    d5d4:	bcs	2989e0 <verblevel@@Base+0x26314c>
    d5d8:	stccs	0, cr13, [r0], {248}	; 0xf8
    d5dc:	strcc	sp, [r1], #-203	; 0xffffff35
    d5e0:	stmdbne	fp!, {r0, r3, r5, r6, sl, fp, ip}
    d5e4:			; <UNDEFINED> instruction: 0xf8132020
    d5e8:	bcs	2989f4 <verblevel@@Base+0x263160>
    d5ec:	andsvc	fp, r8, r8, lsl #30
    d5f0:			; <UNDEFINED> instruction: 0xd1f84299
    d5f4:			; <UNDEFINED> instruction: 0xf7f8e7bf
    d5f8:	svclt	0x0000ef8e
    d5fc:			; <UNDEFINED> instruction: 0x000092b0
    d600:	andeq	r3, r2, lr, lsl #18
    d604:	andeq	r0, r0, r4, asr r1
    d608:	andeq	r9, r0, ip, asr #32
    d60c:	andeq	r3, r2, ip, asr #17
    d610:	mvnsmi	lr, #737280	; 0xb4000
    d614:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    d618:	umulllt	r4, r7, sp, ip
    d61c:			; <UNDEFINED> instruction: 0xf10d499d
    d620:	ldrbtmi	r0, [ip], #-2328	; 0xfffff6e8
    d624:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    d628:	stmdaeq	r8, {r0, r3, r5, r7, r8, ip, sp, lr, pc}
    d62c:	stmdapl	r1!, {r2, r4, r8, r9, ip, sp}^
    d630:	strmi	r2, [r6], -sl, lsl #4
    d634:	andsvs	r6, r9, r9, lsl #16
    d638:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    d63c:			; <UNDEFINED> instruction: 0xf7f94641
    d640:			; <UNDEFINED> instruction: 0xf859e814
    d644:	adcsmi	r5, r5, #8, 24	; 0x800
    d648:	stccs	15, cr11, [r0, #-96]	; 0xffffffa0
    d64c:	rschi	pc, r2, r0
    d650:	tstcs	r1, r7, lsl #12
    d654:	rsbsvc	pc, r7, pc, asr #8
    d658:	svc	0x000af7f8
    d65c:	stmdacs	r0, {r2, r9, sl, lr}
    d660:	sbcshi	pc, r8, r0
    d664:	stmdavc	fp!, {r0, r1, r2, r7, r8, sp, lr}
    d668:	and	fp, lr, fp, lsr #18
    d66c:	stmib	r4, {r0, r1, r5, r9, fp, sp, lr}^
    d670:	stmdavc	fp!, {r0, r1, r2, ip, sp}
    d674:	stfnep	f3, [pc], #-300	; d550 <__assert_fail@plt+0x6d4c>
    d678:	strbmi	r2, [r1], -sl, lsl #4
    d67c:			; <UNDEFINED> instruction: 0xf7f84638
    d680:			; <UNDEFINED> instruction: 0xf8d8eff4
    d684:	adcsmi	r5, sp, #0
    d688:	bmi	fe101e50 <verblevel@@Base+0xfe0cc5bc>
    d68c:	strbvc	pc, [lr, #1284]!	; 0x504	; <UNPREDICTABLE>
    d690:	mvnscs	r4, r3, lsr r6
    d694:			; <UNDEFINED> instruction: 0x4628447a
    d698:	ldmda	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d69c:	vceq.i8	q1, q8, q15
    d6a0:	ldmdbmi	lr!, {r2, r3, r5, r6, r7, pc}^
    d6a4:	ldrtmi	r2, [r0], -sl, lsl #4
    d6a8:	strpl	pc, [r0, #1293]	; 0x50d
    d6ac:	ldrcc	r4, [r4, #-1145]	; 0xfffffb87
    d6b0:	stc2l	7, cr15, [r8, #1020]	; 0x3fc
    d6b4:	andscs	r4, r0, #1998848	; 0x1e8000
    d6b8:	ldrbvc	pc, [lr, r0, asr #12]!	; <UNPREDICTABLE>
    d6bc:	rsbvs	r4, r0, #2030043136	; 0x79000000
    d6c0:			; <UNDEFINED> instruction: 0xf7ff4630
    d6c4:	ldmdbmi	r7!, {r0, r1, r2, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
    d6c8:	ldrbtmi	r2, [r9], #-528	; 0xfffffdf0
    d6cc:	ldrtmi	r6, [r0], -r0, lsr #5
    d6d0:	ldc2	7, cr15, [r8, #1020]!	; 0x3fc
    d6d4:	andscs	r4, r0, #116, 18	; 0x1d0000
    d6d8:	rscvs	r4, r0, #2030043136	; 0x79000000
    d6dc:			; <UNDEFINED> instruction: 0xf7ff4630
    d6e0:	ldmdbmi	r2!, {r0, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
    d6e4:	ldrbtmi	r2, [r9], #-528	; 0xfffffdf0
    d6e8:	ldrtmi	r6, [r0], -r0, lsr #6
    d6ec:	stc2	7, cr15, [sl, #1020]!	; 0x3fc
    d6f0:			; <UNDEFINED> instruction: 0xf104496f
    d6f4:	ldrbtmi	r0, [r9], #-568	; 0xfffffdc8
    d6f8:	ldrtmi	r6, [r0], -r0, ror #6
    d6fc:			; <UNDEFINED> instruction: 0xff14f7ff
    d700:	andcs	r4, sl, #108, 18	; 0x1b0000
    d704:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    d708:	ldc2	7, cr15, [ip, #1020]	; 0x3fc
    d70c:	andscs	r4, r0, #1736704	; 0x1a8000
    d710:			; <UNDEFINED> instruction: 0x67a04479
    d714:			; <UNDEFINED> instruction: 0xf7ff4630
    d718:	stmdbmi	r8!, {r0, r2, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
    d71c:	ldrbtmi	r2, [r9], #-528	; 0xfffffdf0
    d720:	ldrtmi	r6, [r0], -r0, ror #15
    d724:	stc2	7, cr15, [lr, #1020]	; 0x3fc
    d728:	andscs	r4, r0, #1654784	; 0x194000
    d72c:			; <UNDEFINED> instruction: 0xf8c44479
    d730:	ldrtmi	r0, [r0], -r0, lsl #1
    d734:	stc2	7, cr15, [r6, #1020]	; 0x3fc
    d738:	andcs	r4, sl, #1605632	; 0x188000
    d73c:			; <UNDEFINED> instruction: 0xf8c44479
    d740:	ldrtmi	r0, [r0], -r4, lsl #1
    d744:	ldc2l	7, cr15, [lr, #-1020]!	; 0xfffffc04
    d748:	andcs	r4, sl, #1556480	; 0x17c000
    d74c:			; <UNDEFINED> instruction: 0xf8c44479
    d750:	ldrtmi	r0, [r0], -r8, lsl #1
    d754:	ldc2l	7, cr15, [r6, #-1020]!	; 0xfffffc04
    d758:	andscs	r4, r0, #92, 18	; 0x170000
    d75c:			; <UNDEFINED> instruction: 0xf8c44479
    d760:	ldrtmi	r0, [r0], -ip, lsl #1
    d764:	stc2l	7, cr15, [lr, #-1020]!	; 0xfffffc04
    d768:	andscs	r4, r0, #1458176	; 0x164000
    d76c:			; <UNDEFINED> instruction: 0xf8c44479
    d770:			; <UNDEFINED> instruction: 0x46300090
    d774:	stc2l	7, cr15, [r6, #-1020]!	; 0xfffffc04
    d778:	andcs	r4, sl, #1409024	; 0x158000
    d77c:			; <UNDEFINED> instruction: 0xf8c44479
    d780:			; <UNDEFINED> instruction: 0x46300094
    d784:	ldc2l	7, cr15, [lr, #-1020]	; 0xfffffc04
    d788:			; <UNDEFINED> instruction: 0xf1044953
    d78c:	ldrbtmi	r0, [r9], #-668	; 0xfffffd64
    d790:	addseq	pc, r8, r4, asr #17
    d794:			; <UNDEFINED> instruction: 0xf7ff4630
    d798:	ldmdbmi	r0, {r0, r1, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    d79c:	sbcseq	pc, ip, #4, 2
    d7a0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    d7a4:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    d7a8:			; <UNDEFINED> instruction: 0xf504494d
    d7ac:	ldrtmi	r7, [r0], -lr, lsl #5
    d7b0:			; <UNDEFINED> instruction: 0xf7ff4479
    d7b4:	stmdbmi	fp, {r0, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
    d7b8:	adcvc	pc, lr, #4, 10	; 0x1000000
    d7bc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    d7c0:	mrc2	7, 5, pc, cr2, cr15, {7}
    d7c4:			; <UNDEFINED> instruction: 0xf5044948
    d7c8:	ldrtmi	r7, [r0], -lr, asr #5
    d7cc:			; <UNDEFINED> instruction: 0xf7ff4479
    d7d0:	stmdbmi	r6, {r0, r1, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
    d7d4:	vst1.16	{d20-d21}, [pc], r6
    d7d8:	ldrbtmi	r5, [r9], #-896	; 0xfffffc80
    d7dc:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    d7e0:	andls	r9, r0, #1073741824	; 0x40000000
    d7e4:	andcs	r4, r1, #26214400	; 0x1900000
    d7e8:			; <UNDEFINED> instruction: 0xf7f99602
    d7ec:	cdpne	8, 4, cr14, cr3, cr6, {0}
    d7f0:	ldmdble	pc, {r0, r1, r3, r4, r5, r7, r9, lr}	; <UNPREDICTABLE>
    d7f4:			; <UNDEFINED> instruction: 0x4603493f
    d7f8:	andcs	r4, r1, r2, lsr r6
    d7fc:			; <UNDEFINED> instruction: 0xf7f84479
    d800:	blmi	f895e0 <verblevel@@Base+0xf53d4c>
    d804:			; <UNDEFINED> instruction: 0xf103447b
    d808:	eorvs	r0, r2, r8, lsl #4
    d80c:	ldrsbvs	r6, [ip], #138	; 0x8a
    d810:	andsvs	r6, r4, r2, rrx
    d814:			; <UNDEFINED> instruction: 0xf50d4939
    d818:	bmi	7a2420 <verblevel@@Base+0x76cb8c>
    d81c:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
    d820:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    d824:	subsmi	r6, r1, sl, lsl r8
    d828:			; <UNDEFINED> instruction: 0xf50dd12f
    d82c:	andlt	r5, r7, r0, lsl #26
    d830:	mvnshi	lr, #12386304	; 0xbd0000
    d834:	stmdbeq	r4, {r0, r3, r5, r7, r8, ip, sp, lr, pc}
    d838:	vst1.8	{d20-d22}, [pc :128], r8
    d83c:	strbmi	r5, [r9], -r0, lsl #5
    d840:	mcr	7, 4, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
    d844:	blle	ff71784c <verblevel@@Base+0xff6e1fb8>
    d848:			; <UNDEFINED> instruction: 0xf04f42b8
    d84c:			; <UNDEFINED> instruction: 0xf04f0300
    d850:	svclt	0x00d8012f
    d854:	andcc	pc, r0, r9, lsl #16
    d858:	svclt	0x00c84648
    d85c:	andcc	pc, r0, r9, lsl #17
    d860:	svc	0x007af7f8
    d864:	sbcle	r2, ip, r0, lsl #16
    d868:	mcrrne	10, 2, r4, r3, cr5
    d86c:	vand	q1, q10, <illegal reg q15.5>
    d870:	ldrbtmi	r2, [sl], #-219	; 0xffffff25
    d874:	svc	0x0024f7f8
    d878:	stmdbmi	r2!, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}
    d87c:	ldrtmi	r4, [r2], -fp, lsr #12
    d880:	ldrbtmi	r2, [r9], #-1
    d884:	svc	0x0032f7f8
    d888:			; <UNDEFINED> instruction: 0xf7f8e70b
    d88c:	svclt	0x0000ee44
    d890:	andeq	r3, r2, sl, lsr #16
    d894:	andeq	r0, r0, r4, asr r1
    d898:	andeq	r6, r0, r4, asr #24
    d89c:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    d8a0:	andeq	r8, r0, r0, lsr #31
    d8a4:	andeq	r8, r0, r2, lsr #31
    d8a8:	andeq	r8, r0, r4, lsr #31
    d8ac:	andeq	r8, r0, r6, lsr #31
    d8b0:	andeq	r8, r0, r6, lsr #31
    d8b4:	andeq	r8, r0, r2, lsr #31
    d8b8:	andeq	r8, r0, ip, lsr #31
    d8bc:	andeq	r8, r0, lr, lsr #31
    d8c0:	andeq	r8, r0, ip, lsr #31
    d8c4:	andeq	r8, r0, ip, lsr #31
    d8c8:	andeq	r8, r0, ip, lsr #31
    d8cc:	andeq	r8, r0, r4, lsr #31
    d8d0:	andeq	r8, r0, r0, lsr #31
    d8d4:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    d8d8:	andeq	r8, r0, r2, asr #4
    d8dc:	andeq	r8, r0, lr, lsr r2
    d8e0:	andeq	r8, r0, r4, ror pc
    d8e4:	andeq	r8, r0, r2, lsl #24
    d8e8:	andeq	r6, r0, ip, asr #18
    d8ec:	andeq	r9, r0, lr
    d8f0:	andeq	r8, r0, sl, asr lr
    d8f4:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    d8f8:	strdeq	r3, [r2], -r4
    d8fc:	andeq	r3, r2, lr, lsr #12
    d900:	andeq	r6, r0, r6, ror #20
    d904:	andeq	r8, r0, r2, lsr #26
    d908:	ldrtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    d90c:	svcmi	0x00f0e92d
    d910:			; <UNDEFINED> instruction: 0xf8df447a
    d914:	rsclt	r4, sp, r8, lsr r4
    d918:	ldrtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    d91c:			; <UNDEFINED> instruction: 0xf8df447c
    d920:	ldmpl	r3, {r2, r4, r5, sl, pc}^
    d924:	ldrbtmi	r4, [r8], #1568	; 0x620
    d928:	cmnls	fp, #1769472	; 0x1b0000
    d92c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d930:	mrc	7, 1, APSR_nzcv, cr14, cr8, {7}
    d934:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    d938:	mrshi	pc, (UNDEF: 69)	; <UNPREDICTABLE>
    d93c:	ldrpl	pc, [r8], #-2271	; 0xfffff721
    d940:	ldrge	pc, [r8], #-2271	; 0xfffff721
    d944:	ldrls	pc, [r8], #-2271	; 0xfffff721
    d948:	ldrbtmi	r4, [sl], #1149	; 0x47d
    d94c:			; <UNDEFINED> instruction: 0x463844f9
    d950:	mrc	7, 7, APSR_nzcv, cr6, cr8, {7}
    d954:	tstlt	r8, #4, 12	; 0x400000
    d958:	mullt	fp, r4, r8
    d95c:	streq	pc, [fp], -r4, lsl #2
    d960:	svceq	0x002ef1bb
    d964:	bichi	pc, pc, r0
    d968:	mcr	7, 3, pc, cr0, cr8, {7}	; <UNPREDICTABLE>
    d96c:	svceq	0x0075f1bb
    d970:			; <UNDEFINED> instruction: 0xf0006803
    d974:			; <UNDEFINED> instruction: 0xf8338161
    d978:	ldreq	r3, [fp, #-27]	; 0xffffffe5
    d97c:	cmphi	r2, r0, asr #2	; <UNPREDICTABLE>
    d980:			; <UNDEFINED> instruction: 0x4630213a
    d984:	mcr	7, 4, pc, cr2, cr8, {7}	; <UNPREDICTABLE>
    d988:			; <UNDEFINED> instruction: 0xf0002800
    d98c:	ldrtmi	r8, [r0], -r6, asr #3
    d990:	stc2l	7, cr15, [r2], {255}	; 0xff
    d994:			; <UNDEFINED> instruction: 0xf7f84638
    d998:			; <UNDEFINED> instruction: 0x4604eed4
    d99c:	bicsle	r2, fp, r0, lsl #16
    d9a0:			; <UNDEFINED> instruction: 0xf7f84638
    d9a4:	bmi	ffc0963c <verblevel@@Base+0xffbd3da8>
    d9a8:			; <UNDEFINED> instruction: 0x4613447a
    d9ac:	svcmi	0x0008f853
    d9b0:			; <UNDEFINED> instruction: 0xf000429c
    d9b4:	stmibmi	ip!, {r2, r3, r4, r5, r7, r8, pc}^
    d9b8:	blmi	ffb1f4ac <verblevel@@Base+0xffae9c18>
    d9bc:	ldmdavs	r5, {r0, r3, r4, r5, r6, sl, lr}
    d9c0:	andeq	pc, r8, #1073741824	; 0x40000000
    d9c4:	bmi	ffab21ec <verblevel@@Base+0xffa7c958>
    d9c8:	movwcc	r4, #33915	; 0x847b
    d9cc:	ldrbtmi	r9, [sl], #-263	; 0xfffffef9
    d9d0:	andls	r9, r6, #603979776	; 0x24000000
    d9d4:	svccs	0x000069e7
    d9d8:	mrshi	pc, (UNDEF: 12)	; <UNPREDICTABLE>
    d9dc:	ldmvs	lr, {r0, r1, r2, r8, r9, fp, ip, pc}
    d9e0:	addsmi	r9, lr, #8, 22	; 0x2000
    d9e4:			; <UNDEFINED> instruction: 0xf504d030
    d9e8:	and	r7, r3, lr, ror #19
    d9ec:	blls	267acc <verblevel@@Base+0x232238>
    d9f0:	mlale	r9, lr, r2, r4
    d9f4:	ldrhtle	r4, [r9], #36	; 0x24
    d9f8:	stmibvs	r3!, {r1, r4, r5, r7, r8, fp, sp, lr}
    d9fc:			; <UNDEFINED> instruction: 0xd1f5429a
    da00:	addsmi	r6, pc, #208896	; 0x33000
    da04:			; <UNDEFINED> instruction: 0xf10dd1f2
    da08:	rscscs	r0, pc, #172, 20	; 0xac000
    da0c:	ldrbmi	r4, [r0], -r9, asr #12
    da10:	stcl	7, cr15, [r8, #992]	; 0x3e0
    da14:			; <UNDEFINED> instruction: 0x212e4650
    da18:	mrc	7, 4, APSR_nzcv, cr14, cr8, {7}
    da1c:	stmdacs	r0, {r0, r1, r9, sl, lr}
    da20:	andcs	sp, r0, #228	; 0xe4
    da24:	mvnvc	pc, r6, lsl #10
    da28:	andsvc	r4, sl, r0, asr r6
    da2c:	ldc	7, cr15, [lr, #-992]!	; 0xfffffc20
    da30:	bicsle	r2, fp, r0, lsl #16
    da34:	cmnvs	r6, r3, lsr r9
    da38:			; <UNDEFINED> instruction: 0xf0002b00
    da3c:			; <UNDEFINED> instruction: 0x461a8176
    da40:	blcs	27cb4 <desc_undefined@@Base+0x108c4>
    da44:			; <UNDEFINED> instruction: 0x6094d1fb
    da48:	ldrbtmi	r4, [fp], #-3018	; 0xfffff436
    da4c:	mulle	pc, sp, r2	; <UNPREDICTABLE>
    da50:	and	r4, r2, lr, lsl r6
    da54:	adcsmi	r6, r5, #2949120	; 0x2d0000
    da58:	stmiavs	fp!, {r0, r3, ip, lr, pc}^
    da5c:	mvnsle	r2, r0, lsl #22
    da60:	strtmi	r4, [r0], -r9, lsr #12
    da64:	blx	1fcba68 <verblevel@@Base+0x1f961d4>
    da68:	adcsmi	r6, r5, #2949120	; 0x2d0000
    da6c:	stmdavs	sp!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    da70:	stmdavs	r4!, {r0, r6, r7, r8, r9, fp, lr}
    da74:	movwcc	r4, #33915	; 0x847b
    da78:			; <UNDEFINED> instruction: 0xd1ab429c
    da7c:	blmi	fefdf400 <verblevel@@Base+0xfefa9b6c>
    da80:	addsmi	r4, sp, #2063597568	; 0x7b000000
    da84:	stmdavs	sp!, {r1, ip, lr, pc}
    da88:			; <UNDEFINED> instruction: 0xd1fc429d
    da8c:	ldrbtmi	r4, [fp], #-3004	; 0xfffff444
    da90:	stccs	8, cr6, [r0], {28}
    da94:	addshi	pc, sl, r0
    da98:	tstlt	fp, r3, lsr #17
    da9c:	andeq	pc, r8, r4, lsl #2
    daa0:			; <UNDEFINED> instruction: 0xf992f7ff
    daa4:	stccs	8, cr6, [r0], {36}	; 0x24
    daa8:	blmi	fedc2288 <verblevel@@Base+0xfed8c9f4>
    daac:	sbcsls	pc, r8, #14614528	; 0xdf0000
    dab0:			; <UNDEFINED> instruction: 0xf8df447b
    dab4:			; <UNDEFINED> instruction: 0xf8dfe2d8
    dab8:	ldrbtmi	ip, [r9], #728	; 0x2d8
    dabc:	ldrbtmi	r6, [lr], #2076	; 0x81c
    dac0:	cfstrscs	mvf4, [r0], {252}	; 0xfc
    dac4:	addhi	pc, r2, r0
    dac8:	andcs	r6, r0, r3, lsr #16
    dacc:	orrslt	r4, r3, sl, asr #12
    dad0:	ldmvs	sp, {r1, r2, r5, r6, r7, fp, sp, lr}^
    dad4:	adcmi	r6, lr, #1638400	; 0x190000
    dad8:	addhi	pc, sl, r0, lsl #1
    dadc:	andsvs	r6, ip, r1, lsr #32
    dae0:			; <UNDEFINED> instruction: 0x461a6013
    dae4:	blcs	27b58 <desc_undefined@@Base+0x10768>
    dae8:	ldmdavs	r9, {r0, r1, r2, r3, r4, r5, r6, ip, lr, pc}
    daec:	ldrmi	r2, [ip], -r1
    daf0:	blcs	1f324 <desc_undefined@@Base+0x7f34>
    daf4:			; <UNDEFINED> instruction: 0xf8ded1ec
    daf8:	stmdacs	r0, {lr}
    dafc:	stfcsd	f5, [r0], {225}	; 0xe1
    db00:	blmi	fe941c98 <verblevel@@Base+0xfe90c404>
    db04:			; <UNDEFINED> instruction: 0xf8df4da4
    db08:	ldrbtmi	r9, [sp], #-660	; 0xfffffd6c
    db0c:	andhi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    db10:	strcc	r4, [r8, #-1273]	; 0xfffffb07
    db14:	stmiavs	r0!, {r1, r2, sp, lr, pc}
    db18:			; <UNDEFINED> instruction: 0xf7ffb108
    db1c:	stmdavs	r4!, {r0, r2, r3, r6, r8, r9, fp, ip, sp, lr, pc}
    db20:	subsle	r2, r3, r0, lsl #24
    db24:	andlt	lr, r3, #212, 18	; 0x350000
    db28:			; <UNDEFINED> instruction: 0xa014f8d4
    db2c:	svclt	0x00082a09
    db30:	andle	r4, sl, r8, asr #12
    db34:	orrcs	r4, r0, #2464	; 0x9a0
    db38:	ldrmi	r9, [r9], -r1, lsl #4
    db3c:	andcs	r4, r1, #2113929216	; 0x7e000000
    db40:	strls	r4, [r0], -r8, lsr #12
    db44:	mrc	7, 2, APSR_nzcv, cr8, cr8, {7}
    db48:			; <UNDEFINED> instruction: 0xf1044628
    db4c:	movwls	r0, #17188	; 0x4324
    db50:	movwcs	r6, #6689	; 0x1a21
    db54:	andge	lr, r0, sp, asr #19
    db58:			; <UNDEFINED> instruction: 0x4618465a
    db5c:	vrhadd.s8	d9, d4, d3
    db60:	tstls	r2, r9, lsr #2
    db64:	ldrbtmi	r4, [r9], #-2447	; 0xfffff671
    db68:	stcl	7, cr15, [r0, #992]	; 0x3e0
    db6c:	ldrdcc	pc, [r0], -r8
    db70:	sbcsle	r2, r0, r0, lsl #22
    db74:	beq	b49fb0 <verblevel@@Base+0xb1471c>
    db78:	blhi	fe8b942c <verblevel@@Base+0xfe883b98>
    db7c:	ldrbmi	r2, [r0], -r0, lsl #3
    db80:			; <UNDEFINED> instruction: 0xf872f001
    db84:	blhi	fe8b0818 <verblevel@@Base+0xfe87af84>
    db88:	ldrtmi	r2, [r0], -r0, lsl #3
    db8c:			; <UNDEFINED> instruction: 0xf886f001
    db90:	ldmib	r4, {r0, r2, r7, r8, fp, lr}^
    db94:	andcs	r3, r1, r6, lsl #4
    db98:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    db9c:			; <UNDEFINED> instruction: 0xf7f8a600
    dba0:			; <UNDEFINED> instruction: 0xf8d8eda6
    dba4:	blcs	59bac <verblevel@@Base+0x24318>
    dba8:	stmdbvs	r6!, {r0, r2, r4, r5, r7, r8, fp, ip, lr, pc}^
    dbac:	msreq	CPSR_fx, #4, 2
    dbb0:	andcs	r4, r1, lr, ror sl
    dbb4:			; <UNDEFINED> instruction: 0x9601497e
    dbb8:	stmiavs	r6!, {r1, r3, r4, r5, r6, sl, lr}^
    dbbc:			; <UNDEFINED> instruction: 0x96004479
    dbc0:	ldc	7, cr15, [r4, #992]	; 0x3e0
    dbc4:	strtmi	lr, [r0], -r7, lsr #15
    dbc8:	ldc	7, cr15, [r0], #992	; 0x3e0
    dbcc:	blx	fede05b8 <verblevel@@Base+0xfedaad24>
    dbd0:	blmi	1809df4 <verblevel@@Base+0x17d4560>
    dbd4:	stmdbeq	r0, {r1, r3, r4, r5, r6, sl, lr}^
    dbd8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    dbdc:	subsmi	r9, sl, fp, ror #22
    dbe0:	adchi	pc, pc, r0, asr #32
    dbe4:	pop	{r0, r2, r3, r5, r6, ip, sp, pc}
    dbe8:			; <UNDEFINED> instruction: 0xf8dc8ff0
    dbec:	strb	r4, [r8, -r0]!
    dbf0:	ldrb	r4, [ip, -r2, lsr #12]!
    dbf4:	ldmdavs	fp, {r1, r2, r8, r9, fp, ip, pc}
    dbf8:			; <UNDEFINED> instruction: 0xf43f2b00
    dbfc:	stmibvs	r1!, {r0, r2, r5, r8, r9, sl, fp, sp, pc}
    dc00:	ldmdavs	fp, {r0, r1, sp, lr, pc}
    dc04:			; <UNDEFINED> instruction: 0xf43f2b00
    dc08:	ldmvs	sl, {r0, r1, r2, r3, r4, r8, r9, sl, fp, sp, pc}^
    dc0c:	mvnsle	r4, sl, lsl #5
    dc10:	stmdblt	sl, {r1, r3, r4, r7, fp, sp, lr}
    dc14:			; <UNDEFINED> instruction: 0xe7f4609c
    dc18:	ldmvs	r2, {r4, r9, sl, lr}
    dc1c:	mvnsle	r2, r0, lsl #20
    dc20:	strb	r6, [lr, r4, lsl #1]!
    dc24:	ldrtmi	r4, [r3], -r4, ror #16
    dc28:	tstcs	r1, sl, lsr #12
    dc2c:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    dc30:			; <UNDEFINED> instruction: 0xf7f86800
    dc34:	str	lr, [sl], r2, ror #26
    dc38:	bcs	1cec8c8 <verblevel@@Base+0x1cb7034>
    dc3c:	mrcge	4, 4, APSR_nzcv, cr11, cr15, {3}
    dc40:	bcs	18ac9d0 <verblevel@@Base+0x187713c>
    dc44:	mrcge	4, 4, APSR_nzcv, cr7, cr15, {3}
    dc48:			; <UNDEFINED> instruction: 0xf8337ba2
    dc4c:	ldreq	r2, [r2, #-18]	; 0xffffffee
    dc50:	mrcge	5, 4, APSR_nzcv, cr1, cr15, {3}
    dc54:	vst4.8	{d18,d20,d22,d24}, [pc], r1
    dc58:			; <UNDEFINED> instruction: 0xf7f8700a
    dc5c:	strmi	lr, [r3], sl, lsl #24
    dc60:			; <UNDEFINED> instruction: 0xf43f2800
    dc64:			; <UNDEFINED> instruction: 0xf100ae74
    dc68:	andcs	r0, sl, #-1476395008	; 0xa8000000
    dc6c:			; <UNDEFINED> instruction: 0xf1042100
    dc70:	movwls	r0, #24590	; 0x600e
    dc74:	ldcl	7, cr15, [r8], #992	; 0x3e0
    dc78:			; <UNDEFINED> instruction: 0x46524633
    dc7c:			; <UNDEFINED> instruction: 0xf8cb21ff
    dc80:	stmdals	r6, {r2, r3}
    dc84:	ldc	7, cr15, [ip, #-992]	; 0xfffffc20
    dc88:	mrrcle	8, 15, r2, r2, cr14	; <UNPREDICTABLE>
    dc8c:	strbmi	r2, [r9], -sl, lsl #4
    dc90:			; <UNDEFINED> instruction: 0xf7ff4630
    dc94:	stmdbmi	r9, {r0, r1, r2, r4, r6, r7, r9, fp, ip, sp, lr, pc}^
    dc98:	ldrbtmi	r2, [r9], #-528	; 0xfffffdf0
    dc9c:	andseq	pc, r4, fp, asr #17
    dca0:			; <UNDEFINED> instruction: 0xf7ff4630
    dca4:	stmdbmi	r6, {r0, r1, r2, r3, r6, r7, r9, fp, ip, sp, lr, pc}^
    dca8:	ldrbtmi	r2, [r9], #-528	; 0xfffffdf0
    dcac:	andseq	pc, r0, fp, asr #17
    dcb0:			; <UNDEFINED> instruction: 0xf7ff4630
    dcb4:	stmdbmi	r3, {r0, r1, r2, r6, r7, r9, fp, ip, sp, lr, pc}^
    dcb8:	ldrbtmi	r2, [r9], #-528	; 0xfffffdf0
    dcbc:	andseq	pc, r8, fp, asr #17
    dcc0:			; <UNDEFINED> instruction: 0xf7ff4630
    dcc4:	stmdbmi	r0, {r0, r1, r2, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}^
    dcc8:	ldrbtmi	r2, [r9], #-522	; 0xfffffdf6
    dccc:	andseq	pc, ip, fp, asr #17
    dcd0:			; <UNDEFINED> instruction: 0xf7ff4630
    dcd4:	ldmdbmi	sp!, {r0, r1, r2, r4, r5, r7, r9, fp, ip, sp, lr, pc}
    dcd8:	eoreq	pc, r4, #-1073741822	; 0xc0000002
    dcdc:			; <UNDEFINED> instruction: 0xf8cb4479
    dce0:	ldrtmi	r0, [r0], -r0, lsr #32
    dce4:	stc2	7, cr15, [r0], #-1020	; 0xfffffc04
    dce8:	ldrbtmi	r4, [sl], #-2617	; 0xfffff5c7
    dcec:	tstlt	fp, r3, lsl r8
    dcf0:	ldmdavs	fp, {r1, r3, r4, r9, sl, lr}
    dcf4:	mvnsle	r2, r0, lsl #22
    dcf8:			; <UNDEFINED> instruction: 0x46584631
    dcfc:	andlt	pc, r0, r2, asr #17
    dd00:			; <UNDEFINED> instruction: 0xf8bef7ff
    dd04:	blvc	907598 <verblevel@@Base+0x8d1d04>
    dd08:			; <UNDEFINED> instruction: 0xf43f2b00
    dd0c:	blcs	bb9594 <verblevel@@Base+0xb83d00>
    dd10:			; <UNDEFINED> instruction: 0xf7f8d007
    dd14:	stmdavs	r3, {r2, r3, r7, sl, fp, sp, lr, pc}
    dd18:	ldrtmi	lr, [r0], -sp, lsr #12
    dd1c:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
    dd20:	blvc	190757c <verblevel@@Base+0x18d1ce8>
    dd24:	mvnsle	r2, r0, lsl #22
    dd28:	teqvs	r4, r1, lsl r6
    dd2c:	ldmdavs	r5, {r2, r3, r7, r9, sl, sp, lr, pc}
    dd30:	stmdbmi	r8!, {r0, r2, r5, r7, r9, sl, sp, lr, pc}
    dd34:	blls	19f604 <verblevel@@Base+0x169d70>
    dd38:	ldrbtmi	r2, [r9], #-1
    dd3c:	ldcl	7, cr15, [r6], {248}	; 0xf8
    dd40:			; <UNDEFINED> instruction: 0xf7f8e7a4
    dd44:	svclt	0x0000ebe8
    dd48:	andeq	r3, r2, ip, lsr r5
    dd4c:	andeq	r8, r0, ip, asr #29
    dd50:	andeq	r0, r0, r4, asr r1
    dd54:	andeq	r3, r2, r6, lsr #10
    dd58:	strdeq	r8, [r0], -r0
    dd5c:	andeq	r6, r0, lr, lsl #19
    dd60:	andeq	r8, r0, ip, lsr #27
    dd64:	andeq	r3, r2, r0, asr r7
    dd68:	andeq	r3, r2, ip, lsr r7
    dd6c:	andeq	r3, r2, r0, lsr r7
    dd70:	andeq	r7, r2, r6, asr #29
    dd74:	andeq	r3, r2, lr, lsr #13
    dd78:	andeq	r3, r2, r4, lsl #13
    dd7c:	andeq	r3, r2, r8, ror r6
    dd80:	andeq	r7, r2, r6, lsl #28
    dd84:	andeq	r7, r2, r4, ror #27
    dd88:	ldrdeq	r7, [r2], -sl
    dd8c:	ldrdeq	r7, [r2], -r6
    dd90:	ldrdeq	r7, [r2], -r4
    dd94:	andeq	r0, r0, ip, ror r1
    dd98:	andeq	r7, r2, sl, lsl #27
    dd9c:	andeq	r8, r0, ip, lsl ip
    dda0:	andeq	r8, r0, ip, lsl #24
    dda4:	andeq	r8, r0, sl, lsl #24
    dda8:	andeq	r8, r0, r4, lsl ip
    ddac:	andeq	r8, r0, r0, lsr ip
    ddb0:	andeq	r8, r0, r8, lsl #24
    ddb4:	andeq	r3, r2, r8, ror r2
    ddb8:	andeq	r0, r0, r0, ror r1
    ddbc:	andeq	r8, r0, r2, asr #19
    ddc0:	andeq	r8, r0, r6, asr sl
    ddc4:	andeq	r8, r0, r2, asr sl
    ddc8:	andeq	r8, r0, lr, asr #20
    ddcc:	andeq	r6, r0, ip, lsr r4
    ddd0:	andeq	r7, r2, sl, lsr #23
    ddd4:	andeq	r8, r0, sl, ror #16
    ddd8:			; <UNDEFINED> instruction: 0xf0004b0b
    dddc:	ldrtlt	r0, [r0], #-515	; 0xfffffdfd
    dde0:			; <UNDEFINED> instruction: 0xf000447b
    dde4:	strcs	r0, [r0, #-1028]	; 0xfffffbfc
    dde8:	eorcs	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    ddec:	movweq	lr, #23124	; 0x5a54
    ddf0:	blmi	1c2214 <verblevel@@Base+0x18c980>
    ddf4:	stmdbmi	r6, {r0, r1, r3, r4, r5, r6, sl, lr}
    ddf8:	ldclt	0, cr2, [r0], #-4
    ddfc:			; <UNDEFINED> instruction: 0xf7f84479
    de00:	blmi	13cfd4 <verblevel@@Base+0x107740>
    de04:			; <UNDEFINED> instruction: 0xe7f6447b
    de08:	ldrdeq	pc, [r1], -r4
    de0c:	ldrdeq	r8, [r0], -r0
    de10:	andeq	r8, r0, ip, lsl sl
    de14:	strdeq	r8, [r0], -ip
    de18:	vmov.i32	d27, #8388608	; 0x00800000
    de1c:	blmi	24ef24 <verblevel@@Base+0x219690>
    de20:	andeq	pc, r1, #0
    de24:	streq	pc, [r2], #-68	; 0xffffffbc
    de28:	ldrbtmi	r4, [fp], #-2311	; 0xfffff6f9
    de2c:	bl	d5e38 <verblevel@@Base+0xa05a4>
    de30:	bl	cf048 <verblevel@@Base+0x997b4>
    de34:	ldrbtmi	r0, [r9], #-642	; 0xfffffd7e
    de38:	ldmdbvs	r2, {r0, r1, r5, r8, fp, sp, lr}
    de3c:	blmi	14bfb8 <verblevel@@Base+0x116724>
    de40:	mrrclt	7, 15, pc, r2, cr8	; <UNPREDICTABLE>
    de44:	andeq	pc, r1, sl, lsl #29
    de48:	andeq	r8, r0, r2, ror #19
    de4c:	svclt	0x00082900
    de50:	push	{r0, r1, r2, fp, sp}
    de54:	andle	r0, fp, #240, 16	; 0xf00000
    de58:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    de5c:	addeq	lr, r0, #3072	; 0xc00
    de60:	ldmdbmi	r6, {r1, r4, r9, fp, sp, lr}
    de64:	pop	{r0, sp}
    de68:	ldrbtmi	r0, [r9], #-2288	; 0xfffff710
    de6c:	ldclt	7, cr15, [ip], #-992	; 0xfffffc20
    de70:	strpl	pc, [r0], #1456	; 0x5b0
    de74:	ldrbcc	pc, [pc, #321]!	; dfbd <__assert_fail@plt+0x77b9>	; <UNPREDICTABLE>
    de78:	svclt	0x00082d00
    de7c:	andle	r2, r7, #4, 24	; 0x400
    de80:			; <UNDEFINED> instruction: 0xf3c04b0f
    de84:	ldrbtmi	r0, [fp], #-523	; 0xfffffdf5
    de88:	addeq	lr, r2, #3072	; 0xc00
    de8c:			; <UNDEFINED> instruction: 0xe7e86b92
    de90:			; <UNDEFINED> instruction: 0x5600f5b0
    de94:	ldrbcc	pc, [pc, r1, asr #2]!	; <UNPREDICTABLE>
    de98:	svclt	0x00082f00
    de9c:	andle	r2, r7, #8, 28	; 0x80
    dea0:			; <UNDEFINED> instruction: 0xf3c04b08
    dea4:	ldrbtmi	r0, [fp], #-523	; 0xfffffdf5
    dea8:	addeq	lr, r2, #3072	; 0xc00
    deac:			; <UNDEFINED> instruction: 0xe7d86c52
    deb0:	ldrbtmi	r4, [sl], #-2565	; 0xfffff5fb
    deb4:	svclt	0x0000e7d5
    deb8:	andeq	pc, r1, sl, asr lr	; <UNPREDICTABLE>
    debc:	andeq	r3, r0, lr, ror #9
    dec0:	andeq	pc, r1, lr, lsr #28
    dec4:	andeq	pc, r1, lr, lsl #28
    dec8:	andeq	r1, r0, r2, asr ip
    decc:	svcmi	0x00f0e92d
    ded0:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
    ded4:	andcs	r8, sl, r2, lsl #22
    ded8:	pkhbtmi	r4, r8, r3, lsl #13
    dedc:	ldrdge	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    dee0:	bleq	1308824 <verblevel@@Base+0x12d2f90>
    dee4:	addlt	r2, r3, r0, lsl #8
    dee8:			; <UNDEFINED> instruction: 0xf7f844fa
    deec:	blmi	608ebc <verblevel@@Base+0x5d3628>
    def0:	beq	84a320 <verblevel@@Base+0x814a8c>
    def4:	mcr	4, 0, r4, cr8, cr11, {3}
    def8:			; <UNDEFINED> instruction: 0xf1c43a10
    defc:	blx	a4df84 <verblevel@@Base+0xa186f0>
    df00:			; <UNDEFINED> instruction: 0xf1a4f204
    df04:	blx	20e38c <verblevel@@Base+0x1d8af8>
    df08:	movwmi	pc, #8192	; 0x2000	; <UNPREDICTABLE>
    df0c:			; <UNDEFINED> instruction: 0xf101fa28
    df10:	strcs	r4, [r0, -sl, lsl #6]
    df14:	streq	pc, [r1], -r2
    df18:	b	159af24 <verblevel@@Base+0x1565690>
    df1c:	tstle	r6, r7, lsl #6
    df20:	mvnle	r2, r5, lsl #24
    df24:	ldc	0, cr11, [sp], #12
    df28:	pop	{r1, r8, r9, fp, pc}
    df2c:			; <UNDEFINED> instruction: 0xf85a8ff0
    df30:	ldrbmi	r5, [sl], -r4, lsr #32
    df34:	andcs	r4, r1, r6, lsl #18
    df38:	bcc	4497a0 <verblevel@@Base+0x413f0c>
    df3c:	strls	r4, [r0, #-1145]	; 0xfffffb87
    df40:	bl	ff54bf28 <verblevel@@Base+0xff516694>
    df44:	svclt	0x0000e7ec
    df48:	andeq	pc, r1, ip, asr #27
    df4c:	ldrdeq	r8, [r0], -r0
    df50:	andeq	r8, r0, ip, ror #17
    df54:	bcs	23b73c <verblevel@@Base+0x205ea8>
    df58:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    df5c:	bcc	84030 <verblevel@@Base+0x4e79c>
    df60:	bcs	1d4078 <verblevel@@Base+0x19e7e4>
    df64:	ldm	pc, {r0, r1, r3, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    df68:	cdpne	0, 1, cr15, cr11, cr2, {0}
    df6c:	stmdbcs	r7!, {r0, r5, sl, sp}
    df70:	movwcs	r2, #2820	; 0xb04
    df74:	b	10ec614 <verblevel@@Base+0x10b6d80>
    df78:	stmdbvc	r6!, {r1, r2, r8, r9, lr}^
    df7c:	movwcs	lr, #27203	; 0x6a43
    df80:	andcs	r7, r0, #622592	; 0x98000
    df84:	stmiavc	r6!, {r0, r1, r4, r5, r8, r9, lr}^
    df88:	andvs	lr, r6, #270336	; 0x42000
    df8c:	b	10ac22c <verblevel@@Base+0x1076998>
    df90:	stmdavc	r4!, {r1, r2, r9, lr}^
    df94:	andcs	lr, r4, #270336	; 0x42000
    df98:	tstmi	r0, #64, 24	; 0x4000
    df9c:	ldcllt	6, cr4, [r8, #100]!	; 0x64
    dfa0:	ldrmi	r2, [r3], -r0, lsl #4
    dfa4:	andcs	lr, r0, #248, 14	; 0x3e00000
    dfa8:			; <UNDEFINED> instruction: 0xe7f24613
    dfac:	ldrmi	r2, [r3], -r0, lsl #4
    dfb0:	andcs	lr, r0, #236, 14	; 0x3b00000
    dfb4:			; <UNDEFINED> instruction: 0xe7e64613
    dfb8:	strb	r2, [r1, r0, lsl #6]!
    dfbc:	ldrb	r2, [ip, r0, lsl #6]
    dfc0:	ldreq	r7, [r3], -r2, ror #19
    dfc4:	stcmi	7, cr14, [r8], {214}	; 0xd6
    dfc8:	stmdami	r8, {r0, r1, r3, r5, r9, sp}
    dfcc:	ldmdbpl	fp, {r0, r8, sp}
    dfd0:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    dfd4:	b	ff3cbfbc <verblevel@@Base+0xff396728>
    dfd8:			; <UNDEFINED> instruction: 0xf7f82001
    dfdc:	andcs	lr, r0, sl, lsr fp
    dfe0:	ldrb	r4, [fp, r3, lsl #12]
    dfe4:	strdeq	r2, [r2], -r2	; <UNPREDICTABLE>
    dfe8:	andeq	r0, r0, r0, ror r1
    dfec:	andeq	r9, r0, r0, asr #8
    dff0:			; <UNDEFINED> instruction: 0x4614b538
    dff4:	stcmi	8, cr6, [sl, #-584]	; 0xfffffdb8
    dff8:	tstlt	sl, sp, ror r4
    dffc:			; <UNDEFINED> instruction: 0xf816f000
    e000:	ldfltd	f3, [r8, #-64]!	; 0xffffffc0
    e004:	ldrb	r6, [fp, r0, ror #16]!
    e008:	tstcs	r1, r6, lsl #16
    e00c:	stmdavs	r3!, {r1, r2, r9, fp, lr}
    e010:	ldrbtmi	r5, [sl], #-2088	; 0xfffff7d8
    e014:			; <UNDEFINED> instruction: 0xf7f86800
    e018:	andcs	lr, r1, r0, ror fp
    e01c:	bl	64c004 <verblevel@@Base+0x616770>
    e020:	andeq	r2, r2, r4, asr lr
    e024:	andeq	r0, r0, r0, ror r1
    e028:	andeq	r9, r0, sl, lsr #8
    e02c:	movwlt	r6, #14347	; 0x380b
    e030:	mvnsmi	lr, sp, lsr #18
    e034:	strmi	r4, [r7], -lr, lsl #12
    e038:			; <UNDEFINED> instruction: 0x460c4690
    e03c:	and	r2, r5, r0, lsl #10
    e040:			; <UNDEFINED> instruction: 0xffd6f7ff
    e044:	svccc	0x0024f854
    e048:	cmnlt	r3, r5, lsl #8
    e04c:			; <UNDEFINED> instruction: 0x46414618
    e050:	b	b4c038 <verblevel@@Base+0xb167a4>
    e054:	ldrtmi	r4, [r1], -r2, lsr #12
    e058:	ldrtmi	r4, [r8], -r3, lsl #12
    e05c:	mvnle	r2, r0, lsl #22
    e060:	strtmi	r6, [r9], -r2, ror #16
    e064:	ldrhmi	lr, [r0, #141]!	; 0x8d
    e068:	andcs	lr, r0, r4, ror r7
    e06c:	pop	{r8, sp}
    e070:	strdcs	r8, [r0], -r0
    e074:	ldrbmi	r2, [r0, -r0, lsl #2]!
    e078:	svcmi	0x00f8e92d
    e07c:	ldmibvs	fp, {r0, r1, r2, r3, r4, r9, sl, lr}^
    e080:			; <UNDEFINED> instruction: 0xf8df4615
    e084:	pkhtbmi	fp, r0, r0, asr #1
    e088:	strdlt	r4, [r3, #75]	; 0x4b
    e08c:			; <UNDEFINED> instruction: 0x4629461a
    e090:			; <UNDEFINED> instruction: 0xffccf7ff
    e094:			; <UNDEFINED> instruction: 0x46046a3a
    e098:	strtmi	fp, [r9], -sl, lsr #2
    e09c:			; <UNDEFINED> instruction: 0xf7ff4640
    e0a0:	blx	4dfbe <verblevel@@Base+0x1872a>
    e0a4:	cdpvc	4, 7, cr15, cr11, cr4, {0}
    e0a8:			; <UNDEFINED> instruction: 0xf004b133
    e0ac:	bl	cecd0 <verblevel@@Base+0x9943c>
    e0b0:	cfstrscc	mvf0, [r0], {212}	; 0xd4
    e0b4:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    e0b8:	pop	{r5, r9, sl, lr}
    e0bc:	ldmdavs	r3, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e0c0:	strmi	r4, [r9], sl, lsl #13
    e0c4:			; <UNDEFINED> instruction: 0x4614b333
    e0c8:	stmibvs	r3!, {r2, r4, sp, lr, pc}^
    e0cc:			; <UNDEFINED> instruction: 0x4623b37b
    e0d0:	ldrbmi	r4, [r1], -sl, lsr #12
    e0d4:			; <UNDEFINED> instruction: 0xf7ff4640
    e0d8:	mcrrne	15, 12, pc, r3, cr15	; <UNPREDICTABLE>
    e0dc:	eorle	r4, fp, r6, lsl #12
    e0e0:	strtmi	r4, [r9], -r2, lsr #12
    e0e4:			; <UNDEFINED> instruction: 0xf7ff4640
    e0e8:	blx	4defe <verblevel@@Base+0x1866a>
    e0ec:			; <UNDEFINED> instruction: 0xf8549916
    e0f0:	cmnlt	fp, r4, lsr #30
    e0f4:	ldrhtle	r4, [sl], #44	; 0x2c
    e0f8:	blcs	2d98c <desc_undefined@@Base+0x1659c>
    e0fc:	strtmi	sp, [r2], -r5, ror #3
    e100:	strbmi	r4, [r0], -r9, lsr #12
    e104:			; <UNDEFINED> instruction: 0xff74f7ff
    e108:	svccc	0x0024f854
    e10c:	stmdbeq	r0, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    e110:	mvnle	r2, r0, lsl #22
    e114:			; <UNDEFINED> instruction: 0x4629463a
    e118:			; <UNDEFINED> instruction: 0xf7ff4640
    e11c:	strmi	pc, [r1], -r9, ror #30
    e120:			; <UNDEFINED> instruction: 0xf0014648
    e124:			; <UNDEFINED> instruction: 0x4604fa35
    e128:	pop	{r5, r9, sl, lr}
    e12c:			; <UNDEFINED> instruction: 0xf04f8ff8
    e130:			; <UNDEFINED> instruction: 0x462034ff
    e134:	svchi	0x00f8e8bd
    e138:	eorscs	r4, ip, #7168	; 0x1c00
    e13c:	tstcs	r1, r7, lsl #16
    e140:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    e144:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    e148:	b	54c130 <verblevel@@Base+0x51689c>
    e14c:			; <UNDEFINED> instruction: 0xf7f82001
    e150:	svclt	0x0000ea80
    e154:	andeq	r2, r2, r4, asr #27
    e158:	andeq	r0, r0, r0, ror r1
    e15c:	andeq	r9, r0, r0, lsr r3
    e160:	subseq	fp, r4, r0, lsr r5
    e164:	addlt	r2, r5, r4, lsl #24
    e168:			; <UNDEFINED> instruction: 0xf1c4bf94
    e16c:	strcs	r0, [r0, #-1284]	; 0xfffffafc
    e170:	mrc2	7, 7, pc, cr0, cr15, {7}
    e174:	strtmi	r4, [sl], -r6, lsl #22
    e178:	ldrbtmi	r9, [fp], #-1024	; 0xfffffc00
    e17c:	smlabteq	r2, sp, r9, lr
    e180:	stmdbmi	r4, {r0, sp}
    e184:			; <UNDEFINED> instruction: 0xf7f84479
    e188:			; <UNDEFINED> instruction: 0xb005eab2
    e18c:	svclt	0x0000bd30
    e190:	andeq	r8, r0, sl, asr #8
    e194:	andeq	r9, r0, r0, lsr r3
    e198:	andle	r2, r0, r1, lsl #20
    e19c:	ldrtlt	lr, [r0], #-2016	; 0xfffff820
    e1a0:	ldrmi	r5, [r0], -r3, asr #24
    e1a4:	andcs	r4, r4, #32768	; 0x8000
    e1a8:	ldrbtmi	fp, [r9], #-3120	; 0xfffff3d0
    e1ac:	blt	fe74c194 <verblevel@@Base+0xfe716900>
    e1b0:	andeq	r9, r0, sl, lsl r3
    e1b4:	svcmi	0x00f0e92d
    e1b8:			; <UNDEFINED> instruction: 0xed2d2900
    e1bc:	ldrmi	r8, [r2], sl, lsl #22
    e1c0:			; <UNDEFINED> instruction: 0x2640f8df
    e1c4:	beq	fe4499f4 <verblevel@@Base+0xfe414160>
    e1c8:	addslt	r4, r5, sl, ror r4
    e1cc:			; <UNDEFINED> instruction: 0xf1a39305
    e1d0:	blx	fecdb1d4 <verblevel@@Base+0xfeca5940>
    e1d4:	smlabbls	sl, r3, r3, pc	; <UNPREDICTABLE>
    e1d8:	b	13f4680 <verblevel@@Base+0x13bedec>
    e1dc:	svclt	0x00081353
    e1e0:	andsls	r2, r3, #0, 6
    e1e4:	blcs	32618 <usbdevlist@@Base+0x1514>
    e1e8:	sbchi	pc, sl, #64	; 0x40
    e1ec:	ldmdavs	fp, {r1, r3, r8, r9, fp, ip, pc}
    e1f0:			; <UNDEFINED> instruction: 0xf0002b00
    e1f4:	svcls	0x000a82d1
    e1f8:			; <UNDEFINED> instruction: 0xf8dd2312
    e1fc:			; <UNDEFINED> instruction: 0x461e8014
    e200:	and	r4, r9, sp, lsr r6
    e204:			; <UNDEFINED> instruction: 0xf7f86828
    e208:			; <UNDEFINED> instruction: 0xf855ea36
    e20c:	strtmi	r3, [r0], #-3876	; 0xfffff0dc
    e210:	svclt	0x00384286
    e214:	orrlt	r4, fp, r6, lsl #12
    e218:	stccs	14, cr7, [r0], {44}	; 0x2c
    e21c:			; <UNDEFINED> instruction: 0x462bd0f2
    e220:			; <UNDEFINED> instruction: 0x4641463a
    e224:			; <UNDEFINED> instruction: 0xf7ff4650
    e228:	stmdacs	r4!, {r0, r1, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    e22c:	strcs	fp, [r5], #-3976	; 0xfffff078
    e230:	stmdacs	fp, {r3, r5, r6, r7, fp, ip, lr, pc}
    e234:	strcs	fp, [r3], #-3892	; 0xfffff0cc
    e238:	strb	r2, [r3, r4, lsl #8]!
    e23c:	strls	r9, [r7], -sl, lsl #18
    e240:	bcs	28270 <desc_undefined@@Base+0x10e80>
    e244:	adchi	pc, r8, #0
    e248:			; <UNDEFINED> instruction: 0xf101980b
    e24c:			; <UNDEFINED> instruction: 0xf8df0624
    e250:	mcr	5, 0, r4, cr8, cr8, {5}
    e254:			; <UNDEFINED> instruction: 0x469baa10
    e258:	strheq	r4, [r2], #-98	; 0xffffff9e
    e25c:	mcr	4, 0, r4, cr8, cr12, {3}
    e260:	andcc	r2, r2, #144, 20	; 0x90000
    e264:	bmi	449a90 <verblevel@@Base+0x4141fc>
    e268:	strmi	pc, [r0, #2271]!	; 0x8df
    e26c:	bcs	449a9c <verblevel@@Base+0x414208>
    e270:	ldrbtmi	r1, [ip], #-3138	; 0xfffff3be
    e274:	bcs	449aa8 <verblevel@@Base+0x414214>
    e278:	bmi	fe449aa4 <verblevel@@Base+0xfe414210>
    e27c:	stccc	8, cr15, [ip], {26}
    e280:	strteq	pc, [r4], #-426	; 0xfffffe56
    e284:			; <UNDEFINED> instruction: 0xf0402b00
    e288:	mrc	2, 0, r8, cr8, cr3, {2}
    e28c:			; <UNDEFINED> instruction: 0x46220a10
    e290:	movwcs	r9, #6410	; 0x190a
    e294:			; <UNDEFINED> instruction: 0xf7ff9306
    e298:	strmi	pc, [r0], fp, lsr #29
    e29c:	bl	234eb8 <verblevel@@Base+0x1ff624>
    e2a0:	adcsmi	r0, r3, #11534336	; 0xb00000
    e2a4:			; <UNDEFINED> instruction: 0xf8dfd340
    e2a8:			; <UNDEFINED> instruction: 0xf04f3568
    e2ac:			; <UNDEFINED> instruction: 0xf85a0900
    e2b0:			; <UNDEFINED> instruction: 0x46474c18
    e2b4:	movwls	r4, #50299	; 0xc47b
    e2b8:	ldrbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    e2bc:	ldrbtmi	r4, [fp], #-1613	; 0xfffff9b3
    e2c0:	stccs	3, cr9, [ip], {13}
    e2c4:	mrc	1, 0, sp, cr8, cr10, {2}
    e2c8:			; <UNDEFINED> instruction: 0xf85a0a10
    e2cc:	stmdbls	sl, {r2, r4, sl, fp, sp}
    e2d0:	mcr2	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    e2d4:	ldccc	8, cr15, [r0], {90}	; 0x5a
    e2d8:	stmdblt	r9!, {r0, r3, r4, fp, sp, lr}
    e2dc:			; <UNDEFINED> instruction: 0xf853e24c
    e2e0:	stmdbcs	r0, {r3, r8, r9, sl, fp, ip}
    e2e4:	subhi	pc, r8, #0
    e2e8:	addsmi	r6, r0, #5898240	; 0x5a0000
    e2ec:	mrc	1, 0, sp, cr8, cr7, {7}
    e2f0:	blls	2d8b38 <verblevel@@Base+0x2a32a4>
    e2f4:	beq	fe449b64 <verblevel@@Base+0xfe4142d0>
    e2f8:	blls	172f00 <verblevel@@Base+0x13d66c>
    e2fc:	movweq	lr, #48035	; 0xbba3
    e300:			; <UNDEFINED> instruction: 0xf7ff445a
    e304:			; <UNDEFINED> instruction: 0xf85aff57
    e308:	blls	161370 <verblevel@@Base+0x12badc>
    e30c:	svclt	0x00182c0c
    e310:			; <UNDEFINED> instruction: 0x469b4633
    e314:	strcc	r9, [r1, #-2822]	; 0xfffff4fa
    e318:	vhsub.s8	d20, d16, d27
    e31c:	blls	16eb9c <verblevel@@Base+0x139308>
    e320:	streq	lr, [fp], -r7, lsl #22
    e324:	stmible	ip, {r1, r2, r3, r4, r7, r9, lr}^
    e328:	andcs	r9, r1, fp, lsl #22
    e32c:	strbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    e330:			; <UNDEFINED> instruction: 0xf8df1e5a
    e334:	ldrbtmi	r3, [r9], #-1256	; 0xfffffb18
    e338:	bge	449ba0 <verblevel@@Base+0x41430c>
    e33c:	addmi	r4, r2, fp, ror r4
    e340:	ldmib	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e344:	ldrbmi	r9, [fp, #-2821]	; 0xfffff4fb
    e348:			; <UNDEFINED> instruction: 0xf8dfd910
    e34c:			; <UNDEFINED> instruction: 0xf10b54d4
    e350:			; <UNDEFINED> instruction: 0xf10a3bff
    e354:	ldrbmi	r3, [r3], #1279	; 0x4ff
    e358:	ldrmi	r4, [ip], #-1149	; 0xfffffb83
    e35c:	svccs	0x0001f81b
    e360:	andcs	r4, r1, r9, lsr #12
    e364:	stmib	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e368:	mvnsle	r4, ip, asr r5
    e36c:	andslt	r2, r5, sl
    e370:	blhi	2c966c <verblevel@@Base+0x293dd8>
    e374:	svcmi	0x00f0e8bd
    e378:	stmiblt	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e37c:	stccc	8, cr15, [ip], {26}
    e380:	stchi	8, cr15, [r4], #-360	; 0xfffffe98
    e384:			; <UNDEFINED> instruction: 0xf0002b00
    e388:	blls	1aea64 <verblevel@@Base+0x1791d0>
    e38c:	svclt	0x00882b64
    e390:	stmdale	r3, {r0, r2, sl, sp}
    e394:	svclt	0x008c2b0a
    e398:	strcs	r2, [r3], #-1028	; 0xfffffbfc
    e39c:			; <UNDEFINED> instruction: 0xf7f84640
    e3a0:	bls	208950 <verblevel@@Base+0x1d30bc>
    e3a4:	ldrbtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    e3a8:	ldrbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    e3ac:			; <UNDEFINED> instruction: 0xf8cd447b
    e3b0:	ldrbtmi	r8, [r9], #-0
    e3b4:	strtmi	r9, [r0], #-771	; 0xfffffcfd
    e3b8:	vmov	r1, s16
    e3bc:	stmib	sp, {r4, r7, r9, fp, sp}^
    e3c0:	andcs	r5, r1, r1
    e3c4:	ldmib	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e3c8:	ldcmi	8, cr15, [r8], {90}	; 0x5a
    e3cc:			; <UNDEFINED> instruction: 0xf2002c0d
    e3d0:	movwge	r8, #8678	; 0x21e6
    e3d4:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    e3d8:			; <UNDEFINED> instruction: 0x47184413
    e3dc:	andeq	r0, r0, r9, lsr r0
    e3e0:	andeq	r0, r0, r9, lsr r0
    e3e4:			; <UNDEFINED> instruction: 0x000001b7
    e3e8:	andeq	r0, r0, r5, ror #2
    e3ec:	andeq	r0, r0, sp, ror r1
    e3f0:	andeq	r0, r0, r1, asr r0
    e3f4:	andeq	r0, r0, r1, asr r0
    e3f8:	andeq	r0, r0, pc, lsr #2
    e3fc:	andeq	r0, r0, r9, lsr r0
    e400:	andeq	r0, r0, fp, ror #5
    e404:	andeq	r0, r0, r3, asr r2
    e408:	strdeq	r0, [r0], -r9
    e40c:			; <UNDEFINED> instruction: 0xfffffeeb
    e410:	ldrdeq	r0, [r0], -r1
    e414:	beq	449c7c <verblevel@@Base+0x4143e8>
    e418:			; <UNDEFINED> instruction: 0x463a4659
    e41c:	mrc2	7, 5, pc, cr12, cr15, {7}
    e420:			; <UNDEFINED> instruction: 0xf7f8200a
    e424:			; <UNDEFINED> instruction: 0xf85ae956
    e428:			; <UNDEFINED> instruction: 0xe76e4c18
    e42c:			; <UNDEFINED> instruction: 0x463a4659
    e430:	beq	449c98 <verblevel@@Base+0x414404>
    e434:	mrc2	7, 4, pc, cr4, cr15, {7}
    e438:			; <UNDEFINED> instruction: 0xf7f8200a
    e43c:	ldrtmi	lr, [sl], -sl, asr #18
    e440:	mrc	6, 0, r4, cr8, cr9, {2}
    e444:			; <UNDEFINED> instruction: 0xf7ff0a10
    e448:	ldmdb	sl, {r0, r2, r7, r8, sl, fp, ip, sp, lr, pc}^
    e44c:	svcne	0x00634206
    e450:	strmi	r2, [fp], r1, lsl #22
    e454:	bichi	pc, ip, r0, lsl #4
    e458:	blcs	284ac <desc_undefined@@Base+0x110bc>
    e45c:	orrshi	pc, pc, r0
    e460:	bmi	ffc9feac <verblevel@@Base+0xffc6a618>
    e464:			; <UNDEFINED> instruction: 0xf04f49f2
    e468:	ldrbtmi	r0, [sl], #-2048	; 0xfffff800
    e46c:	mcr	4, 0, r4, cr12, cr9, {3}
    e470:	bmi	ffc18cb8 <verblevel@@Base+0xffbe3424>
    e474:	bne	fe449ca8 <verblevel@@Base+0xfe414414>
    e478:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    e47c:			; <UNDEFINED> instruction: 0x46052510
    e480:	b	14064dc <verblevel@@Base+0x13d0c48>
    e484:			; <UNDEFINED> instruction: 0xf1c10148
    e488:	blx	94e510 <verblevel@@Base+0x918c7c>
    e48c:	blx	30ac98 <verblevel@@Base+0x2d5404>
    e490:	stmdbcc	r0!, {ip, sp, lr, pc}
    e494:	blx	adf0a4 <verblevel@@Base+0xaa9810>
    e498:	movwmi	pc, #41217	; 0xa101	; <UNPREDICTABLE>
    e49c:	andeq	pc, r3, #18
    e4a0:	teqhi	r6, r0, asr #32	; <UNPREDICTABLE>
    e4a4:	svccc	0x0004f859
    e4a8:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    e4ac:	ldmdavc	sl, {r0, r1, r3, r6, r8, r9, ip, sp, pc}
    e4b0:	rscsle	r2, r7, r0, lsl #20
    e4b4:	mvnle	r2, r5, lsl #24
    e4b8:	eoreq	pc, r0, r8, asr #3
    e4bc:	vpmax.s8	d15, d8, d21
    e4c0:			; <UNDEFINED> instruction: 0xf000fa0b
    e4c4:	msreq	CPSR_, r8, lsr #3
    e4c8:			; <UNDEFINED> instruction: 0xf101fa2b
    e4cc:	movwmi	r4, #41730	; 0xa302
    e4d0:	andeq	pc, r1, #2
    e4d4:	andcs	r9, r0, #8, 4	; 0x80000000
    e4d8:	ldmib	sp, {r0, r3, r9, ip, pc}^
    e4dc:	movwmi	r1, #41480	; 0xa208
    e4e0:	movwls	sp, #224	; 0xe0
    e4e4:	blmi	ff5164f0 <verblevel@@Base+0xff4e0c5c>
    e4e8:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    e4ec:	ldrbtmi	r4, [fp], #-2515	; 0xfffff62d
    e4f0:	bcs	449d60 <verblevel@@Base+0x4144cc>
    e4f4:			; <UNDEFINED> instruction: 0xf7f84479
    e4f8:			; <UNDEFINED> instruction: 0xf859e8fa
    e4fc:	blcs	1e114 <desc_undefined@@Base+0x6d24>
    e500:	ldflsd	f5, [r1, #-852]	; 0xfffffcac
    e504:	ldcmi	8, cr15, [r8], {90}	; 0x5a
    e508:	mrc	6, 0, lr, cr8, cr15, {7}
    e50c:			; <UNDEFINED> instruction: 0x463a4a10
    e510:	beq	449d78 <verblevel@@Base+0x4144e4>
    e514:			; <UNDEFINED> instruction: 0xf7ff4659
    e518:	mrc	14, 0, APSR_nzcv, cr10, cr15, {1}
    e51c:			; <UNDEFINED> instruction: 0xf8140a90
    e520:			; <UNDEFINED> instruction: 0xf000100b
    e524:			; <UNDEFINED> instruction: 0x4604ff39
    e528:	strmi	fp, [r2], -r0, lsl #3
    e52c:	andcs	r9, r1, sp, lsl #18
    e530:	ldm	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e534:			; <UNDEFINED> instruction: 0xf7f74620
    e538:			; <UNDEFINED> instruction: 0xf85aefd4
    e53c:	usat	r4, #4, r8, lsl #24
    e540:	beq	449da8 <verblevel@@Base+0x414514>
    e544:			; <UNDEFINED> instruction: 0x463a4659
    e548:	mcr2	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    e54c:			; <UNDEFINED> instruction: 0xf7f8200a
    e550:			; <UNDEFINED> instruction: 0xf85ae8c0
    e554:			; <UNDEFINED> instruction: 0xe6d84c18
    e558:	bcs	449dc0 <verblevel@@Base+0x41452c>
    e55c:	ldmibmi	r8!, {r0, r1, r4, r5, r6, r9, sl, fp, ip}
    e560:	ldrbtmi	r2, [r9], #-1
    e564:	ldclpl	8, cr1, [r2], {212}	; 0xd4
    e568:	stmia	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e56c:	stmible	sp!, {r0, r8, r9, sl, fp, sp}^
    e570:	bcc	449dd8 <verblevel@@Base+0x414544>
    e574:	sbcls	pc, ip, #14614528	; 0xdf0000
    e578:	bl	fe8df964 <verblevel@@Base+0xfe8aa0d0>
    e57c:	ldrtmi	r0, [r0], #2055	; 0x807
    e580:	stccs	8, cr15, [r1, #-80]	; 0xffffffb0
    e584:	andcs	r4, r1, r9, asr #12
    e588:	ldm	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e58c:	mvnsle	r4, r0, lsr #11
    e590:	mrc	7, 0, lr, cr8, cr12, {6}
    e594:			; <UNDEFINED> instruction: 0x46590a10
    e598:			; <UNDEFINED> instruction: 0xf7ff463a
    e59c:			; <UNDEFINED> instruction: 0xf85afdfd
    e5a0:			; <UNDEFINED> instruction: 0xf7f80c14
    e5a4:			; <UNDEFINED> instruction: 0xf85ae814
    e5a8:	ssat	r4, #15, r8, lsl #24
    e5ac:	beq	449e14 <verblevel@@Base+0x414580>
    e5b0:			; <UNDEFINED> instruction: 0x4659463a
    e5b4:	ldc2l	7, cr15, [r0, #1020]!	; 0x3fc
    e5b8:	mrc	6, 0, r4, cr8, cr10, {1}
    e5bc:			; <UNDEFINED> instruction: 0x46590a10
    e5c0:	ldcmi	8, cr15, [r4], {90}	; 0x5a
    e5c4:	stc2l	7, cr15, [r6], {255}	; 0xff
    e5c8:	bcs	449e3c <verblevel@@Base+0x4145a8>
    e5cc:			; <UNDEFINED> instruction: 0xf85a47a0
    e5d0:			; <UNDEFINED> instruction: 0xe69a4c18
    e5d4:			; <UNDEFINED> instruction: 0x4659463a
    e5d8:	beq	449e40 <verblevel@@Base+0x4145ac>
    e5dc:	ldc2	7, cr15, [sl], #1020	; 0x3fc
    e5e0:			; <UNDEFINED> instruction: 0x463a4c99
    e5e4:			; <UNDEFINED> instruction: 0x460b447c
    e5e8:	ldrbmi	r4, [r9], -r0, lsl #13
    e5ec:	beq	449e54 <verblevel@@Base+0x4145c0>
    e5f0:			; <UNDEFINED> instruction: 0xf04f4699
    e5f4:			; <UNDEFINED> instruction: 0xf7ff0b00
    e5f8:	andcs	pc, r0, pc, asr #27
    e5fc:	and	r2, r7, r0, lsl #2
    e600:	bleq	8aa34 <verblevel@@Base+0x551a0>
    e604:	strmi	r2, [r9, #256]	; 0x100
    e608:	ldrbmi	fp, [r8, #3848]	; 0xf08
    e60c:	orrsle	r4, sp, #88, 12	; 0x5800000
    e610:	ldccc	8, cr15, [r4], {90}	; 0x5a
    e614:	eorcs	pc, fp, r3, asr r8	; <UNPREDICTABLE>
    e618:	addsle	r2, r7, r0, lsl #20
    e61c:	svclt	0x00084589
    e620:	mvnle	r4, r0, lsl #11
    e624:	andcs	r4, r1, r1, lsr #12
    e628:	stmda	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e62c:	ldrtmi	lr, [sl], -r8, ror #15
    e630:	beq	449e98 <verblevel@@Base+0x414604>
    e634:			; <UNDEFINED> instruction: 0xf7ff4659
    e638:	ldrtmi	pc, [sl], -sp, lsl #25	; <UNPREDICTABLE>
    e63c:	strmi	r4, [r8], r1, lsl #13
    e640:	beq	449ea8 <verblevel@@Base+0x414614>
    e644:			; <UNDEFINED> instruction: 0xf7ff4659
    e648:	andcs	pc, sl, fp, lsl #27
    e64c:	stmda	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e650:	ldcgt	8, cr15, [r0], {90}	; 0x5a
    e654:	svceq	0x0000f1bc
    e658:	ldrls	sp, [r2, #-185]	; 0xffffff47
    e65c:	cfmuls	mvf2, mvf10, mvf0
    e660:	ssatmi	r5, #4, r0, lsl #20
    e664:	ldrvs	lr, [r0, -sp, asr #19]
    e668:			; <UNDEFINED> instruction: 0x670ee9dd
    e66c:	ldccc	8, cr15, [r4], {90}	; 0x5a
    e670:	eorne	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    e674:			; <UNDEFINED> instruction: 0xf1c4b1e1
    e678:	blx	a4e700 <verblevel@@Base+0xa18e6c>
    e67c:	blx	24b294 <verblevel@@Base+0x215a00>
    e680:			; <UNDEFINED> instruction: 0xf1a4f000
    e684:	movwmi	r0, #12832	; 0x3220
    e688:	vpmax.s8	d15, d2, d24
    e68c:			; <UNDEFINED> instruction: 0x465f4313
    e690:	streq	pc, [r1], -r3
    e694:	movweq	lr, #31318	; 0x7a56
    e698:	tstls	r0, sl
    e69c:	cfmsub32	mvax1, mvfx4, mvfx9, mvfx10
    e6a0:	andcs	r3, r1, r0, lsl sl
    e6a4:	bne	fe449f10 <verblevel@@Base+0xfe41467c>
    e6a8:	stmda	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e6ac:	ldcgt	8, cr15, [r0], {90}	; 0x5a
    e6b0:	strbmi	r3, [r4, #-1025]!	; 0xfffffbff
    e6b4:	stmib	sp, {r1, r3, r4, r6, r7, r8, r9, ip, lr, pc}^
    e6b8:	ldcls	7, cr6, [r2, #-56]	; 0xffffffc8
    e6bc:			; <UNDEFINED> instruction: 0x6710e9dd
    e6c0:	ldcmi	8, cr15, [r8], {90}	; 0x5a
    e6c4:	cfmsub32	mvax1, mvfx14, mvfx8, mvfx1
    e6c8:			; <UNDEFINED> instruction: 0x463a0a10
    e6cc:			; <UNDEFINED> instruction: 0xf7ff4659
    e6d0:	ldrtmi	pc, [sl], -r3, ror #26	; <UNPREDICTABLE>
    e6d4:	beq	449f3c <verblevel@@Base+0x4146a8>
    e6d8:			; <UNDEFINED> instruction: 0xf7ff4659
    e6dc:	addlt	pc, r0, #15104	; 0x3b00
    e6e0:	blx	1dca6e8 <verblevel@@Base+0x1d94e54>
    e6e4:	strmi	r9, [r2], -ip, lsl #18
    e6e8:			; <UNDEFINED> instruction: 0xf7f82001
    e6ec:			; <UNDEFINED> instruction: 0xf85ae800
    e6f0:			; <UNDEFINED> instruction: 0xe60a4c18
    e6f4:	andcs	r9, r1, r7, lsl #22
    e6f8:			; <UNDEFINED> instruction: 0xee184954
    e6fc:	movwls	r2, #2704	; 0xa90
    e700:	blmi	14df8ec <verblevel@@Base+0x14aa058>
    e704:	andhi	pc, r4, sp, asr #17
    e708:			; <UNDEFINED> instruction: 0xf7f7447b
    e70c:	usub8	lr, fp, r0
    e710:	mrcne	8, 2, r9, cr1, cr0, {0}
    e714:	cdp	3, 1, cr9, cr10, cr0, {0}
    e718:			; <UNDEFINED> instruction: 0xf8502a10
    e71c:	andcs	r1, r1, r1, lsr #32
    e720:	bcc	fe449f94 <verblevel@@Base+0xfe414700>
    e724:	mnfe	f1, f1
    e728:			; <UNDEFINED> instruction: 0xf7f71a10
    e72c:	ldrt	lr, [r9], r0, ror #31
    e730:	strtmi	r9, [r3], -sl, lsl #26
    e734:	vnmls.f16	s18, s16, s10
    e738:			; <UNDEFINED> instruction: 0x462a0a10
    e73c:	ldc2	7, cr15, [ip], {255}	; 0xff
    e740:	strtmi	r4, [r9], -r2, lsr #12
    e744:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx3
    e748:			; <UNDEFINED> instruction: 0x461c0a10
    e74c:			; <UNDEFINED> instruction: 0xf7ff9306
    e750:	strmi	pc, [r0], pc, asr #24
    e754:			; <UNDEFINED> instruction: 0xf47f2c00
    e758:			; <UNDEFINED> instruction: 0xf85aada1
    e75c:	blcs	1d3f4 <desc_undefined@@Base+0x6004>
    e760:	cfstrsge	mvf15, [ip, #508]	; 0x1fc
    e764:	bge	449fcc <verblevel@@Base+0x414738>
    e768:	ldrbmi	r9, [fp, #-2821]	; 0xfffff4fb
    e76c:	andslt	sp, r5, r9, lsl r8
    e770:	blhi	2c9a6c <verblevel@@Base+0x2941d8>
    e774:	svchi	0x00f0e8bd
    e778:	bls	4e1458 <verblevel@@Base+0x4abbc4>
    e77c:	ldr	r5, [r6, #2257]!	; 0x8d1
    e780:	tstcs	r0, sl, lsl #22
    e784:	ldmdavs	sl, {r4, r6, r9, sl, lr}^
    e788:	blx	ff94c78e <verblevel@@Base+0xff916efa>
    e78c:	ldmdavs	fp, {r1, r3, r8, r9, fp, ip, pc}
    e790:	blcs	327ac <usbdevlist@@Base+0x16a8>
    e794:	cfstrsge	mvf15, [pc, #-508]!	; e5a0 <__assert_fail@plt+0x7d9c>
    e798:	bleq	4a8dc <verblevel@@Base+0x15048>
    e79c:	ldrtmi	lr, [r3], r4, ror #15
    e7a0:	cfstr32ls	mvfx14, [fp], {184}	; 0xb8
    e7a4:	cdpne	14, 6, cr9, cr2, cr5, {0}
    e7a8:	stmdbmi	ip!, {r0, r1, r3, r5, r8, r9, fp, lr}
    e7ac:	andeq	lr, fp, r6, lsr #23
    e7b0:	subseq	r4, r2, fp, ror r4
    e7b4:	andls	r4, r0, r9, ror r4
    e7b8:	movwls	r2, #20481	; 0x5001
    e7bc:	svc	0x0096f7f7
    e7c0:	rsbeq	r4, r2, r7, lsr #18
    e7c4:	ldrbtmi	r9, [r9], #-2821	; 0xfffff4fb
    e7c8:			; <UNDEFINED> instruction: 0xf7f72001
    e7cc:	stcmi	15, cr14, [r5, #-576]!	; 0xfffffdc0
    e7d0:	blcc	ac04 <__assert_fail@plt+0x4400>
    e7d4:	ldrbtcc	pc, [pc], #266	; e7dc <__assert_fail@plt+0x7fd8>	; <UNPREDICTABLE>
    e7d8:	ldrbmi	r4, [r3], #1149	; 0x47d
    e7dc:			; <UNDEFINED> instruction: 0xf81b4434
    e7e0:	strtmi	r2, [r9], -r1, lsl #30
    e7e4:			; <UNDEFINED> instruction: 0xf7f72001
    e7e8:	ldrbmi	lr, [ip, #-3970]	; 0xfffff07e
    e7ec:	ldr	sp, [sp, #503]!	; 0x1f7
    e7f0:	eorscs	r4, r1, #29696	; 0x7400
    e7f4:	ldmdami	lr, {r0, r2, r3, r4, r8, fp, lr}
    e7f8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    e7fc:			; <UNDEFINED> instruction: 0xf7f84478
    e800:	svclt	0x0000e802
    e804:	andeq	r2, r2, r4, lsl #25
    e808:	andeq	r8, r0, r8, ror #6
    e80c:			; <UNDEFINED> instruction: 0x000085b6
    e810:	andeq	r3, r0, r4, lsr #1
    e814:	muleq	r0, sl, r0
    e818:	muleq	r0, r6, r1
    e81c:	andeq	r8, r0, r8, lsl #5
    e820:	andeq	r9, r0, ip, lsr #3
    e824:	andeq	r8, r0, r8, lsl r2
    e828:	andeq	r9, r0, sl, asr r1
    e82c:	andeq	r9, r0, sl, lsl r1
    e830:	andeq	r8, r0, r8, asr r1
    e834:			; <UNDEFINED> instruction: 0x000228b8
    e838:	ldrdeq	r8, [r0], -r6
    e83c:	andeq	r9, r0, r0, lsl #1
    e840:	andeq	r8, r0, r2, asr #31
    e844:	andeq	r2, r0, ip, ror #1
    e848:	andeq	r6, r0, r8, ror #5
    e84c:	andeq	r8, r0, ip, lsl lr
    e850:			; <UNDEFINED> instruction: 0x00007ebc
    e854:	andeq	r0, r0, ip, asr r1
    e858:	andeq	r7, r0, r4, lsl lr
    e85c:	andeq	r8, r0, r4, ror #27
    e860:	andeq	r8, r0, r6, lsl #28
    e864:	andeq	r8, r0, ip, lsr #26
    e868:	andeq	r8, r0, r8, lsl #28
    e86c:	andeq	r8, r0, r2, lsr sp
    e870:	andeq	r8, r0, ip, lsr sp
    e874:	andscs	fp, ip, #48, 8	; 0x30000000
    e878:			; <UNDEFINED> instruction: 0xf04f460d
    e87c:			; <UNDEFINED> instruction: 0xf04f5480
    e880:	andsmi	r4, sp, #0, 6
    e884:	cmpeq	r3, #323584	; 0x4f000
    e888:	rsbmi	fp, r5, r8, lsl pc
    e88c:	b	13dd098 <verblevel@@Base+0x13a7804>
    e890:	mvnsle	r0, r4, asr r4
    e894:	streq	pc, [r8, #-965]	; 0xfffffc3b
    e898:	eoreq	pc, r5, r0, asr r8	; <UNPREDICTABLE>
    e89c:	and	fp, r5, r0, lsl r9
    e8a0:	tstlt	r8, r0, lsl #16
    e8a4:	addmi	r6, fp, #4390912	; 0x430000
    e8a8:	stmvs	r0, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    e8ac:			; <UNDEFINED> instruction: 0x4770bc30
    e8b0:	andscs	fp, ip, #240, 8	; 0xf0000000
    e8b4:	strmi	r6, [r7], -lr, asr #16
    e8b8:	strpl	pc, [r0], #79	; 0x4f
    e8bc:	movwmi	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e8c0:	andsmi	r4, sp, #55574528	; 0x3500000
    e8c4:	cmpeq	r3, #323584	; 0x4f000
    e8c8:	rsbmi	fp, r5, r8, lsl pc
    e8cc:	b	13dd0d8 <verblevel@@Base+0x13a7844>
    e8d0:	mvnsle	r0, r4, asr r4
    e8d4:	streq	pc, [r8, #-965]	; 0xfffffc3b
    e8d8:	eoreq	pc, r5, r7, asr r8	; <UNPREDICTABLE>
    e8dc:			; <UNDEFINED> instruction: 0x4603b150
    e8e0:	ldmdavs	fp, {r0, sp, lr, pc}
    e8e4:	ldmdavs	sl, {r0, r1, r4, r5, r8, ip, sp, pc}^
    e8e8:			; <UNDEFINED> instruction: 0xd1fa4296
    e8ec:	rscscc	pc, pc, pc, asr #32
    e8f0:			; <UNDEFINED> instruction: 0x4770bcf0
    e8f4:	andcs	r6, r0, r8
    e8f8:	eorne	pc, r5, r7, asr #16
    e8fc:			; <UNDEFINED> instruction: 0x4770bcf0
    e900:	andcs	fp, r0, #56, 10	; 0xe000000
    e904:	strmi	r4, [sp], -lr, lsl #22
    e908:	ldrbtmi	r4, [fp], #-1537	; 0xfffff9ff
    e90c:			; <UNDEFINED> instruction: 0xf7f76818
    e910:	orrslt	lr, r8, lr, asr #30
    e914:	and	r4, r3, r4, lsl #12
    e918:	svc	0x0036f7f7
    e91c:	cmnlt	r8, r4, lsl #12
    e920:			; <UNDEFINED> instruction: 0xf7f74620
    e924:			; <UNDEFINED> instruction: 0x4629eef0
    e928:	stcl	7, cr15, [r0, #988]	; 0x3dc
    e92c:	strtmi	r4, [r0], -r3, lsl #12
    e930:	mvnsle	r2, r0, lsl #22
    e934:	ldrhtmi	lr, [r8], -sp
    e938:	svclt	0x003ef7f7
    e93c:	ldclt	0, cr2, [r8, #-0]
    e940:	andeq	r7, r2, r2, lsl r0
    e944:	strmi	r4, [r1], -r2, lsl #22
    e948:	cfldrsne	mvf4, [r8, #-492]	; 0xfffffe14
    e94c:	svclt	0x0000e792
    e950:	ldrdeq	r6, [r2], -r4
    e954:	strmi	r4, [r1], -r2, lsl #22
    e958:			; <UNDEFINED> instruction: 0xf603447b
    e95c:	str	r0, [r9, r4]
    e960:	andeq	r6, r2, r4, asr #31
    e964:	strmi	r4, [r1], -r2, lsl #22
    e968:			; <UNDEFINED> instruction: 0xf1a3447b
    e96c:			; <UNDEFINED> instruction: 0xe78100f4
    e970:	andeq	r8, r2, ip, lsr #1
    e974:	strmi	r4, [r1], -r2, lsl #22
    e978:	vqshl.s8	q2, <illegal reg q13.5>, <illegal reg q1.5>
    e97c:	ldrb	r7, [r9, -ip]!
    e980:	muleq	r2, ip, r0
    e984:	strmi	r4, [r1], -r2, lsl #22
    e988:			; <UNDEFINED> instruction: 0xf603447b
    e98c:	ldrb	r7, [r1, -ip]!
    e990:	andeq	r8, r2, ip, lsl #1
    e994:	strmi	r4, [r1], -r2, lsl #22
    e998:	vqshl.s8	q2, <illegal reg q13.5>, <illegal reg q1.5>
    e99c:			; <UNDEFINED> instruction: 0xe7696014
    e9a0:	andeq	r9, r2, r4, ror r1
    e9a4:	strmi	r4, [r1], -r2, lsl #22
    e9a8:			; <UNDEFINED> instruction: 0xf603447b
    e9ac:			; <UNDEFINED> instruction: 0xe7616014
    e9b0:	andeq	r9, r2, r4, ror #2
    e9b4:	strmi	r4, [r1], -r2, lsl #22
    e9b8:	vqshl.s8	q2, <illegal reg q13.5>, <illegal reg q1.5>
    e9bc:	smmla	r9, ip, r0, r5
    e9c0:	andeq	sl, r2, ip, asr #4
    e9c4:	addslt	fp, r4, r0, lsl r5
    e9c8:	ldrd	pc, [ip], #-143	; 0xffffff71
    e9cc:			; <UNDEFINED> instruction: 0xf8dfac03
    e9d0:	subcs	ip, r0, #76	; 0x4c
    e9d4:	blmi	49fdd4 <verblevel@@Base+0x46a540>
    e9d8:	mrscs	r9, (UNDEF: 1)
    e9dc:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    e9e0:			; <UNDEFINED> instruction: 0x4620447b
    e9e4:	ldrdgt	pc, [r0], -ip
    e9e8:	subgt	pc, ip, sp, asr #17
    e9ec:	stceq	0, cr15, [r0], {79}	; 0x4f
    e9f0:	mrc	7, 2, APSR_nzcv, cr14, cr7, {7}
    e9f4:	strtmi	r4, [r0], -fp, lsl #18
    e9f8:			; <UNDEFINED> instruction: 0xf7ff4479
    e9fc:	bmi	2ce808 <verblevel@@Base+0x298f74>
    ea00:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    ea04:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ea08:	subsmi	r9, sl, r3, lsl fp
    ea0c:	andslt	sp, r4, r1, lsl #2
    ea10:			; <UNDEFINED> instruction: 0xf7f7bd10
    ea14:	svclt	0x0000ed80
    ea18:	andeq	r2, r2, r8, ror r4
    ea1c:	andeq	r0, r0, r4, asr r1
    ea20:	andeq	r8, r0, r4, lsr ip
    ea24:	andeq	r8, r0, r8, lsr #24
    ea28:	andeq	r2, r2, sl, asr #8
    ea2c:	addslt	fp, r4, r0, lsl r5
    ea30:	ldrd	pc, [ip], #-143	; 0xffffff71
    ea34:			; <UNDEFINED> instruction: 0xf8dfac03
    ea38:	subcs	ip, r0, #76	; 0x4c
    ea3c:	blmi	49fe3c <verblevel@@Base+0x46a5a8>
    ea40:	smlabteq	r0, sp, r9, lr
    ea44:			; <UNDEFINED> instruction: 0xf85e2101
    ea48:	ldrbtmi	ip, [fp], #-12
    ea4c:			; <UNDEFINED> instruction: 0xf8dc4620
    ea50:			; <UNDEFINED> instruction: 0xf8cdc000
    ea54:			; <UNDEFINED> instruction: 0xf04fc04c
    ea58:			; <UNDEFINED> instruction: 0xf7f70c00
    ea5c:	stmdbmi	fp, {r1, r3, r5, r9, sl, fp, sp, lr, pc}
    ea60:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    ea64:			; <UNDEFINED> instruction: 0xff4cf7ff
    ea68:	blmi	1a1294 <verblevel@@Base+0x16ba00>
    ea6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ea70:	blls	4e8ae0 <verblevel@@Base+0x4b324c>
    ea74:	qaddle	r4, sl, r1
    ea78:	ldclt	0, cr11, [r0, #-80]	; 0xffffffb0
    ea7c:	stcl	7, cr15, [sl, #-988]	; 0xfffffc24
    ea80:	andeq	r2, r2, r0, lsl r4
    ea84:	andeq	r0, r0, r4, asr r1
    ea88:	andeq	r8, r0, lr, ror #23
    ea8c:	andeq	r8, r0, r6, ror #23
    ea90:	andeq	r2, r2, r0, ror #7
    ea94:	addslt	fp, r4, r0, lsl r5
    ea98:	ldrd	pc, [ip], #-143	; 0xffffff71
    ea9c:			; <UNDEFINED> instruction: 0xf8dfac03
    eaa0:	subcs	ip, r0, #76	; 0x4c
    eaa4:	blmi	49fea4 <verblevel@@Base+0x46a610>
    eaa8:	mrscs	r9, (UNDEF: 1)
    eaac:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    eab0:			; <UNDEFINED> instruction: 0x4620447b
    eab4:	ldrdgt	pc, [r0], -ip
    eab8:	subgt	pc, ip, sp, asr #17
    eabc:	stceq	0, cr15, [r0], {79}	; 0x4f
    eac0:	ldcl	7, cr15, [r6, #988]!	; 0x3dc
    eac4:	strtmi	r4, [r0], -fp, lsl #18
    eac8:			; <UNDEFINED> instruction: 0xf7ff4479
    eacc:	bmi	2ce738 <verblevel@@Base+0x298ea4>
    ead0:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    ead4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ead8:	subsmi	r9, sl, r3, lsl fp
    eadc:	andslt	sp, r4, r1, lsl #2
    eae0:			; <UNDEFINED> instruction: 0xf7f7bd10
    eae4:	svclt	0x0000ed18
    eae8:	andeq	r2, r2, r8, lsr #7
    eaec:	andeq	r0, r0, r4, asr r1
    eaf0:			; <UNDEFINED> instruction: 0x00008bb0
    eaf4:	andeq	r8, r0, ip, lsr #23
    eaf8:	andeq	r2, r2, sl, ror r3
    eafc:	addslt	fp, r4, r0, lsl r5
    eb00:	ldrd	pc, [ip], #-143	; 0xffffff71
    eb04:			; <UNDEFINED> instruction: 0xf8dfac03
    eb08:	subcs	ip, r0, #76	; 0x4c
    eb0c:	blmi	49ff0c <verblevel@@Base+0x46a678>
    eb10:	smlabteq	r0, sp, r9, lr
    eb14:			; <UNDEFINED> instruction: 0xf85e2101
    eb18:	ldrbtmi	ip, [fp], #-12
    eb1c:			; <UNDEFINED> instruction: 0xf8dc4620
    eb20:			; <UNDEFINED> instruction: 0xf8cdc000
    eb24:			; <UNDEFINED> instruction: 0xf04fc04c
    eb28:			; <UNDEFINED> instruction: 0xf7f70c00
    eb2c:	stmdbmi	fp, {r1, r6, r7, r8, sl, fp, sp, lr, pc}
    eb30:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    eb34:	mcr2	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    eb38:	blmi	1a1364 <verblevel@@Base+0x16bad0>
    eb3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    eb40:	blls	4e8bb0 <verblevel@@Base+0x4b331c>
    eb44:	qaddle	r4, sl, r1
    eb48:	ldclt	0, cr11, [r0, #-80]	; 0xffffffb0
    eb4c:	stcl	7, cr15, [r2], #988	; 0x3dc
    eb50:	andeq	r2, r2, r0, asr #6
    eb54:	andeq	r0, r0, r4, asr r1
    eb58:	andeq	r8, r0, r6, ror fp
    eb5c:	andeq	r8, r0, sl, ror fp
    eb60:	andeq	r2, r2, r0, lsl r3
    eb64:	addslt	fp, r6, r0, lsl r5
    eb68:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    eb6c:			; <UNDEFINED> instruction: 0xf8dfac05
    eb70:	ldrbtmi	ip, [lr], #80	; 0x50
    eb74:	stmib	sp, {r0, r1, r4, r8, r9, fp, lr}^
    eb78:	mrscs	r0, (UNDEF: 17)
    eb7c:	ldrbtmi	r9, [fp], #-514	; 0xfffffdfe
    eb80:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    eb84:	strtmi	r2, [r0], -r0, asr #4
    eb88:	ldrdgt	pc, [r0], -ip
    eb8c:	subsgt	pc, r4, sp, asr #17
    eb90:	stceq	0, cr15, [r0], {79}	; 0x4f
    eb94:	stc	7, cr15, [ip, #988]	; 0x3dc
    eb98:	strtmi	r4, [r0], -fp, lsl #18
    eb9c:			; <UNDEFINED> instruction: 0xf7ff4479
    eba0:	bmi	2ce664 <verblevel@@Base+0x298dd0>
    eba4:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    eba8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ebac:	subsmi	r9, sl, r5, lsl fp
    ebb0:	andslt	sp, r6, r1, lsl #2
    ebb4:			; <UNDEFINED> instruction: 0xf7f7bd10
    ebb8:	svclt	0x0000ecae
    ebbc:	ldrdeq	r2, [r2], -sl
    ebc0:	andeq	r0, r0, r4, asr r1
    ebc4:	andeq	r8, r0, lr, asr #22
    ebc8:	andeq	r8, r0, r0, asr fp
    ebcc:	andeq	r2, r2, r6, lsr #5
    ebd0:	tstcs	ip, #48, 8	; 0x30000000
    ebd4:			; <UNDEFINED> instruction: 0xf04f4605
    ebd8:	strmi	r5, [r4], -r0, lsl #3
    ebdc:	andmi	pc, r0, #79	; 0x4f
    ebe0:	eormi	lr, r2, #2
    ebe4:	submi	fp, ip, r8, lsl pc
    ebe8:	b	13dd7f4 <verblevel@@Base+0x13a7f60>
    ebec:	b	13cf53c <verblevel@@Base+0x1399ca8>
    ebf0:	mvnsle	r0, r1, asr r1
    ebf4:			; <UNDEFINED> instruction: 0xf3c44b08
    ebf8:	ldrbtmi	r0, [fp], #-1032	; 0xfffffbf8
    ebfc:	streq	lr, [r4], #2819	; 0xb03
    ec00:	ldceq	8, cr15, [ip, #-848]	; 0xfffffcb0
    ec04:	and	fp, r5, r0, lsl r9
    ec08:	tstlt	r8, r0, lsl #16
    ec0c:	adcmi	r8, fp, #8585216	; 0x830000
    ec10:	stmvs	r0, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    ec14:			; <UNDEFINED> instruction: 0x4770bc30
    ec18:	andeq	sl, r2, sl
    ec1c:	tstcs	ip, #48, 8	; 0x30000000
    ec20:			; <UNDEFINED> instruction: 0xf04f4605
    ec24:	strmi	r5, [r4], -r0, lsl #3
    ec28:	andmi	pc, r0, #79	; 0x4f
    ec2c:	eormi	lr, r2, #2
    ec30:	submi	fp, ip, r8, lsl pc
    ec34:	b	13dd840 <verblevel@@Base+0x13a7fac>
    ec38:	b	13cf588 <verblevel@@Base+0x1399cf4>
    ec3c:	mvnsle	r0, r1, asr r1
    ec40:			; <UNDEFINED> instruction: 0xf3c44b08
    ec44:	ldrbtmi	r0, [fp], #-1032	; 0xfffffbf8
    ec48:	streq	lr, [r4], #2819	; 0xb03
    ec4c:	strteq	pc, [r4], #-2260	; 0xfffff72c
    ec50:	and	fp, r5, r0, lsl r9
    ec54:	tstlt	r8, r0, lsl #16
    ec58:	adcmi	r8, fp, #8585216	; 0x830000
    ec5c:	stmvs	r0, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    ec60:			; <UNDEFINED> instruction: 0x4770bc30
    ec64:	strheq	fp, [r2], -r6
    ec68:	andcs	fp, r0, r9, lsl #18
    ec6c:	ldrblt	r4, [r0, #-1904]!	; 0xfffff890
    ec70:	movwcs	r4, #1541	; 0x605
    ec74:	eorvc	r4, fp, r0, lsl r6
    ec78:			; <UNDEFINED> instruction: 0xf7ff460c
    ec7c:	strmi	pc, [r3], -r3, lsr #29
    ec80:	bmi	17b168 <verblevel@@Base+0x1458d4>
    ec84:	strtmi	r4, [r8], -r1, lsr #12
    ec88:	pop	{r1, r3, r4, r5, r6, sl, lr}
    ec8c:			; <UNDEFINED> instruction: 0xf7f74070
    ec90:	andcs	fp, r0, r5, lsl sp
    ec94:	svclt	0x0000bd70
    ec98:	andeq	r5, r0, r0, asr r6
    ec9c:	andcs	fp, r0, r9, lsl #18
    eca0:	ldrblt	r4, [r0, #-1904]!	; 0xfffff890
    eca4:	strmi	r4, [ip], -r5, lsl #12
    eca8:			; <UNDEFINED> instruction: 0x46194610
    ecac:	eorvc	r2, fp, r0, lsl #6
    ecb0:	mrc2	7, 5, pc, cr12, cr15, {7}
    ecb4:	teqlt	r8, r3, lsl #12
    ecb8:	strtmi	r4, [r1], -r4, lsl #20
    ecbc:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    ecc0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    ecc4:	ldcllt	7, cr15, [sl], #988	; 0x3dc
    ecc8:	ldcllt	0, cr2, [r0, #-0]
    eccc:	andeq	r5, r0, sl, lsl r6
    ecd0:	andcs	fp, r0, r9, lsl #18
    ecd4:	ldrblt	r4, [r0, #-1904]!	; 0xfffff890
    ecd8:	movwcs	r4, #1541	; 0x605
    ecdc:	eorvc	r4, fp, r0, lsl r6
    ece0:			; <UNDEFINED> instruction: 0xf7ff460c
    ece4:			; <UNDEFINED> instruction: 0x4603fed7
    ece8:	bmi	17b1d0 <verblevel@@Base+0x14593c>
    ecec:	strtmi	r4, [r8], -r1, lsr #12
    ecf0:	pop	{r1, r3, r4, r5, r6, sl, lr}
    ecf4:			; <UNDEFINED> instruction: 0xf7f74070
    ecf8:	andcs	fp, r0, r1, ror #25
    ecfc:	svclt	0x0000bd70
    ed00:	andeq	r5, r0, r8, ror #11
    ed04:	andcs	fp, r0, r9, lsl #18
    ed08:	ldrblt	r4, [r0, #-1904]!	; 0xfffff890
    ed0c:	strmi	r4, [ip], -r5, lsl #12
    ed10:			; <UNDEFINED> instruction: 0x46194610
    ed14:	eorvc	r2, fp, r0, lsl #6
    ed18:	mrc2	7, 7, pc, cr0, cr15, {7}
    ed1c:	teqlt	r8, r3, lsl #12
    ed20:	strtmi	r4, [r1], -r4, lsl #20
    ed24:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    ed28:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    ed2c:	stcllt	7, cr15, [r6], {247}	; 0xf7
    ed30:	ldcllt	0, cr2, [r0, #-0]
    ed34:			; <UNDEFINED> instruction: 0x000055b2
    ed38:	mvnsmi	lr, sp, lsr #18
    ed3c:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    ed40:	svcmi	0x0025b086
    ed44:	strpl	pc, [r1], #1293	; 0x50d
    ed48:	ldrcc	r4, [r0], #-1672	; 0xfffff978
    ed4c:	stmdavs	r5!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    ed50:	ldrmi	r4, [r8], -r4, lsl #12
    ed54:	stmdami	r1!, {r1, ip, pc}
    ed58:	orrpl	pc, r0, sp, lsl #10
    ed5c:	mcrmi	1, 1, r3, cr0, cr4, {0}
    ed60:	orrpl	pc, r0, #1325400064	; 0x4f000000
    ed64:	ldrbtmi	r5, [lr], #-2104	; 0xfffff7c8
    ed68:	stmdavs	r0, {r8, r9, sl, sp}
    ed6c:			; <UNDEFINED> instruction: 0xf04f6008
    ed70:	strls	r0, [r3, #-0]
    ed74:	ldrmi	sl, [r9], -r5, lsl #26
    ed78:	andcs	r9, r1, #268435456	; 0x10000000
    ed7c:	eorvc	r4, r7, r8, lsr #12
    ed80:			; <UNDEFINED> instruction: 0xf7f79600
    ed84:			; <UNDEFINED> instruction: 0x4628ed3a
    ed88:			; <UNDEFINED> instruction: 0xf7f74639
    ed8c:	mcrrne	12, 1, lr, r3, cr8
    ed90:	ldrtmi	fp, [sp], -r8, lsl #30
    ed94:	strtmi	sp, [r1], -ip
    ed98:	strmi	r4, [r6], -r2, asr #12
    ed9c:	bl	fe64cd80 <verblevel@@Base+0xfe6174ec>
    eda0:	ldrtmi	r1, [r0], -r5, lsl #28
    eda4:	stmdbne	r4!, {r2, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
    eda8:	stcvc	8, cr15, [r1], {4}
    edac:	ldc	7, cr15, [r2, #-988]	; 0xfffffc24
    edb0:			; <UNDEFINED> instruction: 0xf50d490c
    edb4:	bmi	263bbc <verblevel@@Base+0x22e328>
    edb8:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
    edbc:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    edc0:	subsmi	r6, r1, sl, lsl r8
    edc4:	strtmi	sp, [r8], -r5, lsl #2
    edc8:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    edcc:	pop	{r1, r2, ip, sp, pc}
    edd0:			; <UNDEFINED> instruction: 0xf7f781f0
    edd4:	svclt	0x0000eba0
    edd8:	andeq	r2, r2, r0, lsl #2
    eddc:	andeq	r0, r0, r4, asr r1
    ede0:	andeq	r8, r0, r6, lsr #19
    ede4:	muleq	r2, r2, r0
    ede8:			; <UNDEFINED> instruction: 0xf7f7b5f8
    edec:	bmi	fe709d34 <verblevel@@Base+0xfe6d44a0>
    edf0:			; <UNDEFINED> instruction: 0xf8c2447a
    edf4:			; <UNDEFINED> instruction: 0xb1200c24
    edf8:	bl	fe94cddc <verblevel@@Base+0xfe917548>
    edfc:	ldrbtmi	r4, [fp], #-2968	; 0xfffff468
    ee00:	bmi	fe626e68 <verblevel@@Base+0xfe5f15d4>
    ee04:	ldmvs	r0, {r1, r3, r4, r5, r6, sl, lr}
    ee08:	svcmi	0x0097b358
    ee0c:			; <UNDEFINED> instruction: 0xf8df2000
    ee10:	ldrbtmi	ip, [pc], #-604	; ee18 <__assert_fail@plt+0x8614>
    ee14:	ldmhi	r6, {r2, r3, r4, r5, r6, r7, sl, lr}
    ee18:			; <UNDEFINED> instruction: 0xf04f251c
    ee1c:			; <UNDEFINED> instruction: 0xf04f5480
    ee20:	ldrtmi	r4, [r3], -r0, lsl #2
    ee24:	b	13de230 <verblevel@@Base+0x13a899c>
    ee28:	b	13cf374 <verblevel@@Base+0x1399ae0>
    ee2c:			; <UNDEFINED> instruction: 0xf0400454
    ee30:	vaddw.u8	q12, <illegal reg q1.5>, d12
    ee34:	addseq	r0, fp, r8, lsl #6
    ee38:			; <UNDEFINED> instruction: 0xf8d118f9
    ee3c:	stccs	13, cr4, [r0], {28}
    ee40:	mrshi	pc, (UNDEF: 7)	; <UNPREDICTABLE>
    ee44:	and	r4, r3, r1, lsr #12
    ee48:	stmdbcs	r0, {r0, r3, fp, sp, lr}
    ee4c:	mrshi	pc, (UNDEF: 1)	; <UNPREDICTABLE>
    ee50:	adcsmi	r8, r5, #9240576	; 0x8d0000
    ee54:			; <UNDEFINED> instruction: 0xf04fd1f8
    ee58:	ldmdbvs	r3, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}^
    ee5c:	blcs	1b694 <desc_undefined@@Base+0x42a4>
    ee60:	bmi	fe1035cc <verblevel@@Base+0xfe0cdd38>
    ee64:			; <UNDEFINED> instruction: 0xf8d2447a
    ee68:	orrlt	r3, r3, #180, 4	; 0x4000000b
    ee6c:			; <UNDEFINED> instruction: 0xf5024f81
    ee70:			; <UNDEFINED> instruction: 0xf8df722b
    ee74:	strcs	ip, [r0], #-516	; 0xfffffdfc
    ee78:	ldrbtmi	r4, [ip], #1151	; 0x47f
    ee7c:			; <UNDEFINED> instruction: 0xe004f8b2
    ee80:			; <UNDEFINED> instruction: 0xf04f261c
    ee84:			; <UNDEFINED> instruction: 0xf04f5580
    ee88:	ldrbtmi	r4, [r3], -r0, lsl #2
    ee8c:	b	13de698 <verblevel@@Base+0x13a8e04>
    ee90:	b	13cf3dc <verblevel@@Base+0x1399b48>
    ee94:			; <UNDEFINED> instruction: 0xf0400555
    ee98:	vshr.u64	q12, q2, #61
    ee9c:	addseq	r0, fp, r8, lsl #6
    eea0:			; <UNDEFINED> instruction: 0xf8d118f9
    eea4:	cfstrscs	mvf5, [r0, #-144]	; 0xffffff70
    eea8:	sbchi	pc, r6, r0
    eeac:	and	r4, r3, r9, lsr #12
    eeb0:	stmdbcs	r0, {r0, r3, fp, sp, lr}
    eeb4:	sbchi	pc, r0, r0
    eeb8:	ldrbmi	r8, [r6, #-2190]!	; 0xfffff772
    eebc:			; <UNDEFINED> instruction: 0xf04fd1f8
    eec0:	ldmdbvs	r3, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}^
    eec4:	blcs	1b6fc <desc_undefined@@Base+0x430c>
    eec8:	stfnep	f5, [r3], #-864	; 0xfffffca0
    eecc:	strmi	sp, [r4], -r0
    eed0:	ldrbtmi	r4, [sp], #-3434	; 0xfffff296
    eed4:	cmpcc	r0, #13959168	; 0xd50000	; <UNPREDICTABLE>
    eed8:	lgnmi<illegal precision>	f3, f3
    eedc:	ldrbvc	pc, [r2, #-1285]	; 0xfffffafb	; <UNPREDICTABLE>
    eee0:			; <UNDEFINED> instruction: 0x3604447e
    eee4:	ldrtmi	r4, [r0], -r9, lsr #12
    eee8:	stc2l	7, cr15, [r2], #1020	; 0x3fc
    eeec:	strcc	r6, [ip, #-2411]	; 0xfffff695
    eef0:	strteq	lr, [r0], #-2612	; 0xfffff5cc
    eef4:	strmi	fp, [r4], -r8, lsr #30
    eef8:	mvnsle	r2, r0, lsl #22
    eefc:	ldrbtmi	r4, [sp], #-3425	; 0xfffff29f
    ef00:	orrcc	pc, r0, #13959168	; 0xd50000
    ef04:	lgnmid	f3, #3.0
    ef08:	ldrbvc	pc, [lr, #-1285]	; 0xfffffafb	; <UNPREDICTABLE>
    ef0c:			; <UNDEFINED> instruction: 0xf606447e
    ef10:	strtmi	r0, [r9], -r4, lsl #12
    ef14:			; <UNDEFINED> instruction: 0xf7ff4630
    ef18:	stmdbvs	fp!, {r0, r1, r3, r6, r7, sl, fp, ip, sp, lr, pc}^
    ef1c:	b	d1c354 <verblevel@@Base+0xce6ac0>
    ef20:	svclt	0x00280420
    ef24:	blcs	2073c <desc_undefined@@Base+0x934c>
    ef28:	ldfmip	f5, [r8, #-972]	; 0xfffffc34
    ef2c:			; <UNDEFINED> instruction: 0xf8d5447d
    ef30:	ldrdlt	r3, [r3, r0]
    ef34:			; <UNDEFINED> instruction: 0xf5054e56
    ef38:	ldrbtmi	r6, [lr], #-1433	; 0xfffffa67
    ef3c:			; <UNDEFINED> instruction: 0x46293ef4
    ef40:			; <UNDEFINED> instruction: 0xf7ff4630
    ef44:	stmdbvs	fp!, {r0, r2, r4, r5, r7, sl, fp, ip, sp, lr, pc}^
    ef48:	b	d1c380 <verblevel@@Base+0xce6aec>
    ef4c:	svclt	0x00280420
    ef50:	blcs	20768 <desc_undefined@@Base+0x9378>
    ef54:	stfmip	f5, [pc, #-972]	; eb90 <__assert_fail@plt+0x838c>
    ef58:	stmiavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
    ef5c:	mcrmi	1, 2, fp, cr14, cr11, {3}
    ef60:	vqshl.s8	q2, q15, q3
    ef64:	strtmi	r7, [r9], -ip, lsl #12
    ef68:			; <UNDEFINED> instruction: 0xf7ff4630
    ef6c:	stmdbvs	fp!, {r0, r5, r7, sl, fp, ip, sp, lr, pc}^
    ef70:	b	d1c3a8 <verblevel@@Base+0xce6b14>
    ef74:	svclt	0x00280420
    ef78:	blcs	20790 <desc_undefined@@Base+0x93a0>
    ef7c:	stfmip	f5, [r7, #-972]	; 0xfffffc34
    ef80:			; <UNDEFINED> instruction: 0xf8d5447d
    ef84:	orrlt	r3, fp, r8, lsr r6
    ef88:			; <UNDEFINED> instruction: 0xf5054e45
    ef8c:	ldrbtmi	r6, [lr], #-1478	; 0xfffffa3a
    ef90:	strvc	pc, [ip], -r6, lsl #12
    ef94:	ldrtmi	r4, [r0], -r9, lsr #12
    ef98:	stc2	7, cr15, [sl], {255}	; 0xff
    ef9c:	strcc	r6, [ip, #-2411]	; 0xfffff695
    efa0:	strteq	lr, [r0], #-2612	; 0xfffff5cc
    efa4:	strmi	fp, [r4], -r8, lsr #30
    efa8:	mvnsle	r2, r0, lsl #22
    efac:	ldrbtmi	r4, [sp], #-3389	; 0xfffff2c3
    efb0:	ldclcc	8, cr15, [ip, #852]	; 0x354
    efb4:	rndmi<illegal precision>	f3, #3.0
    efb8:	ldrbpl	pc, [r4, #1541]	; 0x605	; <UNPREDICTABLE>
    efbc:	vqshl.s8	q2, q15, q3
    efc0:			; <UNDEFINED> instruction: 0x46296614
    efc4:			; <UNDEFINED> instruction: 0xf7ff4630
    efc8:	stmdbvs	fp!, {r0, r1, r4, r5, r6, sl, fp, ip, sp, lr, pc}^
    efcc:	b	d1c404 <verblevel@@Base+0xce6b70>
    efd0:	svclt	0x00280420
    efd4:	blcs	207ec <desc_undefined@@Base+0x93fc>
    efd8:	ldfmid	f5, [r4, #-972]!	; 0xfffffc34
    efdc:			; <UNDEFINED> instruction: 0xf8d5447d
    efe0:	orrlt	r3, fp, r8, asr #31
    efe4:			; <UNDEFINED> instruction: 0xf5054e32
    efe8:	ldrbtmi	r6, [lr], #-1404	; 0xfffffa84
    efec:	ldrvs	pc, [r4], -r6, lsl #12
    eff0:	ldrtmi	r4, [r0], -r9, lsr #12
    eff4:	mrrc2	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    eff8:	strcc	r6, [ip, #-2411]	; 0xfffff695
    effc:	strteq	lr, [r0], #-2612	; 0xfffff5cc
    f000:	strmi	fp, [r4], -r8, lsr #30
    f004:	mvnsle	r2, r0, lsl #22
    f008:	ldrbtmi	r4, [sp], #-3370	; 0xfffff2d6
    f00c:	stclcc	8, cr15, [r8], #340	; 0x154
    f010:	absmi<illegal precision>	f3, f3
    f014:	ldrbtmi	r3, [lr], #-3568	; 0xfffff210
    f018:	ldrpl	pc, [ip], -r6, lsl #4
    f01c:	ldrtmi	r4, [r0], -r9, lsr #12
    f020:	mcrr2	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    f024:	strcc	r6, [ip, #-2411]	; 0xfffff695
    f028:	strteq	lr, [r0], #-2612	; 0xfffff5cc
    f02c:	strmi	fp, [r4], -r8, lsr #30
    f030:	mvnsle	r2, r0, lsl #22
    f034:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    f038:	andsvs	r4, r5, r3, ror #8
    f03c:	strtcs	pc, [r4], #-2243	; 0xfffff73d
    f040:	andsmi	lr, r9, #16515072	; 0xfc0000
    f044:	rsbmi	fp, fp, r8, lsl pc
    f048:	andsmi	lr, r9, #32, 14	; 0x800000
    f04c:	rsbmi	fp, r3, r8, lsl pc
    f050:	strbtmi	lr, [r3], #-1768	; 0xfffff918
    f054:			; <UNDEFINED> instruction: 0xf8c36014
    f058:	usat	r2, #30, ip, lsl #26
    f05c:	andeq	sl, r2, ip, lsl #30
    f060:	andeq	r6, r2, lr, lsl fp
    f064:	andeq	r2, r2, r0, lsr #6
    f068:	strdeq	r9, [r2], -r2
    f06c:	strdeq	r9, [r2], -r0
    f070:	andeq	r2, r2, r0, asr #5
    f074:	andeq	sl, r2, r4, lsl #29
    f078:	andeq	sl, r2, r2, lsl #29
    f07c:	andeq	r2, r2, r2, asr r2
    f080:	andeq	r6, r2, ip, lsr sl
    f084:	andeq	r2, r2, r6, lsr #4
    f088:	andeq	r6, r2, r0, lsl sl
    f08c:	strdeq	r2, [r2], -r8
    f090:	ldrdeq	r7, [r2], -sl
    f094:	muleq	r2, r0, r3
    f098:			; <UNDEFINED> instruction: 0x00027ab4
    f09c:	andeq	r2, r2, r4, lsr #3
    f0a0:	andeq	r7, r2, r6, lsl #21
    f0a4:	andeq	r2, r2, r6, ror r1
    f0a8:	andeq	r8, r2, r0, asr fp
    f0ac:	andeq	r2, r2, r8, asr #2
    f0b0:	andeq	r8, r2, r2, lsr #22
    f0b4:	andeq	r3, r2, r2, lsl r2
    f0b8:	andeq	r9, r2, lr, ror #23
    f0bc:	cfstr32mi	mvfx11, [r8], {56}	; 0x38
    f0c0:	ldrbtmi	r4, [ip], #-3336	; 0xfffff2f8
    f0c4:	stmdavs	r0!, {r0, r2, r3, r4, r5, r6, sl, lr}
    f0c8:	ldmib	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f0cc:			; <UNDEFINED> instruction: 0xf8d54603
    f0d0:	eorvs	r0, r3, r4, lsr #24
    f0d4:	b	ff0cd0b8 <verblevel@@Base+0xff097824>
    f0d8:	stceq	8, cr15, [r4], #-788	; 0xfffffcec
    f0dc:	svclt	0x0000bd38
    f0e0:	andeq	r6, r2, sl, asr r8
    f0e4:	andeq	sl, r2, r8, lsr ip
    f0e8:			; <UNDEFINED> instruction: 0xf5adb570
    f0ec:	stcmi	13, cr5, [lr, #-512]!	; 0xfffffe00
    f0f0:	stcmi	0, cr11, [lr], #-520	; 0xfffffdf8
    f0f4:	orrpl	pc, r0, #54525952	; 0x3400000
    f0f8:	movwcc	r4, #17533	; 0x447d
    f0fc:	addpl	pc, r0, #1325400064	; 0x4f000000
    f100:	strmi	r5, [sp], -ip, lsr #18
    f104:	andsvs	r6, ip, r4, lsr #16
    f108:	streq	pc, [r0], #-79	; 0xffffffb1
    f10c:			; <UNDEFINED> instruction: 0xf7f74604
    f110:	vmlane.f32	s28, s6, s1
    f114:	andcs	sp, r0, #60, 26	; 0xf00
    f118:	stmdavc	fp!, {r1, r3, r5, r6, r7, sl, ip, lr}
    f11c:	andsle	r2, sp, pc, lsr #22
    f120:	strtmi	sl, [r1], -r2, lsl #28
    f124:	streq	pc, [r8], #-422	; 0xfffffe5a
    f128:	addpl	pc, r0, #1325400064	; 0x4f000000
    f12c:			; <UNDEFINED> instruction: 0xf7f74620
    f130:			; <UNDEFINED> instruction: 0x4620ead6
    f134:	b	fe7cd118 <verblevel@@Base+0xfe797884>
    f138:	and	r1, r5, r3, lsr #16
    f13c:	blcc	609a4 <verblevel@@Base+0x2b110>
    f140:	stccs	8, cr15, [r1], {16}
    f144:	andle	r2, r2, pc, lsr #20
    f148:	mvnsle	r4, r3, lsr #5
    f14c:	bne	c97114 <verblevel@@Base+0xc61880>
    f150:			; <UNDEFINED> instruction: 0xf6024629
    f154:			; <UNDEFINED> instruction: 0xf7f772f8
    f158:	and	lr, r6, r2, asr #21
    f15c:	vst1.16	{d20-d22}, [pc :128], ip
    f160:	strtmi	r5, [r9], -r0, lsl #5
    f164:			; <UNDEFINED> instruction: 0xf7f74620
    f168:			; <UNDEFINED> instruction: 0x4629eaba
    f16c:			; <UNDEFINED> instruction: 0xf7ff4620
    f170:	stmdbmi	pc, {r0, r1, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    f174:	orrpl	pc, r0, #54525952	; 0x3400000
    f178:	movwcc	r4, #18956	; 0x4a0c
    f17c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    f180:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    f184:	qaddle	r4, r1, sp
    f188:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    f18c:	ldcllt	0, cr11, [r0, #-8]!
    f190:	vmax.s8	d20, d1, d17
    f194:	strtmi	r0, [r8], -r1, lsl #4
    f198:	b	fe84d17c <verblevel@@Base+0xfe8178e8>
    f19c:			; <UNDEFINED> instruction: 0xf7f74628
    f1a0:	strb	lr, [r6, sl, ror #20]!
    f1a4:	ldmib	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f1a8:	andeq	r1, r2, r4, asr sp
    f1ac:	andeq	r0, r0, r4, asr r1
    f1b0:	ldrdeq	r1, [r2], -r0
    f1b4:	svcmi	0x00f0e92d
    f1b8:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    f1bc:	addlt	r4, fp, r1, ror lr
    f1c0:	svcge	0x000a4a71
    f1c4:			; <UNDEFINED> instruction: 0xf1a7447e
    f1c8:			; <UNDEFINED> instruction: 0xf50d050c
    f1cc:	strmi	r5, [r4], -r0, lsl #6
    f1d0:			; <UNDEFINED> instruction: 0x460858b2
    f1d4:			; <UNDEFINED> instruction: 0x33244629
    f1d8:	andsvs	r6, sl, r2, lsl r8
    f1dc:	andeq	pc, r0, #79	; 0x4f
    f1e0:			; <UNDEFINED> instruction: 0xff82f7ff
    f1e4:	stccc	8, cr15, [ip], {23}
    f1e8:	addpl	pc, r1, #54525952	; 0x3400000
    f1ec:	tstcs	r0, r8, lsl #4
    f1f0:			; <UNDEFINED> instruction: 0xf50d2b2f
    f1f4:			; <UNDEFINED> instruction: 0xf8025681
    f1f8:			; <UNDEFINED> instruction: 0xf0001c08
    f1fc:	vhadd.s8	d24, d17, d30
    f200:	ldrtmi	r0, [r0], -r1, lsl #2
    f204:	b	7cd1e8 <verblevel@@Base+0x797954>
    f208:			; <UNDEFINED> instruction: 0xf7f74680
    f20c:			; <UNDEFINED> instruction: 0xf817ea34
    f210:	eorcs	r3, pc, #12, 24	; 0xc00
    f214:	orrpl	pc, r0, r0, asr #11
    f218:			; <UNDEFINED> instruction: 0x0c00eb06
    f21c:	svclt	0x00182b00
    f220:			; <UNDEFINED> instruction: 0xf10c2901
    f224:	ldrtpl	r0, [r2], #-3073	; 0xfffff3ff
    f228:	strtmi	sp, [sl], -r5, lsr #18
    f22c:	stmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    f230:	strbtmi	lr, [r0], -sl
    f234:	stmdbcc	r1, {r0, r9, ip, sp}
    f238:	blcc	8d240 <verblevel@@Base+0x579ac>
    f23c:			; <UNDEFINED> instruction: 0x46844673
    f240:	svclt	0x00182b00
    f244:	ldmdble	r6, {r0, r8, fp, sp}
    f248:			; <UNDEFINED> instruction: 0xf8922b2f
    f24c:	rsble	lr, r2, r1
    f250:	mvnle	r2, lr, lsr #22
    f254:	svceq	0x002ef1be
    f258:			; <UNDEFINED> instruction: 0xf1bed06b
    f25c:	mvnle	r0, pc, lsr #30
    f260:	stceq	8, cr15, [r1], {28}
    f264:	svclt	0x0004282f
    f268:	andcc	r7, r2, #9633792	; 0x930000
    f26c:	blcs	439f8 <verblevel@@Base+0xe164>
    f270:	stmdbcs	r1, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    f274:			; <UNDEFINED> instruction: 0xf1a7d8e8
    f278:			; <UNDEFINED> instruction: 0x46200810
    f27c:			; <UNDEFINED> instruction: 0xf88c2400
    f280:	strbmi	r4, [r1], -r0
    f284:	ldmib	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f288:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    f28c:			; <UNDEFINED> instruction: 0xf8dfdd6a
    f290:	blmi	ff7688 <verblevel@@Base+0xfc1df4>
    f294:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
    f298:	and	r9, r2, r5, lsl #6
    f29c:	strmi	r3, [r1, #1025]!	; 0x401
    f2a0:			; <UNDEFINED> instruction: 0xf8d8d057
    f2a4:	b	13db2ac <verblevel@@Base+0x13a5a18>
    f2a8:			; <UNDEFINED> instruction: 0xf8530b84
    f2ac:			; <UNDEFINED> instruction: 0xf7f70024
    f2b0:			; <UNDEFINED> instruction: 0xf8d8e9c4
    f2b4:	strmi	r3, [r7], -r0
    f2b8:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    f2bc:	b	fe44d2a0 <verblevel@@Base+0xfe417a0c>
    f2c0:	movweq	pc, #4673	; 0x1241	; <UNPREDICTABLE>
    f2c4:	andcs	r4, r1, #26214400	; 0x1900000
    f2c8:	andge	pc, r4, sp, asr #17
    f2cc:	andvc	lr, r2, sp, asr #19
    f2d0:	andls	r9, r0, r5, lsl #16
    f2d4:			; <UNDEFINED> instruction: 0xf7f74628
    f2d8:			; <UNDEFINED> instruction: 0x4631ea90
    f2dc:			; <UNDEFINED> instruction: 0xf7f74628
    f2e0:	stmdacs	r0, {r1, r2, r5, r6, r7, fp, sp, lr, pc}
    f2e4:			; <UNDEFINED> instruction: 0xf8d8d1da
    f2e8:			; <UNDEFINED> instruction: 0xf8500000
    f2ec:	tstcs	r0, fp
    f2f0:	b	e4d2d4 <verblevel@@Base+0xe17a40>
    f2f4:	bmi	921798 <verblevel@@Base+0x8ebf04>
    f2f8:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    f2fc:			; <UNDEFINED> instruction: 0x33244479
    f300:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    f304:	subsmi	r6, r1, sl, lsl r8
    f308:			; <UNDEFINED> instruction: 0x4620d13a
    f30c:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    f310:	pop	{r0, r1, r3, ip, sp, pc}
    f314:	mrrcne	15, 15, r8, r0, cr0
    f318:	and	r4, r1, r3, ror r6
    f31c:	svccc	0x0001f810
    f320:	strmi	r2, [r2], -pc, lsr #22
    f324:			; <UNDEFINED> instruction: 0x4660d0fa
    f328:			; <UNDEFINED> instruction: 0xf8003901
    f32c:	strmi	r9, [r4], r1, lsl #22
    f330:	ldmvc	r0, {r1, r2, r7, r8, r9, sl, sp, lr, pc}
    f334:			; <UNDEFINED> instruction: 0xf47f282f
    f338:			; <UNDEFINED> instruction: 0xf81caf7c
    f33c:	stmdacs	pc!, {r0, sl, fp}	; <UNPREDICTABLE>
    f340:	svcge	0x0077f47f
    f344:	mvnscc	pc, #12, 2
    f348:	tstle	lr, r3, asr #10
    f34c:	andcc	r7, r3, #13828096	; 0xd30000
    f350:			; <UNDEFINED> instruction: 0xf8d8e776
    f354:	strcs	r0, [r0], #-0
    f358:	ldrtmi	lr, [r0], r9, asr #15
    f35c:	tsteq	r1, r1, asr #4	; <UNPREDICTABLE>
    f360:			; <UNDEFINED> instruction: 0xe76246b4
    f364:	ldceq	8, cr15, [r0], {87}	; 0x57
    f368:	strmi	lr, [ip], #1985	; 0x7c1
    f36c:	smlatbeq	r3, ip, fp, lr
    f370:			; <UNDEFINED> instruction: 0xf8134618
    f374:			; <UNDEFINED> instruction: 0xf1beed01
    f378:	mvnsle	r0, pc, lsr #30
    f37c:	strb	r4, [r5, r4, lsl #13]!
    f380:	stmia	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f384:	andeq	r1, r2, r8, lsl #25
    f388:	andeq	r0, r0, r4, asr r1
    f38c:	andeq	sp, r0, r0, asr #18
    f390:	andeq	sp, r0, lr, asr #18
    f394:	andeq	r1, r2, r0, asr fp
    f398:	svcmi	0x00f0e92d
    f39c:			; <UNDEFINED> instruction: 0xf381fab1
    f3a0:	sbclt	r4, sp, sp, ror #24
    f3a4:	ldmdbeq	fp, {r0, r2, r3, r5, r6, r9, fp, lr}^
    f3a8:	stmiapl	r2!, {r2, r3, r4, r5, r6, sl, lr}
    f3ac:	svclt	0x00142800
    f3b0:	strcs	r4, [r1], #-1564	; 0xfffff9e4
    f3b4:	subls	r6, fp, #1179648	; 0x120000
    f3b8:	andeq	pc, r0, #79	; 0x4f
    f3bc:	cmple	fp, r0, lsl #24
    f3c0:	stcge	3, cr2, [fp, #-16]
    f3c4:	vst1.8	{d20-d22}, [pc]
    f3c8:	andcs	r7, r6, #7995392	; 0x7a0000
    f3cc:	stmdacc	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    f3d0:	vst4.32	{d18,d20,d22,d24}, [pc], r0
    f3d4:	strls	r7, [r0], #-832	; 0xfffffcc0
    f3d8:	strls	r4, [r1, #-1542]	; 0xfffff9fa
    f3dc:	stmib	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f3e0:			; <UNDEFINED> instruction: 0xd1292804
    f3e4:	stmiavc	fp!, {r1, r3, r5, r6, r7, fp, ip, sp, lr}
    f3e8:	andcs	lr, r2, #339968	; 0x53000
    f3ec:	mvnscs	sp, r4, lsr #32
    f3f0:	mrsls	r9, R10_usr
    f3f4:	movtvc	pc, #1095	; 0x447	; <UNPREDICTABLE>
    f3f8:	orrcs	r2, r0, r6, lsl #4
    f3fc:			; <UNDEFINED> instruction: 0xf8cd4630
    f400:	strls	r8, [r1, #-12]
    f404:	stmib	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f408:	ldclle	8, cr2, [sl, #-4]!
    f40c:	blcs	6d4c0 <verblevel@@Base+0x37c2c>
    f410:	stmdavc	sl!, {r1, r8, fp, ip, lr, pc}^
    f414:	eorle	r2, lr, r3, lsl #20
    f418:	blmi	1421d64 <verblevel@@Base+0x13ec4d0>
    f41c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f420:	blls	12e9490 <verblevel@@Base+0x12b3bfc>
    f424:			; <UNDEFINED> instruction: 0xf040405a
    f428:	stmdami	lr, {r0, r2, r4, r7, pc}^
    f42c:	sublt	r4, sp, r8, ror r4
    f430:	svcmi	0x00f0e8bd
    f434:	stmdalt	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f438:	blmi	1221d6c <verblevel@@Base+0x11ec4d8>
    f43c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f440:	blls	12e94b0 <verblevel@@Base+0x12b3c1c>
    f444:			; <UNDEFINED> instruction: 0xf040405a
    f448:	stmdami	r8, {r0, r2, r7, pc}^
    f44c:	sublt	r4, sp, r8, ror r4
    f450:	svcmi	0x00f0e8bd
    f454:	ldmdalt	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f458:	blmi	1021d74 <verblevel@@Base+0xfec4e0>
    f45c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f460:	blls	12e94d0 <verblevel@@Base+0x12b3c3c>
    f464:	cmnle	r5, sl, asr r0
    f468:	ldrbtmi	r4, [r8], #-2114	; 0xfffff7be
    f46c:	pop	{r0, r2, r3, r6, ip, sp, pc}
    f470:			; <UNDEFINED> instruction: 0xf7f74ff0
    f474:	blcc	bd580 <verblevel@@Base+0x87cec>
    f478:			; <UNDEFINED> instruction: 0xf10d200e
    f47c:	subsne	r0, sp, ip, lsl sl
    f480:	msreq	CPSR_fsx, #1073741827	; 0x40000003
    f484:			; <UNDEFINED> instruction: 0xf7f79307
    f488:	ldmdbmi	fp!, {r2, r4, r5, r6, r8, fp, sp, lr, pc}
    f48c:			; <UNDEFINED> instruction: 0xf7f74479
    f490:			; <UNDEFINED> instruction: 0xf1b0e8aa
    f494:			; <UNDEFINED> instruction: 0x46803fff
    f498:	rsbeq	sp, fp, r1, asr #32
    f49c:	movwls	sl, #39433	; 0x9a09
    f4a0:	bleq	a4b8dc <verblevel@@Base+0xa16048>
    f4a4:			; <UNDEFINED> instruction: 0xf7f79205
    f4a8:			; <UNDEFINED> instruction: 0xf10de878
    f4ac:	blx	11936 <_IO_stdin_used@@Base+0x20d6>
    f4b0:	cfstr64ne	mvdx15, [r8], #-20	; 0xffffffec
    f4b4:	andpl	pc, r0, fp, asr #17
    f4b8:	stm	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f4bc:	ldrbmi	r9, [r1], -r5, lsl #20
    f4c0:			; <UNDEFINED> instruction: 0xf8cd464b
    f4c4:	strmi	fp, [r5], -r0
    f4c8:			; <UNDEFINED> instruction: 0xf8c94640
    f4cc:			; <UNDEFINED> instruction: 0xf7f65000
    f4d0:	strmi	lr, [r3], -r8, ror #31
    f4d4:	ldrmi	r4, [r8], r0, asr #12
    f4d8:	svc	0x00dcf7f6
    f4dc:	svccc	0x00fff1b8
    f4e0:			; <UNDEFINED> instruction: 0xf8d9d01a
    f4e4:	andsvc	r3, ip, r0
    f4e8:	bmi	93bc24 <verblevel@@Base+0x906390>
    f4ec:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    f4f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f4f4:	subsmi	r9, sl, fp, asr #22
    f4f8:	strtmi	sp, [r8], -ip, lsr #2
    f4fc:	pop	{r0, r2, r3, r6, ip, sp, pc}
    f500:	bmi	7f34c8 <verblevel@@Base+0x7bdc34>
    f504:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    f508:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f50c:	subsmi	r9, sl, fp, asr #22
    f510:	ldmdami	ip, {r5, r8, ip, lr, pc}
    f514:			; <UNDEFINED> instruction: 0xe78a4478
    f518:			; <UNDEFINED> instruction: 0xf7f64628
    f51c:	rsbscs	lr, pc, r2, ror #31
    f520:	ldmda	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f524:	cmncs	pc, #59768832	; 0x3900000
    f528:	ldrtmi	r4, [r0], -r4, lsl #12
    f52c:	strtmi	r4, [r5], -r2, lsr #12
    f530:	stmda	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f534:	ble	ff61953c <verblevel@@Base+0xff5e3ca8>
    f538:			; <UNDEFINED> instruction: 0xf7f64620
    f53c:	bmi	4cb48c <verblevel@@Base+0x495bf8>
    f540:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    f544:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f548:	subsmi	r9, sl, fp, asr #22
    f54c:	stmdami	pc, {r1, r8, ip, lr, pc}	; <UNPREDICTABLE>
    f550:			; <UNDEFINED> instruction: 0xe76c4478
    f554:	svc	0x00def7f6
    f558:	andeq	r1, r2, r4, lsr #21
    f55c:	andeq	r0, r0, r4, asr r1
    f560:	andeq	r1, r2, r0, lsr sl
    f564:	andeq	sp, r0, r8, asr #15
    f568:	andeq	r1, r2, r0, lsl sl
    f56c:	andeq	sp, r0, r8, lsr #15
    f570:	strdeq	r1, [r2], -r0
    f574:	andeq	r7, r0, sl, asr r1
    f578:	andeq	sp, r0, r0, ror r7
    f57c:	andeq	r1, r2, lr, asr r9
    f580:	andeq	r1, r2, r6, asr #18
    f584:	andeq	sp, r0, r0, ror #13
    f588:	andeq	r1, r2, sl, lsl #18
    f58c:	andeq	sp, r0, r4, lsr #13
    f590:	svclt	0x00081e4a
    f594:			; <UNDEFINED> instruction: 0xf0c04770
    f598:	addmi	r8, r8, #36, 2
    f59c:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    f5a0:			; <UNDEFINED> instruction: 0xf0004211
    f5a4:	blx	fec2fa08 <verblevel@@Base+0xfebfa174>
    f5a8:	blx	fec8c3b0 <verblevel@@Base+0xfec56b1c>
    f5ac:	bl	fe8cbfb8 <verblevel@@Base+0xfe896724>
    f5b0:			; <UNDEFINED> instruction: 0xf1c30303
    f5b4:	andge	r0, r4, #2080374784	; 0x7c000000
    f5b8:	movwne	lr, #15106	; 0x3b02
    f5bc:	andeq	pc, r0, #79	; 0x4f
    f5c0:	svclt	0x0000469f
    f5c4:	andhi	pc, r0, pc, lsr #7
    f5c8:	svcvc	0x00c1ebb0
    f5cc:	bl	10bf1d4 <verblevel@@Base+0x1089940>
    f5d0:	svclt	0x00280202
    f5d4:	sbcvc	lr, r1, r0, lsr #23
    f5d8:	svcvc	0x0081ebb0
    f5dc:	bl	10bf1e4 <verblevel@@Base+0x1089950>
    f5e0:	svclt	0x00280202
    f5e4:	addvc	lr, r1, r0, lsr #23
    f5e8:	svcvc	0x0041ebb0
    f5ec:	bl	10bf1f4 <verblevel@@Base+0x1089960>
    f5f0:	svclt	0x00280202
    f5f4:	subvc	lr, r1, r0, lsr #23
    f5f8:	svcvc	0x0001ebb0
    f5fc:	bl	10bf204 <verblevel@@Base+0x1089970>
    f600:	svclt	0x00280202
    f604:	andvc	lr, r1, r0, lsr #23
    f608:	svcvs	0x00c1ebb0
    f60c:	bl	10bf214 <verblevel@@Base+0x1089980>
    f610:	svclt	0x00280202
    f614:	sbcvs	lr, r1, r0, lsr #23
    f618:	svcvs	0x0081ebb0
    f61c:	bl	10bf224 <verblevel@@Base+0x1089990>
    f620:	svclt	0x00280202
    f624:	addvs	lr, r1, r0, lsr #23
    f628:	svcvs	0x0041ebb0
    f62c:	bl	10bf234 <verblevel@@Base+0x10899a0>
    f630:	svclt	0x00280202
    f634:	subvs	lr, r1, r0, lsr #23
    f638:	svcvs	0x0001ebb0
    f63c:	bl	10bf244 <verblevel@@Base+0x10899b0>
    f640:	svclt	0x00280202
    f644:	andvs	lr, r1, r0, lsr #23
    f648:	svcpl	0x00c1ebb0
    f64c:	bl	10bf254 <verblevel@@Base+0x10899c0>
    f650:	svclt	0x00280202
    f654:	sbcpl	lr, r1, r0, lsr #23
    f658:	svcpl	0x0081ebb0
    f65c:	bl	10bf264 <verblevel@@Base+0x10899d0>
    f660:	svclt	0x00280202
    f664:	addpl	lr, r1, r0, lsr #23
    f668:	svcpl	0x0041ebb0
    f66c:	bl	10bf274 <verblevel@@Base+0x10899e0>
    f670:	svclt	0x00280202
    f674:	subpl	lr, r1, r0, lsr #23
    f678:	svcpl	0x0001ebb0
    f67c:	bl	10bf284 <verblevel@@Base+0x10899f0>
    f680:	svclt	0x00280202
    f684:	andpl	lr, r1, r0, lsr #23
    f688:	svcmi	0x00c1ebb0
    f68c:	bl	10bf294 <verblevel@@Base+0x1089a00>
    f690:	svclt	0x00280202
    f694:	sbcmi	lr, r1, r0, lsr #23
    f698:	svcmi	0x0081ebb0
    f69c:	bl	10bf2a4 <verblevel@@Base+0x1089a10>
    f6a0:	svclt	0x00280202
    f6a4:	addmi	lr, r1, r0, lsr #23
    f6a8:	svcmi	0x0041ebb0
    f6ac:	bl	10bf2b4 <verblevel@@Base+0x1089a20>
    f6b0:	svclt	0x00280202
    f6b4:	submi	lr, r1, r0, lsr #23
    f6b8:	svcmi	0x0001ebb0
    f6bc:	bl	10bf2c4 <verblevel@@Base+0x1089a30>
    f6c0:	svclt	0x00280202
    f6c4:	andmi	lr, r1, r0, lsr #23
    f6c8:	svccc	0x00c1ebb0
    f6cc:	bl	10bf2d4 <verblevel@@Base+0x1089a40>
    f6d0:	svclt	0x00280202
    f6d4:	sbccc	lr, r1, r0, lsr #23
    f6d8:	svccc	0x0081ebb0
    f6dc:	bl	10bf2e4 <verblevel@@Base+0x1089a50>
    f6e0:	svclt	0x00280202
    f6e4:	addcc	lr, r1, r0, lsr #23
    f6e8:	svccc	0x0041ebb0
    f6ec:	bl	10bf2f4 <verblevel@@Base+0x1089a60>
    f6f0:	svclt	0x00280202
    f6f4:	subcc	lr, r1, r0, lsr #23
    f6f8:	svccc	0x0001ebb0
    f6fc:	bl	10bf304 <verblevel@@Base+0x1089a70>
    f700:	svclt	0x00280202
    f704:	andcc	lr, r1, r0, lsr #23
    f708:	svccs	0x00c1ebb0
    f70c:	bl	10bf314 <verblevel@@Base+0x1089a80>
    f710:	svclt	0x00280202
    f714:	sbccs	lr, r1, r0, lsr #23
    f718:	svccs	0x0081ebb0
    f71c:	bl	10bf324 <verblevel@@Base+0x1089a90>
    f720:	svclt	0x00280202
    f724:	addcs	lr, r1, r0, lsr #23
    f728:	svccs	0x0041ebb0
    f72c:	bl	10bf334 <verblevel@@Base+0x1089aa0>
    f730:	svclt	0x00280202
    f734:	subcs	lr, r1, r0, lsr #23
    f738:	svccs	0x0001ebb0
    f73c:	bl	10bf344 <verblevel@@Base+0x1089ab0>
    f740:	svclt	0x00280202
    f744:	andcs	lr, r1, r0, lsr #23
    f748:	svcne	0x00c1ebb0
    f74c:	bl	10bf354 <verblevel@@Base+0x1089ac0>
    f750:	svclt	0x00280202
    f754:	sbcne	lr, r1, r0, lsr #23
    f758:	svcne	0x0081ebb0
    f75c:	bl	10bf364 <verblevel@@Base+0x1089ad0>
    f760:	svclt	0x00280202
    f764:	addne	lr, r1, r0, lsr #23
    f768:	svcne	0x0041ebb0
    f76c:	bl	10bf374 <verblevel@@Base+0x1089ae0>
    f770:	svclt	0x00280202
    f774:	subne	lr, r1, r0, lsr #23
    f778:	svcne	0x0001ebb0
    f77c:	bl	10bf384 <verblevel@@Base+0x1089af0>
    f780:	svclt	0x00280202
    f784:	andne	lr, r1, r0, lsr #23
    f788:	svceq	0x00c1ebb0
    f78c:	bl	10bf394 <verblevel@@Base+0x1089b00>
    f790:	svclt	0x00280202
    f794:	sbceq	lr, r1, r0, lsr #23
    f798:	svceq	0x0081ebb0
    f79c:	bl	10bf3a4 <verblevel@@Base+0x1089b10>
    f7a0:	svclt	0x00280202
    f7a4:	addeq	lr, r1, r0, lsr #23
    f7a8:	svceq	0x0041ebb0
    f7ac:	bl	10bf3b4 <verblevel@@Base+0x1089b20>
    f7b0:	svclt	0x00280202
    f7b4:	subeq	lr, r1, r0, lsr #23
    f7b8:	svceq	0x0001ebb0
    f7bc:	bl	10bf3c4 <verblevel@@Base+0x1089b30>
    f7c0:	svclt	0x00280202
    f7c4:	andeq	lr, r1, r0, lsr #23
    f7c8:			; <UNDEFINED> instruction: 0x47704610
    f7cc:	andcs	fp, r1, ip, lsl #30
    f7d0:	ldrbmi	r2, [r0, -r0]!
    f7d4:			; <UNDEFINED> instruction: 0xf281fab1
    f7d8:	andseq	pc, pc, #-2147483600	; 0x80000030
    f7dc:			; <UNDEFINED> instruction: 0xf002fa20
    f7e0:	tstlt	r8, r0, ror r7
    f7e4:	rscscc	pc, pc, pc, asr #32
    f7e8:	stmdalt	lr, {ip, sp, lr, pc}
    f7ec:	rscsle	r2, r8, r0, lsl #18
    f7f0:	andmi	lr, r3, sp, lsr #18
    f7f4:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    f7f8:			; <UNDEFINED> instruction: 0x4006e8bd
    f7fc:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    f800:	smlatbeq	r3, r1, fp, lr
    f804:	svclt	0x00004770
    f808:			; <UNDEFINED> instruction: 0xf04fb502
    f80c:			; <UNDEFINED> instruction: 0xf7f60008
    f810:	stclt	14, cr14, [r2, #-240]	; 0xffffff10
    f814:	mvnsmi	lr, #737280	; 0xb4000
    f818:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    f81c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    f820:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    f824:	mrc	7, 0, APSR_nzcv, cr4, cr6, {7}
    f828:	blne	1da0a24 <verblevel@@Base+0x1d6b190>
    f82c:	strhle	r1, [sl], -r6
    f830:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    f834:	svccc	0x0004f855
    f838:	strbmi	r3, [sl], -r1, lsl #8
    f83c:	ldrtmi	r4, [r8], -r1, asr #12
    f840:	adcmi	r4, r6, #152, 14	; 0x2600000
    f844:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    f848:	svclt	0x000083f8
    f84c:	strdeq	sp, [r1], -lr
    f850:	strdeq	sp, [r1], -r4
    f854:	svclt	0x00004770

Disassembly of section .fini:

0000f858 <.fini>:
    f858:	push	{r3, lr}
    f85c:	pop	{r3, pc}
