<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>EDA Netlist Writer Messages</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<div class="messages"><ul><li class="info_message">Info: *******************************************************************</li><li class="info_message">Info: Running Quartus II 64-Bit EDA Netlist Writer<ul><li class="info_message">Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition</li><li class="info_message">Info: Processing started: Wed Jan 15 23:53:57 2014</li></ul></li><li class="info_message">Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGA_clock -c FPGA_clock</li><li class="warning_message">Warning (202000): An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It&apos;s required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool.</li><li class="info_message">Info (204019): Generated file FPGA_clock_6_1200mv_85c_slow.vo in folder &quot;/home/brandon/Dropbox/engineering/FPGA clock/FPGA/simulation/modelsim/&quot; for EDA simulation tool</li><li class="warning_message">Warning (202000): An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It&apos;s required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool.</li><li class="info_message">Info (204019): Generated file FPGA_clock_6_1200mv_0c_slow.vo in folder &quot;/home/brandon/Dropbox/engineering/FPGA clock/FPGA/simulation/modelsim/&quot; for EDA simulation tool</li><li class="warning_message">Warning (202000): An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It&apos;s required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool.</li><li class="info_message">Info (204019): Generated file FPGA_clock_min_1200mv_0c_fast.vo in folder &quot;/home/brandon/Dropbox/engineering/FPGA clock/FPGA/simulation/modelsim/&quot; for EDA simulation tool</li><li class="warning_message">Warning (202000): An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It&apos;s required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool.</li><li class="info_message">Info (204019): Generated file FPGA_clock.vo in folder &quot;/home/brandon/Dropbox/engineering/FPGA clock/FPGA/simulation/modelsim/&quot; for EDA simulation tool</li><li class="info_message">Info (204019): Generated file FPGA_clock_6_1200mv_85c_v_slow.sdo in folder &quot;/home/brandon/Dropbox/engineering/FPGA clock/FPGA/simulation/modelsim/&quot; for EDA simulation tool</li><li class="info_message">Info (204019): Generated file FPGA_clock_6_1200mv_0c_v_slow.sdo in folder &quot;/home/brandon/Dropbox/engineering/FPGA clock/FPGA/simulation/modelsim/&quot; for EDA simulation tool</li><li class="info_message">Info (204019): Generated file FPGA_clock_min_1200mv_0c_v_fast.sdo in folder &quot;/home/brandon/Dropbox/engineering/FPGA clock/FPGA/simulation/modelsim/&quot; for EDA simulation tool</li><li class="info_message">Info (204019): Generated file FPGA_clock_v.sdo in folder &quot;/home/brandon/Dropbox/engineering/FPGA clock/FPGA/simulation/modelsim/&quot; for EDA simulation tool</li><li class="info_message">Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings<ul><li class="info_message">Info: Peak virtual memory: 872 megabytes</li><li class="info_message">Info: Processing ended: Wed Jan 15 23:53:59 2014</li><li class="info_message">Info: Elapsed time: 00:00:02</li><li class="info_message">Info: Total CPU time (on all processors): 00:00:02</li></ul></li></ul></div>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
