{"vcs1":{"timestamp_begin":1681613725.818565325, "rt":1.40, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1681613727.257327084, "rt":1.33, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681613728.757362718, "rt":1.15, "ut":0.06, "st":0.32}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681613725.516257809}
{"VCS_COMP_START_TIME": 1681613725.516257809}
{"VCS_COMP_END_TIME": 1681613730.939802601}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338300}}
{"stitch_vcselab": {"peak_mem": 222604}}
