// Seed: 3007202811
module module_0 (
    input wire id_0,
    input supply1 id_1,
    input wor id_2,
    output wor id_3,
    input tri0 id_4,
    output uwire id_5,
    input wand id_6,
    input tri1 id_7,
    input supply0 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input supply1 id_11,
    input wire id_12,
    output uwire id_13
);
  assign id_3 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    output supply0 id_2,
    output wand id_3,
    output supply1 id_4,
    input uwire id_5,
    input wor id_6,
    input wire id_7,
    input wor id_8,
    input tri id_9,
    output supply1 id_10,
    input tri id_11,
    input supply1 id_12,
    input uwire id_13
    , id_17,
    input wand id_14,
    output tri0 id_15
);
  wire id_18;
  module_0(
      id_7, id_11, id_6, id_2, id_13, id_3, id_6, id_7, id_11, id_5, id_5, id_5, id_14, id_2
  );
endmodule
