#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Nov 15 12:45:59 2016
# Process ID: 5892
# Current directory: C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1
# Command line: vivado.exe -log Complete_Chip.vds -mode batch -messageDb vivado.pb -notrace -source Complete_Chip.tcl
# Log file: C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1/Complete_Chip.vds
# Journal file: C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Complete_Chip.tcl -notrace
