Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Sep 26 12:09:05 2024
| Host         : PC-Daniel running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ejemplo_timing_summary_routed.rpt -pb ejemplo_timing_summary_routed.pb -rpx ejemplo_timing_summary_routed.rpx -warn_on_violation
| Design       : ejemplo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-9    Warning   Small multiplier               11          
TIMING-18  Warning   Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.807        0.000                      0                   23        0.312        0.000                      0                   23        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.807        0.000                      0                   23        0.312        0.000                      0                   23        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.807ns  (required time - arrival time)
  Source:                 rB_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 3.436ns (47.315%)  route 3.826ns (52.685%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.635     5.238    clk_IBUF_BUFG
    SLICE_X8Y81          FDRE                                         r  rB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.518     5.756 r  rB_reg[1]/Q
                         net (fo=32, routed)          0.815     6.571    rB[1]
    SLICE_X6Y81          LUT2 (Prop_lut2_I0_O)        0.148     6.719 r  rD[2]_i_27/O
                         net (fo=1, routed)           0.722     7.441    rD[2]_i_27_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.611     8.052 r  rD_reg[2]_i_15/O[1]
                         net (fo=3, routed)           0.619     8.671    rD_reg[2]_i_15_n_6
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.303     8.974 r  rD[2]_i_16/O
                         net (fo=1, routed)           0.000     8.974    rD[2]_i_16_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.229 r  rD_reg[2]_i_10/O[3]
                         net (fo=3, routed)           0.824    10.053    rD_reg[2]_i_10_n_4
    SLICE_X6Y84          LUT6 (Prop_lut6_I0_O)        0.307    10.360 r  rD[7]_i_15/O
                         net (fo=1, routed)           0.408    10.768    rD[7]_i_15_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124    10.892 r  rD[7]_i_7/O
                         net (fo=1, routed)           0.000    10.892    rD[7]_i_7_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.139 r  rD_reg[7]_i_3/O[0]
                         net (fo=2, routed)           0.438    11.577    rD_reg[7]_i_3_n_7
    SLICE_X4Y84          LUT4 (Prop_lut4_I1_O)        0.299    11.876 r  rD[6]_i_3/O
                         net (fo=1, routed)           0.000    11.876    rD[6]_i_3_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.277 r  rD_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.277    rD_reg[6]_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.500 r  rD_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.500    rD0[7]
    SLICE_X4Y85          FDRE                                         r  rD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.598    15.021    clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  rD_reg[7]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y85          FDRE (Setup_fdre_C_D)        0.062    15.306    rD_reg[7]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                         -12.500    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             3.182ns  (required time - arrival time)
  Source:                 rB_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.886ns  (logic 3.060ns (44.438%)  route 3.826ns (55.562%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.635     5.238    clk_IBUF_BUFG
    SLICE_X8Y81          FDRE                                         r  rB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.518     5.756 r  rB_reg[1]/Q
                         net (fo=32, routed)          0.815     6.571    rB[1]
    SLICE_X6Y81          LUT2 (Prop_lut2_I0_O)        0.148     6.719 r  rD[2]_i_27/O
                         net (fo=1, routed)           0.722     7.441    rD[2]_i_27_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.611     8.052 r  rD_reg[2]_i_15/O[1]
                         net (fo=3, routed)           0.619     8.671    rD_reg[2]_i_15_n_6
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.303     8.974 r  rD[2]_i_16/O
                         net (fo=1, routed)           0.000     8.974    rD[2]_i_16_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.229 r  rD_reg[2]_i_10/O[3]
                         net (fo=3, routed)           0.824    10.053    rD_reg[2]_i_10_n_4
    SLICE_X6Y84          LUT6 (Prop_lut6_I0_O)        0.307    10.360 r  rD[7]_i_15/O
                         net (fo=1, routed)           0.408    10.768    rD[7]_i_15_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124    10.892 r  rD[7]_i_7/O
                         net (fo=1, routed)           0.000    10.892    rD[7]_i_7_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.139 r  rD_reg[7]_i_3/O[0]
                         net (fo=2, routed)           0.438    11.577    rD_reg[7]_i_3_n_7
    SLICE_X4Y84          LUT4 (Prop_lut4_I1_O)        0.299    11.876 r  rD[6]_i_3/O
                         net (fo=1, routed)           0.000    11.876    rD[6]_i_3_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.124 r  rD_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.124    rD0[6]
    SLICE_X4Y84          FDRE                                         r  rD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.597    15.020    clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  rD_reg[6]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X4Y84          FDRE (Setup_fdre_C_D)        0.062    15.305    rD_reg[6]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -12.124    
  -------------------------------------------------------------------
                         slack                                  3.182    

Slack (MET) :             3.744ns  (required time - arrival time)
  Source:                 rB_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 3.001ns (47.457%)  route 3.323ns (52.543%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.635     5.238    clk_IBUF_BUFG
    SLICE_X8Y81          FDRE                                         r  rB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.518     5.756 r  rB_reg[1]/Q
                         net (fo=32, routed)          1.259     7.015    rB[1]
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.124     7.139 r  rD[2]_i_36/O
                         net (fo=1, routed)           0.000     7.139    rD[2]_i_36_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.719 r  rD_reg[2]_i_25/O[2]
                         net (fo=1, routed)           0.662     8.381    rD_reg[2]_i_25_n_5
    SLICE_X6Y82          LUT2 (Prop_lut2_I1_O)        0.302     8.683 r  rD[2]_i_17/O
                         net (fo=1, routed)           0.000     8.683    rD[2]_i_17_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     8.933 r  rD_reg[2]_i_10/O[2]
                         net (fo=5, routed)           0.674     9.606    rD_reg[2]_i_10_n_5
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.301     9.907 r  rD[2]_i_13/O
                         net (fo=1, routed)           0.296    10.203    rD[2]_i_13_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.327 r  rD[2]_i_6/O
                         net (fo=1, routed)           0.000    10.327    rD[2]_i_6_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.575 r  rD_reg[2]_i_1/O[3]
                         net (fo=2, routed)           0.432    11.007    rD_reg[2]_i_1_n_4
    SLICE_X4Y84          LUT2 (Prop_lut2_I0_O)        0.306    11.313 r  rD[6]_i_4/O
                         net (fo=1, routed)           0.000    11.313    rD[6]_i_4_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.561 r  rD_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.561    rD0[5]
    SLICE_X4Y84          FDRE                                         r  rD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.597    15.020    clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  rD_reg[5]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X4Y84          FDRE (Setup_fdre_C_D)        0.062    15.305    rD_reg[5]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -11.561    
  -------------------------------------------------------------------
                         slack                                  3.744    

Slack (MET) :             4.569ns  (required time - arrival time)
  Source:                 rB_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 3.180ns (57.835%)  route 2.318ns (42.165%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.635     5.238    clk_IBUF_BUFG
    SLICE_X8Y81          FDRE                                         r  rB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.518     5.756 r  rB_reg[1]/Q
                         net (fo=32, routed)          0.605     6.360    rB[1]
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.124     6.484 r  rD[2]_i_24/O
                         net (fo=1, routed)           0.000     6.484    rD[2]_i_24_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.064 r  rD_reg[2]_i_11/O[2]
                         net (fo=2, routed)           0.438     7.503    rD_reg[2]_i_11_n_5
    SLICE_X6Y82          LUT2 (Prop_lut2_I0_O)        0.302     7.805 r  rD[2]_i_19/O
                         net (fo=1, routed)           0.000     7.805    rD[2]_i_19_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.057 r  rD_reg[2]_i_10/O[0]
                         net (fo=11, routed)          0.759     8.815    rD_reg[2]_i_10_n_7
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.295     9.110 r  rD[2]_i_8/O
                         net (fo=1, routed)           0.000     9.110    rD[2]_i_8_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.690 r  rD_reg[2]_i_1/O[2]
                         net (fo=2, routed)           0.517    10.207    rD_reg[2]_i_1_n_5
    SLICE_X4Y84          LUT3 (Prop_lut3_I0_O)        0.302    10.509 r  rD[6]_i_5/O
                         net (fo=1, routed)           0.000    10.509    rD[6]_i_5_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.736 r  rD_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.736    rD0[4]
    SLICE_X4Y84          FDRE                                         r  rD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.597    15.020    clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  rD_reg[4]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X4Y84          FDRE (Setup_fdre_C_D)        0.062    15.305    rD_reg[4]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -10.736    
  -------------------------------------------------------------------
                         slack                                  4.569    

Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 rB_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 2.848ns (53.630%)  route 2.462ns (46.370%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.635     5.238    clk_IBUF_BUFG
    SLICE_X8Y81          FDRE                                         r  rB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.518     5.756 r  rB_reg[1]/Q
                         net (fo=32, routed)          0.605     6.360    rB[1]
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.124     6.484 r  rD[2]_i_24/O
                         net (fo=1, routed)           0.000     6.484    rD[2]_i_24_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.064 r  rD_reg[2]_i_11/O[2]
                         net (fo=2, routed)           0.438     7.503    rD_reg[2]_i_11_n_5
    SLICE_X6Y82          LUT2 (Prop_lut2_I0_O)        0.302     7.805 r  rD[2]_i_19/O
                         net (fo=1, routed)           0.000     7.805    rD[2]_i_19_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.057 r  rD_reg[2]_i_10/O[0]
                         net (fo=11, routed)          0.759     8.815    rD_reg[2]_i_10_n_7
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.295     9.110 r  rD[2]_i_8/O
                         net (fo=1, routed)           0.000     9.110    rD[2]_i_8_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.337 r  rD_reg[2]_i_1/O[1]
                         net (fo=2, routed)           0.661     9.998    rD_reg[2]_i_1_n_6
    SLICE_X4Y84          LUT3 (Prop_lut3_I0_O)        0.303    10.301 r  rD[6]_i_6/O
                         net (fo=1, routed)           0.000    10.301    rD[6]_i_6_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.548 r  rD_reg[6]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.548    rD0[3]
    SLICE_X4Y84          FDRE                                         r  rD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.597    15.020    clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  rD_reg[3]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X4Y84          FDRE (Setup_fdre_C_D)        0.062    15.305    rD_reg[3]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -10.548    
  -------------------------------------------------------------------
                         slack                                  4.757    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 rA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rC_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 2.357ns (47.234%)  route 2.633ns (52.766%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  rA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  rA_reg[1]/Q
                         net (fo=16, routed)          1.304     7.088    rA_reg_n_0_[1]
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.150     7.238 r  rC[2]_i_2/O
                         net (fo=1, routed)           0.660     7.897    rC[2]_i_2_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609     8.506 r  rC_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.506    rC_reg[2]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.728 r  rC_reg[6]_i_3/O[0]
                         net (fo=2, routed)           0.670     9.398    rC_reg[6]_i_3_n_7
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.299     9.697 r  rC[6]_i_5/O
                         net (fo=1, routed)           0.000     9.697    rC[6]_i_5_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.095 r  rC_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    rC_reg[6]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.318 r  rC_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.318    rC0[7]
    SLICE_X1Y88          FDRE                                         r  rC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.602    15.025    clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  rC_reg[7]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.062    15.326    rC_reg[7]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 rA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 2.088ns (44.228%)  route 2.633ns (55.772%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  rA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  rA_reg[1]/Q
                         net (fo=16, routed)          1.304     7.088    rA_reg_n_0_[1]
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.150     7.238 r  rC[2]_i_2/O
                         net (fo=1, routed)           0.660     7.897    rC[2]_i_2_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609     8.506 r  rC_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.506    rC_reg[2]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.728 r  rC_reg[6]_i_3/O[0]
                         net (fo=2, routed)           0.670     9.398    rC_reg[6]_i_3_n_7
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.299     9.697 r  rC[6]_i_5/O
                         net (fo=1, routed)           0.000     9.697    rC[6]_i_5_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.049 r  rC_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.049    rC0[6]
    SLICE_X1Y87          FDRE                                         r  rC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  rC_reg[6]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.062    15.325    rC_reg[6]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                         -10.049    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.381ns  (required time - arrival time)
  Source:                 rA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rC_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 1.984ns (42.971%)  route 2.633ns (57.029%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  rA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  rA_reg[1]/Q
                         net (fo=16, routed)          1.304     7.088    rA_reg_n_0_[1]
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.150     7.238 r  rC[2]_i_2/O
                         net (fo=1, routed)           0.660     7.897    rC[2]_i_2_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609     8.506 r  rC_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.506    rC_reg[2]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.728 r  rC_reg[6]_i_3/O[0]
                         net (fo=2, routed)           0.670     9.398    rC_reg[6]_i_3_n_7
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.299     9.697 r  rC[6]_i_5/O
                         net (fo=1, routed)           0.000     9.697    rC[6]_i_5_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     9.945 r  rC_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.945    rC0[5]
    SLICE_X1Y87          FDRE                                         r  rC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  rC_reg[5]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.062    15.325    rC_reg[5]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  5.381    

Slack (MET) :             5.410ns  (required time - arrival time)
  Source:                 rC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 2.221ns (47.889%)  route 2.417ns (52.111%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  rC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  rC_reg[5]/Q
                         net (fo=5, routed)           0.983     6.763    rC[5]
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.124     6.887 r  Y[2]_i_10/O
                         net (fo=1, routed)           0.812     7.699    Y[2]_i_10_n_0
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.124     7.823 r  Y[2]_i_6/O
                         net (fo=1, routed)           0.000     7.823    Y[2]_i_6_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.224 r  Y_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.224    Y_reg[2]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.446 r  Y_reg[7]_i_3/O[0]
                         net (fo=3, routed)           0.621     9.068    Y_reg[7]_i_3_n_7
    SLICE_X2Y84          LUT4 (Prop_lut4_I1_O)        0.299     9.367 r  Y[6]_i_3/O
                         net (fo=1, routed)           0.000     9.367    Y[6]_i_3_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.743 r  Y_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.743    Y_reg[6]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.962 r  Y_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.962    Y0[7]
    SLICE_X2Y85          FDRE                                         r  Y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.600    15.023    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  Y_reg[7]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y85          FDRE (Setup_fdre_C_D)        0.109    15.371    Y_reg[7]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                  5.410    

Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 rC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.298ns  (logic 1.881ns (43.766%)  route 2.417ns (56.234%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  rC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  rC_reg[5]/Q
                         net (fo=5, routed)           0.983     6.763    rC[5]
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.124     6.887 r  Y[2]_i_10/O
                         net (fo=1, routed)           0.812     7.699    Y[2]_i_10_n_0
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.124     7.823 r  Y[2]_i_6/O
                         net (fo=1, routed)           0.000     7.823    Y[2]_i_6_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.224 r  Y_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.224    Y_reg[2]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.446 r  Y_reg[7]_i_3/O[0]
                         net (fo=3, routed)           0.621     9.068    Y_reg[7]_i_3_n_7
    SLICE_X2Y84          LUT4 (Prop_lut4_I1_O)        0.299     9.367 r  Y[6]_i_3/O
                         net (fo=1, routed)           0.000     9.367    Y[6]_i_3_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.622 r  Y_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.622    Y0[6]
    SLICE_X2Y84          FDRE                                         r  Y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599    15.022    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  Y_reg[6]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y84          FDRE (Setup_fdre_C_D)        0.109    15.370    Y_reg[6]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  5.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 rC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.208ns (46.921%)  route 0.235ns (53.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  rC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  rC_reg[0]/Q
                         net (fo=10, routed)          0.235     1.920    rC[0]
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.044     1.964 r  Y[1]_i_1/O
                         net (fo=1, routed)           0.000     1.964    Y0[1]
    SLICE_X2Y87          FDRE                                         r  Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  Y_reg[1]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.131     1.651    Y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 rC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.040%)  route 0.235ns (52.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  rC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  rC_reg[0]/Q
                         net (fo=10, routed)          0.235     1.920    rC[0]
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.045     1.965 r  Y[0]_i_1/O
                         net (fo=1, routed)           0.000     1.965    Y0[0]
    SLICE_X2Y87          FDRE                                         r  Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  Y_reg[0]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.120     1.640    Y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 rD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.252ns (50.582%)  route 0.246ns (49.418%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  rD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  rD_reg[4]/Q
                         net (fo=4, routed)           0.246     1.906    rD[4]
    SLICE_X2Y84          LUT3 (Prop_lut3_I2_O)        0.045     1.951 r  Y[6]_i_5/O
                         net (fo=1, routed)           0.000     1.951    Y[6]_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.017 r  Y_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.017    Y0[4]
    SLICE_X2Y84          FDRE                                         r  Y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  Y_reg[4]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.134     1.690    Y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 rD_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.250ns (49.757%)  route 0.252ns (50.243%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  rD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  rD_reg[6]/Q
                         net (fo=1, routed)           0.252     1.912    rD[6]
    SLICE_X2Y84          LUT4 (Prop_lut4_I3_O)        0.045     1.957 r  Y[6]_i_3/O
                         net (fo=1, routed)           0.000     1.957    Y[6]_i_3_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.021 r  Y_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.021    Y0[6]
    SLICE_X2Y84          FDRE                                         r  Y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  Y_reg[6]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.134     1.690    Y_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 rD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.256ns (53.080%)  route 0.226ns (46.920%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  rD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  rD_reg[2]/Q
                         net (fo=9, routed)           0.226     1.886    rD[2]
    SLICE_X3Y85          LUT4 (Prop_lut4_I1_O)        0.045     1.931 r  Y[2]_i_9/O
                         net (fo=1, routed)           0.000     1.931    Y[2]_i_9_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.001 r  Y_reg[2]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.001    Y0[2]
    SLICE_X3Y85          FDRE                                         r  Y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  Y_reg[2]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.105     1.662    Y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 rA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.084%)  route 0.285ns (66.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  rA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  rA_reg[0]/Q
                         net (fo=15, routed)          0.285     1.948    rA_reg_n_0_[0]
    SLICE_X2Y87          FDRE                                         r  rC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  rC_reg[0]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.052     1.587    rC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 rC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.279ns (54.721%)  route 0.231ns (45.279%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  rC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  rC_reg[0]/Q
                         net (fo=10, routed)          0.231     1.915    rC[0]
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.045     1.960 r  Y[7]_i_2/O
                         net (fo=1, routed)           0.000     1.960    Y[7]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.030 r  Y_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.030    Y0[7]
    SLICE_X2Y85          FDRE                                         r  Y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  Y_reg[7]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.134     1.668    Y_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 rD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.256ns (44.670%)  route 0.317ns (55.330%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  rD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  rD_reg[3]/Q
                         net (fo=5, routed)           0.317     1.976    rD[3]
    SLICE_X2Y84          LUT3 (Prop_lut3_I2_O)        0.045     2.021 r  Y[6]_i_6/O
                         net (fo=1, routed)           0.000     2.021    Y[6]_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.091 r  Y_reg[6]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.091    Y0[3]
    SLICE_X2Y84          FDRE                                         r  Y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  Y_reg[3]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.134     1.690    Y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 rD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.337ns (57.784%)  route 0.246ns (42.216%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  rD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  rD_reg[4]/Q
                         net (fo=4, routed)           0.246     1.906    rD[4]
    SLICE_X2Y84          LUT3 (Prop_lut3_I2_O)        0.045     1.951 r  Y[6]_i_5/O
                         net (fo=1, routed)           0.000     1.951    Y[6]_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.151     2.102 r  Y_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.102    Y0[5]
    SLICE_X2Y84          FDRE                                         r  Y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  Y_reg[5]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.134     1.690    Y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 rB_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.249ns (46.513%)  route 0.286ns (53.487%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.596     1.515    clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  rB_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  rB_reg[6]/Q
                         net (fo=8, routed)           0.286     1.943    rB[6]
    SLICE_X4Y84          LUT4 (Prop_lut4_I3_O)        0.045     1.988 r  rD[6]_i_3/O
                         net (fo=1, routed)           0.000     1.988    rD[6]_i_3_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.051 r  rD_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.051    rD0[6]
    SLICE_X4Y84          FDRE                                         r  rD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.868     2.033    clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  rD_reg[6]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X4Y84          FDRE (Hold_fdre_C_D)         0.105     1.637    rD_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.413    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     Y_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     Y_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     Y_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     Y_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     Y_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     Y_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     Y_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     Y_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y89     rA_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     Y_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     Y_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     Y_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     Y_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     Y_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     Y_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     Y_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     Y_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     Y_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     Y_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     Y_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     Y_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     Y_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     Y_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     Y_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     Y_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     Y_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     Y_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     Y_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     Y_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.744ns  (logic 4.202ns (62.305%)  route 2.542ns (37.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.478     5.802 r  Y_reg[1]/Q
                         net (fo=1, routed)           2.542     8.344    Y_OBUF[1]
    J13                  OBUF (Prop_obuf_I_O)         3.724    12.067 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.067    Y[1]
    J13                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.475ns  (logic 4.073ns (62.911%)  route 2.401ns (37.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  Y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     5.839 r  Y_reg[6]/Q
                         net (fo=1, routed)           2.401     8.240    Y_OBUF[6]
    U16                  OBUF (Prop_obuf_I_O)         3.555    11.795 r  Y_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.795    Y[6]
    U16                                                               r  Y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.466ns  (logic 4.038ns (62.453%)  route 2.428ns (37.547%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  Y_reg[0]/Q
                         net (fo=1, routed)           2.428     8.270    Y_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.790 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.790    Y[0]
    H17                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.428ns  (logic 4.070ns (63.310%)  route 2.359ns (36.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  Y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     5.839 r  Y_reg[4]/Q
                         net (fo=1, routed)           2.359     8.197    Y_OBUF[4]
    V17                  OBUF (Prop_obuf_I_O)         3.552    11.749 r  Y_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.749    Y[4]
    V17                                                               r  Y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.378ns  (logic 4.073ns (63.859%)  route 2.305ns (36.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  Y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     5.839 r  Y_reg[5]/Q
                         net (fo=1, routed)           2.305     8.144    Y_OBUF[5]
    U17                  OBUF (Prop_obuf_I_O)         3.555    11.699 r  Y_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.699    Y[5]
    U17                                                               r  Y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.361ns  (logic 4.066ns (63.915%)  route 2.295ns (36.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  Y_reg[7]/Q
                         net (fo=1, routed)           2.295     8.136    Y_OBUF[7]
    V16                  OBUF (Prop_obuf_I_O)         3.548    11.684 r  Y_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.684    Y[7]
    V16                                                               r  Y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.906ns  (logic 4.070ns (68.906%)  route 1.836ns (31.094%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     5.839 r  Y_reg[3]/Q
                         net (fo=1, routed)           1.836     7.675    Y_OBUF[3]
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.227 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.227    Y[3]
    R18                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.811ns  (logic 4.007ns (68.946%)  route 1.805ns (31.054%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  Y_reg[2]/Q
                         net (fo=1, routed)           1.805     7.583    Y_OBUF[2]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.134 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.134    Y[2]
    N14                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.775ns  (logic 1.392ns (78.442%)  route 0.383ns (21.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Y_reg[2]/Q
                         net (fo=1, routed)           0.383     2.043    Y_OBUF[2]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.294 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.294    Y[2]
    N14                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.817ns  (logic 1.416ns (77.958%)  route 0.400ns (22.042%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  Y_reg[3]/Q
                         net (fo=1, routed)           0.400     2.084    Y_OBUF[3]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.336 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.336    Y[3]
    R18                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 1.385ns (69.157%)  route 0.618ns (30.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  Y_reg[0]/Q
                         net (fo=1, routed)           0.618     2.302    Y_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.524 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.524    Y[0]
    H17                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.412ns (70.066%)  route 0.603ns (29.934%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  Y_reg[7]/Q
                         net (fo=1, routed)           0.603     2.287    Y_OBUF[7]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.535 r  Y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.535    Y[7]
    V16                                                               r  Y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.420ns (69.736%)  route 0.616ns (30.264%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  Y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  Y_reg[5]/Q
                         net (fo=1, routed)           0.616     2.299    Y_OBUF[5]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.555 r  Y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.555    Y[5]
    U17                                                               r  Y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.068ns  (logic 1.416ns (68.494%)  route 0.652ns (31.506%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  Y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  Y_reg[4]/Q
                         net (fo=1, routed)           0.652     2.335    Y_OBUF[4]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.587 r  Y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.587    Y[4]
    V17                                                               r  Y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.420ns (67.189%)  route 0.693ns (32.811%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  Y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  Y_reg[6]/Q
                         net (fo=1, routed)           0.693     2.377    Y_OBUF[6]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.633 r  Y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.633    Y[6]
    U16                                                               r  Y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.171ns  (logic 1.454ns (66.977%)  route 0.717ns (33.023%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.148     1.668 r  Y_reg[1]/Q
                         net (fo=1, routed)           0.717     2.385    Y_OBUF[1]
    J13                  OBUF (Prop_obuf_I_O)         1.306     3.692 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.692    Y[1]
    J13                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[4]
                            (input port)
  Destination:            rB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.346ns  (logic 1.467ns (27.432%)  route 3.880ns (72.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  B_IBUF[4]_inst/O
                         net (fo=1, routed)           3.880     5.346    B_IBUF[4]
    SLICE_X7Y84          FDRE                                         r  rB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.597     5.020    clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  rB_reg[4]/C

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            rB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.234ns  (logic 0.982ns (18.765%)  route 4.251ns (81.235%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  B_IBUF[0]_inst/O
                         net (fo=1, routed)           4.251     5.234    B_IBUF[0]
    SLICE_X7Y80          FDRE                                         r  rB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.592     5.015    clk_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  rB_reg[0]/C

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            rB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.073ns  (logic 0.967ns (19.062%)  route 4.106ns (80.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  B_IBUF[1]_inst/O
                         net (fo=1, routed)           4.106     5.073    B_IBUF[1]
    SLICE_X8Y81          FDRE                                         r  rB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.514     4.937    clk_IBUF_BUFG
    SLICE_X8Y81          FDRE                                         r  rB_reg[1]/C

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            rB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.259ns  (logic 1.502ns (46.093%)  route 1.757ns (53.907%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  B_IBUF[3]_inst/O
                         net (fo=1, routed)           1.757     3.259    B_IBUF[3]
    SLICE_X4Y81          FDRE                                         r  rB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.593     5.016    clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  rB_reg[3]/C

Slack:                    inf
  Source:                 B[5]
                            (input port)
  Destination:            rB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.235ns  (logic 1.523ns (47.085%)  route 1.712ns (52.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  B[5] (IN)
                         net (fo=0)                   0.000     0.000    B[5]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  B_IBUF[5]_inst/O
                         net (fo=1, routed)           1.712     3.235    B_IBUF[5]
    SLICE_X4Y81          FDRE                                         r  rB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.593     5.016    clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  rB_reg[5]/C

Slack:                    inf
  Source:                 B[7]
                            (input port)
  Destination:            rB_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.235ns  (logic 1.524ns (47.119%)  route 1.711ns (52.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  B[7] (IN)
                         net (fo=0)                   0.000     0.000    B[7]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  B_IBUF[7]_inst/O
                         net (fo=1, routed)           1.711     3.235    B_IBUF[7]
    SLICE_X2Y81          FDRE                                         r  rB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.595     5.018    clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  rB_reg[7]/C

Slack:                    inf
  Source:                 B[6]
                            (input port)
  Destination:            rB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.182ns  (logic 1.510ns (47.447%)  route 1.672ns (52.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  B[6] (IN)
                         net (fo=0)                   0.000     0.000    B[6]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  B_IBUF[6]_inst/O
                         net (fo=1, routed)           1.672     3.182    B_IBUF[6]
    SLICE_X4Y81          FDRE                                         r  rB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.593     5.016    clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  rB_reg[6]/C

Slack:                    inf
  Source:                 A[6]
                            (input port)
  Destination:            rA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.007ns  (logic 1.494ns (49.695%)  route 1.512ns (50.305%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  A[6] (IN)
                         net (fo=0)                   0.000     0.000    A[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  A_IBUF[6]_inst/O
                         net (fo=1, routed)           1.512     3.007    A_IBUF[6]
    SLICE_X0Y81          FDRE                                         r  rA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.595     5.018    clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  rA_reg[6]/C

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            rA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.806ns  (logic 1.477ns (52.646%)  route 1.329ns (47.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  A_IBUF[3]_inst/O
                         net (fo=1, routed)           1.329     2.806    A_IBUF[3]
    SLICE_X0Y83          FDRE                                         r  rA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.598     5.021    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  rA_reg[3]/C

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            rA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.723ns  (logic 1.493ns (54.809%)  route 1.231ns (45.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  A_IBUF[4]_inst/O
                         net (fo=1, routed)           1.231     2.723    A_IBUF[4]
    SLICE_X0Y83          FDRE                                         r  rA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.598     5.021    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  rA_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            rA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.253ns (46.269%)  route 0.294ns (53.731%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  A_IBUF[2]_inst/O
                         net (fo=1, routed)           0.294     0.547    A_IBUF[2]
    SLICE_X1Y87          FDRE                                         r  rA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  rA_reg[2]/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            rA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.247ns (45.233%)  route 0.300ns (54.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  A_IBUF[1]_inst/O
                         net (fo=1, routed)           0.300     0.547    A_IBUF[1]
    SLICE_X0Y93          FDRE                                         r  rA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  rA_reg[1]/C

Slack:                    inf
  Source:                 A[5]
                            (input port)
  Destination:            rA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.265ns (39.597%)  route 0.404ns (60.403%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  A[5] (IN)
                         net (fo=0)                   0.000     0.000    A[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  A_IBUF[5]_inst/O
                         net (fo=1, routed)           0.404     0.669    A_IBUF[5]
    SLICE_X1Y87          FDRE                                         r  rA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  rA_reg[5]/C

Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            rA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.275ns (39.603%)  route 0.420ns (60.397%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  A_IBUF[7]_inst/O
                         net (fo=1, routed)           0.420     0.696    A_IBUF[7]
    SLICE_X0Y88          FDRE                                         r  rA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  rA_reg[7]/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            rA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.245ns (34.459%)  route 0.467ns (65.541%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  A_IBUF[0]_inst/O
                         net (fo=1, routed)           0.467     0.712    A_IBUF[0]
    SLICE_X1Y89          FDRE                                         r  rA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  rA_reg[0]/C

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            rB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.250ns (33.635%)  route 0.493ns (66.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  B_IBUF[2]_inst/O
                         net (fo=1, routed)           0.493     0.743    B_IBUF[2]
    SLICE_X4Y80          FDRE                                         r  rB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  rB_reg[2]/C

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            rA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.260ns (34.848%)  route 0.487ns (65.152%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  A_IBUF[4]_inst/O
                         net (fo=1, routed)           0.487     0.747    A_IBUF[4]
    SLICE_X0Y83          FDRE                                         r  rA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  rA_reg[4]/C

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            rA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.245ns (31.068%)  route 0.544ns (68.932%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  A_IBUF[3]_inst/O
                         net (fo=1, routed)           0.544     0.789    A_IBUF[3]
    SLICE_X0Y83          FDRE                                         r  rA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  rA_reg[3]/C

Slack:                    inf
  Source:                 A[6]
                            (input port)
  Destination:            rA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.262ns (29.542%)  route 0.624ns (70.458%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  A[6] (IN)
                         net (fo=0)                   0.000     0.000    A[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  A_IBUF[6]_inst/O
                         net (fo=1, routed)           0.624     0.886    A_IBUF[6]
    SLICE_X0Y81          FDRE                                         r  rA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.868     2.033    clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  rA_reg[6]/C

Slack:                    inf
  Source:                 B[6]
                            (input port)
  Destination:            rB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.277ns (28.846%)  route 0.684ns (71.154%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  B[6] (IN)
                         net (fo=0)                   0.000     0.000    B[6]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  B_IBUF[6]_inst/O
                         net (fo=1, routed)           0.684     0.962    B_IBUF[6]
    SLICE_X4Y81          FDRE                                         r  rB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  rB_reg[6]/C





