# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1140 3.2e-05 512 230 250 520192 30.5959 13.3448 83.0581 418.088 545.307 545.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1470 0.000512 4096 90 280 37312 6.62883 37.3495 209.769 253.79 253.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1290 0.000256 4096 360 2030 63104 13.9898 474.831 419.3 908.17 908.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1140 0.000512 1024 300 850 30720 2.30931 1.66973 28.9436 60.7635 93.8052 93.8911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1610 0.001024 512 500 1640 15872 0.593152 0.366592 13.3358 13.2528 27.6479 27.7402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1450 6.4e-05 4096 140 4830 294784 46.2848 55.6136 5559.68 1677.09 7338.74 7338.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 810 3.2e-05 512 235 400 417792 42.3712 13.3304 110.412 418.166 584.522 584.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1710 6.4e-05 2048 350 3640 279040 43.6807 28.2804 2382.2 841.65 3295.94 3296.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1410 0.000512 4096 390 1210 32192 6.61901 144.581 229.407 380.651 380.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1280 0.000128 2048 220 980 137984 17.9569 14.3379 310.139 419.564 762.103 762.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1140 3.2e-05 512 230 250 520704 30.505 13.3732 95.0905 417.303 556.493 556.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1470 0.000512 4096 90 280 37296 6.61856 43.2556 209.498 259.413 259.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1290 0.000256 4096 360 2030 63072 13.9832 537.296 418.722 970.042 970.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1140 0.000512 1024 300 850 30528 2.31869 1.66093 33.356 60.2123 97.6644 97.7486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1610 0.001024 512 500 1640 15840 0.589152 0.362496 16.3855 13.1322 30.569 30.6593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1450 6.4e-05 4096 140 4830 294768 46.4238 55.7286 6415.85 1675.43 8193.51 8193.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 810 3.2e-05 512 235 400 414720 41.9193 13.2128 126.034 414.233 595.635 595.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1710 6.4e-05 2048 350 3640 278784 43.7899 28.3668 2790.06 837.51 3699.86 3699.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1410 0.000512 4096 390 1210 32184 6.62218 164.919 228.688 400.272 400.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1280 0.000128 2048 220 980 137664 18.0099 14.4355 351.054 418.936 802.537 802.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1140 3.2e-05 512 230 250 522240 30.6236 13.3954 99.466 419.433 563.138 563.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1470 0.000512 4096 90 280 37280 6.62243 45.1277 209.659 261.451 261.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1290 0.000256 4096 360 2030 63120 13.9981 562.024 419.429 995.493 995.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1140 0.000512 1024 300 850 30400 2.30208 1.6481 34.8829 60.2931 99.242 99.3305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1610 0.001024 512 500 1640 15680 0.585728 0.3592 16.8649 13.0884 30.9979 31.0864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1450 6.4e-05 4096 140 4830 294720 46.2772 55.6912 6671.45 1677.03 8450.53 8450.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 810 3.2e-05 512 235 400 419840 42.3814 13.3715 133.644 419.436 609.068 609.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1710 6.4e-05 2048 350 3640 279040 43.6413 28.3776 2907.4 843.689 3823.24 3823.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1410 0.000512 4096 390 1210 32160 6.61994 172.83 229.055 408.548 408.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1280 0.000128 2048 220 980 137920 17.9733 14.3557 367.633 419.515 819.578 819.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1140 3.2e-05 512 230 250 516096 30.53 13.2956 91.6282 416.735 552.403 552.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1470 0.000512 4096 90 280 37248 6.61888 41.7877 209.598 258.049 258.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1290 0.000256 4096 360 2030 63072 13.9892 523.766 419.301 957.099 957.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1140 0.000512 1024 300 850 30336 2.30099 1.65888 32.3683 59.4785 95.9258 96.0099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1610 0.001024 512 500 1640 15744 0.585728 0.358976 15.7754 13.0982 29.9161 30.0057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1450 6.4e-05 4096 140 4830 294912 46.1963 55.6109 6215.55 1677.63 7995.07 7995.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 810 3.2e-05 512 235 400 405504 42.2996 13.1265 120.146 412.618 588.431 588.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1710 6.4e-05 2048 350 3640 278784 43.5762 28.3892 2707.26 840.903 3620.26 3620.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1410 0.000512 4096 390 1210 32160 6.61914 160.77 228.921 396.354 396.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1280 0.000128 2048 220 980 137472 17.9464 14.3384 342.288 418.939 793.616 793.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1140 3.2e-05 512 230 250 518400 30.5238 13.3449 93.0692 416.528 553.682 553.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1470 0.000512 4096 90 280 37200 6.61914 42.397 209.357 258.415 258.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1290 0.000256 4096 360 2030 63100 13.995 530.823 419.087 963.947 964.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1140 0.000512 1024 300 850 30400 2.31997 1.65888 32.9322 60.1953 97.2252 97.3115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1610 0.001024 512 500 1640 15600 0.589984 0.363232 15.9175 13.09 30.0601 30.1514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1450 6.4e-05 4096 140 4830 294800 46.5491 55.7589 6285.12 1676.17 8063.68 8063.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 810 3.2e-05 512 235 400 409600 42.0348 13.1707 122.423 412.247 590.111 590.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1710 6.4e-05 2048 350 3640 278400 43.8102 28.3689 2729.58 837.25 3639.15 3639.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1410 0.000512 4096 390 1210 32100 6.61334 162.404 228.485 397.546 397.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1280 0.000128 2048 220 980 137600 18.0741 14.4301 346.061 418.834 797.502 797.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1140 3.2e-05 512 230 250 523264 30.4606 13.3717 97.9103 418.813 560.771 560.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1470 0.000512 4096 90 280 37184 6.6056 43.9398 209.347 259.935 259.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1290 0.000256 4096 360 2030 63056 13.9918 543.246 419.305 976.586 976.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1140 0.000512 1024 300 850 30016 2.29942 1.64109 33.4364 58.7042 96.1953 96.2806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1610 0.001024 512 500 1640 15680 0.588384 0.362944 16.4658 13.1518 30.6672 30.7598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1450 6.4e-05 4096 140 4830 294784 46.2916 55.6763 6408.06 1677.05 8187.15 8187.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 810 3.2e-05 512 235 400 415744 41.6252 13.1863 128.308 414.028 597.392 597.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1710 6.4e-05 2048 350 3640 278656 43.6324 28.3419 2795.92 837.524 3705.55 3705.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1410 0.000512 4096 390 1210 32144 6.62118 166.412 228.652 401.73 401.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1280 0.000128 2048 220 980 137536 17.9452 14.35 354.552 418.918 805.869 805.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1140 3.2e-05 512 230 250 522240 30.4466 13.3612 97.6756 417.398 559.109 559.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1470 0.000512 4096 90 280 37200 6.61846 43.9457 209.275 259.882 259.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1290 0.000256 4096 360 2030 63000 13.9856 546.167 418.658 978.857 978.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1140 0.000512 1024 300 850 30720 2.31808 1.66298 34.3322 59.056 97.4822 97.5668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1610 0.001024 512 500 1640 15360 0.590944 0.36192 16.2029 13.1024 30.3547 30.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1450 6.4e-05 4096 140 4830 294720 46.4216 55.7261 6473.32 1675.44 8250.99 8251.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 810 3.2e-05 512 235 400 414720 41.591 13.1581 128.821 412.249 596.055 596.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1710 6.4e-05 2048 350 3640 278400 43.8089 28.416 2816.07 837.278 3725.72 3725.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1410 0.000512 4096 390 1210 32040 6.6071 166.572 228.289 401.514 401.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1280 0.000128 2048 220 980 137760 18.0109 14.4242 357.48 418.895 808.919 809.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1140 3.2e-05 512 230 250 516096 30.9085 13.3402 93.5964 417.737 555.8 555.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1470 0.000512 4096 90 280 37248 6.62122 42.5018 209.574 258.738 258.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1290 0.000256 4096 360 2030 62976 13.996 528.683 418.561 961.284 961.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1140 0.000512 1024 300 850 30720 2.31078 1.67194 33.2577 60.1805 97.5419 97.6226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1610 0.001024 512 500 1640 15360 0.58528 0.354304 15.6896 12.937 29.6608 29.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1450 6.4e-05 4096 140 4830 294656 46.2725 55.6072 6254.89 1675.88 8032.73 8032.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 810 3.2e-05 512 235 400 409600 43.1239 13.3234 122.927 417.778 597.393 597.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1710 6.4e-05 2048 350 3640 278528 43.6679 28.3847 2725.48 838.162 3635.84 3635.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1410 0.000512 4096 390 1210 32128 6.61635 162.169 228.753 397.582 397.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1280 0.000128 2048 220 980 137216 17.9316 14.3324 344.249 418.152 794.765 794.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1140 3.2e-05 512 230 250 503808 30.9097 13.1433 92.1986 412.195 548.662 548.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1470 0.000512 4096 90 280 37056 6.59661 43.0148 208.832 258.487 258.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1290 0.000256 4096 360 2030 62976 13.9837 533.966 418.805 966.798 966.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1140 0.000512 1024 300 850 29952 2.29427 1.6447 32.8236 59.7 96.5832 96.6676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1610 0.001024 512 500 1640 15360 0.592768 0.362688 15.8715 13.1464 30.0712 30.1649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1450 6.4e-05 4096 140 4830 294528 46.268 55.6235 6307.43 1675.12 8084.53 8084.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 810 3.2e-05 512 235 400 393216 43.5631 13.1256 118.864 412.195 587.981 588.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1710 6.4e-05 2048 350 3640 278016 43.6372 28.3073 2744.05 836.763 3652.89 3653.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1410 0.000512 4096 390 1210 32064 6.62038 163.63 229.547 399.841 399.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1280 0.000128 2048 220 980 137472 17.9415 14.3636 348.379 418.626 799.412 799.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1140 3.2e-05 512 230 250 512000 30.3821 13.1707 100.665 412.202 556.643 556.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1470 0.000512 4096 90 280 37000 6.57408 45.8998 208.581 261.096 261.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1290 0.000256 4096 360 2030 63000 13.9992 567.122 418.989 1000.16 1000.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1140 0.000512 1024 300 850 29600 2.30467 1.6384 34.8826 59.5675 98.5106 98.5933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1610 0.001024 512 500 1640 15200 0.592992 0.361568 17.0269 13.1506 31.2326 31.3216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1450 6.4e-05 4096 140 4830 294400 46.4062 55.7216 6743.46 1674.16 8519.84 8519.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 810 3.2e-05 512 235 400 409600 42.0496 13.1555 132.341 412.225 600.012 600.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1710 6.4e-05 2048 350 3640 278400 43.75 28.3325 2946.65 837.296 3856.17 3856.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1410 0.000512 4096 390 1210 32000 6.62118 173.04 228.014 407.718 407.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1280 0.000128 2048 220 980 137600 18.0279 14.3709 370.935 418.995 822.438 822.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1140 3.2e-05 512 230 250 507904 31.5147 13.3489 117.602 418.098 580.778 580.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1470 0.000512 4096 90 280 37120 6.62778 54.1657 209.711 270.548 270.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1290 0.000256 4096 360 2030 62720 13.9774 666.448 418.152 1098.62 1098.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1140 0.000512 1024 300 850 29696 2.26922 1.61747 40.7635 57.7802 102.549 102.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1610 0.001024 512 500 1640 14336 0.582304 0.34816 18.3438 12.6876 32.0581 32.1499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1450 6.4e-05 4096 140 4830 293888 46.2343 55.6175 7819.51 1674.9 9596.34 9596.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 810 3.2e-05 512 235 400 393216 44.6541 13.3242 149.239 418.039 625.497 625.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1710 6.4e-05 2048 350 3640 276480 43.5892 28.31 3388.6 836.266 4296.9 4297.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1410 0.000512 4096 390 1210 32000 6.62842 203.282 228.096 438.047 438.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1280 0.000128 2048 220 980 137216 17.9127 14.3536 433.742 420.509 886.624 886.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1140 3.2e-05 512 230 255 518144 31.2237 13.371 153.763 419.049 617.631 617.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1470 0.000512 4096 90 285 37312 6.61501 37.1712 209.66 253.493 253.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1290 0.000256 4096 360 2025 63200 13.9854 876.343 419.048 1309.42 1309.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1140 0.000512 1024 300 855 30592 2.30099 1.66474 27.965 62.4892 94.5235 94.6169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1610 0.001024 512 500 1650 16000 0.589824 0.362496 13.8358 13.2151 28.1012 28.1887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1450 6.4e-05 4096 140 4830 294912 46.2279 55.5848 5490.17 1676.02 7268.08 7268.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 810 3.2e-05 512 235 405 413696 42.6862 13.3263 108.035 421.942 586.258 586.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1710 6.4e-05 2048 350 3645 279040 43.6268 28.316 2377.59 837.768 3287.45 3287.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1410 0.000512 4096 390 1215 32192 6.61827 141.941 229.574 378.175 378.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1280 0.000128 2048 220 975 137984 17.9962 14.3401 573.575 428.73 1034.75 1034.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1140 3.2e-05 512 230 255 517120 31.261 13.4027 160.533 419.061 624.479 624.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1470 0.000512 4096 90 285 37280 6.6153 37.7315 209.531 253.918 253.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1290 0.000256 4096 360 2025 63200 13.9844 467.273 419.099 900.398 900.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1140 0.000512 1024 300 855 30560 2.30758 1.68182 28.3138 59.794 92.1999 92.2848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1610 0.001024 512 500 1650 15840 0.591872 0.361088 13.8751 13.1538 28.0796 28.1726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1450 6.4e-05 4096 140 4830 294880 46.4814 55.6993 5526.39 1675.83 7304.48 7304.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 810 3.2e-05 512 235 405 414720 42.9392 13.3824 110.082 419.071 585.714 585.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1710 6.4e-05 2048 350 3645 279040 43.8683 28.3772 2406.76 837.799 3316.94 3317.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1410 0.000512 4096 390 1215 32160 6.6048 142.832 233.632 383.112 383.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1280 0.000128 2048 220 975 137920 18.1082 14.4194 553.917 419.086 1005.63 1005.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1140 3.2e-05 512 230 255 516096 31.0282 13.3714 81.6648 418.741 545.036 545.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1470 0.000512 4096 90 285 37296 6.61856 37.1148 209.743 253.519 253.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1290 0.000256 4096 360 2025 63168 13.975 465.061 419.346 898.425 898.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1140 0.000512 1024 300 855 30528 2.31459 1.66957 28.3887 52.5252 85.0167 85.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1610 0.001024 512 500 1650 15936 0.588416 0.364512 14.1305 13.1973 28.38 28.4713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1450 6.4e-05 4096 140 4830 294816 46.31 55.6828 5510.36 1677.32 7289.75 7289.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 810 3.2e-05 512 235 405 411648 42.6323 13.2936 107.198 416.705 580.071 580.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1710 6.4e-05 2048 350 3645 278784 43.6653 28.3094 2389.44 840.678 3302.23 3302.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1410 0.000512 4096 390 1215 32160 6.62989 142.649 229.152 378.478 378.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1280 0.000128 2048 220 975 137856 17.9629 14.4036 301.368 419.314 753.151 753.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1140 3.2e-05 512 230 255 516096 31.0819 13.3878 84.6028 418.445 547.735 547.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1470 0.000512 4096 90 285 37296 6.61789 38.2663 209.631 254.557 254.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1290 0.000256 4096 360 2025 63168 13.9855 476.549 419.069 909.652 909.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1140 0.000512 1024 300 855 30688 2.32038 1.6688 29.4239 59.6009 93.1341 93.2189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1610 0.001024 512 500 1650 15680 0.588832 0.360896 14.1997 13.1034 28.3519 28.4423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1450 6.4e-05 4096 140 4830 294784 46.4566 55.7266 5619.85 1675.99 7398.11 7398.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 810 3.2e-05 512 235 405 415744 42.7141 13.3701 113.041 418.443 587.817 587.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1710 6.4e-05 2048 350 3645 279104 43.7912 28.3369 2455.68 837.884 3365.84 3365.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1410 0.000512 4096 390 1215 32144 6.61504 146.775 228.223 381.658 381.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1280 0.000128 2048 220 975 137984 18.0099 14.401 309.929 419.111 761.558 761.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1140 3.2e-05 512 230 255 516096 30.8868 13.3437 87.081 421.789 553.321 553.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1470 0.000512 4096 90 285 37248 6.61562 39.4793 211.442 257.58 257.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1290 0.000256 4096 360 2025 63168 13.9844 484.638 423.158 921.825 921.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1140 0.000512 1024 300 855 30464 2.31462 1.6681 30.0634 60.1399 94.3079 94.3956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1610 0.001024 512 500 1650 15872 0.59312 0.365568 13.9633 13.3677 28.3915 28.4815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1450 6.4e-05 4096 140 4830 294784 46.3258 55.6099 5705.78 1691.97 7499.76 7499.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 810 3.2e-05 512 235 405 409600 43.1693 13.3268 112.972 423.281 592.996 593.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1710 6.4e-05 2048 350 3645 279040 43.7047 28.2729 2462.42 846.074 3380.61 3380.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1410 0.000512 4096 390 1215 32128 6.61434 148.754 231.121 386.531 386.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1280 0.000128 2048 220 975 137984 17.9794 14.3603 320.07 427.076 779.588 779.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1140 3.2e-05 512 230 255 516096 30.882 13.3592 99.2023 417.705 561.376 561.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1470 0.000512 4096 90 285 37224 6.6152 45.1151 209.473 261.245 261.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1290 0.000256 4096 360 2025 63144 13.9796 547.5 419.316 980.844 980.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1140 0.000512 1024 300 855 30528 2.31536 1.66352 34.5026 60.1989 98.801 98.8878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1610 0.001024 512 500 1650 15840 0.58864 0.362336 16.9052 13.1412 31.1016 31.1918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1450 6.4e-05 4096 140 4830 294768 46.4073 55.7404 6476.79 1677.17 8256.18 8256.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 810 3.2e-05 512 235 405 405504 42.7872 13.2144 127.609 414.639 598.494 598.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1710 6.4e-05 2048 350 3645 278784 43.7467 28.3292 2832.16 841.882 3746.26 3746.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1410 0.000512 4096 390 1215 32112 6.61171 168.625 227.441 402.724 402.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1280 0.000128 2048 220 975 137952 17.9906 14.3524 358.015 419.285 809.747 809.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1140 3.2e-05 512 230 255 517120 31.0804 13.3898 96.8493 419.079 560.626 560.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1470 0.000512 4096 90 285 37200 6.60506 44.0994 209.21 259.958 260.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1290 0.000256 4096 360 2025 63120 13.9777 534.374 418.875 967.274 967.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1140 0.000512 1024 300 855 30400 2.29987 1.64896 33.6769 58.8252 96.5726 96.6554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1610 0.001024 512 500 1650 15680 0.589984 0.36032 16.3878 13.0775 30.5167 30.6114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1450 6.4e-05 4096 140 4830 294720 46.2561 55.6938 6309.4 1675.6 8087.03 8087.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 810 3.2e-05 512 235 405 409600 43.4061 13.3716 125.988 419.095 602.109 602.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1710 6.4e-05 2048 350 3645 279040 43.6226 28.3771 2768.23 838.034 3678.41 3678.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1410 0.000512 4096 390 1215 32080 6.60557 164.297 228.09 399.038 399.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1280 0.000128 2048 220 975 137920 17.9741 14.3797 348.015 419.315 799.79 799.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1140 3.2e-05 512 230 255 509952 31.0349 13.3018 102.548 416.265 563.367 563.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1470 0.000512 4096 90 285 37248 6.61843 47.1839 209.512 263.357 263.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1290 0.000256 4096 360 2025 63072 13.9877 569.145 418.617 1001.8 1001.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1140 0.000512 1024 300 855 30336 2.30208 1.66349 35.8917 58.7899 98.767 98.8507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1610 0.001024 512 500 1650 15744 0.589696 0.358752 17.4924 13.0878 31.6301 31.7276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1450 6.4e-05 4096 140 4830 294720 46.1681 55.6202 6709.33 1675.85 8487.04 8487.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 810 3.2e-05 512 235 405 405504 42.2436 13.1256 132.817 412.076 600.505 600.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1710 6.4e-05 2048 350 3645 278016 43.575 28.3135 2934.15 836.544 3842.72 3842.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1410 0.000512 4096 390 1215 32064 6.60685 174.936 227.046 408.633 408.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1280 0.000128 2048 220 975 137472 17.9251 14.3668 370.894 421.541 824.833 824.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1140 3.2e-05 512 230 255 512000 31.0148 13.3426 102.306 416.592 563.475 563.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1470 0.000512 4096 90 285 37200 6.61706 46.646 209.351 262.657 262.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1290 0.000256 4096 360 2025 63100 13.9837 564.846 418.946 997.823 997.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1140 0.000512 1024 300 855 30400 2.31901 1.65853 35.7381 58.8216 98.6549 98.7366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1610 0.001024 512 500 1650 15600 0.592192 0.36064 17.2228 13.0905 31.3618 31.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1450 6.4e-05 4096 140 4830 294800 46.4937 55.7646 6670.07 1676.42 8448.82 8448.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 810 3.2e-05 512 235 405 396800 43.3114 13.1604 129.57 412.295 598.578 598.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1710 6.4e-05 2048 350 3645 278400 43.7596 28.3812 2916.95 837.339 3826.57 3826.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1410 0.000512 4096 390 1215 32100 6.61299 174.223 228.969 409.848 409.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1280 0.000128 2048 220 975 137600 18.0534 14.5555 366.725 418.961 820.49 820.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1140 3.2e-05 512 230 255 516096 31.0103 13.3754 103.789 418.812 567.209 567.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1470 0.000512 4096 90 285 37184 6.61888 47.0268 209.495 263.182 263.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1290 0.000256 4096 360 2025 63056 13.9811 569.889 419.105 1003.02 1003.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1140 0.000512 1024 300 855 30016 2.2999 1.64246 35.5203 58.5455 98.1291 98.2127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1610 0.001024 512 500 1650 15680 0.590016 0.360992 17.4213 13.1526 31.6207 31.7195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1450 6.4e-05 4096 140 4830 294560 46.2377 55.6769 6724.44 1677.03 8503.47 8503.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 810 3.2e-05 512 235 405 401408 43.0399 13.178 132.196 413.943 602.601 602.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1710 6.4e-05 2048 350 3645 278656 43.6148 28.2979 2945.42 837.536 3855.01 3855.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1410 0.000512 4096 390 1215 32032 6.61734 175.268 228.153 410.083 410.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1280 0.000128 2048 220 975 137536 17.9364 14.352 371.606 419.02 823.02 823.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1140 3.2e-05 512 230 255 514560 30.9984 13.3704 101.412 417.384 563.388 563.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1470 0.000512 4096 90 285 37200 6.6129 46.2572 209.426 262.341 262.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1290 0.000256 4096 360 2025 63120 13.9889 561.721 419.091 994.846 994.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1140 0.000512 1024 300 855 30240 2.32301 1.66643 35.1353 59.0504 98.2972 98.3817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1610 0.001024 512 500 1650 15360 0.591488 0.361696 16.8436 13.1028 30.9997 31.0866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1450 6.4e-05 4096 140 4830 294720 46.387 55.7205 6648.37 1675.77 8426.32 8426.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 810 3.2e-05 512 235 405 399360 43.0786 13.1598 129.079 412.265 597.819 598.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1710 6.4e-05 2048 350 3645 278400 43.7438 28.4774 2896.06 837.263 3805.67 3805.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1410 0.000512 4096 390 1215 32040 6.60832 173.13 228.226 408.008 408.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1280 0.000128 2048 220 975 137760 17.9896 14.3568 365.743 418.878 817.072 817.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1140 3.2e-05 512 230 255 516096 30.8859 13.3425 97.3276 418.048 559.821 559.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1470 0.000512 4096 90 285 37120 6.6008 44.433 209.373 260.451 260.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1290 0.000256 4096 360 2025 63104 13.9882 538.347 419.363 971.743 971.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1140 0.000512 1024 300 855 30208 2.31763 1.67066 33.6926 60.2008 98.0017 98.0869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1610 0.001024 512 500 1650 15360 0.58368 0.356064 16.1459 12.9455 30.1303 30.2203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1450 6.4e-05 4096 140 4830 294656 46.2571 55.6092 6365.65 1677.13 8144.73 8144.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 810 3.2e-05 512 235 405 409600 43.1112 13.3273 126.822 418.077 601.584 601.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1710 6.4e-05 2048 350 3645 278528 43.6183 28.2946 2775.64 838.744 3686.43 3686.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1410 0.000512 4096 390 1215 32000 6.60883 165.259 229.021 400.933 400.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1280 0.000128 2048 220 975 137216 17.9261 14.3339 349.711 418.262 800.332 800.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1140 3.2e-05 512 230 255 503808 30.9183 13.1403 111.945 412.603 568.818 568.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1470 0.000512 4096 90 285 37056 6.60454 51.9434 209.199 267.79 267.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1290 0.000256 4096 360 2025 62976 13.977 625.753 419.023 1058.8 1058.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1140 0.000512 1024 300 855 29952 2.29091 1.64614 39.1897 58.4675 101.712 101.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1610 0.001024 512 500 1650 15360 0.593824 0.362304 18.9558 13.16 33.1709 33.2641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1450 6.4e-05 4096 140 4830 294528 46.2275 55.6442 7348.57 1677.19 9127.7 9127.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 810 3.2e-05 512 235 405 393216 43.5353 13.1238 142.231 412.613 611.739 611.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1710 6.4e-05 2048 350 3645 278016 43.6046 28.3011 3207.76 841.725 4121.53 4121.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1410 0.000512 4096 390 1215 31872 6.58493 190.408 227.527 424.564 424.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1280 0.000128 2048 220 975 137472 17.9265 14.3283 405.797 421.422 859.579 859.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1140 3.2e-05 512 230 255 499200 31.3871 13.1734 111.815 412.64 569.233 569.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1470 0.000512 4096 90 285 37000 6.58614 51.4997 208.955 267.084 267.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1290 0.000256 4096 360 2025 63000 13.9759 629.223 419.23 1062.48 1062.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1140 0.000512 1024 300 855 29600 2.30672 1.64243 38.9891 55.3409 98.3963 98.4861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1610 0.001024 512 500 1650 15200 0.594784 0.361984 18.9935 13.1669 33.2159 33.3086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1450 6.4e-05 4096 140 4830 294400 46.3438 55.7112 7453.07 1675.94 9231.14 9231.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 810 3.2e-05 512 235 405 384000 44.5201 13.1584 139.312 415.93 613.156 613.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1710 6.4e-05 2048 350 3645 278400 43.7244 28.371 3247.17 838.162 4157.56 4157.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1410 0.000512 4096 390 1215 32000 6.61504 192.178 228.542 427.378 427.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1280 0.000128 2048 220 975 137600 18.0174 14.38 408.158 419.436 860.094 860.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1140 3.2e-05 512 230 255 507904 31.506 13.3407 103.072 417.826 565.967 566.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1470 0.000512 4096 90 285 36864 6.556 47.3791 208.454 262.433 262.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1290 0.000256 4096 360 2025 62976 13.9871 576.484 419.058 1009.58 1009.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1140 0.000512 1024 300 855 28672 2.2904 1.61997 34.2351 57.9035 96.1747 96.2567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1610 0.001024 512 500 1650 14336 0.58032 0.351136 16.0813 12.6782 29.7929 29.8886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1450 6.4e-05 4096 140 4830 293888 46.2057 55.618 6754.65 1673.81 8530.37 8530.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 810 3.2e-05 512 235 405 393216 44.6435 13.3252 130.084 418.11 606.418 606.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1710 6.4e-05 2048 350 3645 276480 43.6062 28.3117 2937.8 835.736 3845.6 3845.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1410 0.000512 4096 390 1215 31744 6.56026 175.51 226.018 408.134 408.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1280 0.000128 2048 220 975 137216 17.9366 14.39 373.023 418.315 823.773 823.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1140 3.2e-05 512 230 260 516096 31.0969 13.3775 149.672 419.398 613.771 613.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1470 0.000512 4096 90 280 37344 6.62323 34.6036 209.853 251.124 251.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1290 0.000256 4096 360 2040 63104 13.9876 863.014 419.474 1296.52 1296.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1140 0.000512 1024 300 860 30592 2.30298 1.66675 26.7845 61.9599 92.8171 92.9096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1610 0.001024 512 500 1640 16000 0.591328 0.366592 13.1955 13.2325 27.4852 27.5761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1450 6.4e-05 4096 140 4840 294848 46.2239 55.6145 5172.99 1677.65 6952.56 6952.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 810 3.2e-05 512 235 400 409600 43.1417 13.3274 101.548 418.036 576.289 576.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1710 6.4e-05 2048 350 3640 279296 43.5928 28.3708 2248.02 838.478 3158.6 3158.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1410 0.000512 4096 390 1220 32160 6.62522 134.495 228.496 369.661 369.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1280 0.000128 2048 220 980 137984 17.9907 14.334 555.8 419.351 1007.58 1007.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1140 3.2e-05 512 230 260 517120 31.1487 13.4021 89.2744 423.165 557.227 557.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1470 0.000512 4096 90 280 37320 6.62336 39.2069 211.542 257.42 257.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1290 0.000256 4096 360 2040 63080 13.9817 493.978 423.145 931.15 931.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1140 0.000512 1024 300 860 30560 2.31325 1.65782 30.7212 60.0251 94.8377 94.9271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1610 0.001024 512 500 1640 15840 0.589856 0.363488 14.8805 13.2879 29.2238 29.3204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1450 6.4e-05 4096 140 4840 294800 46.4752 55.724 5817.2 1692.26 7611.74 7611.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 810 3.2e-05 512 235 400 409600 43.4705 13.3881 114.882 424.809 596.797 596.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1710 6.4e-05 2048 350 3640 279360 43.7884 28.3853 2533.56 846.184 3452.06 3452.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1410 0.000512 4096 390 1220 32160 6.61718 151.525 230.191 388.377 388.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1280 0.000128 2048 220 980 137920 18.0365 14.3858 323.329 426.648 782.504 782.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1140 3.2e-05 512 230 260 516096 31.0262 13.3764 82.3255 418.336 545.286 545.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1470 0.000512 4096 90 280 37296 6.61712 36.3599 209.383 252.402 252.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1290 0.000256 4096 360 2040 63072 13.9846 459.645 419.015 892.692 892.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1140 0.000512 1024 300 860 30720 2.31325 1.67078 28.715 52.4782 85.2946 85.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1610 0.001024 512 500 1640 15936 0.591392 0.362784 13.8978 13.1802 28.1332 28.2255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1450 6.4e-05 4096 140 4840 294816 46.3112 55.6584 5408.88 1675.63 7186.57 7186.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 810 3.2e-05 512 235 400 405504 43.2437 13.2977 105.558 416.31 578.662 578.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1710 6.4e-05 2048 350 3640 279168 43.6243 28.3235 2357.77 837.506 3267.36 3267.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1410 0.000512 4096 390 1220 32112 6.61706 140.853 229.003 376.518 376.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1280 0.000128 2048 220 980 137856 17.9493 14.377 298.378 418.935 749.746 749.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1140 3.2e-05 512 230 260 516096 31.0677 13.3919 85.4161 418.433 548.527 548.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1470 0.000512 4096 90 280 37296 6.62182 37.5806 209.474 253.721 253.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1290 0.000256 4096 360 2040 63056 13.9836 467.834 419.058 900.921 900.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1140 0.000512 1024 300 860 30688 2.32426 1.66659 29.4496 59.4015 92.9599 93.0467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1610 0.001024 512 500 1640 15680 0.591872 0.3624 14.0721 13.1038 28.2311 28.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1450 6.4e-05 4096 140 4840 294784 46.4469 55.7299 5484.46 1676 7262.71 7262.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 810 3.2e-05 512 235 400 408576 43.4493 13.3755 107.767 418.462 583.294 583.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1710 6.4e-05 2048 350 3640 279104 43.7581 28.375 2383.18 837.783 3293.23 3293.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1410 0.000512 4096 390 1220 32144 6.62077 143.368 228.997 379.029 379.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1280 0.000128 2048 220 980 137760 18.0263 14.3533 305.159 419.124 756.765 756.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1140 3.2e-05 512 230 260 512000 31.2275 13.3386 85.0089 417.688 547.483 547.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1470 0.000512 4096 90 280 37312 6.63142 37.8479 209.746 254.269 254.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1290 0.000256 4096 360 2040 63040 13.9756 473.181 418.953 906.154 906.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1140 0.000512 1024 300 860 30464 2.31274 1.66912 29.4507 59.3014 92.8526 92.9383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1610 0.001024 512 500 1640 15872 0.59392 0.3672 13.5194 13.2371 27.8217 27.9142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1450 6.4e-05 4096 140 4840 294656 46.2613 55.6114 5525.71 1675.61 7303.27 7303.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 810 3.2e-05 512 235 400 409600 43.1238 13.3351 109.119 417.702 583.521 583.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1710 6.4e-05 2048 350 3640 279040 43.6156 28.2825 2373.61 837.859 3283.5 3283.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1410 0.000512 4096 390 1220 32128 6.62458 144.806 229.087 380.561 380.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1280 0.000128 2048 220 980 137984 17.9548 14.3355 308.962 419.153 760.508 760.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1140 3.2e-05 512 230 260 511488 31.2228 13.3624 105.406 417.67 567.876 568.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1470 0.000512 4096 90 280 37296 6.62938 46.7324 209.685 263.089 263.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1290 0.000256 4096 360 2040 63000 13.9762 577.273 419.096 1010.39 1010.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1140 0.000512 1024 300 860 30528 2.31712 1.66272 36.9102 58.9272 99.9364 100.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1610 0.001024 512 500 1640 15840 0.589824 0.364544 17.7934 13.1436 31.9886 32.0825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1450 6.4e-05 4096 140 4840 294768 46.3932 55.7363 6777.22 1676.92 8556.36 8556.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 810 3.2e-05 512 235 400 405504 42.7521 13.2097 133.93 414.599 604.726 604.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1710 6.4e-05 2048 350 3640 278784 43.7472 28.3429 2959.62 838.277 3870.13 3870.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1410 0.000512 4096 390 1220 32112 6.62915 177.482 228.65 412.808 412.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1280 0.000128 2048 220 980 137664 17.9888 14.3688 375.905 419.313 827.681 827.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1140 3.2e-05 512 230 260 506880 30.9806 13.2219 73.498 414.278 532.205 532.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1470 0.000512 4096 90 280 37152 6.61914 32.8711 209.118 248.651 248.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1290 0.000256 4096 360 2040 62928 13.9772 401.387 418.733 834.141 834.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1140 0.000512 1024 300 860 29952 2.30474 1.64659 25.3589 58.5716 88.0056 88.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1610 0.001024 512 500 1640 15552 0.58528 0.358336 12.2859 12.9914 26.3242 26.4274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1450 6.4e-05 4096 140 4840 294624 46.2167 55.6646 4700.85 1675.07 6477.88 6477.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 810 3.2e-05 512 235 400 387072 43.3955 13.0478 89.5888 408.201 554.479 554.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1710 6.4e-05 2048 350 3640 278784 43.575 28.3665 2053.55 837.626 2963.25 2963.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1410 0.000512 4096 390 1220 31968 6.61299 122.729 226.703 356.091 356.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1280 0.000128 2048 220 980 137664 17.9539 14.3843 261.081 419.272 712.794 712.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1140 3.2e-05 512 230 260 517120 31.0668 13.3878 102.009 419.428 566.111 566.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1470 0.000512 4096 90 280 37280 6.62502 44.7612 209.661 261.09 261.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1290 0.000256 4096 360 2040 63040 13.978 557.779 419.383 991.184 991.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1140 0.000512 1024 300 860 30400 2.29862 1.64742 35.2727 58.8383 98.1742 98.2569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1610 0.001024 512 500 1640 15680 0.587808 0.3584 16.8921 13.0843 31.0243 31.1091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1450 6.4e-05 4096 140 4840 294720 46.2512 55.6794 6573.03 1677.02 8352.06 8352.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 810 3.2e-05 512 235 400 409600 43.371 13.3729 130.387 419.374 606.74 606.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1710 6.4e-05 2048 350 3640 279040 43.5795 28.3242 2872.25 851.539 3795.83 3795.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1410 0.000512 4096 390 1220 32080 6.61024 171.906 228.585 407.145 407.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1280 0.000128 2048 220 980 137920 23.7239 14.3585 364.225 424.636 827.048 827.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1140 3.2e-05 512 230 260 512000 31.3792 13.3718 71.5457 419.137 535.648 535.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1470 0.000512 4096 90 280 37120 6.61402 31.4634 209.058 247.179 247.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1290 0.000256 4096 360 2040 62880 13.9747 387.748 418.62 820.386 820.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1140 0.000512 1024 300 860 30080 2.29034 1.64179 24.6117 60.4666 89.1295 89.2131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1610 0.001024 512 500 1640 15360 0.59344 0.36128 11.7342 13.1282 25.9165 26.0139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1450 6.4e-05 4096 140 4840 294720 46.1449 55.5998 4578.27 1676.08 6356.18 6356.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 810 3.2e-05 512 235 400 389120 43.8818 13.1277 87.4095 412.351 557.008 557.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1710 6.4e-05 2048 350 3640 279040 43.4983 28.3857 1998.54 838.122 2908.68 2908.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1410 0.000512 4096 390 1220 32000 6.61802 119.954 232.635 359.251 359.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1280 0.000128 2048 220 980 136960 17.8829 14.3839 251.622 417.742 701.728 701.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1140 3.2e-05 512 230 260 509952 31.0468 13.2915 94.4594 416.703 555.717 555.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1470 0.000512 4096 90 280 37248 6.62458 42.1149 209.584 258.366 258.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1290 0.000256 4096 360 2040 62976 13.9829 521.188 419.139 954.357 954.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1140 0.000512 1024 300 860 30336 2.30477 1.66282 32.9973 58.8716 95.9518 96.0348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1610 0.001024 512 500 1640 15744 0.588 0.3592 16.0127 13.0974 30.1543 30.2469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1450 6.4e-05 4096 140 4840 294720 46.159 55.593 6162.84 1677.5 7942.18 7942.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 810 3.2e-05 512 235 400 393216 43.5127 13.1174 117.467 412.608 586.938 587.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1710 6.4e-05 2048 350 3640 278784 43.5388 28.3282 2687.15 837.402 3596.55 3596.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1410 0.000512 4096 390 1220 32064 6.61504 160.449 228.445 395.551 395.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1280 0.000128 2048 220 980 137472 17.9191 14.3327 339.307 418.91 790.568 790.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1140 3.2e-05 512 230 260 503808 30.9084 13.1523 67.4607 412.352 524.088 524.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1470 0.000512 4096 90 280 37056 6.5967 30.3244 208.916 245.877 245.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1290 0.000256 4096 360 2040 62784 13.9686 371.21 418.327 803.551 803.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1140 0.000512 1024 300 860 29952 2.29338 1.64128 23.4545 58.1148 85.6215 85.7047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1610 0.001024 512 500 1640 15360 0.590912 0.360928 11.2453 13.1543 25.4526 25.5478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1450 6.4e-05 4096 140 4840 294528 46.2155 55.6127 4375.82 1675.79 6153.52 6153.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 810 3.2e-05 512 235 400 393216 43.5249 13.1223 84.5043 412.375 553.762 553.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1710 6.4e-05 2048 350 3640 278016 43.6244 28.3034 1908.19 838.775 2819.02 2819.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1410 0.000512 4096 390 1220 31872 6.59456 113.592 227.418 347.647 347.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1280 0.000128 2048 220 980 137472 17.9274 14.4138 242.601 419.112 694.154 694.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1140 3.2e-05 512 230 260 512000 31.03 13.3419 99.2295 416.52 560.343 560.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1470 0.000512 4096 90 280 37200 6.61504 44.0115 209.17 259.84 259.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1290 0.000256 4096 360 2040 63000 13.9715 545.855 418.936 978.81 978.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1140 0.000512 1024 300 860 30400 2.3175 1.66061 34.6889 59.9923 98.7791 98.8626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1610 0.001024 512 500 1640 15600 0.590336 0.361984 16.557 13.0892 30.7012 30.7916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1450 6.4e-05 4096 140 4840 294800 46.4868 55.7548 6407.34 1676.15 8185.82 8185.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 810 3.2e-05 512 235 400 396800 43.3155 13.1625 123.688 412.245 592.657 592.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1710 6.4e-05 2048 350 3640 278400 43.7982 28.4563 2793.66 839.825 3705.88 3706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1410 0.000512 4096 390 1220 32100 6.61613 168.43 228.416 403.505 403.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1280 0.000128 2048 220 980 137600 18.0518 14.3733 354.25 418.749 805.531 805.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1140 3.2e-05 512 230 260 499200 31.3825 13.18 69.0044 412.251 526.029 526.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1470 0.000512 4096 90 280 37000 6.58061 31.3419 208.606 246.571 246.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1290 0.000256 4096 360 2040 62800 13.9778 382.25 418.35 814.622 814.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1140 0.000512 1024 300 860 29600 2.3081 1.64045 24.0087 59.4965 87.5689 87.6523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1610 0.001024 512 500 1640 15200 0.595584 0.365728 11.5062 13.1563 25.7172 25.8089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1450 6.4e-05 4096 140 4840 294400 46.3355 55.7197 4491.67 1674.37 6268.18 6268.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 810 3.2e-05 512 235 400 384000 44.5263 13.1589 84.9317 412.489 555.341 555.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1710 6.4e-05 2048 350 3640 278400 43.7237 28.3505 1958.48 837.281 2867.97 2868.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1410 0.000512 4096 390 1220 32000 6.61475 117.472 228.143 352.273 352.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1280 0.000128 2048 220 980 137600 17.9991 14.3708 249.996 419.06 701.529 701.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1140 3.2e-05 512 230 260 516096 31.0133 13.3734 128.491 418.76 591.855 592.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1470 0.000512 4096 90 280 37184 6.61709 56.2934 209.32 272.275 272.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1290 0.000256 4096 360 2040 62944 13.9776 693.881 419.049 1126.95 1127.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1140 0.000512 1024 300 860 30016 2.2959 1.64803 43.2769 59.3288 106.669 106.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1610 0.001024 512 500 1640 15680 0.589888 0.362176 21.2 13.151 35.4011 35.4945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1450 6.4e-05 4096 140 4840 294560 46.2295 55.6728 8112.62 1677.1 9891.7 9891.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 810 3.2e-05 512 235 400 401408 43.0279 13.1828 159.345 413.91 629.704 629.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1710 6.4e-05 2048 350 3640 278656 43.6018 28.3356 3531.08 837.391 4440.55 4440.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1410 0.000512 4096 390 1220 32032 6.6153 212.263 227.965 446.89 446.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1280 0.000128 2048 220 980 137536 17.9327 14.5288 449.145 418.883 900.591 900.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1140 3.2e-05 512 230 260 501760 31.2497 13.184 82.691 413.683 541.029 541.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1470 0.000512 4096 90 280 36960 6.57933 36.8558 208.539 252.015 252.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1290 0.000256 4096 360 2040 62720 13.9603 455.369 418.09 887.463 887.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1140 0.000512 1024 300 860 29568 2.30915 1.65274 28.2614 60.6594 93.0017 93.0857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1610 0.001024 512 500 1640 15232 0.582432 0.354304 13.8158 12.916 27.7667 27.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1450 6.4e-05 4096 140 4840 294336 46.1389 55.6073 5372.87 1676.05 7150.74 7150.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 810 3.2e-05 512 235 400 372736 43.9309 13.0397 98.8506 404.316 560.378 560.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1710 6.4e-05 2048 350 3640 277760 43.5869 28.2885 2318.42 836.923 3227.35 3227.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1410 0.000512 4096 390 1220 31808 6.59341 138.873 227.226 372.736 372.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1280 0.000128 2048 220 980 137088 17.9297 14.3329 295.454 418.887 746.704 746.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1140 3.2e-05 512 230 260 514560 31.0056 13.3632 122.9 421.468 588.957 589.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1470 0.000512 4096 90 280 37200 6.60688 53.8772 211.326 271.853 271.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1290 0.000256 4096 360 2040 63000 13.9813 667.548 423.151 1104.73 1104.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1140 0.000512 1024 300 860 30240 2.32448 1.66285 41.7759 60.3628 106.243 106.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1610 0.001024 512 500 1640 15360 0.593184 0.359744 20.0291 13.2265 34.305 34.3974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1450 6.4e-05 4096 140 4840 294480 46.3773 55.7203 7809.59 1692.03 9603.8 9603.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 810 3.2e-05 512 235 400 399360 43.0468 13.1604 153.037 416.227 625.708 625.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1710 6.4e-05 2048 350 3640 278400 43.7251 28.3372 3387.01 845.356 4304.58 4304.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1410 0.000512 4096 390 1220 32040 6.6089 203.6 229.956 440.209 440.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1280 0.000128 2048 220 980 137760 17.9882 14.3812 431.469 422.913 886.858 886.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1140 3.2e-05 512 230 260 506880 30.6814 13.1543 82.2252 412.343 538.635 538.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1470 0.000512 4096 90 280 36960 6.58294 37.0848 208.636 252.347 252.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1290 0.000256 4096 360 2040 62880 13.9836 452.522 419.047 885.601 885.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1140 0.000512 1024 300 860 29760 2.30042 1.64483 28.22 58.5258 90.8096 90.8955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1610 0.001024 512 500 1640 15360 0.593856 0.370048 13.6735 13.1771 27.9168 28.0075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1450 6.4e-05 4096 140 4840 294240 46.2328 55.6858 5288.49 1674.78 7065.27 7065.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 810 3.2e-05 512 235 400 399360 43.0143 13.144 103.246 412.274 571.926 572.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1710 6.4e-05 2048 350 3640 276480 43.6513 28.3484 2280.43 834.916 3187.48 3187.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1410 0.000512 4096 390 1220 31920 6.61904 138.596 226.755 372.015 372.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1280 0.000128 2048 220 980 137280 17.9128 14.4405 292.784 417.906 743.149 743.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1140 3.2e-05 512 230 260 507904 31.5374 13.3432 117.621 418.049 580.767 580.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1470 0.000512 4096 90 280 37248 6.62198 51.5912 209.724 267.982 268.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1290 0.000256 4096 360 2040 62976 13.9756 647.952 419.258 1081.23 1081.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1140 0.000512 1024 300 860 30208 2.32099 1.66912 40.5915 59.9415 104.64 104.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1610 0.001024 512 500 1640 15360 0.587168 0.356128 19.4739 12.9476 33.464 33.5544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1450 6.4e-05 4096 140 4840 294656 46.2089 55.6011 7624.52 1677.27 9403.68 9403.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 810 3.2e-05 512 235 400 409600 43.0828 13.3289 152.237 417.98 626.875 627.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1710 6.4e-05 2048 350 3640 278528 43.5758 28.3607 3298.3 838.625 4208.99 4209.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1410 0.000512 4096 390 1220 32000 6.61123 198.441 228.052 433.148 433.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1280 0.000128 2048 220 980 137216 17.9145 14.3421 418.7 418.253 869.309 869.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1140 3.2e-05 512 230 260 507904 31.5266 13.343 79.6776 417.73 542.498 542.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1470 0.000512 4096 90 280 37120 6.62528 36.3136 209.521 252.502 252.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1290 0.000256 4096 360 2040 62720 13.9756 436.32 418.157 868.498 868.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1140 0.000512 1024 300 860 28672 2.29283 1.6144 26.2455 57.772 88.0423 88.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1610 0.001024 512 500 1640 14336 0.580832 0.3504 12.1546 12.684 25.868 25.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1450 6.4e-05 4096 140 4840 293888 46.2213 55.6093 5107.98 1673.38 6883.28 6883.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 810 3.2e-05 512 235 400 393216 44.6686 13.3223 98.4526 417.715 574.409 574.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1710 6.4e-05 2048 350 3640 276480 43.5768 28.2419 2199.6 835.644 3107.19 3107.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1410 0.000512 4096 390 1220 31744 6.57482 133.142 232.01 371.771 371.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1280 0.000128 2048 220 980 137216 17.935 14.3439 282.101 418.204 732.683 732.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1140 3.2e-05 512 230 260 503808 30.9167 13.1458 101.415 412.605 558.3 558.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1470 0.000512 4096 90 280 37056 6.59866 44.8235 209.041 260.507 260.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1290 0.000256 4096 360 2040 62784 13.9617 567.677 418.582 1000.27 1000.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1140 0.000512 1024 300 860 29952 2.29376 1.64224 35.2839 59.4827 98.8145 98.8998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1610 0.001024 512 500 1640 15360 0.594816 0.362624 17.0192 13.1623 31.2358 31.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1450 6.4e-05 4096 140 4840 294528 46.2214 55.6241 6688.97 1676.78 8467.68 8467.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 810 3.2e-05 512 235 400 393216 43.5105 13.1256 126.825 412.545 596.244 596.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1710 6.4e-05 2048 350 3640 278016 43.6214 28.2775 2896.29 837.61 3805.93 3806.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1410 0.000512 4096 390 1220 31872 6.58771 173.072 230.773 410.475 410.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1280 0.000128 2048 220 980 137472 17.924 14.4028 367.241 419.141 818.808 818.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1140 3.2e-05 512 230 260 491520 31.8164 13.1529 70.4132 412.806 528.413 528.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1470 0.000512 4096 90 280 36864 6.59814 32.1166 209.085 247.842 247.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1290 0.000256 4096 360 2040 62592 13.9774 394.66 418.67 827.353 827.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1140 0.000512 1024 300 860 29184 2.32256 1.65488 24.8485 59.7619 88.7059 88.7916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1610 0.001024 512 500 1640 13824 0.588736 0.352544 10.8402 12.7842 24.6638 24.7622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1450 6.4e-05 4096 140 4840 294144 46.2238 55.5991 4636.8 1676.06 6414.77 6414.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 810 3.2e-05 512 235 400 344064 44.9765 12.8143 78.9027 396.328 533.26 533.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1710 6.4e-05 2048 350 3640 276480 43.5539 28.1867 2010.45 834.004 2916.34 2916.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1410 0.000512 4096 390 1220 31488 6.54349 119.54 225.037 351.163 351.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1280 0.000128 2048 220 980 136704 17.9115 14.3993 256.565 417.679 706.662 706.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1140 3.2e-05 512 230 260 499200 31.3891 13.1748 105.153 412.292 562.23 562.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1470 0.000512 4096 90 280 37000 6.57427 47.5935 208.622 262.835 262.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1290 0.000256 4096 360 2040 62800 13.9715 582.899 418.396 1015.31 1015.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1140 0.000512 1024 300 860 29600 2.30835 1.64262 36.4548 58.4292 98.9556 99.0377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1610 0.001024 512 500 1640 15200 0.59632 0.362976 17.7072 13.1593 31.9265 32.0191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1450 6.4e-05 4096 140 4840 294400 46.3594 55.7261 6854.14 1674.51 8630.83 8630.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 810 3.2e-05 512 235 400 384000 44.5323 13.3124 128.745 412.305 599.138 599.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1710 6.4e-05 2048 350 3640 278400 43.714 28.363 2972.65 837.469 3882.33 3882.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1410 0.000512 4096 390 1220 32000 6.61094 177.952 227.117 411.724 411.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1280 0.000128 2048 220 980 137600 18.0059 14.3892 378.228 419.025 829.753 829.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1140 3.2e-05 512 230 260 486400 32.2259 13.1603 73.0011 412.772 531.38 531.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1470 0.000512 4096 90 280 36800 6.58022 32.879 208.803 248.306 248.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1290 0.000256 4096 360 2040 62400 13.953 412.244 417.667 843.907 843.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1140 0.000512 1024 300 860 28800 2.33062 1.65174 25.6104 58.6668 88.3772 88.4654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1610 0.001024 512 500 1640 12800 0.5672 0.344064 10.7822 12.2284 24.0206 24.1152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1450 6.4e-05 4096 140 4840 294400 46.2284 55.6917 4952.46 1677 6731.46 6731.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 810 3.2e-05 512 235 400 358400 46.8779 13.1472 86.3149 412.816 559.399 559.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1710 6.4e-05 2048 350 3640 275200 43.6515 28.2227 2140.06 834.312 3046.39 3046.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1410 0.000512 4096 390 1220 31600 6.58582 125.06 225.753 357.445 357.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1280 0.000128 2048 220 980 136000 17.9586 14.3442 268.133 422.445 722.988 723.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1140 3.2e-05 512 230 264 516096 31.3351 13.3734 146.253 419.115 610.303 610.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1470 0.000512 4096 90 288 37280 6.61354 35.3546 209.617 251.629 251.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1290 0.000256 4096 360 2040 63104 13.9923 838.528 419.191 1271.76 1271.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1140 0.000512 1024 300 864 30336 2.31206 1.6655 26.8345 61.1953 92.1103 92.2051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1610 0.001024 512 500 1656 16000 0.593344 0.364128 13.2806 13.2217 27.5579 27.6518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1450 6.4e-05 4096 140 4848 294848 46.2029 55.5913 5127.28 1676.42 6905.57 6905.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 810 3.2e-05 512 235 408 421888 41.8837 13.3202 105.859 417.82 579.125 579.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1710 6.4e-05 2048 350 3648 278784 43.598 28.3753 2225.96 841.162 3139.24 3139.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1410 0.000512 4096 390 1224 32128 6.62787 133.744 228.895 369.311 369.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1280 0.000128 2048 220 984 137600 17.9914 14.3749 503.518 419.192 955.181 955.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1140 3.2e-05 512 230 264 517120 31.1265 13.4054 82.9664 419.126 546.839 547.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1470 0.000512 4096 90 288 37280 6.62717 37.1053 209.554 253.332 253.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1290 0.000256 4096 360 2040 63080 13.9754 457.555 419.108 890.683 890.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1140 0.000512 1024 300 864 30240 2.31776 1.6576 28.4356 60.8328 93.3603 93.4444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1610 0.001024 512 500 1656 15840 0.589824 0.364448 13.8634 13.158 28.0787 28.1661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1450 6.4e-05 4096 140 4848 294800 46.4546 55.7219 5393.61 1676.11 7171.98 7172.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 810 3.2e-05 512 235 408 419840 42.4625 13.3878 111.936 419.13 587.159 587.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1710 6.4e-05 2048 350 3648 278720 43.8217 28.3546 2354.09 838.066 3264.47 3264.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1410 0.000512 4096 390 1224 32120 6.62109 141.005 229.145 376.814 376.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1280 0.000128 2048 220 984 137600 18.0391 14.3742 299.429 419.175 751.116 751.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1140 3.2e-05 512 230 264 516096 31.0229 13.3772 82.7254 418.672 546.01 546.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1470 0.000512 4096 90 288 37248 6.61869 37.1052 209.545 253.314 253.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1290 0.000256 4096 360 2040 63072 13.9773 451.674 419.335 885.032 885.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1140 0.000512 1024 300 864 30336 2.31987 1.67114 28.4229 54.202 86.7338 86.8188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1610 0.001024 512 500 1656 15936 0.589344 0.36064 13.9329 13.1925 28.1754 28.2668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1450 6.4e-05 4096 140 4848 294720 46.3237 55.6709 5312.34 1677.41 7091.82 7091.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 810 3.2e-05 512 235 408 417792 41.9679 13.2913 110.18 416.612 582.295 582.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1710 6.4e-05 2048 350 3648 278784 43.6033 28.4036 2318.72 838.08 3228.94 3229.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1410 0.000512 4096 390 1224 32112 6.62749 138.632 227.985 373.287 373.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1280 0.000128 2048 220 984 137472 17.9623 14.358 293.388 419.354 745.164 745.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1140 3.2e-05 512 230 264 509952 31.0356 13.2973 66.5794 416.687 527.822 527.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1470 0.000512 4096 90 288 37152 6.61206 24.0889 209.314 240.056 240.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1290 0.000256 4096 360 2040 62976 13.9803 289.867 419.134 723.024 723.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1140 0.000512 1024 300 864 29952 2.31014 1.68506 18.239 58.8445 81.1794 81.2637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1610 0.001024 512 500 1656 15744 0.585856 0.360096 8.98784 13.0969 23.1331 23.2223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1450 6.4e-05 4096 140 4848 294720 46.1701 55.6099 3430.81 1677.44 5210.11 5210.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 810 3.2e-05 512 235 408 405504 42.2664 13.1287 69.5856 412.513 537.739 537.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1710 6.4e-05 2048 350 3648 278016 43.5869 28.3308 1492.69 837.267 2402 2402.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1410 0.000512 4096 390 1224 32064 6.61914 89.2928 228.729 324.682 324.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1280 0.000128 2048 220 984 137088 17.9344 14.336 189.305 418.833 640.507 640.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1140 3.2e-05 512 230 264 516096 31.0812 13.3868 97.2187 418.445 560.356 560.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1470 0.000512 4096 90 288 37240 6.61766 43.4278 209.428 259.518 259.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1290 0.000256 4096 360 2040 63056 13.9812 526.224 419.064 959.315 959.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1140 0.000512 1024 300 864 30240 2.32534 1.66502 32.8556 59.1324 96.0999 96.1839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1610 0.001024 512 500 1656 15680 0.589792 0.360448 16.0284 13.1059 30.1854 30.2776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1450 6.4e-05 4096 140 4848 294784 46.3954 55.7314 6165.81 1676 7944.01 7944.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 810 3.2e-05 512 235 408 422912 41.9083 13.378 129.242 423.164 607.935 608.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1710 6.4e-05 2048 350 3648 278656 43.7596 28.3729 2674.65 850.345 3597.27 3597.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1410 0.000512 4096 390 1224 32088 6.61123 160.813 228.597 396.067 396.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1280 0.000128 2048 220 984 137536 18.0038 14.4449 340.816 427.752 804.307 804.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1140 3.2e-05 512 230 264 516096 31.0393 13.3714 62.2021 418.472 525.304 525.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1470 0.000512 4096 90 288 37184 6.61498 27.5889 209.423 243.671 243.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1290 0.000256 4096 360 2040 62944 13.9719 330.111 418.754 762.883 762.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1140 0.000512 1024 300 864 29568 2.30506 1.6425 20.6063 60.6479 85.3206 85.4053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1610 0.001024 512 500 1656 15680 0.590112 0.361952 10.2667 13.1397 24.4581 24.5557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1450 6.4e-05 4096 140 4848 294560 46.2223 55.6679 3869.76 1676.12 5647.85 5647.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 810 3.2e-05 512 235 408 415744 41.5911 13.1761 80.7971 415.559 551.366 551.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1710 6.4e-05 2048 350 3648 277760 43.6944 28.3034 1684.58 836.739 2593.45 2593.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1410 0.000512 4096 390 1224 32032 6.62003 101.083 228.124 335.87 335.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1280 0.000128 2048 220 984 137088 17.9523 14.3708 217.846 418.643 668.914 669.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1140 3.2e-05 512 230 264 512000 31.243 13.3383 92.2624 417.714 554.772 554.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1470 0.000512 4096 90 288 37248 6.61552 42.0905 209.486 258.236 258.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1290 0.000256 4096 360 2040 63040 13.9752 506.595 418.969 939.583 939.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1140 0.000512 1024 300 864 30208 2.31386 1.66867 31.9677 60.1129 96.1808 96.2646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1610 0.001024 512 500 1656 15872 0.59408 0.363264 14.8217 13.2372 29.1164 29.2067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1450 6.4e-05 4096 140 4848 294656 46.2438 55.6115 5910.58 1675.58 7688.09 7688.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 810 3.2e-05 512 235 408 417792 42.2738 13.3243 121.956 417.731 595.524 595.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1710 6.4e-05 2048 350 3648 278528 43.6232 28.4942 2552.67 837.991 3462.91 3463.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1410 0.000512 4096 390 1224 32064 6.61446 155.531 228.67 390.858 390.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1280 0.000128 2048 220 984 137472 17.9675 14.3401 332.927 419.207 784.543 784.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1140 3.2e-05 512 230 264 507904 31.5466 13.3379 62.5061 418.137 525.742 525.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1470 0.000512 4096 90 288 37120 6.61504 28.3663 209.337 244.361 244.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1290 0.000256 4096 360 2040 62976 13.9713 335.985 419.361 769.361 769.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1140 0.000512 1024 300 864 30208 2.32218 1.66986 21.3477 59.177 84.6429 84.7237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1610 0.001024 512 500 1656 15360 0.583968 0.354304 9.32403 12.9462 23.3074 23.4051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1450 6.4e-05 4096 140 4848 294656 46.2276 55.6162 3870.74 1677.55 5650.22 5650.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 810 3.2e-05 512 235 408 409600 43.0981 13.3216 80.3019 418.137 555.097 555.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1710 6.4e-05 2048 350 3648 278528 43.6166 28.3865 1659.63 839.981 2571.75 2571.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1410 0.000512 4096 390 1224 32000 6.61075 102.286 228.401 337.34 337.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1280 0.000128 2048 220 984 136704 17.9239 14.4117 222.284 418.363 673.084 673.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1140 3.2e-05 512 230 264 511488 31.2075 13.3623 100.977 417.346 563.112 563.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1470 0.000512 4096 90 288 37224 6.61299 45.994 209.39 262.04 262.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1290 0.000256 4096 360 2040 63000 13.9756 554.171 418.77 986.96 987.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1140 0.000512 1024 300 864 30240 2.32134 1.66058 35.2734 59.9745 99.3428 99.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1610 0.001024 512 500 1656 15840 0.591712 0.362496 17.2278 13.1339 31.4186 31.5063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1450 6.4e-05 4096 140 4848 294624 46.3807 55.7363 6528.4 1675.62 8306.21 8306.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 810 3.2e-05 512 235 408 414720 41.8383 13.2092 134.561 414.282 604.136 604.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1710 6.4e-05 2048 350 3648 278784 43.7367 28.3928 2856.73 837.616 3766.61 3766.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1410 0.000512 4096 390 1224 32040 6.61254 170.932 228.391 405.977 406.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1280 0.000128 2048 220 984 137376 18.0097 14.3757 361.22 418.985 812.693 812.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1140 3.2e-05 512 230 264 506880 30.9786 13.2172 70.6136 414.318 529.343 529.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1470 0.000512 4096 90 288 37152 6.61402 32.3053 209.4 248.363 248.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1290 0.000256 4096 360 2040 62928 13.9736 386.357 418.787 819.163 819.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1140 0.000512 1024 300 864 29952 2.30397 1.64045 24.6319 58.6364 87.3297 87.4135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1610 0.001024 512 500 1656 15552 0.586432 0.355936 11.9616 12.9896 25.9949 26.0911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1450 6.4e-05 4096 140 4848 294336 46.2213 55.6657 4562.17 1675.29 6339.42 6339.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 810 3.2e-05 512 235 408 405504 41.5954 13.0499 92.6783 408.224 555.787 555.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1710 6.4e-05 2048 350 3648 278784 43.5776 28.3151 1996.03 837.735 2905.79 2905.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1410 0.000512 4096 390 1224 31968 6.60842 119.025 228.092 353.769 353.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1280 0.000128 2048 220 984 137088 18.0044 14.3667 252.738 419.227 704.44 704.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1140 3.2e-05 512 230 264 517120 31.0794 13.388 96.6769 419.478 560.839 561.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1470 0.000512 4096 90 288 37200 6.60666 43.7043 209.507 259.863 259.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1290 0.000256 4096 360 2040 63040 13.9787 525.878 419.443 959.343 959.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1140 0.000512 1024 300 864 30080 2.30522 1.64938 33.2424 58.8772 96.1924 96.2747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1610 0.001024 512 500 1656 15680 0.58592 0.35952 16.1587 13.0894 30.2909 30.3801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1450 6.4e-05 4096 140 4848 294720 46.2607 55.6888 6213.47 1677.21 7992.71 7992.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 810 3.2e-05 512 235 408 419840 42.3408 13.3637 129.696 419.484 605.124 605.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1710 6.4e-05 2048 350 3648 278400 43.6636 28.3077 2713.98 841.882 3627.98 3628.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1410 0.000512 4096 390 1224 32080 6.63059 162.669 228.911 398.256 398.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1280 0.000128 2048 220 984 137600 17.9771 14.3749 344.186 419.594 796.235 796.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1140 3.2e-05 512 230 264 512000 31.3589 13.3734 69.2821 419.146 533.389 533.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1470 0.000512 4096 90 288 37120 6.61094 31.673 209.31 247.636 247.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1290 0.000256 4096 360 2040 62880 13.9737 375.474 418.623 808.117 808.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1140 0.000512 1024 300 864 29440 2.29955 1.64218 23.5357 59.4446 87.0396 87.1219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1610 0.001024 512 500 1656 15360 0.591808 0.360448 11.4865 13.127 25.6618 25.7575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1450 6.4e-05 4096 140 4848 294720 46.154 55.5955 4423.13 1676.05 6201.02 6201.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 810 3.2e-05 512 235 408 409600 41.8971 13.1256 90.594 417.659 563.511 563.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1710 6.4e-05 2048 350 3648 277760 43.5995 28.4692 1926.66 838.113 2836.99 2837.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1410 0.000512 4096 390 1224 32000 6.61718 115.749 226.278 348.687 348.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1280 0.000128 2048 220 984 136960 17.8824 14.4861 245.097 417.685 695.252 695.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1140 3.2e-05 512 230 264 509952 31.0239 13.2972 123.641 416.244 584.423 584.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1470 0.000512 4096 90 288 37152 6.61504 56.0914 209.083 271.831 271.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1290 0.000256 4096 360 2040 62976 13.9772 671.889 418.678 1104.59 1104.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1140 0.000512 1024 300 864 29952 2.3081 1.66096 42.3164 58.5576 104.964 105.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1610 0.001024 512 500 1656 15744 0.585184 0.360416 20.7857 13.0787 34.9118 35.0047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1450 6.4e-05 4096 140 4848 294720 46.1358 55.6066 7869.92 1675.97 9647.71 9647.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 810 3.2e-05 512 235 408 405504 42.2461 13.1236 160.014 412.156 627.778 627.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1710 6.4e-05 2048 350 3648 278016 43.5418 28.3118 3435.52 840.642 4348.15 4348.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1410 0.000512 4096 390 1224 32064 6.62477 205.47 227.078 439.215 439.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1280 0.000128 2048 220 984 137088 17.9173 14.3811 436.571 420.688 889.66 889.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1140 3.2e-05 512 230 264 503808 30.9282 13.142 79.479 412.68 536.447 536.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1470 0.000512 4096 90 288 37056 6.61504 35.8871 209.338 251.882 251.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1290 0.000256 4096 360 2040 62784 13.9674 431.694 418.658 864.364 864.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1140 0.000512 1024 300 864 29184 2.30608 1.64278 26.8317 58.4303 89.3307 89.4179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1610 0.001024 512 500 1656 15360 0.59232 0.362496 13.3895 13.1671 27.6192 27.7199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1450 6.4e-05 4096 140 4848 294528 46.2254 55.6089 5117.96 1677.1 6896.98 6897.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 810 3.2e-05 512 235 408 393216 43.526 13.1235 101.389 412.695 570.979 571.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1710 6.4e-05 2048 350 3648 278016 43.6184 28.4003 2213.41 840.936 3126.51 3126.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1410 0.000512 4096 390 1224 31872 6.60973 132.17 226.827 365.653 365.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1280 0.000128 2048 220 984 136704 17.974 14.3913 281.432 419.193 733.099 733.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1140 3.2e-05 512 230 264 512000 31.014 13.3406 122.374 416.861 583.807 583.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1470 0.000512 4096 90 288 37200 6.61555 55.0138 209.59 271.264 271.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1290 0.000256 4096 360 2040 63000 13.9653 663.53 419.281 1096.82 1096.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1140 0.000512 1024 300 864 30000 2.32419 1.66026 41.6466 58.7253 104.481 104.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1610 0.001024 512 500 1656 15600 0.588448 0.3608 20.3852 13.1045 34.5378 34.6307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1450 6.4e-05 4096 140 4848 294800 46.4276 55.7486 7793.07 1677.55 9572.87 9572.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 810 3.2e-05 512 235 408 409600 42.0023 13.1677 159.772 412.513 627.702 627.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1710 6.4e-05 2048 350 3648 278400 43.758 28.3546 3384.93 837.858 4295.04 4295.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1410 0.000512 4096 390 1224 32000 6.61504 203.223 227.037 436.922 436.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1280 0.000128 2048 220 984 137200 18.0614 14.3739 430.201 419.095 881.837 881.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1140 3.2e-05 512 230 264 499200 31.3846 13.1713 81.034 412.294 538.106 538.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1470 0.000512 4096 90 288 37000 6.59894 37.5214 208.882 253.046 253.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1290 0.000256 4096 360 2040 62800 13.9833 449.214 418.395 881.638 881.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1140 0.000512 1024 300 864 29600 2.30739 1.64458 28.3669 58.3912 90.8291 90.9169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1610 0.001024 512 500 1656 15200 0.59424 0.360448 13.5592 13.1567 27.7716 27.8706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1450 6.4e-05 4096 140 4848 294400 46.3586 55.7059 5274.35 1674.54 7051.04 7051.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 810 3.2e-05 512 235 408 409600 42.0434 13.1604 108.011 413.824 577.287 577.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1710 6.4e-05 2048 350 3648 278400 43.7113 28.3655 2295.39 837.476 3205.08 3205.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1410 0.000512 4096 390 1224 31800 6.5959 137.081 226.356 370.078 370.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1280 0.000128 2048 220 984 136800 18.0597 14.4404 291.849 419.073 743.527 743.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1140 3.2e-05 512 230 264 516096 31.0342 13.3734 120.436 418.806 583.887 584.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1470 0.000512 4096 90 288 37184 6.61654 53.8298 209.594 270.084 270.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1290 0.000256 4096 360 2040 62944 13.9744 649.898 419.304 1083.22 1083.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1140 0.000512 1024 300 864 29568 2.30406 1.64045 40.2771 58.2716 102.615 102.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1610 0.001024 512 500 1656 15680 0.591552 0.361408 20.067 13.1502 34.2703 34.3695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1450 6.4e-05 4096 140 4848 294560 46.252 55.6654 7641.84 1677.02 9420.86 9420.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 810 3.2e-05 512 235 408 415744 41.592 13.183 158.756 413.942 627.726 627.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1710 6.4e-05 2048 350 3648 277760 43.6678 28.3594 3324.24 837.403 4233.82 4233.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1410 0.000512 4096 390 1224 32032 6.61645 200.03 227.248 433.939 433.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1280 0.000128 2048 220 984 137088 17.9631 14.3837 422.688 418.921 874.063 874.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1140 3.2e-05 512 230 264 501760 31.2278 13.1868 78.1591 414.084 536.872 537.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1470 0.000512 4096 90 288 36960 6.59056 36.0779 208.994 251.706 251.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1290 0.000256 4096 360 2040 62720 13.9709 428.051 418.494 860.559 860.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1140 0.000512 1024 300 864 29568 2.30698 1.65414 26.7784 59.6627 90.5219 90.6035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1610 0.001024 512 500 1656 15232 0.583072 0.3584 12.933 12.9275 26.9007 26.9984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1450 6.4e-05 4096 140 4848 294336 46.162 55.5971 5033.75 1677.63 6813.22 6813.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 810 3.2e-05 512 235 408 401408 41.1786 13.0294 101.562 404.395 560.405 560.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1710 6.4e-05 2048 350 3648 277760 43.5937 28.3648 2192.33 837.806 3102.23 3102.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1410 0.000512 4096 390 1224 31808 6.59085 130.816 227.751 365.2 365.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1280 0.000128 2048 220 984 137088 17.9349 14.4364 279.542 419.49 731.499 731.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1140 3.2e-05 512 230 264 514560 30.99 13.3642 116.122 417.746 578.44 578.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1470 0.000512 4096 90 288 37200 6.6191 52.1912 209.702 268.555 268.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1290 0.000256 4096 360 2040 63000 13.9901 628.578 419.599 1062.21 1062.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1140 0.000512 1024 300 864 30240 2.3232 1.66525 40.0126 58.8387 102.956 103.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1610 0.001024 512 500 1656 15360 0.59232 0.360448 19.0396 13.1184 33.2058 33.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1450 6.4e-05 4096 140 4848 294480 46.3645 55.7325 7367.11 1676.8 9146.09 9146.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 810 3.2e-05 512 235 408 399360 43.0582 13.1584 147.666 412.539 616.663 616.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1710 6.4e-05 2048 350 3648 278400 43.7358 28.3799 3222.38 837.907 4132.54 4132.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1410 0.000512 4096 390 1224 32040 6.61971 192.785 228.396 427.844 427.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1280 0.000128 2048 220 984 137280 18.0118 14.3626 409.673 419.148 861.297 861.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1140 3.2e-05 512 230 264 506880 30.6764 13.1605 75.2983 412.304 531.659 531.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1470 0.000512 4096 90 288 36960 6.59763 34.4156 208.867 249.921 249.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1290 0.000256 4096 360 2040 62880 13.9848 405.556 419.023 838.606 838.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1140 0.000512 1024 300 864 29760 2.30195 1.64371 25.6012 59.5821 89.2444 89.3297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1610 0.001024 512 500 1656 15360 0.598208 0.36512 12.4176 13.181 26.6651 26.7596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1450 6.4e-05 4096 140 4848 294240 46.2271 55.6844 4748.59 1674.67 6525.25 6525.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 810 3.2e-05 512 235 408 399360 42.9688 13.1482 96.5032 412.41 565.269 565.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1710 6.4e-05 2048 350 3648 276480 43.6526 28.2972 2059.23 836.593 2967.9 2968.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1410 0.000512 4096 390 1224 31920 6.61968 123.705 227.908 358.276 358.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1280 0.000128 2048 220 984 136320 17.964 14.3617 262.482 417.897 712.805 712.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1140 3.2e-05 512 230 264 507904 31.5392 13.3428 110.658 417.69 573.443 573.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1470 0.000512 4096 90 288 37120 6.61517 50.4119 209.111 266.182 266.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1290 0.000256 4096 360 2040 62976 13.976 602.067 418.902 1034.99 1035.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1140 0.000512 1024 300 864 30208 2.32077 1.6751 38.3063 59.9083 102.327 102.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1610 0.001024 512 500 1656 15360 0.583392 0.3584 18.1666 12.9339 32.1401 32.2336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1450 6.4e-05 4096 140 4848 294656 46.2433 55.611 7050.95 1675.87 8828.75 8828.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 810 3.2e-05 512 235 408 409600 43.0927 13.3246 144.557 417.715 618.927 619.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1710 6.4e-05 2048 350 3648 278528 43.6187 28.2972 3078.11 838.02 3988.19 3988.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1410 0.000512 4096 390 1224 32000 6.62006 184.183 228.178 419.024 419.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1280 0.000128 2048 220 984 136704 17.9305 14.3334 390.197 417.915 840.476 840.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1140 3.2e-05 512 230 264 507904 31.5573 13.3464 74.7332 417.834 537.712 537.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1470 0.000512 4096 90 288 36864 6.56589 33.5731 208.46 248.643 248.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1290 0.000256 4096 360 2040 62720 13.9682 405.117 418.27 837.401 837.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1140 0.000512 1024 300 864 28672 2.29018 1.61382 24.8483 57.7854 86.6558 86.7394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1610 0.001024 512 500 1656 14336 0.581568 0.35072 11.4409 12.6813 25.1499 25.2437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1450 6.4e-05 4096 140 4848 293888 46.2356 55.6375 4797.14 1673.79 6572.89 6572.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 810 3.2e-05 512 235 408 393216 44.6656 13.3281 95.4523 417.821 571.512 571.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1710 6.4e-05 2048 350 3648 276480 43.6032 28.2731 2071.96 835.612 2979.59 2979.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1410 0.000512 4096 390 1224 31744 6.59085 124.597 227.172 358.404 358.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1280 0.000128 2048 220 984 136192 17.9749 14.3583 263.396 418.285 714.114 714.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1140 3.2e-05 512 230 250 514048 31.2378 13.372 157.478 419.048 621.355 621.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1470 0.000512 4096 90 275 37376 6.62701 38.6495 209.584 254.906 254.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1290 0.000256 4096 360 2025 63200 13.9802 946.886 419.043 1379.95 1380
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1140 0.000512 1024 300 850 30336 2.3104 1.6632 30.0061 60.7371 94.8196 94.9091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1610 0.001024 512 500 1650 16000 0.590048 0.362496 15.0364 13.2182 29.3054 29.3956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1450 6.4e-05 4096 140 4850 294848 46.1763 55.5951 5773.74 1676.02 7551.61 7551.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 810 3.2e-05 512 235 400 413696 42.6155 13.3215 113.882 417.706 587.765 587.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1710 6.4e-05 2048 350 3650 279040 43.5587 28.3249 2513.77 837.776 3423.56 3423.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1410 0.000512 4096 390 1225 32128 6.61699 150.22 229.067 385.947 386.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1280 0.000128 2048 220 975 137856 17.9675 14.3626 558.881 419.073 1010.39 1010.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1140 3.2e-05 512 230 250 514560 31.2382 13.3948 76.9616 418.965 540.772 540.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1470 0.000512 4096 90 275 37360 6.63552 34.392 209.498 250.568 250.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1290 0.000256 4096 360 2025 63200 13.9918 439.101 419.002 872.142 872.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1140 0.000512 1024 300 850 30400 2.31274 1.66093 27.0728 60.9406 92.1047 92.1846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1610 0.001024 512 500 1650 15840 0.591008 0.363776 13.3526 13.1576 27.5636 27.6527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1450 6.4e-05 4096 140 4850 294800 46.4554 55.7286 5190.77 1675.47 6968.5 6968.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 810 3.2e-05 512 235 400 414720 42.873 13.3859 102.641 419.025 578.17 578.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1710 6.4e-05 2048 350 3650 279040 43.8031 28.3812 2262.84 841.127 3176.29 3176.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1410 0.000512 4096 390 1225 32120 6.62045 135.589 229.454 371.71 371.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1280 0.000128 2048 220 975 137920 18.0271 14.3673 286.979 419.139 738.614 738.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1140 3.2e-05 512 230 250 512000 31.5368 13.3878 134.218 419.397 598.753 598.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1470 0.000512 4096 90 275 37280 6.61094 22.6543 209.481 238.786 238.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1290 0.000256 4096 360 2025 63120 13.9756 816.503 419.345 1249.87 1249.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1140 0.000512 1024 300 850 30080 2.30518 1.64698 17.6149 61.8584 83.5252 83.6178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1610 0.001024 512 500 1650 15680 0.589024 0.360224 8.75574 13.0816 22.8893 22.9847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1450 6.4e-05 4096 140 4850 294720 46.2582 55.6718 3343.53 1676.87 5122.41 5122.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 810 3.2e-05 512 235 400 409600 43.4129 13.3714 66.0409 419.338 542.403 542.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1710 6.4e-05 2048 350 3650 279040 43.6112 28.3505 1458.32 838.517 2368.92 2369.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1410 0.000512 4096 390 1225 32080 6.61536 87.1398 229.161 322.961 323.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1280 0.000128 2048 220 975 137920 18.0188 14.3861 463.013 419.445 914.967 915.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1140 3.2e-05 512 230 250 513024 31.2677 13.3837 81.9983 418.374 545.245 545.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1470 0.000512 4096 90 275 37344 6.6168 36.4906 209.496 252.647 252.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1290 0.000256 4096 360 2025 63168 13.9857 463.909 418.963 896.904 896.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1140 0.000512 1024 300 850 30336 2.31952 1.67123 28.9408 59.4822 92.5314 92.6188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1610 0.001024 512 500 1650 15936 0.591264 0.362944 14.4091 13.1856 28.6481 28.7416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1450 6.4e-05 4096 140 4850 294816 46.2768 55.7097 5531.2 1675.8 7309.06 7309.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 810 3.2e-05 512 235 400 411648 42.5622 13.3009 108.745 416.364 581.214 581.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1710 6.4e-05 2048 350 3650 278784 43.6497 28.3385 2406.07 837.472 3315.67 3315.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1410 0.000512 4096 390 1225 32112 6.6192 144.552 228.008 379.224 379.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1280 0.000128 2048 220 975 137856 17.9528 14.4313 304.516 418.933 755.936 756.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1140 3.2e-05 512 230 250 509952 31.0466 13.3007 53.1886 416.334 514.092 514.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1470 0.000512 4096 90 275 37248 6.60685 23.6415 209.234 239.525 239.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1290 0.000256 4096 360 2025 63072 13.9831 299.63 418.703 732.36 732.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1140 0.000512 1024 300 850 29952 2.3128 1.66093 18.5658 59.9396 82.5962 82.6796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1610 0.001024 512 500 1650 15744 0.586496 0.368096 9.27552 13.087 23.4192 23.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1450 6.4e-05 4096 140 4850 294720 46.1923 55.6073 3574.12 1676.02 5352.01 5352.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 810 3.2e-05 512 235 400 405504 42.2575 13.1277 69.7716 412.166 537.571 537.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1710 6.4e-05 2048 350 3650 278016 43.6187 28.322 1553.63 836.663 2462.37 2462.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1410 0.000512 4096 390 1225 32064 6.62118 93.0447 228.737 328.445 328.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1280 0.000128 2048 220 975 137472 17.9109 14.465 196.49 418.48 647.447 647.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1140 3.2e-05 512 230 250 512512 31.3507 13.3878 89.8661 418.77 553.591 553.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1470 0.000512 4096 90 275 37352 6.62435 40.0403 209.78 256.489 256.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1290 0.000256 4096 360 2025 63168 13.9892 502.909 419.41 936.353 936.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1140 0.000512 1024 300 850 30464 2.32509 1.67062 31.2753 60.209 95.6008 95.6861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1610 0.001024 512 500 1650 15680 0.59008 0.361856 15.3464 13.1154 29.5121 29.6051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1450 6.4e-05 4096 140 4850 294784 46.3974 55.722 5920.45 1677.54 7700.2 7700.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 810 3.2e-05 512 235 400 408576 43.3591 13.3726 116.136 418.773 591.879 592.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1710 6.4e-05 2048 350 3650 278656 43.7633 28.3402 2576.93 838.548 3487.71 3487.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1410 0.000512 4096 390 1225 32088 6.61258 154.513 228.044 389.215 389.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1280 0.000128 2048 220 975 137760 17.9987 14.3783 327.519 419.464 779.464 779.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1140 3.2e-05 512 230 250 508928 31.5556 13.3775 57.498 418.425 521.074 521.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1470 0.000512 4096 90 275 37296 6.62726 25.3542 209.591 241.616 241.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1290 0.000256 4096 360 2025 63056 13.9777 317.682 418.729 750.43 750.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1140 0.000512 1024 300 850 30016 2.29558 1.64614 19.7316 58.5283 82.315 82.3975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1610 0.001024 512 500 1650 15680 0.58992 0.360608 9.8201 13.1395 24.0089 24.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1450 6.4e-05 4096 140 4850 294560 46.2397 55.6892 3722.51 1675.58 5500.09 5500.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 810 3.2e-05 512 235 400 401408 42.9988 13.1789 72.8426 413.566 542.826 543.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1710 6.4e-05 2048 350 3650 277760 43.6873 28.3156 1616.9 836.636 2525.67 2525.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1410 0.000512 4096 390 1225 32032 6.60992 97.8888 228.23 332.772 332.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1280 0.000128 2048 220 975 137536 17.9383 14.5367 209.598 418.53 660.706 660.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1140 3.2e-05 512 230 250 512000 31.2349 13.3448 93.2001 417.761 555.764 555.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1470 0.000512 4096 90 275 37312 6.61629 41.7306 209.446 257.838 257.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1290 0.000256 4096 360 2025 63168 13.9833 519.494 419.114 952.637 952.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1140 0.000512 1024 300 850 30208 2.31555 1.66499 32.4768 59.0796 95.6545 95.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1610 0.001024 512 500 1650 15872 0.594016 0.364416 15.4302 13.2393 29.7267 29.8217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1450 6.4e-05 4096 140 4850 294656 46.2495 55.6045 6105.9 1675.98 7883.81 7883.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 810 3.2e-05 512 235 400 409600 43.103 13.3325 120.504 417.78 594.968 595.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1710 6.4e-05 2048 350 3650 279040 43.5548 28.2956 2649.9 838.138 3560.03 3560.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1410 0.000512 4096 390 1225 32064 6.61162 160.453 231.188 398.297 398.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1280 0.000128 2048 220 975 137728 17.9473 14.4192 340.965 419.217 792.652 792.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1140 3.2e-05 512 230 250 507904 31.5522 13.3464 62.3442 417.809 525.27 525.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1470 0.000512 4096 90 275 37248 6.61418 28.1272 209.446 244.232 244.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1290 0.000256 4096 360 2025 63104 13.9878 344.355 419.115 777.505 777.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1140 0.000512 1024 300 850 30208 2.32138 1.67117 21.7543 59.1489 85.0134 85.0974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1610 0.001024 512 500 1650 15360 0.583776 0.356352 9.69846 12.9377 23.6771 23.7763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1450 6.4e-05 4096 140 4850 294656 46.2232 55.6276 4008.07 1690.13 5800.13 5800.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 810 3.2e-05 512 235 400 409600 43.1098 13.326 80.6023 422.181 559.459 559.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1710 6.4e-05 2048 350 3650 278528 43.6059 28.2883 1719.95 840.793 2632.77 2632.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1410 0.000512 4096 390 1225 32000 6.61587 106.738 229.4 342.797 342.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1280 0.000128 2048 220 975 137216 17.9117 14.336 227.884 422.582 682.816 682.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1140 3.2e-05 512 230 250 511488 31.2201 13.3637 97.8468 417.383 560.035 560.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1470 0.000512 4096 90 275 37296 6.62243 43.5773 209.375 259.617 259.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1290 0.000256 4096 360 2025 63144 13.9883 549.751 418.985 982.769 982.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1140 0.000512 1024 300 850 30240 2.31786 1.65702 34.5804 58.983 97.6533 97.7347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1610 0.001024 512 500 1650 15840 0.589152 0.360384 17.174 13.1322 31.354 31.4368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1450 6.4e-05 4096 140 4850 294768 46.3974 55.7384 6543.55 1675.73 8321.5 8321.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 810 3.2e-05 512 235 400 405504 42.7846 13.2127 127.092 418.928 602.259 602.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1710 6.4e-05 2048 350 3650 278784 43.7397 28.3534 2852.2 850.253 3774.68 3774.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1410 0.000512 4096 390 1225 32040 6.61101 169.444 228.249 404.347 404.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1280 0.000128 2048 220 975 137664 17.9979 14.3625 359.29 418.993 810.745 810.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1140 3.2e-05 512 230 250 506880 30.9762 13.2215 70.1579 414.326 528.902 529.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1470 0.000512 4096 90 275 37152 6.59456 31.5146 208.984 247.136 247.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1290 0.000256 4096 360 2025 63072 13.9817 393.318 418.972 826.319 826.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1140 0.000512 1024 300 850 29952 2.30202 1.6448 24.8412 58.6636 87.5741 87.6586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1610 0.001024 512 500 1650 15552 0.584352 0.356512 12.2132 12.9879 26.2426 26.3388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1450 6.4e-05 4096 140 4850 294624 46.2319 55.6653 4672.25 1675.31 6449.53 6449.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 810 3.2e-05 512 235 400 387072 43.4092 13.0416 87.7257 408.268 552.687 552.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1710 6.4e-05 2048 350 3650 278784 43.5859 28.309 2039.8 837.727 2949.57 2949.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1410 0.000512 4096 390 1225 31968 6.60944 121.744 228.156 356.555 356.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1280 0.000128 2048 220 975 137664 17.9592 14.3618 258.77 419.338 710.53 710.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1140 3.2e-05 512 230 250 512000 31.4073 13.3921 95.1008 419.081 559.2 559.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1470 0.000512 4096 90 275 37280 6.61498 42.7071 209.322 258.688 258.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1290 0.000256 4096 360 2025 63120 13.9735 534.006 418.873 966.895 966.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1140 0.000512 1024 300 850 30080 2.30544 1.65011 33.6021 60.8435 98.5197 98.6023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1610 0.001024 512 500 1650 15680 0.588352 0.361536 16.5501 13.0745 30.6761 30.7673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1450 6.4e-05 4096 140 4850 294720 46.2377 55.681 6329.11 1675.6 8106.7 8106.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 810 3.2e-05 512 235 400 409600 43.3456 13.3738 124.862 419.101 600.928 601.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1710 6.4e-05 2048 350 3650 279040 43.5698 28.5201 2769.8 838.006 3680.03 3680.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1410 0.000512 4096 390 1225 32080 6.62538 166.762 228.704 402.137 402.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1280 0.000128 2048 220 975 137920 17.9598 14.3524 349.596 419.238 801.249 801.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1140 3.2e-05 512 230 250 512000 31.3561 13.3736 67.5272 419.031 531.503 531.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1470 0.000512 4096 90 275 37120 6.60221 30.2987 208.846 245.79 245.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1290 0.000256 4096 360 2025 63040 13.9841 375.065 418.964 808.059 808.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1140 0.000512 1024 300 850 29440 2.29946 1.64336 23.2134 58.3728 85.6454 85.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1610 0.001024 512 500 1650 15360 0.590624 0.360448 11.5037 13.126 25.6812 25.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1450 6.4e-05 4096 140 4850 294720 46.1489 55.5991 4434.39 1675.64 6211.86 6211.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 810 3.2e-05 512 235 400 389120 43.9122 13.1213 84.1466 412.177 553.597 553.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1710 6.4e-05 2048 350 3650 279040 43.5048 28.2875 1938.24 837.901 2848.07 2848.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1410 0.000512 4096 390 1225 32000 6.62054 116.328 228.407 351.4 351.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1280 0.000128 2048 220 975 136960 17.879 14.3584 244.67 417.695 694.704 694.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1140 3.2e-05 512 230 250 509952 31.0364 13.2907 117.121 416.752 578.422 578.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1470 0.000512 4096 90 275 37248 6.61078 52.0602 209.44 268.154 268.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1290 0.000256 4096 360 2025 63072 13.9817 650.779 419.115 1083.92 1083.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1140 0.000512 1024 300 850 29952 2.31126 1.66522 40.457 59.6822 104.233 104.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1610 0.001024 512 500 1650 15744 0.58688 0.358944 20.3141 13.0957 34.4575 34.5477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1450 6.4e-05 4096 140 4850 294720 46.1578 55.6161 7680.99 1677.65 9460.49 9460.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 810 3.2e-05 512 235 400 405504 42.2385 13.1283 151.685 412.618 619.907 620.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1710 6.4e-05 2048 350 3650 278016 43.5891 28.3241 3332.89 837.389 4242.32 4242.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1410 0.000512 4096 390 1225 32064 6.62118 200.993 229.864 437.521 437.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1280 0.000128 2048 220 975 137472 17.9046 14.3524 424.385 418.877 875.623 875.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1140 3.2e-05 512 230 250 503808 30.9368 13.1537 77.6007 412.293 534.197 534.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1470 0.000512 4096 90 275 37056 6.59456 34.8605 208.736 250.233 250.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1290 0.000256 4096 360 2025 62976 13.9817 435.638 418.709 868.373 868.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1140 0.000512 1024 300 850 29184 2.31011 1.6455 26.7449 59.2456 90.0656 90.1489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1610 0.001024 512 500 1650 15360 0.592224 0.367904 13.3211 13.1484 27.5276 27.6193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1450 6.4e-05 4096 140 4850 294528 46.2225 55.6071 5166.85 1676.03 6944.79 6944.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 810 3.2e-05 512 235 400 393216 43.5239 13.1216 98.9582 412.294 568.138 568.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1710 6.4e-05 2048 350 3650 278016 43.6075 28.313 2246.52 836.941 3155.51 3155.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1410 0.000512 4096 390 1225 31872 6.60157 134.907 227.793 369.345 369.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1280 0.000128 2048 220 975 137472 17.9324 14.3264 286.662 418.831 737.853 737.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1140 3.2e-05 512 230 250 505600 31.4767 13.3366 115.819 416.514 577.37 577.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1470 0.000512 4096 90 275 37300 6.62304 51.8746 209.538 268.079 268.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1290 0.000256 4096 360 2025 63100 13.982 652.649 418.884 1085.56 1085.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1140 0.000512 1024 300 850 30000 2.3248 1.65744 40.4178 58.5956 103.116 103.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1610 0.001024 512 500 1650 15600 0.591232 0.360256 20.1813 13.0892 34.3207 34.4142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1450 6.4e-05 4096 140 4850 294800 46.4517 55.774 7731.5 1676.13 9509.93 9510.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 810 3.2e-05 512 235 400 396800 43.3146 13.1656 149.219 412.222 618.166 618.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1710 6.4e-05 2048 350 3650 278400 43.7718 28.3628 3345.96 837.088 4255.32 4255.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1410 0.000512 4096 390 1225 32000 6.60957 201.148 225.867 433.669 433.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1280 0.000128 2048 220 975 137600 18.0469 14.4138 424.85 418.742 876.158 876.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1140 3.2e-05 512 230 250 499200 31.4005 13.1735 76.9338 412.181 533.908 534.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1470 0.000512 4096 90 275 37200 6.62922 35.8769 209.48 252.03 252.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1290 0.000256 4096 360 2025 63000 13.968 439.106 418.761 871.88 871.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1140 0.000512 1024 300 850 29600 2.30906 1.63862 27.3341 60.4807 91.8805 91.9613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1610 0.001024 512 500 1650 15200 0.597536 0.362368 13.2118 13.15 27.4206 27.5158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1450 6.4e-05 4096 140 4850 294400 46.3708 55.7167 5164.14 1674.09 6940.4 6940.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 810 3.2e-05 512 235 400 384000 44.5341 13.155 96.3067 412.209 566.446 566.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1710 6.4e-05 2048 350 3650 278400 43.7029 28.3322 2229.47 839.13 3140.77 3140.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1410 0.000512 4096 390 1225 31800 6.58637 134.191 227.434 368.253 368.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1280 0.000128 2048 220 975 137600 18.0037 14.3703 284.217 418.97 735.665 735.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1140 3.2e-05 512 230 250 508928 31.5577 13.3775 112.647 418.774 576.584 576.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1470 0.000512 4096 90 275 37296 6.62733 50.2789 209.754 266.705 266.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1290 0.000256 4096 360 2025 63056 13.977 630.396 419.064 1063.48 1063.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1140 0.000512 1024 300 850 30016 2.29853 1.64218 39.3652 58.2802 101.703 101.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1610 0.001024 512 500 1650 15680 0.590144 0.362208 19.6107 13.1514 33.816 33.9102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1450 6.4e-05 4096 140 4850 294560 46.2364 55.6687 7445.2 1676.85 9224.04 9224.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 810 3.2e-05 512 235 400 401408 43.0172 13.1815 144.641 413.903 614.985 615.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1710 6.4e-05 2048 350 3650 277760 43.6784 28.3305 3241.61 840.206 4153.96 4154.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1410 0.000512 4096 390 1225 32032 6.60874 195.279 228.338 430.27 430.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1280 0.000128 2048 220 975 137536 17.9464 14.3442 413.194 418.934 864.52 864.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1140 3.2e-05 512 230 250 501760 31.2515 13.1871 73.881 414.087 532.623 532.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1470 0.000512 4096 90 275 37184 6.624 33.2984 209.781 249.746 249.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1290 0.000256 4096 360 2025 62944 13.998 413.485 419.106 846.636 846.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1140 0.000512 1024 300 850 29568 2.31274 1.65104 25.5014 58.6397 88.2285 88.3139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1610 0.001024 512 500 1650 15232 0.587776 0.356352 12.5631 12.9286 26.5344 26.6306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1450 6.4e-05 4096 140 4850 294336 46.1496 55.6032 4864.39 1677.66 6643.88 6643.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 810 3.2e-05 512 235 400 372736 43.8722 13.0386 88.7824 404.409 550.347 550.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1710 6.4e-05 2048 350 3650 277760 43.5887 28.3075 2117.36 841.206 3030.59 3030.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1410 0.000512 4096 390 1225 31808 6.59251 127.142 228.139 361.916 361.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1280 0.000128 2048 220 975 137088 17.939 14.3303 269.412 419.284 721.071 721.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1140 3.2e-05 512 230 250 506880 31.5624 13.3645 109.752 417.787 572.686 572.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1470 0.000512 4096 90 275 37200 6.61203 49.0824 209.316 265.052 265.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1290 0.000256 4096 360 2025 63120 13.9858 610.951 419.502 1044.48 1044.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1140 0.000512 1024 300 850 30240 2.32451 1.66106 38.2342 59.9125 102.245 102.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1610 0.001024 512 500 1650 15360 0.593952 0.359712 18.594 13.1128 32.7596 32.8504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1450 6.4e-05 4096 140 4850 294480 46.3672 55.7363 7192.42 1677.03 8971.64 8971.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 810 3.2e-05 512 235 400 399360 43.0577 13.1575 139.67 412.655 608.784 608.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1710 6.4e-05 2048 350 3650 278400 43.7118 28.3644 3138.2 838.101 4048.51 4048.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1410 0.000512 4096 390 1225 32040 6.61782 188.268 228.512 423.44 423.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1280 0.000128 2048 220 975 137760 17.9755 14.3542 399.886 419.285 851.603 851.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1140 3.2e-05 512 230 250 491520 31.8068 13.1602 70.6823 412.385 528.25 528.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1470 0.000512 4096 90 275 36960 6.55792 31.8416 208.498 246.941 246.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1290 0.000256 4096 360 2025 62880 13.9776 404.398 418.51 836.929 836.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1140 0.000512 1024 300 850 29760 2.3024 1.64045 25.402 58.4736 87.9339 88.0199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1610 0.001024 512 500 1650 15360 0.597984 0.362112 12.4334 13.1831 26.6746 26.7756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1450 6.4e-05 4096 140 4850 294240 46.2367 55.6851 4806.2 1675.2 6583.4 6583.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 810 3.2e-05 512 235 400 399360 42.9755 13.1453 93.8452 412.401 562.608 562.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1710 6.4e-05 2048 350 3650 276480 43.6676 28.2995 2076.08 835.01 2983.19 2983.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1410 0.000512 4096 390 1225 31920 6.62118 125.287 228.053 360.003 360.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1280 0.000128 2048 220 975 137280 17.9266 14.4301 266.232 417.974 716.662 716.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1140 3.2e-05 512 230 250 507904 31.5376 13.3386 105.057 417.653 567.799 567.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1470 0.000512 4096 90 275 37248 6.6231 47.3592 209.361 263.386 263.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1290 0.000256 4096 360 2025 63104 13.9935 588.066 418.961 1021.06 1021.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1140 0.000512 1024 300 850 30208 2.3224 1.67322 36.8949 59.0803 100.09 100.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1610 0.001024 512 500 1650 15360 0.584544 0.354944 17.9004 12.9312 31.8719 31.9611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1450 6.4e-05 4096 140 4850 294656 46.2321 55.6086 6906.91 1675.49 8684.31 8684.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 810 3.2e-05 512 235 400 409600 43.0916 13.3329 137.482 417.655 611.799 611.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1710 6.4e-05 2048 350 3650 278528 43.6168 28.2783 2992.68 837.949 3902.66 3902.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1410 0.000512 4096 390 1225 32000 6.6151 179.778 228.237 414.676 414.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1280 0.000128 2048 220 975 137216 17.9174 14.4046 379.433 417.857 829.711 829.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1140 3.2e-05 512 230 250 507904 31.5156 13.3438 74.0921 417.819 536.993 537.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1470 0.000512 4096 90 275 37120 6.61072 32.9365 209.411 249.002 249.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1290 0.000256 4096 360 2025 62976 13.9874 413.843 419.044 846.924 846.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1140 0.000512 1024 300 850 28672 2.29002 1.61792 24.9741 57.8595 86.8594 86.9437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1610 0.001024 512 500 1650 14336 0.579936 0.348128 11.6731 12.6778 25.3778 25.4753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1450 6.4e-05 4096 140 4850 293888 46.2021 55.6068 4933.49 1673.82 6709.2 6709.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 810 3.2e-05 512 235 400 393216 44.6543 13.3239 93.7178 419.047 570.989 571.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1710 6.4e-05 2048 350 3650 276480 43.5764 28.246 2118.05 835.627 3025.64 3025.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1410 0.000512 4096 390 1225 31744 6.58275 127.374 227.248 361.247 361.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1280 0.000128 2048 220 975 137216 17.9393 14.35 270.737 418.391 721.52 721.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1140 3.2e-05 512 230 256 509952 31.5597 13.3664 131.616 419.404 596.175 596.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1470 0.000512 4096 90 288 37280 6.62138 35.3101 209.658 251.632 251.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1290 0.000256 4096 360 2048 63040 13.9891 797.125 419.453 1230.61 1230.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1140 0.000512 1024 300 864 30336 2.31043 1.66093 26.5991 62.7055 93.3776 93.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1610 0.001024 512 500 1664 16000 0.591424 0.363296 13.164 13.2303 27.448 27.5414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1450 6.4e-05 4096 140 4832 294912 46.2078 55.5964 5036.79 1677.43 6816.12 6816.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 810 3.2e-05 512 235 416 405504 43.5561 13.3295 102.321 418.043 577.495 577.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1710 6.4e-05 2048 350 3648 279296 43.5498 28.3246 2207.04 838.47 3117.53 3117.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1410 0.000512 4096 390 1216 32192 6.62307 131.616 228.382 366.666 366.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1280 0.000128 2048 220 992 137216 18.0198 14.3884 471.996 419.419 923.928 924.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1140 3.2e-05 512 230 256 507904 31.6133 13.3473 128.58 417.76 591.526 591.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1470 0.000512 4096 90 288 37248 6.61094 23.3062 209.512 239.473 239.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1290 0.000256 4096 360 2048 62976 13.9905 793.218 418.993 1226.25 1226.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1140 0.000512 1024 300 864 30208 2.31638 1.66707 17.5136 62.4066 84.004 84.0977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1610 0.001024 512 500 1664 15872 0.596192 0.363456 8.59962 13.2393 22.895 22.9892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1450 6.4e-05 4096 140 4832 294784 46.2555 55.6073 3239.2 1676.25 5017.39 5017.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 810 3.2e-05 512 235 416 401408 43.8859 13.326 65.8068 417.7 540.963 541.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1710 6.4e-05 2048 350 3648 279040 43.6066 28.2774 1418.14 838.171 2328.34 2328.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1410 0.000512 4096 390 1216 32128 6.61114 84.2158 227.642 318.515 318.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1280 0.000128 2048 220 992 137216 18.0821 14.3447 513.742 419.146 965.422 965.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1140 3.2e-05 512 230 256 509440 31.6219 13.4039 77.6638 419.405 542.317 542.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1470 0.000512 4096 90 288 37280 6.62317 35.877 209.694 252.237 252.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1290 0.000256 4096 360 2048 63000 13.9878 439.183 419.283 872.501 872.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1140 0.000512 1024 300 864 30400 2.31494 1.66013 27.4261 60.5962 92.117 92.1999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1610 0.001024 512 500 1664 15840 0.59392 0.362304 13.467 13.165 27.6937 27.7955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1450 6.4e-05 4096 140 4832 294800 46.4683 55.7097 5151.49 1677.23 6930.98 6931.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 810 3.2e-05 512 235 416 409600 43.4331 13.3875 105.905 419.425 582.393 582.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1710 6.4e-05 2048 350 3648 279040 43.7713 28.352 2253.46 838.502 3164.23 3164.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1410 0.000512 4096 390 1216 32160 6.61258 134.341 228.932 369.934 369.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1280 0.000128 2048 220 992 137120 18.045 14.4189 290.965 419.451 742.985 743.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1140 3.2e-05 512 230 256 506880 31.89 13.3909 134.119 419.43 599.058 599.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1470 0.000512 4096 90 288 37200 6.62339 23.3928 209.483 239.543 239.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1290 0.000256 4096 360 2048 62960 13.9849 283.822 419.282 717.132 717.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1140 0.000512 1024 300 864 30080 2.30624 1.66976 17.7252 58.7873 80.5906 80.6726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1610 0.001024 512 500 1664 15680 0.585504 0.363712 8.66381 13.0848 22.7967 22.8868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1450 6.4e-05 4096 140 4832 294720 46.2535 55.6716 3317.45 1677.02 5096.47 5096.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 810 3.2e-05 512 235 416 409600 43.3831 13.3776 68.7084 419.38 545.092 545.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1710 6.4e-05 2048 350 3648 279040 43.6156 28.3262 1454.85 838.744 2365.68 2365.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1410 0.000512 4096 390 1216 32080 6.6089 86.2769 228.63 321.561 321.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1280 0.000128 2048 220 992 136960 18.0514 14.3581 469.519 419.477 921.508 921.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1140 3.2e-05 512 230 256 509952 31.4696 13.3736 85.1595 418.686 548.906 549.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1470 0.000512 4096 90 288 37248 6.6209 39.2397 209.547 255.451 255.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1290 0.000256 4096 360 2048 63024 13.9935 475.784 419.401 909.221 909.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1140 0.000512 1024 300 864 30336 2.32086 1.66819 29.8428 59.2262 93.1748 93.2586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1610 0.001024 512 500 1664 15936 0.591776 0.362496 14.7957 13.196 29.0465 29.1362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1450 6.4e-05 4096 140 4832 294816 46.2541 55.6705 5578.56 1677.21 7357.78 7357.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 810 3.2e-05 512 235 416 405504 43.1626 13.2956 113.708 421.51 591.915 592.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1710 6.4e-05 2048 350 3648 279168 43.5955 28.3259 2436.2 851.055 3359.32 3359.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1410 0.000512 4096 390 1216 32160 6.61933 145.611 228.905 381.183 381.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1280 0.000128 2048 220 992 137088 17.9875 14.3917 314.857 423.086 770.427 770.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1140 3.2e-05 512 230 256 503808 31.5164 13.301 54.7457 416.353 516.133 516.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1470 0.000512 4096 90 288 37152 6.61894 25.6102 209.143 241.415 241.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1290 0.000256 4096 360 2048 62976 13.9919 303.972 419.108 737.119 737.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1140 0.000512 1024 300 864 29952 2.30966 1.6633 19.2604 58.7071 82.0579 82.1414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1610 0.001024 512 500 1664 15744 0.588224 0.358688 9.49856 13.0855 23.6287 23.7246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1450 6.4e-05 4096 140 4832 294720 46.1455 55.6007 3547.36 1676.05 5325.23 5325.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 810 3.2e-05 512 235 416 393216 43.4606 13.1271 71.8624 412.179 540.864 541.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1710 6.4e-05 2048 350 3648 278784 43.5375 28.3218 1557.06 836.583 2465.64 2465.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1410 0.000512 4096 390 1216 32064 6.61648 92.7236 228.216 327.599 327.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1280 0.000128 2048 220 992 136704 17.95 14.3954 200.55 418.488 651.482 651.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1140 3.2e-05 512 230 256 508928 31.6417 13.3986 84.0117 418.382 547.655 547.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1470 0.000512 4096 90 288 37240 6.62323 39.1892 209.401 255.257 255.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1290 0.000256 4096 360 2048 63000 13.994 469.094 419.024 902.163 902.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1140 0.000512 1024 300 864 30464 2.31882 1.66912 29.5852 59.189 92.8791 92.9623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1610 0.001024 512 500 1664 15680 0.588448 0.358688 14.3316 13.1002 28.4785 28.5676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1450 6.4e-05 4096 140 4832 294784 46.4241 55.7251 5461 1675.76 7238.99 7239.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 810 3.2e-05 512 235 416 408576 43.4086 13.3671 112.608 418.334 587.965 588.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1710 6.4e-05 2048 350 3648 279104 43.7423 28.3362 2394.45 837.857 3304.53 3304.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1410 0.000512 4096 390 1216 32144 6.6169 142.459 228.775 377.896 377.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1280 0.000128 2048 220 992 137088 18.0358 14.3544 310.017 418.991 761.504 761.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1140 3.2e-05 512 230 256 508928 31.5581 13.3715 54.7235 418.735 518.605 518.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1470 0.000512 4096 90 288 37184 6.61664 24.9509 209.548 241.158 241.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1290 0.000256 4096 360 2048 62944 13.9899 302.268 419.322 735.624 735.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1140 0.000512 1024 300 864 30016 2.2936 1.6447 18.9505 58.6415 81.6463 81.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1610 0.001024 512 500 1664 15680 0.589248 0.361088 9.30963 13.1507 23.511 23.6065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1450 6.4e-05 4096 140 4832 294560 46.2532 55.6606 3501.74 1676.66 5280.39 5280.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 810 3.2e-05 512 235 416 401408 43.0013 13.1738 71.5661 413.976 541.949 542.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1710 6.4e-05 2048 350 3648 278656 43.59 28.4156 1533.44 837.231 2442.81 2442.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1410 0.000512 4096 390 1216 32032 6.61504 91.1073 228.489 326.253 326.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1280 0.000128 2048 220 992 136640 17.9804 14.3462 200.218 418.934 651.584 651.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1140 3.2e-05 512 230 256 505344 31.8503 13.3881 45.3992 418.455 509.314 509.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1470 0.000512 4096 90 288 37128 6.61197 20.9871 209.393 237.036 237.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1290 0.000256 4096 360 2048 62832 13.9822 249.575 418.712 682.313 682.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1140 0.000512 1024 300 864 29568 2.29843 1.63274 15.286 57.9508 77.2845 77.3678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1610 0.001024 512 500 1664 14784 0.588672 0.353984 7.27514 12.8766 21.198 21.2933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1450 6.4e-05 4096 140 4832 294336 46.3813 55.7186 2879.71 1675.13 4657.02 4657.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 810 3.2e-05 512 235 416 408576 43.3814 13.3737 60.5135 418.398 535.907 536.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1710 6.4e-05 2048 350 3648 278208 43.7788 28.383 1253.12 850.196 2175.61 2175.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1410 0.000512 4096 390 1216 31920 6.6088 75.4342 227.871 309.958 310.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1280 0.000128 2048 220 992 136416 18.0655 14.369 165.377 431.824 629.742 629.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1140 3.2e-05 512 230 256 507904 31.5497 13.3463 85.2372 417.598 547.944 548.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1470 0.000512 4096 90 288 37248 6.62112 39.634 209.433 255.73 255.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1290 0.000256 4096 360 2048 62976 13.994 474.266 418.83 907.133 907.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1140 0.000512 1024 300 864 30208 2.3143 1.66915 29.9512 59.1369 93.188 93.2732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1610 0.001024 512 500 1664 15872 0.591904 0.364192 13.9584 13.2311 28.2444 28.3348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1450 6.4e-05 4096 140 4832 294784 46.2468 55.6245 5513.42 1675.19 7290.57 7290.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 810 3.2e-05 512 235 416 401408 43.827 13.3243 112.163 417.623 587.172 587.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1710 6.4e-05 2048 350 3648 279040 43.5944 28.3666 2397.63 837.664 3307.39 3307.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1410 0.000512 4096 390 1216 32128 6.61504 144.095 228.739 379.49 379.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1280 0.000128 2048 220 992 137216 17.9889 14.3446 317.515 419.053 769.007 769.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1140 3.2e-05 512 230 256 507904 31.5425 13.3461 58.4838 418.096 521.687 521.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1470 0.000512 4096 90 288 37120 6.61318 26.9537 209.315 242.926 242.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1290 0.000256 4096 360 2048 62848 13.9818 320.629 418.946 753.599 753.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1140 0.000512 1024 300 864 30208 2.32448 1.67213 20.3361 59.0991 83.5493 83.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1610 0.001024 512 500 1664 15360 0.585792 0.356352 8.82074 12.9444 22.8073 22.9028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1450 6.4e-05 4096 140 4832 294656 46.2319 55.6257 3704.73 1677.29 5483.96 5484.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 810 3.2e-05 512 235 416 393216 44.6681 13.3221 74.9284 418.1 551.259 551.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1710 6.4e-05 2048 350 3648 278528 43.5983 28.3812 1577.22 838.744 2488.08 2488.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1410 0.000512 4096 390 1216 32000 6.60896 97.4746 228.148 332.272 332.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1280 0.000128 2048 220 992 136704 17.9288 14.5325 215.184 418.299 666.044 666.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1140 3.2e-05 512 230 256 491520 31.7982 13.1476 47.3682 412.294 504.827 504.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1470 0.000512 4096 90 288 37056 6.60787 22.6298 209.134 238.416 238.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1290 0.000256 4096 360 2048 62784 13.9841 267.096 418.588 699.712 699.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1140 0.000512 1024 300 864 29184 2.3064 1.6425 16.4242 58.1061 78.6004 78.6853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1610 0.001024 512 500 1664 15360 0.59632 0.360448 7.46019 13.1588 21.6755 21.7678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1450 6.4e-05 4096 140 4832 294528 46.2178 55.6216 3046.48 1675.52 4823.91 4823.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 810 3.2e-05 512 235 416 393216 43.5433 13.1297 62.0195 412.227 531.162 531.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1710 6.4e-05 2048 350 3648 278016 43.6066 28.2826 1310.36 836.928 2219.32 2219.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1410 0.000512 4096 390 1216 31872 6.59456 80.6602 226.413 313.712 313.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1280 0.000128 2048 220 992 136704 17.9755 14.338 178.831 418.748 629.996 630.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1140 3.2e-05 512 230 256 506880 31.5604 13.3678 120.362 417.883 583.387 583.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1470 0.000512 4096 90 288 37224 6.61709 56.1971 209.569 272.426 272.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1290 0.000256 4096 360 2048 63000 13.9858 675.854 419.441 1109.32 1109.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1140 0.000512 1024 300 864 30240 2.3184 1.66202 42.4586 58.8086 105.364 105.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1610 0.001024 512 500 1664 15840 0.589792 0.359328 20.8396 13.1458 35.0363 35.1253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1450 6.4e-05 4096 140 4832 294768 46.3611 55.7527 7849.75 1677.05 9629 9629.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 810 3.2e-05 512 235 416 396288 43.676 13.2127 158.087 414.554 629.761 629.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1710 6.4e-05 2048 350 3648 278784 43.7197 28.3355 3439.68 838.226 4350.09 4350.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1410 0.000512 4096 390 1216 32112 6.62118 205.296 228.327 440.286 440.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1280 0.000128 2048 220 992 137088 18.0229 14.3542 444.315 419.291 896.085 896.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1140 3.2e-05 512 230 256 497664 31.6998 13.2178 76.5338 414.335 536.01 536.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1470 0.000512 4096 90 288 37152 6.61504 35.3162 209.394 251.37 251.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1290 0.000256 4096 360 2048 62928 13.994 427.583 419.101 860.725 860.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1140 0.000512 1024 300 864 29952 2.30362 1.64608 27.0135 58.4375 89.5196 89.6012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1610 0.001024 512 500 1664 15552 0.584992 0.356736 13.5182 12.9909 27.5483 27.6404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1450 6.4e-05 4096 140 4832 294624 46.2397 55.6719 5084.4 1675.26 6861.64 6861.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 810 3.2e-05 512 235 416 387072 43.3946 13.0419 101.055 408.085 565.815 565.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1710 6.4e-05 2048 350 3648 278784 43.5927 28.3259 2202.33 837.848 3112.24 3112.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1410 0.000512 4096 390 1216 31968 6.6048 132.183 227.847 366.681 366.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1280 0.000128 2048 220 992 137088 17.9992 14.3649 284.126 419.125 735.716 735.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1140 3.2e-05 512 230 256 497664 32.2458 13.3652 63.2308 417.46 526.52 526.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1470 0.000512 4096 90 288 36936 6.58019 28.7718 208.624 244.018 244.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1290 0.000256 4096 360 2048 62856 14.0042 349.228 419.214 782.488 782.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1140 0.000512 1024 300 864 29376 2.29133 1.61171 22.2313 58.8202 85.0702 85.1509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1610 0.001024 512 500 1664 15552 0.588608 0.3584 11.2093 13.0376 25.2938 25.3868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1450 6.4e-05 4096 140 4832 294192 46.3639 55.7298 4144.57 1674.14 5920.88 5920.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 810 3.2e-05 512 235 416 387072 43.4116 13.06 83.2827 408.234 548.229 548.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1710 6.4e-05 2048 350 3648 276480 43.7634 28.3422 1800.36 834.829 2707.43 2707.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1410 0.000512 4096 390 1216 31968 6.61709 107.718 228.846 343.223 343.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1280 0.000128 2048 220 992 136512 17.9904 14.3755 231.745 417.774 681.987 682.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1140 3.2e-05 512 230 256 506880 31.7664 13.3901 113.13 419.384 577.894 578.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1470 0.000512 4096 90 288 37200 6.61709 52.083 209.467 268.209 268.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1290 0.000256 4096 360 2048 62960 13.9801 632.874 419.238 1066.14 1066.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1140 0.000512 1024 300 864 30080 2.30352 1.64624 39.664 58.5506 102.284 102.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1610 0.001024 512 500 1664 15680 0.585728 0.359744 19.5699 13.0836 33.6986 33.7909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1450 6.4e-05 4096 140 4832 294720 46.2577 55.6875 7384.23 1676.83 9163.09 9163.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 810 3.2e-05 512 235 416 409600 43.359 13.3754 154.658 419.384 631.013 631.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1710 6.4e-05 2048 350 3648 279040 43.5719 28.4388 3222.98 838.51 4133.64 4133.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1410 0.000512 4096 390 1216 32080 6.61555 192.94 229.3 428.901 428.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1280 0.000128 2048 220 992 136960 18.009 14.4425 415.32 419.433 867.307 867.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1140 3.2e-05 512 230 256 501760 32.0781 13.373 75.5859 419.523 540.78 540.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1470 0.000512 4096 90 288 37120 6.61904 36.5355 209.507 252.702 252.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1290 0.000256 4096 360 2048 62880 13.9858 426.869 419.323 860.222 860.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1140 0.000512 1024 300 864 29440 2.29776 1.63978 26.3467 60.3645 90.766 90.8493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1610 0.001024 512 500 1664 15360 0.59456 0.360448 12.9615 13.1381 27.154 27.2512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1450 6.4e-05 4096 140 4832 294720 46.1233 55.6032 4973.53 1677.65 6752.98 6753.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 810 3.2e-05 512 235 416 389120 43.9136 13.1192 97.7081 412.604 567.585 567.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1710 6.4e-05 2048 350 3648 279040 43.5088 28.3013 2158.59 839.018 3069.56 3069.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1410 0.000512 4096 390 1216 32000 6.61414 129.765 228.335 364.757 364.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1280 0.000128 2048 220 992 136320 17.9053 14.3445 277.01 418.025 727.384 727.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1140 3.2e-05 512 230 256 491520 31.812 13.1607 62.3298 412.381 519.901 520.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1470 0.000512 4096 90 288 36960 6.5983 29.7579 208.91 245.31 245.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1290 0.000256 4096 360 2048 62640 13.9827 356.147 418.129 788.302 788.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1140 0.000512 1024 300 864 29760 2.30294 1.6409 22.6692 59.2549 85.9866 86.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1610 0.001024 512 500 1664 15360 0.596864 0.361504 10.7448 13.1827 24.9852 25.0767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1450 6.4e-05 4096 140 4832 294240 46.1994 55.6877 4182.88 1674.99 5959.83 5959.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 810 3.2e-05 512 235 416 399360 42.9938 13.1429 84.7566 412.322 553.456 553.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1710 6.4e-05 2048 350 3648 276480 43.6408 28.3148 1796.68 835.112 2703.88 2703.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1410 0.000512 4096 390 1216 31920 6.61702 108.304 227.702 342.668 342.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1280 0.000128 2048 220 992 136320 17.9414 14.3486 232.638 417.903 682.929 683.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1140 3.2e-05 512 230 256 503808 31.5092 13.2977 107.33 416.408 568.791 568.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1470 0.000512 4096 90 288 37152 6.61088 49.7196 209.172 265.546 265.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1290 0.000256 4096 360 2048 62976 13.9925 597.719 419.156 1030.92 1030.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1140 0.000512 1024 300 864 29952 2.31302 1.66266 37.5209 58.6208 100.237 100.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1610 0.001024 512 500 1664 15744 0.586912 0.36176 18.5317 13.0888 32.6688 32.7641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1450 6.4e-05 4096 140 4832 294720 46.1598 55.6151 6965.86 1676.28 8744 8744.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 810 3.2e-05 512 235 416 393216 43.4854 13.122 140.321 412.291 609.469 609.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1710 6.4e-05 2048 350 3648 278784 43.519 28.3935 3051.65 836.694 3960.4 3960.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1410 0.000512 4096 390 1216 32064 6.6137 181.857 226.922 415.438 415.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1280 0.000128 2048 220 992 136704 17.9396 14.3995 392.574 418.533 843.551 843.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1140 3.2e-05 512 230 256 491520 31.7836 13.1482 68.1518 412.679 525.983 526.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1470 0.000512 4096 90 288 37056 6.6097 32.4997 209.333 248.486 248.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1290 0.000256 4096 360 2048 62784 13.9849 387.527 418.982 820.538 820.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1140 0.000512 1024 300 864 29184 2.3081 1.64323 24.2023 59.5156 87.794 87.8818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1610 0.001024 512 500 1664 15360 0.593344 0.362496 12.0718 13.1593 26.2909 26.3878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1450 6.4e-05 4096 140 4832 294528 46.2127 55.6257 4539.06 1677.12 6318.11 6318.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 810 3.2e-05 512 235 416 393216 43.5288 13.1195 92.4668 412.725 562.081 562.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1710 6.4e-05 2048 350 3648 278016 43.614 28.4718 1988.91 837.615 2898.75 2898.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1410 0.000512 4096 390 1216 31872 6.59213 118.234 226.578 351.448 351.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1280 0.000128 2048 220 992 136704 17.9832 14.3503 256.903 419.231 708.572 708.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1140 3.2e-05 512 230 256 479232 32.0321 13.0537 58.0758 408.251 511.64 511.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1470 0.000512 4096 90 288 36864 6.57715 27.9273 208.626 243.172 243.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1290 0.000256 4096 360 2048 62784 13.994 337.886 419.106 771.031 771.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1140 0.000512 1024 300 864 28800 2.29514 1.62406 20.8902 58.8567 83.7817 83.8625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1610 0.001024 512 500 1664 14976 0.57584 0.350208 10.1266 12.699 23.8482 23.9412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1450 6.4e-05 4096 140 4832 294336 46.133 55.6091 3918.27 1676.1 5696.18 5696.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 810 3.2e-05 512 235 416 368640 42.5147 12.8109 74.4165 395.83 525.809 525.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1710 6.4e-05 2048 350 3648 276480 43.5326 28.3341 1705.75 835.039 2612.79 2612.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1410 0.000512 4096 390 1216 31680 6.55933 101.878 226.73 335.211 335.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1280 0.000128 2048 220 992 135936 17.9734 14.3919 221.418 417.979 671.867 671.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1140 3.2e-05 512 230 256 505600 31.4908 13.3367 105.79 416.821 567.656 567.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1470 0.000512 4096 90 288 37200 6.61952 49.3362 209.564 265.563 265.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1290 0.000256 4096 360 2048 62900 13.9864 588.609 419.187 1021.83 1021.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1140 0.000512 1024 300 864 30000 2.32202 1.65773 37.0681 59.639 100.803 100.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1610 0.001024 512 500 1664 15600 0.590784 0.360512 18.1246 13.0964 32.2707 32.3631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1450 6.4e-05 4096 140 4832 294800 46.4894 55.7404 6859.7 1677.35 8639.36 8639.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 810 3.2e-05 512 235 416 396800 43.3117 13.1686 139.207 420.892 616.818 616.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1710 6.4e-05 2048 350 3648 278400 43.7829 28.427 2988.27 849.668 3910.28 3910.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1410 0.000512 4096 390 1216 32100 6.62106 178.69 228.346 413.7 413.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1280 0.000128 2048 220 992 136800 18.088 14.3872 385.988 419.054 837.623 837.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1140 3.2e-05 512 230 256 499200 31.3863 13.1748 72.8182 412.682 530.279 530.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1470 0.000512 4096 90 288 37000 6.59949 33.7838 209.082 249.509 249.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1290 0.000256 4096 360 2048 62800 13.9766 412.065 419.109 845.193 845.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1140 0.000512 1024 300 864 29600 2.30995 1.64346 25.518 58.4438 88.034 88.1172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1610 0.001024 512 500 1664 15200 0.595392 0.360448 12.4878 13.1654 26.7095 26.8101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1450 6.4e-05 4096 140 4832 294400 46.3658 55.724 4854.3 1676.15 6632.61 6632.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 810 3.2e-05 512 235 416 384000 44.5263 13.1525 95.1835 412.714 565.817 565.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1710 6.4e-05 2048 350 3648 278400 43.7432 28.3259 2100.04 840.239 3012.59 3012.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1410 0.000512 4096 390 1216 32000 6.61504 125.471 227.381 359.509 359.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1280 0.000128 2048 220 992 136800 18.0539 14.4252 272 419.476 724.054 724.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1140 3.2e-05 512 230 256 499200 31.394 13.1884 60.8965 412.386 518.085 518.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1470 0.000512 4096 90 288 36900 6.60275 28.9397 208.891 244.477 244.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1290 0.000256 4096 360 2048 62700 13.9817 339.276 418.724 772.025 772.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1140 0.000512 1024 300 864 28800 2.3312 1.6441 21.179 58.3149 83.5887 83.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1610 0.001024 512 500 1664 15600 0.60352 0.361056 10.7316 13.2232 25.0178 25.1102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1450 6.4e-05 4096 140 4832 294000 46.4589 55.7691 3984.33 1675.31 5761.95 5762.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 810 3.2e-05 512 235 416 384000 44.5333 13.1643 78.7078 412.424 549.067 549.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1710 6.4e-05 2048 350 3648 278400 43.82 28.3628 1736.79 837.843 2646.94 2647.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1410 0.000512 4096 390 1216 31800 6.59661 103.624 227.717 337.981 338.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1280 0.000128 2048 220 992 135600 18.0049 14.3602 222.135 416.086 670.695 670.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1140 3.2e-05 512 230 256 508928 31.565 13.381 102.821 418.722 566.708 566.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1470 0.000512 4096 90 288 37184 6.61322 46.8482 209.543 263.048 263.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1290 0.000256 4096 360 2048 62944 13.994 573.55 419.319 1006.91 1006.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1140 0.000512 1024 300 864 30016 2.29334 1.64259 35.86 58.3282 98.2432 98.3251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1610 0.001024 512 500 1664 15680 0.591072 0.360448 17.7497 13.1477 31.9444 32.0374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1450 6.4e-05 4096 140 4832 294560 46.252 55.6673 6722.05 1676.65 8500.7 8500.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 810 3.2e-05 512 235 416 401408 43.0344 13.1848 137.549 413.857 607.866 608.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1710 6.4e-05 2048 350 3648 278656 43.5892 28.3382 2932.36 852.448 3856.87 3856.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1410 0.000512 4096 390 1216 32032 6.61094 175.024 228.008 409.686 409.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1280 0.000128 2048 220 992 136640 17.9864 14.3713 378.732 418.836 830.027 830.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1140 3.2e-05 512 230 256 501760 31.2746 13.185 70.93 413.591 529.199 529.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1470 0.000512 4096 90 288 36960 6.59504 32.9005 208.748 248.284 248.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1290 0.000256 4096 360 2048 62720 13.9857 399.387 418.324 831.741 831.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1140 0.000512 1024 300 864 29568 2.3104 1.6488 25.1239 59.647 88.8493 88.9342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1610 0.001024 512 500 1664 15232 0.583072 0.356352 12.1844 12.9117 26.1376 26.2328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1450 6.4e-05 4096 140 4832 294336 46.1496 55.6114 4702.93 1675.65 6480.42 6480.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 810 3.2e-05 512 235 416 372736 43.9137 13.0374 89.9204 403.978 551.08 551.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1710 6.4e-05 2048 350 3648 277760 43.5923 28.283 2048.58 836.83 2957.42 2957.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1410 0.000512 4096 390 1216 31808 6.57891 121.334 227.346 355.302 355.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1280 0.000128 2048 220 992 136192 17.9894 14.377 264.059 418.913 715.441 715.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1140 3.2e-05 512 230 256 494592 32.6455 13.3763 58.4281 418.969 523.641 523.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1470 0.000512 4096 90 288 36960 6.61414 27.6563 209.596 243.907 243.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1290 0.000256 4096 360 2048 62496 13.9659 326.167 418.214 758.392 758.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1140 0.000512 1024 300 864 28224 2.28192 1.59312 19.7359 58.3863 82.1133 82.1945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1610 0.001024 512 500 1664 14784 0.592576 0.356352 9.86314 12.9996 23.9099 24.0005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1450 6.4e-05 4096 140 4832 293664 46.1908 55.6667 3835.4 1675.85 5613.18 5613.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 810 3.2e-05 512 235 416 387072 42.5724 13.0442 76.6601 404.577 537.095 537.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1710 6.4e-05 2048 350 3648 276864 43.67 28.4225 1670.18 839.86 2582.27 2582.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1410 0.000512 4096 390 1216 31584 6.55437 99.1934 227.959 333.751 333.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1280 0.000128 2048 220 992 135744 18.0939 14.3632 215.48 419.529 667.568 667.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1140 3.2e-05 512 230 256 506880 31.5544 13.3638 100.015 417.782 562.943 563.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1470 0.000512 4096 90 288 37200 6.62435 46.6546 209.726 263.046 263.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1290 0.000256 4096 360 2048 62880 13.9807 566.12 419.111 999.256 999.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1140 0.000512 1024 300 864 30240 2.32144 1.66272 35.3791 58.7564 98.2381 98.3227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1610 0.001024 512 500 1664 15360 0.595392 0.364512 16.9596 13.1189 31.1346 31.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1450 6.4e-05 4096 140 4832 294480 46.3811 55.7256 6627.24 1677.18 8406.61 8406.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 810 3.2e-05 512 235 416 399360 43.0393 13.1499 132.655 412.577 601.666 601.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1710 6.4e-05 2048 350 3648 278400 43.7384 28.3299 2867.6 838.122 3777.92 3778.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1410 0.000512 4096 390 1216 32040 6.61014 172.929 227.137 406.718 406.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1280 0.000128 2048 220 992 136800 18.0369 14.3709 369.669 419.199 821.38 821.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1140 3.2e-05 512 230 256 491520 31.8231 13.1625 70.267 412.316 527.789 527.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1470 0.000512 4096 90 288 36960 6.60691 34.0321 208.88 249.562 249.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1290 0.000256 4096 360 2048 62640 13.9814 399.829 418.061 831.917 831.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1140 0.000512 1024 300 864 29760 2.30317 1.64093 25.608 58.2055 87.874 87.9596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1610 0.001024 512 500 1664 15360 0.597792 0.360768 12.0713 13.1828 26.3131 26.4053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1450 6.4e-05 4096 140 4832 294240 46.2228 55.6811 4672.74 1674.82 6449.55 6449.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 810 3.2e-05 512 235 416 399360 42.9867 13.146 96.0135 412.322 564.708 564.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1710 6.4e-05 2048 350 3648 276480 43.6774 28.4057 2032.26 834.982 2939.46 2939.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1410 0.000512 4096 390 1216 31920 6.61101 122.263 231.249 360.167 360.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1280 0.000128 2048 220 992 136320 17.9501 14.4159 264.554 417.885 714.912 715.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1140 3.2e-05 512 230 256 506880 31.6005 13.3737 60.3096 417.958 523.46 523.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1470 0.000512 4096 90 288 36720 6.55974 27.8139 208.436 242.854 242.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1290 0.000256 4096 360 2048 62640 13.9749 331.536 419.123 764.677 764.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1140 0.000512 1024 300 864 28800 2.2681 1.58893 20.4745 58.2022 82.6517 82.7351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1610 0.001024 512 500 1664 14400 0.597344 0.356032 9.63037 12.9521 23.6386 23.7279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1450 6.4e-05 4096 140 4832 293760 46.3892 55.7425 3916.15 1675.74 5694.11 5694.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 810 3.2e-05 512 235 416 368640 44.0592 13.0417 73.8648 402.533 533.749 533.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1710 6.4e-05 2048 350 3648 276480 43.7468 28.3457 1690.09 836.017 2598.34 2598.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1410 0.000512 4096 390 1216 31680 6.57226 101.358 227.316 335.291 335.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1280 0.000128 2048 220 992 135360 18.1062 14.3739 217.597 418.648 668.826 668.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1140 3.2e-05 512 230 256 507904 31.5411 13.3489 101.466 418.093 564.667 564.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1470 0.000512 4096 90 288 37120 6.61299 47.0152 209.313 262.985 263.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1290 0.000256 4096 360 2048 62848 13.9841 563.419 418.939 996.387 996.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1140 0.000512 1024 300 864 30208 2.32218 1.67421 35.7918 58.7812 98.6912 98.7791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1610 0.001024 512 500 1664 15360 0.583712 0.354496 17.0444 12.9467 31.0334 31.1242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1450 6.4e-05 4096 140 4832 294656 46.2145 55.6131 6583.44 1677.72 8363.07 8363.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 810 3.2e-05 512 235 416 393216 44.6376 13.3202 131.986 418.087 608.281 608.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1710 6.4e-05 2048 350 3648 278528 43.6004 28.3152 2878.72 838.815 3789.59 3789.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1410 0.000512 4096 390 1216 32000 6.61712 171.52 227.098 405.279 405.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1280 0.000128 2048 220 992 136704 17.9348 14.3334 371.842 418.315 822.529 822.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1140 3.2e-05 512 230 256 507904 31.5475 13.3415 69.2454 418.283 532.638 532.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1470 0.000512 4096 90 288 36864 6.56179 32.6052 208.629 247.837 247.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1290 0.000256 4096 360 2048 62720 13.9879 381.919 418.941 814.893 814.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1140 0.000512 1024 300 864 28672 2.29104 1.61632 23.6477 57.8443 85.5148 85.5983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1610 0.001024 512 500 1664 14336 0.584672 0.350208 10.8374 12.692 24.5638 24.6596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1450 6.4e-05 4096 140 4832 293888 46.2264 55.6075 4463.23 1675.22 6240.37 6240.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 810 3.2e-05 512 235 416 393216 44.6651 13.3594 90.7208 418.184 567.172 567.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1710 6.4e-05 2048 350 3648 276480 43.5853 28.244 1939.31 836.407 2847.68 2847.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1410 0.000512 4096 390 1216 31744 6.56624 115.988 227.11 349.707 349.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1280 0.000128 2048 220 992 136192 17.9896 14.4178 251.806 418.643 702.96 703.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1140 3.2e-05 512 230 256 491520 31.7959 13.1461 60.2463 412.716 518.12 518.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1470 0.000512 4096 90 288 36864 6.6152 29.0158 209.288 244.962 245.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1290 0.000256 4096 360 2048 62592 13.9823 347.787 418.883 780.697 780.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1140 0.000512 1024 300 864 29184 2.32042 1.64864 21.6977 58.437 84.2231 84.3059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1610 0.001024 512 500 1664 13824 0.59184 0.352256 9.5009 12.7767 23.3218 23.4158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1450 6.4e-05 4096 140 4832 294144 46.2049 55.6064 4088.13 1675.7 5865.72 5865.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 810 3.2e-05 512 235 416 344064 44.9783 12.8184 71.3118 396.358 525.703 525.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1710 6.4e-05 2048 350 3648 276480 43.5316 28.2299 1760.41 833.815 2666.12 2666.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1410 0.000512 4096 390 1216 31488 6.53238 106.392 225.136 338.101 338.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1280 0.000128 2048 220 992 135168 17.981 14.3995 228.906 417.492 678.876 678.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1140 3.2e-05 512 230 280 509952 31.7237 13.3822 148.972 419.449 613.749 613.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1470 0.000512 4096 90 280 37344 6.62752 35.248 209.87 251.789 251.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1290 0.000256 4096 360 2040 63104 13.9841 442.493 419.535 876.059 876.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1140 0.000512 1024 300 880 30464 2.30838 1.6657 27.5779 59.3266 90.9811 91.0729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1610 0.001024 512 500 1640 15872 0.593952 0.361184 13.3498 13.2316 27.6361 27.7247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1450 6.4e-05 4096 140 4840 294848 46.1885 55.6144 5126.04 1677.63 6905.56 6905.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 810 3.2e-05 512 235 400 397312 44.2405 16.2223 99.3267 418.021 578.057 578.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1710 6.4e-05 2048 350 3640 279296 43.538 28.4017 2232.75 838.573 3143.4 3143.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1410 0.000512 4096 390 1240 32032 6.61709 135.2 227.759 369.619 369.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1280 0.000128 2048 220 1000 137216 18.0053 14.338 481 419.393 932.836 932.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1140 3.2e-05 512 230 280 507904 31.7623 13.3426 145.528 417.696 608.555 608.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1470 0.000512 4096 90 280 37312 6.62131 23.1134 209.574 239.353 239.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1290 0.000256 4096 360 2040 63040 13.9787 812.681 418.961 1245.67 1245.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1140 0.000512 1024 300 880 30464 2.31149 1.66912 18.1852 59.8835 82.1512 82.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1610 0.001024 512 500 1640 15872 0.595648 0.363872 8.79168 13.2363 23.0879 23.1854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1450 6.4e-05 4096 140 4840 294656 46.2543 55.6092 3296.42 1675.84 5074.2 5074.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 810 3.2e-05 512 235 400 393216 44.6509 13.3263 63.5972 417.641 539.456 539.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1710 6.4e-05 2048 350 3640 279040 43.5716 28.4241 1440.03 839.643 2351.8 2351.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1410 0.000512 4096 390 1240 32000 6.6209 87.0052 228.41 322.081 322.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1280 0.000128 2048 220 1000 137216 18.0675 14.3439 522.515 419.082 974.117 974.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1140 3.2e-05 512 230 280 509440 31.6178 13.4013 97.6454 419.404 562.292 562.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1470 0.000512 4096 90 280 37320 6.61706 40.155 209.651 256.468 256.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1290 0.000256 4096 360 2040 63080 13.985 497.244 419.386 930.66 930.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1140 0.000512 1024 300 880 30400 2.31395 1.66298 31.8686 59.1405 95.1031 95.1882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1610 0.001024 512 500 1640 15680 0.595264 0.362592 15.2029 13.1625 29.4231 29.5145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1450 6.4e-05 4096 140 4840 294800 46.4244 55.7322 5866.54 1677.21 7645.98 7646.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 810 3.2e-05 512 235 400 399360 44.4308 13.382 113.519 419.61 591.188 591.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1710 6.4e-05 2048 350 3640 279360 43.7507 28.3668 2552.47 838.582 3463.31 3463.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1410 0.000512 4096 390 1240 32040 6.62138 155.326 228.745 390.736 390.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1280 0.000128 2048 220 1000 137120 18.0486 14.3831 331.57 419.455 783.555 783.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1140 3.2e-05 512 230 280 506880 31.7972 13.3897 87.9137 419.092 552.422 552.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1470 0.000512 4096 90 280 37280 6.62125 25.4786 209.488 241.63 241.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1290 0.000256 4096 360 2040 63040 13.9771 314.733 419.049 747.808 747.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1140 0.000512 1024 300 880 30080 2.30496 1.66957 20.3472 58.7863 83.2112 83.2942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1610 0.001024 512 500 1640 15360 0.591424 0.3584 9.68666 13.0767 23.8132 23.9124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1450 6.4e-05 4096 140 4840 294720 46.2482 55.695 3697.88 1675.76 5475.66 5475.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 810 3.2e-05 512 235 400 399360 44.356 13.3794 73.1916 419.034 550.205 550.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1710 6.4e-05 2048 350 3640 279040 43.5618 28.3768 1611.3 839.617 2522.99 2523.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1410 0.000512 4096 390 1240 32000 6.62323 97.8365 229.243 333.746 333.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1280 0.000128 2048 220 1000 136960 18.0315 14.3555 522.765 419.194 974.447 974.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1140 3.2e-05 512 230 280 506880 31.6748 13.3636 165.985 417.445 628.697 628.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1470 0.000512 4096 90 280 37200 6.61504 21.1118 209.402 237.173 237.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1290 0.000256 4096 360 2040 63000 13.9768 940.366 419.093 1373.48 1373.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1140 0.000512 1024 300 880 30240 2.32848 1.66659 16.8077 59.978 80.8818 80.9779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1610 0.001024 512 500 1640 15360 0.594624 0.36176 8.08102 13.1021 22.2401 22.3315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1450 6.4e-05 4096 140 4840 294480 46.3813 55.7181 3018.27 1675.61 4796.06 4796.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 810 3.2e-05 512 235 400 384000 44.4935 13.1644 58.1848 412.229 528.317 528.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1710 6.4e-05 2048 350 3640 278400 43.701 28.3526 1314.16 838.529 2224.88 2225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1410 0.000512 4096 390 1240 31920 6.61085 80.4125 227.158 314.232 314.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1280 0.000128 2048 220 1000 136800 18.0856 14.4036 522.274 418.849 973.72 973.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1140 3.2e-05 512 230 280 509952 31.4989 13.3755 89.6761 418.364 553.138 553.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1470 0.000512 4096 90 280 37296 6.61965 36.584 209.399 252.647 252.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1290 0.000256 4096 360 2040 63072 13.9751 454.873 419.04 887.934 887.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1140 0.000512 1024 300 880 30528 2.31478 1.67075 29.4421 52.4766 86.0249 86.1123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1610 0.001024 512 500 1640 15744 0.59392 0.360768 13.9137 13.1824 28.1499 28.2424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1450 6.4e-05 4096 140 4840 294816 46.2807 55.6807 5373.25 1675.76 7151.06 7151.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 810 3.2e-05 512 235 400 393216 44.3001 13.2896 102.946 416.459 577.234 577.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1710 6.4e-05 2048 350 3640 279168 43.5956 28.3668 2345.9 837.442 3255.44 3255.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1410 0.000512 4096 390 1240 32016 6.60934 142.468 227.408 376.53 376.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1280 0.000128 2048 220 1000 137088 17.9835 14.3667 300.642 418.926 752.022 752.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1140 3.2e-05 512 230 280 503808 31.4836 13.2938 58.754 416.329 520.089 520.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1470 0.000512 4096 90 280 37248 6.6175 24.3071 209.479 240.449 240.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1290 0.000256 4096 360 2040 62976 13.9802 298.666 418.777 731.468 731.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1140 0.000512 1024 300 880 30336 2.30474 1.66038 19.4788 58.829 82.3964 82.4847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1610 0.001024 512 500 1640 15360 0.591552 0.360448 9.0495 13.0861 23.1832 23.2836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1450 6.4e-05 4096 140 4840 294720 46.1692 55.6114 3497.93 1676.04 5275.82 5275.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 810 3.2e-05 512 235 400 380928 44.675 13.1303 65.5173 412.27 535.833 536.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1710 6.4e-05 2048 350 3640 278784 43.5248 28.2815 1525.85 836.569 2434.36 2434.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1410 0.000512 4096 390 1240 31968 6.61299 92.6893 227.24 326.587 326.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1280 0.000128 2048 220 1000 136704 17.9425 14.4138 196.62 421.753 650.832 650.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1140 3.2e-05 512 230 280 497664 31.6592 13.2142 48.5759 414.602 508.268 508.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1470 0.000512 4096 90 280 37152 6.61299 19.9738 209.285 235.915 235.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1290 0.000256 4096 360 2040 62928 13.984 244.136 419.067 677.233 677.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1140 0.000512 1024 300 880 29952 2.304 1.64666 15.7882 58.3382 78.1951 78.2798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1610 0.001024 512 500 1640 14976 0.59008 0.356352 7.39232 12.9968 21.4321 21.5218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1450 6.4e-05 4096 140 4840 294624 46.2204 55.6564 2873.91 1676.41 4652.27 4652.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 810 3.2e-05 512 235 400 368640 45.0993 13.0478 53.1343 408.48 520.006 520.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1710 6.4e-05 2048 350 3640 278784 43.5908 28.369 1255.62 838.398 2166.11 2166.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1410 0.000512 4096 390 1240 31824 6.59456 76.5542 227.752 310.945 310.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1280 0.000128 2048 220 1000 137088 18.0036 14.3563 162.995 419.412 614.866 614.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1140 3.2e-05 512 230 280 508928 31.6046 13.397 129.303 418.77 593.31 593.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1470 0.000512 4096 90 280 37296 6.61904 52.6172 209.64 268.919 268.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1290 0.000256 4096 360 2040 63056 13.974 650.384 419.394 1083.8 1083.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1140 0.000512 1024 300 880 30464 2.32186 1.67008 42.1765 58.9282 105.216 105.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1610 0.001024 512 500 1640 15680 0.592576 0.359776 19.8458 13.115 34.0127 34.1094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1450 6.4e-05 4096 140 4840 294784 46.3717 55.7289 7609.72 1677.31 9389.22 9389.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 810 3.2e-05 512 235 400 394240 44.7134 13.3857 147.076 418.771 624.19 624.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1710 6.4e-05 2048 350 3640 279104 43.7116 28.3363 3341.51 841.061 4254.76 4254.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1410 0.000512 4096 390 1240 32032 6.61955 201.468 227.349 435.482 435.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1280 0.000128 2048 220 1000 137088 18.0279 14.3958 435.61 423.121 891.259 891.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1140 3.2e-05 512 230 280 508928 31.5666 13.379 83.442 418.765 547.379 547.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1470 0.000512 4096 90 280 37184 6.61245 33.8773 209.317 249.849 249.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1290 0.000256 4096 360 2040 62944 13.9759 410.285 419.051 843.357 843.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1140 0.000512 1024 300 880 30016 2.29354 1.64454 26.2677 59.3496 89.6725 89.7573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1610 0.001024 512 500 1640 15680 0.58992 0.361216 12.8845 13.1459 27.0815 27.1796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1450 6.4e-05 4096 140 4840 294560 46.2401 55.664 4795.75 1676.84 6574.57 6574.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 810 3.2e-05 512 235 400 387072 44.3716 13.1789 92.7827 417.182 567.756 567.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1710 6.4e-05 2048 350 3640 278656 43.5855 28.3033 2097.03 837.47 3006.52 3006.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1410 0.000512 4096 390 1240 31920 6.61709 127.155 227.958 361.774 361.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1280 0.000128 2048 220 1000 136640 17.983 14.3647 271.706 427.009 731.17 731.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1140 3.2e-05 512 230 280 505344 31.8665 13.398 68.3299 418.463 532.269 532.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1470 0.000512 4096 90 280 37128 6.61062 27.0742 209.143 242.87 242.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1290 0.000256 4096 360 2040 62832 13.9701 333.031 418.397 765.441 765.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1140 0.000512 1024 300 880 29568 2.30067 1.62982 21.3367 59.0824 84.4631 84.5456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1610 0.001024 512 500 1640 14784 0.588544 0.355136 9.96992 12.8754 23.8903 23.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1450 6.4e-05 4096 140 4840 294336 46.3462 55.734 3898.61 1675.15 5675.92 5675.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 810 3.2e-05 512 235 400 387072 45.3811 13.3762 76.0127 418.39 553.401 553.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1710 6.4e-05 2048 350 3640 278208 43.7792 28.3504 1702.18 836.762 2611.2 2611.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1410 0.000512 4096 390 1240 31920 6.60989 103.884 228.082 338.617 338.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1280 0.000128 2048 220 1000 136416 18.0577 14.4022 221.234 418.776 672.569 672.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1140 3.2e-05 512 230 280 507904 31.542 13.3444 120.938 417.996 584.039 584.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1470 0.000512 4096 90 280 37312 6.62381 49.8606 209.722 266.249 266.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1290 0.000256 4096 360 2040 63040 13.9761 606.472 419.244 1039.74 1039.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1140 0.000512 1024 300 880 30464 2.31027 1.66954 39.5743 58.7631 102.436 102.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1610 0.001024 512 500 1640 15872 0.593632 0.363424 18.7561 13.2461 33.0576 33.1516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1450 6.4e-05 4096 140 4840 294656 46.2017 55.6154 7079.58 1676.7 8858.18 8858.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 810 3.2e-05 512 235 400 393216 44.6397 13.3271 137.32 421.347 616.877 617.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1710 6.4e-05 2048 350 3640 279040 43.5415 28.2779 3091.3 838.448 4001.7 4001.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1410 0.000512 4096 390 1240 32000 6.61846 187.498 228.254 422.416 422.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1280 0.000128 2048 220 1000 137216 17.9776 14.3748 403.099 419.436 854.995 855.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1140 3.2e-05 512 230 280 507904 31.5332 13.3483 78.4997 417.793 541.392 541.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1470 0.000512 4096 90 280 37248 6.62323 31.7599 209.606 248.031 248.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1290 0.000256 4096 360 2040 62976 13.9758 387.298 419.021 820.341 820.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1140 0.000512 1024 300 880 30208 2.32291 1.66768 25.2106 60.9628 90.2778 90.3598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1610 0.001024 512 500 1640 15360 0.587456 0.35568 11.4688 12.9375 25.4465 25.5414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1450 6.4e-05 4096 140 4840 294656 46.2155 55.6093 4485.39 1676.1 6263.39 6263.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 810 3.2e-05 512 235 400 393216 44.6264 13.3242 88.9849 417.859 565.03 565.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1710 6.4e-05 2048 350 3640 278528 43.6076 28.3832 1936.87 840.902 2849.89 2850.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1410 0.000512 4096 390 1240 31872 6.61242 119.912 227.838 354.405 354.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1280 0.000128 2048 220 1000 136704 17.9319 14.334 257.098 417.938 707.402 707.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1140 3.2e-05 512 230 280 491520 31.7991 13.1424 61.948 412.678 519.786 519.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1470 0.000512 4096 90 280 37056 6.59661 25.4747 209.09 241.205 241.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1290 0.000256 4096 360 2040 62784 13.9753 313.25 418.659 745.93 745.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1140 0.000512 1024 300 880 29952 2.29494 1.64899 20.4967 58.2071 82.7645 82.8501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1610 0.001024 512 500 1640 15360 0.593856 0.360448 9.36493 13.1644 23.5817 23.6772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1450 6.4e-05 4096 140 4840 294528 46.2137 55.6337 3662.89 1677.16 5441.98 5442.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 810 3.2e-05 512 235 400 368640 45.864 13.1256 68.2303 412.623 540.089 540.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1710 6.4e-05 2048 350 3640 278016 43.621 28.3972 1579.12 837.636 2488.92 2489.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1410 0.000512 4096 390 1240 31872 6.61299 97.1952 227.149 331.002 331.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1280 0.000128 2048 220 1000 136704 17.9742 14.353 208.763 419.237 660.431 660.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1140 3.2e-05 512 230 280 506880 31.556 13.3719 124.816 417.357 587.327 587.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1470 0.000512 4096 90 280 37296 6.6313 50.4187 209.527 266.618 266.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1290 0.000256 4096 360 2040 63000 13.9955 621.907 418.771 1054.72 1054.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1140 0.000512 1024 300 880 30528 2.31312 1.66518 40.6286 58.6145 103.341 103.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1610 0.001024 512 500 1640 15552 0.59392 0.361248 19.2388 13.1389 33.4344 33.5268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1450 6.4e-05 4096 140 4840 294768 46.3708 55.7366 7285.39 1675.69 9063.26 9063.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 810 3.2e-05 512 235 400 387072 44.5442 13.2116 140.619 414.202 612.821 613.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1710 6.4e-05 2048 350 3640 278784 43.7276 28.3517 3185.91 837.512 4095.64 4095.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1410 0.000512 4096 390 1240 31968 6.61504 192.232 227.902 426.793 426.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1280 0.000128 2048 220 1000 137088 18.0218 14.3891 410.937 418.927 862.374 862.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1140 3.2e-05 512 230 280 497664 31.6709 13.2158 80.066 414.709 539.876 540.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1470 0.000512 4096 90 280 37152 6.61152 33.3659 209.34 249.362 249.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1290 0.000256 4096 360 2040 62928 13.9809 404.906 419.164 838.094 838.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1140 0.000512 1024 300 880 29952 2.30378 1.64349 26.0279 58.4029 88.4933 88.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1610 0.001024 512 500 1640 14976 0.591136 0.361344 12.1188 13.0006 26.1687 26.2599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1450 6.4e-05 4096 140 4840 294624 46.2275 55.661 4720.71 1676.84 6499.51 6499.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 810 3.2e-05 512 235 400 368640 45.0585 13.0415 86.5492 408.454 553.344 553.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1710 6.4e-05 2048 350 3640 278784 43.5748 28.3156 2061.02 851.64 2984.69 2984.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1410 0.000512 4096 390 1240 31824 6.59107 124.768 226.755 358.156 358.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1280 0.000128 2048 220 1000 137088 18.0036 14.4036 266.963 430.92 730.394 730.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1140 3.2e-05 512 230 280 497664 32.2536 13.3632 70.1514 417.797 533.782 533.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1470 0.000512 4096 90 280 37152 6.62739 29.3537 209.706 245.731 245.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1290 0.000256 4096 360 2040 62856 13.9837 356.688 419.135 789.852 789.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1140 0.000512 1024 300 880 29376 2.29581 1.61328 22.2347 57.7131 83.9749 84.0581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1610 0.001024 512 500 1640 14688 0.60032 0.360032 10.3542 13.0485 24.4629 24.5578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1450 6.4e-05 4096 140 4840 294192 46.3542 55.7595 4169.58 1675.51 5947.27 5947.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 810 3.2e-05 512 235 400 359424 46.0684 13.0621 74.1924 408.581 542.151 542.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1710 6.4e-05 2048 350 3640 276480 43.7938 28.4199 1806.35 835.532 2714.23 2714.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1410 0.000512 4096 390 1240 31752 6.60477 111.081 226.306 344.037 344.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1280 0.000128 2048 220 1000 136512 18.0011 14.4753 234.844 418.23 685.655 685.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1140 3.2e-05 512 230 280 479232 32.0443 13.0545 60.769 408.23 514.323 514.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1470 0.000512 4096 90 280 36864 6.56646 26.691 208.376 241.676 241.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1290 0.000256 4096 360 2040 62784 13.9917 316.914 418.785 749.738 749.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1140 0.000512 1024 300 880 28800 2.30115 1.62678 19.9649 57.7279 81.7418 81.8228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1610 0.001024 512 500 1640 13824 0.588832 0.348384 8.82829 12.6998 22.5666 22.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1450 6.4e-05 4096 140 4840 294336 46.1455 55.6166 3738.18 1676.04 5516.06 5516.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 810 3.2e-05 512 235 400 331776 46.0605 12.8084 62.2825 395.827 517.222 517.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1710 6.4e-05 2048 350 3640 276480 43.5223 28.2563 1619.5 835.021 2526.44 2526.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1410 0.000512 4096 390 1240 31680 6.60179 99.0275 227.254 332.927 332.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1280 0.000128 2048 220 1000 135936 17.9821 14.4077 209.463 417.964 659.915 660.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1140 3.2e-05 512 230 280 506880 31.7752 13.3898 116.756 419.482 581.622 581.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1470 0.000512 4096 90 280 37280 6.61382 47.5439 209.686 263.885 263.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1290 0.000256 4096 360 2040 63040 13.9735 586.997 419.442 1020.46 1020.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1140 0.000512 1024 300 880 30080 2.3079 1.64835 37.401 58.8627 100.336 100.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1610 0.001024 512 500 1640 15360 0.5888 0.360448 17.8288 13.0869 31.9652 32.0573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1450 6.4e-05 4096 140 4840 294720 46.2455 55.693 6840.51 1677.24 8619.76 8619.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 810 3.2e-05 512 235 400 399360 44.3647 13.3673 134.997 419.489 612.456 612.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1710 6.4e-05 2048 350 3640 279040 43.5718 28.3445 2979.24 838.799 3890.09 3890.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1410 0.000512 4096 390 1240 32000 6.62733 181.133 228.397 416.2 416.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1280 0.000128 2048 220 1000 136960 18.0017 14.3654 384.542 419.536 836.546 836.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1140 3.2e-05 512 230 280 501760 32.0823 13.3716 79.0739 419.205 543.961 544.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1470 0.000512 4096 90 280 37120 6.60816 31.8913 209.093 247.639 247.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1290 0.000256 4096 360 2040 62880 13.9796 397.38 418.673 830.076 830.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1140 0.000512 1024 300 880 29440 2.30029 1.64454 25.4395 59.398 88.9014 88.9869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1610 0.001024 512 500 1640 15360 0.594944 0.362496 12.4288 13.1323 26.614 26.7104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1450 6.4e-05 4096 140 4840 294720 46.144 55.6052 4697.9 1676.48 6476.23 6476.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 810 3.2e-05 512 235 400 389120 43.9139 13.1203 90.9137 412.281 560.475 560.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1710 6.4e-05 2048 350 3640 279040 43.5215 28.3092 2037.36 838.534 2947.86 2947.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1410 0.000512 4096 390 1240 31840 6.62512 123.342 227.842 357.853 357.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1280 0.000128 2048 220 1000 136320 17.9078 14.3485 261.101 417.688 711.148 711.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1140 3.2e-05 512 230 280 491520 31.791 13.1571 65.1131 412.267 522.543 522.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1470 0.000512 4096 90 280 36960 6.57814 26.9078 208.599 242.127 242.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1290 0.000256 4096 360 2040 62880 13.9831 332.217 418.977 765.223 765.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1140 0.000512 1024 300 880 29760 2.30006 1.64493 21.6533 58.2914 84.0126 84.0971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1610 0.001024 512 500 1640 15360 0.597984 0.362624 10.3199 13.1796 24.5572 24.6479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1450 6.4e-05 4096 140 4840 294240 46.25 55.6831 3908.34 1674.5 5684.85 5684.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 810 3.2e-05 512 235 400 368640 45.8868 13.1443 72.0844 412.265 543.621 543.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1710 6.4e-05 2048 350 3640 276480 43.6519 28.3523 1694.05 834.767 2600.96 2601.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1410 0.000512 4096 390 1240 31680 6.5913 103.235 226.931 336.803 336.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1280 0.000128 2048 220 1000 136320 17.9557 14.3544 219.947 417.773 670.134 670.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1140 3.2e-05 512 230 280 491520 31.8079 13.1461 62.611 412.774 520.558 520.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1470 0.000512 4096 90 280 36800 6.55533 27.5374 208.397 242.532 242.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1290 0.000256 4096 360 2040 62720 13.979 330.274 419.01 763.307 763.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1140 0.000512 1024 300 880 29440 2.30861 1.64675 21.0456 59.4265 84.5453 84.6268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1610 0.001024 512 500 1640 15360 0.601696 0.36304 9.74403 13.2484 24.0564 24.1459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1450 6.4e-05 4096 140 4840 293760 46.2414 55.6216 3881.84 1675.51 5659.29 5659.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 810 3.2e-05 512 235 400 368640 45.8641 13.1306 69.7668 412.721 541.717 541.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1710 6.4e-05 2048 350 3640 276480 43.3633 28.2255 1672.48 832.533 2576.73 2576.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1410 0.000512 4096 390 1240 31680 6.61504 104.569 227.15 338.376 338.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1280 0.000128 2048 220 1000 135680 17.8986 14.3519 216.584 416.733 665.674 665.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1140 3.2e-05 512 230 280 503808 31.4728 13.2948 108.96 416.743 570.695 570.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1470 0.000512 4096 90 280 37248 6.62323 44.169 209.594 260.429 260.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1290 0.000256 4096 360 2040 62976 13.9837 555.854 419.182 989.07 989.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1140 0.000512 1024 300 880 30336 2.3063 1.65923 35.6308 59.9132 99.6299 99.7163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1610 0.001024 512 500 1640 15360 0.590496 0.3584 16.7603 13.0989 30.9074 30.9923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1450 6.4e-05 4096 140 4840 294720 46.1556 55.5928 6530.98 1677.63 8310.44 8310.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 810 3.2e-05 512 235 400 380928 44.6718 13.1223 120.891 412.551 591.474 591.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1710 6.4e-05 2048 350 3640 278784 43.505 28.2578 2820.16 837.494 3729.56 3729.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1410 0.000512 4096 390 1240 31968 6.61501 172.229 228.155 407.042 407.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1280 0.000128 2048 220 1000 136704 17.9446 14.3774 362.831 418.884 814.138 814.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1140 3.2e-05 512 230 280 491520 31.7963 13.1461 75.7451 412.587 533.497 533.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1470 0.000512 4096 90 280 37056 6.59866 31.557 209.04 247.236 247.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1290 0.000256 4096 360 2040 62784 13.9743 391.416 418.583 824.018 824.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1140 0.000512 1024 300 880 29952 2.29533 1.64659 25.6311 60.5528 90.2447 90.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1610 0.001024 512 500 1640 15360 0.59392 0.362496 12.0391 13.1615 26.2565 26.3516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1450 6.4e-05 4096 140 4840 294528 46.22 55.6141 4610.26 1676.74 6388.91 6388.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 810 3.2e-05 512 235 400 368640 45.8332 13.1333 84.0447 412.599 555.853 556.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1710 6.4e-05 2048 350 3640 278016 43.6221 28.3279 2001.58 841.593 2915.26 2915.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1410 0.000512 4096 390 1240 31872 6.62099 121.944 228.161 356.768 356.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1280 0.000128 2048 220 1000 136704 17.9761 14.3547 260.32 419.097 711.854 711.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1140 3.2e-05 512 230 280 479232 32.0435 13.054 61.9725 408.579 515.862 516.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1470 0.000512 4096 90 280 36864 6.5704 27.2712 208.552 242.435 242.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1290 0.000256 4096 360 2040 62784 13.9785 321.992 419.132 755.146 755.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1140 0.000512 1024 300 880 28800 2.2999 1.62611 20.2672 58.854 83.1639 83.2492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1610 0.001024 512 500 1640 13824 0.588736 0.349888 8.95277 12.7129 22.6996 22.7937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1450 6.4e-05 4096 140 4840 294336 46.1619 55.6042 3789.54 1677.44 5568.82 5568.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 810 3.2e-05 512 235 400 331776 46.0426 12.8141 62.8964 396.251 518.246 518.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1710 6.4e-05 2048 350 3640 276480 43.5226 28.2563 1639.08 836.866 2547.86 2547.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1410 0.000512 4096 390 1240 31680 6.59661 100.306 227.435 334.381 334.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1280 0.000128 2048 220 1000 135936 17.9634 14.3686 212.156 418.421 663.01 663.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1140 3.2e-05 512 230 280 491520 31.7853 13.151 59.7572 412.415 517.329 517.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1470 0.000512 4096 90 280 36864 6.59997 24.701 208.885 240.228 240.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1290 0.000256 4096 360 2040 62592 13.9669 302.936 418.267 735.213 735.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1140 0.000512 1024 300 880 29184 2.32506 1.65082 19.7178 58.4103 82.2205 82.3045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1610 0.001024 512 500 1640 13824 0.59024 0.350464 8.64218 12.766 22.4464 22.5393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1450 6.4e-05 4096 140 4840 294144 46.1897 55.5991 3533.74 1674.48 5310.09 5310.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 810 3.2e-05 512 235 400 344064 44.9691 12.8229 61.1647 395.884 515.075 515.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1710 6.4e-05 2048 350 3640 276480 43.5385 28.3376 1533.91 834.475 2440.39 2440.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1410 0.000512 4096 390 1240 31488 6.56448 93.9174 225.417 325.945 326.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1280 0.000128 2048 220 1000 135168 17.9954 14.3206 199.088 417.202 648.704 648.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1140 3.2e-05 512 230 280 505600 31.5215 13.3344 113.654 416.582 575.324 575.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1470 0.000512 4096 90 280 37200 6.61898 46.5978 209.197 262.457 262.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1290 0.000256 4096 360 2040 63000 13.9735 572.859 418.998 1005.88 1005.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1140 0.000512 1024 300 880 30400 2.32227 1.65478 37.5361 58.9629 100.592 100.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1610 0.001024 512 500 1640 15600 0.59184 0.362496 17.8245 13.0907 31.9707 32.0661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1450 6.4e-05 4096 140 4840 294800 46.4719 55.7503 6705.62 1676.4 8484.32 8484.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 810 3.2e-05 512 235 400 384000 44.4958 13.1666 127.846 412.313 598.072 598.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1710 6.4e-05 2048 350 3640 278400 43.8044 28.3864 2925.08 837.345 3834.76 3834.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1410 0.000512 4096 390 1240 31900 6.61504 177.724 226.836 411.222 411.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1280 0.000128 2048 220 1000 136800 18.0906 14.3667 378.411 418.911 829.884 829.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1140 3.2e-05 512 230 280 499200 31.3931 13.1766 77.0462 412.228 534.074 534.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1470 0.000512 4096 90 280 37000 6.58006 32.6136 208.593 247.829 247.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1290 0.000256 4096 360 2040 62800 13.9735 388.872 418.329 821.22 821.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1140 0.000512 1024 300 880 29600 2.31334 1.6425 24.8128 59.4543 88.339 88.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1610 0.001024 512 500 1640 15200 0.599616 0.360448 11.7134 13.1518 25.9236 26.0198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1450 6.4e-05 4096 140 4840 294400 46.3896 55.7158 4553.71 1674.28 6330.18 6330.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 810 3.2e-05 512 235 400 384000 44.5183 13.1577 87.2109 421.141 580.402 580.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1710 6.4e-05 2048 350 3640 278400 43.7146 28.3827 1982.24 837.223 2891.69 2891.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1410 0.000512 4096 390 1240 31800 6.6089 120.775 227.651 355.079 355.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1280 0.000128 2048 220 1000 136800 18.0684 14.3972 256.929 419.074 708.57 708.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1140 3.2e-05 512 230 280 499200 31.4152 13.185 66.9269 412.753 524.499 524.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1470 0.000512 4096 90 280 36900 6.57613 27.4596 208.827 242.904 242.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1290 0.000256 4096 360 2040 62700 13.9796 342.565 418.792 775.38 775.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1140 0.000512 1024 300 880 30000 2.31014 1.64659 22.0386 58.3513 84.4639 84.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1610 0.001024 512 500 1640 15600 0.599552 0.36432 10.7522 13.2384 25.0492 25.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1450 6.4e-05 4096 140 4840 294000 46.4265 55.7616 4069.88 1676.66 5848.8 5848.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 810 3.2e-05 512 235 400 384000 44.5404 13.1701 75.8411 412.693 546.485 546.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1710 6.4e-05 2048 350 3640 278400 43.823 28.3695 1732.33 838.421 2643.08 2643.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1410 0.000512 4096 390 1240 31500 6.55155 106.647 227.041 340.284 340.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1280 0.000128 2048 220 1000 135600 18.006 14.3366 222.405 416.462 671.313 671.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1140 3.2e-05 512 230 280 486400 32.2129 13.162 60.0502 412.321 517.967 518.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1470 0.000512 4096 90 280 36800 6.57066 26.0504 208.57 241.234 241.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1290 0.000256 4096 360 2040 62400 13.9487 306.389 417.218 737.6 737.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1140 0.000512 1024 300 880 28800 2.33059 1.64915 19.8614 58.2853 82.248 82.3328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1610 0.001024 512 500 1640 12800 0.5736 0.33792 8.22365 12.2163 21.4516 21.5444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1450 6.4e-05 4096 140 4840 294400 46.2418 55.6954 3617.95 1675.27 5395.24 5395.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 810 3.2e-05 512 235 400 358400 46.8432 13.1406 65.3399 412.267 537.836 538.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1710 6.4e-05 2048 350 3640 275200 43.6565 28.2611 1563.65 833.584 2469.28 2469.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1410 0.000512 4096 390 1240 31600 6.61232 96.6943 227.175 330.526 330.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1280 0.000128 2048 220 1000 136000 17.936 14.4343 204.827 417.41 654.706 654.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1140 3.2e-05 512 230 288 503808 32.0721 13.3772 162.293 419.448 627.415 627.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1470 0.000512 4096 90 288 37280 6.61914 39.2249 209.771 255.659 255.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1290 0.000256 4096 360 2064 62912 13.9808 480.79 419.439 914.253 914.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1140 0.000512 1024 300 864 30080 2.3137 1.66499 29.8406 58.9683 92.8888 92.9863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1610 0.001024 512 500 1680 15872 0.595168 0.361248 14.6603 13.2299 28.95 29.0445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1450 6.4e-05 4096 140 4848 294848 46.1709 55.6115 5535.48 1677.62 7314.96 7315.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 810 3.2e-05 512 235 432 405504 43.4559 13.3174 119.581 418.09 594.686 594.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1710 6.4e-05 2048 350 3648 278272 43.6119 28.4266 2407.31 838.562 3318.05 3318.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1410 0.000512 4096 390 1248 32000 6.63021 146.768 227.781 381.224 381.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1280 0.000128 2048 220 1008 137088 17.9819 14.5562 524.608 419.494 976.741 976.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1140 3.2e-05 512 230 288 499712 32.2575 13.3496 156.876 417.7 620.412 620.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1470 0.000512 4096 90 288 37248 6.61779 25.736 209.586 241.984 242.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1290 0.000256 4096 360 2064 62848 13.9802 953.702 418.873 1386.61 1386.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1140 0.000512 1024 300 864 29952 2.32106 1.66928 19.4036 60.1825 83.6777 83.7675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1610 0.001024 512 500 1680 15872 0.595584 0.364256 9.59296 13.2351 23.8855 23.9821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1450 6.4e-05 4096 140 4848 294656 46.2325 55.6053 3535.59 1675.54 5313.04 5313.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 810 3.2e-05 512 235 432 401408 43.813 13.3303 76.955 417.637 551.981 552.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1710 6.4e-05 2048 350 3648 278016 43.6343 28.2813 1550.1 837.856 2460.01 2460.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1410 0.000512 4096 390 1248 31936 6.61683 94.1321 228.207 329.002 329.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1280 0.000128 2048 220 1008 136960 18.0578 14.3312 571.537 421.81 1025.84 1025.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1140 3.2e-05 512 230 288 497664 31.9663 13.2956 160.472 416.415 622.371 622.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1470 0.000512 4096 90 288 37152 6.61722 21.4774 209.175 237.313 237.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1290 0.000256 4096 360 2064 62784 13.972 954.735 418.771 1387.52 1387.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1140 0.000512 1024 300 864 29952 2.31274 1.66144 16.2575 61.1378 81.4724 81.5636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1610 0.001024 512 500 1680 15360 0.59088 0.36128 7.84432 13.0839 21.9827 22.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1450 6.4e-05 4096 140 4848 294720 46.1418 55.5956 2926.94 1676.31 4705.06 4705.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 810 3.2e-05 512 235 432 393216 43.4745 13.123 62.3302 412.235 531.407 531.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1710 6.4e-05 2048 350 3648 277248 43.6273 28.334 1277.88 836.706 2186.68 2186.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1410 0.000512 4096 390 1248 31872 6.60694 77.7775 227.916 312.343 312.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1280 0.000128 2048 220 1008 136704 17.9881 14.4298 572.388 418.551 1023.47 1023.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1140 3.2e-05 512 230 288 504320 32.0452 13.4004 88.4304 419.114 553.211 553.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1470 0.000512 4096 90 288 37280 6.63066 37.8164 209.557 254.047 254.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1290 0.000256 4096 360 2064 62920 13.9946 459.248 419.182 892.466 892.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1140 0.000512 1024 300 864 30080 2.32038 1.6625 28.9882 52.3444 85.4382 85.5219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1610 0.001024 512 500 1680 15840 0.592576 0.362496 14.1271 13.1558 28.3384 28.4324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1450 6.4e-05 4096 140 4848 294800 46.4265 55.7257 5366.99 1676.05 7145.28 7145.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 810 3.2e-05 512 235 432 404480 43.8611 13.3911 116.353 419.109 592.95 593.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1710 6.4e-05 2048 350 3648 278080 43.8139 28.5413 2346.91 838.02 3257.42 3257.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1410 0.000512 4096 390 1248 32000 6.62678 142.69 228.774 378.134 378.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1280 0.000128 2048 220 1008 136960 18.0645 14.3626 305.678 420.93 759.141 759.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1140 3.2e-05 512 230 288 501760 32.1461 13.396 58.6287 419.078 523.468 523.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1470 0.000512 4096 90 288 37200 6.6193 25.433 209.308 241.403 241.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1290 0.000256 4096 360 2064 62880 13.9858 301.198 419.123 734.351 734.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1140 0.000512 1024 300 864 29760 2.31411 1.6465 19.006 58.7832 81.8673 81.9511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1610 0.001024 512 500 1680 15680 0.588832 0.36064 9.33798 13.0726 23.4603 23.5648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1450 6.4e-05 4096 140 4848 294720 46.2335 55.6913 3496.02 1675.69 5273.71 5273.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 810 3.2e-05 512 235 432 399360 44.33 13.3793 75.315 419.086 552.347 552.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1710 6.4e-05 2048 350 3648 277760 43.6868 28.3035 1526.88 837.903 2436.91 2437.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1410 0.000512 4096 390 1248 31920 6.6151 93.0409 227.147 326.846 326.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1280 0.000128 2048 220 1008 136960 18.0007 14.5961 200.487 419.396 652.584 652.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1140 3.2e-05 512 230 288 499200 32.2419 13.3652 144.165 417.711 607.715 607.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1470 0.000512 4096 90 288 37200 6.61773 20.8134 209.681 237.156 237.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1290 0.000256 4096 360 2064 62760 13.974 246.612 419.015 679.646 679.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1140 0.000512 1024 300 864 29760 2.32685 1.66358 15.5376 58.6901 78.319 78.4097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1610 0.001024 512 500 1680 15360 0.59424 0.358016 7.60694 13.1083 21.7704 21.8583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1450 6.4e-05 4096 140 4848 294480 46.3503 55.7457 2856.58 1676.68 4635.44 4635.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 810 3.2e-05 512 235 432 384000 44.4734 13.1564 60.5 412.497 530.868 531.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1710 6.4e-05 2048 350 3648 277440 43.7822 28.3396 1250.14 839.417 2161.81 2161.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1410 0.000512 4096 390 1248 31920 6.62339 76.6634 228.471 311.801 311.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1280 0.000128 2048 220 1008 136800 18.1046 14.3746 471.032 419.133 922.752 922.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1140 3.2e-05 512 230 288 500736 32.1631 13.3775 121.704 418.68 586.147 586.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1470 0.000512 4096 90 288 37248 6.6192 52.3198 209.547 268.528 268.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1290 0.000256 4096 360 2064 62880 13.9735 634.395 419.259 1067.67 1067.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1140 0.000512 1024 300 864 30144 2.31856 1.66144 40.8577 59.9465 104.909 104.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1610 0.001024 512 500 1680 15744 0.59248 0.361184 19.5257 13.1903 33.7644 33.8537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1450 6.4e-05 4096 140 4848 294720 46.2538 55.6747 7401.82 1677.27 9181.1 9181.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 810 3.2e-05 512 235 432 399360 43.6969 13.2901 157.715 416.556 631.499 631.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1710 6.4e-05 2048 350 3648 278016 43.6222 28.3572 3263.73 843.758 4179.6 4179.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1410 0.000512 4096 390 1248 31968 6.61264 196.486 228.364 431.505 431.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1280 0.000128 2048 220 1008 136896 17.9735 14.3995 424.371 421.494 878.338 878.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1140 3.2e-05 512 230 288 497664 31.9249 13.2997 78.7923 416.402 540.638 540.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1470 0.000512 4096 90 288 37152 6.61501 33.6362 209.166 249.46 249.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1290 0.000256 4096 360 2064 62784 13.9793 400.532 418.749 833.304 833.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1140 0.000512 1024 300 864 29952 2.30906 1.66416 25.7074 58.5541 88.3523 88.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1610 0.001024 512 500 1680 15360 0.592672 0.360448 12.5186 13.0892 26.662 26.7613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1450 6.4e-05 4096 140 4848 294720 46.1533 55.6093 4669.73 1676.23 6447.81 6447.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 810 3.2e-05 512 235 432 393216 43.455 13.1244 100.538 412.221 569.575 569.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1710 6.4e-05 2048 350 3648 277248 43.6171 28.2889 2042.46 836.779 2951.29 2951.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1410 0.000512 4096 390 1248 31872 6.61341 123.812 227.918 358.388 358.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1280 0.000128 2048 220 1008 136704 17.9415 14.4225 266.781 418.533 717.779 717.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1140 3.2e-05 512 230 288 488448 32.3205 13.2245 62.9422 414.363 523.076 523.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1470 0.000512 4096 90 288 37152 6.6201 26.6465 209.422 242.731 242.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1290 0.000256 4096 360 2064 62784 13.9756 322.531 419.009 755.562 755.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1140 0.000512 1024 300 864 29376 2.31261 1.63942 20.319 58.424 82.8132 82.8969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1610 0.001024 512 500 1680 14976 0.58848 0.35712 9.81363 12.9932 23.8544 23.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1450 6.4e-05 4096 140 4848 294336 46.219 55.6782 3767.97 1675.48 5545.42 5545.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 810 3.2e-05 512 235 432 387072 43.3767 13.049 80.9416 408.127 545.736 545.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1710 6.4e-05 2048 350 3648 277632 43.6447 28.3354 1655.21 837.836 2565.16 2565.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1410 0.000512 4096 390 1248 31824 6.60922 100.391 228.059 335.104 335.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1280 0.000128 2048 220 1008 136512 18.0196 14.3852 215.078 419.269 666.853 666.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1140 3.2e-05 512 230 288 491520 31.787 13.1461 197.126 412.267 654.544 654.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1470 0.000512 4096 90 288 37056 6.61462 23.7181 209.127 239.503 239.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1290 0.000256 4096 360 2064 62592 13.9655 274.532 418.154 706.696 706.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1140 0.000512 1024 300 864 29184 2.30992 1.65984 17.4076 59.1595 80.6382 80.7219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1610 0.001024 512 500 1680 15360 0.594336 0.362496 8.68022 13.1468 22.8808 22.9726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1450 6.4e-05 4096 140 4848 294528 46.2217 55.5945 3184.24 1675.4 4961.53 4961.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 810 3.2e-05 512 235 432 393216 43.5359 13.1279 69.4104 412.203 538.515 538.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1710 6.4e-05 2048 350 3648 276480 43.7211 28.3156 1392.51 836.769 2301.45 2301.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1410 0.000512 4096 390 1248 31680 6.59382 84.7102 228.405 319.751 319.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1280 0.000128 2048 220 1008 136704 17.9827 14.336 600.143 418.81 1051.37 1051.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1140 3.2e-05 512 230 288 501760 32.1171 13.3913 114.574 418.734 579.039 579.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1470 0.000512 4096 90 288 37240 6.61805 48.7663 209.57 264.996 265.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1290 0.000256 4096 360 2064 62888 13.9766 589.828 419.393 1023.24 1023.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1140 0.000512 1024 300 864 30240 2.32704 1.67322 37.8334 59.9559 101.907 101.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1610 0.001024 512 500 1680 15680 0.590624 0.361088 18.2695 13.113 32.4334 32.5272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1450 6.4e-05 4096 140 4848 294784 46.3895 55.7283 6836.24 1677.34 8615.78 8615.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 810 3.2e-05 512 235 432 401408 44.0312 13.3761 148.085 423.358 629.1 629.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1710 6.4e-05 2048 350 3648 278208 43.7821 28.3406 3012.41 855.563 3940.23 3940.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1410 0.000512 4096 390 1248 31976 6.63408 181.572 228.51 416.761 416.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1280 0.000128 2048 220 1008 136864 18.0404 14.3889 394.09 424.703 851.324 851.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1140 3.2e-05 512 230 288 501760 32.0788 13.3773 75.6794 418.479 539.833 540.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1470 0.000512 4096 90 288 37184 6.61094 31.2279 209.419 247.301 247.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1290 0.000256 4096 360 2064 62832 13.9776 374.331 419.1 807.454 807.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1140 0.000512 1024 300 864 29568 2.30525 1.64093 23.5017 58.2913 85.8534 85.9402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1610 0.001024 512 500 1680 15680 0.591488 0.358752 12.1303 13.1401 26.3193 26.4172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1450 6.4e-05 4096 140 4848 294560 46.2427 55.6697 4334.37 1675.68 6112.04 6112.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 810 3.2e-05 512 235 432 387072 44.3505 13.189 94.2132 413.715 565.707 565.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1710 6.4e-05 2048 350 3648 277760 43.6813 28.2972 1907.2 836.728 2816.04 2816.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1410 0.000512 4096 390 1248 31920 6.62877 115.748 228.247 350.666 350.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1280 0.000128 2048 220 1008 136640 17.9787 14.4037 250.804 418.684 701.975 702.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1140 3.2e-05 512 230 288 494592 32.6789 13.3883 60.9853 418.728 526.004 526.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1470 0.000512 4096 90 288 37128 6.62096 25.6799 209.531 241.875 241.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1290 0.000256 4096 360 2064 62664 13.9781 307.01 418.703 739.738 739.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1140 0.000512 1024 300 864 29568 2.304 1.63226 19.6846 58.0295 81.7685 81.8545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1610 0.001024 512 500 1680 14784 0.591104 0.354528 9.33718 12.886 23.2699 23.3672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1450 6.4e-05 4096 140 4848 294336 46.3933 55.7188 3561.31 1676.21 5339.72 5339.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 810 3.2e-05 512 235 432 387072 45.3774 13.3766 76.645 418.775 554.412 554.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1710 6.4e-05 2048 350 3648 276864 43.8735 28.3566 1558.26 837.31 2467.94 2468.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1410 0.000512 4096 390 1248 31752 6.59654 95.0574 226.716 328.415 328.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1280 0.000128 2048 220 1008 136416 18.0562 14.3793 205.256 419.037 656.831 656.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1140 3.2e-05 512 230 288 487424 32.2808 13.1829 54.0784 414.035 513.792 513.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1470 0.000512 4096 90 288 36960 6.59661 23.2244 208.973 238.838 238.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1290 0.000256 4096 360 2064 62720 13.9869 277.302 419.405 710.735 710.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1140 0.000512 1024 300 864 29568 2.31162 1.64864 17.3952 57.415 78.8902 78.9758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1610 0.001024 512 500 1680 15232 0.585696 0.356256 8.63091 12.925 22.5969 22.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1450 6.4e-05 4096 140 4848 294336 46.1558 55.6163 3218.4 1677.46 4997.71 4997.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 810 3.2e-05 512 235 432 372736 43.8964 13.0314 66.7673 404.365 528.297 528.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1710 6.4e-05 2048 350 3648 277760 43.5957 28.4447 1409.5 837.621 2319.29 2319.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1410 0.000512 4096 390 1248 31808 6.62899 86.6484 225.508 318.829 318.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1280 0.000128 2048 220 1008 136192 17.9815 14.3973 185.608 419.284 637.373 637.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1140 3.2e-05 512 230 288 499712 32.1439 13.3404 113.277 421.784 580.766 580.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1470 0.000512 4096 90 288 37248 6.61936 47.532 211.531 265.727 265.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1290 0.000256 4096 360 2064 62848 13.9762 571.406 422.978 1008.41 1008.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1140 0.000512 1024 300 864 29952 2.31984 1.67302 36.3051 59.1749 99.59 99.6672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1610 0.001024 512 500 1680 15872 0.592544 0.364448 17.6547 13.365 32.0764 32.1675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1450 6.4e-05 4096 140 4848 294656 46.207 55.6364 6614.83 1691.95 8408.7 8408.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 810 3.2e-05 512 235 432 401408 43.8118 13.3266 147.027 421.764 626.171 626.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1710 6.4e-05 2048 350 3648 278016 43.6251 28.3693 2895.9 846.083 3814.11 3814.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1410 0.000512 4096 390 1248 31936 6.61302 175.829 230.261 412.749 412.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1280 0.000128 2048 220 1008 136960 17.9955 14.3349 383 423.235 838.664 838.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1140 3.2e-05 512 230 288 499712 32.1585 13.3431 73.0362 418.145 536.895 537.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1470 0.000512 4096 90 288 37120 6.6048 30.987 209.34 246.975 247.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1290 0.000256 4096 360 2064 62720 13.97 372.011 418.93 804.956 805.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1140 0.000512 1024 300 864 29696 2.33027 1.66912 23.6163 59.0735 86.8038 86.8859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1610 0.001024 512 500 1680 15360 0.584704 0.355008 10.9961 12.9475 24.9811 25.0699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1450 6.4e-05 4096 140 4848 294656 46.2193 55.5981 4275.39 1677.47 6054.76 6054.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 810 3.2e-05 512 235 432 393216 44.6264 13.3284 92.827 418.212 569.239 569.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1710 6.4e-05 2048 350 3648 277504 43.6658 28.3764 1858.87 840.06 2771.11 2771.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1410 0.000512 4096 390 1248 31872 6.61549 114.871 228.64 350.17 350.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1280 0.000128 2048 220 1008 136192 17.9591 14.3332 247.903 418.4 698.696 698.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1140 3.2e-05 512 230 288 491520 32.1684 13.1524 60.6045 412.594 518.738 518.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1470 0.000512 4096 90 288 37056 6.61066 26.7616 209.289 242.704 242.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1290 0.000256 4096 360 2064 62592 13.9614 310.747 418.481 743.233 743.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1140 0.000512 1024 300 864 29184 2.31002 1.64045 19.6557 58.1488 81.8729 81.9548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1610 0.001024 512 500 1680 15360 0.593792 0.361856 9.05811 13.1575 23.2691 23.3595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1450 6.4e-05 4096 140 4848 294528 46.2536 55.6159 3564.75 1676.74 5343.43 5343.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 810 3.2e-05 512 235 432 393216 43.5201 13.1257 77.2223 412.633 546.737 546.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1710 6.4e-05 2048 350 3648 276480 43.7263 28.3075 1532.85 838.944 2443.96 2444.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1410 0.000512 4096 390 1248 31680 6.58909 96.0919 227.524 330.246 330.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1280 0.000128 2048 220 1008 136704 17.9796 14.3645 209.623 419.047 661.117 661.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1140 3.2e-05 512 230 288 491520 32.7761 13.346 53.7867 418.114 518.238 518.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1470 0.000512 4096 90 288 36864 6.56342 22.9972 208.595 238.199 238.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1290 0.000256 4096 360 2064 62464 13.9634 273.339 418.138 705.486 705.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1140 0.000512 1024 300 864 28672 2.29376 1.61997 16.8882 51.3347 72.2544 72.3389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1610 0.001024 512 500 1680 14336 0.584224 0.349536 7.51168 12.6877 21.2264 21.3205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1450 6.4e-05 4096 140 4848 293888 46.2201 55.6121 3139.3 1674.97 4916.19 4916.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 810 3.2e-05 512 235 432 393216 44.6341 13.3264 68.468 418.054 544.721 544.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1710 6.4e-05 2048 350 3648 276480 43.5978 28.2491 1351.24 836.215 2259.44 2259.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1410 0.000512 4096 390 1248 31744 6.61475 84.8932 228.137 319.688 319.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1280 0.000128 2048 220 1008 136192 17.998 14.3387 183.687 418.614 634.74 634.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1140 3.2e-05 512 230 288 497664 32.228 13.3693 108.558 417.659 572.029 572.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1470 0.000512 4096 90 288 37224 6.62352 45.9782 209.545 262.191 262.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1290 0.000256 4096 360 2064 62856 13.98 565.87 419.253 999.154 999.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1140 0.000512 1024 300 864 29952 2.32326 1.66333 36.2429 60.1006 100.448 100.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1610 0.001024 512 500 1680 15552 0.590368 0.364256 17.6949 13.1428 31.8909 31.9836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1450 6.4e-05 4096 140 4848 294624 46.379 55.7367 6617.79 1676.84 8396.82 8396.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 810 3.2e-05 512 235 432 396288 43.6559 13.2075 142.093 414.582 613.778 613.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1710 6.4e-05 2048 350 3648 277632 43.7922 28.3346 2866.73 838.224 3777.21 3777.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1410 0.000512 4096 390 1248 31968 6.63117 175.114 228.495 410.281 410.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1280 0.000128 2048 220 1008 136800 18.0285 14.3515 373.349 419.232 825.06 825.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1140 3.2e-05 512 230 288 488448 32.3317 13.2219 74.583 414.673 535.03 535.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1470 0.000512 4096 90 288 37152 6.61299 32.4957 209.576 248.728 248.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1290 0.000256 4096 360 2064 62784 13.9796 392.464 419.316 825.801 825.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1140 0.000512 1024 300 864 29376 2.31565 1.64115 24.3176 59.5215 87.9149 87.9997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1610 0.001024 512 500 1680 14976 0.59056 0.356352 11.739 13.002 25.7876 25.8863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1450 6.4e-05 4096 140 4848 294336 46.2316 55.6667 4549.66 1676.71 6328.35 6328.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 810 3.2e-05 512 235 432 387072 43.4154 13.0433 95.9452 408.495 561.138 561.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1710 6.4e-05 2048 350 3648 277632 43.6421 28.3183 1982.11 838.539 2892.74 2892.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1410 0.000512 4096 390 1248 31824 6.61341 120.408 228.225 355.291 355.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1280 0.000128 2048 220 1008 136512 18.0271 14.3729 257.706 419.483 709.691 709.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1140 3.2e-05 512 230 288 497664 32.2633 13.3652 64.5243 417.758 528.124 528.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1470 0.000512 4096 90 288 36936 6.57069 28.1403 208.772 243.527 243.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1290 0.000256 4096 360 2064 62640 13.9768 329.64 418.867 762.527 762.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1140 0.000512 1024 300 864 28512 2.30877 1.61178 20.0615 57.7155 81.8109 81.8956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1610 0.001024 512 500 1680 14688 0.600064 0.358752 9.97322 13.0462 24.0775 24.1707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1450 6.4e-05 4096 140 4848 294192 46.3613 55.7305 3855.55 1675.36 5633.09 5633.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 810 3.2e-05 512 235 432 387072 43.4292 13.0546 81.3131 408.517 546.557 546.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1710 6.4e-05 2048 350 3648 276480 43.7911 28.3604 1678.09 835.437 2585.82 2585.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1410 0.000512 4096 390 1248 31752 6.61158 102.862 226.712 336.23 336.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1280 0.000128 2048 220 1008 135648 18.0512 14.4116 217.957 418.153 668.676 668.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1140 3.2e-05 512 230 288 479232 32.0463 13.0541 62.0101 408.624 515.952 516.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1470 0.000512 4096 90 288 36864 6.57818 28.4467 208.826 243.895 243.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1290 0.000256 4096 360 2064 62496 13.9716 329.512 418.583 762.11 762.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1140 0.000512 1024 300 864 28800 2.29891 1.62941 20.5143 57.7633 82.3205 82.4021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1610 0.001024 512 500 1680 13824 0.587264 0.350208 9.25683 12.7118 23.0074 23.0973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1450 6.4e-05 4096 140 4848 294336 46.1349 55.6196 3854.98 1677.65 5634.46 5634.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 810 3.2e-05 512 235 432 368640 42.515 12.8129 76.8268 396.192 528.586 528.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1710 6.4e-05 2048 350 3648 276480 43.507 28.4447 1680.5 835.833 2588.42 2588.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1410 0.000512 4096 390 1248 31680 6.60947 103.342 227.881 337.877 337.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1280 0.000128 2048 220 1008 135936 17.9791 14.3426 220.006 418.369 670.798 670.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1140 3.2e-05 512 230 288 501760 32.1492 13.3871 108.112 419.388 573.245 573.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1470 0.000512 4096 90 288 37200 6.6192 46.3096 209.457 262.429 262.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1290 0.000256 4096 360 2064 62880 13.9813 562.784 419.428 996.236 996.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1140 0.000512 1024 300 864 29760 2.3128 1.64854 34.9502 60.8998 99.9243 100.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1610 0.001024 512 500 1680 15680 0.586624 0.35792 17.4459 13.0815 31.5714 31.6596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1450 6.4e-05 4096 140 4848 294720 46.2481 55.6933 6552.6 1676.85 8331.47 8331.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 810 3.2e-05 512 235 432 399360 44.3572 13.3755 139.37 419.323 616.667 616.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1710 6.4e-05 2048 350 3648 277760 43.6836 28.3136 2829.29 838.606 3740.03 3740.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1410 0.000512 4096 390 1248 31920 6.61747 173.502 229.4 409.563 409.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1280 0.000128 2048 220 1008 136960 18.0108 14.3836 369.098 419.426 821.02 821.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1140 3.2e-05 512 230 288 501760 32.0735 13.3699 77.3856 419.145 542.187 542.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1470 0.000512 4096 90 288 37120 6.61299 33.375 209.306 249.338 249.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1290 0.000256 4096 360 2064 62720 13.9779 398.313 418.706 831.039 831.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1140 0.000512 1024 300 864 29440 2.29933 1.64096 24.9978 60.2169 89.2672 89.3502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1610 0.001024 512 500 1680 15360 0.593952 0.3624 12.295 13.1282 26.4776 26.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1450 6.4e-05 4096 140 4848 294720 46.1604 55.6073 4644.83 1676.05 6422.72 6422.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 810 3.2e-05 512 235 432 389120 43.9119 13.1226 98.2978 412.311 567.881 568.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1710 6.4e-05 2048 350 3648 277760 43.594 28.3315 2029.24 838.123 2939.42 2939.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1410 0.000512 4096 390 1248 31840 6.61872 123.767 228.266 358.695 358.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1280 0.000128 2048 220 1008 136320 17.9168 14.3264 263.351 417.678 713.374 713.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1140 3.2e-05 512 230 288 491520 31.8023 13.1604 63.3284 412.672 521.18 521.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1470 0.000512 4096 90 288 36960 6.6 27.5699 209.06 243.27 243.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1290 0.000256 4096 360 2064 62640 13.9802 327.715 419.047 760.79 760.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1140 0.000512 1024 300 864 28800 2.31744 1.64045 20.5399 59.3058 83.9201 84.0025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1610 0.001024 512 500 1680 15360 0.598144 0.362976 10.2756 13.1921 24.5268 24.6156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1450 6.4e-05 4096 140 4848 294240 46.2276 55.6916 3827.42 1676.19 5605.61 5605.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 810 3.2e-05 512 235 432 368640 45.8742 13.1482 77.3324 412.714 549.31 549.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1710 6.4e-05 2048 350 3648 276480 43.6771 28.3801 1664.47 836.909 2573.57 2573.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1410 0.000512 4096 390 1248 31680 6.59158 101.526 228.58 336.741 336.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1280 0.000128 2048 220 1008 136320 17.9523 14.3626 217.295 418.3 668.009 668.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1140 3.2e-05 512 230 288 491520 31.7981 13.1502 59.4577 412.499 517.122 517.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1470 0.000512 4096 90 288 36800 6.56589 27.1455 208.42 242.172 242.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1290 0.000256 4096 360 2064 62400 13.9618 305.779 417.78 737.566 737.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1140 0.000512 1024 300 864 29440 2.31562 1.64909 19.8881 59.3391 83.3117 83.3946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1610 0.001024 512 500 1680 15360 0.601632 0.361088 9.6016 13.2368 23.9002 23.9903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1450 6.4e-05 4096 140 4848 293760 46.2919 55.6566 3538.94 1673.24 5314.21 5314.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 810 3.2e-05 512 235 432 368640 45.8487 13.1398 72.2515 412.331 543.808 543.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1710 6.4e-05 2048 350 3648 273920 43.5411 28.1068 1534.17 833.103 2439.06 2439.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1410 0.000512 4096 390 1248 31680 6.61309 94.2756 227.346 328.277 328.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1280 0.000128 2048 220 1008 135680 17.8975 14.3606 202.317 416.283 650.96 651.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1140 3.2e-05 512 230 250 499712 32.2986 13.3735 146.411 419.051 611.361 611.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1470 0.000512 4096 90 300 37216 6.62419 42.6421 209.525 258.835 258.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1290 0.000256 4096 360 2050 63008 13.9878 500.587 419.01 933.629 933.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1140 0.000512 1024 300 850 30336 2.30992 1.66502 30.2485 59.8137 94.1352 94.2303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1610 0.001024 512 500 1650 15872 0.594176 0.360672 15.1896 13.2158 29.4588 29.5498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1450 6.4e-05 4096 140 4850 294720 46.1481 55.6341 5813.05 1676.05 7590.96 7591.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 810 3.2e-05 512 235 400 397312 44.1996 13.3218 111.06 417.696 586.518 586.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1710 6.4e-05 2048 350 3650 278272 43.6106 28.2808 2518.38 837.783 3428.2 3428.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1410 0.000512 4096 390 1250 32000 6.61094 154.353 229.574 390.582 390.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1280 0.000128 2048 220 1000 136704 18.029 14.4693 533.641 419.056 985.299 985.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1140 3.2e-05 512 230 250 495616 32.5655 13.3441 142.693 418.096 606.918 607.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1470 0.000512 4096 90 300 37184 6.62067 27.7169 209.725 244.104 244.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1290 0.000256 4096 360 2050 62976 13.9932 929.54 419.406 1362.98 1363.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1140 0.000512 1024 300 850 30208 2.3176 1.66502 19.8667 61.6609 85.6105 85.7027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1610 0.001024 512 500 1650 15872 0.594848 0.363776 9.95549 13.2522 24.2634 24.3528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1450 6.4e-05 4096 140 4850 294528 46.22 55.5876 3682.34 1677.11 5461.34 5461.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 810 3.2e-05 512 235 400 393216 44.6485 13.3303 71.4229 418.295 547.936 548.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1710 6.4e-05 2048 350 3650 278016 43.6296 28.3286 1600.62 838.64 2511.35 2511.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1410 0.000512 4096 390 1250 31936 6.61542 97.7735 228.501 332.933 332.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1280 0.000128 2048 220 1000 136704 18.068 14.4261 580.479 419.578 1032.65 1032.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1140 3.2e-05 512 230 250 491520 32.4742 13.2971 140.422 416.653 603.08 603.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1470 0.000512 4096 90 300 37152 6.62621 23.0625 209.679 239.411 239.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1290 0.000256 4096 360 2050 62880 13.9779 921.902 418.968 1354.89 1354.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1140 0.000512 1024 300 850 29952 2.31619 1.66506 16.4354 60.3143 80.8332 80.9267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1610 0.001024 512 500 1650 15360 0.593184 0.360512 8.08358 13.097 22.2382 22.3293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1450 6.4e-05 4096 140 4850 294528 46.1332 55.5932 3018.2 1677.79 4797.8 4797.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 810 3.2e-05 512 235 400 380928 44.6703 13.1251 57.0951 412.476 527.603 527.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1710 6.4e-05 2048 350 3650 277248 43.613 28.3334 1310.28 837.686 2220.05 2220.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1410 0.000512 4096 390 1250 31872 6.61523 80.4761 227.078 314.213 314.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1280 0.000128 2048 220 1000 136320 18.0346 14.3427 581.341 418.787 1032.61 1032.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1140 3.2e-05 512 230 250 499200 32.3618 13.3987 81.1446 419.365 546.484 546.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1470 0.000512 4096 90 300 37200 6.62093 39.7394 209.635 256.038 256.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1290 0.000256 4096 360 2050 63000 14.0001 459.16 419.32 892.523 892.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1140 0.000512 1024 300 850 30400 2.31414 1.66269 28.7416 60.0575 92.8906 92.9729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1610 0.001024 512 500 1650 15840 0.59376 0.362496 14.1865 13.1629 28.4063 28.4959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1450 6.4e-05 4096 140 4850 294640 46.4241 55.7158 5396.03 1677.07 7175.32 7175.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 810 3.2e-05 512 235 400 399360 44.4199 13.3816 104.818 419.529 582.389 582.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1710 6.4e-05 2048 350 3650 278080 43.8534 28.4083 2349.55 838.537 3260.49 3260.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1410 0.000512 4096 390 1250 31960 6.61552 143.347 228.807 378.815 378.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1280 0.000128 2048 220 1000 136640 18.094 14.3639 306.613 419.391 758.561 758.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1140 3.2e-05 512 230 250 496640 32.5311 13.3911 52.7441 419.385 518.27 518.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1470 0.000512 4096 90 300 37120 6.61462 25.4711 209.42 241.549 241.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1290 0.000256 4096 360 2050 62960 13.9903 295.479 419.317 728.828 728.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1140 0.000512 1024 300 850 30080 2.30675 1.65043 18.5706 58.8228 81.4668 81.5509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1610 0.001024 512 500 1650 15680 0.58992 0.361184 9.25011 13.1892 23.4895 23.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1450 6.4e-05 4096 140 4850 294560 46.2524 55.6954 3458.63 1676.83 5237.48 5237.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 810 3.2e-05 512 235 400 399360 44.326 13.369 67.5647 419.33 544.829 545.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1710 6.4e-05 2048 350 3650 277760 43.6925 28.3197 1504.68 841.347 2418.17 2418.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1410 0.000512 4096 390 1250 31920 6.6113 92.0043 228.662 327.319 327.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1280 0.000128 2048 220 1000 136640 18.0241 14.3502 197.924 419.506 649.904 649.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1140 3.2e-05 512 230 250 491520 32.7971 13.3652 126.327 417.382 590.091 590.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1470 0.000512 4096 90 300 37080 6.6089 21.6095 209.265 237.526 237.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1290 0.000256 4096 360 2050 62880 13.9872 244.826 418.787 677.645 677.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1140 0.000512 1024 300 850 30240 2.32483 1.68371 15.5894 58.6983 78.3946 78.4794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1610 0.001024 512 500 1650 15360 0.59392 0.360512 7.67203 13.102 21.8296 21.9194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1450 6.4e-05 4096 140 4850 294480 46.3709 55.7 2880.35 1675.61 4658.12 4658.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 810 3.2e-05 512 235 400 384000 44.46 13.1592 54.7659 412.274 524.903 525.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1710 6.4e-05 2048 350 3650 277440 43.7761 28.3506 1254.86 838.815 2165.94 2166.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1410 0.000512 4096 390 1250 31800 6.60045 76.7174 226.711 310.07 310.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1280 0.000128 2048 220 1000 136320 18.1422 14.4486 462.402 418.911 914.009 914.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1140 3.2e-05 512 230 250 491520 32.9859 13.3727 125.652 419.029 591.255 591.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1470 0.000512 4096 90 300 36960 6.596 18.8887 208.779 234.307 234.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1290 0.000256 4096 360 2050 62880 13.9907 816.792 418.905 1249.73 1249.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1140 0.000512 1024 300 850 29440 2.29741 1.64218 13.3657 60.4601 77.8665 77.9571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1610 0.001024 512 500 1650 15360 0.59392 0.36208 6.74109 13.1228 20.9201 21.0142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1450 6.4e-05 4096 140 4850 294400 46.1582 55.5884 2485.66 1675.76 4263.24 4263.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 810 3.2e-05 512 235 400 389120 43.9014 13.1256 48.2377 412.108 517.61 517.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1710 6.4e-05 2048 350 3650 277760 43.6202 28.3347 1079.51 839.181 1990.77 1990.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1410 0.000512 4096 390 1250 31840 6.61613 66.4552 228.322 301.435 301.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1280 0.000128 2048 220 1000 135680 18.0113 14.3284 456.687 417.52 906.649 906.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1140 3.2e-05 512 230 250 497664 32.3425 13.3837 109.088 418.377 573.416 573.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1470 0.000512 4096 90 300 37200 6.62118 53.6392 209.525 269.829 269.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1290 0.000256 4096 360 2050 62976 13.9771 622.143 418.93 1055.1 1055.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1140 0.000512 1024 300 850 30336 2.31936 1.67085 39.3376 52.4818 95.925 96.0123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1610 0.001024 512 500 1650 15744 0.58976 0.362656 19.0402 13.1816 33.2741 33.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1450 6.4e-05 4096 140 4850 294624 46.2336 55.6689 7306.71 1675.87 9084.56 9084.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 810 3.2e-05 512 235 400 393216 44.2691 13.2971 138.773 416.268 612.85 613.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1710 6.4e-05 2048 350 3650 278016 43.6352 28.3566 3199.87 837.48 4109.48 4109.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1410 0.000512 4096 390 1250 31968 6.63107 193.773 228.313 428.761 428.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1280 0.000128 2048 220 1000 136512 17.9958 14.3508 417.518 418.871 868.839 868.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1140 3.2e-05 512 230 250 491520 32.3693 13.2895 69.2912 416.351 531.526 531.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1470 0.000512 4096 90 300 37152 6.62118 34.3052 209.525 250.492 250.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1290 0.000256 4096 360 2050 62880 13.9809 388.418 418.668 821.111 821.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1140 0.000512 1024 300 850 29952 2.31475 1.66358 24.3659 58.5415 87.0072 87.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1610 0.001024 512 500 1650 15360 0.59088 0.358528 12.0694 13.0865 26.2092 26.3033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1450 6.4e-05 4096 140 4850 294528 46.1628 55.6073 4545.09 1676.05 6323 6323.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 810 3.2e-05 512 235 400 380928 44.6988 13.1244 85.8454 412.185 556.095 556.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1710 6.4e-05 2048 350 3650 277248 43.6082 28.2699 1978.1 836.658 2886.77 2886.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1410 0.000512 4096 390 1250 31872 6.61069 121.506 226.929 355.089 355.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1280 0.000128 2048 220 1000 136320 17.9727 14.3421 258.785 418.585 709.786 709.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1140 3.2e-05 512 230 250 488448 32.3358 13.2204 56.408 414.329 516.511 516.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1470 0.000512 4096 90 300 37008 6.61024 27.4044 209.009 243.068 243.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1290 0.000256 4096 360 2050 62784 13.9899 315.642 418.409 748.084 748.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1140 0.000512 1024 300 850 29952 2.30986 1.64499 19.8198 59.3918 83.2847 83.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1610 0.001024 512 500 1650 14976 0.589664 0.356352 9.5191 12.9875 23.5523 23.6422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1450 6.4e-05 4096 140 4850 294336 46.2093 55.6698 3712.99 1675.48 5490.43 5490.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 810 3.2e-05 512 235 400 368640 45.0575 13.0558 68.1462 408.083 534.583 534.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1710 6.4e-05 2048 350 3650 277632 43.6675 28.3361 1620.09 837.731 2529.96 2530.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1410 0.000512 4096 390 1250 31824 6.61094 99.1554 227.09 332.899 332.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1280 0.000128 2048 220 1000 136512 18.0265 14.3599 211.704 419.13 663.323 663.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1140 3.2e-05 512 230 250 479232 32.7137 13.1461 65.1008 412.586 523.767 523.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1470 0.000512 4096 90 300 37056 6.61981 24.2176 209.681 240.561 240.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1290 0.000256 4096 360 2050 62784 13.9719 268.055 418.971 701.042 701.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1140 0.000512 1024 300 850 29184 2.31491 1.66298 16.6377 51.9373 72.6516 72.7382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1610 0.001024 512 500 1650 15360 0.596096 0.362368 8.43754 13.1645 22.6631 22.7574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1450 6.4e-05 4096 140 4850 294144 46.203 55.6034 3161.12 1676.75 4939.75 4939.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 810 3.2e-05 512 235 400 368640 45.8346 13.1257 58.4135 412.532 530.146 530.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1710 6.4e-05 2048 350 3650 276480 43.7379 28.3115 1374.56 837.431 2284.18 2284.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1410 0.000512 4096 390 1250 31680 6.58685 83.9194 227.666 318.215 318.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1280 0.000128 2048 220 1000 135936 18.0101 14.3296 179.56 419.142 631.143 631.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1140 3.2e-05 512 230 250 498176 32.363 13.3922 101.572 418.73 566.28 566.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1470 0.000512 4096 90 300 37184 6.61856 49.087 209.656 265.406 265.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1290 0.000256 4096 360 2050 63000 13.9885 571.855 419.446 1005.34 1005.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1140 0.000512 1024 300 850 30464 2.32618 1.66643 36.1916 58.8807 99.186 99.2707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1610 0.001024 512 500 1650 15680 0.591552 0.3584 17.6393 13.1164 31.8057 31.9014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1450 6.4e-05 4096 140 4850 294672 46.3647 55.722 6718.97 1677.16 8498.29 8498.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 810 3.2e-05 512 235 400 394240 44.6976 13.3739 127.923 419.437 605.678 605.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1710 6.4e-05 2048 350 3650 278208 43.7913 28.3628 2939.48 838.562 3850.34 3850.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1410 0.000512 4096 390 1250 31976 6.61942 176.96 229.872 413.497 413.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1280 0.000128 2048 220 1000 136640 18.0593 14.4261 386.77 419.343 838.703 838.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1140 3.2e-05 512 230 250 494592 32.6101 13.3765 67.4304 418.766 532.407 532.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1470 0.000512 4096 90 300 37072 6.61837 31.9553 209.359 247.972 248.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1290 0.000256 4096 360 2050 62944 14.0049 365.838 419.445 799.335 799.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1140 0.000512 1024 300 850 30016 2.30163 1.64189 22.8434 59.6833 86.5907 86.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1610 0.001024 512 500 1650 15680 0.594784 0.36368 11.8052 13.1543 26.0176 26.1181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1450 6.4e-05 4096 140 4850 294560 46.2538 55.679 4281.67 1676.84 6060.52 6060.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 810 3.2e-05 512 235 400 387072 44.3306 13.1874 83.5039 414.077 555.351 555.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1710 6.4e-05 2048 350 3650 277760 43.6929 28.3339 1866.3 839.762 2778.23 2778.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1410 0.000512 4096 390 1250 31920 6.62528 113.711 227.447 347.827 347.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1280 0.000128 2048 220 1000 136192 18.0093 14.4212 245.7 418.971 697.204 697.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1140 3.2e-05 512 230 250 494592 32.6774 13.3985 54.9394 418.808 520.045 520.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1470 0.000512 4096 90 300 36960 6.6048 26.2445 209.058 241.948 242.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1290 0.000256 4096 360 2050 62832 13.9833 300.09 419.143 733.26 733.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1140 0.000512 1024 300 850 29568 2.30592 1.63226 18.7938 59.0933 81.9401 82.0295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1610 0.001024 512 500 1650 14784 0.590048 0.354304 9.00762 12.8896 22.9438 23.0397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1450 6.4e-05 4096 140 4850 294336 46.3506 55.717 3495.87 1676.54 5274.55 5274.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 810 3.2e-05 512 235 400 387072 45.4014 13.3809 68.041 418.868 545.936 546.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1710 6.4e-05 2048 350 3650 276864 43.8566 28.4597 1523.89 838.958 2435.3 2435.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1410 0.000512 4096 390 1250 31752 6.59776 92.9686 226.852 326.463 326.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1280 0.000128 2048 220 1000 136416 18.0543 14.3667 201.582 419.129 653.236 653.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1140 3.2e-05 512 230 250 487424 32.2935 13.1848 48.1095 413.631 507.435 507.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1470 0.000512 4096 90 300 36960 6.61226 23.6588 209.151 239.464 239.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1290 0.000256 4096 360 2050 62720 13.9825 269.115 418.595 701.736 701.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1140 0.000512 1024 300 850 29568 2.31693 1.64886 16.5306 59.3202 79.932 80.0205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1610 0.001024 512 500 1650 15232 0.58736 0.353376 8.352 12.9127 22.3012 22.3948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1450 6.4e-05 4096 140 4850 294336 46.1455 55.5979 3154.18 1675.82 4931.82 4931.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 810 3.2e-05 512 235 400 372736 43.9052 13.0357 58.9248 403.966 520.079 520.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1710 6.4e-05 2048 350 3650 277760 43.5987 28.3013 1376.87 836.796 2285.7 2285.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1410 0.000512 4096 390 1250 31808 6.61094 84.9752 227.383 319.015 319.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1280 0.000128 2048 220 1000 136192 17.9868 14.4799 180.627 418.872 632.067 632.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1140 3.2e-05 512 230 250 495616 32.417 13.3509 102.503 417.598 566.089 566.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1470 0.000512 4096 90 300 37184 6.63088 49.6374 209.469 265.781 265.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1290 0.000256 4096 360 2050 62976 13.9875 570.543 418.906 1003.48 1003.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1140 0.000512 1024 300 850 30208 2.31834 1.66912 35.6114 60.1093 99.8238 99.9065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1610 0.001024 512 500 1650 15872 0.593888 0.362752 17.7418 13.2349 32.0341 32.1252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1450 6.4e-05 4096 140 4850 294528 46.2371 55.634 6625.67 1675.12 8402.73 8402.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 810 3.2e-05 512 235 400 393216 44.6437 13.3284 129.554 417.599 605.369 605.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1710 6.4e-05 2048 350 3650 278016 43.6372 28.4915 2885.19 837.766 3795.22 3795.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1410 0.000512 4096 390 1250 31936 6.61798 176.796 228.253 411.712 411.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1280 0.000128 2048 220 1000 136704 18.0061 14.3398 381.168 418.978 832.596 832.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1140 3.2e-05 512 230 250 491520 32.776 13.347 65.8443 418.139 530.323 530.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1470 0.000512 4096 90 300 37120 6.62915 32.3291 209.73 248.731 248.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1290 0.000256 4096 360 2050 62848 13.979 369.525 419.07 802.616 802.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1140 0.000512 1024 300 850 30208 2.3215 1.66902 23.3416 59.0745 86.5202 86.6058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1610 0.001024 512 500 1650 15360 0.587776 0.355296 11.1069 12.9511 25.1037 25.1938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1450 6.4e-05 4096 140 4850 294400 46.2377 55.6221 4315.46 1677.48 6094.88 6094.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 810 3.2e-05 512 235 400 393216 44.6554 13.3263 84.8851 418.182 561.286 561.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1710 6.4e-05 2048 350 3650 277504 43.6615 28.287 1864.76 838.825 2775.66 2775.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1410 0.000512 4096 390 1250 31872 6.61914 114.788 228.673 350.123 350.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1280 0.000128 2048 220 1000 136192 17.9654 14.4036 246.762 418.291 697.527 697.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1140 3.2e-05 512 230 250 479232 32.7311 13.1435 54.7164 412.353 513.167 513.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1470 0.000512 4096 90 300 37056 6.6304 28.3892 209.551 244.615 244.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1290 0.000256 4096 360 2050 62784 13.977 312.521 418.909 745.452 745.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1140 0.000512 1024 300 850 29184 2.31485 1.64672 19.3671 58.1553 81.6074 81.6968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1610 0.001024 512 500 1650 15360 0.595264 0.361216 9.20787 13.1526 23.4175 23.5091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1450 6.4e-05 4096 140 4850 294144 46.2181 55.6278 3614.69 1675.74 5392.36 5392.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 810 3.2e-05 512 235 400 368640 45.8398 13.1349 66.5408 412.293 538.058 538.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1710 6.4e-05 2048 350 3650 276480 43.7236 28.2788 1557.38 836.941 2466.47 2466.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1410 0.000512 4096 390 1250 31680 6.58858 97.0793 226.488 330.2 330.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1280 0.000128 2048 220 1000 135936 18.0184 14.3579 210.386 418.904 661.771 661.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1140 3.2e-05 512 230 250 491520 32.7576 13.34 50.3526 417.816 514.485 514.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1470 0.000512 4096 90 300 36864 6.59782 24.2197 208.833 239.695 239.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1290 0.000256 4096 360 2050 62720 13.977 277.281 418.659 709.962 710.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1140 0.000512 1024 300 850 28672 2.29677 1.61709 16.5282 51.2985 71.8609 71.9463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1610 0.001024 512 500 1650 14336 0.582272 0.350272 7.66019 12.6777 21.3689 21.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1450 6.4e-05 4096 140 4850 293888 46.2373 55.6069 3210.68 1673.79 4986.4 4986.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 810 3.2e-05 512 235 400 393216 44.6453 13.3222 63.1876 417.866 539.259 539.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1710 6.4e-05 2048 350 3650 276480 43.5942 28.2901 1373.44 835.618 2281.07 2281.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1410 0.000512 4096 390 1250 31744 6.60899 86.4582 226.951 320.062 320.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1280 0.000128 2048 220 1000 136192 17.9907 14.3315 187.9 418.224 638.547 638.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1140 3.2e-05 512 230 250 493056 32.5595 13.3626 103.095 417.358 571.038 571.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1470 0.000512 4096 90 300 37152 6.6145 50.5707 209.388 266.616 266.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1290 0.000256 4096 360 2050 62928 13.9876 585.699 418.78 1018.51 1018.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1140 0.000512 1024 300 850 30240 2.31504 1.66022 36.5899 58.6473 99.3338 99.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1610 0.001024 512 500 1650 15552 0.592704 0.359904 18.0676 13.1342 32.2572 32.3487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1450 6.4e-05 4096 140 4850 294624 46.3785 55.7311 6868.68 1675.81 8646.68 8646.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 810 3.2e-05 512 235 400 387072 44.5422 13.2114 129.195 414.269 601.459 601.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1710 6.4e-05 2048 350 3650 277632 43.7971 28.3443 2966.89 837.67 3876.84 3876.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1410 0.000512 4096 390 1250 31896 6.61536 181.221 228.054 415.931 415.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1280 0.000128 2048 220 1000 136512 18.042 14.373 387.651 419.029 839.199 839.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1140 3.2e-05 512 230 250 488448 32.3537 13.2198 72.5467 414.311 532.65 532.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1470 0.000512 4096 90 300 37008 6.61024 35.8417 209.007 251.505 251.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1290 0.000256 4096 360 2050 62784 13.9817 415.637 418.391 848.054 848.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1140 0.000512 1024 300 850 29952 2.30736 1.64774 25.8387 58.4448 88.3581 88.4429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1610 0.001024 512 500 1650 14976 0.590112 0.36208 12.3572 12.9878 26.3983 26.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1450 6.4e-05 4096 140 4850 294336 46.2138 55.6669 4881.94 1675.65 6659.56 6659.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 810 3.2e-05 512 235 400 368640 45.069 13.0437 88.15 408.067 554.581 554.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1710 6.4e-05 2048 350 3650 277632 43.6685 28.3358 2116.15 837.809 3026.1 3026.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1410 0.000512 4096 390 1250 31824 6.61021 129.586 227.08 363.32 363.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1280 0.000128 2048 220 1000 136512 18.0384 14.3515 276.971 423.287 732.755 732.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1140 3.2e-05 512 230 250 483840 33.2817 13.3568 59.7911 417.448 524.097 524.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1470 0.000512 4096 90 300 36936 6.60723 30.7282 209.01 246.387 246.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1290 0.000256 4096 360 2050 62640 13.9756 340.184 418.009 772.211 772.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1140 0.000512 1024 300 850 29376 2.29693 1.61763 20.978 59.7587 84.764 84.8507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1610 0.001024 512 500 1650 14688 0.596896 0.36032 10.2349 13.0353 24.3268 24.4163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1450 6.4e-05 4096 140 4850 294192 46.373 55.7341 4022.61 1674.06 5798.86 5798.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 810 3.2e-05 512 235 400 359424 46.0712 13.0611 71.3045 408.209 538.883 539.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1710 6.4e-05 2048 350 3650 276480 43.7887 28.4037 1740.53 834.813 2647.66 2647.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1410 0.000512 4096 390 1250 31752 6.61709 106.941 227.897 341.499 341.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1280 0.000128 2048 220 1000 135648 18.0429 14.4118 227.129 417.761 677.447 677.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1140 3.2e-05 512 230 250 479232 32.0403 13.0489 56.9495 408.3 510.56 510.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1470 0.000512 4096 90 300 36864 6.60995 29.6243 209.042 245.321 245.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1290 0.000256 4096 360 2050 62496 13.9551 323.178 417.697 754.872 754.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1140 0.000512 1024 300 850 28800 2.3001 1.62458 19.7941 57.733 81.5688 81.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1610 0.001024 512 500 1650 13824 0.588736 0.350208 9.23197 12.7013 22.9698 23.0602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1450 6.4e-05 4096 140 4850 294336 46.113 55.6053 3783.27 1676.29 5561.36 5561.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 810 3.2e-05 512 235 400 331776 46.0634 12.8162 62.629 395.882 517.63 517.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1710 6.4e-05 2048 350 3650 276480 43.5369 28.3876 1639.95 835.163 2547.17 2547.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1410 0.000512 4096 390 1250 31680 6.60736 101.183 228.872 336.706 336.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1280 0.000128 2048 220 1000 135936 17.9659 14.3872 214.96 418.027 665.442 665.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1140 3.2e-05 512 230 250 483840 33.3071 13.3713 51.8295 417.956 516.689 516.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1470 0.000512 4096 90 300 36720 6.57987 25.8886 208.82 241.334 241.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1290 0.000256 4096 360 2050 62640 13.9901 295.543 419.195 728.776 728.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1140 0.000512 1024 300 850 28800 2.26762 1.5872 18.7301 57.1487 79.8549 79.9405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1610 0.001024 512 500 1650 14400 0.597888 0.356352 8.9425 12.9633 22.957 23.0502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1450 6.4e-05 4096 140 4850 293760 46.3511 55.7455 3461.48 1675.69 5239.35 5239.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 810 3.2e-05 512 235 400 368640 44.0847 13.0483 63.7398 402.438 523.557 523.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1710 6.4e-05 2048 350 3650 276480 43.7703 28.3424 1506.46 836.009 2414.72 2414.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1410 0.000512 4096 390 1250 31320 6.54042 91.2791 224.481 322.343 322.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1280 0.000128 2048 220 1000 135360 18.1064 14.4247 198.006 418.647 649.291 649.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1140 3.2e-05 512 230 250 496640 32.515 13.3937 99.7953 419.431 565.352 565.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1470 0.000512 4096 90 300 37120 6.6071 47.9438 209.439 264.033 264.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1290 0.000256 4096 360 2050 62960 13.9858 566.697 419.355 1000.08 1000.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1140 0.000512 1024 300 850 30080 2.3057 1.64659 35.4737 59.8517 99.3991 99.4796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1610 0.001024 512 500 1650 15680 0.58912 0.3584 17.7769 13.0848 31.9071 31.9942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1450 6.4e-05 4096 140 4850 294560 46.2268 55.6944 6642.29 1677.19 8421.48 8421.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 810 3.2e-05 512 235 400 399360 44.3483 13.3734 130.552 419.37 607.881 608.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1710 6.4e-05 2048 350 3650 277760 43.6608 28.3484 2881.85 838.755 3792.74 3792.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1410 0.000512 4096 390 1250 31920 6.61315 175.826 228.469 410.951 411.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1280 0.000128 2048 220 1000 136640 18.0241 14.4119 377.618 419.477 829.634 829.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1140 3.2e-05 512 230 250 491520 32.9332 13.3771 69.0568 419.135 534.722 534.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1470 0.000512 4096 90 300 36960 6.59712 34.5374 208.838 250.014 250.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1290 0.000256 4096 360 2050 62880 13.9897 389.708 419.01 822.751 822.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1140 0.000512 1024 300 850 29440 2.30358 1.6425 23.8771 59.2284 87.1686 87.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1610 0.001024 512 500 1650 15360 0.592736 0.360704 11.9786 13.1269 26.1611 26.2592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1450 6.4e-05 4096 140 4850 294400 46.1752 55.603 4543.42 1676.03 6321.31 6321.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 810 3.2e-05 512 235 400 389120 43.9053 13.1318 87.2288 412.275 556.784 556.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1710 6.4e-05 2048 350 3650 277760 43.6059 28.3419 1977.67 839.824 2889.58 2889.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1410 0.000512 4096 390 1250 31840 6.61709 121.467 228.334 356.459 356.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1280 0.000128 2048 220 1000 135680 17.948 14.4653 257.544 417.796 707.855 707.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1140 3.2e-05 512 230 250 476160 32.9686 13.1641 56.7641 412.318 515.436 515.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1470 0.000512 4096 90 300 36960 6.62128 28.9382 209.265 244.869 244.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1290 0.000256 4096 360 2050 62640 13.9743 330.84 418.146 763.005 763.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1140 0.000512 1024 300 850 29760 2.30563 1.64333 20.8549 58.1787 83.1012 83.1865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1610 0.001024 512 500 1650 15360 0.601376 0.362496 10.463 13.1795 24.705 24.7992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1450 6.4e-05 4096 140 4850 294240 46.2292 55.6847 3920.22 1674.77 5696.98 5697.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 810 3.2e-05 512 235 400 368640 45.8894 13.1441 70.6984 412.872 542.844 543.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1710 6.4e-05 2048 350 3650 276480 43.6532 28.3312 1679.74 834.884 2586.75 2586.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1410 0.000512 4096 390 1250 31680 6.60733 102.767 226.443 335.862 335.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1280 0.000128 2048 220 1000 135360 18.0164 14.4036 218.498 418.131 669.151 669.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1140 3.2e-05 512 230 250 471040 33.2725 13.1431 52.3671 412.762 511.763 511.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1470 0.000512 4096 90 300 36800 6.59763 27.3867 209.037 243.066 243.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1290 0.000256 4096 360 2050 62720 13.9859 303.372 419.399 736.801 736.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1140 0.000512 1024 300 850 29440 2.31875 1.64659 19.1293 58.4561 81.6674 81.7536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1610 0.001024 512 500 1650 15360 0.603392 0.363232 9.69482 13.2493 24.0077 24.1008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1450 6.4e-05 4096 140 4850 293760 46.3032 55.6162 3560.23 1675.06 5337.28 5337.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 810 3.2e-05 512 235 400 368640 45.8498 13.1285 65.6469 412.814 537.68 537.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1710 6.4e-05 2048 350 3650 273920 43.5717 28.1663 1536.33 832.478 2440.68 2440.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1410 0.000512 4096 390 1250 31680 6.61536 95.5207 226.634 328.816 328.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1280 0.000128 2048 220 1000 134400 17.9844 14.3238 201.535 420.422 654.367 654.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1140 3.2e-05 512 230 250 486400 32.1996 13.162 51.3535 412.828 509.762 509.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1470 0.000512 4096 90 300 36800 6.6079 27.3838 209.462 243.494 243.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1290 0.000256 4096 360 2050 62400 13.977 292.018 418.123 724.162 724.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1140 0.000512 1024 300 850 28800 2.33037 1.64659 17.9674 59.4497 81.5113 81.5943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1610 0.001024 512 500 1650 12800 0.573792 0.335872 8.03878 12.2293 21.2762 21.3709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1450 6.4e-05 4096 140 4850 293600 46.2256 55.6748 3443.06 1677.22 5222.26 5222.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 810 3.2e-05 512 235 400 358400 46.8694 13.1376 61.6475 412.774 534.667 534.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1710 6.4e-05 2048 350 3650 275200 43.6269 28.3022 1488.53 834.409 2395 2395.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1410 0.000512 4096 390 1250 31600 6.6105 92.9977 227.957 327.608 327.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1280 0.000128 2048 220 1000 134400 18.0572 14.3384 192.891 417.812 643.201 643.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1140 3.2e-05 512 230 300 505856 32.1023 13.3673 154.909 419.399 620.003 620.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1470 0.000512 4096 90 300 37216 6.6232 39.4588 209.802 255.93 255.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1290 0.000256 4096 360 2040 63104 13.9837 459.589 419.479 893.096 893.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1140 0.000512 1024 300 900 29696 2.32272 1.66464 28.8607 58.974 91.9201 92.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1610 0.001024 512 500 1680 15744 0.596608 0.364544 14.0596 13.2276 28.35 28.4448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1450 6.4e-05 4096 140 4860 294784 46.1716 55.5856 5355.77 1677.45 7135.06 7135.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 810 3.2e-05 512 235 420 393216 44.6039 13.3161 109.406 418.048 585.615 585.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1710 6.4e-05 2048 350 3660 278272 43.586 28.4198 2346.75 841.264 3260.16 3260.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1410 0.000512 4096 390 1260 31936 6.62323 142.92 228.14 377.726 377.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1280 0.000128 2048 220 1020 137600 17.984 14.3911 489.547 419.434 941.465 941.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1140 3.2e-05 512 230 300 503808 32.1552 13.3427 151.448 418.091 615.268 615.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1470 0.000512 4096 90 300 37184 6.61872 26.1244 209.823 242.609 242.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1290 0.000256 4096 360 2040 63040 13.9719 804.972 419.347 1238.34 1238.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1140 0.000512 1024 300 900 29696 2.32742 1.6695 19.5003 60.9658 84.5637 84.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1610 0.001024 512 500 1680 15616 0.59808 0.364544 9.3904 13.2489 23.7012 23.7983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1450 6.4e-05 4096 140 4860 294656 46.2029 55.62 3486.74 1677.1 5265.74 5265.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 810 3.2e-05 512 235 420 393216 44.6327 13.326 72.0201 418.033 548.254 548.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1710 6.4e-05 2048 350 3660 278016 43.6265 28.3019 1526.22 838.638 2436.92 2437.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1410 0.000512 4096 390 1260 31872 6.61408 93.2002 228.69 328.548 328.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1280 0.000128 2048 220 1020 137472 18.0197 14.3475 478.661 419.476 930.609 930.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1140 3.2e-05 512 230 300 497664 32.0508 13.2979 149.108 416.255 610.934 611.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1470 0.000512 4096 90 300 37152 6.62413 21.4139 209.477 237.557 237.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1290 0.000256 4096 360 2040 62976 13.9776 804.993 418.689 1237.71 1237.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1140 0.000512 1024 300 900 29568 2.31853 1.66109 16.0748 52.2763 72.4291 72.5223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1610 0.001024 512 500 1680 15360 0.592768 0.362496 7.73923 13.077 21.8723 21.9656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1450 6.4e-05 4096 140 4860 294720 46.1292 55.5827 2824.43 1675.66 4601.89 4601.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 810 3.2e-05 512 235 420 380928 44.6807 13.1203 58.1376 412.078 528.257 528.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1710 6.4e-05 2048 350 3660 277248 43.6152 28.2679 1237.04 836.392 2145.45 2145.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1410 0.000512 4096 390 1260 31872 6.6281 75.7515 228.543 310.967 311.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1280 0.000128 2048 220 1020 137088 17.9885 14.4402 525.125 418.389 976.044 976.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1140 3.2e-05 512 230 300 499712 32.2139 13.3468 150.923 418.13 614.834 615.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1470 0.000512 4096 90 300 37120 6.6231 66.6439 209.825 283.134 283.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1290 0.000256 4096 360 2040 62976 13.9728 802.817 419.355 1236.2 1236.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1140 0.000512 1024 300 900 29696 2.33261 1.66886 13.9841 60.7213 78.8072 78.9012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1610 0.001024 512 500 1680 14848 0.591648 0.354304 6.46416 12.9482 20.458 20.5487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1450 6.4e-05 4096 140 4860 294656 46.2459 55.5906 2452.63 1677.49 4232.03 4232.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 810 3.2e-05 512 235 420 393216 44.6432 13.3248 51.7324 418.274 528.219 528.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1710 6.4e-05 2048 350 3660 277504 43.6471 28.2871 1071.07 838.885 1982.02 1982.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1410 0.000512 4096 390 1260 31744 6.6048 65.5323 228.426 300.604 300.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1280 0.000128 2048 220 1020 136704 18.0186 14.3385 519.523 418.29 970.274 970.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1140 3.2e-05 512 230 300 504320 32.0241 13.3982 127.373 419.046 592.059 592.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1470 0.000512 4096 90 300 37200 6.61549 53.6576 209.486 269.803 269.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1290 0.000256 4096 360 2040 63080 13.9782 620.481 419.033 1053.54 1053.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1140 0.000512 1024 300 900 29760 2.32243 1.65917 40.9428 58.7412 103.787 103.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1610 0.001024 512 500 1680 15680 0.593888 0.36048 19.1593 13.1567 33.3727 33.4646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1450 6.4e-05 4096 140 4860 294720 46.377 55.7466 7305 1675.83 9083.03 9083.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 810 3.2e-05 512 235 420 394240 44.8539 13.385 149.122 419.058 626.655 626.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1710 6.4e-05 2048 350 3660 278080 43.7956 28.3529 3224.83 837.809 4134.92 4135.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1410 0.000512 4096 390 1260 31920 6.63085 195.391 228.626 430.695 430.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1280 0.000128 2048 220 1020 137600 18.0062 14.3699 420.86 419.113 872.445 872.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1140 3.2e-05 512 230 300 501760 32.1594 13.3857 81.923 419.476 547.164 547.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1470 0.000512 4096 90 300 37120 6.61718 34.2712 209.47 250.403 250.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1290 0.000256 4096 360 2040 63040 13.9858 387.481 419.443 820.952 821.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1140 0.000512 1024 300 900 29440 2.31603 1.64989 25.4143 59.6376 89.1332 89.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1610 0.001024 512 500 1680 15360 0.592672 0.359744 12.3338 13.0907 26.4733 26.5708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1450 6.4e-05 4096 140 4860 294560 46.2459 55.6927 4545.89 1677.23 6325.13 6325.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 810 3.2e-05 512 235 420 389120 45.2282 13.375 94.1071 419.434 572.384 572.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1710 6.4e-05 2048 350 3660 277760 43.6786 28.3117 1994.6 838.689 2905.41 2905.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1410 0.000512 4096 390 1260 31840 6.61914 121.554 228.62 356.838 356.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1280 0.000128 2048 220 1020 137600 17.9571 14.3653 260.01 419.528 711.96 712.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1140 3.2e-05 512 230 300 499200 32.1679 13.3622 211.453 417.694 674.899 675.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1470 0.000512 4096 90 300 37080 6.61485 27.8442 209.418 243.92 243.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1290 0.000256 4096 360 2040 63000 13.9704 319.662 419.569 753.244 753.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1140 0.000512 1024 300 900 29760 2.33078 1.6855 20.7893 59.0409 83.9465 84.0291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1610 0.001024 512 500 1680 15360 0.592672 0.360448 10.038 13.1125 24.2055 24.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1450 6.4e-05 4096 140 4860 294480 46.3522 55.7106 3727.59 1676.6 5506.33 5506.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 810 3.2e-05 512 235 420 384000 44.4987 13.1562 76.5672 412.484 546.952 547.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1710 6.4e-05 2048 350 3660 277440 43.7838 28.3319 1632.45 837.764 2542.46 2542.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1410 0.000512 4096 390 1260 31800 6.61933 99.2621 228.442 334.367 334.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1280 0.000128 2048 220 1020 137280 18.0243 14.3991 645.386 419.107 1097.02 1097.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1140 3.2e-05 512 230 300 501760 32.1103 13.3679 206.363 419.102 671.166 671.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1470 0.000512 4096 90 300 36960 6.59782 23.1971 208.818 238.656 238.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1290 0.000256 4096 360 2040 62880 13.9776 270.995 418.576 703.595 703.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1140 0.000512 1024 300 900 28800 2.32003 1.64358 17.3395 58.3357 79.7426 79.8411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1610 0.001024 512 500 1680 15360 0.593856 0.362496 8.64285 13.1265 22.8262 22.9192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1450 6.4e-05 4096 140 4860 294400 46.1536 55.5946 3160.32 1675.89 4938.03 4938.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 810 3.2e-05 512 235 420 368640 45.8312 13.1256 63.1704 412.171 534.541 534.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1710 6.4e-05 2048 350 3660 277760 43.5908 28.4178 1387.56 838.045 2297.75 2297.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1410 0.000512 4096 390 1260 31680 6.59866 84.4067 226.963 318.014 318.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1280 0.000128 2048 220 1020 136960 17.9071 14.3969 588.168 417.595 1038.17 1038.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1140 3.2e-05 512 230 300 503808 31.923 13.3768 116.137 418.381 580.039 580.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1470 0.000512 4096 90 300 37200 6.62086 48.7785 209.532 264.973 265.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1290 0.000256 4096 360 2040 63072 13.9796 567.885 419.054 1000.97 1001.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1140 0.000512 1024 300 900 29760 2.32541 1.66906 37.669 59.9486 101.73 101.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1610 0.001024 512 500 1680 15744 0.591968 0.362304 17.8288 13.1807 32.0641 32.1577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1450 6.4e-05 4096 140 4860 294720 46.2602 55.6667 6722.18 1675.92 8500.11 8500.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 810 3.2e-05 512 235 420 387072 44.9102 13.2948 134.471 416.338 609.255 609.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1710 6.4e-05 2048 350 3660 278016 43.6271 28.3457 2962.68 837.593 3872.39 3872.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1410 0.000512 4096 390 1260 31920 6.6343 178.834 228.593 414.107 414.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1280 0.000128 2048 220 1020 137472 17.9532 14.4048 385.251 418.878 836.59 836.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1140 3.2e-05 512 230 300 497664 31.9638 13.2915 77.0121 416.262 538.75 538.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1470 0.000512 4096 90 300 37152 6.61914 31.3542 209.483 247.497 247.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1290 0.000256 4096 360 2040 62976 13.9796 357.564 418.703 790.292 790.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1140 0.000512 1024 300 900 29568 2.32038 1.66298 23.7292 58.8245 86.6528 86.7371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1610 0.001024 512 500 1680 15360 0.59168 0.360416 11.5888 13.0817 25.7239 25.8208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1450 6.4e-05 4096 140 4860 294720 46.1558 55.6071 4221.34 1675.69 5998.88 5998.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 810 3.2e-05 512 235 420 380928 44.6543 13.1195 88.3472 412.196 558.557 558.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1710 6.4e-05 2048 350 3660 277248 43.6246 28.2611 1853.05 836.395 2761.46 2761.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1410 0.000512 4096 390 1260 31872 6.62304 112.93 228.47 348.069 348.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1280 0.000128 2048 220 1020 137088 17.9199 14.3522 240.72 418.606 691.698 691.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1140 3.2e-05 512 230 300 497664 31.6677 13.2166 62.2146 414.699 522.016 522.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1470 0.000512 4096 90 300 37008 6.60902 25.3194 209.205 241.177 241.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1290 0.000256 4096 360 2040 62928 13.9735 293.673 419.179 726.868 726.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1140 0.000512 1024 300 900 29376 2.31613 1.64618 19.1372 58.4094 81.6261 81.7125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1610 0.001024 512 500 1680 14976 0.591488 0.356096 9.19331 13.0031 23.2418 23.3353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1450 6.4e-05 4096 140 4860 294336 46.1996 55.6687 3465.02 1676.86 5243.82 5243.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 810 3.2e-05 512 235 420 368640 45.0698 13.0499 68.9052 408.465 535.734 535.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1710 6.4e-05 2048 350 3660 277632 43.6381 28.3505 1523.23 838.526 2433.87 2433.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1410 0.000512 4096 390 1260 31824 6.62285 93.2291 228.871 328.765 328.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1280 0.000128 2048 220 1020 137088 17.9891 14.3839 197.854 419.614 649.943 650.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1140 3.2e-05 512 230 300 491520 31.799 13.14 55.3389 412.638 513.136 513.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1470 0.000512 4096 90 300 37056 6.62531 24.0797 209.7 240.448 240.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1290 0.000256 4096 360 2040 62784 13.971 263.944 418.618 696.578 696.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1140 0.000512 1024 300 900 29184 2.31299 1.64659 17.6021 58.1053 79.784 79.8695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1610 0.001024 512 500 1680 15360 0.594208 0.362496 8.46285 13.1614 22.6796 22.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1450 6.4e-05 4096 140 4860 294528 46.2188 55.6178 3130.68 1677.12 4909.72 4909.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 810 3.2e-05 512 235 420 368640 45.8451 13.1277 61.8247 412.578 533.615 533.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1710 6.4e-05 2048 350 3660 276480 43.7191 28.2665 1365.95 837.539 2275.61 2275.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1410 0.000512 4096 390 1260 31680 6.60736 83.3465 227.349 317.349 317.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1280 0.000128 2048 220 1020 136704 17.9633 14.3401 177.769 419.179 629.353 629.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1140 3.2e-05 512 230 300 491520 31.9005 13.1598 185.351 412.618 643.262 643.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1470 0.000512 4096 90 300 36960 6.61098 20.8279 209.418 236.9 236.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1290 0.000256 4096 360 2040 62880 13.9796 230.898 419.334 664.256 664.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1140 0.000512 1024 300 900 28800 2.31466 1.6593 14.9156 59.3384 78.3352 78.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1610 0.001024 512 500 1680 15360 0.595616 0.36048 7.50886 13.1896 21.7527 21.8434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1450 6.4e-05 4096 140 4860 294240 46.2032 55.6667 2714.78 1675.95 4492.68 4492.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 810 3.2e-05 512 235 420 368640 45.9039 13.1439 54.2231 413.556 527.066 527.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1710 6.4e-05 2048 350 3660 276480 43.6461 28.3232 1190.29 835.484 2097.88 2098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1410 0.000512 4096 390 1260 31680 6.61318 72.1691 228.175 307 307.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1280 0.000128 2048 220 1020 136320 17.9724 14.3462 554.239 418.128 1004.79 1004.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1140 3.2e-05 512 230 300 501760 32.1201 13.3959 114.789 418.696 579.222 579.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1470 0.000512 4096 90 300 37184 6.61699 47.159 209.635 263.455 263.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1290 0.000256 4096 360 2040 63056 13.9764 547.662 419.313 980.997 981.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1140 0.000512 1024 300 900 29792 2.33478 1.66861 35.9949 59.157 99.271 99.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1610 0.001024 512 500 1680 15456 0.596 0.361632 17.3342 13.1075 31.5015 31.5904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1450 6.4e-05 4096 140 4860 294672 46.3698 55.7302 6430.01 1677.01 8209.19 8209.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 810 3.2e-05 512 235 420 394240 44.7006 13.3713 134.563 418.709 611.588 611.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1710 6.4e-05 2048 350 3660 278208 43.779 28.3843 2823.09 838.386 3733.77 3733.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1410 0.000512 4096 390 1260 31920 6.62166 172.345 228.835 407.845 407.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1280 0.000128 2048 220 1020 137536 18.0089 14.4153 368.936 427.696 829.159 829.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1140 3.2e-05 512 230 300 501760 32.0852 13.3758 74.1019 418.341 538.118 538.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1470 0.000512 4096 90 300 37072 6.60685 30.9164 209.143 246.709 246.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1290 0.000256 4096 360 2040 62944 13.9759 349.203 418.621 781.844 781.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1140 0.000512 1024 300 900 29120 2.31677 1.64566 22.4933 59.5505 86.1177 86.2021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1610 0.001024 512 500 1680 15232 0.598784 0.360832 10.8124 13.1394 25.0066 25.0975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1450 6.4e-05 4096 140 4860 294560 46.2459 55.686 4071.4 1675.15 5848.56 5848.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 810 3.2e-05 512 235 420 387072 44.3589 13.1809 84.7402 413.579 556.093 556.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1710 6.4e-05 2048 350 3660 277760 43.679 28.3265 1784.72 836.464 2693.32 2693.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1410 0.000512 4096 390 1260 31808 6.61494 108.888 228.223 343.769 343.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1280 0.000128 2048 220 1020 137088 17.9653 14.3481 234.29 418.559 685.262 685.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1140 3.2e-05 512 230 300 494592 32.6717 13.3898 62.4406 418.455 527.177 527.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1470 0.000512 4096 90 300 36960 6.60157 26.1833 208.883 241.71 241.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1290 0.000256 4096 360 2040 62832 13.9675 292.282 418.4 724.691 724.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1140 0.000512 1024 300 900 28896 2.31514 1.63082 18.8822 51.7347 74.681 74.7622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1610 0.001024 512 500 1680 14784 0.588672 0.3584 9.14278 12.8756 23.0662 23.1587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1450 6.4e-05 4096 140 4860 294336 46.3992 55.7425 3420.42 1675.17 5197.8 5197.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 810 3.2e-05 512 235 420 387072 45.3817 13.3772 71.6236 418.507 549.128 549.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1710 6.4e-05 2048 350 3660 276864 43.8642 28.3444 1497.94 836.78 2407.06 2407.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1410 0.000512 4096 390 1260 31752 6.61914 92.2319 228.267 327.163 327.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1280 0.000128 2048 220 1020 137088 18.0023 14.3647 197.709 418.778 648.953 649.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1140 3.2e-05 512 230 300 487424 32.2717 13.182 52.9727 413.69 512.33 512.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1470 0.000512 4096 90 300 36960 6.6048 23.3103 209.186 239.143 239.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1290 0.000256 4096 360 2040 62720 13.9665 255.775 418.091 687.878 687.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1140 0.000512 1024 300 900 28672 2.32557 1.65062 16.4209 58.1825 78.6969 78.7782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1610 0.001024 512 500 1680 14336 0.595968 0.353984 7.78947 12.9171 21.7533 21.8436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1450 6.4e-05 4096 140 4860 294336 46.1373 55.6057 3006.11 1676.16 4784.09 4784.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 810 3.2e-05 512 235 420 372736 43.9021 13.0289 60.712 404.034 521.915 522.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1710 6.4e-05 2048 350 3660 277760 43.5578 28.2777 1319.78 836.925 2228.68 2228.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1410 0.000512 4096 390 1260 31584 6.59053 80.4291 227.875 314.941 314.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1280 0.000128 2048 220 1020 137088 17.931 14.354 173.905 418.933 625.222 625.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1140 3.2e-05 512 230 300 483840 31.9066 13.0876 47.6276 408.98 501.829 501.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1470 0.000512 4096 90 300 36960 6.61709 20.0126 209.513 236.182 236.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1290 0.000256 4096 360 2040 62720 13.9739 228.815 418.46 661.293 661.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1140 0.000512 1024 300 900 28000 2.32768 1.6281 14.5751 58.891 77.5412 77.6212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1610 0.001024 512 500 1680 14560 0.600928 0.358752 7.1281 13.1033 21.2915 21.3876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1450 6.4e-05 4096 140 4860 294000 46.3626 55.7431 2653.63 1674.78 4430.59 4430.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 810 3.2e-05 512 235 420 358400 46.3131 13.0818 52.1156 408.93 520.682 520.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1710 6.4e-05 2048 350 3660 275520 43.9072 28.3438 1158.83 836.084 2067.3 2067.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1410 0.000512 4096 390 1260 31640 6.6152 70.5488 228.172 305.379 305.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1280 0.000128 2048 220 1020 136640 18.0392 14.3749 156.715 418.436 607.664 607.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1140 3.2e-05 512 230 300 503808 31.7993 13.3427 111.41 418.088 574.862 575.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1470 0.000512 4096 90 300 37184 6.62646 45.0091 209.723 261.401 261.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1290 0.000256 4096 360 2040 63040 13.9717 520.992 419.348 954.361 954.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1140 0.000512 1024 300 900 29696 2.32291 1.66973 34.3833 59.0807 97.5755 97.6595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1610 0.001024 512 500 1680 15616 0.597952 0.364544 16.2427 13.2481 30.5516 30.6437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1450 6.4e-05 4096 140 4860 294656 46.2331 55.6284 6074.58 1677.1 7853.62 7853.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 810 3.2e-05 512 235 420 393216 44.637 13.3284 129.457 418.095 605.76 605.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1710 6.4e-05 2048 350 3660 278016 43.653 28.3484 2658.82 838.747 3569.7 3569.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1410 0.000512 4096 390 1260 31872 6.62013 163.713 228.89 399.266 399.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1280 0.000128 2048 220 1020 137472 17.9729 14.3568 352.135 419.474 804.042 804.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1140 3.2e-05 512 230 300 499712 32.153 13.3467 74.4368 417.745 537.894 538.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1470 0.000512 4096 90 300 37120 6.62557 31.3283 209.53 247.527 247.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1290 0.000256 4096 360 2040 62976 13.9772 354.834 418.953 787.807 787.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1140 0.000512 1024 300 900 29696 2.33312 1.67117 23.6352 59.1134 86.8689 86.9523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1610 0.001024 512 500 1680 14848 0.591872 0.3568 10.2238 12.9368 24.2086 24.3053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1450 6.4e-05 4096 140 4860 294656 46.2563 55.6093 4130.68 1676.03 5908.65 5908.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 810 3.2e-05 512 235 420 393216 44.6573 13.3263 87.2639 417.834 563.323 563.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1710 6.4e-05 2048 350 3660 277504 43.6764 28.3091 1787.85 838.023 2697.99 2698.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1410 0.000512 4096 390 1260 31744 6.60861 111.755 228.2 346.608 346.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1280 0.000128 2048 220 1020 136704 17.9253 14.3468 239.054 417.973 689.399 689.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1140 3.2e-05 512 230 300 491520 31.7932 13.1441 61.3721 412.365 518.893 519.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1470 0.000512 4096 90 300 37056 6.61904 26.6916 209.558 242.913 242.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1290 0.000256 4096 360 2040 62784 13.9754 293.859 418.339 726.217 726.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1140 0.000512 1024 300 900 29184 2.31174 1.64659 19.3695 58.1799 81.6259 81.7093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1610 0.001024 512 500 1680 15360 0.598048 0.361216 8.74163 13.1527 22.9548 23.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1450 6.4e-05 4096 140 4860 294528 46.2153 55.6141 3416.41 1675.78 5194.09 5194.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 810 3.2e-05 512 235 420 368640 45.8517 13.1241 68.023 412.408 539.644 539.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1710 6.4e-05 2048 350 3660 276480 43.7129 28.3309 1475.74 836.954 2384.88 2384.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1410 0.000512 4096 390 1260 31680 6.60198 91.9801 228.083 326.708 326.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1280 0.000128 2048 220 1020 136704 17.9684 14.3535 199.112 418.917 650.45 650.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1140 3.2e-05 512 230 300 491520 32.7738 13.3448 57.2637 418.184 521.783 521.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1470 0.000512 4096 90 300 36864 6.59866 24.3364 209.014 239.993 240.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1290 0.000256 4096 360 2040 62720 13.9666 271.935 418.629 704.573 704.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1140 0.000512 1024 300 900 28672 2.29619 1.61523 17.1891 51.3423 72.5602 72.6434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1610 0.001024 512 500 1680 14336 0.581696 0.349024 7.52701 12.6897 21.2476 21.3387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1450 6.4e-05 4096 140 4860 293888 46.184 55.6134 3118.95 1675.84 4896.67 4896.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 810 3.2e-05 512 235 420 393216 44.6218 13.3325 66.511 418.122 542.823 543.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1710 6.4e-05 2048 350 3660 276480 43.5893 28.2604 1341.16 838.311 2251.46 2251.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1410 0.000512 4096 390 1260 31488 6.56061 84.1531 227.343 318.101 318.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1280 0.000128 2048 220 1020 136192 17.995 14.3343 184.403 418.693 635.525 635.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1140 3.2e-05 512 230 300 491520 31.8099 13.1532 52.3194 412.62 510.125 510.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1470 0.000512 4096 90 300 36800 6.59366 22.727 208.871 238.235 238.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1290 0.000256 4096 360 2040 62720 13.9743 247.52 418.674 680.213 680.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1140 0.000512 1024 300 900 28160 2.34272 1.64797 15.9916 58.3197 78.4203 78.5037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1610 0.001024 512 500 1680 15360 0.604192 0.36272 7.24253 13.2408 21.5506 21.6412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1450 6.4e-05 4096 140 4860 293760 46.2831 55.613 2868.75 1674.18 4644.91 4644.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 810 3.2e-05 512 235 420 368640 45.8779 13.1277 58.0909 412.386 529.724 529.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1710 6.4e-05 2048 350 3660 273920 43.5604 28.1211 1224.64 832.922 2129.38 2129.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1410 0.000512 4096 390 1260 31360 6.55373 78.2927 226.345 311.233 311.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1280 0.000128 2048 220 1020 135680 17.9013 14.3111 167.663 416.402 616.412 616.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1140 3.2e-05 512 230 256 503808 32.036 13.3769 133.791 419.34 598.765 598.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1470 0.000512 4096 90 320 37088 6.6161 41.5004 209.627 257.784 257.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1290 0.000256 4096 360 2048 63040 13.9871 452.95 419.387 886.367 886.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1140 0.000512 1024 300 896 29440 2.32653 1.66141 28.6636 59.0786 91.8303 91.9216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1610 0.001024 512 500 1664 15872 0.593568 0.366496 13.8717 13.2254 28.1569 28.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1450 6.4e-05 4096 140 4864 294656 46.1654 55.5863 5281.78 1677.54 7061.15 7061.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 810 3.2e-05 512 235 448 401408 43.8079 13.3263 117.171 417.975 592.523 592.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1710 6.4e-05 2048 350 3648 278528 43.5675 28.2868 2291.29 838.361 3201.65 3201.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1410 0.000512 4096 390 1216 32192 6.62733 136.894 228.968 372.53 372.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1280 0.000128 2048 220 1024 136832 18.0326 14.3442 476.237 419.342 928.058 928.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1140 3.2e-05 512 230 256 499712 32.2228 13.3509 129.017 417.704 592.519 592.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1470 0.000512 4096 90 320 37056 6.62118 26.8843 209.482 243.033 243.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1290 0.000256 4096 360 2048 62976 13.9817 782.993 418.935 1215.96 1216.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1140 0.000512 1024 300 896 29440 2.32653 1.67117 18.8942 62.0812 85.072 85.1681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1610 0.001024 512 500 1664 15872 0.597504 0.364544 9.18333 13.2444 23.49 23.5827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1450 6.4e-05 4096 140 4864 294528 46.2481 55.5889 3385.11 1675.54 5162.57 5162.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 810 3.2e-05 512 235 448 401408 43.8486 13.3263 75.715 417.649 550.778 550.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1710 6.4e-05 2048 350 3648 278528 43.586 28.3348 1468.72 837.859 2378.64 2378.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1410 0.000512 4096 390 1216 32128 6.62141 87.973 227.232 321.869 321.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1280 0.000128 2048 220 1024 136704 18.0964 14.3397 455.382 419.087 907.012 907.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1140 3.2e-05 512 230 256 497664 32.0079 13.2997 129.23 416.406 591.167 591.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1470 0.000512 4096 90 320 36960 6.61811 22.4324 209.17 238.264 238.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1290 0.000256 4096 360 2048 62976 13.9967 785.732 419.157 1218.93 1218.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1140 0.000512 1024 300 896 29184 2.32698 1.67542 16.1204 62.9876 83.2168 83.3126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1610 0.001024 512 500 1664 15360 0.590624 0.362528 7.57251 13.0865 21.7136 21.8055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1450 6.4e-05 4096 140 4864 294528 46.1703 55.585 2791.92 1676.29 4570.04 4570.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 810 3.2e-05 512 235 448 393216 43.4682 13.1277 62.5253 412.225 531.582 531.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1710 6.4e-05 2048 350 3648 278016 43.5645 28.3187 1213.97 836.718 2122.7 2122.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1410 0.000512 4096 390 1216 32064 6.61709 72.7381 229.026 308.422 308.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1280 0.000128 2048 220 1024 136320 18.0564 14.3348 511.808 418.544 962.852 962.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1140 3.2e-05 512 230 256 499712 32.2252 13.3499 131.839 417.801 595.435 595.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1470 0.000512 4096 90 320 36992 6.61914 19.8393 209.516 236.018 236.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1290 0.000256 4096 360 2048 62848 13.9824 781.535 418.648 1214.21 1214.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1140 0.000512 1024 300 896 29184 2.34496 1.67718 14.4862 62.5297 81.1391 81.2289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1610 0.001024 512 500 1664 15360 0.584704 0.356352 6.47328 12.9371 20.454 20.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1450 6.4e-05 4096 140 4864 294400 46.2482 55.584 2415.39 1676.57 4193.87 4193.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 810 3.2e-05 512 235 448 393216 44.6625 13.3243 53.9374 417.751 529.913 530.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1710 6.4e-05 2048 350 3648 278528 43.6087 28.3935 1047.04 838.167 1957.35 1957.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1410 0.000512 4096 390 1216 32000 6.61712 62.5193 228.004 297.183 297.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1280 0.000128 2048 220 1024 136192 18.0388 14.336 509.271 417.943 959.696 959.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1140 3.2e-05 512 230 256 501760 32.1772 13.408 110.426 419.365 575.595 575.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1470 0.000512 4096 90 320 37080 6.61709 55.5397 209.632 271.834 271.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1290 0.000256 4096 360 2048 63000 13.9748 601.529 419.234 1034.78 1034.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1140 0.000512 1024 300 896 29440 2.32954 1.66422 39.238 52.3776 95.7221 95.8016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1610 0.001024 512 500 1664 15680 0.593024 0.36176 18.2432 13.1671 32.4624 32.5518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1450 6.4e-05 4096 140 4864 294560 46.3777 55.724 7070.08 1677.05 8849.32 8849.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 810 3.2e-05 512 235 448 404480 43.8177 13.3898 156.031 419.356 632.834 633.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1710 6.4e-05 2048 350 3648 278400 43.7621 28.3771 3077.43 838.587 3988.29 3988.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1410 0.000512 4096 390 1216 32160 6.62154 183.322 228.46 418.446 418.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1280 0.000128 2048 220 1024 136800 18.0733 14.3732 407.346 419.328 859.219 859.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1140 3.2e-05 512 230 256 501760 32.1494 13.3878 71.147 419.007 535.909 536.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1470 0.000512 4096 90 320 37040 6.61805 34.6829 209.447 250.79 250.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1290 0.000256 4096 360 2048 62960 13.9807 367.483 418.857 800.364 800.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1140 0.000512 1024 300 896 29120 2.32342 1.64864 23.9567 59.559 87.6069 87.6948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1610 0.001024 512 500 1664 15360 0.59248 0.360448 11.6948 13.073 25.816 25.9137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1450 6.4e-05 4096 140 4864 294400 46.2301 55.6922 4292.96 1675.34 6070.3 6070.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 810 3.2e-05 512 235 448 399360 44.328 14.5454 98.2964 420.33 577.744 577.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1710 6.4e-05 2048 350 3648 278400 43.6356 28.3295 1872.35 837.749 2782.19 2782.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1410 0.000512 4096 390 1216 32080 6.60829 112.091 228.058 346.798 346.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1280 0.000128 2048 220 1024 136640 18.0151 14.3585 247.819 419.163 699.459 699.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1140 3.2e-05 512 230 256 499200 32.124 13.3663 88.466 417.392 551.566 551.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1470 0.000512 4096 90 320 36960 6.61213 28.1146 209.269 244.036 244.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1290 0.000256 4096 360 2048 62880 13.9796 303.064 418.723 735.811 735.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1140 0.000512 1024 300 896 29280 2.3376 1.6855 19.8675 59.7459 83.7342 83.8203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1610 0.001024 512 500 1664 15360 0.594528 0.360192 9.42602 13.0997 23.5762 23.6679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1450 6.4e-05 4096 140 4864 294240 46.3606 55.7301 3556.7 1675.44 5334.31 5334.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 810 3.2e-05 512 235 448 384000 44.4702 13.2225 77.3547 412.189 547.472 547.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1710 6.4e-05 2048 350 3648 277440 43.7777 28.3765 1541.89 837.175 2451.35 2451.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1410 0.000512 4096 390 1216 32040 6.61914 92.6035 227.995 327.259 327.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1280 0.000128 2048 220 1024 136320 18.084 14.3487 615.14 418.811 1066.49 1066.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1140 3.2e-05 512 230 256 501760 32.1422 13.3708 176.408 419.45 641.596 641.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1470 0.000512 4096 90 320 36960 6.61782 23.938 209.734 240.333 240.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1290 0.000256 4096 360 2048 62880 13.9859 262.518 419.243 695.792 695.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1140 0.000512 1024 300 896 28800 2.31619 1.64509 17.0647 59.2327 80.3595 80.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1610 0.001024 512 500 1664 15360 0.594912 0.361728 8.35238 13.1379 22.5479 22.6405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1450 6.4e-05 4096 140 4864 294400 46.1373 55.5919 3054.68 1677.48 4833.97 4834.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 810 3.2e-05 512 235 448 389120 43.9328 13.1215 68.48 412.521 538.292 538.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1710 6.4e-05 2048 350 3648 277760 43.5913 28.3075 1327.75 838.824 2238.61 2238.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1410 0.000512 4096 390 1216 32000 6.61958 79.1211 230.05 315.833 315.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1280 0.000128 2048 220 1024 135680 17.9644 14.3228 575.342 417.94 1025.67 1025.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1140 3.2e-05 512 230 256 486400 32.2605 13.1695 184.9 412.3 642.848 643.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1470 0.000512 4096 90 320 36800 6.59222 22.3923 208.946 237.973 238.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1290 0.000256 4096 360 2048 62800 13.98 1110.49 418.717 1543.23 1543.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1140 0.000512 1024 300 896 28800 2.32576 1.63923 15.8459 58.2758 78.1875 78.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1610 0.001024 512 500 1664 15200 0.599968 0.359104 7.54278 13.1533 21.7534 21.8435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1450 6.4e-05 4096 140 4864 294000 46.3746 55.694 2790.48 1674.54 4567.18 4567.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 810 3.2e-05 512 235 448 384000 44.5421 13.1625 61.5405 412.238 531.721 531.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1710 6.4e-05 2048 350 3648 276800 43.854 28.3605 1210.73 837.474 2120.55 2120.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1410 0.000512 4096 390 1216 32000 6.6192 72.7265 228.243 307.633 307.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1280 0.000128 2048 220 1024 136000 18.1192 14.3974 636.083 419.017 1087.72 1087.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1140 3.2e-05 512 230 256 500736 32.1608 13.3797 101.595 418.685 566.037 566.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1470 0.000512 4096 90 320 37056 6.62125 50.4073 209.546 266.618 266.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1290 0.000256 4096 360 2048 63024 13.9919 552.923 419.405 986.364 986.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1140 0.000512 1024 300 896 29376 2.33216 1.66422 36.214 60.1258 100.454 100.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1610 0.001024 512 500 1664 15744 0.594144 0.3608 17.1767 13.1924 31.4244 31.5113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1450 6.4e-05 4096 140 4864 294528 46.2493 55.6747 6519.7 1677.03 8298.73 8298.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 810 3.2e-05 512 235 448 399360 43.6803 13.2931 142.32 416.617 616.151 616.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1710 6.4e-05 2048 350 3648 278400 43.5888 28.3811 2841.6 838.191 3751.9 3752.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1410 0.000512 4096 390 1216 32160 6.62384 168.718 228.434 403.821 403.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1280 0.000128 2048 220 1024 136704 17.9866 14.4235 375.77 419.258 827.538 827.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1140 3.2e-05 512 230 256 497664 31.9291 13.2977 67.46 416.416 529.329 529.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1470 0.000512 4096 90 320 36960 6.6167 32.0789 209.171 247.912 247.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1290 0.000256 4096 360 2048 62976 13.9901 344.449 419.167 777.652 777.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1140 0.000512 1024 300 896 29184 2.32858 1.6633 23.0031 58.9269 86.0413 86.1245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1610 0.001024 512 500 1664 15360 0.59152 0.358496 11.1687 13.0848 25.3067 25.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1450 6.4e-05 4096 140 4864 294528 46.121 55.5955 4089.42 1676.31 5867.53 5867.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 810 3.2e-05 512 235 448 393216 43.4771 13.1256 93.2283 412.341 562.415 562.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1710 6.4e-05 2048 350 3648 278016 43.5686 28.3078 1777.79 839.552 2689.36 2689.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1410 0.000512 4096 390 1216 32064 6.61856 105.749 227.047 339.458 339.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1280 0.000128 2048 220 1024 136320 17.9756 14.3373 234.281 418.605 685.31 685.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1140 3.2e-05 512 230 256 488448 32.3504 13.2223 53.3441 414.308 513.447 513.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1470 0.000512 4096 90 320 36864 6.60275 25.9582 208.874 241.477 241.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1290 0.000256 4096 360 2048 62928 14.0145 284.41 419.091 717.561 717.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1140 0.000512 1024 300 896 28800 2.32688 1.64682 18.5733 52.0872 74.7539 74.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1610 0.001024 512 500 1664 14976 0.595424 0.35632 8.73936 12.9879 22.7829 22.8792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1450 6.4e-05 4096 140 4864 294336 46.2496 55.6648 3352.84 1675.24 5130.07 5130.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 810 3.2e-05 512 235 448 387072 43.3833 13.0534 73.6767 408.178 538.534 538.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1710 6.4e-05 2048 350 3648 277632 43.6447 28.3271 1455.97 838.676 2366.75 2366.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1410 0.000512 4096 390 1216 31968 6.59869 87.6345 226.805 321.083 321.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1280 0.000128 2048 220 1024 136512 18.0221 14.3601 192.77 419.219 644.477 644.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1140 3.2e-05 512 230 256 491520 31.7962 13.1441 47.5155 412.292 504.972 505.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1470 0.000512 4096 90 320 36864 6.61299 24.6792 209.132 240.467 240.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1290 0.000256 4096 360 2048 62784 13.9864 253.451 418.778 686.261 686.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1140 0.000512 1024 300 896 28416 2.32243 1.64538 16.5558 58.1121 78.7584 78.8419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1610 0.001024 512 500 1664 15360 0.597376 0.35984 7.93376 13.1494 22.137 22.2308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1450 6.4e-05 4096 140 4864 294144 46.2029 55.6155 2968.93 1675.52 4746.35 4746.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 810 3.2e-05 512 235 448 393216 43.5348 13.1297 66.2981 412.237 535.445 535.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1710 6.4e-05 2048 350 3648 278016 43.5952 28.3027 1289.42 836.817 2198.27 2198.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1410 0.000512 4096 390 1216 31872 6.58947 77.3858 226.392 310.41 310.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1280 0.000128 2048 220 1024 135936 18.0164 14.3317 170.702 418.751 621.907 622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1140 3.2e-05 512 230 256 491520 31.7944 13.1575 63.029 412.717 520.918 521.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1470 0.000512 4096 90 320 36720 6.57667 21.2486 208.818 236.688 236.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1290 0.000256 4096 360 2048 62640 13.9879 219.834 418.468 652.334 652.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1140 0.000512 1024 300 896 28800 2.3232 1.66659 14.5256 57.9949 76.6083 76.6952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1610 0.001024 512 500 1664 15360 0.598912 0.362496 7.08854 13.1948 21.3435 21.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1450 6.4e-05 4096 140 4864 293760 46.2361 55.6871 2613.65 1676.38 4392.04 4392.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 810 3.2e-05 512 235 448 368640 45.8644 13.1437 55.4449 412.769 527.467 527.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1710 6.4e-05 2048 350 3648 276480 43.6884 28.3408 1134.17 835.693 2042.03 2042.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1410 0.000512 4096 390 1216 31920 6.6176 68.6141 227.874 303.149 303.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1280 0.000128 2048 220 1024 135360 18.0218 14.3626 149.765 418.335 600.586 600.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1140 3.2e-05 512 230 256 501760 32.1384 13.3907 99.4112 418.77 563.925 564.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1470 0.000512 4096 90 320 37072 6.61965 48.2459 209.716 264.625 264.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1290 0.000256 4096 360 2048 63000 13.9891 523.052 419.416 956.5 956.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1140 0.000512 1024 300 896 29344 2.34096 1.66653 33.8925 60.1454 98.1601 98.2446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1610 0.001024 512 500 1664 15680 0.592256 0.360608 16.5622 13.114 30.7267 30.8163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1450 6.4e-05 4096 140 4864 294560 46.3667 55.727 6119.75 1677.33 7899.26 7899.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 810 3.2e-05 512 235 448 401408 43.9967 13.3746 137.7 418.725 614.038 614.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1710 6.4e-05 2048 350 3648 278208 43.7857 28.3511 2658.8 838.548 3569.62 3569.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1410 0.000512 4096 390 1216 32144 6.61722 159.199 228.463 394.323 394.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1280 0.000128 2048 220 1024 136864 18.0467 14.3811 352.476 419.371 804.375 804.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1140 3.2e-05 512 230 256 501760 32.0804 13.3756 64.5334 418.409 528.615 528.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1470 0.000512 4096 90 320 36960 6.61171 31.1097 209.225 246.991 247.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1290 0.000256 4096 360 2048 62944 13.9953 332.991 419.016 766.046 766.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1140 0.000512 1024 300 896 28672 2.31645 1.64438 21.2779 60.7004 86.0557 86.1397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1610 0.001024 512 500 1664 15680 0.5904 0.363168 10.8193 13.1392 25.014 25.1127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1450 6.4e-05 4096 140 4864 294336 46.2376 55.6754 3902.91 1675.62 5680.53 5680.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 810 3.2e-05 512 235 448 387072 44.3577 13.1844 86.3192 413.674 557.778 557.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1710 6.4e-05 2048 350 3648 277760 43.676 28.3087 1690.26 836.613 2599 2599.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1410 0.000512 4096 390 1216 32032 6.61309 100.824 227.864 335.343 335.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1280 0.000128 2048 220 1024 136640 17.9835 14.3548 226.499 418.632 677.572 677.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1140 3.2e-05 512 230 256 494592 32.6649 13.3887 53.9148 418.45 518.638 518.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1470 0.000512 4096 90 320 36960 6.61962 26.7269 209.519 242.909 242.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1290 0.000256 4096 360 2048 62832 13.9794 280.721 418.704 713.446 713.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1140 0.000512 1024 300 896 28224 2.32669 1.62826 18.08 51.7378 73.8935 73.9763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1610 0.001024 512 500 1664 14784 0.589856 0.354304 8.5255 12.8785 22.4488 22.5405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1450 6.4e-05 4096 140 4864 294336 46.3685 55.7288 3291.35 1675.12 5068.64 5068.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 810 3.2e-05 512 235 448 387072 45.3714 13.3757 72.5995 418.387 549.978 550.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1710 6.4e-05 2048 350 3648 276864 43.8398 28.3382 1426.83 836.745 2335.88 2336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1410 0.000512 4096 390 1216 31920 6.59741 86.3048 227.577 320.521 320.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1280 0.000128 2048 220 1024 136416 18.0573 14.3954 190.66 418.769 641.981 642.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1140 3.2e-05 512 230 256 487424 32.2721 13.1789 46.0799 413.684 505.432 505.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1470 0.000512 4096 90 320 36736 6.57862 24.0189 208.626 239.267 239.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1290 0.000256 4096 360 2048 62720 13.9795 247.601 418.417 680.04 680.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1140 0.000512 1024 300 896 28672 2.32342 1.65069 15.843 59.376 79.3092 79.3921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1610 0.001024 512 500 1664 15232 0.587456 0.352768 7.56506 12.9131 21.5163 21.6125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1450 6.4e-05 4096 140 4864 294336 46.1419 55.6072 2890.71 1676.04 4668.58 4668.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 810 3.2e-05 512 235 448 372736 43.8826 13.0294 62.1365 404.011 523.298 523.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1710 6.4e-05 2048 350 3648 277760 43.5835 28.2993 1257.39 836.911 2166.31 2166.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1410 0.000512 4096 390 1216 31808 6.57667 74.5364 227.307 308.463 308.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1280 0.000128 2048 220 1024 136192 17.9868 14.3882 168.775 418.825 620.074 620.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1140 3.2e-05 512 230 256 483840 31.9245 13.0861 41.8015 409.306 496.345 496.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1470 0.000512 4096 90 320 36680 6.58061 20.4513 208.824 235.899 235.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1290 0.000256 4096 360 2048 62720 13.983 221.969 419.111 655.107 655.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1140 0.000512 1024 300 896 28000 2.32624 1.62522 13.908 57.949 75.9275 76.0095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1610 0.001024 512 500 1664 14560 0.60416 0.360448 6.47702 13.1115 20.6543 20.7524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1450 6.4e-05 4096 140 4864 294000 46.3827 55.7063 2561.74 1676.32 4340.23 4340.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 810 3.2e-05 512 235 448 358400 46.3181 13.0744 52.7829 409.257 521.67 521.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1710 6.4e-05 2048 350 3648 275520 43.935 28.3342 1106.6 836.754 2015.76 2015.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1410 0.000512 4096 390 1216 31920 6.61824 66.3547 228.247 301.261 301.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1280 0.000128 2048 220 1024 135520 18.1027 14.3773 152.443 418.774 603.799 603.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1140 3.2e-05 512 230 256 499712 32.1374 13.3406 98.9372 418.046 562.676 562.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1470 0.000512 4096 90 320 37056 6.62099 47.4969 209.656 263.817 263.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1290 0.000256 4096 360 2048 62976 13.9837 519.164 419.282 952.472 952.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1140 0.000512 1024 300 896 29440 2.3265 1.66707 34.1795 60.1577 98.4456 98.5313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1610 0.001024 512 500 1664 15872 0.595968 0.362848 16.0773 13.2474 30.3852 30.4778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1450 6.4e-05 4096 140 4864 294528 46.2361 55.6257 6026.57 1676.94 7805.45 7805.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 810 3.2e-05 512 235 448 401408 43.8387 13.3331 139.087 419.732 616.235 616.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1710 6.4e-05 2048 350 3648 278528 43.5839 28.2812 2611.33 838.672 3522 3522.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1410 0.000512 4096 390 1216 32128 6.61008 156.98 228.445 392.076 392.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1280 0.000128 2048 220 1024 136704 18.0047 14.3995 352.923 421.17 806.599 806.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1140 3.2e-05 512 230 256 499712 32.1629 13.3427 66.4206 417.814 529.969 530.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1470 0.000512 4096 90 320 36992 6.62045 32.735 209.515 248.914 248.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1290 0.000256 4096 360 2048 62848 13.9919 348.658 418.654 781.348 781.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1140 0.000512 1024 300 896 29184 2.34154 1.67392 22.7528 59.0698 85.9548 86.0407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1610 0.001024 512 500 1664 15360 0.586016 0.356672 10.0593 12.937 24.0396 24.1397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1450 6.4e-05 4096 140 4864 294400 46.2155 55.6102 4039.69 1676.34 5817.94 5818.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 810 3.2e-05 512 235 448 393216 44.6371 13.3332 90.2064 429.676 578.099 578.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1710 6.4e-05 2048 350 3648 278528 43.5885 28.2983 1734.11 838.351 2644.48 2644.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1410 0.000512 4096 390 1216 32000 6.60976 105.48 228.019 340.153 340.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1280 0.000128 2048 220 1024 136192 17.954 14.4185 236.634 434.729 703.84 703.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1140 3.2e-05 512 230 256 491520 31.7873 13.1474 54.2981 412.631 512.08 512.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1470 0.000512 4096 90 320 36864 6.61549 27.697 209.313 243.668 243.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1290 0.000256 4096 360 2048 62784 13.989 287.586 418.931 720.55 720.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1140 0.000512 1024 300 896 28416 2.32525 1.64291 18.7257 51.9377 74.7497 74.8339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1610 0.001024 512 500 1664 15360 0.596896 0.362496 8.31856 13.1602 22.5385 22.6337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1450 6.4e-05 4096 140 4864 294144 46.2275 55.6238 3341.81 1676.93 5120.66 5120.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 810 3.2e-05 512 235 448 393216 43.5277 13.1336 74.9709 412.682 544.556 544.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1710 6.4e-05 2048 350 3648 278016 43.6166 28.3108 1433.17 837.523 2342.76 2342.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1410 0.000512 4096 390 1216 31872 6.59939 87.9049 226.568 321.116 321.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1280 0.000128 2048 220 1024 135936 18.017 14.4876 196.576 419.18 648.365 648.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1140 3.2e-05 512 230 256 491520 32.7803 13.3415 50.3534 418.228 514.918 515.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1470 0.000512 4096 90 320 36864 6.62221 25.2191 209.689 241.576 241.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1290 0.000256 4096 360 2048 62720 13.9858 265.241 418.992 698.261 698.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1140 0.000512 1024 300 896 27648 2.30944 1.61738 16.6155 57.5327 78.193 78.2785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1610 0.001024 512 500 1664 14336 0.58688 0.350656 7.19014 12.7015 20.9326 21.0248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1450 6.4e-05 4096 140 4864 293888 46.2036 55.6092 3045.13 1675.45 4822.47 4822.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 810 3.2e-05 512 235 448 393216 44.6372 13.3211 68.7177 418.172 545.085 545.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1710 6.4e-05 2048 350 3648 276480 43.599 28.2502 1293.49 836.428 2201.91 2202.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1410 0.000512 4096 390 1216 31744 6.56794 80.3322 226.269 313.212 313.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1280 0.000128 2048 220 1024 136192 17.9981 14.4259 182.065 418.744 633.332 633.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1140 3.2e-05 512 230 256 491520 31.8035 13.1441 46.6717 412.771 504.612 504.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1470 0.000512 4096 90 320 36800 6.61744 23.7875 209.68 240.13 240.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1290 0.000256 4096 360 2048 62720 13.9858 246.237 419.335 679.6 679.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1140 0.000512 1024 300 896 28160 2.33488 1.64877 15.7902 58.4012 78.295 78.3788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1610 0.001024 512 500 1664 15360 0.60128 0.364192 7.1431 13.2501 21.4541 21.5532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1450 6.4e-05 4096 140 4864 293760 46.2735 55.6175 2817.98 1675.22 4595.17 4595.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 810 3.2e-05 512 235 448 368640 45.8758 13.1318 59.9058 412.717 531.878 532.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1710 6.4e-05 2048 350 3648 273920 43.5575 28.1137 1189.41 832.473 2093.69 2093.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1410 0.000512 4096 390 1216 31680 6.56982 74.0801 225.587 306.28 306.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1280 0.000128 2048 220 1024 134400 17.978 14.3278 166.24 416.735 615.382 615.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1140 3.2e-05 512 230 256 491520 31.8043 13.1494 44.4315 412.427 502.031 502.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1470 0.000512 4096 90 320 36480 6.5607 21.0931 208.108 235.805 235.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1290 0.000256 4096 360 2048 62592 13.9858 232.254 418.591 664.876 664.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1140 0.000512 1024 300 896 27648 2.35546 1.65334 14.8867 59.4545 78.4695 78.5531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1610 0.001024 512 500 1664 13824 0.59392 0.350208 5.90298 12.7684 19.7139 19.8025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1450 6.4e-05 4096 140 4864 293376 46.2163 55.616 2647.12 1675.3 4424.33 4424.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 810 3.2e-05 512 235 448 344064 44.9868 12.8187 53.4815 395.898 507.434 507.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1710 6.4e-05 2048 350 3648 276480 43.527 28.1825 1122.38 833.33 2027.55 2027.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1410 0.000512 4096 390 1216 31488 6.54336 69.184 225.951 301.722 301.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1280 0.000128 2048 220 1024 135168 17.9933 14.3219 159.044 417.196 608.657 608.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1140 3.2e-05 512 230 256 492544 33.1126 13.3857 139.873 419.041 605.641 605.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1470 0.000512 4096 90 384 36736 6.62118 90.7934 209.663 307.121 307.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1290 0.000256 4096 360 2048 63056 13.9947 862.42 419.099 1295.56 1295.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1140 0.000512 1024 300 896 29568 2.34598 1.67424 46.0064 60.7614 110.891 110.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1610 0.001024 512 500 1664 15872 0.595872 0.369568 14.2281 13.2081 28.5048 28.5983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1450 6.4e-05 4096 140 4864 294688 46.2518 55.6626 5257.09 1676.21 7035.3 7035.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 810 3.2e-05 512 235 512 342016 50.1537 13.3644 184.454 419.031 667.251 667.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1710 6.4e-05 2048 350 3712 277248 43.7482 28.426 2300.92 838.12 3211.35 3211.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1410 0.000512 4096 390 1280 31840 6.63091 256.128 229.362 492.164 492.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1280 0.000128 2048 220 1024 135168 18.2453 14.4097 521.66 419.12 973.54 973.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1140 3.2e-05 512 230 256 491520 32.9441 13.3716 135.442 419.111 601.094 601.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1470 0.000512 4096 90 384 36704 6.61094 54.7881 209.5 270.942 270.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1290 0.000256 4096 360 2048 63040 13.994 500.957 419.164 934.159 934.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1140 0.000512 1024 300 896 29440 2.32192 1.68118 32.6662 58.6599 95.4263 95.5111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1610 0.001024 512 500 1664 15872 0.59392 0.363136 15.275 13.2163 29.5477 29.6333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1450 6.4e-05 4096 140 4864 294656 46.1414 55.6013 5855.13 1676.3 7633.26 7633.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 810 3.2e-05 512 235 512 339968 49.7766 13.3202 124.064 417.744 605.148 605.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1710 6.4e-05 2048 350 3712 276992 43.668 28.2913 2577.54 837.894 3487.54 3487.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1410 0.000512 4096 390 1280 31808 6.62054 158.648 229.839 395.149 395.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1280 0.000128 2048 220 1024 135040 18.1257 14.4251 510.467 419.118 962.243 962.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1140 3.2e-05 512 230 256 487424 33.143 13.3479 131.044 417.682 595.444 595.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1470 0.000512 4096 90 384 36672 6.61213 35.8198 209.468 251.944 252.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1290 0.000256 4096 360 2048 62976 13.9918 324.147 418.915 757.1 757.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1140 0.000512 1024 300 896 29440 2.33254 1.67258 21.5347 58.6958 84.3374 84.4343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1610 0.001024 512 500 1664 15872 0.596448 0.362112 10.5402 13.2375 24.8366 24.9324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1450 6.4e-05 4096 140 4864 294528 46.2193 55.6183 3791.22 1675.47 5568.61 5568.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 810 3.2e-05 512 235 512 335872 50.0769 13.3258 83.7742 417.628 565.057 565.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1710 6.4e-05 2048 350 3712 276992 43.7489 28.2975 1670.48 837.821 2580.49 2580.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1410 0.000512 4096 390 1280 31744 6.61299 102.171 228.581 337.408 337.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1280 0.000128 2048 220 1024 134912 18.1668 14.4068 484.812 419.069 936.561 936.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1140 3.2e-05 512 230 256 485376 32.9188 13.2942 130.041 416.253 592.729 592.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1470 0.000512 4096 90 384 36576 6.60579 28.9055 209.072 244.627 244.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1290 0.000256 4096 360 2048 62976 13.9919 833.333 419 1266.37 1266.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1140 0.000512 1024 300 896 29184 2.32662 1.66227 17.857 52.2729 74.217 74.3117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1610 0.001024 512 500 1664 15360 0.594048 0.360448 8.42067 13.0804 22.5586 22.6491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1450 6.4e-05 4096 140 4864 294528 46.1619 55.5892 3098.92 1675.63 4876.38 4876.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 810 3.2e-05 512 235 512 331776 49.4761 13.1216 67.886 412.069 542.79 542.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1710 6.4e-05 2048 350 3712 276480 43.6498 28.3279 1359.3 836.361 2267.78 2267.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1410 0.000512 4096 390 1280 31680 6.61546 84.1052 229.255 320.02 320.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1280 0.000128 2048 220 1024 134784 18.1025 14.3422 475.979 418.383 926.909 927.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1140 3.2e-05 512 230 256 483328 33.4142 13.3509 128.547 417.742 593.286 593.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1470 0.000512 4096 90 384 36608 6.61059 26.495 209.47 242.622 242.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1290 0.000256 4096 360 2048 62848 13.9821 830.727 418.589 1263.34 1263.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1140 0.000512 1024 300 896 29184 2.34371 1.6719 15.9897 60.5198 80.6287 80.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1610 0.001024 512 500 1664 15360 0.589088 0.356224 7.58086 12.9383 21.5627 21.6593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1450 6.4e-05 4096 140 4864 294400 46.2018 55.5871 2768.49 1676.32 4546.68 4546.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 810 3.2e-05 512 235 512 327680 50.738 13.3243 59.6896 417.682 541.674 541.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1710 6.4e-05 2048 350 3712 276480 43.7818 28.2972 1215.37 838.037 2125.62 2125.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1410 0.000512 4096 390 1280 31616 6.60362 75.293 228.279 310.221 310.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1280 0.000128 2048 220 1024 134144 18.1248 14.3283 486.234 417.885 936.68 936.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1140 3.2e-05 512 230 256 491520 32.9716 13.3736 131.988 419.488 598.046 598.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1470 0.000512 4096 90 384 36480 6.59606 25.6635 209.24 241.545 241.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1290 0.000256 4096 360 2048 62880 13.9795 830.622 419.283 1263.93 1263.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1140 0.000512 1024 300 896 28800 2.31872 1.64246 14.2649 60.1032 78.4326 78.5306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1610 0.001024 512 500 1664 15360 0.595776 0.362336 7.22038 13.1405 21.4185 21.5224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1450 6.4e-05 4096 140 4864 294400 46.1517 55.5895 2537.12 1677.45 4316.39 4316.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 810 3.2e-05 512 235 512 327680 49.7038 13.1276 55.3921 412.556 531.019 531.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1710 6.4e-05 2048 350 3712 276480 43.7164 28.3443 1114.55 838.806 2025.55 2025.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1410 0.000512 4096 390 1280 31680 6.61994 70.0633 228.96 305.687 305.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1280 0.000128 2048 220 1024 134400 18.0854 14.3303 542.578 417.98 993.079 993.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1140 3.2e-05 512 230 256 479232 32.8374 13.1461 128.497 412.233 586.947 587.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1470 0.000512 4096 90 384 36480 6.60368 23.2366 209.101 238.986 239.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1290 0.000256 4096 360 2048 62784 13.9817 829.684 418.532 1262.24 1262.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1140 0.000512 1024 300 896 28416 2.32426 1.64624 13.7487 52.2341 70.0522 70.1438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1610 0.001024 512 500 1664 15360 0.595744 0.3656 6.63107 13.1479 20.8388 20.9328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1450 6.4e-05 4096 140 4864 294144 46.2286 55.5848 2342.8 1675.27 4119.97 4120.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 810 3.2e-05 512 235 512 319488 50.4515 13.1215 49.9076 412.176 525.901 526.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1710 6.4e-05 2048 350 3712 276480 43.7055 28.2727 1030.28 836.712 1939.11 1939.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1410 0.000512 4096 390 1280 31488 6.57616 64.6873 228.748 300.055 300.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1280 0.000128 2048 220 1024 134400 18.1622 14.3368 542.168 418.682 993.466 993.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1140 3.2e-05 512 230 256 473088 33.3993 13.1859 125.842 414.036 586.688 586.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1470 0.000512 4096 90 384 36512 6.61194 22.7548 209.646 239.055 239.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1290 0.000256 4096 360 2048 62720 13.9837 829.112 418.773 1261.91 1261.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1140 0.000512 1024 300 896 28672 2.33139 1.65101 12.8983 52.8563 69.8357 69.9291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1610 0.001024 512 500 1664 15232 0.593216 0.356224 6.22195 12.9252 20.1957 20.2847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1450 6.4e-05 4096 140 4864 294336 46.1506 55.5807 2196.71 1677.45 3975.97 3976.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 810 3.2e-05 512 235 512 315392 49.4438 13.0321 46.4142 405.737 514.873 515.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1710 6.4e-05 2048 350 3712 275968 43.7316 28.2995 964.765 837.622 1874.55 1874.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1410 0.000512 4096 390 1280 31584 6.61315 59.4412 230.732 296.831 296.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1280 0.000128 2048 220 1024 134400 18.1233 14.336 542.793 419.18 994.538 994.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1140 3.2e-05 512 230 256 475136 34.0893 13.3393 130.062 418.173 595.885 596.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1470 0.000512 4096 90 384 36352 6.58589 21.5589 209.066 237.256 237.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1290 0.000256 4096 360 2048 62720 13.9773 829.544 418.937 1262.5 1262.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1140 0.000512 1024 300 896 27648 2.31219 1.61587 12.4445 60.1258 76.5986 76.6944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1610 0.001024 512 500 1664 14336 0.58544 0.347904 5.92237 12.6943 19.6528 19.7489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1450 6.4e-05 4096 140 4864 293888 46.2318 55.6012 2088.24 1675.2 3865.35 3865.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 810 3.2e-05 512 235 512 327680 50.7532 13.3222 46.0978 418.129 528.553 528.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1710 6.4e-05 2048 350 3712 274432 43.8105 28.2667 913.7 836.379 1822.29 1822.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1410 0.000512 4096 390 1280 31488 6.6007 58.5458 228.11 293.301 293.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1280 0.000128 2048 220 1024 134144 18.153 14.3291 541.375 418.635 992.595 992.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1140 3.2e-05 512 230 300 487424 32.4 13.183 154.098 413.69 613.597 613.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1470 0.000512 4096 90 300 36960 6.61914 66.4006 209.179 282.241 282.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1290 0.000256 4096 360 2040 62720 13.9756 800.921 418.267 1233.21 1233.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1140 0.000512 1024 300 900 28672 2.33661 1.65232 38.3106 60.7294 103.131 103.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1610 0.001024 512 500 1680 14336 0.598432 0.362976 5.6841 12.9183 19.6628 19.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1450 6.4e-05 4096 140 4860 294336 46.1332 55.5855 2029.25 1676.34 3807.38 3807.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 810 3.2e-05 512 235 420 372736 44.1345 13.0322 135.06 404.214 596.686 596.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1710 6.4e-05 2048 350 3660 277760 43.5861 28.3298 891.268 838.415 1801.73 1801.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1410 0.000512 4096 390 1260 31584 6.59453 243.62 226.665 476.924 476.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1280 0.000128 2048 220 1020 137088 18.0029 14.3295 524.279 418.826 975.539 975.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1140 3.2e-05 512 230 256 487424 32.3558 13.1892 132.642 413.593 592.002 592.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1470 0.000512 4096 90 320 36736 6.57075 71.1767 208.573 286.365 286.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1290 0.000256 4096 360 2048 62720 13.9852 781.707 418.32 1214.06 1214.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1140 0.000512 1024 300 896 28672 2.32634 1.65322 11.3188 56.4456 71.845 71.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1610 0.001024 512 500 1664 15232 0.588768 0.356352 5.39933 12.9119 19.3556 19.4461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1450 6.4e-05 4096 140 4864 294336 46.1532 55.5833 1997.71 1676.02 3775.55 3775.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 810 3.2e-05 512 235 448 372736 44.1415 13.0351 139.993 403.937 601.355 601.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1710 6.4e-05 2048 350 3648 277760 43.5978 28.3199 868.614 836.788 1777.45 1777.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1410 0.000512 4096 390 1216 31808 6.58243 236.754 227.257 470.638 470.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1280 0.000128 2048 220 1024 136192 18.058 14.336 510.556 418.728 961.784 961.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1140 3.2e-05 512 230 250 483840 32.0505 13.0907 134.583 409.214 589.153 589.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1470 0.000512 4096 90 300 36960 6.62058 68.9687 209.631 285.263 285.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1290 0.000256 4096 360 2050 62720 13.9882 806.705 419.097 1239.84 1239.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1140 0.000512 1024 300 850 29120 2.30637 1.62282 11.0726 59.5866 74.6888 74.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1610 0.001024 512 500 1650 14560 0.603776 0.359104 5.4119 13.1111 19.5849 19.6751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1450 6.4e-05 4096 140 4850 294000 46.3732 55.7171 2044.48 1675.74 3822.4 3822.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 810 3.2e-05 512 235 400 358400 46.5981 13.0703 126.961 409.158 596.028 596.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1710 6.4e-05 2048 350 3650 275520 43.9055 28.3402 883.488 836.57 1792.44 1792.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1410 0.000512 4096 390 1250 31640 6.6007 247.832 229.097 483.572 483.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1280 0.000128 2048 220 1000 135520 18.2152 14.377 527.303 418.68 978.677 978.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1140 3.2e-05 512 230 288 483840 32.0212 13.0895 148.191 408.813 602.333 602.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1470 0.000512 4096 90 288 36960 6.6089 64.7851 209.042 280.479 280.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1290 0.000256 4096 360 2064 62440 13.9592 787.997 417.739 1219.74 1219.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1140 0.000512 1024 300 864 29120 2.31414 1.62496 40.3205 51.5764 95.9404 96.0345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1610 0.001024 512 500 1680 14560 0.606848 0.363008 5.41866 13.1004 19.588 19.6806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1450 6.4e-05 4096 140 4848 294000 46.3644 55.6981 2024.79 1674.13 3801.06 3801.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 810 3.2e-05 512 235 432 358400 46.5487 13.0785 138.755 408.759 607.388 607.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1710 6.4e-05 2048 350 3648 275520 43.9398 28.362 884.405 835.711 1792.55 1792.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1410 0.000512 4096 390 1248 31640 6.59645 244.955 227.454 479.05 479.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1280 0.000128 2048 220 1008 135520 18.205 14.4753 530.806 418.272 981.86 981.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1140 3.2e-05 512 230 256 507904 31.7522 13.3407 134.729 417.741 597.781 597.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1470 0.000512 4096 90 288 37120 6.61411 63.9114 209.243 279.81 279.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1290 0.000256 4096 360 2048 62848 13.9778 793.438 418.579 1226.04 1226.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1140 0.000512 1024 300 864 30208 2.3281 1.66912 45.4583 61.3821 110.937 111.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1610 0.001024 512 500 1664 15360 0.588704 0.362048 6.41059 12.9377 20.3984 20.4882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1450 6.4e-05 4096 140 4832 294656 46.2213 55.5844 2347.14 1675.86 4124.88 4124.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 810 3.2e-05 512 235 416 393216 44.9137 13.3202 141.946 417.675 618.103 618.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1710 6.4e-05 2048 350 3648 278528 43.6364 28.2838 1022.42 838.014 1932.48 1932.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1410 0.000512 4096 390 1216 32000 6.61482 236.394 228.341 471.393 471.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1280 0.000128 2048 220 992 136704 18.0276 14.3441 510.577 417.887 960.934 961.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1140 3.2e-05 512 230 256 491520 31.8022 14.0205 180.166 412.76 639.43 639.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1470 0.000512 4096 90 288 36480 6.53142 91.9173 207.701 306.193 306.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1290 0.000256 4096 360 2048 62400 13.982 1122.77 418.089 1554.89 1554.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1140 0.000512 1024 300 864 28800 2.33824 1.65898 18.4925 56.8591 79.45 79.5483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1610 0.001024 512 500 1664 13440 0.55728 0.334688 8.264 12.0592 21.315 21.4083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1450 6.4e-05 4096 140 4832 293760 46.1493 55.5878 3507.72 1676.08 5285.61 5285.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 810 3.2e-05 512 235 416 368640 45.8552 13.1256 178.136 412.43 649.79 649.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1710 6.4e-05 2048 350 3648 276480 43.5532 28.246 1531.21 835.556 2438.7 2438.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1410 0.000512 4096 390 1216 31680 6.6153 337.592 228.953 573.206 573.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1280 0.000128 2048 220 992 136320 17.9822 14.3749 736.677 418.499 1187.64 1187.73
