--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml Complete_Datapath.twx Complete_Datapath.ncd -o
Complete_Datapath.twr Complete_Datapath.pcf

Design file:              Complete_Datapath.ncd
Physical constraint file: Complete_Datapath.pcf
Device,package,speed:     xc6vlx75t,ff484,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
--------------------+------------+------------+------------+------------+------------------+--------+
                    |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source              | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------------+------------+------------+------------+------------+------------------+--------+
ALUOut_Reg_CE       |    1.076(R)|      SLOW  |    1.276(R)|      SLOW  |clk_BUFGP         |   0.000|
ALU_A_Sel           |   10.803(R)|      SLOW  |   -0.007(R)|      SLOW  |clk_BUFGP         |   0.000|
ALU_B_Sel<0>        |   10.738(R)|      SLOW  |   -0.154(R)|      SLOW  |clk_BUFGP         |   0.000|
ALU_B_Sel<1>        |   10.621(R)|      SLOW  |   -0.237(R)|      FAST  |clk_BUFGP         |   0.000|
ALU_Control         |   12.875(R)|      SLOW  |    0.643(R)|      SLOW  |clk_BUFGP         |   0.000|
C_CE                |    0.191(R)|      FAST  |    0.843(R)|      SLOW  |clk_BUFGP         |   0.000|
Ext_MemW_Data<0>    |    0.269(R)|      FAST  |    1.299(R)|      SLOW  |clk_BUFGP         |   0.000|
Ext_MemW_Data<1>    |    0.281(R)|      FAST  |    1.166(R)|      SLOW  |clk_BUFGP         |   0.000|
Ext_MemW_Data<2>    |   -0.045(R)|      FAST  |    1.512(R)|      SLOW  |clk_BUFGP         |   0.000|
Ext_MemW_Data<3>    |    0.396(R)|      FAST  |    1.021(R)|      SLOW  |clk_BUFGP         |   0.000|
Ext_MemW_Data<4>    |    0.172(R)|      FAST  |    1.298(R)|      SLOW  |clk_BUFGP         |   0.000|
Ext_MemW_Data<5>    |    0.796(R)|      SLOW  |    0.758(R)|      SLOW  |clk_BUFGP         |   0.000|
Ext_MemW_Data<6>    |    0.351(R)|      FAST  |    0.997(R)|      SLOW  |clk_BUFGP         |   0.000|
Ext_MemW_Data<7>    |    0.643(R)|      SLOW  |    0.610(R)|      SLOW  |clk_BUFGP         |   0.000|
Ext_MemW_Data<8>    |    0.198(R)|      FAST  |    1.313(R)|      SLOW  |clk_BUFGP         |   0.000|
Ext_MemW_Data<9>    |    0.268(R)|      FAST  |    1.084(R)|      SLOW  |clk_BUFGP         |   0.000|
Ext_MemW_Data<10>   |    0.315(R)|      FAST  |    1.006(R)|      SLOW  |clk_BUFGP         |   0.000|
Ext_MemW_Data<11>   |    0.433(R)|      FAST  |    1.079(R)|      SLOW  |clk_BUFGP         |   0.000|
Ext_MemW_Data<12>   |    0.239(R)|      FAST  |    1.180(R)|      SLOW  |clk_BUFGP         |   0.000|
Ext_MemW_Data<13>   |    0.358(R)|      FAST  |    1.324(R)|      SLOW  |clk_BUFGP         |   0.000|
Ext_MemW_Data<14>   |    0.326(R)|      FAST  |    1.045(R)|      SLOW  |clk_BUFGP         |   0.000|
Ext_MemW_Data<15>   |    0.485(R)|      FAST  |    1.067(R)|      SLOW  |clk_BUFGP         |   0.000|
Ext_Mem_Addr<0>     |    5.149(R)|      SLOW  |    1.245(R)|      SLOW  |clk_BUFGP         |   0.000|
Ext_Mem_Addr<1>     |    4.710(R)|      SLOW  |    1.419(R)|      SLOW  |clk_BUFGP         |   0.000|
Ext_Mem_Addr<2>     |    5.106(R)|      SLOW  |    1.168(R)|      SLOW  |clk_BUFGP         |   0.000|
Ext_Mem_Addr<3>     |    6.030(R)|      SLOW  |    0.527(R)|      SLOW  |clk_BUFGP         |   0.000|
Ext_Mem_Addr<4>     |    6.608(R)|      SLOW  |   -0.340(R)|      SLOW  |clk_BUFGP         |   0.000|
Ext_Mem_Addr<5>     |    5.142(R)|      SLOW  |   -0.565(R)|      FAST  |clk_BUFGP         |   0.000|
Ext_Mem_Addr<6>     |    5.086(R)|      SLOW  |    0.325(R)|      SLOW  |clk_BUFGP         |   0.000|
Ext_Mem_Addr<7>     |    5.002(R)|      SLOW  |   -0.020(R)|      SLOW  |clk_BUFGP         |   0.000|
Imm_Sel<0>          |   10.959(R)|      SLOW  |    0.426(R)|      SLOW  |clk_BUFGP         |   0.000|
Imm_Sel<1>          |   11.032(R)|      SLOW  |    0.297(R)|      SLOW  |clk_BUFGP         |   0.000|
MemW_Data_Sel       |    1.629(R)|      SLOW  |    1.006(R)|      SLOW  |clk_BUFGP         |   0.000|
MemW_en             |    1.000(R)|      SLOW  |    0.589(R)|      SLOW  |clk_BUFGP         |   0.000|
Mem_Addr_Sel        |    7.028(R)|      SLOW  |    0.683(R)|      SLOW  |clk_BUFGP         |   0.000|
Out_R_CE            |    2.323(R)|      SLOW  |    0.996(R)|      SLOW  |clk_BUFGP         |   0.000|
PC_ALU_Sel          |    6.732(R)|      SLOW  |    1.028(R)|      SLOW  |clk_BUFGP         |   0.000|
PC_Add_Src          |    9.375(R)|      SLOW  |    0.185(R)|      SLOW  |clk_BUFGP         |   0.000|
PC_CE               |    2.037(R)|      SLOW  |    0.608(R)|      SLOW  |clk_BUFGP         |   0.000|
PC_Sel<0>           |    0.774(R)|      FAST  |    0.974(R)|      SLOW  |clk_BUFGP         |   0.000|
PC_Sel<1>           |    0.818(R)|      FAST  |    1.091(R)|      SLOW  |clk_BUFGP         |   0.000|
RF_Write_Data_Sel<0>|    3.715(R)|      SLOW  |    0.140(R)|      SLOW  |clk_BUFGP         |   0.000|
RF_Write_Data_Sel<1>|    2.802(R)|      SLOW  |    0.305(R)|      SLOW  |clk_BUFGP         |   0.000|
RF_Write_en         |    3.140(R)|      SLOW  |   -0.327(R)|      SLOW  |clk_BUFGP         |   0.000|
Rd_Reg_CE           |    1.695(R)|      SLOW  |    1.252(R)|      SLOW  |clk_BUFGP         |   0.000|
Rd_Rm_Sel           |   10.997(R)|      SLOW  |    1.009(R)|      SLOW  |clk_BUFGP         |   0.000|
Z_CE                |   -0.160(R)|      FAST  |    1.335(R)|      SLOW  |clk_BUFGP         |   0.000|
--------------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
ALU_Op<0>       |         7.864(R)|      SLOW  |         3.405(R)|      FAST  |clk_BUFGP         |   0.000|
ALU_Op<1>       |         7.907(R)|      SLOW  |         3.481(R)|      FAST  |clk_BUFGP         |   0.000|
C_Reg           |         7.819(R)|      SLOW  |         3.357(R)|      FAST  |clk_BUFGP         |   0.000|
Imm_Out<0>      |         7.840(R)|      SLOW  |         3.347(R)|      FAST  |clk_BUFGP         |   0.000|
Imm_Out<1>      |         8.071(R)|      SLOW  |         3.368(R)|      FAST  |clk_BUFGP         |   0.000|
Imm_Out<2>      |         8.251(R)|      SLOW  |         3.225(R)|      FAST  |clk_BUFGP         |   0.000|
Imm_Out<3>      |         8.266(R)|      SLOW  |         3.326(R)|      FAST  |clk_BUFGP         |   0.000|
Imm_Out<4>      |         9.573(R)|      SLOW  |         4.158(R)|      FAST  |clk_BUFGP         |   0.000|
Imm_Out<5>      |         9.138(R)|      SLOW  |         3.514(R)|      FAST  |clk_BUFGP         |   0.000|
Imm_Out<6>      |         8.447(R)|      SLOW  |         3.411(R)|      FAST  |clk_BUFGP         |   0.000|
Imm_Out<7>      |        10.177(R)|      SLOW  |         4.061(R)|      FAST  |clk_BUFGP         |   0.000|
Imm_Out<8>      |         9.251(R)|      SLOW  |         3.810(R)|      FAST  |clk_BUFGP         |   0.000|
Imm_Out<9>      |         8.881(R)|      SLOW  |         3.511(R)|      FAST  |clk_BUFGP         |   0.000|
Imm_Out<10>     |        10.152(R)|      SLOW  |         4.029(R)|      FAST  |clk_BUFGP         |   0.000|
Imm_Out<11>     |         9.783(R)|      SLOW  |         4.068(R)|      FAST  |clk_BUFGP         |   0.000|
Imm_Out<12>     |        10.332(R)|      SLOW  |         4.284(R)|      FAST  |clk_BUFGP         |   0.000|
Imm_Out<13>     |        10.509(R)|      SLOW  |         4.207(R)|      FAST  |clk_BUFGP         |   0.000|
Imm_Out<14>     |        10.692(R)|      SLOW  |         4.292(R)|      FAST  |clk_BUFGP         |   0.000|
Imm_Out<15>     |        10.706(R)|      SLOW  |         4.284(R)|      FAST  |clk_BUFGP         |   0.000|
Mem_Data_Reg<0> |         7.970(R)|      SLOW  |         3.441(R)|      FAST  |clk_BUFGP         |   0.000|
Mem_Data_Reg<1> |         8.038(R)|      SLOW  |         3.538(R)|      FAST  |clk_BUFGP         |   0.000|
Mem_Data_Reg<2> |        10.703(R)|      SLOW  |         4.703(R)|      FAST  |clk_BUFGP         |   0.000|
Mem_Data_Reg<3> |         8.479(R)|      SLOW  |         3.803(R)|      FAST  |clk_BUFGP         |   0.000|
Mem_Data_Reg<4> |         8.910(R)|      SLOW  |         3.919(R)|      FAST  |clk_BUFGP         |   0.000|
Mem_Data_Reg<5> |         9.123(R)|      SLOW  |         4.121(R)|      FAST  |clk_BUFGP         |   0.000|
Mem_Data_Reg<6> |         8.374(R)|      SLOW  |         3.593(R)|      FAST  |clk_BUFGP         |   0.000|
Mem_Data_Reg<7> |         9.036(R)|      SLOW  |         4.042(R)|      FAST  |clk_BUFGP         |   0.000|
Mem_Data_Reg<8> |         9.323(R)|      SLOW  |         4.162(R)|      FAST  |clk_BUFGP         |   0.000|
Mem_Data_Reg<9> |         9.150(R)|      SLOW  |         4.017(R)|      FAST  |clk_BUFGP         |   0.000|
Mem_Data_Reg<10>|         9.482(R)|      SLOW  |         4.473(R)|      FAST  |clk_BUFGP         |   0.000|
Mem_Data_Reg<11>|         8.953(R)|      SLOW  |         4.096(R)|      FAST  |clk_BUFGP         |   0.000|
Mem_Data_Reg<12>|         8.454(R)|      SLOW  |         3.698(R)|      FAST  |clk_BUFGP         |   0.000|
Mem_Data_Reg<13>|         9.416(R)|      SLOW  |         4.187(R)|      FAST  |clk_BUFGP         |   0.000|
Mem_Data_Reg<14>|         8.385(R)|      SLOW  |         3.664(R)|      FAST  |clk_BUFGP         |   0.000|
Mem_Data_Reg<15>|         8.421(R)|      SLOW  |         3.704(R)|      FAST  |clk_BUFGP         |   0.000|
Opcode<0>       |         8.972(R)|      SLOW  |         4.106(R)|      FAST  |clk_BUFGP         |   0.000|
Opcode<1>       |         9.515(R)|      SLOW  |         4.179(R)|      FAST  |clk_BUFGP         |   0.000|
Opcode<2>       |         8.522(R)|      SLOW  |         3.720(R)|      FAST  |clk_BUFGP         |   0.000|
Opcode<3>       |         8.514(R)|      SLOW  |         3.720(R)|      FAST  |clk_BUFGP         |   0.000|
Opcode<4>       |         8.531(R)|      SLOW  |         3.744(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<0>        |         6.779(R)|      SLOW  |         2.833(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<1>        |         7.640(R)|      SLOW  |         3.264(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<2>        |         6.734(R)|      SLOW  |         2.815(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<3>        |         6.979(R)|      SLOW  |         2.990(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<4>        |         7.566(R)|      SLOW  |         3.192(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<5>        |         7.198(R)|      SLOW  |         3.093(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<6>        |         7.957(R)|      SLOW  |         3.388(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<7>        |         7.446(R)|      SLOW  |         3.153(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<8>        |         8.185(R)|      SLOW  |         3.499(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<9>        |         8.062(R)|      SLOW  |         3.539(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<10>       |         7.011(R)|      SLOW  |         3.017(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<11>       |         8.447(R)|      SLOW  |         3.555(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<12>       |         7.838(R)|      SLOW  |         3.291(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<13>       |         7.291(R)|      SLOW  |         3.078(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<14>       |         7.952(R)|      SLOW  |         3.435(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<15>       |         7.769(R)|      SLOW  |         3.294(R)|      FAST  |clk_BUFGP         |   0.000|
PC_Label11<0>   |         7.668(R)|      SLOW  |         3.305(R)|      FAST  |clk_BUFGP         |   0.000|
PC_Label11<1>   |         6.992(R)|      SLOW  |         2.957(R)|      FAST  |clk_BUFGP         |   0.000|
PC_Label11<2>   |         7.310(R)|      SLOW  |         3.087(R)|      FAST  |clk_BUFGP         |   0.000|
PC_Label11<3>   |         9.455(R)|      SLOW  |         4.235(R)|      FAST  |clk_BUFGP         |   0.000|
PC_Label11<4>   |         9.443(R)|      SLOW  |         4.178(R)|      FAST  |clk_BUFGP         |   0.000|
PC_Label11<5>   |         8.395(R)|      SLOW  |         3.677(R)|      FAST  |clk_BUFGP         |   0.000|
PC_Label11<6>   |         7.828(R)|      SLOW  |         3.377(R)|      FAST  |clk_BUFGP         |   0.000|
PC_Label11<7>   |         8.591(R)|      SLOW  |         3.812(R)|      FAST  |clk_BUFGP         |   0.000|
PC_Label11<8>   |         8.287(R)|      SLOW  |         3.599(R)|      FAST  |clk_BUFGP         |   0.000|
PC_Label11<9>   |         8.379(R)|      SLOW  |         3.601(R)|      FAST  |clk_BUFGP         |   0.000|
PC_Label11<10>  |         9.028(R)|      SLOW  |         4.286(R)|      FAST  |clk_BUFGP         |   0.000|
Rd_Addr<0>      |         9.445(R)|      SLOW  |         4.212(R)|      FAST  |clk_BUFGP         |   0.000|
Rd_Addr<1>      |         9.267(R)|      SLOW  |         4.063(R)|      FAST  |clk_BUFGP         |   0.000|
Rd_Addr<2>      |         9.465(R)|      SLOW  |         4.464(R)|      FAST  |clk_BUFGP         |   0.000|
Rm_Addr<0>      |         8.510(R)|      SLOW  |         3.721(R)|      FAST  |clk_BUFGP         |   0.000|
Rm_Addr<1>      |         8.254(R)|      SLOW  |         3.546(R)|      FAST  |clk_BUFGP         |   0.000|
Rm_Addr<2>      |        10.932(R)|      SLOW  |         5.199(R)|      FAST  |clk_BUFGP         |   0.000|
Rn_Addr<0>      |         9.681(R)|      SLOW  |         4.271(R)|      FAST  |clk_BUFGP         |   0.000|
Rn_Addr<1>      |         8.700(R)|      SLOW  |         3.927(R)|      FAST  |clk_BUFGP         |   0.000|
Rn_Addr<2>      |         8.832(R)|      SLOW  |         3.925(R)|      FAST  |clk_BUFGP         |   0.000|
Z_Reg           |         7.099(R)|      SLOW  |         3.004(R)|      FAST  |clk_BUFGP         |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.145|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Imm_Sel<0>     |Imm_Out<0>     |    6.430|
Imm_Sel<0>     |Imm_Out<1>     |    6.339|
Imm_Sel<0>     |Imm_Out<2>     |    6.547|
Imm_Sel<0>     |Imm_Out<3>     |    6.945|
Imm_Sel<0>     |Imm_Out<4>     |    8.654|
Imm_Sel<0>     |Imm_Out<5>     |    7.475|
Imm_Sel<0>     |Imm_Out<6>     |    6.615|
Imm_Sel<0>     |Imm_Out<7>     |    7.925|
Imm_Sel<0>     |Imm_Out<8>     |    7.730|
Imm_Sel<0>     |Imm_Out<9>     |    6.711|
Imm_Sel<0>     |Imm_Out<10>    |    7.671|
Imm_Sel<0>     |Imm_Out<11>    |    8.275|
Imm_Sel<0>     |Imm_Out<12>    |    8.517|
Imm_Sel<0>     |Imm_Out<13>    |    8.630|
Imm_Sel<0>     |Imm_Out<14>    |    8.943|
Imm_Sel<0>     |Imm_Out<15>    |    9.000|
Imm_Sel<1>     |Imm_Out<0>     |    6.503|
Imm_Sel<1>     |Imm_Out<1>     |    6.835|
Imm_Sel<1>     |Imm_Out<2>     |    6.866|
Imm_Sel<1>     |Imm_Out<3>     |    7.194|
Imm_Sel<1>     |Imm_Out<4>     |    8.226|
Imm_Sel<1>     |Imm_Out<5>     |    7.874|
Imm_Sel<1>     |Imm_Out<6>     |    6.832|
Imm_Sel<1>     |Imm_Out<7>     |    8.510|
Imm_Sel<1>     |Imm_Out<8>     |    7.455|
Imm_Sel<1>     |Imm_Out<9>     |    7.074|
Imm_Sel<1>     |Imm_Out<10>    |    8.305|
Imm_Sel<1>     |Imm_Out<11>    |    8.567|
Imm_Sel<1>     |Imm_Out<12>    |    9.082|
Imm_Sel<1>     |Imm_Out<13>    |    8.724|
Imm_Sel<1>     |Imm_Out<14>    |    9.112|
Imm_Sel<1>     |Imm_Out<15>    |    9.129|
---------------+---------------+---------+


Analysis completed Thu Jul 17 13:51:59 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 597 MB



