#ifndef ACPM_FRAMEWORK
/* common sequence descriptor for lpm init. - exposed to common logic */
struct pmucal_seq pmucal_lpm_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PS_HOLD_CONTROL", 0x12860000, 0x030c, (0x1 << 31), (0x1 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PS_HOLD_CONTROL", 0x12860000, 0x030c, (0x1 << 8), (0x1 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TCXO_DURATION3", 0x12860000, 0x0284, (0xfffff << 0), (0x528 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPU_HCHGEN_CLKMUX", 0x13800000, 0x0840, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CORE_HCHGEN_CLKMUX_GIC", 0x15400000, 0x0850, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CPUCL0_HCHGEN_CLKMUX_CPU", 0x15c00000, 0x0854, (0x3f << 0), (0x13 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CMU_HCHGEN_CLKMUX", 0x15410000, 0x0850, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MIF_HCHGEN_CLKMUX_CMUREF", 0x15800000, 0x0850, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CORE_HCHGEN_CLKMUX_CMUREF", 0x15400000, 0x0840, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CPUCL0_HCHGEN_CLKMUX_CMUREF", 0x15c00000, 0x0850, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CPUCL0_SHORTSTOP", 0x15c00000, 0x0820, (0xffffffff << 0), (0x4111 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_SHARED0_CTRL_REG", 0x15410000, 0x0860, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_SHARED1_CTRL_REG", 0x15410000, 0x0864, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_AUD_CTRL_REG", 0x15410000, 0x0868, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MIF_PLL_CTRL_REG", 0x15800000, 0x0860, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x12820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x13860000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
//	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10c40000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x15430000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x15c20000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x13860000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "IDMA_G0_DYNAMIC_GATING_EN", 0x138a0000, 0x1058, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "IDMA_G1_DYNAMIC_GATING_EN", 0x138a0000, 0x2058, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "IDMA_VG0_DYNAMIC_GATING_EN", 0x138a0000, 0x4058, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x14020000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10420000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x13c20000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x15830000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10020000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x11110000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
//	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10850000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BURNIN_CTRL", 0x12860000, 0x0a08, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
//	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_MAIN_DURATION", 0x12860000, 0x0e00, (0xffffffff << 0), (0x45e << 0), 0, 0, 0xffffffff, 0),	//move to fullswpmu
//	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_CON_DURATION", 0x12860000, 0x0e08, (0xffffffff << 0), (0x7d0 << 0), 0, 0, 0xffffffff, 0), //move to fullswpmu
//	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TCXO_DURATION3", 0x12860000, 0x0284, (0xffffffff << 0), (0x66c << 0), 0, 0, 0xffffffff, 0),	//move to fullswpmu
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EARLY_WAKEUP_DPU_CTRL", 0x15410000, 0x0c50, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EARLY_WAKEUP_DPU_DEST", 0x15410000, 0x0c90, (0xffffffff << 0), (0x218 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_OSC_PMU_AUTORESTORE", 0x12860000, 0x0b18, (0x1 << 11), (0x1 << 11), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SPARE_DEFINED_PMU_INT_EN", 0x12860000, 0x3d94, (0x3 << 18), (0x3 << 18), 0, 0, 0xffffffff, 0),
/* TEMP: for vts */
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VTS_OUT", 0x12860000, 0x20a0, (0x1 << 5), (0x1 << 5), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VTS_OUT", 0x12860000, 0x20a0, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VTS_OUT", 0x12860000, 0x20a0, (0x1 << 10), (0x1 << 10), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "VTS_IN", 0x12860000, 0x20a4, (0x1 << 2), (0x1 << 2), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VTS_OUT", 0x12860000, 0x20a0, (0x1 << 10), (0x0 << 10), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VTS_OUT", 0x12860000, 0x20a0, (0x1 << 6), (0x1 << 6), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VTS_STATUS", 0x12860000, 0x2084, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
/* PWRRGTON_BT,WLBT = 0 */
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "SYSTEM_OUT", 0x12860000, 0x3d20, (0xffffffff << 0), (0x1C << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "SYSTEM_OUT", 0x12860000, 0x3d20, (0xffffffff << 0), (0x1B << 0), 0, 0, 0xffffffff, 0),
/* NFC clk setting */
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_DEBUG0", 0x12860000, 0x0a00, (0x7 << 29), (0x0 << 29), 0, 0, 0xffffffff, 0),

	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_DEBUG0", 0x12860000, 0x0a00, (0x1 << 27), (0x1 << 27), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PMU_DEBUG0", 0x12860000, 0x0a00, (0x1 << 28), (0x1 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU_DEBUG0", 0x12860000, 0x0a00, (0x1 << 27), (0x0 << 27), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PMU_DEBUG0", 0x12860000, 0x0a00, (0x1 << 28), (0x0 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RCO_PMU_AUTORESTORE_CNT", 0x12860000, 0x0a84, (0xffffffff << 0), (0x1388 << 0), 0, 0, 0xffffffff, 0),


};
unsigned int pmucal_lpm_init_size = ARRAY_SIZE(pmucal_lpm_init);
/* individual sequence descriptor for each power mode - enter, exit, early_wakeup */
struct pmucal_seq enter_sicd[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "CP_INT_EN", 0x12860000, 0x3844, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
};
struct pmucal_seq save_sicd[] = {
};
struct pmucal_seq exit_sicd[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "CP_INT_EN", 0x12860000, 0x3844, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_INT_EN", 0x12860000, 0x3c44, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP2_INT_EN", 0x12860000, 0x3c64, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP26_INTR_BID_CLEAR", 0x12870000, 0x1a0c, (0xffffffff << 0), (0x40 << 0), 0x12870000, 0x1a08, (0x1 << 6), (0x1 << 6) | (0x1 << 6)),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP27_INTR_BID_CLEAR", 0x12870000, 0x1b0c, (0xffffffff << 0), (0xffffffff << 0), 0x12870000, 0x1b08, (0xffffffff << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP31_INTR_BID_CLEAR", 0x12870000, 0x1f0c, (0xffffffff << 0), (0xffffffff << 0), 0x12870000, 0x1f08, (0xffffffff << 0), (0x1 << 0) | (0x1 << 0)),
};
struct pmucal_seq early_sicd[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "CP_INT_EN", 0x12860000, 0x3844, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_INT_EN", 0x12860000, 0x3c44, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP2_INT_EN", 0x12860000, 0x3c64, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP26_INTR_BID_CLEAR", 0x12870000, 0x1a0c, (0xffffffff << 0), (0x40 << 0), 0x12870000, 0x1a08, (0x1 << 6), (0x1 << 6) | (0x1 << 6)),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP27_INTR_BID_CLEAR", 0x12870000, 0x1b0c, (0xffffffff << 0), (0xffffffff << 0), 0x12870000, 0x1b08, (0xffffffff << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP31_INTR_BID_CLEAR", 0x12870000, 0x1f0c, (0xffffffff << 0), (0xffffffff << 0), 0x12870000, 0x1f08, (0xffffffff << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SYSTEM_CTRL", 0x12860000, 0x3d10, (0x1 << 14), (0x0 << 14), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP4_INTR_BID_CLEAR", 0x12870000, 0x040c, (0x1 << 0), (0x1 << 0), 0x12870000, 0x0408, (0x1 << 0), (0x1 << 0) | (0x1 << 0)),
};
struct pmucal_seq enter_sleep[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "CP_INT_EN", 0x12860000, 0x3844, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP2_INTR_BID_ENABLE", 0x12870000, 0x0200, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP1_INTR_BID_CLEAR", 0x12870000, 0x010c, (0x1 << 0), (0x1 << 0), 0x12870000, 0x0108, (0x1 << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_CPU0_INT_EN", 0x12860000, 0x1044, (0x1 << 3), (0x1 << 3), 0, 0, 0xffffffff, 0),
};
struct pmucal_seq save_sleep[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_SHARED0_CTRL_REG", 0x15410000, 0x0860, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_SHARED1_CTRL_REG", 0x15410000, 0x0864, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_AUD_CTRL_REG", 0x15410000, 0x0868, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CMGP_ADC", 0x12b00000, 0x1800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CMGP_I2C0", 0x12b00000, 0x180c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CMGP_I2C1", 0x12b00000, 0x1810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CMGP_I2C2", 0x12b00000, 0x1814, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CMGP_I2C3", 0x12b00000, 0x1818, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CMGP_I2C4", 0x12b00000, 0x181c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CMGP_I2C5", 0x12b00000, 0x1820, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CMGP_I2C6", 0x12b00000, 0x1824, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CMGP_USI0", 0x12b00000, 0x1828, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CMGP_USI1", 0x12b00000, 0x182c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CMGP_USI2", 0x12b00000, 0x1830, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CMGP_USI3", 0x12b00000, 0x1834, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_CMGP_ADC", 0x12b00000, 0x1000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CMGP_I2C0", 0x12b00000, 0x1004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CMGP_I2C1", 0x12b00000, 0x1008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CMGP_I2C2", 0x12b00000, 0x100c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CMGP_I2C3", 0x12b00000, 0x1010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CMGP_I2C4", 0x12b00000, 0x1014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CMGP_I2C5", 0x12b00000, 0x1018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CMGP_I2C6", 0x12b00000, 0x101c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CMGP_USI0", 0x12b00000, 0x1020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CMGP_USI1", 0x12b00000, 0x1024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CMGP_USI2", 0x12b00000, 0x1028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CMGP_USI3", 0x12b00000, 0x102c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_PERI_SPI", 0x10030000, 0x1000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_PERI_USI00_USI", 0x10030000, 0x1004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_FSYS_BUS_USER", 0x10400000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_FSYS_MMC_CARD_USER", 0x10400000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_FSYS_MMC_EMBD_USER", 0x10400000, 0x0620, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_FSYS_USB20DRD_USER", 0x10400000, 0x0630, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_BUS_USER", 0x10030000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_IP_USER", 0x10030000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_UART_USER", 0x10030000, 0x0620, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_ADC_CMGP_QCH_ADC", 0x12b00000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ADC_CMGP_QCH_S0", 0x12b00000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ADC_CMGP_QCH_S1", 0x12b00000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APBIF_GPIO_CMGP_QCH", 0x12b00000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APBIF_SYSREG_CMGP2CHUB_QCH", 0x12b00000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APBIF_SYSREG_CMGP2CP_QCH", 0x12b00000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APBIF_SYSREG_CMGP2GNSS_QCH", 0x12b00000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APBIF_SYSREG_CMGP2PMU_AP_QCH", 0x12b00000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APBIF_SYSREG_CMGP2PMU_CHUB_QCH", 0x12b00000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APBIF_SYSREG_CMGP2WLBT_QCH", 0x12b00000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMGP_CMU_CMGP_QCH", 0x12b00000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_ALIVE_1_QCH", 0x12b00000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_CMGP0_QCH", 0x12b00000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_CMGP1_QCH", 0x12b00000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_CMGP2_QCH", 0x12b00000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_CMGP3_QCH", 0x12b00000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_CMGP4_QCH", 0x12b00000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_CMGP5_QCH", 0x12b00000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_CMGP6_QCH", 0x12b00000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_CMGP_QCH", 0x12b00000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI_CMGP0_QCH", 0x12b00000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI_CMGP1_QCH", 0x12b00000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI_CMGP2_QCH", 0x12b00000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI_CMGP3_QCH", 0x12b00000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_ADC_CMGP_QCH_ADC", 0x12b00000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ADC_CMGP_QCH_S0", 0x12b00000, 0x7004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ADC_CMGP_QCH_S1", 0x12b00000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_APBIF_GPIO_CMGP_QCH", 0x12b00000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_APBIF_SYSREG_CMGP2CHUB_QCH", 0x12b00000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_APBIF_SYSREG_CMGP2CP_QCH", 0x12b00000, 0x7014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_APBIF_SYSREG_CMGP2GNSS_QCH", 0x12b00000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_APBIF_SYSREG_CMGP2PMU_AP_QCH", 0x12b00000, 0x701c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_APBIF_SYSREG_CMGP2PMU_CHUB_QCH", 0x12b00000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_APBIF_SYSREG_CMGP2WLBT_QCH", 0x12b00000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_CMGP_CMU_CMGP_QCH", 0x12b00000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_ALIVE_1_QCH", 0x12b00000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I2C_CMGP0_QCH", 0x12b00000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I2C_CMGP1_QCH", 0x12b00000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I2C_CMGP2_QCH", 0x12b00000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I2C_CMGP3_QCH", 0x12b00000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I2C_CMGP4_QCH", 0x12b00000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I2C_CMGP5_QCH", 0x12b00000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I2C_CMGP6_QCH", 0x12b00000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_CMGP_QCH", 0x12b00000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI_CMGP0_QCH", 0x12b00000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI_CMGP1_QCH", 0x12b00000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI_CMGP2_QCH", 0x12b00000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI_CMGP3_QCH", 0x12b00000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK", 0x10400000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_FSYS_QCH", 0x10400000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_FSYS_CMU_FSYS_QCH", 0x10400000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GPIO_FSYS_QCH", 0x10400000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MMC_CARD_QCH", 0x10400000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MMC_EMBD_QCH", 0x10400000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_FSYS_QCH", 0x10400000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_FSYS_QCH", 0x10400000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_D_FSYS_QCH", 0x10400000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_FSYS_QCH", 0x10400000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USB20DRD_TOP_QCH_20CTRL", 0x10400000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USB20DRD_TOP_QCH_LINK", 0x10400000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK", 0x10400000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_FSYS_QCH", 0x10400000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_FSYS_CMU_FSYS_QCH", 0x10400000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_GPIO_FSYS_QCH", 0x10400000, 0x7014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MMC_CARD_QCH", 0x10400000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MMC_EMBD_QCH", 0x10400000, 0x701c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_FSYS_QCH", 0x10400000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_FSYS_QCH", 0x10400000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_SI_D_FSYS_QCH", 0x10400000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_FSYS_QCH", 0x10400000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USB20DRD_TOP_QCH_20CTRL", 0x10400000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USB20DRD_TOP_QCH_LINK", 0x10400000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DFTMUX_PERI_QCH", 0x10030000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BUSIF_TMU_QCH", 0x10030000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_PERI_QCH", 0x10030000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GPIO_PERI_QCH", 0x10030000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_0_QCH", 0x10030000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_1_QCH", 0x10030000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_2_QCH", 0x10030000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_3_QCH", 0x10030000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MCT_QCH", 0x10030000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_OTP_CON_TOP_QCH", 0x10030000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PERI_CMU_PERI_QCH", 0x10030000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PWM_MOTOR_QCH", 0x10030000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_PERI_QCH", 0x10030000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_PERI_QCH", 0x10030000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI00_I2C_QCH", 0x10030000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI00_USI_QCH", 0x10030000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI_SPI_QCH", 0x10030000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI_UART_QCH", 0x10030000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WDT0_QCH", 0x10030000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WDT1_QCH", 0x10030000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_DFTMUX_PERI_QCH", 0x10030000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_BUSIF_TMU_QCH", 0x10030000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_PERI_QCH", 0x10030000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_GPIO_PERI_QCH", 0x10030000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I2C_0_QCH", 0x10030000, 0x7014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I2C_1_QCH", 0x10030000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I2C_2_QCH", 0x10030000, 0x701c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I2C_3_QCH", 0x10030000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MCT_QCH", 0x10030000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_OTP_CON_TOP_QCH", 0x10030000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PERI_CMU_PERI_QCH", 0x10030000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PWM_MOTOR_QCH", 0x10030000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_PERI_QCH", 0x10030000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_PERI_QCH", 0x10030000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI00_I2C_QCH", 0x10030000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI00_USI_QCH", 0x10030000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI_SPI_QCH", 0x10030000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USI_UART_QCH", 0x10030000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_WDT0_QCH", 0x10030000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_WDT1_QCH", 0x10030000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CON_BLK_CMGP_CMU_CMGP_CLKOUT", 0x12b00000, 0x0810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CON_BLK_CMU_CMU_TOP_CLKOUT", 0x15410000, 0x0810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CON_BLK_CORE_CMU_CORE_CLKOUT", 0x15400000, 0x0810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CON_BLK_CPUCL0_CMU_CPUCL0_CLKOUT", 0x15c00000, 0x0810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CON_BLK_CPUCL0_EMBEDDED_CMU_CPUCL0_CLKOUT", 0x15c00000, 0x0814, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CON_BLK_FSYS_CMU_FSYS_CLKOUT", 0x10400000, 0x0810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CON_BLK_MIF_CMU_MIF_CLKOUT", 0x15800000, 0x0810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CON_BLK_PERI_CMU_PERI_CLKOUT", 0x10030000, 0x0810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CMGP_CMU_CMGP_CONTROLLER_OPTION", 0x12b00000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CMU_CMU_TOP_CONTROLLER_OPTION", 0x15410000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CORE_CMU_CORE_CONTROLLER_OPTION", 0x15400000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION", 0x15c00000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "FSYS_CMU_FSYS_CONTROLLER_OPTION", 0x10400000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MIF_CMU_MIF_CONTROLLER_OPTION", 0x15800000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PERI_CMU_PERI_CONTROLLER_OPTION", 0x10030000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CMU_HCHGEN_CLKMUX", 0x15410000, 0x0850, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CPUCL0_HCHGEN_CLKMUX_CPU", 0x15c00000, 0x0854, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MIF_HCHGEN_CLKMUX_CMUREF", 0x15800000, 0x0850, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CPUCL0_SHORTSTOP", 0x15c00000, 0x0820, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};
struct pmucal_seq exit_sleep[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "CP_INT_EN", 0x12860000, 0x3844, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_INT_EN", 0x12860000, 0x3c44, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP2_INT_EN", 0x12860000, 0x3c64, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP26_INTR_BID_CLEAR", 0x12870000, 0x1a0c, (0xffffffff << 0), (0x40 << 0), 0x12870000, 0x1a08, (0x1 << 6), (0x1 << 6) | (0x1 << 6)),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP27_INTR_BID_CLEAR", 0x12870000, 0x1b0c, (0xffffffff << 0), (0xffffffff << 0), 0x12870000, 0x1b08, (0xffffffff << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP31_INTR_BID_CLEAR", 0x12870000, 0x1f0c, (0xffffffff << 0), (0xffffffff << 0), 0x12870000, 0x1f08, (0xffffffff << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP2_INTR_BID_ENABLE", 0x12870000, 0x0200, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP2_INTR_BID_CLEAR", 0x12870000, 0x020c, (0x1 << 0), (0x1 << 0), 0x12870000, 0x0208, (0x1 << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_CPU0_INT_EN", 0x12860000, 0x1044, (0x1 << 3), (0x0 << 3), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EARLY_WAKEUP_DPU_CTRL", 0x15410000, 0x0c50, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EARLY_WAKEUP_DPU_DEST", 0x15410000, 0x0c90, (0xffffffff << 0), (0x218 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x12820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x15430000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x15c20000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10420000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x15830000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10020000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "SLEEP_IO_CTRL", 0x12860000, 0x0008, (0x1 << 0), (0x1 << 0), 0x12860000, 0x3c20, (0x1 << 10), (0x0 << 10)),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "TOP_OUT", 0x12860000, 0x3c20, (0xffffffff << 0), (0xa << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "TOP_OUT", 0x12860000, 0x3c20, (0xffffffff << 0), (0xb << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SLEEP_IO_CTRL", 0x12860000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "TOP_OUT", 0x12860000, 0x3c20, (0xffffffff << 0), (0xc << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "TOP_OUT", 0x12860000, 0x3c20, (0xffffffff << 0), (0xf << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "TOP_OUT", 0x12860000, 0x3c20, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
};
struct pmucal_seq early_sleep[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "CP_INT_EN", 0x12860000, 0x3844, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_INT_EN", 0x12860000, 0x3c44, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP2_INT_EN", 0x12860000, 0x3c64, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP26_INTR_BID_CLEAR", 0x12870000, 0x1a0c, (0xffffffff << 0), (0x40 << 0), 0x12870000, 0x1a08, (0x1 << 6), (0x1 << 6) | (0x1 << 6)),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP27_INTR_BID_CLEAR", 0x12870000, 0x1b0c, (0xffffffff << 0), (0xffffffff << 0), 0x12870000, 0x1b08, (0xffffffff << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP31_INTR_BID_CLEAR", 0x12870000, 0x1f0c, (0xffffffff << 0), (0xffffffff << 0), 0x12870000, 0x1f08, (0xffffffff << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP2_INTR_BID_ENABLE", 0x12870000, 0x0200, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP2_INTR_BID_CLEAR", 0x12870000, 0x020c, (0x1 << 0), (0x1 << 0), 0x12870000, 0x0208, (0x1 << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_CPU0_INT_EN", 0x12860000, 0x1044, (0x1 << 3), (0x0 << 3), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EARLY_WAKEUP_DPU_CTRL", 0x15410000, 0x0c50, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EARLY_WAKEUP_DPU_DEST", 0x15410000, 0x0c90, (0xffffffff << 0), (0x218 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP4_INTR_BID_CLEAR", 0x12870000, 0x040c, (0x1 << 0), (0x1 << 0), 0x12870000, 0x0408, (0x1 << 0), (0x1 << 0) | (0x1 << 0)),
};
struct pmucal_seq enter_stop[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP2_INTR_BID_ENABLE", 0x12870000, 0x0200, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP1_INTR_BID_CLEAR", 0x12870000, 0x010c, (0x1 << 0), (0x1 << 0), 0x12870000, 0x0108, (0x1 << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_CPU0_INT_EN", 0x12860000, 0x1044, (0x1 << 3), (0x1 << 3), 0, 0, 0xffffffff, 0),
};
struct pmucal_seq save_stop[] = {
};
struct pmucal_seq exit_stop[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_INT_EN", 0x12860000, 0x3c44, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP2_INT_EN", 0x12860000, 0x3c64, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP26_INTR_BID_CLEAR", 0x12870000, 0x1a0c, (0xffffffff << 0), (0x40 << 0), 0x12870000, 0x1a08, (0x1 << 6), (0x1 << 6) | (0x1 << 6)),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP27_INTR_BID_CLEAR", 0x12870000, 0x1b0c, (0xffffffff << 0), (0xffffffff << 0), 0x12870000, 0x1b08, (0xffffffff << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP31_INTR_BID_CLEAR", 0x12870000, 0x1f0c, (0xffffffff << 0), (0xffffffff << 0), 0x12870000, 0x1f08, (0xffffffff << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP2_INTR_BID_ENABLE", 0x12870000, 0x0200, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP2_INTR_BID_CLEAR", 0x12870000, 0x020c, (0x1 << 0), (0x1 << 0), 0x12870000, 0x0208, (0x1 << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_CPU0_INT_EN", 0x12860000, 0x1044, (0x1 << 3), (0x0 << 3), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x12820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x15430000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x15c20000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10420000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x15830000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10020000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};
struct pmucal_seq early_stop[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_INT_EN", 0x12860000, 0x3c44, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP2_INT_EN", 0x12860000, 0x3c64, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP26_INTR_BID_CLEAR", 0x12870000, 0x1a0c, (0xffffffff << 0), (0x40 << 0), 0x12870000, 0x1a08, (0x1 << 6), (0x1 << 6) | (0x1 << 6)),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP27_INTR_BID_CLEAR", 0x12870000, 0x1b0c, (0xffffffff << 0), (0xffffffff << 0), 0x12870000, 0x1b08, (0xffffffff << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP31_INTR_BID_CLEAR", 0x12870000, 0x1f0c, (0xffffffff << 0), (0xffffffff << 0), 0x12870000, 0x1f08, (0xffffffff << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GRP2_INTR_BID_ENABLE", 0x12870000, 0x0200, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP2_INTR_BID_CLEAR", 0x12870000, 0x020c, (0x1 << 0), (0x1 << 0), 0x12870000, 0x0208, (0x1 << 0), (0x1 << 0) | (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_CPU0_INT_EN", 0x12860000, 0x1044, (0x1 << 3), (0x0 << 3), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SYSTEM_CTRL", 0x12860000, 0x3d10, (0x1 << 14), (0x0 << 14), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLEAR_PEND, "GRP4_INTR_BID_CLEAR", 0x12870000, 0x040c, (0x1 << 0), (0x1 << 0), 0x12870000, 0x0408, (0x1 << 0), (0x1 << 0) | (0x1 << 0)),
};
/* global array for supported low power modes - exposed to common logic */
 struct pmucal_lpm pmucal_lpm_list[NUM_SYS_POWERDOWN] = {
	[SYS_SICD] = {
		.id = SYS_SICD,
		.enter = enter_sicd,
		.save = save_sicd,
		.exit = exit_sicd,
		.early_wakeup = early_sicd,
		.num_enter = ARRAY_SIZE(enter_sicd),
		.num_save = ARRAY_SIZE(save_sicd),
		.num_exit = ARRAY_SIZE(exit_sicd),
		.num_early_wakeup = ARRAY_SIZE(early_sicd),
	},
	[SYS_SLEEP] = {
		.id = SYS_SLEEP,
		.enter = enter_sleep,
		.save = save_sleep,
		.exit = exit_sleep,
		.early_wakeup = early_sleep,
		.num_enter = ARRAY_SIZE(enter_sleep),
		.num_save = ARRAY_SIZE(save_sleep),
		.num_exit = ARRAY_SIZE(exit_sleep),
		.num_early_wakeup = ARRAY_SIZE(early_sleep),
	},
	[SYS_STOP] = {
		.id = SYS_STOP,
		.enter = enter_stop,
		.save = save_stop,
		.exit = exit_stop,
		.early_wakeup = early_stop,
		.num_enter = ARRAY_SIZE(enter_stop),
		.num_save = ARRAY_SIZE(save_stop),
		.num_exit = ARRAY_SIZE(exit_stop),
		.num_early_wakeup = ARRAY_SIZE(early_stop),
	},
};
unsigned int pmucal_lpm_list_size = ARRAY_SIZE(pmucal_lpm_list);
#else
/* common sequence descriptor for apm pmu init. - exposed to common logic */
struct pmucal_seq pmucal_apm_pmu_init[] = {
};
unsigned int pmucal_apm_pmu_init_size = ARRAY_SIZE(pmucal_apm_pmu_init);
struct pmucal_seq soc_sequencer_sicd_down[] = {
	PMUCAL_SEQ_DESC(PMUCAL_EXT_FUNC, "soc_sicd_down", 0, 0, 0x0, 0x0, 0, 0, 0, 0),
};

struct pmucal_seq soc_sequencer_sicd_up[] = {
	PMUCAL_SEQ_DESC(PMUCAL_EXT_FUNC, "soc_sicd_up", 0, 0, 0x1, 0x0, 0, 0, 0, 0),
};

struct pmucal_seq soc_sequencer_sleep_down[] = {
	PMUCAL_SEQ_DESC(PMUCAL_EXT_FUNC, "soc_sleep_down", 0, 0, 0x2, 0x0, 0, 0, 0, 0),
};

struct pmucal_seq soc_sequencer_sleep_up[] = {
	PMUCAL_SEQ_DESC(PMUCAL_EXT_FUNC, "soc_sleep_up", 0, 0, 0x3, 0x0, 0, 0, 0, 0),
};

struct pmucal_seq soc_sequencer_stop_down[] = {
	PMUCAL_SEQ_DESC(PMUCAL_EXT_FUNC, "soc_stop_down", 0, 0, 0x4, 0x0, 0, 0, 0, 0),
};

struct pmucal_seq soc_sequencer_wom_down[] = {
	PMUCAL_SEQ_DESC(PMUCAL_EXT_FUNC, "soc_wom_down", 0, 0, 0x5, 0x0, 0, 0, 0, 0),
};

struct pmucal_seq soc_sequencer_wom_up[] = {
};

struct pmucal_seq soc_sequencer_stop_up[] = {
};

struct pmucal_seq mif_sequencer_sicd_down[] = {
	PMUCAL_SEQ_DESC(PMUCAL_EXT_FUNC, "mif_sicd_down", 0, 0, 0x10, 0x0, 0, 0, 0, 0),
};

struct pmucal_seq mif_sequencer_sicd_up[] = {
	PMUCAL_SEQ_DESC(PMUCAL_EXT_FUNC, "mif_sicd_up", 0, 0, 0x11, 0x0, 0, 0, 0, 0),
};

struct pmucal_seq mif_sequencer_sleep_down[] = {
	PMUCAL_SEQ_DESC(PMUCAL_EXT_FUNC, "mif_sleep_down", 0, 0, 0x12, 0x0, 0, 0, 0, 0),
};

struct pmucal_seq mif_sequencer_sleep_up[] = {
	PMUCAL_SEQ_DESC(PMUCAL_EXT_FUNC, "mif_sleep_up", 0, 0, 0x13, 0x0, 0, 0, 0, 0),
};

struct pmucal_seq mif_sequencer_stop_down[] = {
	PMUCAL_SEQ_DESC(PMUCAL_EXT_FUNC, "mif_stop_down", 0, 0, 0x14, 0x0, 0, 0, 0, 0),
};

struct pmucal_seq mif_sequencer_wom_down[] = {
	PMUCAL_SEQ_DESC(PMUCAL_EXT_FUNC, "mif_wom_down", 0, 0, 0x15, 0x0, 0, 0, 0, 0),
};

struct pmucal_seq mif_sequencer_wom_up[] = {
};

struct pmucal_seq mif_sequencer_stop_up[] = {
};

enum sys_powermode {
	SYS_SICD,
	SYS_SLEEP,
	SYS_STOP,
	NUM_SYS_POWERMODE,
};

struct pmucal_system_sequencer pmucal_system_apsoc_list[NUM_SYS_POWERMODE] = {
	[SYS_SICD] = {
		.id = SYS_SICD,
		.up = soc_sequencer_sicd_up,
		.down = soc_sequencer_sicd_down,
		.num_up = ARRAY_SIZE(soc_sequencer_sicd_up),
		.num_down = ARRAY_SIZE(soc_sequencer_sicd_down),
	},
	[SYS_SLEEP] = {
		.id = SYS_SLEEP,
		.up = soc_sequencer_sleep_up,
		.down = soc_sequencer_sleep_down,
		.num_up = ARRAY_SIZE(soc_sequencer_sleep_up),
		.num_down = ARRAY_SIZE(soc_sequencer_sleep_down),
	},
	[SYS_STOP] = {
		.id = SYS_STOP,
		.up = soc_sequencer_stop_up,
		.down = soc_sequencer_stop_down,
		.num_up = ARRAY_SIZE(soc_sequencer_stop_up),
		.num_down = ARRAY_SIZE(soc_sequencer_stop_down),
	},
};

struct pmucal_system_sequencer pmucal_system_mif_list[NUM_SYS_POWERMODE] = {
	[SYS_SICD] = {
		.id = SYS_SICD,
		.up = mif_sequencer_sicd_up,
		.down = mif_sequencer_sicd_down,
		.num_up = ARRAY_SIZE(mif_sequencer_sicd_up),
		.num_down = ARRAY_SIZE(mif_sequencer_sicd_down),
	},
	[SYS_SLEEP] = {
		.id = SYS_SLEEP,
		.up = mif_sequencer_sleep_up,
		.down = mif_sequencer_sleep_down,
		.num_up = ARRAY_SIZE(mif_sequencer_sleep_up),
		.num_down = ARRAY_SIZE(mif_sequencer_sleep_down),
	},
	[SYS_STOP] = {
		.id = SYS_STOP,
		.up = mif_sequencer_stop_up,
		.down = mif_sequencer_stop_down,
		.num_up = ARRAY_SIZE(mif_sequencer_stop_up),
		.num_down = ARRAY_SIZE(mif_sequencer_stop_down),
	},
};

unsigned int pmucal_system_sequencer_list_size = NUM_SYS_POWERMODE;
#endif
