[I2S4_8CH, I2S]
@ = 0x0FDDC0000, 0x00008000

+ = I2S_8CH_TX

TXCR = 0x0000 ; Transmit Operation Control Register
> 29, 2, TX_PATH_SEL3 ; TX path select 3. Note: When TDM mode, only path0 enable.
= 0, PATH0 ; Sdo3 output data from path0
= 1, PATH1 ; Sdo3 output data from path1
= 2, PATH2 ; Sdo3 output data from path2
= 3, PATH3 ; Sdo3 output data from path3

> 27, 2, TX_PATH_SEL2 ; TX path select 2. Note: When TDM mode, only path0 enable.
= 0, PATH0 ; Sdo2 output data from path0
= 1, PATH1 ; Sdo2 output data from path1
= 2, PATH2 ; Sdo2 output data from path2
= 3, PATH3 ; Sdo2 output data from path3

> 25, 2, TX_PATH_SEL1 ; TX path select 1. Note: When TDM mode, only path0 enable.
= 0, PATH0 ; Sdo1 output data from path0
= 1, PATH1 ; Sdo1 output data from path1
= 2, PATH2 ; Sdo1 output data from path2
= 3, PATH3 ; Sdo1 output data from path3

> 23, 2, TX_PATH_SEL0 ; TX path select 0. Note: When TDM mode, only path0 enable.
= 0, PATH0 ; Sdo0 output data from path0
= 1, PATH1 ; Sdo0 output data from path1
= 2, PATH2 ; Sdo0 output data from path2
= 3, PATH3 ; Sdo0 output data from path3

> 17, 6, RCNT ; Right justified counter. Can be written only when XFER[0] bit is 0. Only valid in I2S right justified format and slave TX mode is selected. Start to transmit data RCNT sclk cycles after left channel valid.

> 15, 2, CSR ; Channel select
= 0, 2CH
= 1, 4CH
= 2, 6CH
= 3, 8CH

> 14, 1, HWT ; Halfword word transform. Can be written only when XFER[0] bit is 0. Only valid when VDW select 16bit data.
= 0, 32BIT ; 32 bit data valid from AHB/APB bus. Low 16 bit for left channel and high 16 bit for right channel.
= 1, 16BIT ; Low 16bit data valid from AHB/APB bus, high 16 bit data invalid.

> 12, 1, SJM ; Store justified mode. Can be written only when XFER[0] bit is 0. 16bit~31bit DATA stored in 32 bits width FIFO. If VDW select 16bit data, this bit is valid only when HWT select 0.Because if HWT is 1'b1, every FIFO unit contain two 16bit data and 32 bit space is full, it is impossible to choose justified mode.
= 0, RIGHT ; Right justified
= 1, LEFT ; Left justified

> 11, 1, FBM ; First bit mode. Can be written only when XFER[0] bit is 0.
= 0, MSB
= 1, LSB

> 9, 2, IBM ; I2S bus mode. Can be written only when XFER[0] bit is 0.
= 0, NORMAL ; I2S normal
= 1, LEFT ; I2S left justified
= 2, RIGHT ; I2S right justified
= 3, RESERVED

> 7, 2, PBM ; PCM bus mode. Can be written only when XFER[0] bit is 0.
= 0, NONE ; PCM no delay mode
= 1, 1 ; PCM delay 1 mode
= 2, 2 ; PCM delay 2 mode
= 3, 3 ; PCM delay 3 mode

> 5, 1, TFS ; Transfer format select. Can be written only when XFER[0] bit is 0.
= 0, I2S
= 1, PCM
= 2, TDM_PCM
= 3, TDM_I2S

> 0, 5, VDW ; Valid data width. Can be written only when XFER[0] bit is 0.
= 15, 16BIT
= 16, 17BIT
= 17, 18BIT
= 18, 19BIT
= 19, 20BIT
= 20, 21BIT
= 21, 22BIT
= 22, 23BIT
= 23, 24BIT
= 24, 25BIT
= 25, 26BIT
= 26, 27BIT
= 27, 28BIT
= 28, 29BIT
= 29, 30BIT
= 30, 31BIT
= 31, 32BIT

CKR = 0x0008 ; Clock Generation Register
> 28, 2, LRCK_CTRL ; LRCK Control. Please set it to 2â€™b00 in all situations.
= 0, TX ; Generates LRCK for TX.

> 27, 1, MSS ; Master/slave mode select. Can be written only when XFER[1] or XFER[0] bit is 0.
= 0, MASTER ; sclk output
= 1, SLAVE ; sclk input

> 26, 1, CKP ; Sclk polarity. Can be written only when XFER[1] or XFER[0] bit is 0.
= 0, POSEDGE_NEGEDGE ; Sample data at posedge sclk and drive data at negedge sclk.
= 1, NEGEDGE_POSEDGE ; Sample data at negedge sclk and drive data at posedge sclk.

> 24, 1, LRCKP ; Lrck polarity. Can be written only when XFER[1] or XFER[0] bit is 0.
= 0, NORMAL ; I2S normal: Low for left channel, high for right channel I2S left/right just: High for left channel, low for right channel PCM start signal: High valid
= 1, OPPOSITE ; I2S normal: High for left channel, low for right channel I2S left/right just: Low for left channel, high for right channel PCM start signal: Low valid

> 0, 8, TSD ; Transmit sclk divider. Can be written only when XFER[1] or XFER[0] bit is 0.  Frequency of sclk = ((TSD>>1)+1)*2*frequency of lrck when TX TFS[1:0] is 2'b00.  Frequency of sclk = (TSD+1)*frequency of lrck when TX TFS[1:0] is 2'b01.  Frequency of sclk = (TDM_TX_FRAME_WIDTH+1)*frequency of lrck when TX TFS[1:0] is 2'b10.  Frequency of sclk = (TDM_TX_FRAME_WIDTH+1)*2*frequency of lrck when TX TFS[1:0] is 2'b11 and TX_TDM_FSYNC_WIDTH_SEL0 is 1'b1.  Frequency of sclk = ((TDM_TX_FRAME_WIDTH>>1)+1)*2*frequency of lrck when TX TFS[1:0] is 2'b11 and TX_TDM_FSYNC_WIDTH_SEL0 is 1'b0.

TXFIFOLR = 0x000C, RO ; TX FIFO Level Register
> 18, 6, TFL3 ; Transmit FIFO3 level Contains the number of valid data entries in the transmit FIFO3.
> 12, 6, TFL2 ; Transmit FIFO2 level Contains the number of valid data entries in the transmit FIFO2.
> 6, 6, TFL1 ; Transmit FIFO1 level Contains the number of valid data entries in the transmit FIFO1.
> 0, 6, TFL0 ; Transmit FIFO0 level Contains the number of valid data entries in the transmit FIFO0.

DMACR = 0x0010 ; DMA Control Register
> 24, 1, RDE ; Receive DMA enable
= 0, DISABLED
= 1, ENABLED

> 16, 5, RDL ; Receive data level This bit field controls the level at which a DMA request is made by the receive logic. The watermark level = DMARDL+1. That is, dma_rx_req is generated when the number of valid data entries in the receive FIFO is equal to or above this field value + 1.

> 8, 1, TDE ; Transmit DMA enable
= 0, DISABLED
= 1, ENABLED

> 0, 5, TDL ; Transmit data level This bit field controls the level at which a DMA request is made by the transmit logic. It is equal to the watermark level; that is, the dma_tx_req signal is generated when the number of valid data entries in the TXFIFO (TX FIFO0 if CSR=2'b00;TX FIFO1 if CSR>=2'b01,TX FIFO2 if CSR>=2'b10,TX FIFO3 if CSR=2'b11) is equal to or below this field value.

INTCR = 0x0014 ; Interrupt Control Register
> 4, 5, TFT ; Transmit FIFO threshold When the number of transmit FIFO entries is less than or equal to this threshold, the transmit FIFO empty interrupt is triggered.

> 2, 1, TXUIC, WO ; TX underrun interrupt clear Write 1'b1 to clear TX underrun interrupt.

> 1, 1, TXUIE ; TX underrun interrupt enable
= 0, DISABLE
= 1, ENABLE

> 0, 1, TXEIE ; TX empty interrupt enable
= 0, DISABLE
= 1, ENABLE

INTSR = 0x0018, RO ; Interrupt Status Register
> 1, 1, TXUI ; TX underrun interrupt
= 0, INACTIVE
= 1, ACTIVE

> 0, 1, TXEI ; TX empty interrupt
= 0, INACTIVE
= 1, ACTIVE

XFER = 0x001C ; Transfer Start Register
> 0, 1, TXS ; TX transfer start bit
= 0, STOP
= 1, START

CLR = 0x0020 ; Sclk Domain Logic Clear Register
> 0, 1, TXC ; TX logic clear. This is a self-cleared bit. Write 1'b1 to clear all transmit logic.

TXDR = 0x0024 ; Transmit FIFO Data Register

TDM_TXCTRL = 0x0030 ; TDM Mode Transmit Operation Control Register
> 18, 3, TX_TDM_FSYNC_WIDTH_SEL1 ; TDM transfer fsync width sel1. Can be written only when XFER[0] is 0. Note: Function when TX TFS[1:0] is 2 or 3.
= 0, 1 ; 1 period of the sclk
= 1, 2 ; 2 period of the sclk
= 2, 3 ; 3 period of the sclk
= 3, 4 ; 4 period of the sclk
= 4, 5 ; 5 period of the sclk
= 5, 6 ; 6 period of the sclk
= 6, 7 ; 7 period of the sclk
= 7, CHANNEL_BLOCK ; The width is equivalent to a channel block.

> 17, 1, TX_TDM_FSYNC_WIDTH_SEL0 ; TDM transfer fsync width sel0. Can be written only when XFER[0] is 0.
= 0, HALF ; 1/2 frame width. It should be set to an even number.
= 1, FULL ; Frame width.

> 14, 3, TDM_TX_SHIFT_CTRL ; TDM transfer shift ctrl. Can be written only when XFER[0] is 0. Function when TX TFS[1:0] is 2 or 3.
= 0, PCM_0_I2S_NORMAL ; Normal mode, drive data on the second negedge of sclk after rising edge of LRCK. I2S format 0: Normal mode
= 1, PCM_1_I2S_LEFT ; 1/2 cycle shift left, drive data on second posedge of sclk after rising edge of LRCK. I2S format 1: Left justified mode
= 2, PCM_2_I2S_RIGHT ; 1 cycle shift left, drive data on first negedge of sclk after rising edge of LRCK. I2S format 2: Right justified mode
= 3, PCM_3 ; 3/2 cycle shift left, drive data on first posedge of sclk after rising edge of LRCK. I2S format: Not supported
= 4, PCM_4 ; 2 cycle shift left, drive data aligned to the posedge of LRCK. I2S format: Not supported

> 9, 5, TDM_TX_SLOT_BIT_WIDTH ; TDM transfer slot bits. Can be written only when XFER[0] is 0. Note: Function when TX TFS[1:0] is 2 or 3.
= 15, 16BIT
= 16, 17BIT
= 17, 18BIT
= 18, 19BIT
= 19, 20BIT
= 20, 21BIT
= 21, 22BIT
= 22, 23BIT
= 23, 24BIT
= 24, 25BIT
= 25, 26BIT
= 26, 27BIT
= 27, 28BIT
= 28, 29BIT
= 29, 30BIT
= 30, 31BIT
= 31, 32BIT

> 0, 9, TDM_TX_FRAME_WIDTH ; TDM transfer frame width. Value is field + 1. Can be written only when XFER[0] is 0. Note: Functional when TX TFS[1:0] is 2 or 3.

CLKDIV = 0x0038 ; Clock Divider Register
> 0, 8, MDIV ; Mclk divider Can be written only when XFER[0] bit is 0. mclk divider = (mclk/sclk)-1. For example, if mclk divider is 5, then the frequency of sclk is mclk/6.

VERSION = 0x003C ; Version Register

