/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [23:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [2:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [34:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  reg [5:0] celloutsig_1_19z;
  wire [21:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_4z & in_data[115]);
  assign celloutsig_0_16z = ~((celloutsig_0_6z | celloutsig_0_13z[2]) & in_data[95]);
  assign celloutsig_1_3z = ~((celloutsig_1_0z[2] | celloutsig_1_1z[19]) & celloutsig_1_1z[10]);
  assign celloutsig_1_18z = in_data[162] | celloutsig_1_11z[4];
  assign celloutsig_0_7z = celloutsig_0_6z | celloutsig_0_5z[1];
  assign celloutsig_1_2z = celloutsig_1_1z[17] | celloutsig_1_0z[2];
  assign celloutsig_0_13z = { in_data[43:38], celloutsig_0_8z } + { in_data[44:40], celloutsig_0_7z, celloutsig_0_0z };
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 6'h00;
    else _00_ <= { celloutsig_0_3z[15:12], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_2z = in_data[7:5] && { in_data[42:41], celloutsig_0_0z };
  assign celloutsig_0_8z = { in_data[62:60], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z } < { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_4z = in_data[124:105] < { celloutsig_1_1z[19:12], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_18z = celloutsig_0_14z & ~(celloutsig_0_2z);
  assign celloutsig_1_5z = celloutsig_1_1z[4] ? { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z } : celloutsig_1_1z[11:7];
  assign celloutsig_0_3z = - in_data[82:59];
  assign celloutsig_1_9z = - { celloutsig_1_1z[5:0], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_10z = ~ celloutsig_1_0z;
  assign celloutsig_0_4z = { celloutsig_0_3z[9:3], celloutsig_0_1z, celloutsig_0_1z } | { in_data[42:35], celloutsig_0_2z };
  assign celloutsig_0_5z = { celloutsig_0_4z[6:4], celloutsig_0_2z, celloutsig_0_0z } | { celloutsig_0_3z[22:19], celloutsig_0_0z };
  assign celloutsig_1_1z = { in_data[155:137], celloutsig_1_0z } | { in_data[147:129], celloutsig_1_0z };
  assign celloutsig_1_8z = & celloutsig_1_0z;
  assign celloutsig_0_1z = | in_data[40:35];
  assign celloutsig_0_0z = ~^ in_data[5:2];
  assign celloutsig_0_6z = ~^ in_data[6:4];
  assign celloutsig_0_14z = ~^ { _00_[2:1], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_11z = { celloutsig_1_9z[10:0], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_10z } - { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_12z = { in_data[171:165], celloutsig_1_10z } ^ { celloutsig_1_1z[20:12], celloutsig_1_8z };
  always_latch
    if (!clkin_data[32]) celloutsig_1_19z = 6'h00;
    else if (clkin_data[64]) celloutsig_1_19z = { celloutsig_1_12z[4:0], celloutsig_1_18z };
  always_latch
    if (clkin_data[32]) celloutsig_1_0z = 3'h0;
    else if (clkin_data[64]) celloutsig_1_0z = in_data[136:134];
  assign { out_data[32], out_data[35:33] } = { celloutsig_0_6z, celloutsig_0_4z[6:4] } | { celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_16z };
  assign { out_data[128], out_data[101:96], out_data[36], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z[7], celloutsig_0_18z };
endmodule
