Drill report for FPGAs-Ard_RPi_BB.kicad_pcb
Created on 3/6/2023 2:49:58 PM

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  In1.Cu                    in1
    L3 :  In2.Cu                    in2
    L4 :  B.Cu                      back


Drill file 'FPGAs-Ard_RPi_BB-PTH.drl' contains
    plated through holes:
    =============================================================
    T1  0.152mm  0.0060"  (89 holes)
    T2  0.200mm  0.0079"  (89 holes)
    T3  0.203mm  0.0080"  (15 holes)
    T4  0.254mm  0.0100"  (2068 holes)
    T5  0.400mm  0.0157"  (12 holes)
    T6  0.500mm  0.0197"  (2305 holes)  (with 4 slots)
    T7  0.600mm  0.0236"  (14 holes)  (with 6 slots)
    T8  0.650mm  0.0256"  (16 holes)
    T9  0.700mm  0.0276"  (80 holes)
    T10  0.762mm  0.0300"  (1078 holes)
    T11  0.800mm  0.0315"  (38 holes)
    T12  0.850mm  0.0335"  (4 holes)
    T13  1.000mm  0.0394"  (888 holes)
    T14  1.110mm  0.0437"  (440 holes)
    T15  1.240mm  0.0488"  (3 holes)
    T16  2.100mm  0.0827"  (16 holes)
    T17  2.700mm  0.1063"  (44 holes)
    T18  3.175mm  0.1250"  (44 holes)
    T19  4.000mm  0.1575"  (4 holes)

    Total plated holes count 7247


Drill file 'FPGAs-Ard_RPi_BB-front-in1.drl' contains
    holes connecting layer pair: 'F.Cu and In1.Cu' (blind vias):
    =============================================================
    T1  0.152mm  0.0060"  (46 holes)
    T2  0.254mm  0.0100"  (2 holes)

    Total plated holes count 48


Drill file 'FPGAs-Ard_RPi_BB-front-in2.drl' contains
    holes connecting layer pair: 'F.Cu and In2.Cu' (blind vias):
    =============================================================
    T1  0.152mm  0.0060"  (38 holes)

    Total plated holes count 38


Drill file 'FPGAs-Ard_RPi_BB-in2-back.drl' contains
    holes connecting layer pair: 'In2.Cu and B.Cu' (blind vias):
    =============================================================
    T1  0.152mm  0.0060"  (1 hole)

    Total plated holes count 1


Drill file 'FPGAs-Ard_RPi_BB-NPTH.drl' contains
    unplated through holes:
    =============================================================
    T1  0.650mm  0.0256"  (2 holes)  (with 1 slot)
    T2  0.850mm  0.0335"  (2 holes)
    T3  0.991mm  0.0390"  (24 holes)
    T4  2.375mm  0.0935"  (32 holes)

    Total unplated holes count 60
