#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Sat Sep 27 08:27:27 2025
# Process ID         : 15084
# Current directory  : C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-pulsegen
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent10676 C:\Users\emari\Desktop\mbv-axi-slave-ip-repo\vivado-axi-pulsegen\vivado-axi-pulsegen.xpr
# Log file           : C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-pulsegen/vivado.log
# Journal file       : C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-pulsegen\vivado.jou
# Running On         : Emanuel
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 5 3550H with Radeon Vega Mobile Gfx  
# CPU Frequency      : 2096 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 14968 MB
# Swap memory        : 9126 MB
# Total Virtual      : 24094 MB
# Available Virtual  : 7843 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-pulsegen/vivado-axi-pulsegen.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-pulsegen/vivado-axi-pulsegen.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:axi_pulsegen:1.0 axi_pulsegen_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_riscv_0 (Periph)} Slave {/axi_pulsegen_0/S00_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_pulsegen_0/S00_AXI]
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins axi_pulsegen_0/pulse_out]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_pulsegen_0/pulsegen_reset]
endgroup
regenerate_bd_layout
validate_bd_design
save_bd_design
remove_files  C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-pulsegen/vivado-axi-pulsegen.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper -files [get_files C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-pulsegen/vivado-axi-pulsegen.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-pulsegen/vivado-axi-pulsegen.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
reset_run design_1_axi_smc_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/emari/Desktop/mbv-axi-slave-ip-repo/vivado-axi-pulsegen/design_1_wrapper.xsa
