V 51
K 115263305400 buf13
Y 0
D 0 0 850 1100
Z 0
i 82
I 31 virtex:BUF 1 370 480 0 1 '
C 46 1 1 0
C 47 22 2 0
I 30 virtex:BUF 1 370 520 0 1 '
C 46 3 1 0
C 47 19 2 0
I 39 virtex:BUF 1 370 560 0 1 '
C 46 5 1 0
C 47 17 2 0
I 38 virtex:BUF 1 370 600 0 1 '
C 46 7 1 0
C 47 15 2 0
I 42 virtex:BUF 1 370 760 0 1 '
C 46 15 1 0
C 47 4 2 0
I 41 virtex:BUF 1 370 800 0 1 '
C 46 17 1 0
C 47 5 2 0
I 43 virtex:BUF 1 370 720 0 1 '
C 46 13 1 0
C 47 3 2 0
I 44 virtex:BUF 1 370 680 0 1 '
C 46 11 1 0
C 47 11 2 0
I 45 virtex:BUF 1 370 640 0 1 '
C 46 9 1 0
C 47 13 2 0
I 40 virtex:BUF 1 370 840 0 1 '
C 46 19 1 0
C 47 6 2 0
T 720 75 30 0 3 JRG
Q 14 0 0
T 30 40 10 0 3 drawn by KS
T 30 30 10 0 3 Copyright (c) 1993, Xilinx Inc.
T 700 30 10 0 3 A
T 710 50 10 0 9 1
T 640 50 10 0 9 2nd January 2003
N 46
J 440 490 2
J 640 490 9
J 440 530 2
J 640 530 11
J 440 570 2
J 640 570 11
J 440 610 2
J 640 610 11
J 440 650 2
J 640 650 11
J 440 690 2
J 640 690 11
J 440 730 2
J 640 730 11
J 440 770 2
J 640 770 11
J 440 810 2
J 640 810 11
J 440 850 2
J 640 850 11
J 640 890 9
J 750 890 7
S 1 2
L 600 490 10 0 3 0 1 0 O9
B 2 4
S 3 4
L 600 530 10 0 3 0 1 0 O8
B 4 6
S 5 6
L 600 570 10 0 3 0 1 0 O7
B 6 8
S 7 8
L 600 610 10 0 3 0 1 0 O6
B 8 10
S 9 10
L 600 650 10 0 3 0 1 0 O5
B 10 12
S 11 12
L 600 690 10 0 3 0 1 0 O4
B 12 14
S 13 14
L 600 730 10 0 3 0 1 0 O3
B 14 16
S 15 16
L 600 770 10 0 3 0 1 0 O2
B 16 18
S 17 18
L 600 810 10 0 3 0 1 0 O1
B 18 20
S 19 20
L 600 850 10 0 3 0 1 0 O0
B 20 21
B 21 22
L 680 900 20 0 3 0 1 0 O[9:0]
N 47
J 80 390 7
J 170 390 9
J 370 730 2
J 370 770 2
J 370 810 2
J 370 850 2
J 170 850 9
J 170 810 11
J 170 770 11
J 170 730 11
J 370 690 2
J 170 690 11
J 370 650 2
J 170 650 11
J 370 610 2
J 170 610 11
J 370 570 2
J 170 570 11
J 370 530 2
J 170 530 11
J 170 490 11
J 370 490 2
B 2 21
S 10 3
L 180 730 10 0 3 0 1 0 I3
S 9 4
L 180 770 10 0 3 0 1 0 I2
S 8 5
L 180 810 10 0 3 0 1 0 I1
S 7 6
L 180 850 10 0 3 0 1 0 I0
B 8 7
B 9 8
B 10 9
B 12 10
S 12 11
L 180 690 10 0 3 0 1 0 I4
B 14 12
S 14 13
L 180 650 10 0 3 0 1 0 I5
B 16 14
S 16 15
L 180 610 10 0 3 0 1 0 I6
B 18 16
S 18 17
L 180 570 10 0 3 0 1 0 I7
B 20 18
S 20 19
L 180 530 10 0 3 0 1 0 I8
B 21 20
S 21 22
L 180 490 10 0 3 0 1 0 I9
B 1 2
L 80 400 20 0 3 0 1 0 I[9:0]
I 48 virtex:ASHEETP 1 410 0 0 1 '
T 600 100 10 0 9 VIRTEX Family BUF10 Macro
T 555 80 10 0 9 10-Bit Buffer
E
