$version Generated by VerilatedVcd $end
$date Mon Jul  5 21:38:16 2021 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 ' clock $end
  $var wire  1 ( reset $end
  $scope module ShiftsTester $end
   $var wire  1 & REG $end
   $var wire  1 ' clock $end
   $var wire  1 # cntVal $end
   $var wire  1 ( reset $end
   $var wire  5 $ srs_0 [4:0] $end
   $var wire  5 % srs_1 [4:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
b00000 $
b00000 %
0&
0'
1(
#1
b10111 $
1'
#2
#3
#4
#5
#6
0'
#7
#8
#9
#10
0(
#11
1#
b10111 %
1'
#12
#13
#14
#15
#16
0'
#17
#18
#19
#20
#21
0#
b11000 $
1&
1'
#22
#23
#24
#25
#26
0'
#27
#28
#29
#30
