

================================================================
== Vivado HLS Report for 'rgb_to_bw'
================================================================
* Date:           Fri Nov 20 13:11:49 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        bw_hls_try4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.38|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      0|      9|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|      1|     86|    104|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      1|
|Register         |        -|      -|     42|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      1|    128|    114|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      1|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------+---------------------------------------+---------+-------+----+-----+
    |                 Instance                 |                 Module                | BRAM_18K| DSP48E| FF | LUT |
    +------------------------------------------+---------------------------------------+---------+-------+----+-----+
    |rgb_to_bw_AXILiteS_s_axi_U                |rgb_to_bw_AXILiteS_s_axi               |        0|      0|  86|  104|
    |rgb_to_bw_am_addmul_9ns_8ns_12ns_22_1_U1  |rgb_to_bw_am_addmul_9ns_8ns_12ns_22_1  |        0|      1|   0|    0|
    +------------------------------------------+---------------------------------------+---------+-------+----+-----+
    |Total                                     |                                       |        0|      1|  86|  104|
    +------------------------------------------+---------------------------------------+---------+-------+----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+-------+---+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_58_p2  |     +    |      0|  0|   9|           9|           9|
    +---------------+----------+-------+---+----+------------+------------+
    |Total          |          |      0|  0|   9|           9|           9|
    +---------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |   1|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   3|   0|    3|          0|
    |green_read_reg_87  |   8|   0|    8|          0|
    |mul_reg_97         |  22|   0|   22|          0|
    |tmp1_reg_92        |   9|   0|    9|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  42|   0|   42|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |   rgb_to_bw  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   rgb_to_bw  | return value |
|interrupt               | out |    1| ap_ctrl_hs |   rgb_to_bw  | return value |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 2.72ns
ST_1: blue_read [1/1] 1.00ns
:5  %blue_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %blue) nounwind

ST_1: green_read [1/1] 1.00ns
:6  %green_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %green) nounwind

ST_1: red_read [1/1] 1.00ns
:7  %red_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %red) nounwind

ST_1: tmp_cast [1/1] 0.00ns
:8  %tmp_cast = zext i8 %blue_read to i9

ST_1: tmp_2_cast [1/1] 0.00ns
:12  %tmp_2_cast = zext i8 %red_read to i9

ST_1: tmp1 [1/1] 1.72ns
:15  %tmp1 = add i9 %tmp_2_cast, %tmp_cast


 <State 2>: 6.38ns
ST_2: tmp_1_cast [1/1] 0.00ns
:10  %tmp_1_cast = zext i8 %green_read to i10

ST_2: tmp1_cast [1/1] 0.00ns
:16  %tmp1_cast = zext i9 %tmp1 to i10

ST_2: tmp_4 [1/1] 0.00ns
:17  %tmp_4 = add i10 %tmp1_cast, %tmp_1_cast

ST_2: zext_cast [1/1] 0.00ns
:18  %zext_cast = zext i10 %tmp_4 to i22

ST_2: mul [1/1] 6.38ns
:19  %mul = mul i22 %zext_cast, 1366


 <State 3>: 0.00ns
ST_3: stg_15 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8 %red) nounwind, !map !0

ST_3: stg_16 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8 %green) nounwind, !map !6

ST_3: stg_17 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8 %blue) nounwind, !map !10

ST_3: stg_18 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8 0) nounwind, !map !14

ST_3: stg_19 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @rgb_to_bw_str) nounwind

ST_3: stg_20 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i8 %blue, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: stg_21 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i8 %green, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: stg_22 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface(i8 %red, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: stg_23 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: tmp_6 [1/1] 0.00ns
:20  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i22.i32.i32(i22 %mul, i32 12, i32 19)

ST_3: stg_25 [1/1] 0.00ns
:21  ret i8 %tmp_6



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ red]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f513a9c20e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ green]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f513a959440; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ blue]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f513ac53d90; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
blue_read  (read         ) [ 0000]
green_read (read         ) [ 0010]
red_read   (read         ) [ 0000]
tmp_cast   (zext         ) [ 0000]
tmp_2_cast (zext         ) [ 0000]
tmp1       (add          ) [ 0010]
tmp_1_cast (zext         ) [ 0000]
tmp1_cast  (zext         ) [ 0000]
tmp_4      (add          ) [ 0000]
zext_cast  (zext         ) [ 0000]
mul        (mul          ) [ 0001]
stg_15     (specbitsmap  ) [ 0000]
stg_16     (specbitsmap  ) [ 0000]
stg_17     (specbitsmap  ) [ 0000]
stg_18     (specbitsmap  ) [ 0000]
stg_19     (spectopmodule) [ 0000]
stg_20     (specinterface) [ 0000]
stg_21     (specinterface) [ 0000]
stg_22     (specinterface) [ 0000]
stg_23     (specinterface) [ 0000]
tmp_6      (partselect   ) [ 0000]
stg_25     (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="red">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="red"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="green">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="green"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="blue">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blue"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb_to_bw_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="blue_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="8" slack="0"/>
<pin id="34" dir="0" index="1" bw="8" slack="0"/>
<pin id="35" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="blue_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="green_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="8" slack="0"/>
<pin id="40" dir="0" index="1" bw="8" slack="0"/>
<pin id="41" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="green_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="red_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="8" slack="0"/>
<pin id="46" dir="0" index="1" bw="8" slack="0"/>
<pin id="47" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="red_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="tmp_cast_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_2_cast_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="tmp1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_1_cast_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="1"/>
<pin id="66" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="tmp1_cast_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="9" slack="1"/>
<pin id="69" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_6_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="22" slack="1"/>
<pin id="73" dir="0" index="2" bw="5" slack="0"/>
<pin id="74" dir="0" index="3" bw="6" slack="0"/>
<pin id="75" dir="1" index="4" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="79" class="1007" name="grp_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="9" slack="0"/>
<pin id="81" dir="0" index="1" bw="8" slack="0"/>
<pin id="82" dir="0" index="2" bw="12" slack="0"/>
<pin id="83" dir="1" index="3" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="tmp_4/2 mul/2 zext_cast/2 "/>
</bind>
</comp>

<comp id="87" class="1005" name="green_read_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="1"/>
<pin id="89" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="green_read "/>
</bind>
</comp>

<comp id="92" class="1005" name="tmp1_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="9" slack="1"/>
<pin id="94" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="97" class="1005" name="mul_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="22" slack="1"/>
<pin id="99" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="4" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="53"><net_src comp="32" pin="2"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="44" pin="2"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="54" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="50" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="28" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="78"><net_src comp="30" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="84"><net_src comp="67" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="64" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="79" pin=2"/></net>

<net id="90"><net_src comp="38" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="95"><net_src comp="58" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="100"><net_src comp="79" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="70" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		tmp1 : 1
	State 2
		tmp_4 : 1
		zext_cast : 2
		mul : 3
	State 3
		stg_25 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|    add   |       tmp1_fu_58      |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|  addmul  |       grp_fu_79       |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |  blue_read_read_fu_32 |    0    |    0    |    0    |
|   read   | green_read_read_fu_38 |    0    |    0    |    0    |
|          |  red_read_read_fu_44  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     tmp_cast_fu_50    |    0    |    0    |    0    |
|   zext   |    tmp_2_cast_fu_54   |    0    |    0    |    0    |
|          |    tmp_1_cast_fu_64   |    0    |    0    |    0    |
|          |    tmp1_cast_fu_67    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|      tmp_6_fu_70      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|green_read_reg_87|    8   |
|    mul_reg_97   |   22   |
|   tmp1_reg_92   |    9   |
+-----------------+--------+
|      Total      |   39   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |    0   |    8   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   39   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   39   |    8   |
+-----------+--------+--------+--------+
