Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc6slx45-2-csg324

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/apps/makestuff/swled/templates/harness.vhdl" into library work
Parsing VHDL file "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/libs/makestuff/comm-fpga/fx2/vhdl/comm_fpga_fx2.vhdl" into library work
Parsing entity <comm_fpga_fx2>.
Parsing architecture <rtl> of entity <comm_fpga_fx2>.
Parsing VHDL file "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/apps/makestuff/swled/templates/fx2all/vhdl/top_level.vhdl" into library work
Parsing entity <top_level>.
Parsing architecture <structural> of entity <top_level>.
Parsing VHDL file "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/libs/makestuff/seven-seg/vhdl/seven_seg.vhdl" into library work
Parsing entity <seven_seg>.
Parsing architecture <rtl> of entity <seven_seg>.
Parsing VHDL file "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/apps/makestuff/swled/cksum/vhdl/cksum_rtl.vhdl" into library work
Parsing entity <mod_swled>.
Parsing architecture <rtl> of entity <mod_swled>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_level> (architecture <structural>) from library <work>.
WARNING:HDLCompiler:871 - "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/apps/makestuff/swled/templates/fx2all/vhdl/top_level.vhdl" Line 91: Using initial value '0' for start_decrypt since it is never assigned
WARNING:HDLCompiler:871 - "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/apps/makestuff/swled/templates/fx2all/vhdl/top_level.vhdl" Line 92: Using initial value "0000000000000000000000000000000000000000000000000000000000000000" for encrypted_response since it is never assigned
WARNING:HDLCompiler:871 - "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/apps/makestuff/swled/templates/fx2all/vhdl/top_level.vhdl" Line 101: Using initial value "00000000" for n2000 since it is never assigned
WARNING:HDLCompiler:871 - "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/apps/makestuff/swled/templates/fx2all/vhdl/top_level.vhdl" Line 102: Using initial value "00000000" for n1000 since it is never assigned
WARNING:HDLCompiler:871 - "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/apps/makestuff/swled/templates/fx2all/vhdl/top_level.vhdl" Line 103: Using initial value "00000000" for n500 since it is never assigned
WARNING:HDLCompiler:871 - "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/apps/makestuff/swled/templates/fx2all/vhdl/top_level.vhdl" Line 104: Using initial value "00000000" for n100 since it is never assigned

Elaborating entity <comm_fpga_fx2> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:89 - "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/apps/makestuff/swled/templates/fx2all/vhdl/top_level.vhdl" Line 39: <debouncer> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/apps/makestuff/swled/templates/fx2all/vhdl/top_level.vhdl" Line 45: <encrypter> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/apps/makestuff/swled/templates/fx2all/vhdl/top_level.vhdl" Line 54: <decrypter> remains a black-box since it has no binding entity.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_level>.
    Related source file is "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/apps/makestuff/swled/templates/fx2all/vhdl/top_level.vhdl".
INFO:Xst:3210 - "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/apps/makestuff/swled/templates/fx2all/vhdl/top_level.vhdl" line 113: Output port <h2fData_out> of the instance <comm_fpga_fx2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/apps/makestuff/swled/templates/fx2all/vhdl/top_level.vhdl" line 113: Output port <h2fValid_out> of the instance <comm_fpga_fx2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/apps/makestuff/swled/templates/fx2all/vhdl/top_level.vhdl" line 149: Output port <button_deb> of the instance <done_debouncer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/apps/makestuff/swled/templates/fx2all/vhdl/top_level.vhdl" line 167: Output port <plaintext> of the instance <decrypt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/apps/makestuff/swled/templates/fx2all/vhdl/top_level.vhdl" line 167: Output port <done> of the instance <decrypt> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <main_process.input_taken_already>.
    Found 1-bit register for signal <main_process.adequate_cash_in_atm>.
    Found 4-bit register for signal <main_process.input_byte_count>.
    Found 64-bit register for signal <main_process.input_eight_bytes>.
    Found 3-bit register for signal <system_state>.
    Found 8-bit register for signal <f2hData>.
    Found 64-bit register for signal <en_input>.
    Found 1-bit register for signal <start_encrypt>.
    Found finite state machine <FSM_0> for signal <system_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | fx2Clk_in (rising_edge)                        |
    | Reset              | debounced_reset (positive)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <n0232> created at line 251.
    Found 7-bit subtractor for signal <GND_4_o_GND_4_o_sub_8_OUT<6:0>> created at line 247.
    Found 1-bit tristate buffer for signal <fx2Addr_out<0>> created at line 10
    Found 4-bit comparator greater for signal <main_process.input_byte_count[3]_PWR_4_o_LessThan_6_o> created at line 243
    Found 8-bit comparator greater for signal <GND_4_o_main_process.input_eight_bytes[39]_LessThan_101_o> created at line 274
    Found 8-bit comparator greater for signal <GND_4_o_main_process.input_eight_bytes[47]_LessThan_102_o> created at line 275
    Found 8-bit comparator greater for signal <GND_4_o_main_process.input_eight_bytes[55]_LessThan_103_o> created at line 276
    Found 8-bit comparator greater for signal <GND_4_o_main_process.input_eight_bytes[63]_LessThan_104_o> created at line 277
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 143 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  77 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <top_level> synthesized.

Synthesizing Unit <comm_fpga_fx2>.
    Related source file is "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/libs/makestuff/comm-fpga/fx2/vhdl/comm_fpga_fx2.vhdl".
    Found 17-bit register for signal <count>.
    Found 7-bit register for signal <chanAddr>.
    Found 1-bit register for signal <isWrite>.
    Found 1-bit register for signal <isAligned>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 19                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_in (rising_edge)                           |
    | Power Up State     | s_reset                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit subtractor for signal <GND_6_o_GND_6_o_sub_21_OUT<16:0>> created at line 1308.
    Found 1-bit tristate buffer for signal <fifoOp<1>> created at line 106
    Found 1-bit tristate buffer for signal <fifoOp<0>> created at line 106
    Found 1-bit tristate buffer for signal <fx2PktEnd_out> created at line 106
    Found 1-bit tristate buffer for signal <fx2FifoSel_out> created at line 106
    Found 1-bit tristate buffer for signal <fx2Data_io<7>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<6>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<5>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<4>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<3>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<2>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<1>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<0>> created at line 233
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred  27 Multiplexer(s).
	inferred  12 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <comm_fpga_fx2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 17-bit subtractor                                     : 1
 5-bit adder                                           : 1
 7-bit subtractor                                      : 1
# Registers                                            : 11
 1-bit register                                        : 5
 17-bit register                                       : 1
 4-bit register                                        : 1
 64-bit register                                       : 2
 7-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 5
 4-bit comparator greater                              : 1
 8-bit comparator greater                              : 4
# Multiplexers                                         : 104
 1-bit 2-to-1 multiplexer                              : 86
 17-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 15
# Tristates                                            : 13
 1-bit tristate buffer                                 : 13
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <top_level>.
The following registers are absorbed into counter <main_process.input_byte_count>: 1 register on signal <main_process.input_byte_count>.
Unit <top_level> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 17-bit subtractor                                     : 1
 4-bit adder                                           : 1
 7-bit subtractor                                      : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 165
 Flip-Flops                                            : 165
# Comparators                                          : 5
 4-bit comparator greater                              : 1
 8-bit comparator greater                              : 4
# Multiplexers                                         : 104
 1-bit 2-to-1 multiplexer                              : 86
 17-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 15
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <system_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 011   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <comm_fpga_fx2/FSM_1> on signal <state[1:4]> with user encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 s_reset                | 0000
 s_idle                 | 0001
 s_get_count0           | 0010
 s_get_count1           | 0011
 s_begin_write          | 0100
 s_write                | 0101
 s_end_write_aligned    | 0110
 s_end_write_nonaligned | 0111
 s_read                 | 1000
------------------------------------

Optimizing unit <top_level> ...
INFO:Xst:2261 - The FF/Latch <system_state_FSM_FFd1> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <main_process.input_byte_count_3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 1.
FlipFlop comm_fpga_fx2/chanAddr_0 has been replicated 1 time(s)
FlipFlop comm_fpga_fx2/chanAddr_1 has been replicated 1 time(s)
FlipFlop comm_fpga_fx2/state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop comm_fpga_fx2/state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop comm_fpga_fx2/state_FSM_FFd3 has been replicated 1 time(s)
FlipFlop comm_fpga_fx2/state_FSM_FFd4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 180
 Flip-Flops                                            : 180

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 281
#      GND                         : 1
#      INV                         : 18
#      LUT1                        : 1
#      LUT2                        : 12
#      LUT3                        : 8
#      LUT4                        : 12
#      LUT5                        : 27
#      LUT6                        : 168
#      MUXCY                       : 16
#      VCC                         : 1
#      XORCY                       : 17
# FlipFlops/Latches                : 180
#      FD                          : 10
#      FDC                         : 4
#      FDCE                        : 67
#      FDE                         : 99
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 29
#      IBUF                        : 15
#      IOBUF                       : 8
#      OBUFT                       : 6
# Others                           : 6
#      debouncer                   : 4
#      decrypter                   : 1
#      encrypter                   : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             180  out of  54576     0%  
 Number of Slice LUTs:                  246  out of  27288     0%  
    Number used as Logic:               246  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    316
   Number with an unused Flip Flop:     136  out of    316    43%  
   Number with an unused LUT:            70  out of    316    22%  
   Number of fully used LUT-FF pairs:   110  out of    316    34%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          49
 Number of bonded IOBs:                  29  out of    218    13%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
fx2Clk_in                          | IBUF+BUFG              | 180   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.710ns (Maximum Frequency: 149.031MHz)
   Minimum input arrival time before clock: 7.485ns
   Maximum output required time after clock: 6.733ns
   Maximum combinational path delay: 6.864ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fx2Clk_in'
  Clock period: 6.710ns (frequency: 149.031MHz)
  Total number of paths / destination ports: 2799 / 328
-------------------------------------------------------------------------
Delay:               6.710ns (Levels of Logic = 5)
  Source:            comm_fpga_fx2/state_FSM_FFd2_1 (FF)
  Destination:       f2hData_2 (FF)
  Source Clock:      fx2Clk_in rising
  Destination Clock: fx2Clk_in rising

  Data Path: comm_fpga_fx2/state_FSM_FFd2_1 to f2hData_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.958  comm_fpga_fx2/state_FSM_FFd2_1 (comm_fpga_fx2/state_FSM_FFd2_1)
     LUT4:I0->O           18   0.254   1.235  comm_fpga_fx2/_n0136<3>1 (comm_fpga_fx2/_n0136)
     LUT6:I5->O           10   0.254   1.008  GND_4_o_f2hReady_AND_10_o11_2 (GND_4_o_f2hReady_AND_10_o11_1)
     LUT5:I4->O            1   0.254   0.958  Mmux__n0239246 (Mmux__n0239245)
     LUT6:I2->O            1   0.254   0.682  Mmux__n0239249 (Mmux__n0239248)
     LUT6:I5->O            1   0.254   0.000  Mmux__n02392410 (_n0239<5>)
     FDE:D                     0.074          f2hData_5
    ----------------------------------------
    Total                      6.710ns (1.869ns logic, 4.841ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 665 / 412
-------------------------------------------------------------------------
Offset:              7.485ns (Levels of Logic = 6)
  Source:            fx2GotRoom_in (PAD)
  Destination:       f2hData_2 (FF)
  Destination Clock: fx2Clk_in rising

  Data Path: fx2GotRoom_in to f2hData_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.328   1.511  fx2GotRoom_in_IBUF (fx2GotRoom_in_IBUF)
     LUT4:I0->O            8   0.254   1.052  GND_4_o_f2hReady_AND_17_o_SW0 (N40)
     LUT6:I4->O            1   0.250   0.790  Mmux__n0239128_SW0 (N68)
     LUT6:I4->O            1   0.250   0.790  Mmux__n0239128 (Mmux__n0239128)
     LUT6:I4->O            1   0.250   0.682  Mmux__n0239129 (Mmux__n0239129)
     LUT6:I5->O            1   0.254   0.000  Mmux__n02391210 (_n0239<2>)
     FDE:D                     0.074          f2hData_2
    ----------------------------------------
    Total                      7.485ns (2.660ns logic, 4.825ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 178 / 79
-------------------------------------------------------------------------
Offset:              6.733ns (Levels of Logic = 2)
  Source:            comm_fpga_fx2/state_FSM_FFd4 (FF)
  Destination:       fx2Data_io<7> (PAD)
  Source Clock:      fx2Clk_in rising

  Data Path: comm_fpga_fx2/state_FSM_FFd4 to fx2Data_io<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              39   0.525   2.067  comm_fpga_fx2/state_FSM_FFd4 (comm_fpga_fx2/state_FSM_FFd4)
     LUT5:I0->O            9   0.254   0.975  comm_fpga_fx2/f2hReady_out_inv1 (comm_fpga_fx2/f2hReady_out_inv)
     OBUFT:I->O                2.912          fx2Write_out_OBUFT (fx2Write_out)
    ----------------------------------------
    Total                      6.733ns (3.691ns logic, 3.042ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 31 / 23
-------------------------------------------------------------------------
Delay:               6.864ns (Levels of Logic = 3)
  Source:            fx2GotData_in (PAD)
  Destination:       fx2Read_out (PAD)

  Data Path: fx2GotData_in to fx2Read_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            27   1.328   1.664  fx2GotData_in_IBUF (fx2GotData_in_IBUF)
     LUT5:I2->O            2   0.235   0.725  comm_fpga_fx2/Mmux_state[3]_GND_6_o_Mux_44_o11 (fx2Read_out_OBUFT)
     OBUFT:I->O                2.912          fx2Read_out_OBUFT (fx2Read_out)
    ----------------------------------------
    Total                      6.864ns (4.475ns logic, 2.389ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |    6.710|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.85 secs
 
--> 


Total memory usage is 394088 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    6 (   0 filtered)

