Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Sun Dec  8 15:37:03 2019
| Host             : DESKTOP-V61H4BB running 64-bit major release  (build 9200)
| Command          : report_power -file CNTxALU_power_routed.rpt -pb CNTxALU_power_summary_routed.pb -rpx CNTxALU_power_routed.rpx
| Design           : CNTxALU
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.248        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.175        |
| Device Static (W)        | 0.073        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 83.8         |
| Junction Temperature (C) | 26.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.010 |        8 |       --- |             --- |
| Slice Logic              |     0.010 |     4906 |       --- |             --- |
|   LUT as Logic           |     0.008 |     1840 |     20800 |            8.85 |
|   LUT as Distributed RAM |    <0.001 |       64 |      9600 |            0.67 |
|   CARRY4                 |    <0.001 |      119 |      8150 |            1.46 |
|   Register               |    <0.001 |     1693 |     41600 |            4.07 |
|   F7/F8 Muxes            |    <0.001 |      112 |     32600 |            0.34 |
|   LUT as Shift Register  |    <0.001 |       90 |      9600 |            0.94 |
|   Others                 |    <0.001 |      487 |       --- |             --- |
| Signals                  |     0.011 |     3422 |       --- |             --- |
| Block RAM                |     0.007 |       16 |        50 |           32.00 |
| MMCM                     |     0.106 |        1 |         5 |           20.00 |
| I/O                      |     0.031 |       47 |       106 |           44.34 |
| Static Power             |     0.073 |          |           |                 |
| Total                    |     0.248 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.048 |       0.038 |      0.010 |
| Vccaux    |       1.800 |     0.072 |       0.060 |      0.013 |
| Vcco33    |       3.300 |     0.010 |       0.009 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------+---------------------------------------------------+-----------------+
| Clock                                                     | Domain                                            | Constraint (ns) |
+-----------------------------------------------------------+---------------------------------------------------+-----------------+
| ALU/ALU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | ALU/ALU_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK            |            33.3 |
| ALU/ALU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | ALU/ALU_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE |            33.3 |
| clk_out1_ALU_clk_wiz_1_0                                  | ALU/ALU_i/clk_wiz_1/inst/clk_out1_ALU_clk_wiz_1_0 |            10.0 |
| clkfbout_ALU_clk_wiz_1_0                                  | ALU/ALU_i/clk_wiz_1/inst/clkfbout_ALU_clk_wiz_1_0 |            10.0 |
| sys_clk_pin                                               | clk_100MHz                                        |            10.0 |
| sys_clk_pin                                               | clk_100MHz_IBUF                                   |            10.0 |
+-----------------------------------------------------------+---------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| CNTxALU                         |     0.175 |
|   ALU                           |     0.132 |
|     ALU_i                       |     0.132 |
|       axi_gpio_0                |     0.002 |
|       clk_wiz_1                 |     0.106 |
|       microblaze_0              |     0.014 |
|       microblaze_0_local_memory |     0.007 |
|   SSEG                          |     0.001 |
|   TxC                           |     0.008 |
+---------------------------------+-----------+


