{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 18 01:28:00 2015 " "Info: Processing started: Wed Nov 18 01:28:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DP -c DP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DP -c DP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "DP.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/DP.v" 2 -1 0 } } { "c:/js/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/js/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock memory RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~portb_address_reg0 register nBitsRegister:Areg\|Q\[4\] 130.99 MHz 7.634 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 130.99 MHz between source memory \"RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination register \"nBitsRegister:Areg\|Q\[4\]\" (period= 7.634 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.318 ns + Longest memory register " "Info: + Longest memory to register delay is 7.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X41_Y12 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y12; Fanout = 8; MEM Node = 'RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_tif1.tdf" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/db/altsyncram_tif1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|q_b\[3\] 2 MEM M4K_X41_Y12 3 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X41_Y12; Fanout = 3; MEM Node = 'RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|q_b\[3\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[3] } "NODE_NAME" } } { "db/altsyncram_tif1.tdf" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/db/altsyncram_tif1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.515 ns) + CELL(0.178 ns) 4.067 ns SubOrAdd:SubAdd\|Add0~789 3 COMB LCCOMB_X42_Y12_N20 2 " "Info: 3: + IC(0.515 ns) + CELL(0.178 ns) = 4.067 ns; Loc. = LCCOMB_X42_Y12_N20; Fanout = 2; COMB Node = 'SubOrAdd:SubAdd\|Add0~789'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[3] SubOrAdd:SubAdd|Add0~789 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.495 ns) 5.399 ns SubOrAdd:SubAdd\|Add0~797 4 COMB LCCOMB_X40_Y12_N10 2 " "Info: 4: + IC(0.837 ns) + CELL(0.495 ns) = 5.399 ns; Loc. = LCCOMB_X40_Y12_N10; Fanout = 2; COMB Node = 'SubOrAdd:SubAdd\|Add0~797'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { SubOrAdd:SubAdd|Add0~789 SubOrAdd:SubAdd|Add0~797 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.857 ns SubOrAdd:SubAdd\|Add0~798 5 COMB LCCOMB_X40_Y12_N12 1 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 5.857 ns; Loc. = LCCOMB_X40_Y12_N12; Fanout = 1; COMB Node = 'SubOrAdd:SubAdd\|Add0~798'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { SubOrAdd:SubAdd|Add0~797 SubOrAdd:SubAdd|Add0~798 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.571 ns) + CELL(0.322 ns) 6.750 ns SubOrAdd:SubAdd\|Add0~812 6 COMB LCCOMB_X39_Y12_N0 1 " "Info: 6: + IC(0.571 ns) + CELL(0.322 ns) = 6.750 ns; Loc. = LCCOMB_X39_Y12_N0; Fanout = 1; COMB Node = 'SubOrAdd:SubAdd\|Add0~812'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { SubOrAdd:SubAdd|Add0~798 SubOrAdd:SubAdd|Add0~812 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 7.222 ns SubOrAdd:SubAdd\|Add0~813 7 COMB LCCOMB_X39_Y12_N6 1 " "Info: 7: + IC(0.294 ns) + CELL(0.178 ns) = 7.222 ns; Loc. = LCCOMB_X39_Y12_N6; Fanout = 1; COMB Node = 'SubOrAdd:SubAdd\|Add0~813'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { SubOrAdd:SubAdd|Add0~812 SubOrAdd:SubAdd|Add0~813 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.318 ns nBitsRegister:Areg\|Q\[4\] 8 REG LCFF_X39_Y12_N7 5 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 7.318 ns; Loc. = LCFF_X39_Y12_N7; Fanout = 5; REG Node = 'nBitsRegister:Areg\|Q\[4\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { SubOrAdd:SubAdd|Add0~813 nBitsRegister:Areg|Q[4] } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.101 ns ( 69.70 % ) " "Info: Total cell delay = 5.101 ns ( 69.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.217 ns ( 30.30 % ) " "Info: Total interconnect delay = 2.217 ns ( 30.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.318 ns" { RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[3] SubOrAdd:SubAdd|Add0~789 SubOrAdd:SubAdd|Add0~797 SubOrAdd:SubAdd|Add0~798 SubOrAdd:SubAdd|Add0~812 SubOrAdd:SubAdd|Add0~813 nBitsRegister:Areg|Q[4] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.318 ns" { RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 {} RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[3] {} SubOrAdd:SubAdd|Add0~789 {} SubOrAdd:SubAdd|Add0~797 {} SubOrAdd:SubAdd|Add0~798 {} SubOrAdd:SubAdd|Add0~812 {} SubOrAdd:SubAdd|Add0~813 {} nBitsRegister:Areg|Q[4] {} } { 0.000ns 0.000ns 0.515ns 0.837ns 0.000ns 0.571ns 0.294ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.495ns 0.458ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.120 ns - Smallest " "Info: - Smallest clock skew is -0.120 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.858 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "DP.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/DP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "DP.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/DP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.858 ns nBitsRegister:Areg\|Q\[4\] 3 REG LCFF_X39_Y12_N7 5 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X39_Y12_N7; Fanout = 5; REG Node = 'nBitsRegister:Areg\|Q\[4\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { Clock~clkctrl nBitsRegister:Areg|Q[4] } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.96 % ) " "Info: Total cell delay = 1.628 ns ( 56.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.04 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { Clock Clock~clkctrl nBitsRegister:Areg|Q[4] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { Clock {} Clock~combout {} Clock~clkctrl {} nBitsRegister:Areg|Q[4] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.978 ns - Longest memory " "Info: - Longest clock path from clock \"Clock\" to source memory is 2.978 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "DP.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/DP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "DP.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/DP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.783 ns) 2.978 ns RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X41_Y12 8 " "Info: 3: + IC(0.931 ns) + CELL(0.783 ns) = 2.978 ns; Loc. = M4K_X41_Y12; Fanout = 8; MEM Node = 'RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { Clock~clkctrl RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_tif1.tdf" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/db/altsyncram_tif1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 60.75 % ) " "Info: Total cell delay = 1.809 ns ( 60.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.169 ns ( 39.25 % ) " "Info: Total interconnect delay = 1.169 ns ( 39.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.978 ns" { Clock Clock~clkctrl RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.978 ns" { Clock {} Clock~combout {} Clock~clkctrl {} RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.931ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { Clock Clock~clkctrl nBitsRegister:Areg|Q[4] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { Clock {} Clock~combout {} Clock~clkctrl {} nBitsRegister:Areg|Q[4] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.978 ns" { Clock Clock~clkctrl RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.978 ns" { Clock {} Clock~combout {} Clock~clkctrl {} RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.931ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_tif1.tdf" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/db/altsyncram_tif1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.318 ns" { RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[3] SubOrAdd:SubAdd|Add0~789 SubOrAdd:SubAdd|Add0~797 SubOrAdd:SubAdd|Add0~798 SubOrAdd:SubAdd|Add0~812 SubOrAdd:SubAdd|Add0~813 nBitsRegister:Areg|Q[4] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.318 ns" { RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 {} RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[3] {} SubOrAdd:SubAdd|Add0~789 {} SubOrAdd:SubAdd|Add0~797 {} SubOrAdd:SubAdd|Add0~798 {} SubOrAdd:SubAdd|Add0~812 {} SubOrAdd:SubAdd|Add0~813 {} nBitsRegister:Areg|Q[4] {} } { 0.000ns 0.000ns 0.515ns 0.837ns 0.000ns 0.571ns 0.294ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.495ns 0.458ns 0.322ns 0.178ns 0.096ns } "" } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { Clock Clock~clkctrl nBitsRegister:Areg|Q[4] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { Clock {} Clock~combout {} Clock~clkctrl {} nBitsRegister:Areg|Q[4] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.978 ns" { Clock Clock~clkctrl RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.978 ns" { Clock {} Clock~combout {} Clock~clkctrl {} RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.931ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "nBitsRegister:Areg\|Q\[4\] Sub Clock 7.122 ns register " "Info: tsu for register \"nBitsRegister:Areg\|Q\[4\]\" (data pin = \"Sub\", clock pin = \"Clock\") is 7.122 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.018 ns + Longest pin register " "Info: + Longest pin to register delay is 10.018 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns Sub 1 PIN PIN_N21 9 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N21; Fanout = 9; PIN Node = 'Sub'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sub } "NODE_NAME" } } { "DP.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/DP.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.581 ns) + CELL(0.322 ns) 6.767 ns SubOrAdd:SubAdd\|Add0~789 2 COMB LCCOMB_X42_Y12_N20 2 " "Info: 2: + IC(5.581 ns) + CELL(0.322 ns) = 6.767 ns; Loc. = LCCOMB_X42_Y12_N20; Fanout = 2; COMB Node = 'SubOrAdd:SubAdd\|Add0~789'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.903 ns" { Sub SubOrAdd:SubAdd|Add0~789 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.495 ns) 8.099 ns SubOrAdd:SubAdd\|Add0~797 3 COMB LCCOMB_X40_Y12_N10 2 " "Info: 3: + IC(0.837 ns) + CELL(0.495 ns) = 8.099 ns; Loc. = LCCOMB_X40_Y12_N10; Fanout = 2; COMB Node = 'SubOrAdd:SubAdd\|Add0~797'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { SubOrAdd:SubAdd|Add0~789 SubOrAdd:SubAdd|Add0~797 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.557 ns SubOrAdd:SubAdd\|Add0~798 4 COMB LCCOMB_X40_Y12_N12 1 " "Info: 4: + IC(0.000 ns) + CELL(0.458 ns) = 8.557 ns; Loc. = LCCOMB_X40_Y12_N12; Fanout = 1; COMB Node = 'SubOrAdd:SubAdd\|Add0~798'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { SubOrAdd:SubAdd|Add0~797 SubOrAdd:SubAdd|Add0~798 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.571 ns) + CELL(0.322 ns) 9.450 ns SubOrAdd:SubAdd\|Add0~812 5 COMB LCCOMB_X39_Y12_N0 1 " "Info: 5: + IC(0.571 ns) + CELL(0.322 ns) = 9.450 ns; Loc. = LCCOMB_X39_Y12_N0; Fanout = 1; COMB Node = 'SubOrAdd:SubAdd\|Add0~812'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { SubOrAdd:SubAdd|Add0~798 SubOrAdd:SubAdd|Add0~812 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 9.922 ns SubOrAdd:SubAdd\|Add0~813 6 COMB LCCOMB_X39_Y12_N6 1 " "Info: 6: + IC(0.294 ns) + CELL(0.178 ns) = 9.922 ns; Loc. = LCCOMB_X39_Y12_N6; Fanout = 1; COMB Node = 'SubOrAdd:SubAdd\|Add0~813'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { SubOrAdd:SubAdd|Add0~812 SubOrAdd:SubAdd|Add0~813 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 10.018 ns nBitsRegister:Areg\|Q\[4\] 7 REG LCFF_X39_Y12_N7 5 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 10.018 ns; Loc. = LCFF_X39_Y12_N7; Fanout = 5; REG Node = 'nBitsRegister:Areg\|Q\[4\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { SubOrAdd:SubAdd|Add0~813 nBitsRegister:Areg|Q[4] } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.735 ns ( 27.30 % ) " "Info: Total cell delay = 2.735 ns ( 27.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.283 ns ( 72.70 % ) " "Info: Total interconnect delay = 7.283 ns ( 72.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.018 ns" { Sub SubOrAdd:SubAdd|Add0~789 SubOrAdd:SubAdd|Add0~797 SubOrAdd:SubAdd|Add0~798 SubOrAdd:SubAdd|Add0~812 SubOrAdd:SubAdd|Add0~813 nBitsRegister:Areg|Q[4] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.018 ns" { Sub {} Sub~combout {} SubOrAdd:SubAdd|Add0~789 {} SubOrAdd:SubAdd|Add0~797 {} SubOrAdd:SubAdd|Add0~798 {} SubOrAdd:SubAdd|Add0~812 {} SubOrAdd:SubAdd|Add0~813 {} nBitsRegister:Areg|Q[4] {} } { 0.000ns 0.000ns 5.581ns 0.837ns 0.000ns 0.571ns 0.294ns 0.000ns } { 0.000ns 0.864ns 0.322ns 0.495ns 0.458ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.858 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "DP.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/DP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "DP.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/DP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.858 ns nBitsRegister:Areg\|Q\[4\] 3 REG LCFF_X39_Y12_N7 5 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X39_Y12_N7; Fanout = 5; REG Node = 'nBitsRegister:Areg\|Q\[4\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { Clock~clkctrl nBitsRegister:Areg|Q[4] } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.96 % ) " "Info: Total cell delay = 1.628 ns ( 56.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.04 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { Clock Clock~clkctrl nBitsRegister:Areg|Q[4] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { Clock {} Clock~combout {} Clock~clkctrl {} nBitsRegister:Areg|Q[4] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.018 ns" { Sub SubOrAdd:SubAdd|Add0~789 SubOrAdd:SubAdd|Add0~797 SubOrAdd:SubAdd|Add0~798 SubOrAdd:SubAdd|Add0~812 SubOrAdd:SubAdd|Add0~813 nBitsRegister:Areg|Q[4] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.018 ns" { Sub {} Sub~combout {} SubOrAdd:SubAdd|Add0~789 {} SubOrAdd:SubAdd|Add0~797 {} SubOrAdd:SubAdd|Add0~798 {} SubOrAdd:SubAdd|Add0~812 {} SubOrAdd:SubAdd|Add0~813 {} nBitsRegister:Areg|Q[4] {} } { 0.000ns 0.000ns 5.581ns 0.837ns 0.000ns 0.571ns 0.294ns 0.000ns } { 0.000ns 0.864ns 0.322ns 0.495ns 0.458ns 0.322ns 0.178ns 0.096ns } "" } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { Clock Clock~clkctrl nBitsRegister:Areg|Q[4] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { Clock {} Clock~combout {} Clock~clkctrl {} nBitsRegister:Areg|Q[4] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock Aeq0 nBitsRegister:Areg\|Q\[4\] 9.414 ns register " "Info: tco from clock \"Clock\" to destination pin \"Aeq0\" through register \"nBitsRegister:Areg\|Q\[4\]\" is 9.414 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.858 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "DP.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/DP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "DP.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/DP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.858 ns nBitsRegister:Areg\|Q\[4\] 3 REG LCFF_X39_Y12_N7 5 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X39_Y12_N7; Fanout = 5; REG Node = 'nBitsRegister:Areg\|Q\[4\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { Clock~clkctrl nBitsRegister:Areg|Q[4] } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.96 % ) " "Info: Total cell delay = 1.628 ns ( 56.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.04 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { Clock Clock~clkctrl nBitsRegister:Areg|Q[4] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { Clock {} Clock~combout {} Clock~clkctrl {} nBitsRegister:Areg|Q[4] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.279 ns + Longest register pin " "Info: + Longest register to pin delay is 6.279 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nBitsRegister:Areg\|Q\[4\] 1 REG LCFF_X39_Y12_N7 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y12_N7; Fanout = 5; REG Node = 'nBitsRegister:Areg\|Q\[4\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { nBitsRegister:Areg|Q[4] } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.545 ns) 0.935 ns WideNor0~96 2 COMB LCCOMB_X39_Y12_N22 1 " "Info: 2: + IC(0.390 ns) + CELL(0.545 ns) = 0.935 ns; Loc. = LCCOMB_X39_Y12_N22; Fanout = 1; COMB Node = 'WideNor0~96'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { nBitsRegister:Areg|Q[4] WideNor0~96 } "NODE_NAME" } } { "DP.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/DP.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.521 ns) 1.753 ns WideNor0 3 COMB LCCOMB_X39_Y12_N24 1 " "Info: 3: + IC(0.297 ns) + CELL(0.521 ns) = 1.753 ns; Loc. = LCCOMB_X39_Y12_N24; Fanout = 1; COMB Node = 'WideNor0'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { WideNor0~96 WideNor0 } "NODE_NAME" } } { "DP.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/DP.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(2.830 ns) 6.279 ns Aeq0 4 PIN PIN_H19 0 " "Info: 4: + IC(1.696 ns) + CELL(2.830 ns) = 6.279 ns; Loc. = PIN_H19; Fanout = 0; PIN Node = 'Aeq0'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.526 ns" { WideNor0 Aeq0 } "NODE_NAME" } } { "DP.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/DP.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.896 ns ( 62.05 % ) " "Info: Total cell delay = 3.896 ns ( 62.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.383 ns ( 37.95 % ) " "Info: Total interconnect delay = 2.383 ns ( 37.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.279 ns" { nBitsRegister:Areg|Q[4] WideNor0~96 WideNor0 Aeq0 } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.279 ns" { nBitsRegister:Areg|Q[4] {} WideNor0~96 {} WideNor0 {} Aeq0 {} } { 0.000ns 0.390ns 0.297ns 1.696ns } { 0.000ns 0.545ns 0.521ns 2.830ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { Clock Clock~clkctrl nBitsRegister:Areg|Q[4] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { Clock {} Clock~combout {} Clock~clkctrl {} nBitsRegister:Areg|Q[4] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.279 ns" { nBitsRegister:Areg|Q[4] WideNor0~96 WideNor0 Aeq0 } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.279 ns" { nBitsRegister:Areg|Q[4] {} WideNor0~96 {} WideNor0 {} Aeq0 {} } { 0.000ns 0.390ns 0.297ns 1.696ns } { 0.000ns 0.545ns 0.521ns 2.830ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~porta_we_reg MemWr Clock -3.745 ns memory " "Info: th for memory \"RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~porta_we_reg\" (data pin = \"MemWr\", clock pin = \"Clock\") is -3.745 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.942 ns + Longest memory " "Info: + Longest clock path from clock \"Clock\" to destination memory is 2.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "DP.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/DP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "DP.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/DP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.747 ns) 2.942 ns RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X41_Y12 0 " "Info: 3: + IC(0.931 ns) + CELL(0.747 ns) = 2.942 ns; Loc. = M4K_X41_Y12; Fanout = 0; MEM Node = 'RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { Clock~clkctrl RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_tif1.tdf" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/db/altsyncram_tif1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.27 % ) " "Info: Total cell delay = 1.773 ns ( 60.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.169 ns ( 39.73 % ) " "Info: Total interconnect delay = 1.169 ns ( 39.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { Clock Clock~clkctrl RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { Clock {} Clock~combout {} Clock~clkctrl {} RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.238ns 0.931ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.250 ns + " "Info: + Micro hold delay of destination is 0.250 ns" {  } { { "db/altsyncram_tif1.tdf" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/db/altsyncram_tif1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.937 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 6.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns MemWr 1 PIN PIN_M19 20 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_M19; Fanout = 20; PIN Node = 'MemWr'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemWr } "NODE_NAME" } } { "DP.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/DP.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.757 ns) + CELL(0.346 ns) 6.937 ns RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~porta_we_reg 2 MEM M4K_X41_Y12 0 " "Info: 2: + IC(5.757 ns) + CELL(0.346 ns) = 6.937 ns; Loc. = M4K_X41_Y12; Fanout = 0; MEM Node = 'RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.103 ns" { MemWr RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_tif1.tdf" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_DP/db/altsyncram_tif1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.180 ns ( 17.01 % ) " "Info: Total cell delay = 1.180 ns ( 17.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.757 ns ( 82.99 % ) " "Info: Total interconnect delay = 5.757 ns ( 82.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.937 ns" { MemWr RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.937 ns" { MemWr {} MemWr~combout {} RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 5.757ns } { 0.000ns 0.834ns 0.346ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { Clock Clock~clkctrl RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { Clock {} Clock~combout {} Clock~clkctrl {} RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.238ns 0.931ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.937 ns" { MemWr RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.937 ns" { MemWr {} MemWr~combout {} RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 5.757ns } { 0.000ns 0.834ns 0.346ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 18 01:28:00 2015 " "Info: Processing ended: Wed Nov 18 01:28:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
