# Generated by Yosys 0.9 (git sha1 1979e0b)

.model cmd_param_bram
.inputs CLK
.outputs RST SCL DC MOSI CS
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$4002$auto$ice40_ffinit.cc:141:execute$3972 I1=$abc$4002$auto$alumacc.cc:491:replace_alu$728[7] I2=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3485_new_ I3=$abc$4002$auto$simplemap.cc:256:simplemap_eqne$2216_new_inv_ O=$abc$4002$auto$ice40_ffinit.cc:140:execute$3971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$4002$new_n188_ I1=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$1981[0]_new_inv_ I2=$false I3=$false O=$abc$4002$auto$simplemap.cc:256:simplemap_eqne$2216_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=state[2] I1=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$1939[1]_new_inv_ I2=state[3] I3=$false O=$abc$4002$new_n188_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=state[4] I1=state[5] I2=state[6] I3=state[7] O=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$1939[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=state[1] I1=state[0] I2=$false I3=$false O=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$1981[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=state[2] I1=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$2067[0]_new_inv_ I2=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$1939[1]_new_inv_ I3=state[3] O=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3485_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=state[0] I1=state[1] I2=$false I3=$false O=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$2067[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4002$new_n197_ I1=$abc$4002$new_n198_ I2=$abc$4002$auto$ice40_ffinit.cc:141:execute$3988 I3=$abc$4002$new_n194_ O=$abc$4002$auto$ice40_ffinit.cc:140:execute$3975
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$4002$new_n195_ I1=$abc$4002$auto$ice40_ffinit.cc:141:execute$3992 I2=$abc$4002$new_n196_ I3=$abc$4002$auto$ice40_ffinit.cc:141:execute$3988 O=$abc$4002$new_n194_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100001110
.gate SB_LUT4 I0=data[7] I1=data[6] I2=$abc$4002$auto$ice40_ffinit.cc:141:execute$3996 I3=$false O=$abc$4002$new_n195_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=data[3] I1=data[2] I2=$abc$4002$auto$ice40_ffinit.cc:141:execute$3996 I3=$abc$4002$auto$ice40_ffinit.cc:141:execute$3992 O=$abc$4002$new_n196_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=data[1] I1=data[0] I2=$abc$4002$auto$ice40_ffinit.cc:141:execute$3996 I3=$abc$4002$auto$ice40_ffinit.cc:141:execute$3992 O=$abc$4002$new_n197_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=data[5] I1=data[4] I2=$abc$4002$auto$ice40_ffinit.cc:141:execute$3992 I3=$abc$4002$auto$ice40_ffinit.cc:141:execute$3996 O=$abc$4002$new_n198_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$4002$auto$ice40_ffinit.cc:141:execute$3980 I1=$abc$4002$procmux$568_CMP_new_ I2=$abc$4002$procmux$555.B_AND_S[11]_new_ I3=$0\scl[0:0] O=$abc$4002$auto$ice40_ffinit.cc:140:execute$3979
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010101100001111
.gate SB_LUT4 I0=state[1] I1=$abc$4002$new_n188_ I2=state[0] I3=$false O=$abc$4002$procmux$555.B_AND_S[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$4002$new_n202_ I1=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$1981[0]_new_inv_ I2=$false I3=$false O=$abc$4002$procmux$568_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$1939[1]_new_inv_ I1=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$1934[1]_new_inv_ I2=$false I3=$false O=$abc$4002$new_n202_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=state[3] I1=state[2] I2=$false I3=$false O=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$1934[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4002$auto$ice40_ffinit.cc:141:execute$3988 I1=$abc$4002$auto$ice40_ffinit.cc:141:execute$3992 I2=$abc$4002$auto$ice40_ffinit.cc:141:execute$3996 I3=$abc$4002$procmux$598_Y[2] O=$abc$4002$auto$ice40_ffinit.cc:140:execute$3991
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$4002$auto$ice40_ffinit.cc:141:execute$3988 I1=$abc$4002$auto$ice40_ffinit.cc:141:execute$3992 I2=$abc$4002$auto$ice40_ffinit.cc:141:execute$3996 I3=$abc$4002$procmux$598_Y[0] O=$abc$4002$auto$ice40_ffinit.cc:140:execute$3995
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3343 I1=state[1] I2=$false I3=$false O=$abc$4002$auto$ice40_ffinit.cc:140:execute$3983
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=state[2] I1=state[3] I2=state[0] I3=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$1939[1]_new_inv_ O=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3343
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$2729[3]_new_ I1=$abc$4002$procmux$555.B_AND_S[72]_new_ I2=$abc$4002$add$cmd_param_bram.v:221$126_Y[10] I3=$false O=$0\delay[15:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$4002$auto$wreduce.cc:455:run$691[0]_new_ I1=$abc$4002$procmux$550_CMP_new_ I2=$false I3=$false O=$abc$4002$procmux$555.B_AND_S[72]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4002$auto$rtlil.cc:1835:ReduceAnd$719_new_ I1=$abc$4002$auto$alumacc.cc:491:replace_alu$717[15] I2=$false I3=$false O=$abc$4002$auto$wreduce.cc:455:run$691[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$2380[1]_new_ I1=$abc$4002$new_n213_ I2=$abc$4002$new_n214_ I3=$abc$4002$new_n215_ O=$abc$4002$auto$rtlil.cc:1835:ReduceAnd$719_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=delay[8] I1=delay[9] I2=delay[10] I3=delay[11] O=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$2380[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=delay[1] I1=delay[0] I2=delay[3] I3=delay[4] O=$abc$4002$new_n213_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=delay[7] I1=delay[13] I2=delay[14] I3=delay[15] O=$abc$4002$new_n214_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=delay[12] I1=delay[2] I2=delay[5] I3=delay[6] O=$abc$4002$new_n215_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=state[1] I1=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3801 I2=$false I3=$false O=$abc$4002$procmux$550_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=state[2] I1=state[3] I2=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$1939[1]_new_inv_ I3=state[0] O=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3801
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$4002$auto$alumacc.cc:491:replace_alu$712[15] I1=$abc$4002$procmux$546_CMP_new_ I2=$false I3=$false O=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$2729[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=state[2] I1=state[3] I2=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$1939[1]_new_inv_ I3=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$1981[0]_new_inv_ O=$abc$4002$procmux$546_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$2729[3]_new_ I1=$abc$4002$procmux$555.B_AND_S[72]_new_ I2=$abc$4002$add$cmd_param_bram.v:221$126_Y[14] I3=$false O=$0\delay[15:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$2729[3]_new_ I1=$abc$4002$procmux$555.B_AND_S[72]_new_ I2=$abc$4002$add$cmd_param_bram.v:221$126_Y[15] I3=$false O=$0\delay[15:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$2729[3]_new_ I1=$abc$4002$procmux$555.B_AND_S[72]_new_ I2=$abc$4002$add$cmd_param_bram.v:221$126_Y[11] I3=$false O=$0\delay[15:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$2729[3]_new_ I1=$abc$4002$procmux$555.B_AND_S[72]_new_ I2=$abc$4002$add$cmd_param_bram.v:221$126_Y[12] I3=$false O=$0\delay[15:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$2729[3]_new_ I1=$abc$4002$procmux$555.B_AND_S[72]_new_ I2=$abc$4002$add$cmd_param_bram.v:221$126_Y[13] I3=$false O=$0\delay[15:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$2729[3]_new_ I1=$abc$4002$procmux$555.B_AND_S[72]_new_ I2=$abc$4002$add$cmd_param_bram.v:221$126_Y[0] I3=$false O=$0\delay[15:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$4002$procmux$555.B_AND_S[72]_new_ I1=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$2729[3]_new_ I2=delay[1] I3=delay[0] O=$0\delay[15:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011100000
.gate SB_LUT4 I0=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$2729[3]_new_ I1=$abc$4002$procmux$555.B_AND_S[72]_new_ I2=$abc$4002$add$cmd_param_bram.v:221$126_Y[2] I3=$false O=$0\delay[15:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$2729[3]_new_ I1=$abc$4002$procmux$555.B_AND_S[72]_new_ I2=$abc$4002$add$cmd_param_bram.v:221$126_Y[3] I3=$false O=$0\delay[15:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$2729[3]_new_ I1=$abc$4002$procmux$555.B_AND_S[72]_new_ I2=$abc$4002$add$cmd_param_bram.v:221$126_Y[4] I3=$false O=$0\delay[15:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$2729[3]_new_ I1=$abc$4002$procmux$555.B_AND_S[72]_new_ I2=$abc$4002$add$cmd_param_bram.v:221$126_Y[5] I3=$false O=$0\delay[15:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$2729[3]_new_ I1=$abc$4002$procmux$555.B_AND_S[72]_new_ I2=$abc$4002$add$cmd_param_bram.v:221$126_Y[6] I3=$false O=$0\delay[15:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$2729[3]_new_ I1=$abc$4002$procmux$555.B_AND_S[72]_new_ I2=$abc$4002$add$cmd_param_bram.v:221$126_Y[7] I3=$false O=$0\delay[15:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$2729[3]_new_ I1=$abc$4002$procmux$555.B_AND_S[72]_new_ I2=$abc$4002$add$cmd_param_bram.v:221$126_Y[8] I3=$false O=$0\delay[15:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$2729[3]_new_ I1=$abc$4002$procmux$555.B_AND_S[72]_new_ I2=$abc$4002$add$cmd_param_bram.v:221$126_Y[9] I3=$false O=$0\delay[15:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3491 I1=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$2701[2]_new_ I2=$abc$4002$new_n236_ I3=$false O=$0\state[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$4002$new_n237_ I1=$abc$4002$procmux$568_CMP_new_ I2=$abc$4002$procmux$555.B_AND_S[11]_new_ I3=$0\scl[0:0] O=$abc$4002$new_n236_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=state[1] I1=$abc$4002$new_n188_ I2=$false I3=$false O=$abc$4002$new_n237_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4002$auto$alumacc.cc:491:replace_alu$728[7] I1=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3485_new_ I2=$false I3=$false O=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3491
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4002$auto$ice40_ffinit.cc:141:execute$3996 I1=$abc$4002$auto$ice40_ffinit.cc:141:execute$3988 I2=$abc$4002$auto$ice40_ffinit.cc:141:execute$3992 I3=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3355 O=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$2701[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=state[0] I1=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$1934[1]_new_inv_ I2=state[1] I3=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$1939[1]_new_inv_ O=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3355
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3476_new_inv_ I1=$abc$4002$new_n242_ I2=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$2715[3]_new_inv_ I3=$false O=$0\state[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$4002$auto$simplemap.cc:256:simplemap_eqne$2216_new_inv_ I1=$abc$4002$procmux$555.B_AND_S[18]_new_ I2=$abc$4002$procmux$555.B_AND_S[34]_new_ I3=$abc$4002$new_n243_ O=$abc$4002$new_n242_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=state[1] I1=$0\scl[0:0] I2=$abc$4002$new_n202_ I3=state[0] O=$abc$4002$new_n243_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0010111111111111
.gate SB_LUT4 I0=$0\scl[0:0] I1=state[1] I2=state[0] I3=$abc$4002$new_n188_ O=$abc$4002$procmux$555.B_AND_S[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$4002$auto$ice40_ffinit.cc:141:execute$3988 I1=$abc$4002$auto$ice40_ffinit.cc:141:execute$3992 I2=$abc$4002$auto$ice40_ffinit.cc:141:execute$3996 I3=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3355 O=$abc$4002$procmux$555.B_AND_S[34]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3485_new_ I1=$abc$4002$auto$alumacc.cc:491:replace_alu$728[7] I2=$false I3=$false O=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3476_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4002$auto$alumacc.cc:491:replace_alu$712[15] I1=$abc$4002$procmux$546_CMP_new_ I2=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3376_new_ I3=$false O=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$2715[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=state[1] I1=state[0] I2=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$1939[1]_new_inv_ I3=$abc$4002$auto$simplemap.cc:127:simplemap_reduce$1934[1]_new_inv_ O=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3376_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$4002$procmux$555.B_AND_S[73]_new_ I1=$abc$4002$new_n242_ I2=$abc$4002$new_n251_ I3=$abc$4002$new_n252_ O=$0\state[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111111111111
.gate SB_LUT4 I0=$abc$4002$auto$wreduce.cc:455:run$691[0]_new_ I1=$abc$4002$procmux$550_CMP_new_ I2=$false I3=$false O=$abc$4002$procmux$555.B_AND_S[73]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\scl[0:0] I1=$abc$4002$procmux$555.B_AND_S[11]_new_ I2=$abc$4002$auto$ice40_ffinit.cc:140:execute$3983 I3=$false O=$abc$4002$new_n251_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$4002$auto$alumacc.cc:491:replace_alu$712[15] I1=$abc$4002$procmux$546_CMP_new_ I2=$abc$4002$auto$alumacc.cc:491:replace_alu$728[7] I3=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3485_new_ O=$abc$4002$new_n252_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$4002$procmux$555.B_AND_S[72]_new_ I1=$abc$4002$new_n254_ I2=$abc$4002$new_n258_ I3=$false O=$0\state[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$4002$procmux$555.B_AND_S[34]_new_ I1=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3382 I2=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3343 I3=$abc$4002$new_n252_ O=$abc$4002$new_n254_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3376_new_ I1=$abc$4002$procmux$579_Y[0]_new_ I2=$false I3=$false O=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3382
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cmd_counter[3] I1=cmd_counter[4] I2=$abc$4002$new_n257_ I3=$abc$4002$auto$alumacc.cc:491:replace_alu$701[4] O=$abc$4002$procmux$579_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=cmd_counter[0] I1=cmd_counter[1] I2=cmd_counter[2] I3=$false O=$abc$4002$new_n257_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$4002$procmux$568_CMP_new_ I1=$abc$4002$procmux$555.B_AND_S[11]_new_ I2=$0\scl[0:0] I3=$abc$4002$new_n259_ O=$abc$4002$new_n258_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3355 I1=$abc$4002$auto$ice40_ffinit.cc:141:execute$3988 I2=$abc$4002$auto$ice40_ffinit.cc:141:execute$3992 I3=$abc$4002$auto$ice40_ffinit.cc:141:execute$3996 O=$abc$4002$new_n259_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$4002$procmux$555.B_AND_S[11]_new_ I1=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3485_new_ I2=$false I3=$false O=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3623
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3349 I1=$abc$4002$new_n263_ I2=$false I3=$false O=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3753
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$4002$procmux$555.B_AND_S[11]_new_ I1=$abc$4002$procmux$568_CMP_new_ I2=$false I3=$false O=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3361
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$4002$new_n237_ I1=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3343 I2=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3801 I3=$abc$4002$new_n202_ O=$abc$4002$new_n263_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$4002$new_n202_ I1=state[0] I2=$abc$4002$new_n188_ I3=state[1] O=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3349
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=param_counter[1] I1=param_counter[0] I2=$abc$4002$new_n270_ I3=param_counter[2] O=$abc$4002$new_n269_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=param_counter[4] I1=param_counter[3] I2=$false I3=$false O=$abc$4002$new_n270_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=param_counter[3] I1=param_counter[4] I2=$false I3=$false O=$abc$4002$new_n272_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=param_counter[3] I1=param_counter[4] I2=$false I3=$false O=$abc$4002$new_n274_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4002$new_n277_ I1=$abc$4002$auto$alumacc.cc:491:replace_alu$728[7] I2=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3485_new_ I3=$false O=$abc$4002$new_n276_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=param_counter[3] I1=param_counter[0] I2=param_counter[1] I3=param_counter[6] O=$abc$4002$new_n277_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=param_counter[3] I1=param_counter[1] I2=param_counter[0] I3=param_counter[6] O=$abc$4002$new_n278_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=cmd_counter[0] I1=cmd_counter[1] I2=$abc$4002$new_n281_ I3=$abc$4002$new_n280_ O=$abc$4002$new_n279_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=cmd_counter[4] I1=$abc$4002$procmux$579_Y[0]_new_ I2=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3376_new_ I3=$false O=$abc$4002$new_n280_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cmd_counter[2] I1=cmd_counter[3] I2=$false I3=$false O=$abc$4002$new_n281_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4002$procmux$579_Y[0]_new_ I1=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3376_new_ I2=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3485_new_ I3=$abc$4002$auto$alumacc.cc:491:replace_alu$728[7] O=$abc$4002$new_n282_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$4002$new_n290_ I1=$abc$4002$new_n279_ I2=$abc$4002$new_n289_ I3=$abc$4002$new_n284_ O=$0\data[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110100
.gate SB_LUT4 I0=$abc$4002$memory\param_bram$rdmux[0][0][0]$b$1189[6]_new_ I1=param_counter[6] I2=$abc$4002$new_n285_ I3=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3491 O=$abc$4002$new_n284_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$4002$new_n287_ I1=$abc$4002$memory\param_bram$rdmux[0][0][0]$b$1189[6]_new_ I2=param_counter[5] I3=$abc$4002$new_n288_ O=$abc$4002$new_n285_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=param_counter[1] I1=param_counter[3] I2=$false I3=$false O=$abc$4002$memory\param_bram$rdmux[0][0][0]$b$1189[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[1] I2=param_counter[3] I3=$false O=$abc$4002$new_n287_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[6] I2=param_counter[4] I3=$false O=$abc$4002$new_n288_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$4002$new_n282_ I1=data[6] I2=$false I3=$false O=$abc$4002$new_n289_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cmd_counter[2] I1=cmd_counter[3] I2=$false I3=$false O=$abc$4002$new_n290_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$4002$memory\param_bram$rdmux[0][2][0]$a$1197[4]_new_inv_ I1=param_counter[4] I2=$false I3=$false O=$abc$4002$new_n294_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=param_counter[3] I1=param_counter[2] I2=param_counter[0] I3=param_counter[1] O=$abc$4002$memory\param_bram$rdmux[0][2][0]$a$1197[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001110010101001
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[2] I2=$false I3=$false O=$abc$4002$memory\param_bram$rdmux[0][3][1]$a$1212[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[1] I2=$false I3=$false O=$abc$4002$memory\param_bram$rdmux[0][4][0]$b$1234[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4002$memrd$\cmd_bram$cmd_param_bram.v:249$130_DATA[5]_new_inv_ I1=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3382 I2=$false I3=$false O=$abc$4002$new_n301_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cmd_counter[1] I1=cmd_counter[4] I2=cmd_counter[2] I3=cmd_counter[3] O=$abc$4002$memrd$\cmd_bram$cmd_param_bram.v:249$130_DATA[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100110000
.gate SB_LUT4 I0=data[4] I1=$abc$4002$new_n282_ I2=$abc$4002$new_n304_ I3=$abc$4002$new_n312_ O=$0\data[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$4002$new_n305_ I1=$abc$4002$new_n307_ I2=$abc$4002$new_n310_ I3=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3491 O=$abc$4002$new_n304_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$4002$new_n294_ I1=$abc$4002$new_n306_ I2=param_counter[5] I3=$false O=$abc$4002$new_n305_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=param_counter[1] I1=$abc$4002$memory\param_bram$rdmux[0][3][1]$a$1212[5]_new_ I2=$abc$4002$new_n274_ I3=$false O=$abc$4002$new_n306_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$4002$new_n309_ I1=$abc$4002$new_n308_ I2=param_counter[6] I3=$false O=$abc$4002$new_n307_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[1] I2=param_counter[2] I3=$abc$4002$new_n274_ O=$abc$4002$new_n308_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010000000000
.gate SB_LUT4 I0=param_counter[3] I1=param_counter[1] I2=param_counter[0] I3=param_counter[5] O=$abc$4002$new_n309_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$4002$memory\param_bram$rdmux[0][4][0]$b$1234[5]_new_inv_ I1=$abc$4002$new_n311_ I2=$false I3=$false O=$abc$4002$new_n310_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=param_counter[1] I1=param_counter[0] I2=param_counter[3] I3=param_counter[6] O=$abc$4002$new_n311_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=$abc$4002$new_n257_ I1=cmd_counter[2] I2=cmd_counter[3] I3=$abc$4002$new_n280_ O=$abc$4002$new_n312_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=data[3] I1=$abc$4002$new_n282_ I2=$abc$4002$new_n314_ I3=$abc$4002$new_n325_ O=$0\data[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$4002$new_n449_ I1=$abc$4002$new_n320_ I2=$abc$4002$new_n311_ I3=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3491 O=$abc$4002$new_n314_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[0] I2=param_counter[1] I3=$false O=$abc$4002$memory\param_bram$rdmux[0][3][1]$b$1213[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010100
.gate SB_LUT4 I0=$abc$4002$new_n321_ I1=$abc$4002$new_n322_ I2=param_counter[5] I3=param_counter[6] O=$abc$4002$new_n320_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$4002$memory\param_bram$rdmux[0][4][0]$b$1234[5]_new_inv_ I1=$abc$4002$memory\param_bram$rdmux[0][3][1]$a$1212[5]_new_ I2=param_counter[3] I3=param_counter[4] O=$abc$4002$new_n321_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$4002$memory\param_bram$rdmux[0][3][2]$b$1216[3]_new_inv_ I1=$abc$4002$new_n270_ I2=$abc$4002$new_n324_ I3=$false O=$abc$4002$new_n322_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[1] I2=param_counter[2] I3=$false O=$abc$4002$memory\param_bram$rdmux[0][3][2]$b$1216[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101000
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[2] I2=param_counter[1] I3=param_counter[3] O=$abc$4002$new_n324_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=cmd_counter[1] I1=$abc$4002$new_n281_ I2=cmd_counter[4] I3=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3382 O=$abc$4002$new_n325_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$4002$new_n282_ I1=data[2] I2=$false I3=$false O=$abc$4002$new_n327_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4002$new_n330_ I1=$abc$4002$new_n333_ I2=$abc$4002$new_n332_ I3=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3382 O=$abc$4002$new_n329_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=cmd_counter[2] I1=cmd_counter[1] I2=cmd_counter[0] I3=$abc$4002$new_n331_ O=$abc$4002$new_n330_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=cmd_counter[4] I1=cmd_counter[3] I2=$false I3=$false O=$abc$4002$new_n331_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cmd_counter[2] I1=cmd_counter[0] I2=cmd_counter[1] I3=cmd_counter[4] O=$abc$4002$new_n332_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=cmd_counter[1] I1=cmd_counter[0] I2=cmd_counter[2] I3=cmd_counter[3] O=$abc$4002$new_n333_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$4002$new_n321_ I1=$abc$4002$new_n338_ I2=$abc$4002$new_n336_ I3=$false O=$abc$4002$new_n335_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=param_counter[4] I1=param_counter[3] I2=$abc$4002$new_n337_ I3=param_counter[5] O=$abc$4002$new_n336_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=param_counter[1] I1=param_counter[0] I2=param_counter[2] I3=param_counter[4] O=$abc$4002$new_n337_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[1] I2=param_counter[2] I3=$abc$4002$new_n272_ O=$abc$4002$new_n338_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[0] I2=$false I3=$false O=$abc$4002$memory\param_bram$rdmux[0][3][2]$a$1215[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=param_counter[1] I1=param_counter[2] I2=param_counter[0] I3=$abc$4002$new_n270_ O=$abc$4002$new_n342_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$4002$new_n344_ I1=$abc$4002$new_n310_ I2=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3491 I3=$abc$4002$new_n349_ O=$0\data[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$4002$memory\param_bram$rdmux[0][1][0]$b$1192[1]_new_inv_ I1=param_counter[5] I2=$abc$4002$new_n347_ I3=param_counter[6] O=$abc$4002$new_n344_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=param_counter[1] I1=param_counter[4] I2=$abc$4002$new_n346_ I3=$abc$4002$new_n306_ O=$abc$4002$memory\param_bram$rdmux[0][1][0]$b$1192[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$4002$memory\param_bram$rdmux[0][3][1]$b$1213[3]_new_ I1=param_counter[4] I2=$abc$4002$memory\param_bram$rdmux[0][3][2]$a$1215[1]_new_ I3=param_counter[3] O=$abc$4002$new_n346_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=$abc$4002$new_n272_ I1=$abc$4002$memory\param_bram$rdmux[0][3][1]$a$1212[1]_new_ I2=$abc$4002$new_n308_ I3=$abc$4002$new_n336_ O=$abc$4002$new_n347_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=param_counter[1] I1=param_counter[0] I2=param_counter[2] I3=$false O=$abc$4002$memory\param_bram$rdmux[0][3][1]$a$1212[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$4002$new_n282_ I1=data[1] I2=$abc$4002$memrd$\cmd_bram$cmd_param_bram.v:249$130_DATA[1]_new_inv_ I3=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3382 O=$abc$4002$new_n349_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=cmd_counter[4] I1=$abc$4002$memory\cmd_bram$rdmux[0][0][0]$a$806[1]_new_inv_ I2=$abc$4002$new_n351_ I3=$false O=$abc$4002$memrd$\cmd_bram$cmd_param_bram.v:249$130_DATA[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=cmd_counter[0] I1=cmd_counter[2] I2=cmd_counter[1] I3=cmd_counter[4] O=$abc$4002$new_n351_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111000000000
.gate SB_LUT4 I0=cmd_counter[0] I1=cmd_counter[3] I2=cmd_counter[2] I3=cmd_counter[1] O=$abc$4002$memory\cmd_bram$rdmux[0][0][0]$a$806[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111001111101
.gate SB_LUT4 I0=data[0] I1=$abc$4002$new_n282_ I2=$abc$4002$new_n354_ I3=$abc$4002$new_n367_ O=$0\data[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$4002$new_n361_ I1=$abc$4002$new_n355_ I2=param_counter[6] I3=$abc$4002$new_n365_ O=$abc$4002$new_n354_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$abc$4002$new_n362_ I1=$abc$4002$new_n357_ I2=param_counter[5] I3=$abc$4002$new_n356_ O=$abc$4002$new_n355_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$abc$4002$memory\param_bram$rdmux[0][4][0]$b$1234[5]_new_inv_ I1=$abc$4002$memory\param_bram$rdmux[0][3][1]$a$1212[5]_new_ I2=param_counter[4] I3=$false O=$abc$4002$new_n356_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$4002$new_n359_ I1=param_counter[4] I2=$abc$4002$memory\param_bram$rdmux[0][2][0]$a$1197[4]_new_inv_ I3=$false O=$abc$4002$new_n357_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[1] I2=param_counter[0] I3=param_counter[3] O=$abc$4002$new_n359_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=$abc$4002$new_n342_ I1=$abc$4002$new_n362_ I2=$abc$4002$new_n363_ I3=param_counter[5] O=$abc$4002$new_n361_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[1] I2=param_counter[2] I3=$abc$4002$new_n274_ O=$abc$4002$new_n362_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100001000000000
.gate SB_LUT4 I0=param_counter[4] I1=$abc$4002$memory\param_bram$rdmux[0][3][2]$b$1216[3]_new_inv_ I2=$abc$4002$memory\param_bram$rdmux[0][3][1]$a$1212[1]_new_ I3=param_counter[3] O=$abc$4002$new_n363_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110100
.gate SB_LUT4 I0=$abc$4002$new_n366_ I1=$abc$4002$auto$alumacc.cc:491:replace_alu$728[7] I2=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3485_new_ I3=$false O=$abc$4002$new_n365_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[1] I2=param_counter[3] I3=param_counter[6] O=$abc$4002$new_n366_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111000000000
.gate SB_LUT4 I0=$abc$4002$memrd$\cmd_bram$cmd_param_bram.v:249$130_DATA[5]_new_inv_ I1=$abc$4002$new_n369_ I2=$abc$4002$memory\cmd_bram$rdmux[0][1][0]$b$810[0]_new_ I3=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3382 O=$abc$4002$new_n367_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011110000000000
.gate SB_LUT4 I0=cmd_counter[2] I1=cmd_counter[0] I2=$abc$4002$new_n331_ I3=$false O=$abc$4002$new_n369_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=cmd_counter[2] I1=cmd_counter[1] I2=cmd_counter[0] I3=$false O=$abc$4002$memory\cmd_bram$rdmux[0][1][0]$b$810[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3485_new_ I1=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3376_new_ I2=$false I3=$false O=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3671
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$4002$sub$cmd_param_bram.v:321$144_Y[7] I1=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3491 I2=$abc$4002$new_n373_ I3=num_params_left[7] O=$0\num_params_left[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$0\scl[0:0] I1=$abc$4002$procmux$555.B_AND_S[11]_new_ I2=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3476_new_inv_ I3=$false O=$abc$4002$new_n373_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$4002$sub$cmd_param_bram.v:321$144_Y[6] I1=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3491 I2=$abc$4002$new_n373_ I3=num_params_left[6] O=$0\num_params_left[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$4002$sub$cmd_param_bram.v:321$144_Y[5] I1=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3491 I2=$abc$4002$new_n373_ I3=num_params_left[5] O=$0\num_params_left[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=num_params_left[4] I1=$abc$4002$new_n373_ I2=$abc$4002$new_n380_ I3=$abc$4002$new_n377_ O=$0\num_params_left[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$0\scl[0:0] I1=$abc$4002$auto$wreduce.cc:455:run$692[4] I2=$abc$4002$procmux$555.B_AND_S[11]_new_ I3=$abc$4002$memory\num_cmd_params_bram$rdmux[0][0][0]$a$943[4]_new_ O=$abc$4002$new_n377_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$4002$auto$wreduce.cc:455:run$692[2] I1=$abc$4002$memory\num_cmd_params_bram$rdmux[0][2][0]$b$953[0]_new_inv_ I2=$abc$4002$auto$wreduce.cc:455:run$692[3] I3=$false O=$abc$4002$memory\num_cmd_params_bram$rdmux[0][0][0]$a$943[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cmd_counter[0] I1=cmd_counter[1] I2=$false I3=$false O=$abc$4002$memory\num_cmd_params_bram$rdmux[0][2][0]$b$953[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3491 I1=$abc$4002$sub$cmd_param_bram.v:321$144_Y[4] I2=$false I3=$false O=$abc$4002$new_n380_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4002$sub$cmd_param_bram.v:321$144_Y[3] I1=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3491 I2=$abc$4002$new_n373_ I3=num_params_left[3] O=$0\num_params_left[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=num_params_left[2] I1=$abc$4002$new_n373_ I2=$abc$4002$new_n384_ I3=$abc$4002$new_n383_ O=$0\num_params_left[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3491 I1=$abc$4002$sub$cmd_param_bram.v:321$144_Y[2] I2=$false I3=$false O=$abc$4002$new_n383_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$0\scl[0:0] I1=$abc$4002$memrd$\num_cmd_params_bram$cmd_param_bram.v:309$140_DATA[2]_new_ I2=$abc$4002$procmux$555.B_AND_S[11]_new_ I3=$false O=$abc$4002$new_n384_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$4002$auto$wreduce.cc:455:run$692[0] I1=$abc$4002$auto$wreduce.cc:455:run$692[3] I2=$abc$4002$auto$wreduce.cc:455:run$692[2] I3=$abc$4002$memory\num_cmd_params_bram$rdmux[0][2][0]$b$953[0]_new_inv_ O=$abc$4002$memory\num_cmd_params_bram$rdmux[0][0][0]$a$943[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011000100010111
.gate SB_LUT4 I0=$abc$4002$auto$alumacc.cc:491:replace_alu$728[7] I1=num_params_left[0] I2=num_params_left[1] I3=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3485_new_ O=$abc$4002$procmux$619.B_AND_S[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000100000000
.gate SB_LUT4 I0=num_params_left[0] I1=$abc$4002$new_n373_ I2=$abc$4002$new_n395_ I3=$abc$4002$new_n394_ O=$0\num_params_left[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3491 I1=$abc$4002$sub$cmd_param_bram.v:321$144_Y[0] I2=$false I3=$false O=$abc$4002$new_n394_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$0\scl[0:0] I1=$abc$4002$auto$wreduce.cc:455:run$692[4] I2=$abc$4002$procmux$555.B_AND_S[11]_new_ I3=$abc$4002$memory\num_cmd_params_bram$rdmux[0][0][0]$a$943[0]_new_ O=$abc$4002$new_n395_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$4002$memory\num_cmd_params_bram$rdmux[0][2][0]$b$953[0]_new_inv_ I1=$abc$4002$auto$wreduce.cc:455:run$692[2] I2=$abc$4002$auto$wreduce.cc:455:run$692[3] I3=$abc$4002$auto$wreduce.cc:455:run$692[0] O=$abc$4002$memory\num_cmd_params_bram$rdmux[0][0][0]$a$943[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101011111000101
.gate SB_LUT4 I0=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3382 I1=cmd_counter[0] I2=$false I3=$false O=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3413
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3491 I1=param_counter[0] I2=$false I3=$false O=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3522
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3355 I1=$abc$4002$auto$ice40_ffinit.cc:141:execute$3996 I2=$false I3=$false O=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3743
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4002$auto$ice40_ffinit.cc:141:execute$3988 I1=$false I2=$false I3=$false O=$abc$4002$auto$ice40_ffinit.cc:140:execute$3987
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\scl[0:0] I1=$false I2=$false I3=$false O=scl
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$4002$auto$ice40_ffinit.cc:141:execute$3972 I1=$false I2=$false I3=$false O=DC
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$4002$auto$ice40_ffinit.cc:141:execute$3976 I1=$false I2=$false I3=$false O=MOSI
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$4002$auto$ice40_ffinit.cc:141:execute$3980 I1=$false I2=$false I3=$false O=CS
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$4002$auto$ice40_ffinit.cc:141:execute$3984 I1=$false I2=$false I3=$false O=RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$4002$auto$ice40_ffinit.cc:141:execute$3992 I1=$false I2=$false I3=$false O=bit_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$4002$auto$ice40_ffinit.cc:141:execute$3996 I1=$false I2=$false I3=$false O=bit_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cmd_counter[3] I1=$false I2=$false I3=$false O=$abc$4002$auto$alumacc.cc:474:replace_alu$699.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[15] I1=$false I2=$false I3=$false O=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[14] I1=$false I2=$false I3=$false O=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[13] I1=$false I2=$false I3=$false O=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[12] I1=$false I2=$false I3=$false O=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[11] I1=$false I2=$false I3=$false O=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[10] I1=$false I2=$false I3=$false O=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[9] I1=$false I2=$false I3=$false O=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[8] I1=$false I2=$false I3=$false O=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[7] I1=$false I2=$false I3=$false O=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[2] I1=$false I2=$false I3=$false O=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[1] I1=$false I2=$false I3=$false O=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[0] I1=$false I2=$false I3=$false O=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=param_counter[1] I1=$false I2=$false I3=$false O=$0\param_counter[6:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cmd_counter[1] I1=$false I2=$false I3=$false O=$0\cmd_counter[4:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=num_params_left[1] I1=$false I2=$false I3=$false O=$abc$4002$auto$alumacc.cc:474:replace_alu$726.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cmd_counter[4] I1=$false I2=$false I3=$false O=$abc$4002$auto$alumacc.cc:474:replace_alu$699.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[3] I1=$false I2=$false I3=$false O=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[4] I1=$false I2=$false I3=$false O=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[5] I1=$false I2=$false I3=$false O=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[6] I1=$false I2=$false I3=$false O=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=num_params_left[0] I1=$false I2=$false I3=$false O=$abc$4002$auto$alumacc.cc:474:replace_alu$726.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=num_params_left[2] I1=$false I2=$false I3=$false O=$abc$4002$auto$alumacc.cc:474:replace_alu$726.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=num_params_left[3] I1=$false I2=$false I3=$false O=$abc$4002$auto$alumacc.cc:474:replace_alu$726.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=num_params_left[4] I1=$false I2=$false I3=$false O=$abc$4002$auto$alumacc.cc:474:replace_alu$726.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=num_params_left[5] I1=$false I2=$false I3=$false O=$abc$4002$auto$alumacc.cc:474:replace_alu$726.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=num_params_left[6] I1=$false I2=$false I3=$false O=$abc$4002$auto$alumacc.cc:474:replace_alu$726.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=num_params_left[7] I1=$false I2=$false I3=$false O=$abc$4002$auto$alumacc.cc:474:replace_alu$726.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$4002$auto$ice40_ffinit.cc:141:execute$3988 I1=$false I2=$false I3=$false O=bit_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=param_counter[5] I1=param_counter[0] I2=param_counter[1] I3=param_counter[2] O=$abc$4002$new_n437_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010001000011
.gate SB_LUT4 I0=$abc$4002$new_n272_ I1=$abc$4002$new_n274_ I2=param_counter[5] I3=$abc$4002$new_n437_ O=$abc$4002$new_n438_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$4002$new_n269_ I1=param_counter[5] I2=param_counter[6] I3=$abc$4002$new_n438_ O=$abc$4002$new_n439_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$4002$new_n278_ I1=$abc$4002$new_n276_ I2=$abc$4002$new_n439_ I3=$false O=$abc$4002$new_n440_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$4002$new_n282_ I1=data[7] I2=$abc$4002$new_n279_ I3=$abc$4002$new_n440_ O=$0\data[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010011111111
.gate SB_LUT4 I0=$abc$4002$memory\param_bram$rdmux[0][3][1]$a$1212[5]_new_ I1=$abc$4002$memory\param_bram$rdmux[0][4][0]$b$1234[5]_new_inv_ I2=param_counter[4] I3=param_counter[5] O=$abc$4002$new_n442_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111110100000
.gate SB_LUT4 I0=$abc$4002$new_n269_ I1=$abc$4002$new_n294_ I2=$abc$4002$new_n287_ I3=param_counter[5] O=$abc$4002$new_n443_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=param_counter[3] I1=param_counter[5] I2=$abc$4002$new_n442_ I3=$abc$4002$new_n443_ O=$abc$4002$memory\param_bram$rdmux[0][0][0]$a$1188[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010001111001100
.gate SB_LUT4 I0=$abc$4002$new_n282_ I1=data[5] I2=param_counter[6] I3=$abc$4002$new_n276_ O=$abc$4002$new_n445_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$4002$new_n276_ I1=$abc$4002$memory\param_bram$rdmux[0][0][0]$a$1188[5]_new_inv_ I2=$abc$4002$new_n301_ I3=$abc$4002$new_n445_ O=$0\data[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=param_counter[1] I1=param_counter[3] I2=param_counter[0] I3=$false O=$abc$4002$new_n447_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001011
.gate SB_LUT4 I0=param_counter[2] I1=$abc$4002$new_n447_ I2=param_counter[4] I3=param_counter[3] O=$abc$4002$new_n448_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011011101001111
.gate SB_LUT4 I0=param_counter[5] I1=$abc$4002$new_n294_ I2=$abc$4002$new_n448_ I3=$false O=$abc$4002$new_n449_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$4002$memory\param_bram$rdmux[0][4][0]$b$1234[5]_new_inv_ I1=$abc$4002$memory\param_bram$rdmux[0][3][2]$a$1215[1]_new_ I2=param_counter[0] I3=param_counter[6] O=$abc$4002$new_n450_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$4002$new_n450_ I1=$abc$4002$new_n342_ I2=$abc$4002$memory\param_bram$rdmux[0][0][0]$b$1189[6]_new_ I3=param_counter[6] O=$abc$4002$new_n451_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010000000110001
.gate SB_LUT4 I0=param_counter[5] I1=$abc$4002$new_n451_ I2=$abc$4002$new_n335_ I3=param_counter[6] O=$abc$4002$memrd$\param_bram$cmd_param_bram.v:320$143_DATA[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110000000111
.gate SB_LUT4 I0=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3491 I1=$abc$4002$memrd$\param_bram$cmd_param_bram.v:320$143_DATA[2]_new_ I2=$abc$4002$new_n327_ I3=$abc$4002$new_n329_ O=$0\data[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$4002$auto$wreduce.cc:455:run$692[3] I1=$abc$4002$auto$wreduce.cc:455:run$692[4] I2=$abc$4002$auto$wreduce.cc:455:run$692[0] I3=$abc$4002$memory\num_cmd_params_bram$rdmux[0][2][0]$b$953[0]_new_inv_ O=$abc$4002$new_n454_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110111000000
.gate SB_LUT4 I0=$abc$4002$auto$wreduce.cc:455:run$692[4] I1=$abc$4002$new_n454_ I2=$abc$4002$auto$wreduce.cc:455:run$692[2] I3=$false O=$abc$4002$memrd$\num_cmd_params_bram$cmd_param_bram.v:309$140_DATA[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$4002$auto$wreduce.cc:455:run$692[4] I1=$abc$4002$memory\num_cmd_params_bram$rdmux[0][0][0]$a$943[1]_new_ I2=num_params_left[1] I3=$0\scl[0:0] O=$abc$4002$procmux$622_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$4002$procmux$555.B_AND_S[11]_new_ I1=$abc$4002$procmux$622_Y[1]_new_ I2=$abc$4002$procmux$619.B_AND_S[1]_new_ I3=$false O=$0\num_params_left[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_CARRY CI=$abc$4002$auto$alumacc.cc:474:replace_alu$699.BB[3] CO=$abc$4002$auto$alumacc.cc:491:replace_alu$701[4] I0=$true I1=$abc$4002$auto$alumacc.cc:474:replace_alu$699.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:247|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$710.C[10] CO=$auto$alumacc.cc:474:replace_alu$710.C[11] I0=delay[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$710.C[11] CO=$auto$alumacc.cc:474:replace_alu$710.C[12] I0=delay[11] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$710.C[12] CO=$auto$alumacc.cc:474:replace_alu$710.C[13] I0=delay[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$710.C[13] CO=$auto$alumacc.cc:474:replace_alu$710.C[14] I0=delay[13] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$710.C[14] CO=$auto$alumacc.cc:474:replace_alu$710.C[15] I0=delay[14] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$710.C[15] CO=$abc$4002$auto$alumacc.cc:491:replace_alu$712[15] I0=delay[15] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=delay[5] CO=$auto$alumacc.cc:474:replace_alu$710.C[7] I0=delay[6] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$710.C[7] CO=$auto$alumacc.cc:474:replace_alu$710.C[8] I0=delay[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$710.C[8] CO=$auto$alumacc.cc:474:replace_alu$710.C[9] I0=delay[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$710.C[9] CO=$auto$alumacc.cc:474:replace_alu$710.C[10] I0=delay[9] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$715.C[10] CO=$auto$alumacc.cc:474:replace_alu$715.C[11] I0=$false I1=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:219|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$715.C[11] CO=$auto$alumacc.cc:474:replace_alu$715.C[12] I0=$false I1=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:219|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$715.C[12] CO=$auto$alumacc.cc:474:replace_alu$715.C[13] I0=$false I1=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:219|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$715.C[13] CO=$auto$alumacc.cc:474:replace_alu$715.C[14] I0=$false I1=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:219|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$715.C[14] CO=$auto$alumacc.cc:474:replace_alu$715.C[15] I0=$false I1=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:219|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$715.C[15] CO=$abc$4002$auto$alumacc.cc:491:replace_alu$717[15] I0=$false I1=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:219|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[0] CO=$auto$alumacc.cc:474:replace_alu$715.C[2] I0=$false I1=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:219|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$715.C[2] CO=$auto$alumacc.cc:474:replace_alu$715.C[3] I0=$false I1=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:219|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$715.C[3] CO=$auto$alumacc.cc:474:replace_alu$715.C[4] I0=$true I1=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:219|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$715.C[4] CO=$auto$alumacc.cc:474:replace_alu$715.C[5] I0=$true I1=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:219|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$715.C[5] CO=$auto$alumacc.cc:474:replace_alu$715.C[6] I0=$true I1=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:219|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$715.C[6] CO=$auto$alumacc.cc:474:replace_alu$715.C[7] I0=$true I1=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:219|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$715.C[7] CO=$auto$alumacc.cc:474:replace_alu$715.C[8] I0=$false I1=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:219|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$715.C[8] CO=$auto$alumacc.cc:474:replace_alu$715.C[9] I0=$false I1=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:219|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$715.C[9] CO=$auto$alumacc.cc:474:replace_alu$715.C[10] I0=$false I1=$abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:219|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$4002$auto$alumacc.cc:474:replace_alu$726.BB[0] CO=$auto$alumacc.cc:474:replace_alu$726.C[2] I0=$false I1=$abc$4002$auto$alumacc.cc:474:replace_alu$726.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:318|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$726.C[2] CO=$auto$alumacc.cc:474:replace_alu$726.C[3] I0=$false I1=$abc$4002$auto$alumacc.cc:474:replace_alu$726.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:318|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$726.C[3] CO=$auto$alumacc.cc:474:replace_alu$726.C[4] I0=$false I1=$abc$4002$auto$alumacc.cc:474:replace_alu$726.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:318|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$726.C[4] CO=$auto$alumacc.cc:474:replace_alu$726.C[5] I0=$false I1=$abc$4002$auto$alumacc.cc:474:replace_alu$726.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:318|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$726.C[5] CO=$auto$alumacc.cc:474:replace_alu$726.C[6] I0=$false I1=$abc$4002$auto$alumacc.cc:474:replace_alu$726.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:318|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$726.C[6] CO=$auto$alumacc.cc:474:replace_alu$726.C[7] I0=$false I1=$abc$4002$auto$alumacc.cc:474:replace_alu$726.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:318|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$726.C[7] CO=$abc$4002$auto$alumacc.cc:491:replace_alu$728[7] I0=$false I1=$abc$4002$auto$alumacc.cc:474:replace_alu$726.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:318|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=delay[0] I3=$false O=$abc$4002$add$cmd_param_bram.v:221$126_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:221|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=delay[10] I3=$auto$alumacc.cc:474:replace_alu$731.C[10] O=$abc$4002$add$cmd_param_bram.v:221$126_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:221|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$731.C[10] CO=$auto$alumacc.cc:474:replace_alu$731.C[11] I0=$false I1=delay[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:221|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[11] I3=$auto$alumacc.cc:474:replace_alu$731.C[11] O=$abc$4002$add$cmd_param_bram.v:221$126_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:221|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$731.C[11] CO=$auto$alumacc.cc:474:replace_alu$731.C[12] I0=$false I1=delay[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:221|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[12] I3=$auto$alumacc.cc:474:replace_alu$731.C[12] O=$abc$4002$add$cmd_param_bram.v:221$126_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:221|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$731.C[12] CO=$auto$alumacc.cc:474:replace_alu$731.C[13] I0=$false I1=delay[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:221|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[13] I3=$auto$alumacc.cc:474:replace_alu$731.C[13] O=$abc$4002$add$cmd_param_bram.v:221$126_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:221|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$731.C[13] CO=$auto$alumacc.cc:474:replace_alu$731.C[14] I0=$false I1=delay[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:221|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[14] I3=$auto$alumacc.cc:474:replace_alu$731.C[14] O=$abc$4002$add$cmd_param_bram.v:221$126_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:221|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$731.C[14] CO=$auto$alumacc.cc:474:replace_alu$731.C[15] I0=$false I1=delay[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:221|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[15] I3=$auto$alumacc.cc:474:replace_alu$731.C[15] O=$abc$4002$add$cmd_param_bram.v:221$126_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:221|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=delay[0] CO=$auto$alumacc.cc:474:replace_alu$731.C[2] I0=$false I1=delay[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:221|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[2] I3=$auto$alumacc.cc:474:replace_alu$731.C[2] O=$abc$4002$add$cmd_param_bram.v:221$126_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:221|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$731.C[2] CO=$auto$alumacc.cc:474:replace_alu$731.C[3] I0=$false I1=delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:221|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[3] I3=$auto$alumacc.cc:474:replace_alu$731.C[3] O=$abc$4002$add$cmd_param_bram.v:221$126_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:221|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$731.C[3] CO=$auto$alumacc.cc:474:replace_alu$731.C[4] I0=$false I1=delay[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:221|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[4] I3=$auto$alumacc.cc:474:replace_alu$731.C[4] O=$abc$4002$add$cmd_param_bram.v:221$126_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:221|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$731.C[4] CO=$auto$alumacc.cc:474:replace_alu$731.C[5] I0=$false I1=delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:221|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[5] I3=$auto$alumacc.cc:474:replace_alu$731.C[5] O=$abc$4002$add$cmd_param_bram.v:221$126_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:221|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$731.C[5] CO=$auto$alumacc.cc:474:replace_alu$731.C[6] I0=$false I1=delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:221|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[6] I3=$auto$alumacc.cc:474:replace_alu$731.C[6] O=$abc$4002$add$cmd_param_bram.v:221$126_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:221|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$731.C[6] CO=$auto$alumacc.cc:474:replace_alu$731.C[7] I0=$false I1=delay[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:221|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[7] I3=$auto$alumacc.cc:474:replace_alu$731.C[7] O=$abc$4002$add$cmd_param_bram.v:221$126_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:221|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$731.C[7] CO=$auto$alumacc.cc:474:replace_alu$731.C[8] I0=$false I1=delay[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:221|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[8] I3=$auto$alumacc.cc:474:replace_alu$731.C[8] O=$abc$4002$add$cmd_param_bram.v:221$126_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:221|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$731.C[8] CO=$auto$alumacc.cc:474:replace_alu$731.C[9] I0=$false I1=delay[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:221|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[9] I3=$auto$alumacc.cc:474:replace_alu$731.C[9] O=$abc$4002$add$cmd_param_bram.v:221$126_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:221|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$731.C[9] CO=$auto$alumacc.cc:474:replace_alu$731.C[10] I0=$false I1=delay[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:221|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=cmd_counter[0] I3=$false O=$0\cmd_counter[4:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:250|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cmd_counter[0] CO=$auto$alumacc.cc:474:replace_alu$734.C[2] I0=$false I1=cmd_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:250|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cmd_counter[2] I3=$auto$alumacc.cc:474:replace_alu$734.C[2] O=$0\cmd_counter[4:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:250|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$734.C[2] CO=$auto$alumacc.cc:474:replace_alu$734.C[3] I0=$false I1=cmd_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:250|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cmd_counter[3] I3=$auto$alumacc.cc:474:replace_alu$734.C[3] O=$0\cmd_counter[4:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:250|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$734.C[3] CO=$auto$alumacc.cc:474:replace_alu$734.C[4] I0=$false I1=cmd_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:250|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cmd_counter[4] I3=$auto$alumacc.cc:474:replace_alu$734.C[4] O=$0\cmd_counter[4:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:250|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=param_counter[0] I3=$false O=$0\param_counter[6:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:322|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=param_counter[0] CO=$auto$alumacc.cc:474:replace_alu$737.C[2] I0=$false I1=param_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:322|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=param_counter[2] I3=$auto$alumacc.cc:474:replace_alu$737.C[2] O=$0\param_counter[6:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:322|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$737.C[2] CO=$auto$alumacc.cc:474:replace_alu$737.C[3] I0=$false I1=param_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:322|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=param_counter[3] I3=$auto$alumacc.cc:474:replace_alu$737.C[3] O=$0\param_counter[6:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:322|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$737.C[3] CO=$auto$alumacc.cc:474:replace_alu$737.C[4] I0=$false I1=param_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:322|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=param_counter[4] I3=$auto$alumacc.cc:474:replace_alu$737.C[4] O=$0\param_counter[6:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:322|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$737.C[4] CO=$auto$alumacc.cc:474:replace_alu$737.C[5] I0=$false I1=param_counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:322|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=param_counter[5] I3=$auto$alumacc.cc:474:replace_alu$737.C[5] O=$0\param_counter[6:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:322|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$737.C[5] CO=$auto$alumacc.cc:474:replace_alu$737.C[6] I0=$false I1=param_counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:322|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=param_counter[6] I3=$auto$alumacc.cc:474:replace_alu$737.C[6] O=$0\param_counter[6:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:322|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=bit_counter[0] I2=$false I3=$true O=$abc$4002$procmux$598_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:275|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=bit_counter[0] CO=$auto$alumacc.cc:474:replace_alu$740.C[2] I0=bit_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:275|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=bit_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$740.C[2] O=$abc$4002$procmux$598_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:275|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=cmd_counter[0] I2=$false I3=$true O=$abc$4002$auto$wreduce.cc:455:run$692[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:309|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cmd_counter[0] CO=$auto$alumacc.cc:474:replace_alu$743.C[2] I0=cmd_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:309|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cmd_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$743.C[2] O=$abc$4002$auto$wreduce.cc:455:run$692[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:309|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$743.C[2] CO=$auto$alumacc.cc:474:replace_alu$743.C[3] I0=cmd_counter[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:309|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cmd_counter[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$743.C[3] O=$abc$4002$auto$wreduce.cc:455:run$692[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:309|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$743.C[3] CO=$auto$alumacc.cc:474:replace_alu$743.C[4] I0=cmd_counter[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:309|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cmd_counter[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$743.C[4] O=$abc$4002$auto$wreduce.cc:455:run$692[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:309|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=num_params_left[0] I2=$false I3=$true O=$abc$4002$sub$cmd_param_bram.v:321$144_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:321|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=num_params_left[0] CO=$auto$alumacc.cc:474:replace_alu$746.C[2] I0=num_params_left[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:321|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=num_params_left[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$746.C[2] O=$abc$4002$sub$cmd_param_bram.v:321$144_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:321|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$746.C[2] CO=$auto$alumacc.cc:474:replace_alu$746.C[3] I0=num_params_left[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:321|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=num_params_left[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$746.C[3] O=$abc$4002$sub$cmd_param_bram.v:321$144_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:321|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$746.C[3] CO=$auto$alumacc.cc:474:replace_alu$746.C[4] I0=num_params_left[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:321|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=num_params_left[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$746.C[4] O=$abc$4002$sub$cmd_param_bram.v:321$144_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:321|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$746.C[4] CO=$auto$alumacc.cc:474:replace_alu$746.C[5] I0=num_params_left[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:321|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=num_params_left[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$746.C[5] O=$abc$4002$sub$cmd_param_bram.v:321$144_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:321|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$746.C[5] CO=$auto$alumacc.cc:474:replace_alu$746.C[6] I0=num_params_left[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:321|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=num_params_left[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$746.C[6] O=$abc$4002$sub$cmd_param_bram.v:321$144_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:321|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$746.C[6] CO=$auto$alumacc.cc:474:replace_alu$746.C[7] I0=num_params_left[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:321|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=num_params_left[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$746.C[7] O=$abc$4002$sub$cmd_param_bram.v:321$144_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:321|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=CLK D=$abc$4002$auto$ice40_ffinit.cc:140:execute$3983 E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3343 Q=$abc$4002$auto$ice40_ffinit.cc:141:execute$3984
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$4002$auto$ice40_ffinit.cc:140:execute$3971 E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3349 Q=$abc$4002$auto$ice40_ffinit.cc:141:execute$3972
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$4002$auto$ice40_ffinit.cc:140:execute$3975 E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3355 Q=$abc$4002$auto$ice40_ffinit.cc:141:execute$3976
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$4002$auto$ice40_ffinit.cc:140:execute$3979 E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3361 Q=$abc$4002$auto$ice40_ffinit.cc:141:execute$3980
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cmd_counter[4:0][0] E=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3382 Q=cmd_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cmd_counter[4:0][1] E=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3413 Q=cmd_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cmd_counter[4:0][2] E=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3382 Q=cmd_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cmd_counter[4:0][3] E=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3382 Q=cmd_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cmd_counter[4:0][4] E=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3382 Q=cmd_counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][0] E=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3491 Q=param_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][1] E=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3522 Q=param_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][2] E=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3491 Q=param_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][3] E=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3491 Q=param_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][4] E=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3491 Q=param_counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][5] E=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3491 Q=param_counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][6] E=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3491 Q=param_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\num_params_left[7:0][0] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3623 Q=num_params_left[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\num_params_left[7:0][1] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3623 Q=num_params_left[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\num_params_left[7:0][2] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3623 Q=num_params_left[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\num_params_left[7:0][3] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3623 Q=num_params_left[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\num_params_left[7:0][4] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3623 Q=num_params_left[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\num_params_left[7:0][5] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3623 Q=num_params_left[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\num_params_left[7:0][6] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3623 Q=num_params_left[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\num_params_left[7:0][7] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3623 Q=num_params_left[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][0] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3671 Q=data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][1] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3671 Q=data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][2] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3671 Q=data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][3] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3671 Q=data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][4] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3671 Q=data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][5] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3671 Q=data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][6] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3671 Q=data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][7] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3671 Q=data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$4002$auto$ice40_ffinit.cc:140:execute$3995 E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3355 Q=$abc$4002$auto$ice40_ffinit.cc:141:execute$3996
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$4002$auto$ice40_ffinit.cc:140:execute$3987 E=$abc$4002$auto$dff2dffe.cc:175:make_patterns_logic$3743 Q=$abc$4002$auto$ice40_ffinit.cc:141:execute$3988
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$4002$auto$ice40_ffinit.cc:140:execute$3991 E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3355 Q=$abc$4002$auto$ice40_ffinit.cc:141:execute$3992
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\state[7:0][0] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3753 Q=state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\state[7:0][1] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3753 Q=state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\state[7:0][2] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3753 Q=state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\state[7:0][3] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3753 Q=state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3753 Q=state[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3753 Q=state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3753 Q=state[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3753 Q=state[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][0] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3801 Q=delay[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][1] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3801 Q=delay[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][2] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3801 Q=delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][3] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3801 Q=delay[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][4] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3801 Q=delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][5] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3801 Q=delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][6] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3801 Q=delay[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][7] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3801 Q=delay[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][8] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3801 Q=delay[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][9] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3801 Q=delay[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][10] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3801 Q=delay[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][11] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3801 Q=delay[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][12] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3801 Q=delay[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][13] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3801 Q=delay[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][14] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3801 Q=delay[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][15] E=$abc$4002$auto$dff2dffe.cc:158:make_patterns_logic$3801 Q=delay[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:207|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=CLK D=scl Q=$0\scl[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "cmd_param_bram.v:204|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.names $false $0\state[7:0][4]
1 1
.names $false $0\state[7:0][5]
1 1
.names $false $0\state[7:0][6]
1 1
.names $false $0\state[7:0][7]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$710.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$710.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$710.C[2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$710.C[3]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$710.C[4]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$710.C[5]
1 1
.names delay[5] $auto$alumacc.cc:474:replace_alu$710.C[6]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$715.C[0]
1 1
.names $abc$4002$auto$alumacc.cc:474:replace_alu$715.BB[0] $auto$alumacc.cc:474:replace_alu$715.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$726.C[0]
1 1
.names $abc$4002$auto$alumacc.cc:474:replace_alu$726.BB[0] $auto$alumacc.cc:474:replace_alu$726.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$731.C[0]
1 1
.names delay[0] $auto$alumacc.cc:474:replace_alu$731.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$734.C[0]
1 1
.names cmd_counter[0] $auto$alumacc.cc:474:replace_alu$734.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$737.C[0]
1 1
.names param_counter[0] $auto$alumacc.cc:474:replace_alu$737.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$740.C[0]
1 1
.names bit_counter[0] $auto$alumacc.cc:474:replace_alu$740.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$743.C[0]
1 1
.names cmd_counter[0] $auto$alumacc.cc:474:replace_alu$743.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$746.C[0]
1 1
.names num_params_left[0] $auto$alumacc.cc:474:replace_alu$746.C[1]
1 1
.names scl SCL
1 1
.names $true cmd_bram[0][0]
1 1
.names $false cmd_bram[0][1]
1 1
.names $false cmd_bram[0][2]
1 1
.names $false cmd_bram[0][3]
1 1
.names $true cmd_bram[0][4]
1 1
.names $true cmd_bram[0][5]
1 1
.names $false cmd_bram[0][6]
1 1
.names $true cmd_bram[0][7]
1 1
.names $false cmd_bram[10][0]
1 1
.names $false cmd_bram[10][1]
1 1
.names $false cmd_bram[10][2]
1 1
.names $false cmd_bram[10][3]
1 1
.names $false cmd_bram[10][4]
1 1
.names $true cmd_bram[10][5]
1 1
.names $true cmd_bram[10][6]
1 1
.names $true cmd_bram[10][7]
1 1
.names $true cmd_bram[11][0]
1 1
.names $false cmd_bram[11][1]
1 1
.names $false cmd_bram[11][2]
1 1
.names $false cmd_bram[11][3]
1 1
.names $false cmd_bram[11][4]
1 1
.names $true cmd_bram[11][5]
1 1
.names $true cmd_bram[11][6]
1 1
.names $true cmd_bram[11][7]
1 1
.names $false cmd_bram[12][0]
1 1
.names $false cmd_bram[12][1]
1 1
.names $true cmd_bram[12][2]
1 1
.names $true cmd_bram[12][3]
1 1
.names $true cmd_bram[12][4]
1 1
.names $true cmd_bram[12][5]
1 1
.names $true cmd_bram[12][6]
1 1
.names $true cmd_bram[12][7]
1 1
.names $false cmd_bram[13][0]
1 1
.names $true cmd_bram[13][1]
1 1
.names $false cmd_bram[13][2]
1 1
.names $true cmd_bram[13][3]
1 1
.names $true cmd_bram[13][4]
1 1
.names $true cmd_bram[13][5]
1 1
.names $false cmd_bram[13][6]
1 1
.names $false cmd_bram[13][7]
1 1
.names $false cmd_bram[14][0]
1 1
.names $true cmd_bram[14][1]
1 1
.names $true cmd_bram[14][2]
1 1
.names $false cmd_bram[14][3]
1 1
.names $true cmd_bram[14][4]
1 1
.names $true cmd_bram[14][5]
1 1
.names $false cmd_bram[14][6]
1 1
.names $false cmd_bram[14][7]
1 1
.names $true cmd_bram[15][0]
1 1
.names $false cmd_bram[15][1]
1 1
.names $false cmd_bram[15][2]
1 1
.names $false cmd_bram[15][3]
1 1
.names $false cmd_bram[15][4]
1 1
.names $true cmd_bram[15][5]
1 1
.names $false cmd_bram[15][6]
1 1
.names $false cmd_bram[15][7]
1 1
.names $true cmd_bram[16][0]
1 1
.names $false cmd_bram[16][1]
1 1
.names $false cmd_bram[16][2]
1 1
.names $true cmd_bram[16][3]
1 1
.names $false cmd_bram[16][4]
1 1
.names $true cmd_bram[16][5]
1 1
.names $false cmd_bram[16][6]
1 1
.names $false cmd_bram[16][7]
1 1
.names $false cmd_bram[17][0]
1 1
.names $true cmd_bram[17][1]
1 1
.names $false cmd_bram[17][2]
1 1
.names $true cmd_bram[17][3]
1 1
.names $false cmd_bram[17][4]
1 1
.names $true cmd_bram[17][5]
1 1
.names $false cmd_bram[17][6]
1 1
.names $false cmd_bram[17][7]
1 1
.names $true cmd_bram[18][0]
1 1
.names $true cmd_bram[18][1]
1 1
.names $false cmd_bram[18][2]
1 1
.names $true cmd_bram[18][3]
1 1
.names $false cmd_bram[18][4]
1 1
.names $true cmd_bram[18][5]
1 1
.names $false cmd_bram[18][6]
1 1
.names $false cmd_bram[18][7]
1 1
.names $false cmd_bram[19][0]
1 1
.names $false cmd_bram[19][1]
1 1
.names $true cmd_bram[19][2]
1 1
.names $true cmd_bram[19][3]
1 1
.names $false cmd_bram[19][4]
1 1
.names $true cmd_bram[19][5]
1 1
.names $false cmd_bram[19][6]
1 1
.names $false cmd_bram[19][7]
1 1
.names $false cmd_bram[1][0]
1 1
.names $true cmd_bram[1][1]
1 1
.names $false cmd_bram[1][2]
1 1
.names $false cmd_bram[1][3]
1 1
.names $true cmd_bram[1][4]
1 1
.names $true cmd_bram[1][5]
1 1
.names $false cmd_bram[1][6]
1 1
.names $true cmd_bram[1][7]
1 1
.names $false cmd_bram[20][0]
1 1
.names $true cmd_bram[20][1]
1 1
.names $false cmd_bram[20][2]
1 1
.names $true cmd_bram[20][3]
1 1
.names $false cmd_bram[20][4]
1 1
.names $true cmd_bram[20][5]
1 1
.names $false cmd_bram[20][6]
1 1
.names $false cmd_bram[20][7]
1 1
.names $true cmd_bram[21][0]
1 1
.names $true cmd_bram[21][1]
1 1
.names $false cmd_bram[21][2]
1 1
.names $true cmd_bram[21][3]
1 1
.names $false cmd_bram[21][4]
1 1
.names $true cmd_bram[21][5]
1 1
.names $false cmd_bram[21][6]
1 1
.names $false cmd_bram[21][7]
1 1
.names $false cmd_bram[22][0]
1 1
.names $false cmd_bram[22][1]
1 1
.names $true cmd_bram[22][2]
1 1
.names $true cmd_bram[22][3]
1 1
.names $false cmd_bram[22][4]
1 1
.names $true cmd_bram[22][5]
1 1
.names $false cmd_bram[22][6]
1 1
.names $false cmd_bram[22][7]
1 1
.names $true cmd_bram[2][0]
1 1
.names $true cmd_bram[2][1]
1 1
.names $false cmd_bram[2][2]
1 1
.names $false cmd_bram[2][3]
1 1
.names $true cmd_bram[2][4]
1 1
.names $true cmd_bram[2][5]
1 1
.names $false cmd_bram[2][6]
1 1
.names $true cmd_bram[2][7]
1 1
.names $false cmd_bram[3][0]
1 1
.names $false cmd_bram[3][1]
1 1
.names $true cmd_bram[3][2]
1 1
.names $false cmd_bram[3][3]
1 1
.names $true cmd_bram[3][4]
1 1
.names $true cmd_bram[3][5]
1 1
.names $false cmd_bram[3][6]
1 1
.names $true cmd_bram[3][7]
1 1
.names $false cmd_bram[4][0]
1 1
.names $false cmd_bram[4][1]
1 1
.names $false cmd_bram[4][2]
1 1
.names $false cmd_bram[4][3]
1 1
.names $false cmd_bram[4][4]
1 1
.names $false cmd_bram[4][5]
1 1
.names $true cmd_bram[4][6]
1 1
.names $true cmd_bram[4][7]
1 1
.names $true cmd_bram[5][0]
1 1
.names $false cmd_bram[5][1]
1 1
.names $false cmd_bram[5][2]
1 1
.names $false cmd_bram[5][3]
1 1
.names $false cmd_bram[5][4]
1 1
.names $false cmd_bram[5][5]
1 1
.names $true cmd_bram[5][6]
1 1
.names $true cmd_bram[5][7]
1 1
.names $false cmd_bram[6][0]
1 1
.names $true cmd_bram[6][1]
1 1
.names $false cmd_bram[6][2]
1 1
.names $false cmd_bram[6][3]
1 1
.names $false cmd_bram[6][4]
1 1
.names $false cmd_bram[6][5]
1 1
.names $true cmd_bram[6][6]
1 1
.names $true cmd_bram[6][7]
1 1
.names $true cmd_bram[7][0]
1 1
.names $true cmd_bram[7][1]
1 1
.names $false cmd_bram[7][2]
1 1
.names $false cmd_bram[7][3]
1 1
.names $false cmd_bram[7][4]
1 1
.names $false cmd_bram[7][5]
1 1
.names $true cmd_bram[7][6]
1 1
.names $true cmd_bram[7][7]
1 1
.names $false cmd_bram[8][0]
1 1
.names $false cmd_bram[8][1]
1 1
.names $true cmd_bram[8][2]
1 1
.names $false cmd_bram[8][3]
1 1
.names $false cmd_bram[8][4]
1 1
.names $false cmd_bram[8][5]
1 1
.names $true cmd_bram[8][6]
1 1
.names $true cmd_bram[8][7]
1 1
.names $true cmd_bram[9][0]
1 1
.names $false cmd_bram[9][1]
1 1
.names $true cmd_bram[9][2]
1 1
.names $false cmd_bram[9][3]
1 1
.names $false cmd_bram[9][4]
1 1
.names $false cmd_bram[9][5]
1 1
.names $true cmd_bram[9][6]
1 1
.names $true cmd_bram[9][7]
1 1
.names CS cs
1 1
.names DC dc
1 1
.names $false frame_size[0]
1 1
.names $false frame_size[1]
1 1
.names $false frame_size[2]
1 1
.names $false frame_size[3]
1 1
.names $false frame_size[4]
1 1
.names $false frame_size[5]
1 1
.names $false frame_size[6]
1 1
.names $false frame_size[7]
1 1
.names $false frame_size[8]
1 1
.names $true frame_size[9]
1 1
.names $false frame_size[10]
1 1
.names $false frame_size[11]
1 1
.names $true frame_size[12]
1 1
.names $true frame_size[13]
1 1
.names MOSI mosi
1 1
.names $true num_cmd_params_bram[0][0]
1 1
.names $true num_cmd_params_bram[0][1]
1 1
.names $false num_cmd_params_bram[0][2]
1 1
.names $false num_cmd_params_bram[0][3]
1 1
.names $false num_cmd_params_bram[0][4]
1 1
.names $false num_cmd_params_bram[0][5]
1 1
.names $false num_cmd_params_bram[0][6]
1 1
.names $false num_cmd_params_bram[0][7]
1 1
.names $false num_cmd_params_bram[10][0]
1 1
.names $false num_cmd_params_bram[10][1]
1 1
.names $false num_cmd_params_bram[10][2]
1 1
.names $false num_cmd_params_bram[10][3]
1 1
.names $true num_cmd_params_bram[10][4]
1 1
.names $false num_cmd_params_bram[10][5]
1 1
.names $false num_cmd_params_bram[10][6]
1 1
.names $false num_cmd_params_bram[10][7]
1 1
.names $false num_cmd_params_bram[11][0]
1 1
.names $false num_cmd_params_bram[11][1]
1 1
.names $false num_cmd_params_bram[11][2]
1 1
.names $false num_cmd_params_bram[11][3]
1 1
.names $true num_cmd_params_bram[11][4]
1 1
.names $false num_cmd_params_bram[11][5]
1 1
.names $false num_cmd_params_bram[11][6]
1 1
.names $false num_cmd_params_bram[11][7]
1 1
.names $true num_cmd_params_bram[12][0]
1 1
.names $false num_cmd_params_bram[12][1]
1 1
.names $false num_cmd_params_bram[12][2]
1 1
.names $false num_cmd_params_bram[12][3]
1 1
.names $false num_cmd_params_bram[12][4]
1 1
.names $false num_cmd_params_bram[12][5]
1 1
.names $false num_cmd_params_bram[12][6]
1 1
.names $false num_cmd_params_bram[12][7]
1 1
.names $true num_cmd_params_bram[13][0]
1 1
.names $false num_cmd_params_bram[13][1]
1 1
.names $false num_cmd_params_bram[13][2]
1 1
.names $false num_cmd_params_bram[13][3]
1 1
.names $false num_cmd_params_bram[13][4]
1 1
.names $false num_cmd_params_bram[13][5]
1 1
.names $false num_cmd_params_bram[13][6]
1 1
.names $false num_cmd_params_bram[13][7]
1 1
.names $true num_cmd_params_bram[14][0]
1 1
.names $false num_cmd_params_bram[14][1]
1 1
.names $false num_cmd_params_bram[14][2]
1 1
.names $false num_cmd_params_bram[14][3]
1 1
.names $false num_cmd_params_bram[14][4]
1 1
.names $false num_cmd_params_bram[14][5]
1 1
.names $false num_cmd_params_bram[14][6]
1 1
.names $false num_cmd_params_bram[14][7]
1 1
.names $false num_cmd_params_bram[15][0]
1 1
.names $false num_cmd_params_bram[15][1]
1 1
.names $false num_cmd_params_bram[15][2]
1 1
.names $false num_cmd_params_bram[15][3]
1 1
.names $false num_cmd_params_bram[15][4]
1 1
.names $false num_cmd_params_bram[15][5]
1 1
.names $false num_cmd_params_bram[15][6]
1 1
.names $false num_cmd_params_bram[15][7]
1 1
.names $false num_cmd_params_bram[16][0]
1 1
.names $false num_cmd_params_bram[16][1]
1 1
.names $false num_cmd_params_bram[16][2]
1 1
.names $false num_cmd_params_bram[16][3]
1 1
.names $false num_cmd_params_bram[16][4]
1 1
.names $false num_cmd_params_bram[16][5]
1 1
.names $false num_cmd_params_bram[16][6]
1 1
.names $false num_cmd_params_bram[16][7]
1 1
.names $false num_cmd_params_bram[17][0]
1 1
.names $false num_cmd_params_bram[17][1]
1 1
.names $true num_cmd_params_bram[17][2]
1 1
.names $false num_cmd_params_bram[17][3]
1 1
.names $false num_cmd_params_bram[17][4]
1 1
.names $false num_cmd_params_bram[17][5]
1 1
.names $false num_cmd_params_bram[17][6]
1 1
.names $false num_cmd_params_bram[17][7]
1 1
.names $false num_cmd_params_bram[18][0]
1 1
.names $false num_cmd_params_bram[18][1]
1 1
.names $true num_cmd_params_bram[18][2]
1 1
.names $false num_cmd_params_bram[18][3]
1 1
.names $false num_cmd_params_bram[18][4]
1 1
.names $false num_cmd_params_bram[18][5]
1 1
.names $false num_cmd_params_bram[18][6]
1 1
.names $false num_cmd_params_bram[18][7]
1 1
.names $false num_cmd_params_bram[19][0]
1 1
.names $false num_cmd_params_bram[19][1]
1 1
.names $false num_cmd_params_bram[19][2]
1 1
.names $false num_cmd_params_bram[19][3]
1 1
.names $false num_cmd_params_bram[19][4]
1 1
.names $false num_cmd_params_bram[19][5]
1 1
.names $false num_cmd_params_bram[19][6]
1 1
.names $false num_cmd_params_bram[19][7]
1 1
.names $true num_cmd_params_bram[1][0]
1 1
.names $true num_cmd_params_bram[1][1]
1 1
.names $false num_cmd_params_bram[1][2]
1 1
.names $false num_cmd_params_bram[1][3]
1 1
.names $false num_cmd_params_bram[1][4]
1 1
.names $false num_cmd_params_bram[1][5]
1 1
.names $false num_cmd_params_bram[1][6]
1 1
.names $false num_cmd_params_bram[1][7]
1 1
.names $false num_cmd_params_bram[20][0]
1 1
.names $false num_cmd_params_bram[20][1]
1 1
.names $true num_cmd_params_bram[20][2]
1 1
.names $false num_cmd_params_bram[20][3]
1 1
.names $false num_cmd_params_bram[20][4]
1 1
.names $false num_cmd_params_bram[20][5]
1 1
.names $false num_cmd_params_bram[20][6]
1 1
.names $false num_cmd_params_bram[20][7]
1 1
.names $false num_cmd_params_bram[21][0]
1 1
.names $false num_cmd_params_bram[21][1]
1 1
.names $true num_cmd_params_bram[21][2]
1 1
.names $false num_cmd_params_bram[21][3]
1 1
.names $false num_cmd_params_bram[21][4]
1 1
.names $false num_cmd_params_bram[21][5]
1 1
.names $false num_cmd_params_bram[21][6]
1 1
.names $false num_cmd_params_bram[21][7]
1 1
.names $false num_cmd_params_bram[2][0]
1 1
.names $true num_cmd_params_bram[2][1]
1 1
.names $true num_cmd_params_bram[2][2]
1 1
.names $false num_cmd_params_bram[2][3]
1 1
.names $false num_cmd_params_bram[2][4]
1 1
.names $false num_cmd_params_bram[2][5]
1 1
.names $false num_cmd_params_bram[2][6]
1 1
.names $false num_cmd_params_bram[2][7]
1 1
.names $true num_cmd_params_bram[3][0]
1 1
.names $false num_cmd_params_bram[3][1]
1 1
.names $false num_cmd_params_bram[3][2]
1 1
.names $false num_cmd_params_bram[3][3]
1 1
.names $false num_cmd_params_bram[3][4]
1 1
.names $false num_cmd_params_bram[3][5]
1 1
.names $false num_cmd_params_bram[3][6]
1 1
.names $false num_cmd_params_bram[3][7]
1 1
.names $true num_cmd_params_bram[4][0]
1 1
.names $true num_cmd_params_bram[4][1]
1 1
.names $false num_cmd_params_bram[4][2]
1 1
.names $false num_cmd_params_bram[4][3]
1 1
.names $false num_cmd_params_bram[4][4]
1 1
.names $false num_cmd_params_bram[4][5]
1 1
.names $false num_cmd_params_bram[4][6]
1 1
.names $false num_cmd_params_bram[4][7]
1 1
.names $true num_cmd_params_bram[5][0]
1 1
.names $false num_cmd_params_bram[5][1]
1 1
.names $false num_cmd_params_bram[5][2]
1 1
.names $false num_cmd_params_bram[5][3]
1 1
.names $false num_cmd_params_bram[5][4]
1 1
.names $false num_cmd_params_bram[5][5]
1 1
.names $false num_cmd_params_bram[5][6]
1 1
.names $false num_cmd_params_bram[5][7]
1 1
.names $false num_cmd_params_bram[6][0]
1 1
.names $true num_cmd_params_bram[6][1]
1 1
.names $false num_cmd_params_bram[6][2]
1 1
.names $false num_cmd_params_bram[6][3]
1 1
.names $false num_cmd_params_bram[6][4]
1 1
.names $false num_cmd_params_bram[6][5]
1 1
.names $false num_cmd_params_bram[6][6]
1 1
.names $false num_cmd_params_bram[6][7]
1 1
.names $false num_cmd_params_bram[7][0]
1 1
.names $true num_cmd_params_bram[7][1]
1 1
.names $false num_cmd_params_bram[7][2]
1 1
.names $false num_cmd_params_bram[7][3]
1 1
.names $false num_cmd_params_bram[7][4]
1 1
.names $false num_cmd_params_bram[7][5]
1 1
.names $false num_cmd_params_bram[7][6]
1 1
.names $false num_cmd_params_bram[7][7]
1 1
.names $false num_cmd_params_bram[8][0]
1 1
.names $true num_cmd_params_bram[8][1]
1 1
.names $false num_cmd_params_bram[8][2]
1 1
.names $false num_cmd_params_bram[8][3]
1 1
.names $false num_cmd_params_bram[8][4]
1 1
.names $false num_cmd_params_bram[8][5]
1 1
.names $false num_cmd_params_bram[8][6]
1 1
.names $false num_cmd_params_bram[8][7]
1 1
.names $true num_cmd_params_bram[9][0]
1 1
.names $false num_cmd_params_bram[9][1]
1 1
.names $false num_cmd_params_bram[9][2]
1 1
.names $false num_cmd_params_bram[9][3]
1 1
.names $false num_cmd_params_bram[9][4]
1 1
.names $false num_cmd_params_bram[9][5]
1 1
.names $false num_cmd_params_bram[9][6]
1 1
.names $false num_cmd_params_bram[9][7]
1 1
.names $true param_bram[0][0]
1 1
.names $false param_bram[0][1]
1 1
.names $true param_bram[0][2]
1 1
.names $false param_bram[0][3]
1 1
.names $false param_bram[0][4]
1 1
.names $false param_bram[0][5]
1 1
.names $false param_bram[0][6]
1 1
.names $false param_bram[0][7]
1 1
.names $false param_bram[10][0]
1 1
.names $false param_bram[10][1]
1 1
.names $true param_bram[10][2]
1 1
.names $true param_bram[10][3]
1 1
.names $true param_bram[10][4]
1 1
.names $true param_bram[10][5]
1 1
.names $false param_bram[10][6]
1 1
.names $false param_bram[10][7]
1 1
.names $false param_bram[11][0]
1 1
.names $false param_bram[11][1]
1 1
.names $true param_bram[11][2]
1 1
.names $true param_bram[11][3]
1 1
.names $true param_bram[11][4]
1 1
.names $true param_bram[11][5]
1 1
.names $false param_bram[11][6]
1 1
.names $false param_bram[11][7]
1 1
.names $true param_bram[12][0]
1 1
.names $true param_bram[12][1]
1 1
.names $false param_bram[12][2]
1 1
.names $false param_bram[12][3]
1 1
.names $false param_bram[12][4]
1 1
.names $false param_bram[12][5]
1 1
.names $false param_bram[12][6]
1 1
.names $false param_bram[12][7]
1 1
.names $true param_bram[13][0]
1 1
.names $true param_bram[13][1]
1 1
.names $false param_bram[13][2]
1 1
.names $true param_bram[13][3]
1 1
.names $false param_bram[13][4]
1 1
.names $true param_bram[13][5]
1 1
.names $false param_bram[13][6]
1 1
.names $true param_bram[13][7]
1 1
.names $true param_bram[14][0]
1 1
.names $true param_bram[14][1]
1 1
.names $false param_bram[14][2]
1 1
.names $true param_bram[14][3]
1 1
.names $false param_bram[14][4]
1 1
.names $false param_bram[14][5]
1 1
.names $false param_bram[14][6]
1 1
.names $false param_bram[14][7]
1 1
.names $false param_bram[15][0]
1 1
.names $false param_bram[15][1]
1 1
.names $true param_bram[15][2]
1 1
.names $false param_bram[15][3]
1 1
.names $false param_bram[15][4]
1 1
.names $false param_bram[15][5]
1 1
.names $false param_bram[15][6]
1 1
.names $false param_bram[15][7]
1 1
.names $true param_bram[16][0]
1 1
.names $false param_bram[16][1]
1 1
.names $true param_bram[16][2]
1 1
.names $false param_bram[16][3]
1 1
.names $false param_bram[16][4]
1 1
.names $false param_bram[16][5]
1 1
.names $true param_bram[16][6]
1 1
.names $true param_bram[16][7]
1 1
.names $true param_bram[17][0]
1 1
.names $false param_bram[17][1]
1 1
.names $true param_bram[17][2]
1 1
.names $true param_bram[17][3]
1 1
.names $false param_bram[17][4]
1 1
.names $false param_bram[17][5]
1 1
.names $false param_bram[17][6]
1 1
.names $false param_bram[17][7]
1 1
.names $false param_bram[18][0]
1 1
.names $false param_bram[18][1]
1 1
.names $false param_bram[18][2]
1 1
.names $false param_bram[18][3]
1 1
.names $false param_bram[18][4]
1 1
.names $false param_bram[18][5]
1 1
.names $false param_bram[18][6]
1 1
.names $false param_bram[18][7]
1 1
.names $true param_bram[19][0]
1 1
.names $false param_bram[19][1]
1 1
.names $true param_bram[19][2]
1 1
.names $true param_bram[19][3]
1 1
.names $false param_bram[19][4]
1 1
.names $false param_bram[19][5]
1 1
.names $false param_bram[19][6]
1 1
.names $true param_bram[19][7]
1 1
.names $false param_bram[1][0]
1 1
.names $false param_bram[1][1]
1 1
.names $true param_bram[1][2]
1 1
.names $true param_bram[1][3]
1 1
.names $true param_bram[1][4]
1 1
.names $true param_bram[1][5]
1 1
.names $false param_bram[1][6]
1 1
.names $false param_bram[1][7]
1 1
.names $false param_bram[20][0]
1 1
.names $true param_bram[20][1]
1 1
.names $false param_bram[20][2]
1 1
.names $true param_bram[20][3]
1 1
.names $false param_bram[20][4]
1 1
.names $true param_bram[20][5]
1 1
.names $true param_bram[20][6]
1 1
.names $false param_bram[20][7]
1 1
.names $true param_bram[21][0]
1 1
.names $false param_bram[21][1]
1 1
.names $true param_bram[21][2]
1 1
.names $true param_bram[21][3]
1 1
.names $false param_bram[21][4]
1 1
.names $false param_bram[21][5]
1 1
.names $false param_bram[21][6]
1 1
.names $true param_bram[21][7]
1 1
.names $false param_bram[22][0]
1 1
.names $true param_bram[22][1]
1 1
.names $true param_bram[22][2]
1 1
.names $true param_bram[22][3]
1 1
.names $false param_bram[22][4]
1 1
.names $true param_bram[22][5]
1 1
.names $true param_bram[22][6]
1 1
.names $true param_bram[22][7]
1 1
.names $true param_bram[23][0]
1 1
.names $true param_bram[23][1]
1 1
.names $true param_bram[23][2]
1 1
.names $true param_bram[23][3]
1 1
.names $false param_bram[23][4]
1 1
.names $false param_bram[23][5]
1 1
.names $false param_bram[23][6]
1 1
.names $false param_bram[23][7]
1 1
.names $true param_bram[24][0]
1 1
.names $true param_bram[24][1]
1 1
.names $true param_bram[24][2]
1 1
.names $false param_bram[24][3]
1 1
.names $false param_bram[24][4]
1 1
.names $false param_bram[24][5]
1 1
.names $false param_bram[24][6]
1 1
.names $false param_bram[24][7]
1 1
.names $false param_bram[25][0]
1 1
.names $true param_bram[25][1]
1 1
.names $true param_bram[25][2]
1 1
.names $true param_bram[25][3]
1 1
.names $false param_bram[25][4]
1 1
.names $false param_bram[25][5]
1 1
.names $false param_bram[25][6]
1 1
.names $false param_bram[25][7]
1 1
.names $false param_bram[26][0]
1 1
.names $false param_bram[26][1]
1 1
.names $false param_bram[26][2]
1 1
.names $true param_bram[26][3]
1 1
.names $false param_bram[26][4]
1 1
.names $false param_bram[26][5]
1 1
.names $false param_bram[26][6]
1 1
.names $false param_bram[26][7]
1 1
.names $true param_bram[27][0]
1 1
.names $true param_bram[27][1]
1 1
.names $true param_bram[27][2]
1 1
.names $false param_bram[27][3]
1 1
.names $false param_bram[27][4]
1 1
.names $false param_bram[27][5]
1 1
.names $false param_bram[27][6]
1 1
.names $false param_bram[27][7]
1 1
.names $false param_bram[28][0]
1 1
.names $false param_bram[28][1]
1 1
.names $false param_bram[28][2]
1 1
.names $false param_bram[28][3]
1 1
.names $true param_bram[28][4]
1 1
.names $false param_bram[28][5]
1 1
.names $false param_bram[28][6]
1 1
.names $false param_bram[28][7]
1 1
.names $true param_bram[29][0]
1 1
.names $true param_bram[29][1]
1 1
.names $true param_bram[29][2]
1 1
.names $false param_bram[29][3]
1 1
.names $false param_bram[29][4]
1 1
.names $false param_bram[29][5]
1 1
.names $false param_bram[29][6]
1 1
.names $false param_bram[29][7]
1 1
.names $false param_bram[2][0]
1 1
.names $false param_bram[2][1]
1 1
.names $true param_bram[2][2]
1 1
.names $true param_bram[2][3]
1 1
.names $true param_bram[2][4]
1 1
.names $true param_bram[2][5]
1 1
.names $false param_bram[2][6]
1 1
.names $false param_bram[2][7]
1 1
.names $false param_bram[30][0]
1 1
.names $true param_bram[30][1]
1 1
.names $false param_bram[30][2]
1 1
.names $false param_bram[30][3]
1 1
.names $false param_bram[30][4]
1 1
.names $false param_bram[30][5]
1 1
.names $false param_bram[30][6]
1 1
.names $false param_bram[30][7]
1 1
.names $true param_bram[31][0]
1 1
.names $true param_bram[31][1]
1 1
.names $true param_bram[31][2]
1 1
.names $false param_bram[31][3]
1 1
.names $false param_bram[31][4]
1 1
.names $false param_bram[31][5]
1 1
.names $false param_bram[31][6]
1 1
.names $false param_bram[31][7]
1 1
.names $true param_bram[32][0]
1 1
.names $false param_bram[32][1]
1 1
.names $false param_bram[32][2]
1 1
.names $true param_bram[32][3]
1 1
.names $false param_bram[32][4]
1 1
.names $false param_bram[32][5]
1 1
.names $false param_bram[32][6]
1 1
.names $false param_bram[32][7]
1 1
.names $true param_bram[33][0]
1 1
.names $true param_bram[33][1]
1 1
.names $true param_bram[33][2]
1 1
.names $true param_bram[33][3]
1 1
.names $false param_bram[33][4]
1 1
.names $false param_bram[33][5]
1 1
.names $false param_bram[33][6]
1 1
.names $false param_bram[33][7]
1 1
.names $true param_bram[34][0]
1 1
.names $false param_bram[34][1]
1 1
.names $true param_bram[34][2]
1 1
.names $false param_bram[34][3]
1 1
.names $false param_bram[34][4]
1 1
.names $true param_bram[34][5]
1 1
.names $false param_bram[34][6]
1 1
.names $false param_bram[34][7]
1 1
.names $false param_bram[35][0]
1 1
.names $true param_bram[35][1]
1 1
.names $true param_bram[35][2]
1 1
.names $false param_bram[35][3]
1 1
.names $true param_bram[35][4]
1 1
.names $true param_bram[35][5]
1 1
.names $false param_bram[35][6]
1 1
.names $false param_bram[35][7]
1 1
.names $false param_bram[36][0]
1 1
.names $false param_bram[36][1]
1 1
.names $false param_bram[36][2]
1 1
.names $false param_bram[36][3]
1 1
.names $false param_bram[36][4]
1 1
.names $false param_bram[36][5]
1 1
.names $false param_bram[36][6]
1 1
.names $false param_bram[36][7]
1 1
.names $false param_bram[37][0]
1 1
.names $false param_bram[37][1]
1 1
.names $false param_bram[37][2]
1 1
.names $true param_bram[37][3]
1 1
.names $false param_bram[37][4]
1 1
.names $false param_bram[37][5]
1 1
.names $false param_bram[37][6]
1 1
.names $false param_bram[37][7]
1 1
.names $false param_bram[38][0]
1 1
.names $false param_bram[38][1]
1 1
.names $true param_bram[38][2]
1 1
.names $false param_bram[38][3]
1 1
.names $false param_bram[38][4]
1 1
.names $false param_bram[38][5]
1 1
.names $false param_bram[38][6]
1 1
.names $false param_bram[38][7]
1 1
.names $false param_bram[39][0]
1 1
.names $false param_bram[39][1]
1 1
.names $false param_bram[39][2]
1 1
.names $false param_bram[39][3]
1 1
.names $true param_bram[39][4]
1 1
.names $false param_bram[39][5]
1 1
.names $false param_bram[39][6]
1 1
.names $false param_bram[39][7]
1 1
.names $true param_bram[3][0]
1 1
.names $false param_bram[3][1]
1 1
.names $true param_bram[3][2]
1 1
.names $false param_bram[3][3]
1 1
.names $false param_bram[3][4]
1 1
.names $false param_bram[3][5]
1 1
.names $false param_bram[3][6]
1 1
.names $false param_bram[3][7]
1 1
.names $false param_bram[40][0]
1 1
.names $true param_bram[40][1]
1 1
.names $false param_bram[40][2]
1 1
.names $true param_bram[40][3]
1 1
.names $false param_bram[40][4]
1 1
.names $false param_bram[40][5]
1 1
.names $false param_bram[40][6]
1 1
.names $false param_bram[40][7]
1 1
.names $true param_bram[41][0]
1 1
.names $false param_bram[41][1]
1 1
.names $true param_bram[41][2]
1 1
.names $true param_bram[41][3]
1 1
.names $false param_bram[41][4]
1 1
.names $false param_bram[41][5]
1 1
.names $false param_bram[41][6]
1 1
.names $false param_bram[41][7]
1 1
.names $false param_bram[42][0]
1 1
.names $false param_bram[42][1]
1 1
.names $false param_bram[42][2]
1 1
.names $true param_bram[42][3]
1 1
.names $false param_bram[42][4]
1 1
.names $false param_bram[42][5]
1 1
.names $false param_bram[42][6]
1 1
.names $false param_bram[42][7]
1 1
.names $true param_bram[43][0]
1 1
.names $true param_bram[43][1]
1 1
.names $true param_bram[43][2]
1 1
.names $false param_bram[43][3]
1 1
.names $false param_bram[43][4]
1 1
.names $false param_bram[43][5]
1 1
.names $false param_bram[43][6]
1 1
.names $false param_bram[43][7]
1 1
.names $true param_bram[44][0]
1 1
.names $true param_bram[44][1]
1 1
.names $true param_bram[44][2]
1 1
.names $true param_bram[44][3]
1 1
.names $false param_bram[44][4]
1 1
.names $false param_bram[44][5]
1 1
.names $false param_bram[44][6]
1 1
.names $false param_bram[44][7]
1 1
.names $true param_bram[45][0]
1 1
.names $true param_bram[45][1]
1 1
.names $true param_bram[45][2]
1 1
.names $false param_bram[45][3]
1 1
.names $false param_bram[45][4]
1 1
.names $false param_bram[45][5]
1 1
.names $false param_bram[45][6]
1 1
.names $false param_bram[45][7]
1 1
.names $false param_bram[46][0]
1 1
.names $true param_bram[46][1]
1 1
.names $false param_bram[46][2]
1 1
.names $false param_bram[46][3]
1 1
.names $false param_bram[46][4]
1 1
.names $false param_bram[46][5]
1 1
.names $false param_bram[46][6]
1 1
.names $false param_bram[46][7]
1 1
.names $true param_bram[47][0]
1 1
.names $true param_bram[47][1]
1 1
.names $true param_bram[47][2]
1 1
.names $false param_bram[47][3]
1 1
.names $false param_bram[47][4]
1 1
.names $false param_bram[47][5]
1 1
.names $false param_bram[47][6]
1 1
.names $false param_bram[47][7]
1 1
.names $true param_bram[48][0]
1 1
.names $false param_bram[48][1]
1 1
.names $false param_bram[48][2]
1 1
.names $true param_bram[48][3]
1 1
.names $false param_bram[48][4]
1 1
.names $false param_bram[48][5]
1 1
.names $false param_bram[48][6]
1 1
.names $false param_bram[48][7]
1 1
.names $true param_bram[49][0]
1 1
.names $true param_bram[49][1]
1 1
.names $true param_bram[49][2]
1 1
.names $true param_bram[49][3]
1 1
.names $false param_bram[49][4]
1 1
.names $false param_bram[49][5]
1 1
.names $false param_bram[49][6]
1 1
.names $false param_bram[49][7]
1 1
.names $false param_bram[4][0]
1 1
.names $false param_bram[4][1]
1 1
.names $true param_bram[4][2]
1 1
.names $true param_bram[4][3]
1 1
.names $true param_bram[4][4]
1 1
.names $true param_bram[4][5]
1 1
.names $false param_bram[4][6]
1 1
.names $false param_bram[4][7]
1 1
.names $true param_bram[50][0]
1 1
.names $false param_bram[50][1]
1 1
.names $true param_bram[50][2]
1 1
.names $false param_bram[50][3]
1 1
.names $false param_bram[50][4]
1 1
.names $true param_bram[50][5]
1 1
.names $false param_bram[50][6]
1 1
.names $false param_bram[50][7]
1 1
.names $true param_bram[51][0]
1 1
.names $false param_bram[51][1]
1 1
.names $true param_bram[51][2]
1 1
.names $false param_bram[51][3]
1 1
.names $true param_bram[51][4]
1 1
.names $true param_bram[51][5]
1 1
.names $false param_bram[51][6]
1 1
.names $false param_bram[51][7]
1 1
.names $false param_bram[52][0]
1 1
.names $false param_bram[52][1]
1 1
.names $false param_bram[52][2]
1 1
.names $false param_bram[52][3]
1 1
.names $false param_bram[52][4]
1 1
.names $false param_bram[52][5]
1 1
.names $false param_bram[52][6]
1 1
.names $false param_bram[52][7]
1 1
.names $true param_bram[53][0]
1 1
.names $false param_bram[53][1]
1 1
.names $false param_bram[53][2]
1 1
.names $true param_bram[53][3]
1 1
.names $false param_bram[53][4]
1 1
.names $false param_bram[53][5]
1 1
.names $false param_bram[53][6]
1 1
.names $false param_bram[53][7]
1 1
.names $false param_bram[54][0]
1 1
.names $false param_bram[54][1]
1 1
.names $true param_bram[54][2]
1 1
.names $false param_bram[54][3]
1 1
.names $false param_bram[54][4]
1 1
.names $false param_bram[54][5]
1 1
.names $false param_bram[54][6]
1 1
.names $false param_bram[54][7]
1 1
.names $false param_bram[55][0]
1 1
.names $false param_bram[55][1]
1 1
.names $false param_bram[55][2]
1 1
.names $false param_bram[55][3]
1 1
.names $true param_bram[55][4]
1 1
.names $false param_bram[55][5]
1 1
.names $false param_bram[55][6]
1 1
.names $false param_bram[55][7]
1 1
.names $false param_bram[56][0]
1 1
.names $false param_bram[56][1]
1 1
.names $false param_bram[56][2]
1 1
.names $false param_bram[56][3]
1 1
.names $false param_bram[56][4]
1 1
.names $false param_bram[56][5]
1 1
.names $false param_bram[56][6]
1 1
.names $true param_bram[56][7]
1 1
.names $true param_bram[57][0]
1 1
.names $false param_bram[57][1]
1 1
.names $true param_bram[57][2]
1 1
.names $false param_bram[57][3]
1 1
.names $false param_bram[57][4]
1 1
.names $false param_bram[57][5]
1 1
.names $false param_bram[57][6]
1 1
.names $false param_bram[57][7]
1 1
.names $false param_bram[58][0]
1 1
.names $false param_bram[58][1]
1 1
.names $false param_bram[58][2]
1 1
.names $true param_bram[58][3]
1 1
.names $true param_bram[58][4]
1 1
.names $true param_bram[58][5]
1 1
.names $true param_bram[58][6]
1 1
.names $false param_bram[58][7]
1 1
.names $false param_bram[59][0]
1 1
.names $false param_bram[59][1]
1 1
.names $false param_bram[59][2]
1 1
.names $false param_bram[59][3]
1 1
.names $false param_bram[59][4]
1 1
.names $false param_bram[59][5]
1 1
.names $false param_bram[59][6]
1 1
.names $false param_bram[59][7]
1 1
.names $false param_bram[5][0]
1 1
.names $false param_bram[5][1]
1 1
.names $true param_bram[5][2]
1 1
.names $true param_bram[5][3]
1 1
.names $true param_bram[5][4]
1 1
.names $true param_bram[5][5]
1 1
.names $false param_bram[5][6]
1 1
.names $false param_bram[5][7]
1 1
.names $false param_bram[60][0]
1 1
.names $true param_bram[60][1]
1 1
.names $false param_bram[60][2]
1 1
.names $true param_bram[60][3]
1 1
.names $true param_bram[60][4]
1 1
.names $false param_bram[60][5]
1 1
.names $false param_bram[60][6]
1 1
.names $false param_bram[60][7]
1 1
.names $false param_bram[61][0]
1 1
.names $false param_bram[61][1]
1 1
.names $false param_bram[61][2]
1 1
.names $false param_bram[61][3]
1 1
.names $false param_bram[61][4]
1 1
.names $false param_bram[61][5]
1 1
.names $false param_bram[61][6]
1 1
.names $false param_bram[61][7]
1 1
.names $true param_bram[62][0]
1 1
.names $false param_bram[62][1]
1 1
.names $false param_bram[62][2]
1 1
.names $true param_bram[62][3]
1 1
.names $false param_bram[62][4]
1 1
.names $true param_bram[62][5]
1 1
.names $true param_bram[62][6]
1 1
.names $false param_bram[62][7]
1 1
.names $false param_bram[63][0]
1 1
.names $false param_bram[63][1]
1 1
.names $false param_bram[63][2]
1 1
.names $false param_bram[63][3]
1 1
.names $false param_bram[63][4]
1 1
.names $false param_bram[63][5]
1 1
.names $false param_bram[63][6]
1 1
.names $false param_bram[63][7]
1 1
.names $true param_bram[64][0]
1 1
.names $false param_bram[64][1]
1 1
.names $false param_bram[64][2]
1 1
.names $false param_bram[64][3]
1 1
.names $false param_bram[64][4]
1 1
.names $false param_bram[64][5]
1 1
.names $false param_bram[64][6]
1 1
.names $false param_bram[64][7]
1 1
.names $false param_bram[65][0]
1 1
.names $false param_bram[65][1]
1 1
.names $false param_bram[65][2]
1 1
.names $false param_bram[65][3]
1 1
.names $false param_bram[65][4]
1 1
.names $false param_bram[65][5]
1 1
.names $false param_bram[65][6]
1 1
.names $false param_bram[65][7]
1 1
.names $false param_bram[66][0]
1 1
.names $false param_bram[66][1]
1 1
.names $false param_bram[66][2]
1 1
.names $false param_bram[66][3]
1 1
.names $false param_bram[66][4]
1 1
.names $true param_bram[66][5]
1 1
.names $false param_bram[66][6]
1 1
.names $true param_bram[66][7]
1 1
.names $false param_bram[67][0]
1 1
.names $false param_bram[67][1]
1 1
.names $false param_bram[67][2]
1 1
.names $false param_bram[67][3]
1 1
.names $false param_bram[67][4]
1 1
.names $false param_bram[67][5]
1 1
.names $false param_bram[67][6]
1 1
.names $false param_bram[67][7]
1 1
.names $true param_bram[68][0]
1 1
.names $false param_bram[68][1]
1 1
.names $false param_bram[68][2]
1 1
.names $false param_bram[68][3]
1 1
.names $false param_bram[68][4]
1 1
.names $false param_bram[68][5]
1 1
.names $false param_bram[68][6]
1 1
.names $false param_bram[68][7]
1 1
.names $false param_bram[69][0]
1 1
.names $false param_bram[69][1]
1 1
.names $false param_bram[69][2]
1 1
.names $false param_bram[69][3]
1 1
.names $false param_bram[69][4]
1 1
.names $false param_bram[69][5]
1 1
.names $false param_bram[69][6]
1 1
.names $false param_bram[69][7]
1 1
.names $true param_bram[6][0]
1 1
.names $false param_bram[6][1]
1 1
.names $true param_bram[6][2]
1 1
.names $false param_bram[6][3]
1 1
.names $false param_bram[6][4]
1 1
.names $false param_bram[6][5]
1 1
.names $false param_bram[6][6]
1 1
.names $false param_bram[6][7]
1 1
.names $false param_bram[70][0]
1 1
.names $false param_bram[70][1]
1 1
.names $false param_bram[70][2]
1 1
.names $false param_bram[70][3]
1 1
.names $false param_bram[70][4]
1 1
.names $true param_bram[70][5]
1 1
.names $false param_bram[70][6]
1 1
.names $true param_bram[70][7]
1 1
.names $false param_bram[71][0]
1 1
.names $false param_bram[71][1]
1 1
.names $false param_bram[71][2]
1 1
.names $false param_bram[71][3]
1 1
.names $false param_bram[71][4]
1 1
.names $false param_bram[71][5]
1 1
.names $false param_bram[71][6]
1 1
.names $false param_bram[71][7]
1 1
.names $false param_bram[72][0]
1 1
.names $true param_bram[72][1]
1 1
.names $false param_bram[72][2]
1 1
.names $true param_bram[72][3]
1 1
.names $true param_bram[72][4]
1 1
.names $false param_bram[72][5]
1 1
.names $false param_bram[72][6]
1 1
.names $false param_bram[72][7]
1 1
.names $false param_bram[73][0]
1 1
.names $false param_bram[73][1]
1 1
.names $false param_bram[73][2]
1 1
.names $false param_bram[73][3]
1 1
.names $false param_bram[73][4]
1 1
.names $false param_bram[73][5]
1 1
.names $false param_bram[73][6]
1 1
.names $false param_bram[73][7]
1 1
.names $true param_bram[74][0]
1 1
.names $false param_bram[74][1]
1 1
.names $false param_bram[74][2]
1 1
.names $true param_bram[74][3]
1 1
.names $false param_bram[74][4]
1 1
.names $true param_bram[74][5]
1 1
.names $true param_bram[74][6]
1 1
.names $false param_bram[74][7]
1 1
.names $true param_bram[75][0]
1 1
.names $true param_bram[75][1]
1 1
.names $true param_bram[75][2]
1 1
.names $true param_bram[75][3]
1 1
.names $true param_bram[75][4]
1 1
.names $true param_bram[75][5]
1 1
.names $true param_bram[75][6]
1 1
.names $true param_bram[75][7]
1 1
.names $false param_bram[7][0]
1 1
.names $false param_bram[7][1]
1 1
.names $true param_bram[7][2]
1 1
.names $true param_bram[7][3]
1 1
.names $true param_bram[7][4]
1 1
.names $true param_bram[7][5]
1 1
.names $false param_bram[7][6]
1 1
.names $false param_bram[7][7]
1 1
.names $false param_bram[8][0]
1 1
.names $false param_bram[8][1]
1 1
.names $true param_bram[8][2]
1 1
.names $true param_bram[8][3]
1 1
.names $true param_bram[8][4]
1 1
.names $true param_bram[8][5]
1 1
.names $false param_bram[8][6]
1 1
.names $false param_bram[8][7]
1 1
.names $true param_bram[9][0]
1 1
.names $false param_bram[9][1]
1 1
.names $true param_bram[9][2]
1 1
.names $false param_bram[9][3]
1 1
.names $false param_bram[9][4]
1 1
.names $false param_bram[9][5]
1 1
.names $false param_bram[9][6]
1 1
.names $false param_bram[9][7]
1 1
.names RST rst
1 1
.end
