Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon May 26 11:34:01 2025
| Host         : vid-Legion-5-15ACH6H running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file neorv32_test_setup_bootloader_control_sets_placed.rpt
| Design       : neorv32_test_setup_bootloader
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    86 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    23 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |             581 |          217 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            3 |
| Yes          | No                    | Yes                    |             891 |          338 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                                                          Enable Signal                                                         |                              Set/Reset Signal                              | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_i_IBUF_BUFG |                                                                                                                                |                                                                            |                2 |              2 |         1.00 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine[bitcnt][3]_i_1_n_0                               | neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys            |                1 |              4 |         4.00 |
|  clk_i_IBUF_BUFG |                                                                                                                                | neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/sreg_sys[0]_i_1_n_0 |                2 |              5 |         2.50 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcause]0                                | neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys            |                3 |              6 |         2.00 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/we                                     |                                                                            |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/w_pnt_reg[0][0]                                     |                                                                            |                1 |              8 |         8.00 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/soc_generators.neorv32_sys_clock_inst/tx_engine_reg[state][2]_0[0]                                            | neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys            |                2 |              9 |         4.50 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine[baudcnt][9]_i_1_n_0                              | neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys            |                6 |             10 |         1.67 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine[baudcnt][9]_i_1_n_0                              | neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys            |                6 |             10 |         1.67 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_exe_engine[state][10]_i_1_n_0        | neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys            |                4 |             11 |         2.75 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr[addr]                                       | neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys            |                4 |             12 |         3.00 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine[bitcnt][3]_i_1_n_0                               | neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys            |                2 |             13 |         6.50 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mie_firq]                                   | neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys            |                9 |             19 |         2.11 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/ctrl[prsc]                                          | neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys            |                4 |             21 |         5.25 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/atomics.neorv32_bus_amo_rmw_enabled.neorv32_bus_amo_rmw_inst/ipb[we][0]                                       |                                                                            |                3 |             24 |         8.00 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/atomics.neorv32_bus_amo_rmw_enabled.neorv32_bus_amo_rmw_inst/ipb[we][1]                                       |                                                                            |                3 |             24 |         8.00 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtvec][31]_i_1_n_0                          | neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys            |               12 |             31 |         2.58 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc]0                                  | neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys            |               17 |             31 |         1.82 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine[pc2][31]_i_1_n_0                     | neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys            |               11 |             31 |         2.82 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch[pc]                                      | neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys            |                8 |             31 |         3.88 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/E[1]                                                | neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys            |               11 |             32 |         2.91 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/E[0]                                                | neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys            |                8 |             32 |         4.00 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/request_reg_enabled.device_req_o_reg[addr][16]_0[0] | neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys            |               13 |             32 |         2.46 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/atomics.neorv32_bus_amo_rmw_enabled.neorv32_bus_amo_rmw_inst/arbiter_nxt[rdata]                               | neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys            |               28 |             32 |         1.14 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mscratch][31]_i_1_n_0                       | neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys            |               12 |             32 |         2.67 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/E[0]                                            | neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys            |                9 |             33 |         3.67 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o_reg[amoop][3]_0[0]                       | neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys            |               15 |             36 |         2.40 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter[sreg]           | neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys            |               17 |             37 |         2.18 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/fetch_reg[pc][28][0]                                | neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys            |               19 |             52 |         2.74 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtval]                                      | neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys            |               16 |             64 |         4.00 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][14]_rep__1_2[0]              | neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys            |               21 |             64 |         3.05 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ir][14]_1[0]                     | neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys            |               22 |             64 |         2.91 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[if_ack]                                    | neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys            |               36 |             67 |         1.86 |
|  clk_i_IBUF_BUFG | neorv32_top_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/Q[0]                                            | neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys            |               22 |             75 |         3.41 |
|  clk_i_IBUF_BUFG |                                                                                                                                | neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys            |              215 |            576 |         2.68 |
+------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+--------------+


