--Carlos Perez Araujo , Tecnologico de Estudios Superiores de Monterrey
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

ENTITY TEST_keypad IS
END TEST_keypad;

ARCHITECTURE TEST OF TEST_keypad IS

	COMPONENT RAM_MEMORY IS
		PORT (
			ADDRESS : IN STD_LOGIC_VECTOR (3 DOWNTO 0 );
			WRITE_DATA : IN STD_LOGIC_VECTOR (15 DOWNTO 0 );
			READ_DATA : OUT STD_LOGIC_VECTOR (15 DOWNTO 0 );
			RW, CLK : IN STD_LOGIC
		);
	END COMPONENT;
	SIGNAL READ_DATA : STD_LOGIC_VECTOR(15 DOWNTO 0);
	SIGNAL ADDRESS : STD_LOGIC_VECTOR(3 DOWNTO 0);
	SIGNAL DATA : STD_LOGIC_VECTOR (15 DOWNTO 0);
	SIGNAL CLK : STD_LOGIC;
	SIGNAL RW : STD_LOGIC;
BEGIN
	PORTMAP : RAM_MEMORY
	PORT MAP(ADDRESS => ADDRESS, WRITE_DATA => DATA, READ_DATA => READ_DATA, RW => RW, CLK => CLK);

STIMULUS : 
PROCESS
BEGIN
	clk <= '0';
	WAIT FOR 10 ns;

	clk <= '1';
	RW <= '0';
	DATA <= "1111111111111111";
	ADDRESS <= "0000";

	WAIT FOR 10 ns;
	clk <= '0';

	WAIT FOR 10 ns;
	clk <= '1';

	RW <= '0';
	DATA <= "0000000000000001";
	ADDRESS <= "0001";

	WAIT FOR 10 ns;
	clk <= '0';
	RW <= '0';
	ADDRESS <= "0001";

	WAIT FOR 10 ns;

	clk <= '1';
	RW <= '1';
	ADDRESS <= "0001";

	WAIT FOR 10 ns;

	clk <= '0';
	RW <= '0';
	ADDRESS <= "0001";

END PROCESS;
END TEST;
