// Seed: 2481210294
module module_0 (
    output logic id_0,
    output logic id_1,
    input  logic id_2
);
  logic id_3;
  type_10(
      id_1 < id_0 | 1'b0, 1, id_4
  );
  logic id_5;
  assign id_4 = 1 + id_4;
endmodule
