#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ffff45232b0 .scope module, "testbench" "testbench" 2 7;
 .timescale 0 0;
L_0x7ffff4553bb0 .functor BUFZ 1, L_0x7ffff4553620, C4<0>, C4<0>, C4<0>;
L_0x7ffff4553d10 .functor BUFZ 4, L_0x7ffff45539b0, C4<0000>, C4<0000>, C4<0000>;
v0x7ffff4550690_0 .net *"_s3", 0 0, L_0x7ffff4553bb0;  1 drivers
v0x7ffff4550790_0 .net *"_s8", 3 0, L_0x7ffff4553d10;  1 drivers
v0x7ffff4550870_0 .var/s "a", 3 0;
v0x7ffff4550910_0 .var/s "b", 3 0;
v0x7ffff4550a20_0 .var "c_in", 0 0;
v0x7ffff4550b10_0 .net "c_out", 0 0, L_0x7ffff4553620;  1 drivers
v0x7ffff4550bb0_0 .net/s "num", 4 0, L_0x7ffff4553c20;  1 drivers
v0x7ffff4550c90_0 .var "op", 0 0;
v0x7ffff4550d30_0 .net/s "sum", 3 0, L_0x7ffff45539b0;  1 drivers
L_0x7ffff4553c20 .concat8 [ 4 1 0 0], L_0x7ffff4553d10, L_0x7ffff4553bb0;
S_0x7ffff45253c0 .scope module, "DUT" "addSub4" 2 17, 3 1 0, S_0x7ffff45232b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "op"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 1 "c_in"
    .port_info 4 /OUTPUT 4 "sum"
    .port_info 5 /OUTPUT 1 "c_out"
v0x7ffff454fd50_0 .net/s "a", 3 0, v0x7ffff4550870_0;  1 drivers
v0x7ffff454fe40_0 .net/s "b", 3 0, v0x7ffff4550910_0;  1 drivers
v0x7ffff454ff10_0 .net "c_in", 0 0, v0x7ffff4550a20_0;  1 drivers
v0x7ffff4550030_0 .net "c_out", 0 0, L_0x7ffff4553620;  alias, 1 drivers
v0x7ffff4550120_0 .net "co", 0 0, L_0x7ffff4551a20;  1 drivers
v0x7ffff4550260_0 .net "comp2", 3 0, L_0x7ffff4551dc0;  1 drivers
v0x7ffff4550350_0 .net "contrast", 3 0, L_0x7ffff4550e80;  1 drivers
v0x7ffff4550440_0 .net "op", 0 0, v0x7ffff4550c90_0;  1 drivers
v0x7ffff4550530_0 .net/s "sum", 3 0, L_0x7ffff45539b0;  alias, 1 drivers
L_0x7ffff4550f10 .concat [ 1 1 1 1], v0x7ffff4550c90_0, v0x7ffff4550c90_0, v0x7ffff4550c90_0, v0x7ffff4550c90_0;
S_0x7ffff4524410 .scope module, "a1" "adder4" 3 10, 4 1 0, S_0x7ffff45253c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 1 "c_out"
o0x7f4cbaf009d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x7ffff454d240_0 name=_s39
v0x7ffff454d340_0 .net/s "a", 3 0, v0x7ffff4550870_0;  alias, 1 drivers
v0x7ffff454d420_0 .net/s "b", 3 0, L_0x7ffff4551dc0;  alias, 1 drivers
v0x7ffff454d4e0_0 .net "c", 3 0, L_0x7ffff4553e60;  1 drivers
v0x7ffff454d5c0_0 .net "c_in", 0 0, v0x7ffff4550a20_0;  alias, 1 drivers
v0x7ffff454d6b0_0 .net "c_out", 0 0, L_0x7ffff4553620;  alias, 1 drivers
v0x7ffff454d780_0 .net/s "sum", 3 0, L_0x7ffff45539b0;  alias, 1 drivers
L_0x7ffff4552350 .part v0x7ffff4550870_0, 0, 1;
L_0x7ffff45523f0 .part L_0x7ffff4551dc0, 0, 1;
L_0x7ffff4552910 .part v0x7ffff4550870_0, 1, 1;
L_0x7ffff4552a40 .part L_0x7ffff4551dc0, 1, 1;
L_0x7ffff4552b10 .part L_0x7ffff4553e60, 1, 1;
L_0x7ffff4553030 .part v0x7ffff4550870_0, 2, 1;
L_0x7ffff4553110 .part L_0x7ffff4551dc0, 2, 1;
L_0x7ffff45531b0 .part L_0x7ffff4553e60, 2, 1;
L_0x7ffff4553770 .part v0x7ffff4550870_0, 3, 1;
L_0x7ffff4553810 .part L_0x7ffff4551dc0, 3, 1;
L_0x7ffff4553910 .part L_0x7ffff4553e60, 3, 1;
L_0x7ffff45539b0 .concat8 [ 1 1 1 1], L_0x7ffff4551fc0, L_0x7ffff4552590, L_0x7ffff4552c50, L_0x7ffff4553360;
L_0x7ffff4553e60 .concat [ 1 1 1 1], o0x7f4cbaf009d8, L_0x7ffff4552240, L_0x7ffff4552800, L_0x7ffff4552f20;
S_0x7ffff4522160 .scope module, "fa1" "fulladder" 4 5, 5 1 0, S_0x7ffff4524410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x7ffff4551f50 .functor XOR 1, L_0x7ffff4552350, L_0x7ffff45523f0, C4<0>, C4<0>;
L_0x7ffff4551fc0 .functor XOR 1, L_0x7ffff4551f50, v0x7ffff4550a20_0, C4<0>, C4<0>;
L_0x7ffff4552110 .functor AND 1, L_0x7ffff4552350, L_0x7ffff45523f0, C4<1>, C4<1>;
L_0x7ffff45521d0 .functor AND 1, L_0x7ffff4551f50, v0x7ffff4550a20_0, C4<1>, C4<1>;
L_0x7ffff4552240 .functor XOR 1, L_0x7ffff45521d0, L_0x7ffff4552110, C4<0>, C4<0>;
v0x7ffff4529e00_0 .net "a", 0 0, L_0x7ffff4552350;  1 drivers
v0x7ffff45284a0_0 .net "b", 0 0, L_0x7ffff45523f0;  1 drivers
v0x7ffff4526b60_0 .net "c1", 0 0, L_0x7ffff4552110;  1 drivers
v0x7ffff4528210_0 .net "c2", 0 0, L_0x7ffff45521d0;  1 drivers
v0x7ffff45268a0_0 .net "c_in", 0 0, v0x7ffff4550a20_0;  alias, 1 drivers
v0x7ffff454b360_0 .net "c_out", 0 0, L_0x7ffff4552240;  1 drivers
v0x7ffff454b420_0 .net "s1", 0 0, L_0x7ffff4551f50;  1 drivers
v0x7ffff454b4e0_0 .net "sum", 0 0, L_0x7ffff4551fc0;  1 drivers
S_0x7ffff454b640 .scope module, "fa2" "fulladder" 4 6, 5 1 0, S_0x7ffff4524410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x7ffff4552520 .functor XOR 1, L_0x7ffff4552910, L_0x7ffff4552a40, C4<0>, C4<0>;
L_0x7ffff4552590 .functor XOR 1, L_0x7ffff4552520, L_0x7ffff4552b10, C4<0>, C4<0>;
L_0x7ffff4552600 .functor AND 1, L_0x7ffff4552910, L_0x7ffff4552a40, C4<1>, C4<1>;
L_0x7ffff4552710 .functor AND 1, L_0x7ffff4552520, L_0x7ffff4552b10, C4<1>, C4<1>;
L_0x7ffff4552800 .functor XOR 1, L_0x7ffff4552710, L_0x7ffff4552600, C4<0>, C4<0>;
v0x7ffff454b8b0_0 .net "a", 0 0, L_0x7ffff4552910;  1 drivers
v0x7ffff454b970_0 .net "b", 0 0, L_0x7ffff4552a40;  1 drivers
v0x7ffff454ba30_0 .net "c1", 0 0, L_0x7ffff4552600;  1 drivers
v0x7ffff454bad0_0 .net "c2", 0 0, L_0x7ffff4552710;  1 drivers
v0x7ffff454bb90_0 .net "c_in", 0 0, L_0x7ffff4552b10;  1 drivers
v0x7ffff454bca0_0 .net "c_out", 0 0, L_0x7ffff4552800;  1 drivers
v0x7ffff454bd60_0 .net "s1", 0 0, L_0x7ffff4552520;  1 drivers
v0x7ffff454be20_0 .net "sum", 0 0, L_0x7ffff4552590;  1 drivers
S_0x7ffff454bf80 .scope module, "fa3" "fulladder" 4 7, 5 1 0, S_0x7ffff4524410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x7ffff4552bb0 .functor XOR 1, L_0x7ffff4553030, L_0x7ffff4553110, C4<0>, C4<0>;
L_0x7ffff4552c50 .functor XOR 1, L_0x7ffff4552bb0, L_0x7ffff45531b0, C4<0>, C4<0>;
L_0x7ffff4552cf0 .functor AND 1, L_0x7ffff4553030, L_0x7ffff4553110, C4<1>, C4<1>;
L_0x7ffff4552e30 .functor AND 1, L_0x7ffff4552bb0, L_0x7ffff45531b0, C4<1>, C4<1>;
L_0x7ffff4552f20 .functor XOR 1, L_0x7ffff4552e30, L_0x7ffff4552cf0, C4<0>, C4<0>;
v0x7ffff454c1d0_0 .net "a", 0 0, L_0x7ffff4553030;  1 drivers
v0x7ffff454c290_0 .net "b", 0 0, L_0x7ffff4553110;  1 drivers
v0x7ffff454c350_0 .net "c1", 0 0, L_0x7ffff4552cf0;  1 drivers
v0x7ffff454c420_0 .net "c2", 0 0, L_0x7ffff4552e30;  1 drivers
v0x7ffff454c4e0_0 .net "c_in", 0 0, L_0x7ffff45531b0;  1 drivers
v0x7ffff454c5f0_0 .net "c_out", 0 0, L_0x7ffff4552f20;  1 drivers
v0x7ffff454c6b0_0 .net "s1", 0 0, L_0x7ffff4552bb0;  1 drivers
v0x7ffff454c770_0 .net "sum", 0 0, L_0x7ffff4552c50;  1 drivers
S_0x7ffff454c8d0 .scope module, "fa4" "fulladder" 4 8, 5 1 0, S_0x7ffff4524410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x7ffff45532f0 .functor XOR 1, L_0x7ffff4553770, L_0x7ffff4553810, C4<0>, C4<0>;
L_0x7ffff4553360 .functor XOR 1, L_0x7ffff45532f0, L_0x7ffff4553910, C4<0>, C4<0>;
L_0x7ffff4553420 .functor AND 1, L_0x7ffff4553770, L_0x7ffff4553810, C4<1>, C4<1>;
L_0x7ffff4553530 .functor AND 1, L_0x7ffff45532f0, L_0x7ffff4553910, C4<1>, C4<1>;
L_0x7ffff4553620 .functor XOR 1, L_0x7ffff4553530, L_0x7ffff4553420, C4<0>, C4<0>;
v0x7ffff454cb20_0 .net "a", 0 0, L_0x7ffff4553770;  1 drivers
v0x7ffff454cc00_0 .net "b", 0 0, L_0x7ffff4553810;  1 drivers
v0x7ffff454ccc0_0 .net "c1", 0 0, L_0x7ffff4553420;  1 drivers
v0x7ffff454cd90_0 .net "c2", 0 0, L_0x7ffff4553530;  1 drivers
v0x7ffff454ce50_0 .net "c_in", 0 0, L_0x7ffff4553910;  1 drivers
v0x7ffff454cf60_0 .net "c_out", 0 0, L_0x7ffff4553620;  alias, 1 drivers
v0x7ffff454d020_0 .net "s1", 0 0, L_0x7ffff45532f0;  1 drivers
v0x7ffff454d0e0_0 .net "sum", 0 0, L_0x7ffff4553360;  1 drivers
S_0x7ffff454d8f0 .scope module, "ha1" "half_adder4" 3 9, 6 1 0, S_0x7ffff45253c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 4 "s"
    .port_info 3 /OUTPUT 1 "c"
v0x7ffff454f330_0 .net "a", 3 0, L_0x7ffff4550e80;  alias, 1 drivers
v0x7ffff454f430_0 .net "b", 0 0, v0x7ffff4550c90_0;  alias, 1 drivers
v0x7ffff454f4f0_0 .net "c", 0 0, L_0x7ffff4551a20;  alias, 1 drivers
v0x7ffff454f5f0_0 .net "o", 2 0, L_0x7ffff4551850;  1 drivers
v0x7ffff454f690_0 .net "s", 3 0, L_0x7ffff4551dc0;  alias, 1 drivers
L_0x7ffff45511b0 .part L_0x7ffff4550e80, 0, 1;
L_0x7ffff45513a0 .part L_0x7ffff4550e80, 1, 1;
L_0x7ffff4551440 .part L_0x7ffff4551850, 0, 1;
L_0x7ffff4551690 .part L_0x7ffff4550e80, 2, 1;
L_0x7ffff4551760 .part L_0x7ffff4551850, 1, 1;
L_0x7ffff4551850 .concat8 [ 1 1 1 0], L_0x7ffff45510b0, L_0x7ffff4551250, L_0x7ffff45514e0;
L_0x7ffff4551ba0 .part L_0x7ffff4550e80, 3, 1;
L_0x7ffff4551c40 .part L_0x7ffff4551850, 2, 1;
L_0x7ffff4551dc0 .concat8 [ 1 1 1 1], L_0x7ffff4551140, L_0x7ffff45512e0, L_0x7ffff4551550, L_0x7ffff4551a90;
S_0x7ffff454dae0 .scope module, "ha1" "half_adder" 6 4, 7 1 0, S_0x7ffff454d8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "s"
    .port_info 3 /OUTPUT 1 "o"
L_0x7ffff45510b0 .functor AND 1, L_0x7ffff45511b0, v0x7ffff4550c90_0, C4<1>, C4<1>;
L_0x7ffff4551140 .functor XOR 1, L_0x7ffff45511b0, v0x7ffff4550c90_0, C4<0>, C4<0>;
v0x7ffff454dce0_0 .net "a", 0 0, L_0x7ffff45511b0;  1 drivers
v0x7ffff454ddc0_0 .net "b", 0 0, v0x7ffff4550c90_0;  alias, 1 drivers
v0x7ffff454de80_0 .net "o", 0 0, L_0x7ffff45510b0;  1 drivers
v0x7ffff454df50_0 .net "s", 0 0, L_0x7ffff4551140;  1 drivers
S_0x7ffff454e0c0 .scope module, "ha2" "half_adder" 6 5, 7 1 0, S_0x7ffff454d8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "s"
    .port_info 3 /OUTPUT 1 "o"
L_0x7ffff4551250 .functor AND 1, L_0x7ffff45513a0, L_0x7ffff4551440, C4<1>, C4<1>;
L_0x7ffff45512e0 .functor XOR 1, L_0x7ffff45513a0, L_0x7ffff4551440, C4<0>, C4<0>;
v0x7ffff454e320_0 .net "a", 0 0, L_0x7ffff45513a0;  1 drivers
v0x7ffff454e3e0_0 .net "b", 0 0, L_0x7ffff4551440;  1 drivers
v0x7ffff454e4a0_0 .net "o", 0 0, L_0x7ffff4551250;  1 drivers
v0x7ffff454e570_0 .net "s", 0 0, L_0x7ffff45512e0;  1 drivers
S_0x7ffff454e6e0 .scope module, "ha3" "half_adder" 6 6, 7 1 0, S_0x7ffff454d8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "s"
    .port_info 3 /OUTPUT 1 "o"
L_0x7ffff45514e0 .functor AND 1, L_0x7ffff4551690, L_0x7ffff4551760, C4<1>, C4<1>;
L_0x7ffff4551550 .functor XOR 1, L_0x7ffff4551690, L_0x7ffff4551760, C4<0>, C4<0>;
v0x7ffff454e950_0 .net "a", 0 0, L_0x7ffff4551690;  1 drivers
v0x7ffff454ea10_0 .net "b", 0 0, L_0x7ffff4551760;  1 drivers
v0x7ffff454ead0_0 .net "o", 0 0, L_0x7ffff45514e0;  1 drivers
v0x7ffff454eba0_0 .net "s", 0 0, L_0x7ffff4551550;  1 drivers
S_0x7ffff454ed10 .scope module, "ha4" "half_adder" 6 7, 7 1 0, S_0x7ffff454d8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "s"
    .port_info 3 /OUTPUT 1 "o"
L_0x7ffff4551a20 .functor AND 1, L_0x7ffff4551ba0, L_0x7ffff4551c40, C4<1>, C4<1>;
L_0x7ffff4551a90 .functor XOR 1, L_0x7ffff4551ba0, L_0x7ffff4551c40, C4<0>, C4<0>;
v0x7ffff454ef50_0 .net "a", 0 0, L_0x7ffff4551ba0;  1 drivers
v0x7ffff454f030_0 .net "b", 0 0, L_0x7ffff4551c40;  1 drivers
v0x7ffff454f0f0_0 .net "o", 0 0, L_0x7ffff4551a20;  alias, 1 drivers
v0x7ffff454f1c0_0 .net "s", 0 0, L_0x7ffff4551a90;  1 drivers
S_0x7ffff454f7f0 .scope module, "x1" "xor4" 3 8, 8 1 0, S_0x7ffff45253c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /OUTPUT 4 "y"
L_0x7ffff4550e80 .functor XOR 4, v0x7ffff4550910_0, L_0x7ffff4550f10, C4<0000>, C4<0000>;
v0x7ffff454fa10_0 .net "a", 3 0, v0x7ffff4550910_0;  alias, 1 drivers
v0x7ffff454fb10_0 .net "b", 3 0, L_0x7ffff4550f10;  1 drivers
v0x7ffff454fbf0_0 .net/s "y", 3 0, L_0x7ffff4550e80;  alias, 1 drivers
    .scope S_0x7ffff45232b0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff4550a20_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7ffff4550870_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7ffff4550910_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff4550c90_0, 0, 1;
    %vpi_call 2 25 "$monitor", "%dns monitor: op=%d a=%d b=%d Cin=%b sum=%d Cout=%b num=%d", $stime, v0x7ffff4550c90_0, v0x7ffff4550870_0, v0x7ffff4550910_0, v0x7ffff4550a20_0, v0x7ffff4550d30_0, v0x7ffff4550b10_0, v0x7ffff4550bb0_0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7ffff45232b0;
T_1 ;
    %delay 50, 0;
    %load/vec4 v0x7ffff4550c90_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x7ffff4550c90_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ffff45232b0;
T_2 ;
    %delay 100, 0;
    %load/vec4 v0x7ffff4550910_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7ffff4550910_0, 0, 4;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ffff45232b0;
T_3 ;
    %delay 5000, 0;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./addSub4.v";
    "./adder4.v";
    "./fulladder.v";
    "./half_adder4.v";
    "./half_adder.v";
    "./xor4.v";
