// Seed: 3949593420
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    output supply0 id_2,
    output wire id_3[1 : 1]
);
  logic id_5, id_6 = id_5;
  logic id_7;
  assign id_1 = -1;
  logic id_8;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd67,
    parameter id_2 = 32'd90
) (
    input  tri  _id_0,
    input  tri1 id_1,
    input  wor  _id_2,
    output tri0 id_3
);
  logic [7:0][id_2  -  id_0 : id_0] id_5;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  logic id_6 = id_2;
endmodule
