// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config5_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer4_out_dout,
        layer4_out_num_data_valid,
        layer4_out_fifo_cap,
        layer4_out_empty_n,
        layer4_out_read,
        layer5_out_din,
        layer5_out_num_data_valid,
        layer5_out_fifo_cap,
        layer5_out_full_n,
        layer5_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [79:0] layer4_out_dout;
input  [7:0] layer4_out_num_data_valid;
input  [7:0] layer4_out_fifo_cap;
input   layer4_out_empty_n;
output   layer4_out_read;
output  [127:0] layer5_out_din;
input  [5:0] layer5_out_num_data_valid;
input  [5:0] layer5_out_fifo_cap;
input   layer5_out_full_n;
output   layer5_out_write;
output   start_out;
output   start_write;

reg ap_idle;
reg layer4_out_read;
reg layer5_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] icmp_ln55_reg_1200;
reg   [0:0] icmp_ln55_reg_1200_pp0_iter1_reg;
reg   [0:0] and_ln55_1_reg_1222;
reg    ap_predicate_op181_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln109_fu_188_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] sY;
reg   [31:0] pY;
reg   [31:0] pX;
reg   [31:0] sX;
reg   [9:0] void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1;
reg   [9:0] void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_13;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_12;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_11;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_10;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_9;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_8;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_7;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_6;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_5;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_4;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_3;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_2;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_1;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_7_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_7_we0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_7_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_6_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_6_we0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_6_d0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_6_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_5_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_5_we0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_5_d0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_5_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_4_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_4_we0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_4_d0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_4_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_3_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_3_we0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_3_d0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_3_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_2_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_2_we0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_2_d0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_2_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_1_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_1_we0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_1_d0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_1_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_we0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_d0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_q0;
reg    layer4_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer5_out_blk_n;
reg   [0:0] icmp_ln109_reg_1196;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln55_fu_204_p2;
wire   [0:0] icmp_ln55_2_fu_218_p2;
reg   [0:0] icmp_ln55_2_reg_1204;
wire   [0:0] icmp_ln55_3_fu_224_p2;
reg   [0:0] icmp_ln55_3_reg_1209;
wire   [0:0] icmp_ln76_fu_236_p2;
reg   [0:0] icmp_ln76_reg_1214;
wire   [0:0] icmp_ln80_fu_290_p2;
reg   [0:0] icmp_ln80_reg_1218;
wire   [0:0] and_ln55_1_fu_641_p2;
wire   [9:0] select_ln65_2_fu_699_p3;
reg   [9:0] select_ln65_2_reg_1226;
wire   [9:0] select_ln65_5_fu_759_p3;
reg   [9:0] select_ln65_5_reg_1231;
wire   [9:0] select_ln65_8_fu_819_p3;
reg   [9:0] select_ln65_8_reg_1236;
wire   [9:0] select_ln65_11_fu_879_p3;
reg   [9:0] select_ln65_11_reg_1241;
wire   [9:0] select_ln65_14_fu_939_p3;
reg   [9:0] select_ln65_14_reg_1246;
wire   [9:0] select_ln65_17_fu_999_p3;
reg   [9:0] select_ln65_17_reg_1251;
wire   [9:0] select_ln65_20_fu_1059_p3;
reg   [9:0] select_ln65_20_reg_1256;
wire   [9:0] select_ln65_23_fu_1119_p3;
reg   [9:0] select_ln65_23_reg_1261;
reg   [31:0] ap_phi_mux_storemerge_phi_fu_173_p4;
wire   [31:0] add_ln86_fu_1145_p2;
reg   [31:0] ap_phi_reg_pp0_iter1_storemerge_reg_169;
wire   [31:0] ap_phi_reg_pp0_iter0_storemerge_reg_169;
wire   [31:0] add_ln80_fu_284_p2;
wire   [31:0] add_ln76_fu_230_p2;
wire   [31:0] add_ln91_fu_256_p2;
wire   [9:0] trunc_ln115_fu_313_p1;
wire   [9:0] trunc_ln115_9_fu_337_p4;
wire   [9:0] trunc_ln115_s_fu_347_p4;
wire   [9:0] trunc_ln115_1_fu_357_p4;
wire   [9:0] trunc_ln115_2_fu_367_p4;
wire   [9:0] trunc_ln115_3_fu_377_p4;
wire   [9:0] trunc_ln115_6_fu_317_p4;
wire   [9:0] trunc_ln115_7_fu_327_p4;
reg   [6:0] indvar_flatten_fu_152;
wire   [6:0] add_ln109_fu_194_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_indvar_flatten_load;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] select_ln91_fu_248_p3;
wire   [0:0] and_ln55_fu_637_p2;
wire   [0:0] icmp_ln55_1_fu_631_p2;
wire   [0:0] icmp_ln65_fu_647_p2;
wire   [0:0] xor_ln65_fu_653_p2;
wire   [0:0] icmp_ln65_1_fu_667_p2;
wire   [0:0] xor_ln65_1_fu_673_p2;
wire   [9:0] select_ln65_fu_659_p3;
wire   [9:0] select_ln65_1_fu_679_p3;
wire   [0:0] icmp_ln65_2_fu_687_p2;
wire   [0:0] xor_ln65_2_fu_693_p2;
wire   [0:0] icmp_ln65_3_fu_707_p2;
wire   [0:0] xor_ln65_3_fu_713_p2;
wire   [0:0] icmp_ln65_4_fu_727_p2;
wire   [0:0] xor_ln65_4_fu_733_p2;
wire   [9:0] select_ln65_3_fu_719_p3;
wire   [9:0] select_ln65_4_fu_739_p3;
wire   [0:0] icmp_ln65_5_fu_747_p2;
wire   [0:0] xor_ln65_5_fu_753_p2;
wire   [0:0] icmp_ln65_6_fu_767_p2;
wire   [0:0] xor_ln65_6_fu_773_p2;
wire   [0:0] icmp_ln65_7_fu_787_p2;
wire   [0:0] xor_ln65_7_fu_793_p2;
wire   [9:0] select_ln65_6_fu_779_p3;
wire   [9:0] select_ln65_7_fu_799_p3;
wire   [0:0] icmp_ln65_8_fu_807_p2;
wire   [0:0] xor_ln65_8_fu_813_p2;
wire   [0:0] icmp_ln65_9_fu_827_p2;
wire   [0:0] xor_ln65_9_fu_833_p2;
wire   [0:0] icmp_ln65_10_fu_847_p2;
wire   [0:0] xor_ln65_10_fu_853_p2;
wire   [9:0] select_ln65_9_fu_839_p3;
wire   [9:0] select_ln65_10_fu_859_p3;
wire   [0:0] icmp_ln65_11_fu_867_p2;
wire   [0:0] xor_ln65_11_fu_873_p2;
wire   [0:0] icmp_ln65_12_fu_887_p2;
wire   [0:0] xor_ln65_12_fu_893_p2;
wire   [0:0] icmp_ln65_13_fu_907_p2;
wire   [0:0] xor_ln65_13_fu_913_p2;
wire   [9:0] select_ln65_12_fu_899_p3;
wire   [9:0] select_ln65_13_fu_919_p3;
wire   [0:0] icmp_ln65_14_fu_927_p2;
wire   [0:0] xor_ln65_14_fu_933_p2;
wire   [0:0] icmp_ln65_15_fu_947_p2;
wire   [0:0] xor_ln65_15_fu_953_p2;
wire   [0:0] icmp_ln65_16_fu_967_p2;
wire   [0:0] xor_ln65_16_fu_973_p2;
wire   [9:0] select_ln65_15_fu_959_p3;
wire   [9:0] select_ln65_16_fu_979_p3;
wire   [0:0] icmp_ln65_17_fu_987_p2;
wire   [0:0] xor_ln65_17_fu_993_p2;
wire   [0:0] icmp_ln65_18_fu_1007_p2;
wire   [0:0] xor_ln65_18_fu_1013_p2;
wire   [0:0] icmp_ln65_19_fu_1027_p2;
wire   [0:0] xor_ln65_19_fu_1033_p2;
wire   [9:0] select_ln65_18_fu_1019_p3;
wire   [9:0] select_ln65_19_fu_1039_p3;
wire   [0:0] icmp_ln65_20_fu_1047_p2;
wire   [0:0] xor_ln65_20_fu_1053_p2;
wire   [0:0] icmp_ln65_21_fu_1067_p2;
wire   [0:0] xor_ln65_21_fu_1073_p2;
wire   [0:0] icmp_ln65_22_fu_1087_p2;
wire   [0:0] xor_ln65_22_fu_1093_p2;
wire   [9:0] select_ln65_21_fu_1079_p3;
wire   [9:0] select_ln65_22_fu_1099_p3;
wire   [0:0] icmp_ln65_23_fu_1107_p2;
wire   [0:0] xor_ln65_23_fu_1113_p2;
wire   [0:0] icmp_ln86_fu_1131_p2;
wire   [31:0] select_ln86_fu_1137_p3;
wire   [121:0] tmp_7_fu_1158_p16;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_264;
reg    ap_condition_262;
reg    ap_condition_353;
reg    ap_condition_288;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 sY = 32'd0;
#0 pY = 32'd0;
#0 pX = 32'd0;
#0 sX = 32'd0;
#0 void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 = 10'd0;
#0 void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_13 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_12 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_11 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_10 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_9 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_8 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_7 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_6 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_5 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_4 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_3 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_2 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_1 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a = 10'd0;
end

myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config5_s_void_pdEe #(
    .DataWidth( 10 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_7_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_7_we0),
    .d0(trunc_ln115_fu_313_p1),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_7_q0)
);

myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config5_s_void_pdEe #(
    .DataWidth( 10 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_6_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_6_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_6_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_6_q0)
);

myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config5_s_void_pdEe #(
    .DataWidth( 10 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_5_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_5_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_5_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_5_q0)
);

myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config5_s_void_pdEe #(
    .DataWidth( 10 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_4_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_4_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_4_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_4_q0)
);

myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config5_s_void_pdEe #(
    .DataWidth( 10 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_3_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_3_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_3_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_3_q0)
);

myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config5_s_void_pdEe #(
    .DataWidth( 10 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_2_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_2_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_2_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_2_q0)
);

myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config5_s_void_pdEe #(
    .DataWidth( 10 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_1_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_1_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_1_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_1_q0)
);

myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config5_s_void_pdEe #(
    .DataWidth( 10 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_q0)
);

myproject_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_262)) begin
        if ((1'b1 == ap_condition_264)) begin
            ap_phi_reg_pp0_iter1_storemerge_reg_169 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_storemerge_reg_169 <= ap_phi_reg_pp0_iter0_storemerge_reg_169;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_262)) begin
        if ((icmp_ln109_fu_188_p2 == 1'd0)) begin
            indvar_flatten_fu_152 <= add_ln109_fu_194_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_152 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_353)) begin
        if ((icmp_ln76_fu_236_p2 == 1'd1)) begin
            pX <= 32'd0;
        end else if ((icmp_ln76_fu_236_p2 == 1'd0)) begin
            pX <= add_ln76_fu_230_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_288)) begin
        if ((icmp_ln80_fu_290_p2 == 1'd1)) begin
            pY <= 32'd0;
        end else if ((icmp_ln80_fu_290_p2 == 1'd0)) begin
            pY <= add_ln80_fu_284_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_353)) begin
        if ((icmp_ln76_fu_236_p2 == 1'd1)) begin
            sX <= 32'd0;
        end else if ((icmp_ln76_fu_236_p2 == 1'd0)) begin
            sX <= add_ln91_fu_256_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln55_reg_1200 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln55_1_reg_1222 <= and_ln55_1_fu_641_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln109_reg_1196 <= icmp_ln109_fu_188_p2;
        icmp_ln55_reg_1200_pp0_iter1_reg <= icmp_ln55_reg_1200;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_fu_188_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln55_fu_204_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln55_2_reg_1204 <= icmp_ln55_2_fu_218_p2;
        icmp_ln55_3_reg_1209 <= icmp_ln55_3_fu_224_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_fu_188_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln55_reg_1200 <= icmp_ln55_fu_204_p2;
        icmp_ln76_reg_1214 <= icmp_ln76_fu_236_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_fu_188_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln76_fu_236_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln80_reg_1218 <= icmp_ln80_fu_290_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a <= {{layer4_out_dout[79:70]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_1 <= {{layer4_out_dout[69:60]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_10 <= void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_2_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_11 <= void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_3_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_12 <= void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_4_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_13 <= void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_5_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_2 <= {{layer4_out_dout[59:50]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_3 <= {{layer4_out_dout[49:40]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_4 <= {{layer4_out_dout[39:30]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_5 <= {{layer4_out_dout[29:20]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_6 <= {{layer4_out_dout[19:10]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_7 <= trunc_ln115_fu_313_p1;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_8 <= void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_9 <= void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_1_q0;
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel <= void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_6_q0;
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 <= void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_7_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln76_reg_1214 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sY <= ap_phi_mux_storemerge_phi_fu_173_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln55_1_fu_641_p2) & (icmp_ln55_reg_1200 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln65_11_reg_1241 <= select_ln65_11_fu_879_p3;
        select_ln65_14_reg_1246 <= select_ln65_14_fu_939_p3;
        select_ln65_17_reg_1251 <= select_ln65_17_fu_999_p3;
        select_ln65_20_reg_1256 <= select_ln65_20_fu_1059_p3;
        select_ln65_23_reg_1261 <= select_ln65_23_fu_1119_p3;
        select_ln65_2_reg_1226 <= select_ln65_2_fu_699_p3;
        select_ln65_5_reg_1231 <= select_ln65_5_fu_759_p3;
        select_ln65_8_reg_1236 <= select_ln65_8_fu_819_p3;
    end
end

always @ (*) begin
    if (((icmp_ln109_fu_188_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln80_reg_1218 == 1'd0) & (icmp_ln76_reg_1214 == 1'd1) & (icmp_ln109_reg_1196 == 1'd0))) begin
        ap_phi_mux_storemerge_phi_fu_173_p4 = add_ln86_fu_1145_p2;
    end else begin
        ap_phi_mux_storemerge_phi_fu_173_p4 = ap_phi_reg_pp0_iter1_storemerge_reg_169;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 7'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_152;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer4_out_blk_n = layer4_out_empty_n;
    end else begin
        layer4_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer4_out_read = 1'b1;
    end else begin
        layer4_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op181_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer5_out_blk_n = layer5_out_full_n;
    end else begin
        layer5_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op181_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer5_out_write = 1'b1;
    end else begin
        layer5_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_1_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_1_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_2_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_2_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_3_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_3_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_4_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_4_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_5_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_5_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_6_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_6_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_7_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_7_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln109_fu_194_p2 = (ap_sig_allocacmp_indvar_flatten_load + 7'd1);

assign add_ln76_fu_230_p2 = (pX + 32'd1);

assign add_ln80_fu_284_p2 = (pY + 32'd1);

assign add_ln86_fu_1145_p2 = (sY + select_ln86_fu_1137_p3);

assign add_ln91_fu_256_p2 = (sX + select_ln91_fu_248_p3);

assign and_ln55_1_fu_641_p2 = (icmp_ln55_1_fu_631_p2 & and_ln55_fu_637_p2);

assign and_ln55_fu_637_p2 = (icmp_ln55_3_reg_1209 & icmp_ln55_2_reg_1204);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op181_write_state3 == 1'b1) & (layer5_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer4_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op181_write_state3 == 1'b1) & (layer5_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer4_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op181_write_state3 == 1'b1) & (layer5_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer4_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (layer4_out_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op181_write_state3 == 1'b1) & (layer5_out_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_262 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_264 = ((icmp_ln109_fu_188_p2 == 1'd0) & (icmp_ln80_fu_290_p2 == 1'd1) & (icmp_ln76_fu_236_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_288 = ((icmp_ln109_fu_188_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (icmp_ln76_fu_236_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_353 = ((icmp_ln109_fu_188_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_storemerge_reg_169 = 'bx;

always @ (*) begin
    ap_predicate_op181_write_state3 = ((1'd1 == and_ln55_1_reg_1222) & (icmp_ln55_reg_1200_pp0_iter1_reg == 1'd1));
end

assign ap_ready = internal_ap_ready;

assign icmp_ln109_fu_188_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 7'd104) ? 1'b1 : 1'b0);

assign icmp_ln55_1_fu_631_p2 = ((sY == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln55_2_fu_218_p2 = (($signed(pY) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_3_fu_224_p2 = (($signed(pX) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_204_p2 = ((sX == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln65_10_fu_847_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_4 < trunc_ln115_1_fu_357_p4) ? 1'b1 : 1'b0);

assign icmp_ln65_11_fu_867_p2 = ((select_ln65_9_fu_839_p3 < select_ln65_10_fu_859_p3) ? 1'b1 : 1'b0);

assign icmp_ln65_12_fu_887_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_11 < void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_3_q0) ? 1'b1 : 1'b0);

assign icmp_ln65_13_fu_907_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_3 < trunc_ln115_2_fu_367_p4) ? 1'b1 : 1'b0);

assign icmp_ln65_14_fu_927_p2 = ((select_ln65_12_fu_899_p3 < select_ln65_13_fu_919_p3) ? 1'b1 : 1'b0);

assign icmp_ln65_15_fu_947_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_10 < void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_2_q0) ? 1'b1 : 1'b0);

assign icmp_ln65_16_fu_967_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_2 < trunc_ln115_3_fu_377_p4) ? 1'b1 : 1'b0);

assign icmp_ln65_17_fu_987_p2 = ((select_ln65_15_fu_959_p3 < select_ln65_16_fu_979_p3) ? 1'b1 : 1'b0);

assign icmp_ln65_18_fu_1007_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_9 < void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_1_q0) ? 1'b1 : 1'b0);

assign icmp_ln65_19_fu_1027_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_1 < trunc_ln115_6_fu_317_p4) ? 1'b1 : 1'b0);

assign icmp_ln65_1_fu_667_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_7 < trunc_ln115_fu_313_p1) ? 1'b1 : 1'b0);

assign icmp_ln65_20_fu_1047_p2 = ((select_ln65_18_fu_1019_p3 < select_ln65_19_fu_1039_p3) ? 1'b1 : 1'b0);

assign icmp_ln65_21_fu_1067_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_8 < void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_q0) ? 1'b1 : 1'b0);

assign icmp_ln65_22_fu_1087_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a < trunc_ln115_7_fu_327_p4) ? 1'b1 : 1'b0);

assign icmp_ln65_23_fu_1107_p2 = ((select_ln65_21_fu_1079_p3 < select_ln65_22_fu_1099_p3) ? 1'b1 : 1'b0);

assign icmp_ln65_2_fu_687_p2 = ((select_ln65_fu_659_p3 < select_ln65_1_fu_679_p3) ? 1'b1 : 1'b0);

assign icmp_ln65_3_fu_707_p2 = ((void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel < void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_6_q0) ? 1'b1 : 1'b0);

assign icmp_ln65_4_fu_727_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_6 < trunc_ln115_9_fu_337_p4) ? 1'b1 : 1'b0);

assign icmp_ln65_5_fu_747_p2 = ((select_ln65_3_fu_719_p3 < select_ln65_4_fu_739_p3) ? 1'b1 : 1'b0);

assign icmp_ln65_6_fu_767_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_13 < void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_5_q0) ? 1'b1 : 1'b0);

assign icmp_ln65_7_fu_787_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_5 < trunc_ln115_s_fu_347_p4) ? 1'b1 : 1'b0);

assign icmp_ln65_8_fu_807_p2 = ((select_ln65_6_fu_779_p3 < select_ln65_7_fu_799_p3) ? 1'b1 : 1'b0);

assign icmp_ln65_9_fu_827_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_12 < void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_4_q0) ? 1'b1 : 1'b0);

assign icmp_ln65_fu_647_p2 = ((void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 < void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_7_q0) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_236_p2 = ((add_ln76_fu_230_p2 == 32'd13) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_290_p2 = ((add_ln80_fu_284_p2 == 32'd8) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_1131_p2 = ((sY == 32'd1) ? 1'b1 : 1'b0);

assign layer5_out_din = tmp_7_fu_1158_p16;

assign select_ln65_10_fu_859_p3 = ((xor_ln65_10_fu_853_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_4 : trunc_ln115_1_fu_357_p4);

assign select_ln65_11_fu_879_p3 = ((xor_ln65_11_fu_873_p2[0:0] == 1'b1) ? select_ln65_9_fu_839_p3 : select_ln65_10_fu_859_p3);

assign select_ln65_12_fu_899_p3 = ((xor_ln65_12_fu_893_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_11 : void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_3_q0);

assign select_ln65_13_fu_919_p3 = ((xor_ln65_13_fu_913_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_3 : trunc_ln115_2_fu_367_p4);

assign select_ln65_14_fu_939_p3 = ((xor_ln65_14_fu_933_p2[0:0] == 1'b1) ? select_ln65_12_fu_899_p3 : select_ln65_13_fu_919_p3);

assign select_ln65_15_fu_959_p3 = ((xor_ln65_15_fu_953_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_10 : void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_2_q0);

assign select_ln65_16_fu_979_p3 = ((xor_ln65_16_fu_973_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_2 : trunc_ln115_3_fu_377_p4);

assign select_ln65_17_fu_999_p3 = ((xor_ln65_17_fu_993_p2[0:0] == 1'b1) ? select_ln65_15_fu_959_p3 : select_ln65_16_fu_979_p3);

assign select_ln65_18_fu_1019_p3 = ((xor_ln65_18_fu_1013_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_9 : void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_1_q0);

assign select_ln65_19_fu_1039_p3 = ((xor_ln65_19_fu_1033_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_1 : trunc_ln115_6_fu_317_p4);

assign select_ln65_1_fu_679_p3 = ((xor_ln65_1_fu_673_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_7 : trunc_ln115_fu_313_p1);

assign select_ln65_20_fu_1059_p3 = ((xor_ln65_20_fu_1053_p2[0:0] == 1'b1) ? select_ln65_18_fu_1019_p3 : select_ln65_19_fu_1039_p3);

assign select_ln65_21_fu_1079_p3 = ((xor_ln65_21_fu_1073_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_8 : void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_q0);

assign select_ln65_22_fu_1099_p3 = ((xor_ln65_22_fu_1093_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a : trunc_ln115_7_fu_327_p4);

assign select_ln65_23_fu_1119_p3 = ((xor_ln65_23_fu_1113_p2[0:0] == 1'b1) ? select_ln65_21_fu_1079_p3 : select_ln65_22_fu_1099_p3);

assign select_ln65_2_fu_699_p3 = ((xor_ln65_2_fu_693_p2[0:0] == 1'b1) ? select_ln65_fu_659_p3 : select_ln65_1_fu_679_p3);

assign select_ln65_3_fu_719_p3 = ((xor_ln65_3_fu_713_p2[0:0] == 1'b1) ? void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel : void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_6_q0);

assign select_ln65_4_fu_739_p3 = ((xor_ln65_4_fu_733_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_6 : trunc_ln115_9_fu_337_p4);

assign select_ln65_5_fu_759_p3 = ((xor_ln65_5_fu_753_p2[0:0] == 1'b1) ? select_ln65_3_fu_719_p3 : select_ln65_4_fu_739_p3);

assign select_ln65_6_fu_779_p3 = ((xor_ln65_6_fu_773_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_13 : void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_5_q0);

assign select_ln65_7_fu_799_p3 = ((xor_ln65_7_fu_793_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_5 : trunc_ln115_s_fu_347_p4);

assign select_ln65_8_fu_819_p3 = ((xor_ln65_8_fu_813_p2[0:0] == 1'b1) ? select_ln65_6_fu_779_p3 : select_ln65_7_fu_799_p3);

assign select_ln65_9_fu_839_p3 = ((xor_ln65_9_fu_833_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_12 : void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_4_q0);

assign select_ln65_fu_659_p3 = ((xor_ln65_fu_653_p2[0:0] == 1'b1) ? void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 : void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_7_q0);

assign select_ln86_fu_1137_p3 = ((icmp_ln86_fu_1131_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd1);

assign select_ln91_fu_248_p3 = ((icmp_ln55_fu_204_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd1);

assign start_out = real_start;

assign tmp_7_fu_1158_p16 = {{{{{{{{{{{{{{{select_ln65_23_reg_1261}, {6'd0}}, {select_ln65_20_reg_1256}}, {6'd0}}, {select_ln65_17_reg_1251}}, {6'd0}}, {select_ln65_14_reg_1246}}, {6'd0}}, {select_ln65_11_reg_1241}}, {6'd0}}, {select_ln65_8_reg_1236}}, {6'd0}}, {select_ln65_5_reg_1231}}, {6'd0}}, {select_ln65_2_reg_1226}};

assign trunc_ln115_1_fu_357_p4 = {{layer4_out_dout[39:30]}};

assign trunc_ln115_2_fu_367_p4 = {{layer4_out_dout[49:40]}};

assign trunc_ln115_3_fu_377_p4 = {{layer4_out_dout[59:50]}};

assign trunc_ln115_6_fu_317_p4 = {{layer4_out_dout[69:60]}};

assign trunc_ln115_7_fu_327_p4 = {{layer4_out_dout[79:70]}};

assign trunc_ln115_9_fu_337_p4 = {{layer4_out_dout[19:10]}};

assign trunc_ln115_fu_313_p1 = layer4_out_dout[9:0];

assign trunc_ln115_s_fu_347_p4 = {{layer4_out_dout[29:20]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_1_d0 = {{layer4_out_dout[69:60]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_2_d0 = {{layer4_out_dout[59:50]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_3_d0 = {{layer4_out_dout[49:40]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_4_d0 = {{layer4_out_dout[39:30]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_5_d0 = {{layer4_out_dout[29:20]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_6_d0 = {{layer4_out_dout[19:10]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_d0 = {{layer4_out_dout[79:70]}};

assign xor_ln65_10_fu_853_p2 = (icmp_ln65_10_fu_847_p2 ^ 1'd1);

assign xor_ln65_11_fu_873_p2 = (icmp_ln65_11_fu_867_p2 ^ 1'd1);

assign xor_ln65_12_fu_893_p2 = (icmp_ln65_12_fu_887_p2 ^ 1'd1);

assign xor_ln65_13_fu_913_p2 = (icmp_ln65_13_fu_907_p2 ^ 1'd1);

assign xor_ln65_14_fu_933_p2 = (icmp_ln65_14_fu_927_p2 ^ 1'd1);

assign xor_ln65_15_fu_953_p2 = (icmp_ln65_15_fu_947_p2 ^ 1'd1);

assign xor_ln65_16_fu_973_p2 = (icmp_ln65_16_fu_967_p2 ^ 1'd1);

assign xor_ln65_17_fu_993_p2 = (icmp_ln65_17_fu_987_p2 ^ 1'd1);

assign xor_ln65_18_fu_1013_p2 = (icmp_ln65_18_fu_1007_p2 ^ 1'd1);

assign xor_ln65_19_fu_1033_p2 = (icmp_ln65_19_fu_1027_p2 ^ 1'd1);

assign xor_ln65_1_fu_673_p2 = (icmp_ln65_1_fu_667_p2 ^ 1'd1);

assign xor_ln65_20_fu_1053_p2 = (icmp_ln65_20_fu_1047_p2 ^ 1'd1);

assign xor_ln65_21_fu_1073_p2 = (icmp_ln65_21_fu_1067_p2 ^ 1'd1);

assign xor_ln65_22_fu_1093_p2 = (icmp_ln65_22_fu_1087_p2 ^ 1'd1);

assign xor_ln65_23_fu_1113_p2 = (icmp_ln65_23_fu_1107_p2 ^ 1'd1);

assign xor_ln65_2_fu_693_p2 = (icmp_ln65_2_fu_687_p2 ^ 1'd1);

assign xor_ln65_3_fu_713_p2 = (icmp_ln65_3_fu_707_p2 ^ 1'd1);

assign xor_ln65_4_fu_733_p2 = (icmp_ln65_4_fu_727_p2 ^ 1'd1);

assign xor_ln65_5_fu_753_p2 = (icmp_ln65_5_fu_747_p2 ^ 1'd1);

assign xor_ln65_6_fu_773_p2 = (icmp_ln65_6_fu_767_p2 ^ 1'd1);

assign xor_ln65_7_fu_793_p2 = (icmp_ln65_7_fu_787_p2 ^ 1'd1);

assign xor_ln65_8_fu_813_p2 = (icmp_ln65_8_fu_807_p2 ^ 1'd1);

assign xor_ln65_9_fu_833_p2 = (icmp_ln65_9_fu_827_p2 ^ 1'd1);

assign xor_ln65_fu_653_p2 = (icmp_ln65_fu_647_p2 ^ 1'd1);

endmodule //myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config5_s
