$date
	Tue Nov  1 00:51:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dcache_tb $end
$var wire 32 ! data_out [31:0] $end
$var reg 1 " CLK $end
$var reg 1 # RST $end
$var reg 32 $ address [31:0] $end
$var reg 32 % data_in [31:0] $end
$var reg 1 & read $end
$var reg 1 ' write $end
$scope module dmem $end
$var wire 1 " CLK $end
$var wire 1 # RST $end
$var wire 32 ( address [31:0] $end
$var wire 32 ) data_in [31:0] $end
$var wire 32 * data_out [31:0] $end
$var wire 1 & read $end
$var wire 1 ' write $end
$var wire 3 + index [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
bx *
b0 )
b0 (
0'
0&
b0 %
b0 $
0#
0"
bx !
$end
#3
b0 !
b0 *
1#
#5
1"
#8
0#
#10
b1 !
b1 *
b1 +
0"
1'
b10001 %
b10001 )
b100 $
b100 (
#15
b10001 !
b10001 *
1"
#20
0"
0'
1&
#25
1"
#30
b10 !
b10 *
b10 +
0"
1'
0&
b10010 %
b10010 )
b1000 $
b1000 (
#35
b10010 !
b10010 *
1"
#40
0"
b100010 %
b100010 )
#45
b100010 !
b100010 *
1"
#50
0"
0'
1&
b0 %
b0 )
#55
1"
#60
b11 !
b11 *
b11 +
0"
b10001 %
b10001 )
b1100 $
b1100 (
#65
1"
#70
b100 !
b100 *
b100 +
0"
b10000 $
b10000 (
#75
1"
#80
0"
