

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>mini_jit::instructions &mdash; Machine Learning Compilers  documentation</title>
      <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../_static/css/theme.css?v=e59714d7" />
      <link rel="stylesheet" type="text/css" href="../../_static/copybutton.css?v=76b2166b" />
      <link rel="stylesheet" type="text/css" href="../../_static/graphviz.css?v=4ae1632d" />
      <link rel="stylesheet" type="text/css" href="../../_static/sphinx-design.min.css?v=95c83b7e" />

  
      <script src="../../_static/jquery.js?v=5d32c60e"></script>
      <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
      <script src="../../_static/doctools.js?v=9bcbadda"></script>
      <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
      <script src="../../_static/clipboard.min.js?v=a7894cd8"></script>
      <script src="../../_static/copybutton.js?v=f281be69"></script>
      <script src="../../_static/design-tabs.js?v=f930bc37"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="mini_jit::ir" href="mini_jit_ir.html" />
    <link rel="prev" title="mini_jit::einsum" href="mini_jit_einsum.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Machine Learning Compilers
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Project Overview</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../project_overview/01_project_information.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../project_overview/02_project_report.html">Project Report</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../project_overview/03_user_guide.html">User Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../project_overview/04_docu_setup.html">Documentation Setup</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Submissions</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../submissions/01_assembly.html">1. Assembly</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../submissions/02_base.html">2. Base</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../submissions/03_neon.html">3. Neon</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../submissions/04_code_gen.html">4. Code Generation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../submissions/05_tensor_op.html">5. Tensor Operation Backend</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../submissions/06_einsum.html">6. Einsum Trees</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../submissions/07_individual_phase.html">7. Individual Phase</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">API</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="mini_jit.html">mini_jit</a></li>
<li class="toctree-l1"><a class="reference internal" href="mini_jit_benchmarks.html">mini_jit::benchmarks</a></li>
<li class="toctree-l1"><a class="reference internal" href="mini_jit_converters.html">mini_jit::converters</a></li>
<li class="toctree-l1"><a class="reference internal" href="mini_jit_einsum.html">mini_jit::einsum</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">mini_jit::instructions</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#mini-jit-instructions-base">mini_jit::instructions::base</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base3addE5gpr_t5gpr_t8uint32_t8uint32_t"><code class="docutils literal notranslate"><span class="pre">add()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base3addE5gpr_t5gpr_t5gpr_t8uint32_t8uint32_t"><code class="docutils literal notranslate"><span class="pre">add()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base4cbnzE5gpr_t7int32_t"><code class="docutils literal notranslate"><span class="pre">cbnz()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base3ldpE5gpr_t5gpr_t5gpr_t7int32_t"><code class="docutils literal notranslate"><span class="pre">ldp()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base7ldpPostE5gpr_t5gpr_t5gpr_t7int32_t"><code class="docutils literal notranslate"><span class="pre">ldpPost()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base6ldpPreE5gpr_t5gpr_t5gpr_t7int32_t"><code class="docutils literal notranslate"><span class="pre">ldpPre()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base3ldrE5gpr_t5gpr_t8uint32_t"><code class="docutils literal notranslate"><span class="pre">ldr()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base3lslE5gpr_t5gpr_t8uint32_t"><code class="docutils literal notranslate"><span class="pre">lsl()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base3movE5gpr_t5gpr_t"><code class="docutils literal notranslate"><span class="pre">mov()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base3movE5gpr_t8uint64_t"><code class="docutils literal notranslate"><span class="pre">mov()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base5movSPE5gpr_t5gpr_t"><code class="docutils literal notranslate"><span class="pre">movSP()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base4movkE5gpr_t8uint16_t8uint32_t"><code class="docutils literal notranslate"><span class="pre">movk()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base4movzE5gpr_t8uint16_t8uint32_t"><code class="docutils literal notranslate"><span class="pre">movz()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base3mulE5gpr_t5gpr_t5gpr_t"><code class="docutils literal notranslate"><span class="pre">mul()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base3orrE5gpr_t5gpr_t5gpr_t8uint32_t8uint32_t"><code class="docutils literal notranslate"><span class="pre">orr()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base3retEv"><code class="docutils literal notranslate"><span class="pre">ret()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base3stpE5gpr_t5gpr_t5gpr_t7int32_t"><code class="docutils literal notranslate"><span class="pre">stp()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base7stpPostE5gpr_t5gpr_t5gpr_t7int32_t"><code class="docutils literal notranslate"><span class="pre">stpPost()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base6stpPreE5gpr_t5gpr_t5gpr_t7int32_t"><code class="docutils literal notranslate"><span class="pre">stpPre()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base3strE5gpr_t5gpr_t8uint32_t"><code class="docutils literal notranslate"><span class="pre">str()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base7strPostE5gpr_t5gpr_t8uint32_t"><code class="docutils literal notranslate"><span class="pre">strPost()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions4base3subE5gpr_t5gpr_t8uint32_t8uint32_t"><code class="docutils literal notranslate"><span class="pre">sub()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#mini-jit-instructions-simd-fp">mini_jit::instructions::simd_fp</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp3eorE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"><code class="docutils literal notranslate"><span class="pre">eor()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp7fabsVecE9simd_fp_t9simd_fp_t10arr_spec_t"><code class="docutils literal notranslate"><span class="pre">fabsVec()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp10fabsScalarE9simd_fp_t9simd_fp_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">fabsScalar()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp7faddVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"><code class="docutils literal notranslate"><span class="pre">faddVec()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp10faddScalarE9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">faddScalar()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp4fcmpE9simd_fp_t9simd_fp_t16neon_size_spec_tb"><code class="docutils literal notranslate"><span class="pre">fcmp()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp9fcvtmsVecE9simd_fp_t9simd_fp_t10arr_spec_t"><code class="docutils literal notranslate"><span class="pre">fcvtmsVec()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp12fcvtmsScalarE9simd_fp_t9simd_fp_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">fcvtmsScalar()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp7fdivVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"><code class="docutils literal notranslate"><span class="pre">fdivVec()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp10fdivScalarE9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">fdivScalar()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp5fmaddE9simd_fp_t9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">fmadd()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp10fmaxScalarE9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">fmaxScalar()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp7fmaxVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"><code class="docutils literal notranslate"><span class="pre">fmaxVec()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp10fminScalarE9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">fminScalar()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp7fminVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"><code class="docutils literal notranslate"><span class="pre">fminVec()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp7fmlaVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"><code class="docutils literal notranslate"><span class="pre">fmlaVec()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp8fmlaElemE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"><code class="docutils literal notranslate"><span class="pre">fmlaElem()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp7fmovVecE9simd_fp_t7int32_t10arr_spec_t"><code class="docutils literal notranslate"><span class="pre">fmovVec()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp10fmovScalarE9simd_fp_t7int32_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">fmovScalar()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp10fmovIntVecE9simd_fp_t7int32_t10arr_spec_t"><code class="docutils literal notranslate"><span class="pre">fmovIntVec()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp13fmovIntScalarE9simd_fp_t7int32_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">fmovIntScalar()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp7fmulVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"><code class="docutils literal notranslate"><span class="pre">fmulVec()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp10fmulScalarE9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">fmulScalar()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp9frecpeVecE9simd_fp_t9simd_fp_t10arr_spec_t"><code class="docutils literal notranslate"><span class="pre">frecpeVec()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp12frecpeScalarE9simd_fp_t9simd_fp_t11size_spec_t"><code class="docutils literal notranslate"><span class="pre">frecpeScalar()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp9frecpsVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"><code class="docutils literal notranslate"><span class="pre">frecpsVec()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp12frecpsScalarE9simd_fp_t9simd_fp_t9simd_fp_t11size_spec_t"><code class="docutils literal notranslate"><span class="pre">frecpsScalar()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp9frintmVecE9simd_fp_t9simd_fp_t10arr_spec_t"><code class="docutils literal notranslate"><span class="pre">frintmVec()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp12frintmScalarE9simd_fp_t9simd_fp_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">frintmScalar()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp9frintnVecE9simd_fp_t9simd_fp_t10arr_spec_t"><code class="docutils literal notranslate"><span class="pre">frintnVec()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp12frintnScalarE9simd_fp_t9simd_fp_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">frintnScalar()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp7fsubVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"><code class="docutils literal notranslate"><span class="pre">fsubVec()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp10fsubScalarE9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">fsubScalar()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp3insE9simd_fp_t9simd_fp_t8uint32_t8uint32_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">ins()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp3ld1E9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">ld1()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp3ld1E9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t5gpr_t"><code class="docutils literal notranslate"><span class="pre">ld1()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp3ld1E9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t8uint32_t"><code class="docutils literal notranslate"><span class="pre">ld1()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp3ldpE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">ldp()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp7ldpPostE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">ldpPost()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp6ldpPreE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">ldpPre()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp3ldrE9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">ldr()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp7ldrPostE9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">ldrPost()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp6ldrRegE9simd_fp_t5gpr_t5gpr_t8uint32_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">ldrReg()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp3movE9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">mov()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp8scvtfVecE9simd_fp_t9simd_fp_t10arr_spec_t"><code class="docutils literal notranslate"><span class="pre">scvtfVec()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp15scvtfBaseScalarE9simd_fp_t5gpr_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">scvtfBaseScalar()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp11scvtfScalarE9simd_fp_t9simd_fp_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">scvtfScalar()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp3st1E9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">st1()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp3st1E9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t5gpr_t"><code class="docutils literal notranslate"><span class="pre">st1()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp3st1E9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t8uint32_t"><code class="docutils literal notranslate"><span class="pre">st1()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp3stpE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">stp()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp7stpPostE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">stpPost()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp6stpPreE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">stpPre()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp3strE9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">str()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp7strPostE9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">strPost()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp4trn1E9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"><code class="docutils literal notranslate"><span class="pre">trn1()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp4trn2E9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"><code class="docutils literal notranslate"><span class="pre">trn2()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp4umovE5gpr_t9simd_fp_t8uint32_t16neon_size_spec_t"><code class="docutils literal notranslate"><span class="pre">umov()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp4zeroE9simd_fp_t10arr_spec_t"><code class="docutils literal notranslate"><span class="pre">zero()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp4zip1E9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"><code class="docutils literal notranslate"><span class="pre">zip1()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#_CPPv4N8mini_jit12instructions7simd_fp4zip2E9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"><code class="docutils literal notranslate"><span class="pre">zip2()</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="mini_jit_ir.html">mini_jit::ir</a></li>
<li class="toctree-l1"><a class="reference internal" href="mini_jit_kernels.html">mini_jit::kernels</a></li>
<li class="toctree-l1"><a class="reference internal" href="mini_jit_registers.html">mini_jit::registers</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Machine Learning Compilers</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
      <li class="breadcrumb-item active">mini_jit::instructions</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/api/namespaces/mini_jit_instructions.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="mini-jit-instructions">
<span id="api-mini-jit-instructions"></span><h1>mini_jit::instructions<a class="headerlink" href="#mini-jit-instructions" title="Link to this heading"></a></h1>
<section id="mini-jit-instructions-base">
<h2>mini_jit::instructions::base<a class="headerlink" href="#mini-jit-instructions-base" title="Link to this heading"></a></h2>
<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base3addE5gpr_t5gpr_t8uint32_t8uint32_t">
<span id="_CPPv3N8mini_jit12instructions4base3addE5gpr_t5gpr_t8uint32_t8uint32_t"></span><span id="_CPPv2N8mini_jit12instructions4base3addE5gpr_t5gpr_t8uint32_t8uint32_t"></span><span id="mini_jit::instructions::base::add__gpr_t.gpr_t.uint32_t.uint32_tCE"></span><span class="target" id="add_8h_1abff3ab729e1fce54e6426e6b1b9a1d71"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">add</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm12</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">shift</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base3addE5gpr_t5gpr_t8uint32_t8uint32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an ADD (immediate) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – source register. </p></li>
<li><p><strong>imm12</strong> – 12-bit immediate value. </p></li>
<li><p><strong>shift</strong> – shift value.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base3addE5gpr_t5gpr_t5gpr_t8uint32_t8uint32_t">
<span id="_CPPv3N8mini_jit12instructions4base3addE5gpr_t5gpr_t5gpr_t8uint32_t8uint32_t"></span><span id="_CPPv2N8mini_jit12instructions4base3addE5gpr_t5gpr_t5gpr_t8uint32_t8uint32_t"></span><span id="mini_jit::instructions::base::add__gpr_t.gpr_t.gpr_t.uint32_t.uint32_tCE"></span><span class="target" id="add_8h_1a863769a4a81fe837a227b4ba915314a1"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">add</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm6</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">shift</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base3addE5gpr_t5gpr_t5gpr_t8uint32_t8uint32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an ADD (shifted register) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>reg_src2</strong> – second source register. </p></li>
<li><p><strong>imm6</strong> – 6-bit immediate value. </p></li>
<li><p><strong>shift</strong> – shift value.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base4cbnzE5gpr_t7int32_t">
<span id="_CPPv3N8mini_jit12instructions4base4cbnzE5gpr_t7int32_t"></span><span id="_CPPv2N8mini_jit12instructions4base4cbnzE5gpr_t7int32_t"></span><span id="mini_jit::instructions::base::cbnz__gpr_t.int32_tCE"></span><span class="target" id="cbnz_8h_1a7a5bc168187cdf0ccda8339cfdca225a"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">cbnz</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg</span></span>, <span class="n"><span class="pre">int32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm19</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base4cbnzE5gpr_t7int32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates a CBNZ instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg</strong> – general-purpose register. </p></li>
<li><p><strong>imm19</strong> – immediate value (not the offset bytes!).</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base3ldpE5gpr_t5gpr_t5gpr_t7int32_t">
<span id="_CPPv3N8mini_jit12instructions4base3ldpE5gpr_t5gpr_t5gpr_t7int32_t"></span><span id="_CPPv2N8mini_jit12instructions4base3ldpE5gpr_t5gpr_t5gpr_t7int32_t"></span><span id="mini_jit::instructions::base::ldp__gpr_t.gpr_t.gpr_t.int32_tCE"></span><span class="target" id="base_2ldp_8h_1aaf7273e0af58a9e119faa4d040598f05"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">ldp</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest1</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest2</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">int32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm7</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base3ldpE5gpr_t5gpr_t5gpr_t7int32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates a base LDP instruction using signed offset encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest1</strong> – first destination register. </p></li>
<li><p><strong>reg_dest2</strong> – second destination register. </p></li>
<li><p><strong>reg_src</strong> – source register (base address). </p></li>
<li><p><strong>imm7</strong> – 7-bit immediate value. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base7ldpPostE5gpr_t5gpr_t5gpr_t7int32_t">
<span id="_CPPv3N8mini_jit12instructions4base7ldpPostE5gpr_t5gpr_t5gpr_t7int32_t"></span><span id="_CPPv2N8mini_jit12instructions4base7ldpPostE5gpr_t5gpr_t5gpr_t7int32_t"></span><span id="mini_jit::instructions::base::ldpPost__gpr_t.gpr_t.gpr_t.int32_tCE"></span><span class="target" id="base_2ldp_8h_1aeeb9dc79d275ec0579e9b9c69a831075"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">ldpPost</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest1</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest2</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">int32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm7</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base7ldpPostE5gpr_t5gpr_t5gpr_t7int32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates a base LDP instruction using post-index encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest1</strong> – first destination register. </p></li>
<li><p><strong>reg_dest2</strong> – second destination register. </p></li>
<li><p><strong>reg_src</strong> – source register (base address). </p></li>
<li><p><strong>imm7</strong> – 7-bit immediate value. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base6ldpPreE5gpr_t5gpr_t5gpr_t7int32_t">
<span id="_CPPv3N8mini_jit12instructions4base6ldpPreE5gpr_t5gpr_t5gpr_t7int32_t"></span><span id="_CPPv2N8mini_jit12instructions4base6ldpPreE5gpr_t5gpr_t5gpr_t7int32_t"></span><span id="mini_jit::instructions::base::ldpPre__gpr_t.gpr_t.gpr_t.int32_tCE"></span><span class="target" id="base_2ldp_8h_1a088011dc196605cda4d66aed3b162c7f"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">ldpPre</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest1</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest2</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">int32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm7</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base6ldpPreE5gpr_t5gpr_t5gpr_t7int32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates a base LDP instruction using pre-index encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest1</strong> – first destination register. </p></li>
<li><p><strong>reg_dest2</strong> – second destination register. </p></li>
<li><p><strong>reg_src</strong> – source register (base address). </p></li>
<li><p><strong>imm7</strong> – 7-bit immediate value. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base3ldrE5gpr_t5gpr_t8uint32_t">
<span id="_CPPv3N8mini_jit12instructions4base3ldrE5gpr_t5gpr_t8uint32_t"></span><span id="_CPPv2N8mini_jit12instructions4base3ldrE5gpr_t5gpr_t8uint32_t"></span><span id="mini_jit::instructions::base::ldr__gpr_t.gpr_t.uint32_tCE"></span><span class="target" id="base_2ldr_8h_1a3b469879282231790c86ec49435655c6"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">ldr</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base3ldrE5gpr_t5gpr_t8uint32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates a base LDR (12-bit immediate) instruction using unsigned offset encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src</strong> – source register (base address). </p></li>
<li><p><strong>imm12</strong> – 12-bit immediate value. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base3lslE5gpr_t5gpr_t8uint32_t">
<span id="_CPPv3N8mini_jit12instructions4base3lslE5gpr_t5gpr_t8uint32_t"></span><span id="_CPPv2N8mini_jit12instructions4base3lslE5gpr_t5gpr_t8uint32_t"></span><span id="mini_jit::instructions::base::lsl__gpr_t.gpr_t.uint32_tCE"></span><span class="target" id="lsl_8h_1a127b5af41f77daa1a8c9e96711f33898"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">lsl</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base3lslE5gpr_t5gpr_t8uint32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates a base LSL (immediate) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src</strong> – source register. </p></li>
<li><p><strong>imm12</strong> – immediate value. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base3movE5gpr_t5gpr_t">
<span id="_CPPv3N8mini_jit12instructions4base3movE5gpr_t5gpr_t"></span><span id="_CPPv2N8mini_jit12instructions4base3movE5gpr_t5gpr_t"></span><span id="mini_jit::instructions::base::mov__gpr_t.gpr_tCE"></span><span class="target" id="base_2mov_8h_1abadef09cad6a0f4ef4267d52939b4df4"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">mov</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base3movE5gpr_t5gpr_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an MOV (register) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src</strong> – source register.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base3movE5gpr_t8uint64_t">
<span id="_CPPv3N8mini_jit12instructions4base3movE5gpr_t8uint64_t"></span><span id="_CPPv2N8mini_jit12instructions4base3movE5gpr_t8uint64_t"></span><span id="mini_jit::instructions::base::mov__gpr_t.uint64_tCE"></span><span class="target" id="base_2mov_8h_1ae62c0e1f8848fd4e7e3eedb5668ac3c4"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">mov</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm16</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base3movE5gpr_t8uint64_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an MOV 16-bit immediate instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>imm16</strong> – 16-bit unsigned immediate value.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base5movSPE5gpr_t5gpr_t">
<span id="_CPPv3N8mini_jit12instructions4base5movSPE5gpr_t5gpr_t"></span><span id="_CPPv2N8mini_jit12instructions4base5movSPE5gpr_t5gpr_t"></span><span id="mini_jit::instructions::base::movSP__gpr_t.gpr_tCE"></span><span class="target" id="base_2mov_8h_1ab8a0c436cf2b391ecefdce605200ebd1"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">movSP</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base5movSPE5gpr_t5gpr_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an MOV (from/to SP) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – source register.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base4movkE5gpr_t8uint16_t8uint32_t">
<span id="_CPPv3N8mini_jit12instructions4base4movkE5gpr_t8uint16_t8uint32_t"></span><span id="_CPPv2N8mini_jit12instructions4base4movkE5gpr_t8uint16_t8uint32_t"></span><span id="mini_jit::instructions::base::movk__gpr_t.uint16_t.uint32_tCE"></span><span class="target" id="movk_8h_1a02587e13da5cb1c634576e82db6fe787"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">movk</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm16</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">shift</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base4movkE5gpr_t8uint16_t8uint32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an MOVK instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>imm16</strong> – 16-bit unsigned immediate value. </p></li>
<li><p><strong>shift</strong> – amount by which to left shift the immediate value. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base4movzE5gpr_t8uint16_t8uint32_t">
<span id="_CPPv3N8mini_jit12instructions4base4movzE5gpr_t8uint16_t8uint32_t"></span><span id="_CPPv2N8mini_jit12instructions4base4movzE5gpr_t8uint16_t8uint32_t"></span><span id="mini_jit::instructions::base::movz__gpr_t.uint16_t.uint32_tCE"></span><span class="target" id="movz_8h_1a182dbaa253ab48b8c0d66db9d503f27f"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">movz</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm16</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">shift</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base4movzE5gpr_t8uint16_t8uint32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an MOVZ instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>imm16</strong> – 16-bit unsigned immediate value. </p></li>
<li><p><strong>shift</strong> – amount by which to left shift the immediate value. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base3mulE5gpr_t5gpr_t5gpr_t">
<span id="_CPPv3N8mini_jit12instructions4base3mulE5gpr_t5gpr_t5gpr_t"></span><span id="_CPPv2N8mini_jit12instructions4base3mulE5gpr_t5gpr_t5gpr_t"></span><span id="mini_jit::instructions::base::mul__gpr_t.gpr_t.gpr_tCE"></span><span class="target" id="mul_8h_1af5890ea2863390ce7223a9b1bd4c034f"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">mul</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base3mulE5gpr_t5gpr_t5gpr_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an MUL (register) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>reg_src2</strong> – second source register.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base3orrE5gpr_t5gpr_t5gpr_t8uint32_t8uint32_t">
<span id="_CPPv3N8mini_jit12instructions4base3orrE5gpr_t5gpr_t5gpr_t8uint32_t8uint32_t"></span><span id="_CPPv2N8mini_jit12instructions4base3orrE5gpr_t5gpr_t5gpr_t8uint32_t8uint32_t"></span><span id="mini_jit::instructions::base::orr__gpr_t.gpr_t.gpr_t.uint32_t.uint32_tCE"></span><span class="target" id="orr_8h_1a9cfe17774b31d3d658ad921a72b80c19"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">orr</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">shift</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">amount</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base3orrE5gpr_t5gpr_t5gpr_t8uint32_t8uint32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an ORR (shifted register) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>reg_src2</strong> – second source register. </p></li>
<li><p><strong>shift</strong> – shift value. </p></li>
<li><p><strong>amount</strong> – amount to shift.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base3retEv">
<span id="_CPPv3N8mini_jit12instructions4base3retEv"></span><span id="_CPPv2N8mini_jit12instructions4base3retEv"></span><span id="mini_jit::instructions::base::retCE"></span><span class="target" id="ret_8h_1a710607128f17efc1ae0ebcd9fd6efe18"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">ret</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base3retEv" title="Link to this definition"></a><br /></dt>
<dd><p>Generates a RET instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base3stpE5gpr_t5gpr_t5gpr_t7int32_t">
<span id="_CPPv3N8mini_jit12instructions4base3stpE5gpr_t5gpr_t5gpr_t7int32_t"></span><span id="_CPPv2N8mini_jit12instructions4base3stpE5gpr_t5gpr_t5gpr_t7int32_t"></span><span id="mini_jit::instructions::base::stp__gpr_t.gpr_t.gpr_t.int32_tCE"></span><span class="target" id="base_2stp_8h_1a3494993735d94a51e90cdef1b7f60752"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">stp</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_data1</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_data2</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_address</span></span>, <span class="n"><span class="pre">int32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm7</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base3stpE5gpr_t5gpr_t5gpr_t7int32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an STP instruction using signed offset encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_data1</strong> – first register holding the data to be transferred. </p></li>
<li><p><strong>reg_data2</strong> – second register holding the data to be transferred. </p></li>
<li><p><strong>reg_address</strong> – register holding the memory address. </p></li>
<li><p><strong>imm7</strong> – 7-bit immediate value. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base7stpPostE5gpr_t5gpr_t5gpr_t7int32_t">
<span id="_CPPv3N8mini_jit12instructions4base7stpPostE5gpr_t5gpr_t5gpr_t7int32_t"></span><span id="_CPPv2N8mini_jit12instructions4base7stpPostE5gpr_t5gpr_t5gpr_t7int32_t"></span><span id="mini_jit::instructions::base::stpPost__gpr_t.gpr_t.gpr_t.int32_tCE"></span><span class="target" id="base_2stp_8h_1a3d579f7087e3485e18c9bca0ef0f94bc"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">stpPost</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_data1</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_data2</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_address</span></span>, <span class="n"><span class="pre">int32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm7</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base7stpPostE5gpr_t5gpr_t5gpr_t7int32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an STP instruction using post-index encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_data1</strong> – first register holding the data to be transferred. </p></li>
<li><p><strong>reg_data2</strong> – second register holding the data to be transferred. </p></li>
<li><p><strong>reg_address</strong> – register holding the memory address. </p></li>
<li><p><strong>imm7</strong> – 7-bit immediate value. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base6stpPreE5gpr_t5gpr_t5gpr_t7int32_t">
<span id="_CPPv3N8mini_jit12instructions4base6stpPreE5gpr_t5gpr_t5gpr_t7int32_t"></span><span id="_CPPv2N8mini_jit12instructions4base6stpPreE5gpr_t5gpr_t5gpr_t7int32_t"></span><span id="mini_jit::instructions::base::stpPre__gpr_t.gpr_t.gpr_t.int32_tCE"></span><span class="target" id="base_2stp_8h_1ace70292b7dc32b5e2b2f85d42ba21499"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">stpPre</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_data1</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_data2</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_address</span></span>, <span class="n"><span class="pre">int32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm7</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base6stpPreE5gpr_t5gpr_t5gpr_t7int32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an STP instruction using pre-index encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_data1</strong> – first register holding the data to be transferred. </p></li>
<li><p><strong>reg_data2</strong> – second register holding the data to be transferred. </p></li>
<li><p><strong>reg_address</strong> – register holding the memory address. </p></li>
<li><p><strong>imm7</strong> – 7-bit immediate value. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base3strE5gpr_t5gpr_t8uint32_t">
<span id="_CPPv3N8mini_jit12instructions4base3strE5gpr_t5gpr_t8uint32_t"></span><span id="_CPPv2N8mini_jit12instructions4base3strE5gpr_t5gpr_t8uint32_t"></span><span id="mini_jit::instructions::base::str__gpr_t.gpr_t.uint32_tCE"></span><span class="target" id="base_2str_8h_1a64b9dc83a64d7407414c1458b7e0a7cb"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">str</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_data</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_address</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm12</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base3strE5gpr_t5gpr_t8uint32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an STR (12-bit immediate) instruction using unsigned offset encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_data</strong> – register holding the data to be transferred. </p></li>
<li><p><strong>reg_address</strong> – register holding the memory address. </p></li>
<li><p><strong>imm12</strong> – 12-bit immediate value. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base7strPostE5gpr_t5gpr_t8uint32_t">
<span id="_CPPv3N8mini_jit12instructions4base7strPostE5gpr_t5gpr_t8uint32_t"></span><span id="_CPPv2N8mini_jit12instructions4base7strPostE5gpr_t5gpr_t8uint32_t"></span><span id="mini_jit::instructions::base::strPost__gpr_t.gpr_t.uint32_tCE"></span><span class="target" id="base_2str_8h_1a5e874b39c5e444b3058f83dd7b085724"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">strPost</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_data</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_address</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm9</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base7strPostE5gpr_t5gpr_t8uint32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an STR (9-bit immediate) instruction using post-index encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_data</strong> – register holding the data to be transferred. </p></li>
<li><p><strong>reg_address</strong> – register holding the memory address. </p></li>
<li><p><strong>imm9</strong> – signed 9-bit immediate value. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions4base3subE5gpr_t5gpr_t8uint32_t8uint32_t">
<span id="_CPPv3N8mini_jit12instructions4base3subE5gpr_t5gpr_t8uint32_t8uint32_t"></span><span id="_CPPv2N8mini_jit12instructions4base3subE5gpr_t5gpr_t8uint32_t8uint32_t"></span><span id="mini_jit::instructions::base::sub__gpr_t.gpr_t.uint32_t.uint32_tCE"></span><span class="target" id="sub_8h_1adcab3fed8a7e25813870eda3de9b2e54"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">base</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">sub</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm12</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">shift</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions4base3subE5gpr_t5gpr_t8uint32_t8uint32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an SUB (immediate) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>imm12</strong> – 12-bit immediate value. </p></li>
<li><p><strong>shift</strong> – shift value.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

</section>
<section id="mini-jit-instructions-simd-fp">
<h2>mini_jit::instructions::simd_fp<a class="headerlink" href="#mini-jit-instructions-simd-fp" title="Link to this heading"></a></h2>
<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp3eorE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp3eorE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp3eorE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="mini_jit::instructions::simd_fp::eor__simd_fp_t.simd_fp_t.simd_fp_t.arr_spec_tCE"></span><span class="target" id="eor_8h_1ace5c1995f35206415252c438faa77f42"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">eor</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span>, <span class="n"><span class="pre">arr_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">arr_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp3eorE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an EOR (vector) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>reg_src2</strong> – second source register. </p></li>
<li><p><strong>arr_spec</strong> – arrangement specifier (8B or 16B). </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp7fabsVecE9simd_fp_t9simd_fp_t10arr_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp7fabsVecE9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp7fabsVecE9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="mini_jit::instructions::simd_fp::fabsVec__simd_fp_t.simd_fp_t.arr_spec_tCE"></span><span class="target" id="fabs_8h_1aab9ce42770f579bb4ab38c16cda2275d"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">fabsVec</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">arr_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">arr_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp7fabsVecE9simd_fp_t9simd_fp_t10arr_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an FABS (vector) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src</strong> – source register. </p></li>
<li><p><strong>arr_spec</strong> – arrangement specifier. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp10fabsScalarE9simd_fp_t9simd_fp_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp10fabsScalarE9simd_fp_t9simd_fp_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp10fabsScalarE9simd_fp_t9simd_fp_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::fabsScalar__simd_fp_t.simd_fp_t.neon_size_spec_tCE"></span><span class="target" id="fabs_8h_1a943b8c621327d594fd6491592fd6d043"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">fabsScalar</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp10fabsScalarE9simd_fp_t9simd_fp_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an FABS (scalar) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src</strong> – source register. </p></li>
<li><p><strong>size_spec</strong> – size specifier. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp7faddVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp7faddVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp7faddVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="mini_jit::instructions::simd_fp::faddVec__simd_fp_t.simd_fp_t.simd_fp_t.arr_spec_tCE"></span><span class="target" id="fadd_8h_1afe2daa231f15d9b97cb967316b7e8d17"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">faddVec</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span>, <span class="n"><span class="pre">arr_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">arr_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp7faddVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an FADD (vector) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>reg_src2</strong> – second source register. </p></li>
<li><p><strong>arr_spec</strong> – arrangement specifier.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp10faddScalarE9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp10faddScalarE9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp10faddScalarE9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::faddScalar__simd_fp_t.simd_fp_t.simd_fp_t.neon_size_spec_tCE"></span><span class="target" id="fadd_8h_1a446c885a1dbf6918f69ae974cbbbf170"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">faddScalar</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp10faddScalarE9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an FADD (scalar) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>reg_src2</strong> – second source register. </p></li>
<li><p><strong>size_spec</strong> – size specifier.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp4fcmpE9simd_fp_t9simd_fp_t16neon_size_spec_tb">
<span id="_CPPv3N8mini_jit12instructions7simd_fp4fcmpE9simd_fp_t9simd_fp_t16neon_size_spec_tb"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp4fcmpE9simd_fp_t9simd_fp_t16neon_size_spec_tb"></span><span id="mini_jit::instructions::simd_fp::fcmp__simd_fp_t.simd_fp_t.neon_size_spec_t.bCE"></span><span class="target" id="fcmp_8h_1a91982c2d1fdaec24c087fcdbdfb59b72"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">fcmp</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">zero</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp4fcmpE9simd_fp_t9simd_fp_t16neon_size_spec_tb" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an FCMP (scalar) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>reg_src2</strong> – second source register. </p></li>
<li><p><strong>size_spec</strong> – size specifier. </p></li>
<li><p><strong>zero</strong> – specifies the opcode.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp9fcvtmsVecE9simd_fp_t9simd_fp_t10arr_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp9fcvtmsVecE9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp9fcvtmsVecE9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="mini_jit::instructions::simd_fp::fcvtmsVec__simd_fp_t.simd_fp_t.arr_spec_tCE"></span><span class="target" id="fcvtms_8h_1a8cccfdecf2fec5af89a3985bb44ac66e"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">fcvtmsVec</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">arr_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">arr_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp9fcvtmsVecE9simd_fp_t9simd_fp_t10arr_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an FCVTMS (vector) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – source register. </p></li>
<li><p><strong>arr_spec</strong> – arrangement specifier.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp12fcvtmsScalarE9simd_fp_t9simd_fp_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp12fcvtmsScalarE9simd_fp_t9simd_fp_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp12fcvtmsScalarE9simd_fp_t9simd_fp_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::fcvtmsScalar__simd_fp_t.simd_fp_t.neon_size_spec_tCE"></span><span class="target" id="fcvtms_8h_1a8b380021ab8ee57369e0df4f7376a290"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">fcvtmsScalar</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp12fcvtmsScalarE9simd_fp_t9simd_fp_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an FCVTMS (scalar SIMD&amp;FP) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>size_spec</strong> – size specifier.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp7fdivVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp7fdivVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp7fdivVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="mini_jit::instructions::simd_fp::fdivVec__simd_fp_t.simd_fp_t.simd_fp_t.arr_spec_tCE"></span><span class="target" id="fdiv_8h_1a216abc11c9dccba8ea39eb3c622b9cea"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">fdivVec</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span>, <span class="n"><span class="pre">arr_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">arr_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp7fdivVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an FDIV (vector) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>reg_src2</strong> – second source register. </p></li>
<li><p><strong>arr_spec</strong> – arrangement specifier.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp10fdivScalarE9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp10fdivScalarE9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp10fdivScalarE9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::fdivScalar__simd_fp_t.simd_fp_t.simd_fp_t.neon_size_spec_tCE"></span><span class="target" id="fdiv_8h_1a22b6cece498756d08c79788ffcf1380b"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">fdivScalar</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp10fdivScalarE9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an FDIV (scalar) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>reg_src2</strong> – second source register. </p></li>
<li><p><strong>size_spec</strong> – size specifier.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp5fmaddE9simd_fp_t9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp5fmaddE9simd_fp_t9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp5fmaddE9simd_fp_t9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::fmadd__simd_fp_t.simd_fp_t.simd_fp_t.simd_fp_t.neon_size_spec_tCE"></span><span class="target" id="fmadd_8h_1a92be332fabfa641a43d03a862ff3c386"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">fmadd</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src3</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp5fmaddE9simd_fp_t9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an FMADD instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register (multiplicand). </p></li>
<li><p><strong>reg_src2</strong> – second source register (multiplier). </p></li>
<li><p><strong>reg_src3</strong> – third source register (addend). </p></li>
<li><p><strong>size_spec</strong> – size specifier (s or d). </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp10fmaxScalarE9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp10fmaxScalarE9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp10fmaxScalarE9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::fmaxScalar__simd_fp_t.simd_fp_t.simd_fp_t.neon_size_spec_tCE"></span><span class="target" id="fmax_8h_1a709432fe88a7217cc14d487594a70380"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">fmaxScalar</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp10fmaxScalarE9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an FMAX (scalar) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>reg_src2</strong> – second source register. </p></li>
<li><p><strong>size_spec</strong> – size specifier (s or d). </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp7fmaxVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp7fmaxVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp7fmaxVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="mini_jit::instructions::simd_fp::fmaxVec__simd_fp_t.simd_fp_t.simd_fp_t.arr_spec_tCE"></span><span class="target" id="fmax_8h_1a0020ed7a4e8bb6cc7f20f4dfb60994ba"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">fmaxVec</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span>, <span class="n"><span class="pre">arr_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">arr_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp7fmaxVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an FMAX (vector) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>reg_src2</strong> – second source register. </p></li>
<li><p><strong>arr_spec_t</strong> – arrangement specifier. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp10fminScalarE9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp10fminScalarE9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp10fminScalarE9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::fminScalar__simd_fp_t.simd_fp_t.simd_fp_t.neon_size_spec_tCE"></span><span class="target" id="fmin_8h_1a65b613d0b70627d077e9c7aa26896b60"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">fminScalar</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp10fminScalarE9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an FMIN (scalar) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>reg_src2</strong> – second source register. </p></li>
<li><p><strong>size_spec</strong> – size specifier (s or d). </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp7fminVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp7fminVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp7fminVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="mini_jit::instructions::simd_fp::fminVec__simd_fp_t.simd_fp_t.simd_fp_t.arr_spec_tCE"></span><span class="target" id="fmin_8h_1ab174de4d6795f227ebc4791103a73fd4"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">fminVec</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span>, <span class="n"><span class="pre">arr_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">arr_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp7fminVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an FMIN (vector) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>reg_src2</strong> – second source register. </p></li>
<li><p><strong>arr_spec_t</strong> – arrangement specifier. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp7fmlaVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp7fmlaVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp7fmlaVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="mini_jit::instructions::simd_fp::fmlaVec__simd_fp_t.simd_fp_t.simd_fp_t.arr_spec_tCE"></span><span class="target" id="fmla_8h_1ab3c077e2731086e97572e5c34eca9071"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">fmlaVec</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span>, <span class="n"><span class="pre">arr_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">arr_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp7fmlaVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an FMLA (vector) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>reg_src2</strong> – second source register. </p></li>
<li><p><strong>arr_spec</strong> – arrangement specifier.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp8fmlaElemE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp8fmlaElemE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp8fmlaElemE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="mini_jit::instructions::simd_fp::fmlaElem__simd_fp_t.simd_fp_t.simd_fp_t.arr_spec_tCE"></span><span class="target" id="fmla_8h_1a59acca6761eb15b1a5339e1779e84c83"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">fmlaElem</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span>, <span class="n"><span class="pre">arr_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">arr_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp8fmlaElemE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an FMLA (by element) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>reg_src2</strong> – second source register. </p></li>
<li><p><strong>arr_spec</strong> – arrangement specifier.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp7fmovVecE9simd_fp_t7int32_t10arr_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp7fmovVecE9simd_fp_t7int32_t10arr_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp7fmovVecE9simd_fp_t7int32_t10arr_spec_t"></span><span id="mini_jit::instructions::simd_fp::fmovVec__simd_fp_t.int32_t.arr_spec_tCE"></span><span class="target" id="fmov_8h_1a2195c7995d9b17553aa09440c664a414"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">fmovVec</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">int32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm8</span></span>, <span class="n"><span class="pre">arr_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">arr_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp7fmovVecE9simd_fp_t7int32_t10arr_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an FMOV (vector, immediate) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>imm8</strong> – 8-bit immediate (sign bit, 3-bit exponent, 4-bit precision). </p></li>
<li><p><strong>arr_spec</strong> – arrangement specifier.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp10fmovScalarE9simd_fp_t7int32_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp10fmovScalarE9simd_fp_t7int32_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp10fmovScalarE9simd_fp_t7int32_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::fmovScalar__simd_fp_t.int32_t.neon_size_spec_tCE"></span><span class="target" id="fmov_8h_1a1671b39862c89f5f37daaff6785d90f4"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">fmovScalar</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">int32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm8</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp10fmovScalarE9simd_fp_t7int32_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an FMOV (scalar, immediate) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>imm8</strong> – 8-bit immediate (sign bit, 3-bit exponent, 4-bit precision). </p></li>
<li><p><strong>size_spec</strong> – size specifier.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp10fmovIntVecE9simd_fp_t7int32_t10arr_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp10fmovIntVecE9simd_fp_t7int32_t10arr_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp10fmovIntVecE9simd_fp_t7int32_t10arr_spec_t"></span><span id="mini_jit::instructions::simd_fp::fmovIntVec__simd_fp_t.int32_t.arr_spec_tCE"></span><span class="target" id="fmov_8h_1a3eb6af7e281a30904bfb92b472eee4b1"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">fmovIntVec</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">int32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm8</span></span>, <span class="n"><span class="pre">arr_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">arr_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp10fmovIntVecE9simd_fp_t7int32_t10arr_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an FMOV (vector, immediate) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>imm8</strong> – 8-bit integer value to move. </p></li>
<li><p><strong>arr_spec</strong> – arrangement specifier.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp13fmovIntScalarE9simd_fp_t7int32_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp13fmovIntScalarE9simd_fp_t7int32_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp13fmovIntScalarE9simd_fp_t7int32_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::fmovIntScalar__simd_fp_t.int32_t.neon_size_spec_tCE"></span><span class="target" id="fmov_8h_1a15ab11c795506f1248f3a5b14b93743d"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">fmovIntScalar</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">int32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm8</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp13fmovIntScalarE9simd_fp_t7int32_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an FMOV (scalar, immediate) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>imm8</strong> – 8-bit integer value to move. </p></li>
<li><p><strong>size_spec</strong> – size specifier.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp7fmulVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp7fmulVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp7fmulVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="mini_jit::instructions::simd_fp::fmulVec__simd_fp_t.simd_fp_t.simd_fp_t.arr_spec_tCE"></span><span class="target" id="fmul_8h_1a2ef51cbc57926529929bd3939c30174e"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">fmulVec</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span>, <span class="n"><span class="pre">arr_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">arr_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp7fmulVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an FMUL (vector) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>reg_src2</strong> – second source register. </p></li>
<li><p><strong>arr_spec</strong> – arrangement specifier.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp10fmulScalarE9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp10fmulScalarE9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp10fmulScalarE9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::fmulScalar__simd_fp_t.simd_fp_t.simd_fp_t.neon_size_spec_tCE"></span><span class="target" id="fmul_8h_1ae0055be4f5e83ec5da1b3c0b5bdc491c"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">fmulScalar</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp10fmulScalarE9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an FMUL (scalar) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>reg_src2</strong> – second source register. </p></li>
<li><p><strong>size_spec</strong> – size specifier.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp9frecpeVecE9simd_fp_t9simd_fp_t10arr_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp9frecpeVecE9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp9frecpeVecE9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="mini_jit::instructions::simd_fp::frecpeVec__simd_fp_t.simd_fp_t.arr_spec_tCE"></span><span class="target" id="frecpe_8h_1ae93fcc0416ca7bf6bb9b033a78c837d2"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">frecpeVec</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">arr_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">arr_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp9frecpeVecE9simd_fp_t9simd_fp_t10arr_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates a vector FRECPE (Floating-point reciprocal estimate) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src</strong> – source register. </p></li>
<li><p><strong>arr_spec</strong> – arrangement specifier (2s, 4s or 2d). </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp12frecpeScalarE9simd_fp_t9simd_fp_t11size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp12frecpeScalarE9simd_fp_t9simd_fp_t11size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp12frecpeScalarE9simd_fp_t9simd_fp_t11size_spec_t"></span><span id="mini_jit::instructions::simd_fp::frecpeScalar__simd_fp_t.simd_fp_t.size_spec_tCE"></span><span class="target" id="frecpe_8h_1a63d74173e0033a338eff7575ef3a7c1f"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">frecpeScalar</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp12frecpeScalarE9simd_fp_t9simd_fp_t11size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates a scalar FRECPE (Floating-point reciprocal estimate) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src</strong> – source register. </p></li>
<li><p><strong>size_spec</strong> – size specifier (s, d). </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp9frecpsVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp9frecpsVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp9frecpsVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="mini_jit::instructions::simd_fp::frecpsVec__simd_fp_t.simd_fp_t.simd_fp_t.arr_spec_tCE"></span><span class="target" id="frecps_8h_1a648e0df8de090213f259cddaf2e93710"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">frecpsVec</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span>, <span class="n"><span class="pre">arr_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">arr_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp9frecpsVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates a vector FRECPS (Floating-point reciprocal step) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>reg_src2</strong> – second source register. </p></li>
<li><p><strong>arr_spec</strong> – arrangement specifier (2s, 4s or 2d). </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp12frecpsScalarE9simd_fp_t9simd_fp_t9simd_fp_t11size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp12frecpsScalarE9simd_fp_t9simd_fp_t9simd_fp_t11size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp12frecpsScalarE9simd_fp_t9simd_fp_t9simd_fp_t11size_spec_t"></span><span id="mini_jit::instructions::simd_fp::frecpsScalar__simd_fp_t.simd_fp_t.simd_fp_t.size_spec_tCE"></span><span class="target" id="frecps_8h_1a12068941da2313edfdc14b2612fdbb73"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">frecpsScalar</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span>, <span class="n"><span class="pre">size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp12frecpsScalarE9simd_fp_t9simd_fp_t9simd_fp_t11size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates a scalar FRECPS (Floating-point reciprocal step) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>reg_src2</strong> – second source register. </p></li>
<li><p><strong>size_spec</strong> – size specifier (s, d). </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp9frintmVecE9simd_fp_t9simd_fp_t10arr_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp9frintmVecE9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp9frintmVecE9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="mini_jit::instructions::simd_fp::frintmVec__simd_fp_t.simd_fp_t.arr_spec_tCE"></span><span class="target" id="frintm_8h_1aee9f12da8788894c2250c4bec6b24f45"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">frintmVec</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">arr_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">arr_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp9frintmVecE9simd_fp_t9simd_fp_t10arr_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an FRINTM (vector) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src</strong> – source register. </p></li>
<li><p><strong>arr_spec</strong> – arrangement specifier.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp12frintmScalarE9simd_fp_t9simd_fp_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp12frintmScalarE9simd_fp_t9simd_fp_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp12frintmScalarE9simd_fp_t9simd_fp_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::frintmScalar__simd_fp_t.simd_fp_t.neon_size_spec_tCE"></span><span class="target" id="frintm_8h_1a4b55c9c9c8eda39be5d1237088c32feb"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">frintmScalar</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp12frintmScalarE9simd_fp_t9simd_fp_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an FRINTM (scalar) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src</strong> – source register. </p></li>
<li><p><strong>size_spec</strong> – size specifier.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp9frintnVecE9simd_fp_t9simd_fp_t10arr_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp9frintnVecE9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp9frintnVecE9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="mini_jit::instructions::simd_fp::frintnVec__simd_fp_t.simd_fp_t.arr_spec_tCE"></span><span class="target" id="frintn_8h_1a01128b53cddf2faced6562c8410942a5"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">frintnVec</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">arr_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">arr_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp9frintnVecE9simd_fp_t9simd_fp_t10arr_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an FRINTN (vector) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src</strong> – source register. </p></li>
<li><p><strong>arr_spec</strong> – arrangement specifier.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp12frintnScalarE9simd_fp_t9simd_fp_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp12frintnScalarE9simd_fp_t9simd_fp_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp12frintnScalarE9simd_fp_t9simd_fp_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::frintnScalar__simd_fp_t.simd_fp_t.neon_size_spec_tCE"></span><span class="target" id="frintn_8h_1a0dd9a0e39be23c24906b7343e971b2aa"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">frintnScalar</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp12frintnScalarE9simd_fp_t9simd_fp_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an FRINTN (scalar) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src</strong> – source register. </p></li>
<li><p><strong>size_spec</strong> – size specifier.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp7fsubVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp7fsubVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp7fsubVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="mini_jit::instructions::simd_fp::fsubVec__simd_fp_t.simd_fp_t.simd_fp_t.arr_spec_tCE"></span><span class="target" id="fsub_8h_1acdb68222c9e957af9cfb1c44e1ad6483"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">fsubVec</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span>, <span class="n"><span class="pre">arr_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">arr_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp7fsubVecE9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an FSUB (vector) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>reg_src2</strong> – second source register. </p></li>
<li><p><strong>arr_spec</strong> – arrangement specifier.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp10fsubScalarE9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp10fsubScalarE9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp10fsubScalarE9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::fsubScalar__simd_fp_t.simd_fp_t.simd_fp_t.neon_size_spec_tCE"></span><span class="target" id="fsub_8h_1a777dde0d7965c5b510a928466de7ab52"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">fsubScalar</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp10fsubScalarE9simd_fp_t9simd_fp_t9simd_fp_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an FSUB (scalar) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>reg_src2</strong> – second source register. </p></li>
<li><p><strong>size_spec</strong> – size specifier.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp3insE9simd_fp_t9simd_fp_t8uint32_t8uint32_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp3insE9simd_fp_t9simd_fp_t8uint32_t8uint32_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp3insE9simd_fp_t9simd_fp_t8uint32_t8uint32_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::ins__simd_fp_t.simd_fp_t.uint32_t.uint32_t.neon_size_spec_tCE"></span><span class="target" id="ins_8h_1ae6ea2251c4230a466c85f6e149d6124f"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">ins</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm5</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm4</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp3insE9simd_fp_t9simd_fp_t8uint32_t8uint32_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an INS (element) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src2</strong> – source register. </p></li>
<li><p><strong>imm5</strong> – 5-bit immediate (destination index). </p></li>
<li><p><strong>imm4</strong> – 4-bit immediate (source index).</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp3ld1E9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp3ld1E9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp3ld1E9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::ld1__simd_fp_t.gpr_t.uint32_t.neon_size_spec_tCE"></span><span class="target" id="ld1_8h_1a5ce00080c0604f11b724bd451966aea2"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">ld1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dst</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">index</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp3ld1E9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an LD1 instruction (single structure) with a lane index, e.g. LD1 {V0.S}[0], [X0]. </p>
<p>! </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dst</strong> – Destination SIMD register. </p></li>
<li><p><strong>reg_src</strong> – Source general-purpose register containing the address. </p></li>
<li><p><strong>index</strong> – Index of the lane to load to. </p></li>
<li><p><strong>size</strong> – Size of the SIMD register (s or d). </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp3ld1E9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t5gpr_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp3ld1E9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t5gpr_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp3ld1E9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t5gpr_t"></span><span id="mini_jit::instructions::simd_fp::ld1__simd_fp_t.gpr_t.uint32_t.neon_size_spec_t.gpr_tCE"></span><span class="target" id="ld1_8h_1ab5baa92c24834ca2ebf8aa92e654533b"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">ld1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dst</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">index</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_post_index</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp3ld1E9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t5gpr_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an LD1 instruction (single structure) with a lane index and a register post-index, e.g. LD1 {V0.S}[0], [X0], X1. </p>
<p>! </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dst</strong> – Destination SIMD register. </p></li>
<li><p><strong>reg_src</strong> – Source general-purpose register containing the address. </p></li>
<li><p><strong>index</strong> – Index of the lane to load to. </p></li>
<li><p><strong>size</strong> – Size of the SIMD register (s or d). </p></li>
<li><p><strong>post_index</strong> – Post-index register to add to the address in reg_src. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp3ld1E9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t8uint32_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp3ld1E9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t8uint32_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp3ld1E9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t8uint32_t"></span><span id="mini_jit::instructions::simd_fp::ld1__simd_fp_t.gpr_t.uint32_t.neon_size_spec_t.uint32_tCE"></span><span class="target" id="ld1_8h_1a13dc2ed821bd3106e8bea4c0166e488d"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">ld1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dst</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">index</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">post_index</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp3ld1E9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t8uint32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an LD1 instruction (single structure) with a lane index and a post-index immediate, e.g. LD1 {V0.S}[0], [X0], #4. </p>
<p>! </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dst</strong> – Destination SIMD register. </p></li>
<li><p><strong>reg_src</strong> – Source general-purpose register containing the address. </p></li>
<li><p><strong>index</strong> – Index of the lane to load to. </p></li>
<li><p><strong>size</strong> – Size of the SIMD register (s or d). </p></li>
<li><p><strong>post_index</strong> – Post-index immediate to add to the address in reg_src. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp3ldpE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp3ldpE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp3ldpE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::ldp__simd_fp_t.simd_fp_t.gpr_t.int32_t.neon_size_spec_tCE"></span><span class="target" id="simd__fp_2ldp_8h_1a8c55ef6d9ba4f1ac23f04a3968ef2f09"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">ldp</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest2</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">int32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm7</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp3ldpE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an LDP instruction using signed offset encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest1</strong> – first destination register. </p></li>
<li><p><strong>reg_dest2</strong> – second destination register. </p></li>
<li><p><strong>reg_src</strong> – source register (base address). </p></li>
<li><p><strong>imm7</strong> – 7-bit immediate value. </p></li>
<li><p><strong>size_spec</strong> – size specifier (s, d, q). </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp7ldpPostE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp7ldpPostE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp7ldpPostE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::ldpPost__simd_fp_t.simd_fp_t.gpr_t.int32_t.neon_size_spec_tCE"></span><span class="target" id="simd__fp_2ldp_8h_1a03c57c0d9a1078318001d6e9f3648fc1"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">ldpPost</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest2</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">int32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm7</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp7ldpPostE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an LDP instruction using post-index encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest1</strong> – first destination register. </p></li>
<li><p><strong>reg_dest2</strong> – second destination register. </p></li>
<li><p><strong>reg_src</strong> – source register (base address). </p></li>
<li><p><strong>imm7</strong> – 7-bit immediate value. </p></li>
<li><p><strong>size_spec</strong> – size specifier (s, d, q). </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp6ldpPreE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp6ldpPreE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp6ldpPreE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::ldpPre__simd_fp_t.simd_fp_t.gpr_t.int32_t.neon_size_spec_tCE"></span><span class="target" id="simd__fp_2ldp_8h_1a470a1f85338b2bf210cc637784a8e0e0"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">ldpPre</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest2</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">int32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm7</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp6ldpPreE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an LDP instruction using pre-index encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest1</strong> – first destination register. </p></li>
<li><p><strong>reg_dest2</strong> – second destination register. </p></li>
<li><p><strong>reg_src</strong> – source register (base address). </p></li>
<li><p><strong>imm7</strong> – 7-bit immediate value. </p></li>
<li><p><strong>size_spec</strong> – size specifier (s, d, q). </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp3ldrE9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp3ldrE9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp3ldrE9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::ldr__simd_fp_t.gpr_t.uint32_t.neon_size_spec_tCE"></span><span class="target" id="simd__fp_2ldr_8h_1a42e04493797f80628f00bf7cfd31f133"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">ldr</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm12</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp3ldrE9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an LDR (12-bit immediate) instruction using unsigned offset encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src</strong> – source register (base address). </p></li>
<li><p><strong>imm12</strong> – 12-bit immediate value. </p></li>
<li><p><strong>size_spec</strong> – size specifier (s, d, q). </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp7ldrPostE9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp7ldrPostE9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp7ldrPostE9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::ldrPost__simd_fp_t.gpr_t.uint32_t.neon_size_spec_tCE"></span><span class="target" id="simd__fp_2ldr_8h_1a651df041466c311ce68cec4a1fc34a4f"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">ldrPost</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm9</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp7ldrPostE9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an LDR (9-bit immediate) instruction using post-index encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src</strong> – source register (base address). </p></li>
<li><p><strong>imm9</strong> – 9-bit immediate value. </p></li>
<li><p><strong>size_spec</strong> – size specifier (s, d, q). </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp6ldrRegE9simd_fp_t5gpr_t5gpr_t8uint32_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp6ldrRegE9simd_fp_t5gpr_t5gpr_t8uint32_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp6ldrRegE9simd_fp_t5gpr_t5gpr_t8uint32_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::ldrReg__simd_fp_t.gpr_t.gpr_t.uint32_t.neon_size_spec_tCE"></span><span class="target" id="simd__fp_2ldr_8h_1a7207980564ca22e8215654b18bb837a7"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">ldrReg</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">option</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp6ldrRegE9simd_fp_t5gpr_t5gpr_t8uint32_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an LDR (register, SIMD&amp;FP) instruction using register offset. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>reg_src2</strong> – second source register. </p></li>
<li><p><strong>option</strong> – option (0:uxtw, 1:sxtw, 2:lsl, 3:sxtx). </p></li>
<li><p><strong>size_spec</strong> – size specifier (s, d, q). </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp3movE9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp3movE9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp3movE9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::mov__simd_fp_t.gpr_t.uint32_t.neon_size_spec_tCE"></span><span class="target" id="simd__fp_2mov_8h_1afde698d59b0b8583484ed97a927100ac"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">mov</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">index</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp3movE9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an MOV instruction from a general-purpose register to a vector element. This instruction can insert data into individual elements within a SIMD&amp;FP register without clearing the remaining bits to zero. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination SIMD&amp;FP register. </p></li>
<li><p><strong>reg_src</strong> – source general-purpose register. </p></li>
<li><p><strong>index</strong> – index of the simd vector element to be replaced. </p></li>
<li><p><strong>size_spec</strong> – size specifier for the SIMD&amp;FP register. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp8scvtfVecE9simd_fp_t9simd_fp_t10arr_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp8scvtfVecE9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp8scvtfVecE9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="mini_jit::instructions::simd_fp::scvtfVec__simd_fp_t.simd_fp_t.arr_spec_tCE"></span><span class="target" id="scvtf_8h_1a4baaa2fe5e458b93d3cc4b73a4dca83a"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">scvtfVec</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">arr_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">arr_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp8scvtfVecE9simd_fp_t9simd_fp_t10arr_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an SCVTF (vector) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – source register. </p></li>
<li><p><strong>arr_spec</strong> – arrangement specifier.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp15scvtfBaseScalarE9simd_fp_t5gpr_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp15scvtfBaseScalarE9simd_fp_t5gpr_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp15scvtfBaseScalarE9simd_fp_t5gpr_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::scvtfBaseScalar__simd_fp_t.gpr_t.neon_size_spec_tCE"></span><span class="target" id="scvtf_8h_1a949a3c4ece087f49a2ef692447b5e531"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">scvtfBaseScalar</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp15scvtfBaseScalarE9simd_fp_t5gpr_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an SCVTF (scalar, fixed point) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>size_spec</strong> – size specifier.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp11scvtfScalarE9simd_fp_t9simd_fp_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp11scvtfScalarE9simd_fp_t9simd_fp_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp11scvtfScalarE9simd_fp_t9simd_fp_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::scvtfScalar__simd_fp_t.simd_fp_t.neon_size_spec_tCE"></span><span class="target" id="scvtf_8h_1a67f9e8952633d3782543d1098c262668"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">scvtfScalar</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp11scvtfScalarE9simd_fp_t9simd_fp_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an SCVTF (scalar SIMD&amp;FP) instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>size_spec</strong> – size specifier.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp3st1E9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp3st1E9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp3st1E9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::st1__simd_fp_t.gpr_t.uint32_t.neon_size_spec_tCE"></span><span class="target" id="st1_8h_1a66b087ab7f019cd32f1c73dc57790d4b"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">st1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dst</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">index</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp3st1E9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an st1 instruction (single structure) with a lane index, e.g. st1 {V0.S}[0], [X0]. </p>
<p>! </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dst</strong> – Destination SIMD register. </p></li>
<li><p><strong>reg_src</strong> – Source general-purpose register containing the address. </p></li>
<li><p><strong>index</strong> – Index of the lane to store from. </p></li>
<li><p><strong>size</strong> – Size of the SIMD register (s or d). </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp3st1E9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t5gpr_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp3st1E9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t5gpr_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp3st1E9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t5gpr_t"></span><span id="mini_jit::instructions::simd_fp::st1__simd_fp_t.gpr_t.uint32_t.neon_size_spec_t.gpr_tCE"></span><span class="target" id="st1_8h_1aaa023608baac114a04a8b7db1bafe122"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">st1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dst</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">index</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_post_index</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp3st1E9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t5gpr_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an st1 instruction (single structure) with a lane index and a register post-index, e.g. st1 {V0.S}[0], [X0], X1. </p>
<p>! </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dst</strong> – Destination SIMD register. </p></li>
<li><p><strong>reg_src</strong> – Source general-purpose register containing the address. </p></li>
<li><p><strong>index</strong> – Index of the lane to store from. </p></li>
<li><p><strong>size</strong> – Size of the SIMD register (s or d). </p></li>
<li><p><strong>post_index</strong> – Post-index register to add to the address in reg_src. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp3st1E9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t8uint32_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp3st1E9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t8uint32_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp3st1E9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t8uint32_t"></span><span id="mini_jit::instructions::simd_fp::st1__simd_fp_t.gpr_t.uint32_t.neon_size_spec_t.uint32_tCE"></span><span class="target" id="st1_8h_1ae3c63c1c2d4d910e2c237d0bc5b507e7"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">st1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dst</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">index</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">post_index</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp3st1E9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t8uint32_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an st1 instruction (single structure) with a lane index and a post-index immediate, e.g. st1 {V0.S}[0], [X0], #4. </p>
<p>! </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dst</strong> – Destination SIMD register. </p></li>
<li><p><strong>reg_src</strong> – Source general-purpose register containing the address. </p></li>
<li><p><strong>index</strong> – Index of the lane to store from. </p></li>
<li><p><strong>size</strong> – Size of the SIMD register (s or d). </p></li>
<li><p><strong>post_index</strong> – Post-index immediate to add to the address in reg_src. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp3stpE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp3stpE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp3stpE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::stp__simd_fp_t.simd_fp_t.gpr_t.int32_t.neon_size_spec_tCE"></span><span class="target" id="simd__fp_2stp_8h_1ac032cfa7b26409a5333c0b3ec79cc985"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">stp</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_data1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_data2</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_address</span></span>, <span class="n"><span class="pre">int32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm7</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp3stpE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an STP instruction using signed offset encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_data1</strong> – first register holding the data to be transferred. </p></li>
<li><p><strong>reg_data2</strong> – second register holding the data to be transferred. </p></li>
<li><p><strong>reg_address</strong> – register holding the memory address. </p></li>
<li><p><strong>imm7</strong> – 7-bit immediate value. </p></li>
<li><p><strong>size_spec</strong> – size specifier (s, d, q). </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp7stpPostE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp7stpPostE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp7stpPostE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::stpPost__simd_fp_t.simd_fp_t.gpr_t.int32_t.neon_size_spec_tCE"></span><span class="target" id="simd__fp_2stp_8h_1a8736d9db22728b787fae40f6b23a51c6"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">stpPost</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_data1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_data2</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_address</span></span>, <span class="n"><span class="pre">int32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm7</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp7stpPostE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an STP instruction using post-index encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_data1</strong> – first register holding the data to be transferred. </p></li>
<li><p><strong>reg_data2</strong> – second register holding the data to be transferred. </p></li>
<li><p><strong>reg_address</strong> – register holding the memory address. </p></li>
<li><p><strong>imm7</strong> – 7-bit immediate value. </p></li>
<li><p><strong>size_spec</strong> – size specifier (s, d, q). </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp6stpPreE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp6stpPreE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp6stpPreE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::stpPre__simd_fp_t.simd_fp_t.gpr_t.int32_t.neon_size_spec_tCE"></span><span class="target" id="simd__fp_2stp_8h_1a180e8f4e529860bc95478c1020060054"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">stpPre</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_data1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_data2</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_address</span></span>, <span class="n"><span class="pre">int32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm7</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp6stpPreE9simd_fp_t9simd_fp_t5gpr_t7int32_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an STP instruction using pre-index encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_data1</strong> – first register holding the data to be transferred. </p></li>
<li><p><strong>reg_data2</strong> – second register holding the data to be transferred. </p></li>
<li><p><strong>reg_address</strong> – register holding the memory address. </p></li>
<li><p><strong>imm7</strong> – 7-bit immediate value. </p></li>
<li><p><strong>size_spec</strong> – size specifier (s, d, q). </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp3strE9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp3strE9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp3strE9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::str__simd_fp_t.gpr_t.uint32_t.neon_size_spec_tCE"></span><span class="target" id="simd__fp_2str_8h_1a66fbaa67bdd43efa3b0818bd645ad51f"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">str</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_data</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_address</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm12</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp3strE9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an STR (12-bit immediate) instruction using unsigned offset encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_data</strong> – register holding the data to be transferred. </p></li>
<li><p><strong>reg_address</strong> – register holding the memory address. </p></li>
<li><p><strong>imm12</strong> – 12-bit immediate value. </p></li>
<li><p><strong>size_spec</strong> – size specifier (s, d, q). </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp7strPostE9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp7strPostE9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp7strPostE9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::strPost__simd_fp_t.gpr_t.uint32_t.neon_size_spec_tCE"></span><span class="target" id="simd__fp_2str_8h_1af4bd5d4e358b8c24dfd189888828b9a8"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">strPost</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_data</span></span>, <span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_address</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm9</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp7strPostE9simd_fp_t5gpr_t8uint32_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an STR (9-bit immediate) instruction using post-index encoding. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_data</strong> – register holding the data to be transferred. </p></li>
<li><p><strong>reg_address</strong> – register holding the memory address. </p></li>
<li><p><strong>imm9</strong> – 9-bit immediate value. </p></li>
<li><p><strong>size_spec</strong> – size specifier (s, d, q). </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp4trn1E9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp4trn1E9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp4trn1E9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="mini_jit::instructions::simd_fp::trn1__simd_fp_t.simd_fp_t.simd_fp_t.arr_spec_tCE"></span><span class="target" id="trn_8h_1a31dfbeb3b505c398f6e23a56ba20085b"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">trn1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span>, <span class="n"><span class="pre">arr_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">arr_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp4trn1E9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an TRN1 instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>reg_src2</strong> – second source register (base address). </p></li>
<li><p><strong>arr_spec</strong> – arrangement specifier. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp4trn2E9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp4trn2E9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp4trn2E9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="mini_jit::instructions::simd_fp::trn2__simd_fp_t.simd_fp_t.simd_fp_t.arr_spec_tCE"></span><span class="target" id="trn_8h_1ae6ed9225a1ee7705dc6eeeef6138d929"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">trn2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span>, <span class="n"><span class="pre">arr_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">arr_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp4trn2E9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an TRN2 instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>reg_src2</strong> – second source register (base address). </p></li>
<li><p><strong>arr_spec</strong> – arrangement specifier. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp4umovE5gpr_t9simd_fp_t8uint32_t16neon_size_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp4umovE5gpr_t9simd_fp_t8uint32_t16neon_size_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp4umovE5gpr_t9simd_fp_t8uint32_t16neon_size_spec_t"></span><span id="mini_jit::instructions::simd_fp::umov__gpr_t.simd_fp_t.uint32_t.neon_size_spec_tCE"></span><span class="target" id="umov_8h_1af7ba3ba73c5a27c22d11f3446be54ff4"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">umov</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">gpr_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">imm5</span></span>, <span class="n"><span class="pre">neon_size_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">size_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp4umovE5gpr_t9simd_fp_t8uint32_t16neon_size_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an UMOV instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src</strong> – source register. </p></li>
<li><p><strong>imm5</strong> – index in range 0-3. </p></li>
<li><p><strong>size_spec</strong> – size specifier.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>instruction. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp4zeroE9simd_fp_t10arr_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp4zeroE9simd_fp_t10arr_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp4zeroE9simd_fp_t10arr_spec_t"></span><span id="mini_jit::instructions::simd_fp::zero__simd_fp_t.arr_spec_tCE"></span><span class="target" id="zero_8h_1af8475f1699b474a6495fa0988caac884"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">zero</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg</span></span>, <span class="n"><span class="pre">arr_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">arr_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp4zeroE9simd_fp_t10arr_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an EOR instruction that zeros out the given register. 8B zeroes out the lower half (64 bit) of the register, while 16B zeroes out the whole register (128 bit). </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg</strong> – register to zero out. </p></li>
<li><p><strong>arr_spec</strong> – arrangement specifier (8B or 16B). </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp4zip1E9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp4zip1E9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp4zip1E9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="mini_jit::instructions::simd_fp::zip1__simd_fp_t.simd_fp_t.simd_fp_t.arr_spec_tCE"></span><span class="target" id="zip_8h_1a80c82e4d9eb9284e6fd242f3b5dcbb9c"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">zip1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span>, <span class="n"><span class="pre">arr_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">arr_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp4zip1E9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an ZIP1 instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>reg_src2</strong> – second source register (base address). </p></li>
<li><p><strong>arr_spec</strong> – arrangement specifier. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N8mini_jit12instructions7simd_fp4zip2E9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t">
<span id="_CPPv3N8mini_jit12instructions7simd_fp4zip2E9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="_CPPv2N8mini_jit12instructions7simd_fp4zip2E9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t"></span><span id="mini_jit::instructions::simd_fp::zip2__simd_fp_t.simd_fp_t.simd_fp_t.arr_spec_tCE"></span><span class="target" id="zip_8h_1a161f86f53793897c525de0693a11c0ec"></span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">mini_jit</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">instructions</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">simd_fp</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">zip2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_dest</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src1</span></span>, <span class="n"><span class="pre">simd_fp_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">reg_src2</span></span>, <span class="n"><span class="pre">arr_spec_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">arr_spec</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N8mini_jit12instructions7simd_fp4zip2E9simd_fp_t9simd_fp_t9simd_fp_t10arr_spec_t" title="Link to this definition"></a><br /></dt>
<dd><p>Generates an ZIP2 instruction. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>reg_dest</strong> – destination register. </p></li>
<li><p><strong>reg_src1</strong> – first source register. </p></li>
<li><p><strong>reg_src2</strong> – second source register (base address). </p></li>
<li><p><strong>arr_spec</strong> – arrangement specifier. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="mini_jit_einsum.html" class="btn btn-neutral float-left" title="mini_jit::einsum" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="mini_jit_ir.html" class="btn btn-neutral float-right" title="mini_jit::ir" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2025, Lucas Obitz, Luca-Philipp Grumbach.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>