0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/SET253-09U.HCCMAIN/Documents/GitHub/ENES247/lab6-ShiftRegisters/lab6_1_5/Serial_in_parallel_out_enable_behavior_tb.v,1556815062,verilog,,,,Serial_in_parallel_out_enable_behavior_tb,,,,,,,,
C:/Users/SET253-09U.HCCMAIN/Documents/GitHub/ENES247/lab6-ShiftRegisters/lab6_1_5/iporfirio_6_1_5/iporfirio_6_1_5.sim/sim_1/synth/timing/xsim/Serial_in_parallel_out_enable_behavior_tb_time_synth.v,1556817753,verilog,,C:/Users/SET253-09U.HCCMAIN/Documents/GitHub/ENES247/lab6-ShiftRegisters/lab6_1_5/Serial_in_parallel_out_enable_behavior_tb.v,,Serial_in_parallel_out_enable_behavior;glbl,,,,,,,,
