Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Oct 15 12:06:30 2016
| Host         : jon-GA-MA770T-ES3 running 64-bit Linux Mint 17.2 Rafaela
| Command      : report_timing_summary -file ./post_route_timing_summary.rpt
| Design       : BSP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 3 generated clocks that are not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.196       -2.585                     40                20887        0.031        0.000                      0                20887        2.845        0.000                       0                 11133  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
sys_clk_pin      {0.000 5.000}        10.000          100.000         
  clk0           {0.000 5.000}        10.000          100.000         
    CLKFBOUT     {0.000 5.000}        10.000          100.000         
    CLK_100_s    {0.000 5.000}        10.000          100.000         
    CLK_400_N_s  {2.500 5.000}        5.000           200.000         
    CLK_400_s    {0.000 2.500}        5.000           200.000         
  clk2x          {0.000 2.500}        5.000           200.000         
  clkdv          {0.000 10.000}       20.000          50.000          
  clkfx          {0.000 1.250}        2.500           400.000         
  clkfx180       {1.250 2.500}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                        3.000        0.000                       0                     1  
  clk0                -0.196       -2.585                     40                14521        0.043        0.000                      0                14521        3.000        0.000                       0                 10102  
    CLKFBOUT                                                                                                                                                       7.845        0.000                       0                     3  
    CLK_100_s                                                                                                                                                      7.845        0.000                       0                     3  
    CLK_400_N_s                                                                                                                                                    2.845        0.000                       0                     3  
    CLK_400_s                                                                                                                                                      2.845        0.000                       0                     3  
  clkdv               10.078        0.000                      0                 6252        0.075        0.000                      0                 6252        8.750        0.000                       0                  1018  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_100_s     clk0                7.212        0.000                      0                    2        0.273        0.000                      0                    2  
clkdv         clk0                4.209        0.000                      0                   71        0.031        0.000                      0                   71  
clk0          CLK_100_s           0.416        0.000                      0                    1        3.580        0.000                      0                    1  
clk0          clkdv               3.977        0.000                      0                   94        0.127        0.000                      0                   94  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clk0

Setup :           40  Failing Endpoints,  Worst Slack       -0.196ns,  Total Violation       -2.585ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.196ns  (required time - arrival time)
  Source:                 radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[19][18]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][53]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        10.037ns  (logic 5.669ns (56.479%)  route 4.368ns (43.521%))
  Logic Levels:           24  (CARRY4=20 LUT2=1 LUT3=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.826    -4.111 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.475    -2.636    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  BUFG_INST2/O
                         net (fo=10108, routed)       1.699    -0.841    radio_inst_1/rectangular_to_polar_inst_1/CLK
    SLICE_X74Y109        FDRE                                         r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[19][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y109        FDRE (Prop_fdre_C_Q)         0.518    -0.323 f  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[19][18]/Q
                         net (fo=8, routed)           1.403     1.080    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg_n_0_[19][18]
    SLICE_X65Y96         LUT2 (Prop_lut2_I1_O)        0.124     1.204 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i[20][35]_i_78/O
                         net (fo=1, routed)           0.000     1.204    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i[20][35]_i_78_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.754 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][35]_i_61/CO[3]
                         net (fo=1, routed)           0.000     1.754    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][35]_i_61_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.868 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][35]_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.868    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][35]_i_51_n_0
    SLICE_X65Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][35]_i_41/CO[3]
                         net (fo=1, routed)           0.000     1.982    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][35]_i_41_n_0
    SLICE_X65Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.096 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][35]_i_24/CO[3]
                         net (fo=1, routed)           0.001     2.096    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][35]_i_24_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.324 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][35]_i_19/CO[2]
                         net (fo=70, routed)          1.155     3.479    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][35]_i_19_n_1
    SLICE_X67Y116        LUT3 (Prop_lut3_I1_O)        0.313     3.792 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i[20][3]_i_20/O
                         net (fo=1, routed)           0.000     3.792    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i[20][3]_i_20_n_0
    SLICE_X67Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.324 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.324    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][3]_i_12_n_0
    SLICE_X67Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.438 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.438    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][7]_i_12_n_0
    SLICE_X67Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.552 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.552    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][11]_i_12_n_0
    SLICE_X67Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.666 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.666    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][15]_i_12_n_0
    SLICE_X67Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.780 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.780    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][19]_i_12_n_0
    SLICE_X67Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.894 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][23]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.894    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][23]_i_12_n_0
    SLICE_X67Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.008 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][27]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.008    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][27]_i_12_n_0
    SLICE_X67Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.122 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.122    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][31]_i_12_n_0
    SLICE_X67Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.236 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][35]_i_12/CO[3]
                         net (fo=1, routed)           0.009     5.245    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][35]_i_12_n_0
    SLICE_X67Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.579 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][39]_i_12/O[1]
                         net (fo=2, routed)           0.890     6.470    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i[20]2[37]
    SLICE_X66Y116        LUT3 (Prop_lut3_I1_O)        0.303     6.773 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i[20][39]_i_6/O
                         net (fo=1, routed)           0.000     6.773    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i[20][39]_i_6_n_0
    SLICE_X66Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.306 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.306    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][39]_i_2_n_0
    SLICE_X66Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.423 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.423    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][43]_i_2_n_0
    SLICE_X66Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.540 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.540    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][47]_i_2_n_0
    SLICE_X66Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.657 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.657    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][51]_i_2_n_0
    SLICE_X66Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.980 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][53]_i_2/O[1]
                         net (fo=1, routed)           0.911     8.890    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i[20]00_in[53]
    SLICE_X64Y116        LUT3 (Prop_lut3_I0_O)        0.306     9.196 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i[20][53]_i_1/O
                         net (fo=1, routed)           0.000     9.196    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i[20][53]_i_1_n_0
    SLICE_X64Y116        FDRE                                         r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    12.573    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.087     5.486 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.402     6.888    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  BUFG_INST2/O
                         net (fo=10108, routed)       1.489     8.468    radio_inst_1/rectangular_to_polar_inst_1/CLK
    SLICE_X64Y116        FDRE                                         r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][53]/C
                         clock pessimism              0.560     9.028    
                         clock uncertainty           -0.059     8.968    
    SLICE_X64Y116        FDRE (Setup_fdre_C_D)        0.032     9.000    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[20][53]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                 -0.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 radio_inst_1/cic_filter_inst_q/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/cic_filter_inst_q/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.329ns (65.809%)  route 0.171ns (34.191%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.293    -1.603 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.413    -1.190    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  BUFG_INST2/O
                         net (fo=10108, routed)       0.570    -0.594    radio_inst_1/cic_filter_inst_q/CLK
    SLICE_X11Y149        FDRE                                         r  radio_inst_1/cic_filter_inst_q/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  radio_inst_1/cic_filter_inst_q/count_reg[27]/Q
                         net (fo=3, routed)           0.170    -0.283    radio_inst_1/cic_filter_inst_q/count_reg_n_0_[27]
    SLICE_X11Y149        LUT3 (Prop_lut3_I2_O)        0.042    -0.241 r  radio_inst_1/cic_filter_inst_q/count[27]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.241    radio_inst_1/cic_filter_inst_q/p_0_out[27]
    SLICE_X11Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.149 r  radio_inst_1/cic_filter_inst_q/count_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.148    radio_inst_1/cic_filter_inst_q/count_reg[27]_i_1__0_n_0
    SLICE_X11Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.094 r  radio_inst_1/cic_filter_inst_q/count_reg[31]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.094    radio_inst_1/cic_filter_inst_q/count[28]
    SLICE_X11Y150        FDRE                                         r  radio_inst_1/cic_filter_inst_q/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.067    -2.149 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.448    -1.702    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  BUFG_INST2/O
                         net (fo=10108, routed)       0.927    -0.746    radio_inst_1/cic_filter_inst_q/CLK
    SLICE_X11Y150        FDRE                                         r  radio_inst_1/cic_filter_inst_q/count_reg[28]/C
                         clock pessimism              0.504    -0.242    
    SLICE_X11Y150        FDRE (Hold_fdre_C_D)         0.105    -0.137    radio_inst_1/cic_filter_inst_q/count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dcm_sp_inst/CLKFBOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y38    CHARSVGA_INST_1/BRAM_INST_1/MEMORY_reg_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  radio_inst_1/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  radio_inst_1/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  radio_inst_1/PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { radio_inst_1/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   radio_inst_1/BUFG_inst_4/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  radio_inst_1/PLLE2_BASE_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLK_100_s
  To Clock:  CLK_100_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_100_s
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { radio_inst_1/PLLE2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   radio_inst_1/BUFG_inst_1/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  radio_inst_1/PLLE2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  CLK_400_N_s
  To Clock:  CLK_400_N_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_400_N_s
Waveform(ns):       { 2.500 5.000 }
Period(ns):         5.000
Sources:            { radio_inst_1/PLLE2_BASE_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2   radio_inst_1/BUFG_inst_3/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  radio_inst_1/PLLE2_BASE_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  CLK_400_s
  To Clock:  CLK_400_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_400_s
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { radio_inst_1/PLLE2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1   radio_inst_1/BUFG_inst_2/I
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  radio_inst_1/PLLE2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack       10.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.078ns  (required time - arrival time)
  Source:                 ethernet_inst_1/RX_WRITE_ADDRESS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_MEMORY_reg_1984_2047_9_11/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdv rise@20.000ns - clkdv rise@0.000ns)
  Data Path Delay:        9.288ns  (logic 0.456ns (4.909%)  route 8.832ns (95.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.826    -4.111 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.475    -2.636    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  BUFG_INST1/O
                         net (fo=1017, routed)        1.813    -0.727    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X25Y151        FDRE                                         r  ethernet_inst_1/RX_WRITE_ADDRESS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y151        FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  ethernet_inst_1/RX_WRITE_ADDRESS_reg[5]/Q
                         net (fo=644, routed)         8.832     8.561    ethernet_inst_1/RX_MEMORY_reg_1984_2047_9_11/ADDRD5
    SLICE_X46Y146        RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_1984_2047_9_11/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    22.573    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.087    15.486 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.402    16.888    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  BUFG_INST1/O
                         net (fo=1017, routed)        1.497    18.476    ethernet_inst_1/RX_MEMORY_reg_1984_2047_9_11/WCLK
    SLICE_X46Y146        RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_1984_2047_9_11/RAMA/CLK
                         clock pessimism              0.488    18.965    
                         clock uncertainty           -0.089    18.876    
    SLICE_X46Y146        RAMD64E (Setup_ramd64e_CLK_WADR5)
                                                     -0.236    18.640    ethernet_inst_1/RX_MEMORY_reg_1984_2047_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         18.640    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                 10.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ethernet_inst_1/RX_WRITE_ADDRESS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_MEMORY_reg_1792_1855_9_11/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.625%)  route 0.369ns (72.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.293    -1.603 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.413    -1.190    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  BUFG_INST1/O
                         net (fo=1017, routed)        0.650    -0.514    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X25Y151        FDRE                                         r  ethernet_inst_1/RX_WRITE_ADDRESS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  ethernet_inst_1/RX_WRITE_ADDRESS_reg[2]/Q
                         net (fo=11, routed)          0.369    -0.003    ethernet_inst_1/RX_MEMORY_reg_1792_1855_9_11/ADDRD2
    SLICE_X30Y148        RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_1792_1855_9_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.067    -2.149 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.448    -1.702    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  BUFG_INST1/O
                         net (fo=1017, routed)        0.836    -0.836    ethernet_inst_1/RX_MEMORY_reg_1792_1855_9_11/WCLK
    SLICE_X30Y148        RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_1792_1855_9_11/RAMA/CLK
                         clock pessimism              0.504    -0.332    
    SLICE_X30Y148        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.078    ethernet_inst_1/RX_MEMORY_reg_1792_1855_9_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdv
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { dcm_sp_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y38     CHARSVGA_INST_1/BRAM_INST_1/MEMORY_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  dcm_sp_inst/CLKOUT4
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y169    ethernet_inst_1/RX_MEMORY_reg_0_63_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y162    ethernet_inst_1/RX_MEMORY_reg_0_63_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_100_s
  To Clock:  clk0

Setup :            0  Failing Endpoints,  Worst Slack        7.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.212ns  (required time - arrival time)
  Source:                 radio_inst_1/ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_100_s  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/rf_2_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - CLK_100_s rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 0.653ns (27.409%)  route 1.729ns (72.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100_s rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.826    -4.111 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.475    -2.636    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  BUFG_INST2/O
                         net (fo=10108, routed)       1.832    -0.708    radio_inst_1/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -4.646 r  radio_inst_1/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -2.634    radio_inst_1/CLK_100_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.538 r  radio_inst_1/BUFG_inst_1/O
                         net (fo=1, routed)           1.703    -0.835    radio_inst_1/CLKDIV
    ILOGIC_X0Y132        ISERDESE2                                    r  radio_inst_1/ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.653    -0.182 r  radio_inst_1/ISERDESE2_inst/Q2
                         net (fo=1, routed)           1.729     1.547    radio_inst_1/rf_0[0]
    SLICE_X2Y107         SRL16E                                       r  radio_inst_1/rf_2_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    12.573    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.087     5.486 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.402     6.888    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  BUFG_INST2/O
                         net (fo=10108, routed)       1.588     8.567    radio_inst_1/CLK
    SLICE_X2Y107         SRL16E                                       r  radio_inst_1/rf_2_reg[0]_srl2/CLK
                         clock pessimism              0.480     9.048    
                         clock uncertainty           -0.241     8.807    
    SLICE_X2Y107         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     8.760    radio_inst_1/rf_2_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                          8.760    
                         arrival time                          -1.547    
  -------------------------------------------------------------------
                         slack                                  7.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 radio_inst_1/ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_100_s  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/rf_2_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - CLK_100_s rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.177ns (19.946%)  route 0.710ns (80.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100_s rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.293    -1.603 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.413    -1.190    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  BUFG_INST2/O
                         net (fo=10108, routed)       0.629    -0.535    radio_inst_1/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -1.851 r  radio_inst_1/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -1.188    radio_inst_1/CLK_100_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.162 r  radio_inst_1/BUFG_inst_1/O
                         net (fo=1, routed)           0.596    -0.566    radio_inst_1/CLKDIV
    ILOGIC_X0Y132        ISERDESE2                                    r  radio_inst_1/ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.177    -0.389 r  radio_inst_1/ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.710     0.321    radio_inst_1/rf_0[0]
    SLICE_X2Y107         SRL16E                                       r  radio_inst_1/rf_2_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.067    -2.149 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.448    -1.702    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  BUFG_INST2/O
                         net (fo=10108, routed)       0.870    -0.803    radio_inst_1/CLK
    SLICE_X2Y107         SRL16E                                       r  radio_inst_1/rf_2_reg[0]_srl2/CLK
                         clock pessimism              0.509    -0.294    
                         clock uncertainty            0.241    -0.053    
    SLICE_X2Y107         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.049    radio_inst_1/rf_2_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.273    





---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clk0

Setup :            0  Failing Endpoints,  Worst Slack        4.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 ethernet_inst_1/RX_MEMORY_reg_1664_1727_3_5/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clkdv rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 2.060ns (38.128%)  route 3.343ns (61.872%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 8.659 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.826    -4.111 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.475    -2.636    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  BUFG_INST1/O
                         net (fo=1017, routed)        1.811    -0.729    ethernet_inst_1/RX_MEMORY_reg_1664_1727_3_5/WCLK
    SLICE_X14Y188        RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_1664_1727_3_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y188        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314     0.585 r  ethernet_inst_1/RX_MEMORY_reg_1664_1727_3_5/RAMC/O
                         net (fo=1, routed)           1.609     2.194    ethernet_inst_1/RX_MEMORY_reg_1664_1727_3_5_n_2
    SLICE_X36Y186        LUT6 (Prop_lut6_I1_O)        0.124     2.318 r  ethernet_inst_1/RX[5]_i_11/O
                         net (fo=1, routed)           0.000     2.318    ethernet_inst_1/RX[5]_i_11_n_0
    SLICE_X36Y186        MUXF7 (Prop_muxf7_I0_O)      0.212     2.530 r  ethernet_inst_1/RX_reg[5]_i_6/O
                         net (fo=1, routed)           0.000     2.530    ethernet_inst_1/RX_reg[5]_i_6_n_0
    SLICE_X36Y186        MUXF8 (Prop_muxf8_I1_O)      0.094     2.624 r  ethernet_inst_1/RX_reg[5]_i_2/O
                         net (fo=1, routed)           1.734     4.358    ethernet_inst_1/RX_reg[5]_i_2_n_0
    SLICE_X29Y158        LUT6 (Prop_lut6_I0_O)        0.316     4.674 r  ethernet_inst_1/RX[5]_i_1/O
                         net (fo=1, routed)           0.000     4.674    ethernet_inst_1/RX[5]_i_1_n_0
    SLICE_X29Y158        FDRE                                         r  ethernet_inst_1/RX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    12.573    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.087     5.486 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.402     6.888    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  BUFG_INST2/O
                         net (fo=10108, routed)       1.679     8.659    ethernet_inst_1/CLK
    SLICE_X29Y158        FDRE                                         r  ethernet_inst_1/RX_reg[5]/C
                         clock pessimism              0.402     9.061    
                         clock uncertainty           -0.209     8.852    
    SLICE_X29Y158        FDRE (Setup_fdre_C_D)        0.031     8.883    ethernet_inst_1/RX_reg[5]
  -------------------------------------------------------------------
                         required time                          8.883    
                         arrival time                          -4.674    
  -------------------------------------------------------------------
                         slack                                  4.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_START_ADDRESS_SYNC_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.390ns (70.073%)  route 0.167ns (29.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.293    -1.603 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.413    -1.190    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  BUFG_INST1/O
                         net (fo=1017, routed)        0.652    -0.512    ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/WCLK
    SLICE_X12Y151        RAMD32                                       r  ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y151        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390    -0.122 r  ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/RAMC/O
                         net (fo=1, routed)           0.167     0.045    ethernet_inst_1/RX_START_ADDRESS_SYNC0[4]
    SLICE_X19Y150        FDRE                                         r  ethernet_inst_1/RX_START_ADDRESS_SYNC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.067    -2.149 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.448    -1.702    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  BUFG_INST2/O
                         net (fo=10108, routed)       0.927    -0.746    ethernet_inst_1/CLK
    SLICE_X19Y150        FDRE                                         r  ethernet_inst_1/RX_START_ADDRESS_SYNC_reg[4]/C
                         clock pessimism              0.547    -0.199    
                         clock uncertainty            0.209     0.010    
    SLICE_X19Y150        FDRE (Hold_fdre_C_D)         0.004     0.014    ethernet_inst_1/RX_START_ADDRESS_SYNC_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.031    





---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  CLK_100_s

Setup :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.580ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 INTERNAL_RST_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_100_s  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100_s rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        8.529ns  (logic 0.478ns (5.604%)  route 8.051ns (94.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.826    -4.111 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.475    -2.636    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  BUFG_INST2/O
                         net (fo=10108, routed)       1.713    -0.827    CLK
    SLICE_X88Y111        FDRE                                         r  INTERNAL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  INTERNAL_RST_reg/Q
                         net (fo=344, routed)         8.051     7.702    radio_inst_1/INTERNAL_RST_reg
    ILOGIC_X0Y132        ISERDESE2                                    r  radio_inst_1/ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100_s rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    12.573    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.087     5.486 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.402     6.888    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  BUFG_INST2/O
                         net (fo=10108, routed)       1.705     8.684    radio_inst_1/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711     4.973 r  radio_inst_1/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.918     6.891    radio_inst_1/CLK_100_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.982 r  radio_inst_1/BUFG_inst_1/O
                         net (fo=1, routed)           1.585     8.567    radio_inst_1/CLKDIV
    ILOGIC_X0Y132        ISERDESE2                                    r  radio_inst_1/ISERDESE2_inst/CLKDIV
                         clock pessimism              0.480     9.048    
                         clock uncertainty           -0.242     8.806    
    ILOGIC_X0Y132        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.688     8.118    radio_inst_1/ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -7.702    
  -------------------------------------------------------------------
                         slack                                  0.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.580ns  (arrival time - required time)
  Source:                 INTERNAL_RST_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_100_s  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100_s rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.148ns (3.764%)  route 3.784ns (96.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.293    -1.603 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.413    -1.190    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  BUFG_INST2/O
                         net (fo=10108, routed)       0.599    -0.565    CLK
    SLICE_X88Y111        FDRE                                         r  INTERNAL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.148    -0.417 r  INTERNAL_RST_reg/Q
                         net (fo=344, routed)         3.784     3.367    radio_inst_1/INTERNAL_RST_reg
    ILOGIC_X0Y132        ISERDESE2                                    r  radio_inst_1/ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100_s rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.067    -2.149 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.448    -1.702    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  BUFG_INST2/O
                         net (fo=10108, routed)       0.903    -0.770    radio_inst_1/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -2.416 r  radio_inst_1/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.700    radio_inst_1/CLK_100_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  radio_inst_1/BUFG_inst_1/O
                         net (fo=1, routed)           0.866    -0.805    radio_inst_1/CLKDIV
    ILOGIC_X0Y132        ISERDESE2                                    r  radio_inst_1/ISERDESE2_inst/CLKDIV
                         clock pessimism              0.509    -0.296    
                         clock uncertainty            0.242    -0.054    
    ILOGIC_X0Y132        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.159    -0.213    radio_inst_1/ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                           3.367    
  -------------------------------------------------------------------
                         slack                                  3.580    





---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack        3.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 INTERNAL_RST_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHARSVGA_INST_1/TIMEING1/INTVSYNCH_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkdv rise@20.000ns - clk0 rise@10.000ns)
  Data Path Delay:        5.816ns  (logic 0.773ns (13.290%)  route 5.043ns (86.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.827ns = ( 9.173 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clkin1_buf/O
                         net (fo=1, routed)           1.233    12.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.826     5.889 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.475     7.364    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     7.460 r  BUFG_INST2/O
                         net (fo=10108, routed)       1.713     9.173    CLK
    SLICE_X88Y111        FDRE                                         r  INTERNAL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.478     9.651 f  INTERNAL_RST_reg/Q
                         net (fo=344, routed)         5.043    14.694    CHARSVGA_INST_1/TIMEING1/INTERNAL_RST_reg
    SLICE_X3Y196         LUT5 (Prop_lut5_I4_O)        0.295    14.989 r  CHARSVGA_INST_1/TIMEING1/INTVSYNCH_i_1/O
                         net (fo=1, routed)           0.000    14.989    CHARSVGA_INST_1/TIMEING1/INTVSYNCH_i_1_n_0
    SLICE_X3Y196         FDRE                                         r  CHARSVGA_INST_1/TIMEING1/INTVSYNCH_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    22.573    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.087    15.486 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.402    16.888    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  BUFG_INST1/O
                         net (fo=1017, routed)        1.764    18.744    CHARSVGA_INST_1/TIMEING1/ETH_CLK_OBUF
    SLICE_X3Y196         FDRE                                         r  CHARSVGA_INST_1/TIMEING1/INTVSYNCH_reg/C
                         clock pessimism              0.402    19.146    
                         clock uncertainty           -0.209    18.937    
    SLICE_X3Y196         FDRE (Setup_fdre_C_D)        0.029    18.966    CHARSVGA_INST_1/TIMEING1/INTVSYNCH_reg
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                         -14.989    
  -------------------------------------------------------------------
                         slack                                  3.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ethernet_inst_1/TX_PACKET_LENGTH_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst_1/TX_OUT_COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.247ns (32.184%)  route 0.520ns (67.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.293    -1.603 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.413    -1.190    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  BUFG_INST2/O
                         net (fo=10108, routed)       0.569    -0.595    ethernet_inst_1/CLK
    SLICE_X8Y144         FDRE                                         r  ethernet_inst_1/TX_PACKET_LENGTH_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.148    -0.447 r  ethernet_inst_1/TX_PACKET_LENGTH_reg[7]/Q
                         net (fo=6, routed)           0.520     0.073    ethernet_inst_1/TX_PACKET_LENGTH[7]
    SLICE_X3Y146         LUT6 (Prop_lut6_I3_O)        0.099     0.172 r  ethernet_inst_1/TX_OUT_COUNT[7]_i_1/O
                         net (fo=1, routed)           0.000     0.172    ethernet_inst_1/TX_OUT_COUNT0_in[7]
    SLICE_X3Y146         FDRE                                         r  ethernet_inst_1/TX_OUT_COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.067    -2.149 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.448    -1.702    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  BUFG_INST1/O
                         net (fo=1017, routed)        0.871    -0.802    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X3Y146         FDRE                                         r  ethernet_inst_1/TX_OUT_COUNT_reg[7]/C
                         clock pessimism              0.547    -0.256    
                         clock uncertainty            0.209    -0.047    
    SLICE_X3Y146         FDRE (Hold_fdre_C_D)         0.092     0.045    ethernet_inst_1/TX_OUT_COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.127    





