<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › wireless › brcm80211 › brcmsmac › d11.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>d11.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (c) 2010 Broadcom Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Permission to use, copy, modify, and/or distribute this software for any</span>
<span class="cm"> * purpose with or without fee is hereby granted, provided that the above</span>
<span class="cm"> * copyright notice and this permission notice appear in all copies.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot; AND THE AUTHOR DISCLAIMS ALL WARRANTIES</span>
<span class="cm"> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</span>
<span class="cm"> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY</span>
<span class="cm"> * SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</span>
<span class="cm"> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION</span>
<span class="cm"> * OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN</span>
<span class="cm"> * CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef	_BRCM_D11_H_</span>
<span class="cp">#define	_BRCM_D11_H_</span>

<span class="cp">#include &lt;linux/ieee80211.h&gt;</span>

<span class="cp">#include &lt;defs.h&gt;</span>
<span class="cp">#include &quot;pub.h&quot;</span>
<span class="cp">#include &quot;dma.h&quot;</span>

<span class="cm">/* RX FIFO numbers */</span>
<span class="cp">#define	RX_FIFO			0	</span><span class="cm">/* data and ctl frames */</span><span class="cp"></span>
<span class="cp">#define	RX_TXSTATUS_FIFO	3	</span><span class="cm">/* RX fifo for tx status packages */</span><span class="cp"></span>

<span class="cm">/* TX FIFO numbers using WME Access Category */</span>
<span class="cp">#define	TX_AC_BK_FIFO		0	</span><span class="cm">/* Background TX FIFO */</span><span class="cp"></span>
<span class="cp">#define	TX_AC_BE_FIFO		1	</span><span class="cm">/* Best-Effort TX FIFO */</span><span class="cp"></span>
<span class="cp">#define	TX_AC_VI_FIFO		2	</span><span class="cm">/* Video TX FIFO */</span><span class="cp"></span>
<span class="cp">#define	TX_AC_VO_FIFO		3	</span><span class="cm">/* Voice TX FIFO */</span><span class="cp"></span>
<span class="cp">#define	TX_BCMC_FIFO		4	</span><span class="cm">/* Broadcast/Multicast TX FIFO */</span><span class="cp"></span>
<span class="cp">#define	TX_ATIM_FIFO		5	</span><span class="cm">/* TX fifo for ATIM window info */</span><span class="cp"></span>

<span class="cm">/* Addr is byte address used by SW; offset is word offset used by uCode */</span>

<span class="cm">/* Per AC TX limit settings */</span>
<span class="cp">#define M_AC_TXLMT_BASE_ADDR         (0x180 * 2)</span>
<span class="cp">#define M_AC_TXLMT_ADDR(_ac)         (M_AC_TXLMT_BASE_ADDR + (2 * (_ac)))</span>

<span class="cm">/* Legacy TX FIFO numbers */</span>
<span class="cp">#define	TX_DATA_FIFO		TX_AC_BE_FIFO</span>
<span class="cp">#define	TX_CTL_FIFO		TX_AC_VO_FIFO</span>

<span class="cp">#define WL_RSSI_ANT_MAX		4	</span><span class="cm">/* max possible rx antennas */</span><span class="cp"></span>

<span class="k">struct</span> <span class="n">intctrlregs</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">intstatus</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">intmask</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* PIO structure,</span>
<span class="cm"> *  support two PIO format: 2 bytes access and 4 bytes access</span>
<span class="cm"> *  basic FIFO register set is per channel(transmit or receive)</span>
<span class="cm"> *  a pair of channels is defined for convenience</span>
<span class="cm"> */</span>
<span class="cm">/* 2byte-wide pio register set per channel(xmt or rcv) */</span>
<span class="k">struct</span> <span class="n">pio2regs</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">fifocontrol</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">fifodata</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">fifofree</span><span class="p">;</span>	<span class="cm">/* only valid in xmt channel, not in rcv channel */</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* a pair of pio channels(tx and rx) */</span>
<span class="k">struct</span> <span class="n">pio2regp</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">pio2regs</span> <span class="n">tx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pio2regs</span> <span class="n">rx</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* 4byte-wide pio register set per channel(xmt or rcv) */</span>
<span class="k">struct</span> <span class="n">pio4regs</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">fifocontrol</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">fifodata</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* a pair of pio channels(tx and rx) */</span>
<span class="k">struct</span> <span class="n">pio4regp</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">pio4regs</span> <span class="n">tx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pio4regs</span> <span class="n">rx</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* read: 32-bit register that can be read as 32-bit or as 2 16-bit</span>
<span class="cm"> * write: only low 16b-it half can be written</span>
<span class="cm"> */</span>
<span class="k">union</span> <span class="n">pmqreg</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">pmqhostdata</span><span class="p">;</span>	<span class="cm">/* read only! */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u16</span> <span class="n">pmqctrlstatus</span><span class="p">;</span>	<span class="cm">/* read/write */</span>
		<span class="n">u16</span> <span class="n">PAD</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">w</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">fifo64</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma64regs</span> <span class="n">dmaxmt</span><span class="p">;</span>	<span class="cm">/* dma tx */</span>
	<span class="k">struct</span> <span class="n">pio4regs</span> <span class="n">piotx</span><span class="p">;</span>	<span class="cm">/* pio tx */</span>
	<span class="k">struct</span> <span class="n">dma64regs</span> <span class="n">dmarcv</span><span class="p">;</span>	<span class="cm">/* dma rx */</span>
	<span class="k">struct</span> <span class="n">pio4regs</span> <span class="n">piorx</span><span class="p">;</span>	<span class="cm">/* pio rx */</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Host Interface Registers</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">d11regs</span> <span class="p">{</span>
	<span class="cm">/* Device Control (&quot;semi-standard host registers&quot;) */</span>
	<span class="n">u32</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>		<span class="cm">/* 0x0 - 0x8 */</span>
	<span class="n">u32</span> <span class="n">biststatus</span><span class="p">;</span>	<span class="cm">/* 0xC */</span>
	<span class="n">u32</span> <span class="n">biststatus2</span><span class="p">;</span>	<span class="cm">/* 0x10 */</span>
	<span class="n">u32</span> <span class="n">PAD</span><span class="p">;</span>		<span class="cm">/* 0x14 */</span>
	<span class="n">u32</span> <span class="n">gptimer</span><span class="p">;</span>		<span class="cm">/* 0x18 */</span>
	<span class="n">u32</span> <span class="n">usectimer</span><span class="p">;</span>	<span class="cm">/* 0x1c *//* for corerev &gt;= 26 */</span>

	<span class="cm">/* Interrupt Control *//* 0x20 */</span>
	<span class="k">struct</span> <span class="n">intctrlregs</span> <span class="n">intctrlregs</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>

	<span class="n">u32</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">40</span><span class="p">];</span>		<span class="cm">/* 0x60 - 0xFC */</span>

	<span class="n">u32</span> <span class="n">intrcvlazy</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>	<span class="cm">/* 0x100 - 0x10C */</span>

	<span class="n">u32</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>		<span class="cm">/* 0x110 - 0x11c */</span>

	<span class="n">u32</span> <span class="n">maccontrol</span><span class="p">;</span>	<span class="cm">/* 0x120 */</span>
	<span class="n">u32</span> <span class="n">maccommand</span><span class="p">;</span>	<span class="cm">/* 0x124 */</span>
	<span class="n">u32</span> <span class="n">macintstatus</span><span class="p">;</span>	<span class="cm">/* 0x128 */</span>
	<span class="n">u32</span> <span class="n">macintmask</span><span class="p">;</span>	<span class="cm">/* 0x12C */</span>

	<span class="cm">/* Transmit Template Access */</span>
	<span class="n">u32</span> <span class="n">tplatewrptr</span><span class="p">;</span>	<span class="cm">/* 0x130 */</span>
	<span class="n">u32</span> <span class="n">tplatewrdata</span><span class="p">;</span>	<span class="cm">/* 0x134 */</span>
	<span class="n">u32</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>		<span class="cm">/* 0x138 - 0x13C */</span>

	<span class="cm">/* PMQ registers */</span>
	<span class="k">union</span> <span class="n">pmqreg</span> <span class="n">pmqreg</span><span class="p">;</span>	<span class="cm">/* 0x140 */</span>
	<span class="n">u32</span> <span class="n">pmqpatl</span><span class="p">;</span>		<span class="cm">/* 0x144 */</span>
	<span class="n">u32</span> <span class="n">pmqpath</span><span class="p">;</span>		<span class="cm">/* 0x148 */</span>
	<span class="n">u32</span> <span class="n">PAD</span><span class="p">;</span>		<span class="cm">/* 0x14C */</span>

	<span class="n">u32</span> <span class="n">chnstatus</span><span class="p">;</span>	<span class="cm">/* 0x150 */</span>
	<span class="n">u32</span> <span class="n">psmdebug</span><span class="p">;</span>	<span class="cm">/* 0x154 */</span>
	<span class="n">u32</span> <span class="n">phydebug</span><span class="p">;</span>	<span class="cm">/* 0x158 */</span>
	<span class="n">u32</span> <span class="n">machwcap</span><span class="p">;</span>	<span class="cm">/* 0x15C */</span>

	<span class="cm">/* Extended Internal Objects */</span>
	<span class="n">u32</span> <span class="n">objaddr</span><span class="p">;</span>		<span class="cm">/* 0x160 */</span>
	<span class="n">u32</span> <span class="n">objdata</span><span class="p">;</span>		<span class="cm">/* 0x164 */</span>
	<span class="n">u32</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>		<span class="cm">/* 0x168 - 0x16c */</span>

	<span class="n">u32</span> <span class="n">frmtxstatus</span><span class="p">;</span>	<span class="cm">/* 0x170 */</span>
	<span class="n">u32</span> <span class="n">frmtxstatus2</span><span class="p">;</span>	<span class="cm">/* 0x174 */</span>
	<span class="n">u32</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>		<span class="cm">/* 0x178 - 0x17c */</span>

	<span class="cm">/* TSF host access */</span>
	<span class="n">u32</span> <span class="n">tsf_timerlow</span><span class="p">;</span>	<span class="cm">/* 0x180 */</span>
	<span class="n">u32</span> <span class="n">tsf_timerhigh</span><span class="p">;</span>	<span class="cm">/* 0x184 */</span>
	<span class="n">u32</span> <span class="n">tsf_cfprep</span><span class="p">;</span>	<span class="cm">/* 0x188 */</span>
	<span class="n">u32</span> <span class="n">tsf_cfpstart</span><span class="p">;</span>	<span class="cm">/* 0x18c */</span>
	<span class="n">u32</span> <span class="n">tsf_cfpmaxdur32</span><span class="p">;</span>	<span class="cm">/* 0x190 */</span>
	<span class="n">u32</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>		<span class="cm">/* 0x194 - 0x19c */</span>

	<span class="n">u32</span> <span class="n">maccontrol1</span><span class="p">;</span>	<span class="cm">/* 0x1a0 */</span>
	<span class="n">u32</span> <span class="n">machwcap1</span><span class="p">;</span>	<span class="cm">/* 0x1a4 */</span>
	<span class="n">u32</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">14</span><span class="p">];</span>		<span class="cm">/* 0x1a8 - 0x1dc */</span>

	<span class="cm">/* Clock control and hardware workarounds*/</span>
	<span class="n">u32</span> <span class="n">clk_ctl_st</span><span class="p">;</span>	<span class="cm">/* 0x1e0 */</span>
	<span class="n">u32</span> <span class="n">hw_war</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">d11_phypllctl</span><span class="p">;</span>	<span class="cm">/* the phypll request/avail bits are</span>
<span class="cm">				 * moved to clk_ctl_st</span>
<span class="cm">				 */</span>
	<span class="n">u32</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>		<span class="cm">/* 0x1ec - 0x1fc */</span>

	<span class="cm">/* 0x200-0x37F dma/pio registers */</span>
	<span class="k">struct</span> <span class="n">fifo64</span> <span class="n">fifo64regs</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>

	<span class="cm">/* FIFO diagnostic port access */</span>
	<span class="k">struct</span> <span class="n">dma32diag</span> <span class="n">dmafifo</span><span class="p">;</span>	<span class="cm">/* 0x380 - 0x38C */</span>

	<span class="n">u32</span> <span class="n">aggfifocnt</span><span class="p">;</span>	<span class="cm">/* 0x390 */</span>
	<span class="n">u32</span> <span class="n">aggfifodata</span><span class="p">;</span>	<span class="cm">/* 0x394 */</span>
	<span class="n">u32</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>		<span class="cm">/* 0x398 - 0x3d4 */</span>
	<span class="n">u16</span> <span class="n">radioregaddr</span><span class="p">;</span>	<span class="cm">/* 0x3d8 */</span>
	<span class="n">u16</span> <span class="n">radioregdata</span><span class="p">;</span>	<span class="cm">/* 0x3da */</span>

	<span class="cm">/*</span>
<span class="cm">	 * time delay between the change on rf disable input and</span>
<span class="cm">	 * radio shutdown</span>
<span class="cm">	 */</span>
	<span class="n">u32</span> <span class="n">rfdisabledly</span><span class="p">;</span>	<span class="cm">/* 0x3DC */</span>

	<span class="cm">/* PHY register access */</span>
	<span class="n">u16</span> <span class="n">phyversion</span><span class="p">;</span>	<span class="cm">/* 0x3e0 - 0x0 */</span>
	<span class="n">u16</span> <span class="n">phybbconfig</span><span class="p">;</span>	<span class="cm">/* 0x3e2 - 0x1 */</span>
	<span class="n">u16</span> <span class="n">phyadcbias</span><span class="p">;</span>	<span class="cm">/* 0x3e4 - 0x2  Bphy only */</span>
	<span class="n">u16</span> <span class="n">phyanacore</span><span class="p">;</span>	<span class="cm">/* 0x3e6 - 0x3  pwwrdwn on aphy */</span>
	<span class="n">u16</span> <span class="n">phyrxstatus0</span><span class="p">;</span>	<span class="cm">/* 0x3e8 - 0x4 */</span>
	<span class="n">u16</span> <span class="n">phyrxstatus1</span><span class="p">;</span>	<span class="cm">/* 0x3ea - 0x5 */</span>
	<span class="n">u16</span> <span class="n">phycrsth</span><span class="p">;</span>	<span class="cm">/* 0x3ec - 0x6 */</span>
	<span class="n">u16</span> <span class="n">phytxerror</span><span class="p">;</span>	<span class="cm">/* 0x3ee - 0x7 */</span>
	<span class="n">u16</span> <span class="n">phychannel</span><span class="p">;</span>	<span class="cm">/* 0x3f0 - 0x8 */</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>		<span class="cm">/* 0x3f2 - 0x9 */</span>
	<span class="n">u16</span> <span class="n">phytest</span><span class="p">;</span>		<span class="cm">/* 0x3f4 - 0xa */</span>
	<span class="n">u16</span> <span class="n">phy4waddr</span><span class="p">;</span>	<span class="cm">/* 0x3f6 - 0xb */</span>
	<span class="n">u16</span> <span class="n">phy4wdatahi</span><span class="p">;</span>	<span class="cm">/* 0x3f8 - 0xc */</span>
	<span class="n">u16</span> <span class="n">phy4wdatalo</span><span class="p">;</span>	<span class="cm">/* 0x3fa - 0xd */</span>
	<span class="n">u16</span> <span class="n">phyregaddr</span><span class="p">;</span>	<span class="cm">/* 0x3fc - 0xe */</span>
	<span class="n">u16</span> <span class="n">phyregdata</span><span class="p">;</span>	<span class="cm">/* 0x3fe - 0xf */</span>

	<span class="cm">/* IHR *//* 0x400 - 0x7FE */</span>

	<span class="cm">/* RXE Block */</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>		<span class="cm">/* 0x400 - 0x406 */</span>
	<span class="n">u16</span> <span class="n">rcv_fifo_ctl</span><span class="p">;</span>	<span class="cm">/* 0x406 */</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">;</span>		<span class="cm">/* 0x408 - 0x40a */</span>
	<span class="n">u16</span> <span class="n">rcv_frm_cnt</span><span class="p">;</span>	<span class="cm">/* 0x40a */</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>		<span class="cm">/* 0x40a - 0x414 */</span>
	<span class="n">u16</span> <span class="n">rssi</span><span class="p">;</span>		<span class="cm">/* 0x414 */</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>		<span class="cm">/* 0x414 - 0x420 */</span>
	<span class="n">u16</span> <span class="n">rcm_ctl</span><span class="p">;</span>		<span class="cm">/* 0x420 */</span>
	<span class="n">u16</span> <span class="n">rcm_mat_data</span><span class="p">;</span>	<span class="cm">/* 0x422 */</span>
	<span class="n">u16</span> <span class="n">rcm_mat_mask</span><span class="p">;</span>	<span class="cm">/* 0x424 */</span>
	<span class="n">u16</span> <span class="n">rcm_mat_dly</span><span class="p">;</span>	<span class="cm">/* 0x426 */</span>
	<span class="n">u16</span> <span class="n">rcm_cond_mask_l</span><span class="p">;</span>	<span class="cm">/* 0x428 */</span>
	<span class="n">u16</span> <span class="n">rcm_cond_mask_h</span><span class="p">;</span>	<span class="cm">/* 0x42A */</span>
	<span class="n">u16</span> <span class="n">rcm_cond_dly</span><span class="p">;</span>	<span class="cm">/* 0x42C */</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>		<span class="cm">/* 0x42E */</span>
	<span class="n">u16</span> <span class="n">ext_ihr_addr</span><span class="p">;</span>	<span class="cm">/* 0x430 */</span>
	<span class="n">u16</span> <span class="n">ext_ihr_data</span><span class="p">;</span>	<span class="cm">/* 0x432 */</span>
	<span class="n">u16</span> <span class="n">rxe_phyrs_2</span><span class="p">;</span>	<span class="cm">/* 0x434 */</span>
	<span class="n">u16</span> <span class="n">rxe_phyrs_3</span><span class="p">;</span>	<span class="cm">/* 0x436 */</span>
	<span class="n">u16</span> <span class="n">phy_mode</span><span class="p">;</span>	<span class="cm">/* 0x438 */</span>
	<span class="n">u16</span> <span class="n">rcmta_ctl</span><span class="p">;</span>	<span class="cm">/* 0x43a */</span>
	<span class="n">u16</span> <span class="n">rcmta_size</span><span class="p">;</span>	<span class="cm">/* 0x43c */</span>
	<span class="n">u16</span> <span class="n">rcmta_addr0</span><span class="p">;</span>	<span class="cm">/* 0x43e */</span>
	<span class="n">u16</span> <span class="n">rcmta_addr1</span><span class="p">;</span>	<span class="cm">/* 0x440 */</span>
	<span class="n">u16</span> <span class="n">rcmta_addr2</span><span class="p">;</span>	<span class="cm">/* 0x442 */</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">30</span><span class="p">];</span>		<span class="cm">/* 0x444 - 0x480 */</span>

	<span class="cm">/* PSM Block *//* 0x480 - 0x500 */</span>

	<span class="n">u16</span> <span class="n">PAD</span><span class="p">;</span>		<span class="cm">/* 0x480 */</span>
	<span class="n">u16</span> <span class="n">psm_maccontrol_h</span><span class="p">;</span>	<span class="cm">/* 0x482 */</span>
	<span class="n">u16</span> <span class="n">psm_macintstatus_l</span><span class="p">;</span>	<span class="cm">/* 0x484 */</span>
	<span class="n">u16</span> <span class="n">psm_macintstatus_h</span><span class="p">;</span>	<span class="cm">/* 0x486 */</span>
	<span class="n">u16</span> <span class="n">psm_macintmask_l</span><span class="p">;</span>	<span class="cm">/* 0x488 */</span>
	<span class="n">u16</span> <span class="n">psm_macintmask_h</span><span class="p">;</span>	<span class="cm">/* 0x48A */</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">;</span>		<span class="cm">/* 0x48C */</span>
	<span class="n">u16</span> <span class="n">psm_maccommand</span><span class="p">;</span>	<span class="cm">/* 0x48E */</span>
	<span class="n">u16</span> <span class="n">psm_brc</span><span class="p">;</span>		<span class="cm">/* 0x490 */</span>
	<span class="n">u16</span> <span class="n">psm_phy_hdr_param</span><span class="p">;</span>	<span class="cm">/* 0x492 */</span>
	<span class="n">u16</span> <span class="n">psm_postcard</span><span class="p">;</span>	<span class="cm">/* 0x494 */</span>
	<span class="n">u16</span> <span class="n">psm_pcard_loc_l</span><span class="p">;</span>	<span class="cm">/* 0x496 */</span>
	<span class="n">u16</span> <span class="n">psm_pcard_loc_h</span><span class="p">;</span>	<span class="cm">/* 0x498 */</span>
	<span class="n">u16</span> <span class="n">psm_gpio_in</span><span class="p">;</span>	<span class="cm">/* 0x49A */</span>
	<span class="n">u16</span> <span class="n">psm_gpio_out</span><span class="p">;</span>	<span class="cm">/* 0x49C */</span>
	<span class="n">u16</span> <span class="n">psm_gpio_oe</span><span class="p">;</span>	<span class="cm">/* 0x49E */</span>

	<span class="n">u16</span> <span class="n">psm_bred_0</span><span class="p">;</span>	<span class="cm">/* 0x4A0 */</span>
	<span class="n">u16</span> <span class="n">psm_bred_1</span><span class="p">;</span>	<span class="cm">/* 0x4A2 */</span>
	<span class="n">u16</span> <span class="n">psm_bred_2</span><span class="p">;</span>	<span class="cm">/* 0x4A4 */</span>
	<span class="n">u16</span> <span class="n">psm_bred_3</span><span class="p">;</span>	<span class="cm">/* 0x4A6 */</span>
	<span class="n">u16</span> <span class="n">psm_brcl_0</span><span class="p">;</span>	<span class="cm">/* 0x4A8 */</span>
	<span class="n">u16</span> <span class="n">psm_brcl_1</span><span class="p">;</span>	<span class="cm">/* 0x4AA */</span>
	<span class="n">u16</span> <span class="n">psm_brcl_2</span><span class="p">;</span>	<span class="cm">/* 0x4AC */</span>
	<span class="n">u16</span> <span class="n">psm_brcl_3</span><span class="p">;</span>	<span class="cm">/* 0x4AE */</span>
	<span class="n">u16</span> <span class="n">psm_brpo_0</span><span class="p">;</span>	<span class="cm">/* 0x4B0 */</span>
	<span class="n">u16</span> <span class="n">psm_brpo_1</span><span class="p">;</span>	<span class="cm">/* 0x4B2 */</span>
	<span class="n">u16</span> <span class="n">psm_brpo_2</span><span class="p">;</span>	<span class="cm">/* 0x4B4 */</span>
	<span class="n">u16</span> <span class="n">psm_brpo_3</span><span class="p">;</span>	<span class="cm">/* 0x4B6 */</span>
	<span class="n">u16</span> <span class="n">psm_brwk_0</span><span class="p">;</span>	<span class="cm">/* 0x4B8 */</span>
	<span class="n">u16</span> <span class="n">psm_brwk_1</span><span class="p">;</span>	<span class="cm">/* 0x4BA */</span>
	<span class="n">u16</span> <span class="n">psm_brwk_2</span><span class="p">;</span>	<span class="cm">/* 0x4BC */</span>
	<span class="n">u16</span> <span class="n">psm_brwk_3</span><span class="p">;</span>	<span class="cm">/* 0x4BE */</span>

	<span class="n">u16</span> <span class="n">psm_base_0</span><span class="p">;</span>	<span class="cm">/* 0x4C0 */</span>
	<span class="n">u16</span> <span class="n">psm_base_1</span><span class="p">;</span>	<span class="cm">/* 0x4C2 */</span>
	<span class="n">u16</span> <span class="n">psm_base_2</span><span class="p">;</span>	<span class="cm">/* 0x4C4 */</span>
	<span class="n">u16</span> <span class="n">psm_base_3</span><span class="p">;</span>	<span class="cm">/* 0x4C6 */</span>
	<span class="n">u16</span> <span class="n">psm_base_4</span><span class="p">;</span>	<span class="cm">/* 0x4C8 */</span>
	<span class="n">u16</span> <span class="n">psm_base_5</span><span class="p">;</span>	<span class="cm">/* 0x4CA */</span>
	<span class="n">u16</span> <span class="n">psm_base_6</span><span class="p">;</span>	<span class="cm">/* 0x4CC */</span>
	<span class="n">u16</span> <span class="n">psm_pc_reg_0</span><span class="p">;</span>	<span class="cm">/* 0x4CE */</span>
	<span class="n">u16</span> <span class="n">psm_pc_reg_1</span><span class="p">;</span>	<span class="cm">/* 0x4D0 */</span>
	<span class="n">u16</span> <span class="n">psm_pc_reg_2</span><span class="p">;</span>	<span class="cm">/* 0x4D2 */</span>
	<span class="n">u16</span> <span class="n">psm_pc_reg_3</span><span class="p">;</span>	<span class="cm">/* 0x4D4 */</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">[</span><span class="mh">0xD</span><span class="p">];</span>	<span class="cm">/* 0x4D6 - 0x4DE */</span>
	<span class="n">u16</span> <span class="n">psm_corectlsts</span><span class="p">;</span>	<span class="cm">/* 0x4f0 *//* Corerev &gt;= 13 */</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">[</span><span class="mh">0x7</span><span class="p">];</span>	<span class="cm">/* 0x4f2 - 0x4fE */</span>

	<span class="cm">/* TXE0 Block *//* 0x500 - 0x580 */</span>
	<span class="n">u16</span> <span class="n">txe_ctl</span><span class="p">;</span>		<span class="cm">/* 0x500 */</span>
	<span class="n">u16</span> <span class="n">txe_aux</span><span class="p">;</span>		<span class="cm">/* 0x502 */</span>
	<span class="n">u16</span> <span class="n">txe_ts_loc</span><span class="p">;</span>	<span class="cm">/* 0x504 */</span>
	<span class="n">u16</span> <span class="n">txe_time_out</span><span class="p">;</span>	<span class="cm">/* 0x506 */</span>
	<span class="n">u16</span> <span class="n">txe_wm_0</span><span class="p">;</span>	<span class="cm">/* 0x508 */</span>
	<span class="n">u16</span> <span class="n">txe_wm_1</span><span class="p">;</span>	<span class="cm">/* 0x50A */</span>
	<span class="n">u16</span> <span class="n">txe_phyctl</span><span class="p">;</span>	<span class="cm">/* 0x50C */</span>
	<span class="n">u16</span> <span class="n">txe_status</span><span class="p">;</span>	<span class="cm">/* 0x50E */</span>
	<span class="n">u16</span> <span class="n">txe_mmplcp0</span><span class="p">;</span>	<span class="cm">/* 0x510 */</span>
	<span class="n">u16</span> <span class="n">txe_mmplcp1</span><span class="p">;</span>	<span class="cm">/* 0x512 */</span>
	<span class="n">u16</span> <span class="n">txe_phyctl1</span><span class="p">;</span>	<span class="cm">/* 0x514 */</span>

	<span class="n">u16</span> <span class="n">PAD</span><span class="p">[</span><span class="mh">0x05</span><span class="p">];</span>	<span class="cm">/* 0x510 - 0x51E */</span>

	<span class="cm">/* Transmit control */</span>
	<span class="n">u16</span> <span class="n">xmtfifodef</span><span class="p">;</span>	<span class="cm">/* 0x520 */</span>
	<span class="n">u16</span> <span class="n">xmtfifo_frame_cnt</span><span class="p">;</span>	<span class="cm">/* 0x522 *//* Corerev &gt;= 16 */</span>
	<span class="n">u16</span> <span class="n">xmtfifo_byte_cnt</span><span class="p">;</span>	<span class="cm">/* 0x524 *//* Corerev &gt;= 16 */</span>
	<span class="n">u16</span> <span class="n">xmtfifo_head</span><span class="p">;</span>	<span class="cm">/* 0x526 *//* Corerev &gt;= 16 */</span>
	<span class="n">u16</span> <span class="n">xmtfifo_rd_ptr</span><span class="p">;</span>	<span class="cm">/* 0x528 *//* Corerev &gt;= 16 */</span>
	<span class="n">u16</span> <span class="n">xmtfifo_wr_ptr</span><span class="p">;</span>	<span class="cm">/* 0x52A *//* Corerev &gt;= 16 */</span>
	<span class="n">u16</span> <span class="n">xmtfifodef1</span><span class="p">;</span>	<span class="cm">/* 0x52C *//* Corerev &gt;= 16 */</span>

	<span class="n">u16</span> <span class="n">PAD</span><span class="p">[</span><span class="mh">0x09</span><span class="p">];</span>	<span class="cm">/* 0x52E - 0x53E */</span>

	<span class="n">u16</span> <span class="n">xmtfifocmd</span><span class="p">;</span>	<span class="cm">/* 0x540 */</span>
	<span class="n">u16</span> <span class="n">xmtfifoflush</span><span class="p">;</span>	<span class="cm">/* 0x542 */</span>
	<span class="n">u16</span> <span class="n">xmtfifothresh</span><span class="p">;</span>	<span class="cm">/* 0x544 */</span>
	<span class="n">u16</span> <span class="n">xmtfifordy</span><span class="p">;</span>	<span class="cm">/* 0x546 */</span>
	<span class="n">u16</span> <span class="n">xmtfifoprirdy</span><span class="p">;</span>	<span class="cm">/* 0x548 */</span>
	<span class="n">u16</span> <span class="n">xmtfiforqpri</span><span class="p">;</span>	<span class="cm">/* 0x54A */</span>
	<span class="n">u16</span> <span class="n">xmttplatetxptr</span><span class="p">;</span>	<span class="cm">/* 0x54C */</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">;</span>		<span class="cm">/* 0x54E */</span>
	<span class="n">u16</span> <span class="n">xmttplateptr</span><span class="p">;</span>	<span class="cm">/* 0x550 */</span>
	<span class="n">u16</span> <span class="n">smpl_clct_strptr</span><span class="p">;</span>	<span class="cm">/* 0x552 *//* Corerev &gt;= 22 */</span>
	<span class="n">u16</span> <span class="n">smpl_clct_stpptr</span><span class="p">;</span>	<span class="cm">/* 0x554 *//* Corerev &gt;= 22 */</span>
	<span class="n">u16</span> <span class="n">smpl_clct_curptr</span><span class="p">;</span>	<span class="cm">/* 0x556 *//* Corerev &gt;= 22 */</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">[</span><span class="mh">0x04</span><span class="p">];</span>	<span class="cm">/* 0x558 - 0x55E */</span>
	<span class="n">u16</span> <span class="n">xmttplatedatalo</span><span class="p">;</span>	<span class="cm">/* 0x560 */</span>
	<span class="n">u16</span> <span class="n">xmttplatedatahi</span><span class="p">;</span>	<span class="cm">/* 0x562 */</span>

	<span class="n">u16</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>		<span class="cm">/* 0x564 - 0x566 */</span>

	<span class="n">u16</span> <span class="n">xmtsel</span><span class="p">;</span>		<span class="cm">/* 0x568 */</span>
	<span class="n">u16</span> <span class="n">xmttxcnt</span><span class="p">;</span>	<span class="cm">/* 0x56A */</span>
	<span class="n">u16</span> <span class="n">xmttxshmaddr</span><span class="p">;</span>	<span class="cm">/* 0x56C */</span>

	<span class="n">u16</span> <span class="n">PAD</span><span class="p">[</span><span class="mh">0x09</span><span class="p">];</span>	<span class="cm">/* 0x56E - 0x57E */</span>

	<span class="cm">/* TXE1 Block */</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">[</span><span class="mh">0x40</span><span class="p">];</span>	<span class="cm">/* 0x580 - 0x5FE */</span>

	<span class="cm">/* TSF Block */</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">0</span><span class="n">X02</span><span class="p">];</span>	<span class="cm">/* 0x600 - 0x602 */</span>
	<span class="n">u16</span> <span class="n">tsf_cfpstrt_l</span><span class="p">;</span>	<span class="cm">/* 0x604 */</span>
	<span class="n">u16</span> <span class="n">tsf_cfpstrt_h</span><span class="p">;</span>	<span class="cm">/* 0x606 */</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">0</span><span class="n">X05</span><span class="p">];</span>	<span class="cm">/* 0x608 - 0x610 */</span>
	<span class="n">u16</span> <span class="n">tsf_cfppretbtt</span><span class="p">;</span>	<span class="cm">/* 0x612 */</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">0</span><span class="n">XD</span><span class="p">];</span>	<span class="cm">/* 0x614 - 0x62C */</span>
	<span class="n">u16</span> <span class="n">tsf_clk_frac_l</span><span class="p">;</span>	<span class="cm">/* 0x62E */</span>
	<span class="n">u16</span> <span class="n">tsf_clk_frac_h</span><span class="p">;</span>	<span class="cm">/* 0x630 */</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">0</span><span class="n">X14</span><span class="p">];</span>	<span class="cm">/* 0x632 - 0x658 */</span>
	<span class="n">u16</span> <span class="n">tsf_random</span><span class="p">;</span>	<span class="cm">/* 0x65A */</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">[</span><span class="mh">0x05</span><span class="p">];</span>	<span class="cm">/* 0x65C - 0x664 */</span>
	<span class="cm">/* GPTimer 2 registers */</span>
	<span class="n">u16</span> <span class="n">tsf_gpt2_stat</span><span class="p">;</span>	<span class="cm">/* 0x666 */</span>
	<span class="n">u16</span> <span class="n">tsf_gpt2_ctr_l</span><span class="p">;</span>	<span class="cm">/* 0x668 */</span>
	<span class="n">u16</span> <span class="n">tsf_gpt2_ctr_h</span><span class="p">;</span>	<span class="cm">/* 0x66A */</span>
	<span class="n">u16</span> <span class="n">tsf_gpt2_val_l</span><span class="p">;</span>	<span class="cm">/* 0x66C */</span>
	<span class="n">u16</span> <span class="n">tsf_gpt2_val_h</span><span class="p">;</span>	<span class="cm">/* 0x66E */</span>
	<span class="n">u16</span> <span class="n">tsf_gptall_stat</span><span class="p">;</span>	<span class="cm">/* 0x670 */</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">[</span><span class="mh">0x07</span><span class="p">];</span>	<span class="cm">/* 0x672 - 0x67E */</span>

	<span class="cm">/* IFS Block */</span>
	<span class="n">u16</span> <span class="n">ifs_sifs_rx_tx_tx</span><span class="p">;</span>	<span class="cm">/* 0x680 */</span>
	<span class="n">u16</span> <span class="n">ifs_sifs_nav_tx</span><span class="p">;</span>	<span class="cm">/* 0x682 */</span>
	<span class="n">u16</span> <span class="n">ifs_slot</span><span class="p">;</span>	<span class="cm">/* 0x684 */</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">;</span>		<span class="cm">/* 0x686 */</span>
	<span class="n">u16</span> <span class="n">ifs_ctl</span><span class="p">;</span>		<span class="cm">/* 0x688 */</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">[</span><span class="mh">0x3</span><span class="p">];</span>	<span class="cm">/* 0x68a - 0x68F */</span>
	<span class="n">u16</span> <span class="n">ifsstat</span><span class="p">;</span>		<span class="cm">/* 0x690 */</span>
	<span class="n">u16</span> <span class="n">ifsmedbusyctl</span><span class="p">;</span>	<span class="cm">/* 0x692 */</span>
	<span class="n">u16</span> <span class="n">iftxdur</span><span class="p">;</span>		<span class="cm">/* 0x694 */</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">[</span><span class="mh">0x3</span><span class="p">];</span>	<span class="cm">/* 0x696 - 0x69b */</span>
	<span class="cm">/* EDCF support in dot11macs */</span>
	<span class="n">u16</span> <span class="n">ifs_aifsn</span><span class="p">;</span>	<span class="cm">/* 0x69c */</span>
	<span class="n">u16</span> <span class="n">ifs_ctl1</span><span class="p">;</span>	<span class="cm">/* 0x69e */</span>

	<span class="cm">/* slow clock registers */</span>
	<span class="n">u16</span> <span class="n">scc_ctl</span><span class="p">;</span>		<span class="cm">/* 0x6a0 */</span>
	<span class="n">u16</span> <span class="n">scc_timer_l</span><span class="p">;</span>	<span class="cm">/* 0x6a2 */</span>
	<span class="n">u16</span> <span class="n">scc_timer_h</span><span class="p">;</span>	<span class="cm">/* 0x6a4 */</span>
	<span class="n">u16</span> <span class="n">scc_frac</span><span class="p">;</span>	<span class="cm">/* 0x6a6 */</span>
	<span class="n">u16</span> <span class="n">scc_fastpwrup_dly</span><span class="p">;</span>	<span class="cm">/* 0x6a8 */</span>
	<span class="n">u16</span> <span class="n">scc_per</span><span class="p">;</span>		<span class="cm">/* 0x6aa */</span>
	<span class="n">u16</span> <span class="n">scc_per_frac</span><span class="p">;</span>	<span class="cm">/* 0x6ac */</span>
	<span class="n">u16</span> <span class="n">scc_cal_timer_l</span><span class="p">;</span>	<span class="cm">/* 0x6ae */</span>
	<span class="n">u16</span> <span class="n">scc_cal_timer_h</span><span class="p">;</span>	<span class="cm">/* 0x6b0 */</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">;</span>		<span class="cm">/* 0x6b2 */</span>

	<span class="n">u16</span> <span class="n">PAD</span><span class="p">[</span><span class="mh">0x26</span><span class="p">];</span>

	<span class="cm">/* NAV Block */</span>
	<span class="n">u16</span> <span class="n">nav_ctl</span><span class="p">;</span>		<span class="cm">/* 0x700 */</span>
	<span class="n">u16</span> <span class="n">navstat</span><span class="p">;</span>		<span class="cm">/* 0x702 */</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">[</span><span class="mh">0x3e</span><span class="p">];</span>	<span class="cm">/* 0x702 - 0x77E */</span>

	<span class="cm">/* WEP/PMQ Block *//* 0x780 - 0x7FE */</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">[</span><span class="mh">0x20</span><span class="p">];</span>	<span class="cm">/* 0x780 - 0x7BE */</span>

	<span class="n">u16</span> <span class="n">wepctl</span><span class="p">;</span>		<span class="cm">/* 0x7C0 */</span>
	<span class="n">u16</span> <span class="n">wepivloc</span><span class="p">;</span>	<span class="cm">/* 0x7C2 */</span>
	<span class="n">u16</span> <span class="n">wepivkey</span><span class="p">;</span>	<span class="cm">/* 0x7C4 */</span>
	<span class="n">u16</span> <span class="n">wepwkey</span><span class="p">;</span>		<span class="cm">/* 0x7C6 */</span>

	<span class="n">u16</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>		<span class="cm">/* 0x7C8 - 0x7CE */</span>
	<span class="n">u16</span> <span class="n">pcmctl</span><span class="p">;</span>		<span class="cm">/* 0X7D0 */</span>
	<span class="n">u16</span> <span class="n">pcmstat</span><span class="p">;</span>		<span class="cm">/* 0X7D2 */</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>		<span class="cm">/* 0x7D4 - 0x7DE */</span>

	<span class="n">u16</span> <span class="n">pmqctl</span><span class="p">;</span>		<span class="cm">/* 0x7E0 */</span>
	<span class="n">u16</span> <span class="n">pmqstatus</span><span class="p">;</span>	<span class="cm">/* 0x7E2 */</span>
	<span class="n">u16</span> <span class="n">pmqpat0</span><span class="p">;</span>		<span class="cm">/* 0x7E4 */</span>
	<span class="n">u16</span> <span class="n">pmqpat1</span><span class="p">;</span>		<span class="cm">/* 0x7E6 */</span>
	<span class="n">u16</span> <span class="n">pmqpat2</span><span class="p">;</span>		<span class="cm">/* 0x7E8 */</span>

	<span class="n">u16</span> <span class="n">pmqdat</span><span class="p">;</span>		<span class="cm">/* 0x7EA */</span>
	<span class="n">u16</span> <span class="n">pmqdator</span><span class="p">;</span>	<span class="cm">/* 0x7EC */</span>
	<span class="n">u16</span> <span class="n">pmqhst</span><span class="p">;</span>		<span class="cm">/* 0x7EE */</span>
	<span class="n">u16</span> <span class="n">pmqpath0</span><span class="p">;</span>	<span class="cm">/* 0x7F0 */</span>
	<span class="n">u16</span> <span class="n">pmqpath1</span><span class="p">;</span>	<span class="cm">/* 0x7F2 */</span>
	<span class="n">u16</span> <span class="n">pmqpath2</span><span class="p">;</span>	<span class="cm">/* 0x7F4 */</span>
	<span class="n">u16</span> <span class="n">pmqdath</span><span class="p">;</span>		<span class="cm">/* 0x7F6 */</span>

	<span class="n">u16</span> <span class="n">PAD</span><span class="p">[</span><span class="mh">0x04</span><span class="p">];</span>	<span class="cm">/* 0x7F8 - 0x7FE */</span>

	<span class="cm">/* SHM *//* 0x800 - 0xEFE */</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">[</span><span class="mh">0x380</span><span class="p">];</span>	<span class="cm">/* 0x800 - 0xEFE */</span>
<span class="p">};</span>

<span class="cm">/* d11 register field offset */</span>
<span class="cp">#define D11REGOFFS(field)	offsetof(struct d11regs, field)</span>

<span class="cp">#define	PIHR_BASE	0x0400	</span><span class="cm">/* byte address of packed IHR region */</span><span class="cp"></span>

<span class="cm">/* biststatus */</span>
<span class="cp">#define	BT_DONE		(1U &lt;&lt; 31)	</span><span class="cm">/* bist done */</span><span class="cp"></span>
<span class="cp">#define	BT_B2S		(1 &lt;&lt; 30)	</span><span class="cm">/* bist2 ram summary bit */</span><span class="cp"></span>

<span class="cm">/* intstatus and intmask */</span>
<span class="cp">#define	I_PC		(1 &lt;&lt; 10)	</span><span class="cm">/* pci descriptor error */</span><span class="cp"></span>
<span class="cp">#define	I_PD		(1 &lt;&lt; 11)	</span><span class="cm">/* pci data error */</span><span class="cp"></span>
<span class="cp">#define	I_DE		(1 &lt;&lt; 12)	</span><span class="cm">/* descriptor protocol error */</span><span class="cp"></span>
<span class="cp">#define	I_RU		(1 &lt;&lt; 13)	</span><span class="cm">/* receive descriptor underflow */</span><span class="cp"></span>
<span class="cp">#define	I_RO		(1 &lt;&lt; 14)	</span><span class="cm">/* receive fifo overflow */</span><span class="cp"></span>
<span class="cp">#define	I_XU		(1 &lt;&lt; 15)	</span><span class="cm">/* transmit fifo underflow */</span><span class="cp"></span>
<span class="cp">#define	I_RI		(1 &lt;&lt; 16)	</span><span class="cm">/* receive interrupt */</span><span class="cp"></span>
<span class="cp">#define	I_XI		(1 &lt;&lt; 24)	</span><span class="cm">/* transmit interrupt */</span><span class="cp"></span>

<span class="cm">/* interrupt receive lazy */</span>
<span class="cp">#define	IRL_TO_MASK		0x00ffffff	</span><span class="cm">/* timeout */</span><span class="cp"></span>
<span class="cp">#define	IRL_FC_MASK		0xff000000	</span><span class="cm">/* frame count */</span><span class="cp"></span>
<span class="cp">#define	IRL_FC_SHIFT		24	</span><span class="cm">/* frame count */</span><span class="cp"></span>

<span class="cm">/*== maccontrol register ==*/</span>
<span class="cp">#define	MCTL_GMODE		(1U &lt;&lt; 31)</span>
<span class="cp">#define	MCTL_DISCARD_PMQ	(1 &lt;&lt; 30)</span>
<span class="cp">#define	MCTL_WAKE		(1 &lt;&lt; 26)</span>
<span class="cp">#define	MCTL_HPS		(1 &lt;&lt; 25)</span>
<span class="cp">#define	MCTL_PROMISC		(1 &lt;&lt; 24)</span>
<span class="cp">#define	MCTL_KEEPBADFCS		(1 &lt;&lt; 23)</span>
<span class="cp">#define	MCTL_KEEPCONTROL	(1 &lt;&lt; 22)</span>
<span class="cp">#define	MCTL_PHYLOCK		(1 &lt;&lt; 21)</span>
<span class="cp">#define	MCTL_BCNS_PROMISC	(1 &lt;&lt; 20)</span>
<span class="cp">#define	MCTL_LOCK_RADIO		(1 &lt;&lt; 19)</span>
<span class="cp">#define	MCTL_AP			(1 &lt;&lt; 18)</span>
<span class="cp">#define	MCTL_INFRA		(1 &lt;&lt; 17)</span>
<span class="cp">#define	MCTL_BIGEND		(1 &lt;&lt; 16)</span>
<span class="cp">#define	MCTL_GPOUT_SEL_MASK	(3 &lt;&lt; 14)</span>
<span class="cp">#define	MCTL_GPOUT_SEL_SHIFT	14</span>
<span class="cp">#define	MCTL_EN_PSMDBG		(1 &lt;&lt; 13)</span>
<span class="cp">#define	MCTL_IHR_EN		(1 &lt;&lt; 10)</span>
<span class="cp">#define	MCTL_SHM_UPPER		(1 &lt;&lt;  9)</span>
<span class="cp">#define	MCTL_SHM_EN		(1 &lt;&lt;  8)</span>
<span class="cp">#define	MCTL_PSM_JMP_0		(1 &lt;&lt;  2)</span>
<span class="cp">#define	MCTL_PSM_RUN		(1 &lt;&lt;  1)</span>
<span class="cp">#define	MCTL_EN_MAC		(1 &lt;&lt;  0)</span>

<span class="cm">/*== maccommand register ==*/</span>
<span class="cp">#define	MCMD_BCN0VLD		(1 &lt;&lt;  0)</span>
<span class="cp">#define	MCMD_BCN1VLD		(1 &lt;&lt;  1)</span>
<span class="cp">#define	MCMD_DIRFRMQVAL		(1 &lt;&lt;  2)</span>
<span class="cp">#define	MCMD_CCA		(1 &lt;&lt;  3)</span>
<span class="cp">#define	MCMD_BG_NOISE		(1 &lt;&lt;  4)</span>
<span class="cp">#define	MCMD_SKIP_SHMINIT	(1 &lt;&lt;  5)	</span><span class="cm">/* only used for simulation */</span><span class="cp"></span>
<span class="cp">#define MCMD_SAMPLECOLL		MCMD_SKIP_SHMINIT </span><span class="cm">/* reuse for sample collect */</span><span class="cp"></span>

<span class="cm">/*== macintstatus/macintmask ==*/</span>
<span class="cm">/* gracefully suspended */</span>
<span class="cp">#define	MI_MACSSPNDD		(1 &lt;&lt;  0)</span>
<span class="cm">/* beacon template available */</span>
<span class="cp">#define	MI_BCNTPL		(1 &lt;&lt;  1)</span>
<span class="cm">/* TBTT indication */</span>
<span class="cp">#define	MI_TBTT			(1 &lt;&lt;  2)</span>
<span class="cm">/* beacon successfully tx&#39;d */</span>
<span class="cp">#define	MI_BCNSUCCESS		(1 &lt;&lt;  3)</span>
<span class="cm">/* beacon canceled (IBSS) */</span>
<span class="cp">#define	MI_BCNCANCLD		(1 &lt;&lt;  4)</span>
<span class="cm">/* end of ATIM-window (IBSS) */</span>
<span class="cp">#define	MI_ATIMWINEND		(1 &lt;&lt;  5)</span>
<span class="cm">/* PMQ entries available */</span>
<span class="cp">#define	MI_PMQ			(1 &lt;&lt;  6)</span>
<span class="cm">/* non-specific gen-stat bits that are set by PSM */</span>
<span class="cp">#define	MI_NSPECGEN_0		(1 &lt;&lt;  7)</span>
<span class="cm">/* non-specific gen-stat bits that are set by PSM */</span>
<span class="cp">#define	MI_NSPECGEN_1		(1 &lt;&lt;  8)</span>
<span class="cm">/* MAC level Tx error */</span>
<span class="cp">#define	MI_MACTXERR		(1 &lt;&lt;  9)</span>
<span class="cm">/* non-specific gen-stat bits that are set by PSM */</span>
<span class="cp">#define	MI_NSPECGEN_3		(1 &lt;&lt; 10)</span>
<span class="cm">/* PHY Tx error */</span>
<span class="cp">#define	MI_PHYTXERR		(1 &lt;&lt; 11)</span>
<span class="cm">/* Power Management Event */</span>
<span class="cp">#define	MI_PME			(1 &lt;&lt; 12)</span>
<span class="cm">/* General-purpose timer0 */</span>
<span class="cp">#define	MI_GP0			(1 &lt;&lt; 13)</span>
<span class="cm">/* General-purpose timer1 */</span>
<span class="cp">#define	MI_GP1			(1 &lt;&lt; 14)</span>
<span class="cm">/* (ORed) DMA-interrupts */</span>
<span class="cp">#define	MI_DMAINT		(1 &lt;&lt; 15)</span>
<span class="cm">/* MAC has completed a TX FIFO Suspend/Flush */</span>
<span class="cp">#define	MI_TXSTOP		(1 &lt;&lt; 16)</span>
<span class="cm">/* MAC has completed a CCA measurement */</span>
<span class="cp">#define	MI_CCA			(1 &lt;&lt; 17)</span>
<span class="cm">/* MAC has collected background noise samples */</span>
<span class="cp">#define	MI_BG_NOISE		(1 &lt;&lt; 18)</span>
<span class="cm">/* MBSS DTIM TBTT indication */</span>
<span class="cp">#define	MI_DTIM_TBTT		(1 &lt;&lt; 19)</span>
<span class="cm">/* Probe response queue needs attention */</span>
<span class="cp">#define MI_PRQ			(1 &lt;&lt; 20)</span>
<span class="cm">/* Radio/PHY has been powered back up. */</span>
<span class="cp">#define	MI_PWRUP		(1 &lt;&lt; 21)</span>
<span class="cp">#define	MI_RESERVED3		(1 &lt;&lt; 22)</span>
<span class="cp">#define	MI_RESERVED2		(1 &lt;&lt; 23)</span>
<span class="cp">#define MI_RESERVED1		(1 &lt;&lt; 25)</span>
<span class="cm">/* MAC detected change on RF Disable input*/</span>
<span class="cp">#define MI_RFDISABLE		(1 &lt;&lt; 28)</span>
<span class="cm">/* MAC has completed a TX */</span>
<span class="cp">#define	MI_TFS			(1 &lt;&lt; 29)</span>
<span class="cm">/* A phy status change wrt G mode */</span>
<span class="cp">#define	MI_PHYCHANGED		(1 &lt;&lt; 30)</span>
<span class="cm">/* general purpose timeout */</span>
<span class="cp">#define	MI_TO			(1U &lt;&lt; 31)</span>

<span class="cm">/* Mac capabilities registers */</span>
<span class="cm">/*== machwcap ==*/</span>
<span class="cp">#define	MCAP_TKIPMIC		0x80000000	</span><span class="cm">/* TKIP MIC hardware present */</span><span class="cp"></span>

<span class="cm">/*== pmqhost data ==*/</span>
<span class="cm">/* data entry of head pmq entry */</span>
<span class="cp">#define	PMQH_DATA_MASK		0xffff0000</span>
<span class="cm">/* PM entry for BSS config */</span>
<span class="cp">#define	PMQH_BSSCFG		0x00100000</span>
<span class="cm">/* PM Mode OFF: power save off */</span>
<span class="cp">#define	PMQH_PMOFF		0x00010000</span>
<span class="cm">/* PM Mode ON: power save on */</span>
<span class="cp">#define	PMQH_PMON		0x00020000</span>
<span class="cm">/* Dis-associated or De-authenticated */</span>
<span class="cp">#define	PMQH_DASAT		0x00040000</span>
<span class="cm">/* ATIM not acknowledged */</span>
<span class="cp">#define	PMQH_ATIMFAIL		0x00080000</span>
<span class="cm">/* delete head entry */</span>
<span class="cp">#define	PMQH_DEL_ENTRY		0x00000001</span>
<span class="cm">/* delete head entry to cur read pointer -1 */</span>
<span class="cp">#define	PMQH_DEL_MULT		0x00000002</span>
<span class="cm">/* pmq overflow indication */</span>
<span class="cp">#define	PMQH_OFLO		0x00000004</span>
<span class="cm">/* entries are present in pmq */</span>
<span class="cp">#define	PMQH_NOT_EMPTY		0x00000008</span>

<span class="cm">/*== phydebug ==*/</span>
<span class="cm">/* phy is asserting carrier sense */</span>
<span class="cp">#define	PDBG_CRS		(1 &lt;&lt; 0)</span>
<span class="cm">/* phy is taking xmit byte from mac this cycle */</span>
<span class="cp">#define	PDBG_TXA		(1 &lt;&lt; 1)</span>
<span class="cm">/* mac is instructing the phy to transmit a frame */</span>
<span class="cp">#define	PDBG_TXF		(1 &lt;&lt; 2)</span>
<span class="cm">/* phy is signalling a transmit Error to the mac */</span>
<span class="cp">#define	PDBG_TXE		(1 &lt;&lt; 3)</span>
<span class="cm">/* phy detected the end of a valid frame preamble */</span>
<span class="cp">#define	PDBG_RXF		(1 &lt;&lt; 4)</span>
<span class="cm">/* phy detected the end of a valid PLCP header */</span>
<span class="cp">#define	PDBG_RXS		(1 &lt;&lt; 5)</span>
<span class="cm">/* rx start not asserted */</span>
<span class="cp">#define	PDBG_RXFRG		(1 &lt;&lt; 6)</span>
<span class="cm">/* mac is taking receive byte from phy this cycle */</span>
<span class="cp">#define	PDBG_RXV		(1 &lt;&lt; 7)</span>
<span class="cm">/* RF portion of the radio is disabled */</span>
<span class="cp">#define	PDBG_RFD		(1 &lt;&lt; 16)</span>

<span class="cm">/*== objaddr register ==*/</span>
<span class="cp">#define	OBJADDR_SEL_MASK	0x000F0000</span>
<span class="cp">#define	OBJADDR_UCM_SEL		0x00000000</span>
<span class="cp">#define	OBJADDR_SHM_SEL		0x00010000</span>
<span class="cp">#define	OBJADDR_SCR_SEL		0x00020000</span>
<span class="cp">#define	OBJADDR_IHR_SEL		0x00030000</span>
<span class="cp">#define	OBJADDR_RCMTA_SEL	0x00040000</span>
<span class="cp">#define	OBJADDR_SRCHM_SEL	0x00060000</span>
<span class="cp">#define	OBJADDR_WINC		0x01000000</span>
<span class="cp">#define	OBJADDR_RINC		0x02000000</span>
<span class="cp">#define	OBJADDR_AUTO_INC	0x03000000</span>

<span class="cp">#define	WEP_PCMADDR		0x07d4</span>
<span class="cp">#define	WEP_PCMDATA		0x07d6</span>

<span class="cm">/*== frmtxstatus ==*/</span>
<span class="cp">#define	TXS_V			(1 &lt;&lt; 0)	</span><span class="cm">/* valid bit */</span><span class="cp"></span>
<span class="cp">#define	TXS_STATUS_MASK		0xffff</span>
<span class="cp">#define	TXS_FID_MASK		0xffff0000</span>
<span class="cp">#define	TXS_FID_SHIFT		16</span>

<span class="cm">/*== frmtxstatus2 ==*/</span>
<span class="cp">#define	TXS_SEQ_MASK		0xffff</span>
<span class="cp">#define	TXS_PTX_MASK		0xff0000</span>
<span class="cp">#define	TXS_PTX_SHIFT		16</span>
<span class="cp">#define	TXS_MU_MASK		0x01000000</span>
<span class="cp">#define	TXS_MU_SHIFT		24</span>

<span class="cm">/*== clk_ctl_st ==*/</span>
<span class="cp">#define CCS_ERSRC_REQ_D11PLL	0x00000100	</span><span class="cm">/* d11 core pll request */</span><span class="cp"></span>
<span class="cp">#define CCS_ERSRC_REQ_PHYPLL	0x00000200	</span><span class="cm">/* PHY pll request */</span><span class="cp"></span>
<span class="cp">#define CCS_ERSRC_AVAIL_D11PLL	0x01000000	</span><span class="cm">/* d11 core pll available */</span><span class="cp"></span>
<span class="cp">#define CCS_ERSRC_AVAIL_PHYPLL	0x02000000	</span><span class="cm">/* PHY pll available */</span><span class="cp"></span>

<span class="cm">/* HT Cloclk Ctrl and Clock Avail for 4313 */</span>
<span class="cp">#define CCS_ERSRC_REQ_HT    0x00000010	</span><span class="cm">/* HT avail request */</span><span class="cp"></span>
<span class="cp">#define CCS_ERSRC_AVAIL_HT  0x00020000	</span><span class="cm">/* HT clock available */</span><span class="cp"></span>

<span class="cm">/* tsf_cfprep register */</span>
<span class="cp">#define	CFPREP_CBI_MASK		0xffffffc0</span>
<span class="cp">#define	CFPREP_CBI_SHIFT	6</span>
<span class="cp">#define	CFPREP_CFPP		0x00000001</span>

<span class="cm">/* tx fifo sizes values are in terms of 256 byte blocks */</span>
<span class="cp">#define TXFIFOCMD_RESET_MASK	(1 &lt;&lt; 15)	</span><span class="cm">/* reset */</span><span class="cp"></span>
<span class="cp">#define TXFIFOCMD_FIFOSEL_SHIFT	8	</span><span class="cm">/* fifo */</span><span class="cp"></span>
<span class="cp">#define TXFIFO_FIFOTOP_SHIFT	8	</span><span class="cm">/* fifo start */</span><span class="cp"></span>

<span class="cp">#define TXFIFO_START_BLK16	 65	</span><span class="cm">/* Base address + 32 * 512 B/P */</span><span class="cp"></span>
<span class="cp">#define TXFIFO_START_BLK	 6	</span><span class="cm">/* Base address + 6 * 256 B */</span><span class="cp"></span>
<span class="cp">#define TXFIFO_SIZE_UNIT	256	</span><span class="cm">/* one unit corresponds to 256 bytes */</span><span class="cp"></span>
<span class="cp">#define MBSS16_TEMPLMEM_MINBLKS	65	</span><span class="cm">/* one unit corresponds to 256 bytes */</span><span class="cp"></span>

<span class="cm">/*== phy versions (PhyVersion:Revision field) ==*/</span>
<span class="cm">/* analog block version */</span>
<span class="cp">#define	PV_AV_MASK		0xf000</span>
<span class="cm">/* analog block version bitfield offset */</span>
<span class="cp">#define	PV_AV_SHIFT		12</span>
<span class="cm">/* phy type */</span>
<span class="cp">#define	PV_PT_MASK		0x0f00</span>
<span class="cm">/* phy type bitfield offset */</span>
<span class="cp">#define	PV_PT_SHIFT		8</span>
<span class="cm">/* phy version */</span>
<span class="cp">#define	PV_PV_MASK		0x000f</span>
<span class="cp">#define	PHY_TYPE(v)		((v &amp; PV_PT_MASK) &gt;&gt; PV_PT_SHIFT)</span>

<span class="cm">/*== phy types (PhyVersion:PhyType field) ==*/</span>
<span class="cp">#define	PHY_TYPE_N		4	</span><span class="cm">/* N-Phy value */</span><span class="cp"></span>
<span class="cp">#define	PHY_TYPE_SSN		6	</span><span class="cm">/* SSLPN-Phy value */</span><span class="cp"></span>
<span class="cp">#define	PHY_TYPE_LCN		8	</span><span class="cm">/* LCN-Phy value */</span><span class="cp"></span>
<span class="cp">#define	PHY_TYPE_LCNXN		9	</span><span class="cm">/* LCNXN-Phy value */</span><span class="cp"></span>
<span class="cp">#define	PHY_TYPE_NULL		0xf	</span><span class="cm">/* Invalid Phy value */</span><span class="cp"></span>

<span class="cm">/*== analog types (PhyVersion:AnalogType field) ==*/</span>
<span class="cp">#define	ANA_11N_013		5</span>

<span class="cm">/* 802.11a PLCP header def */</span>
<span class="k">struct</span> <span class="n">ofdm_phy_hdr</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">rlpt</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>		<span class="cm">/* rate, length, parity, tail */</span>
	<span class="n">u16</span> <span class="n">service</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">pad</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="cp">#define	D11A_PHY_HDR_GRATE(phdr)	((phdr)-&gt;rlpt[0] &amp; 0x0f)</span>
<span class="cp">#define	D11A_PHY_HDR_GRES(phdr)		(((phdr)-&gt;rlpt[0] &gt;&gt; 4) &amp; 0x01)</span>
<span class="cp">#define	D11A_PHY_HDR_GLENGTH(phdr)	(((u32 *)((phdr)-&gt;rlpt) &gt;&gt; 5) &amp; 0x0fff)</span>
<span class="cp">#define	D11A_PHY_HDR_GPARITY(phdr)	(((phdr)-&gt;rlpt[3] &gt;&gt; 1) &amp; 0x01)</span>
<span class="cp">#define	D11A_PHY_HDR_GTAIL(phdr)	(((phdr)-&gt;rlpt[3] &gt;&gt; 2) &amp; 0x3f)</span>

<span class="cm">/* rate encoded per 802.11a-1999 sec 17.3.4.1 */</span>
<span class="cp">#define	D11A_PHY_HDR_SRATE(phdr, rate)		\</span>
<span class="cp">	((phdr)-&gt;rlpt[0] = ((phdr)-&gt;rlpt[0] &amp; 0xf0) | ((rate) &amp; 0xf))</span>
<span class="cm">/* set reserved field to zero */</span>
<span class="cp">#define	D11A_PHY_HDR_SRES(phdr)		((phdr)-&gt;rlpt[0] &amp;= 0xef)</span>
<span class="cm">/* length is number of octets in PSDU */</span>
<span class="cp">#define	D11A_PHY_HDR_SLENGTH(phdr, length)	\</span>
<span class="cp">	(*(u32 *)((phdr)-&gt;rlpt) = *(u32 *)((phdr)-&gt;rlpt) | \</span>
<span class="cp">	(((length) &amp; 0x0fff) &lt;&lt; 5))</span>
<span class="cm">/* set the tail to all zeros */</span>
<span class="cp">#define	D11A_PHY_HDR_STAIL(phdr)	((phdr)-&gt;rlpt[3] &amp;= 0x03)</span>

<span class="cp">#define	D11A_PHY_HDR_LEN_L	3	</span><span class="cm">/* low-rate part of PLCP header */</span><span class="cp"></span>
<span class="cp">#define	D11A_PHY_HDR_LEN_R	2	</span><span class="cm">/* high-rate part of PLCP header */</span><span class="cp"></span>

<span class="cp">#define	D11A_PHY_TX_DELAY	(2)	</span><span class="cm">/* 2.1 usec */</span><span class="cp"></span>

<span class="cp">#define	D11A_PHY_HDR_TIME	(4)	</span><span class="cm">/* low-rate part of PLCP header */</span><span class="cp"></span>
<span class="cp">#define	D11A_PHY_PRE_TIME	(16)</span>
<span class="cp">#define	D11A_PHY_PREHDR_TIME	(D11A_PHY_PRE_TIME + D11A_PHY_HDR_TIME)</span>

<span class="cm">/* 802.11b PLCP header def */</span>
<span class="k">struct</span> <span class="n">cck_phy_hdr</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">signal</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">service</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">length</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">crc</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="cp">#define	D11B_PHY_HDR_LEN	6</span>

<span class="cp">#define	D11B_PHY_TX_DELAY	(3)	</span><span class="cm">/* 3.4 usec */</span><span class="cp"></span>

<span class="cp">#define	D11B_PHY_LHDR_TIME	(D11B_PHY_HDR_LEN &lt;&lt; 3)</span>
<span class="cp">#define	D11B_PHY_LPRE_TIME	(144)</span>
<span class="cp">#define	D11B_PHY_LPREHDR_TIME	(D11B_PHY_LPRE_TIME + D11B_PHY_LHDR_TIME)</span>

<span class="cp">#define	D11B_PHY_SHDR_TIME	(D11B_PHY_LHDR_TIME &gt;&gt; 1)</span>
<span class="cp">#define	D11B_PHY_SPRE_TIME	(D11B_PHY_LPRE_TIME &gt;&gt; 1)</span>
<span class="cp">#define	D11B_PHY_SPREHDR_TIME	(D11B_PHY_SPRE_TIME + D11B_PHY_SHDR_TIME)</span>

<span class="cp">#define	D11B_PLCP_SIGNAL_LOCKED	(1 &lt;&lt; 2)</span>
<span class="cp">#define	D11B_PLCP_SIGNAL_LE	(1 &lt;&lt; 7)</span>

<span class="cp">#define MIMO_PLCP_MCS_MASK	0x7f	</span><span class="cm">/* mcs index */</span><span class="cp"></span>
<span class="cp">#define MIMO_PLCP_40MHZ		0x80	</span><span class="cm">/* 40 Hz frame */</span><span class="cp"></span>
<span class="cp">#define MIMO_PLCP_AMPDU		0x08	</span><span class="cm">/* ampdu */</span><span class="cp"></span>

<span class="cp">#define BRCMS_GET_CCK_PLCP_LEN(plcp) (plcp[4] + (plcp[5] &lt;&lt; 8))</span>
<span class="cp">#define BRCMS_GET_MIMO_PLCP_LEN(plcp) (plcp[1] + (plcp[2] &lt;&lt; 8))</span>
<span class="cp">#define BRCMS_SET_MIMO_PLCP_LEN(plcp, len) \</span>
<span class="cp">	do { \</span>
<span class="cp">		plcp[1] = len &amp; 0xff; \</span>
<span class="cp">		plcp[2] = ((len &gt;&gt; 8) &amp; 0xff); \</span>
<span class="cp">	} while (0)</span>

<span class="cp">#define BRCMS_SET_MIMO_PLCP_AMPDU(plcp) (plcp[3] |= MIMO_PLCP_AMPDU)</span>
<span class="cp">#define BRCMS_CLR_MIMO_PLCP_AMPDU(plcp) (plcp[3] &amp;= ~MIMO_PLCP_AMPDU)</span>
<span class="cp">#define BRCMS_IS_MIMO_PLCP_AMPDU(plcp) (plcp[3] &amp; MIMO_PLCP_AMPDU)</span>

<span class="cm">/*</span>
<span class="cm"> * The dot11a PLCP header is 5 bytes.  To simplify the software (so that we</span>
<span class="cm"> * don&#39;t need e.g. different tx DMA headers for 11a and 11b), the PLCP header</span>
<span class="cm"> * has padding added in the ucode.</span>
<span class="cm"> */</span>
<span class="cp">#define	D11_PHY_HDR_LEN	6</span>

<span class="cm">/* TX DMA buffer header */</span>
<span class="k">struct</span> <span class="n">d11txh</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">MacTxControlLow</span><span class="p">;</span>	<span class="cm">/* 0x0 */</span>
	<span class="n">__le16</span> <span class="n">MacTxControlHigh</span><span class="p">;</span>	<span class="cm">/* 0x1 */</span>
	<span class="n">__le16</span> <span class="n">MacFrameControl</span><span class="p">;</span>	<span class="cm">/* 0x2 */</span>
	<span class="n">__le16</span> <span class="n">TxFesTimeNormal</span><span class="p">;</span>	<span class="cm">/* 0x3 */</span>
	<span class="n">__le16</span> <span class="n">PhyTxControlWord</span><span class="p">;</span>	<span class="cm">/* 0x4 */</span>
	<span class="n">__le16</span> <span class="n">PhyTxControlWord_1</span><span class="p">;</span>	<span class="cm">/* 0x5 */</span>
	<span class="n">__le16</span> <span class="n">PhyTxControlWord_1_Fbr</span><span class="p">;</span>	<span class="cm">/* 0x6 */</span>
	<span class="n">__le16</span> <span class="n">PhyTxControlWord_1_Rts</span><span class="p">;</span>	<span class="cm">/* 0x7 */</span>
	<span class="n">__le16</span> <span class="n">PhyTxControlWord_1_FbrRts</span><span class="p">;</span>	<span class="cm">/* 0x8 */</span>
	<span class="n">__le16</span> <span class="n">MainRates</span><span class="p">;</span>	<span class="cm">/* 0x9 */</span>
	<span class="n">__le16</span> <span class="n">XtraFrameTypes</span><span class="p">;</span>	<span class="cm">/* 0xa */</span>
	<span class="n">u8</span> <span class="n">IV</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>		<span class="cm">/* 0x0b - 0x12 */</span>
	<span class="n">u8</span> <span class="n">TxFrameRA</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>	<span class="cm">/* 0x13 - 0x15 */</span>
	<span class="n">__le16</span> <span class="n">TxFesTimeFallback</span><span class="p">;</span>	<span class="cm">/* 0x16 */</span>
	<span class="n">u8</span> <span class="n">RTSPLCPFallback</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>	<span class="cm">/* 0x17 - 0x19 */</span>
	<span class="n">__le16</span> <span class="n">RTSDurFallback</span><span class="p">;</span>	<span class="cm">/* 0x1a */</span>
	<span class="n">u8</span> <span class="n">FragPLCPFallback</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>	<span class="cm">/* 0x1b - 1d */</span>
	<span class="n">__le16</span> <span class="n">FragDurFallback</span><span class="p">;</span>	<span class="cm">/* 0x1e */</span>
	<span class="n">__le16</span> <span class="n">MModeLen</span><span class="p">;</span>	<span class="cm">/* 0x1f */</span>
	<span class="n">__le16</span> <span class="n">MModeFbrLen</span><span class="p">;</span>	<span class="cm">/* 0x20 */</span>
	<span class="n">__le16</span> <span class="n">TstampLow</span><span class="p">;</span>	<span class="cm">/* 0x21 */</span>
	<span class="n">__le16</span> <span class="n">TstampHigh</span><span class="p">;</span>	<span class="cm">/* 0x22 */</span>
	<span class="n">__le16</span> <span class="n">ABI_MimoAntSel</span><span class="p">;</span>	<span class="cm">/* 0x23 */</span>
	<span class="n">__le16</span> <span class="n">PreloadSize</span><span class="p">;</span>	<span class="cm">/* 0x24 */</span>
	<span class="n">__le16</span> <span class="n">AmpduSeqCtl</span><span class="p">;</span>	<span class="cm">/* 0x25 */</span>
	<span class="n">__le16</span> <span class="n">TxFrameID</span><span class="p">;</span>	<span class="cm">/* 0x26 */</span>
	<span class="n">__le16</span> <span class="n">TxStatus</span><span class="p">;</span>	<span class="cm">/* 0x27 */</span>
	<span class="n">__le16</span> <span class="n">MaxNMpdus</span><span class="p">;</span>	<span class="cm">/* 0x28 */</span>
	<span class="n">__le16</span> <span class="n">MaxABytes_MRT</span><span class="p">;</span>	<span class="cm">/* 0x29 */</span>
	<span class="n">__le16</span> <span class="n">MaxABytes_FBR</span><span class="p">;</span>	<span class="cm">/* 0x2a */</span>
	<span class="n">__le16</span> <span class="n">MinMBytes</span><span class="p">;</span>	<span class="cm">/* 0x2b */</span>
	<span class="n">u8</span> <span class="n">RTSPhyHeader</span><span class="p">[</span><span class="n">D11_PHY_HDR_LEN</span><span class="p">];</span>	<span class="cm">/* 0x2c - 0x2e */</span>
	<span class="k">struct</span> <span class="n">ieee80211_rts</span> <span class="n">rts_frame</span><span class="p">;</span>	<span class="cm">/* 0x2f - 0x36 */</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">;</span>		<span class="cm">/* 0x37 */</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="cp">#define	D11_TXH_LEN		112	</span><span class="cm">/* bytes */</span><span class="cp"></span>

<span class="cm">/* Frame Types */</span>
<span class="cp">#define FT_CCK	0</span>
<span class="cp">#define FT_OFDM	1</span>
<span class="cp">#define FT_HT	2</span>
<span class="cp">#define FT_N	3</span>

<span class="cm">/*</span>
<span class="cm"> * Position of MPDU inside A-MPDU; indicated with bits 10:9</span>
<span class="cm"> * of MacTxControlLow</span>
<span class="cm"> */</span>
<span class="cp">#define TXC_AMPDU_SHIFT		9	</span><span class="cm">/* shift for ampdu settings */</span><span class="cp"></span>
<span class="cp">#define TXC_AMPDU_NONE		0	</span><span class="cm">/* Regular MPDU, not an A-MPDU */</span><span class="cp"></span>
<span class="cp">#define TXC_AMPDU_FIRST		1	</span><span class="cm">/* first MPDU of an A-MPDU */</span><span class="cp"></span>
<span class="cp">#define TXC_AMPDU_MIDDLE	2	</span><span class="cm">/* intermediate MPDU of an A-MPDU */</span><span class="cp"></span>
<span class="cp">#define TXC_AMPDU_LAST		3	</span><span class="cm">/* last (or single) MPDU of an A-MPDU */</span><span class="cp"></span>

<span class="cm">/*== MacTxControlLow ==*/</span>
<span class="cp">#define TXC_AMIC		0x8000</span>
<span class="cp">#define	TXC_SENDCTS		0x0800</span>
<span class="cp">#define TXC_AMPDU_MASK		0x0600</span>
<span class="cp">#define TXC_BW_40		0x0100</span>
<span class="cp">#define TXC_FREQBAND_5G		0x0080</span>
<span class="cp">#define	TXC_DFCS		0x0040</span>
<span class="cp">#define	TXC_IGNOREPMQ		0x0020</span>
<span class="cp">#define	TXC_HWSEQ		0x0010</span>
<span class="cp">#define	TXC_STARTMSDU		0x0008</span>
<span class="cp">#define	TXC_SENDRTS		0x0004</span>
<span class="cp">#define	TXC_LONGFRAME		0x0002</span>
<span class="cp">#define	TXC_IMMEDACK		0x0001</span>

<span class="cm">/*== MacTxControlHigh ==*/</span>
<span class="cm">/* RTS fallback preamble type 1 = SHORT 0 = LONG */</span>
<span class="cp">#define TXC_PREAMBLE_RTS_FB_SHORT	0x8000</span>
<span class="cm">/* RTS main rate preamble type 1 = SHORT 0 = LONG */</span>
<span class="cp">#define TXC_PREAMBLE_RTS_MAIN_SHORT	0x4000</span>
<span class="cm">/*</span>
<span class="cm"> * Main fallback rate preamble type</span>
<span class="cm"> *   1 = SHORT for OFDM/GF for MIMO</span>
<span class="cm"> *   0 = LONG for CCK/MM for MIMO</span>
<span class="cm"> */</span>
<span class="cp">#define TXC_PREAMBLE_DATA_FB_SHORT	0x2000</span>

<span class="cm">/* TXC_PREAMBLE_DATA_MAIN is in PhyTxControl bit 5 */</span>
<span class="cm">/* use fallback rate for this AMPDU */</span>
<span class="cp">#define	TXC_AMPDU_FBR		0x1000</span>
<span class="cp">#define	TXC_SECKEY_MASK		0x0FF0</span>
<span class="cp">#define	TXC_SECKEY_SHIFT	4</span>
<span class="cm">/* Use alternate txpwr defined at loc. M_ALT_TXPWR_IDX */</span>
<span class="cp">#define	TXC_ALT_TXPWR		0x0008</span>
<span class="cp">#define	TXC_SECTYPE_MASK	0x0007</span>
<span class="cp">#define	TXC_SECTYPE_SHIFT	0</span>

<span class="cm">/* Null delimiter for Fallback rate */</span>
<span class="cp">#define AMPDU_FBR_NULL_DELIM  5	</span><span class="cm">/* Location of Null delimiter count for AMPDU */</span><span class="cp"></span>

<span class="cm">/* PhyTxControl for Mimophy */</span>
<span class="cp">#define	PHY_TXC_PWR_MASK	0xFC00</span>
<span class="cp">#define	PHY_TXC_PWR_SHIFT	10</span>
<span class="cp">#define	PHY_TXC_ANT_MASK	0x03C0	</span><span class="cm">/* bit 6, 7, 8, 9 */</span><span class="cp"></span>
<span class="cp">#define	PHY_TXC_ANT_SHIFT	6</span>
<span class="cp">#define	PHY_TXC_ANT_0_1		0x00C0	</span><span class="cm">/* auto, last rx */</span><span class="cp"></span>
<span class="cp">#define	PHY_TXC_LCNPHY_ANT_LAST	0x0000</span>
<span class="cp">#define	PHY_TXC_ANT_3		0x0200	</span><span class="cm">/* virtual antenna 3 */</span><span class="cp"></span>
<span class="cp">#define	PHY_TXC_ANT_2		0x0100	</span><span class="cm">/* virtual antenna 2 */</span><span class="cp"></span>
<span class="cp">#define	PHY_TXC_ANT_1		0x0080	</span><span class="cm">/* virtual antenna 1 */</span><span class="cp"></span>
<span class="cp">#define	PHY_TXC_ANT_0		0x0040	</span><span class="cm">/* virtual antenna 0 */</span><span class="cp"></span>
<span class="cp">#define	PHY_TXC_SHORT_HDR	0x0010</span>

<span class="cp">#define	PHY_TXC_OLD_ANT_0	0x0000</span>
<span class="cp">#define	PHY_TXC_OLD_ANT_1	0x0100</span>
<span class="cp">#define	PHY_TXC_OLD_ANT_LAST	0x0300</span>

<span class="cm">/* PhyTxControl_1 for Mimophy */</span>
<span class="cp">#define PHY_TXC1_BW_MASK		0x0007</span>
<span class="cp">#define PHY_TXC1_BW_10MHZ		0</span>
<span class="cp">#define PHY_TXC1_BW_10MHZ_UP		1</span>
<span class="cp">#define PHY_TXC1_BW_20MHZ		2</span>
<span class="cp">#define PHY_TXC1_BW_20MHZ_UP		3</span>
<span class="cp">#define PHY_TXC1_BW_40MHZ		4</span>
<span class="cp">#define PHY_TXC1_BW_40MHZ_DUP		5</span>
<span class="cp">#define PHY_TXC1_MODE_SHIFT		3</span>
<span class="cp">#define PHY_TXC1_MODE_MASK		0x0038</span>
<span class="cp">#define PHY_TXC1_MODE_SISO		0</span>
<span class="cp">#define PHY_TXC1_MODE_CDD		1</span>
<span class="cp">#define PHY_TXC1_MODE_STBC		2</span>
<span class="cp">#define PHY_TXC1_MODE_SDM		3</span>

<span class="cm">/* PhyTxControl for HTphy that are different from Mimophy */</span>
<span class="cp">#define	PHY_TXC_HTANT_MASK		0x3fC0	</span><span class="cm">/* bits 6-13 */</span><span class="cp"></span>

<span class="cm">/* XtraFrameTypes */</span>
<span class="cp">#define XFTS_RTS_FT_SHIFT	2</span>
<span class="cp">#define XFTS_FBRRTS_FT_SHIFT	4</span>
<span class="cp">#define XFTS_CHANNEL_SHIFT	8</span>

<span class="cm">/* Antenna diversity bit in ant_wr_settle */</span>
<span class="cp">#define	PHY_AWS_ANTDIV		0x2000</span>

<span class="cm">/* IFS ctl */</span>
<span class="cp">#define IFS_USEEDCF	(1 &lt;&lt; 2)</span>

<span class="cm">/* IFS ctl1 */</span>
<span class="cp">#define IFS_CTL1_EDCRS	(1 &lt;&lt; 3)</span>
<span class="cp">#define IFS_CTL1_EDCRS_20L (1 &lt;&lt; 4)</span>
<span class="cp">#define IFS_CTL1_EDCRS_40 (1 &lt;&lt; 5)</span>

<span class="cm">/* ABI_MimoAntSel */</span>
<span class="cp">#define ABI_MAS_ADDR_BMP_IDX_MASK	0x0f00</span>
<span class="cp">#define ABI_MAS_ADDR_BMP_IDX_SHIFT	8</span>
<span class="cp">#define ABI_MAS_FBR_ANT_PTN_MASK	0x00f0</span>
<span class="cp">#define ABI_MAS_FBR_ANT_PTN_SHIFT	4</span>
<span class="cp">#define ABI_MAS_MRT_ANT_PTN_MASK	0x000f</span>

<span class="cm">/* tx status packet */</span>
<span class="k">struct</span> <span class="n">tx_status</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">framelen</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">frameid</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">status</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">lasttxtime</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">sequence</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">phyerr</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ackphyrxsh</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="cp">#define	TXSTATUS_LEN	16</span>

<span class="cm">/* status field bit definitions */</span>
<span class="cp">#define	TX_STATUS_FRM_RTX_MASK	0xF000</span>
<span class="cp">#define	TX_STATUS_FRM_RTX_SHIFT	12</span>
<span class="cp">#define	TX_STATUS_RTS_RTX_MASK	0x0F00</span>
<span class="cp">#define	TX_STATUS_RTS_RTX_SHIFT	8</span>
<span class="cp">#define TX_STATUS_MASK		0x00FE</span>
<span class="cp">#define	TX_STATUS_PMINDCTD	(1 &lt;&lt; 7) </span><span class="cm">/* PM mode indicated to AP */</span><span class="cp"></span>
<span class="cp">#define	TX_STATUS_INTERMEDIATE	(1 &lt;&lt; 6) </span><span class="cm">/* intermediate or 1st ampdu pkg */</span><span class="cp"></span>
<span class="cp">#define	TX_STATUS_AMPDU		(1 &lt;&lt; 5) </span><span class="cm">/* AMPDU status */</span><span class="cp"></span>
<span class="cp">#define TX_STATUS_SUPR_MASK	0x1C	 </span><span class="cm">/* suppress status bits (4:2) */</span><span class="cp"></span>
<span class="cp">#define TX_STATUS_SUPR_SHIFT	2</span>
<span class="cp">#define	TX_STATUS_ACK_RCV	(1 &lt;&lt; 1) </span><span class="cm">/* ACK received */</span><span class="cp"></span>
<span class="cp">#define	TX_STATUS_VALID		(1 &lt;&lt; 0) </span><span class="cm">/* Tx status valid */</span><span class="cp"></span>
<span class="cp">#define	TX_STATUS_NO_ACK	0</span>

<span class="cm">/* suppress status reason codes */</span>
<span class="cp">#define	TX_STATUS_SUPR_PMQ	(1 &lt;&lt; 2) </span><span class="cm">/* PMQ entry */</span><span class="cp"></span>
<span class="cp">#define	TX_STATUS_SUPR_FLUSH	(2 &lt;&lt; 2) </span><span class="cm">/* flush request */</span><span class="cp"></span>
<span class="cp">#define	TX_STATUS_SUPR_FRAG	(3 &lt;&lt; 2) </span><span class="cm">/* previous frag failure */</span><span class="cp"></span>
<span class="cp">#define	TX_STATUS_SUPR_TBTT	(3 &lt;&lt; 2) </span><span class="cm">/* SHARED: Probe resp supr for TBTT */</span><span class="cp"></span>
<span class="cp">#define	TX_STATUS_SUPR_BADCH	(4 &lt;&lt; 2) </span><span class="cm">/* channel mismatch */</span><span class="cp"></span>
<span class="cp">#define	TX_STATUS_SUPR_EXPTIME	(5 &lt;&lt; 2) </span><span class="cm">/* lifetime expiry */</span><span class="cp"></span>
<span class="cp">#define	TX_STATUS_SUPR_UF	(6 &lt;&lt; 2) </span><span class="cm">/* underflow */</span><span class="cp"></span>

<span class="cm">/* Unexpected tx status for rate update */</span>
<span class="cp">#define TX_STATUS_UNEXP(status) \</span>
<span class="cp">	((((status) &amp; TX_STATUS_INTERMEDIATE) != 0) &amp;&amp; \</span>
<span class="cp">	 TX_STATUS_UNEXP_AMPDU(status))</span>

<span class="cm">/* Unexpected tx status for A-MPDU rate update */</span>
<span class="cp">#define TX_STATUS_UNEXP_AMPDU(status) \</span>
<span class="cp">	((((status) &amp; TX_STATUS_SUPR_MASK) != 0) &amp;&amp; \</span>
<span class="cp">	 (((status) &amp; TX_STATUS_SUPR_MASK) != TX_STATUS_SUPR_EXPTIME))</span>

<span class="cp">#define TX_STATUS_BA_BMAP03_MASK	0xF000	</span><span class="cm">/* ba bitmap 0:3 in 1st pkg */</span><span class="cp"></span>
<span class="cp">#define TX_STATUS_BA_BMAP03_SHIFT	12	</span><span class="cm">/* ba bitmap 0:3 in 1st pkg */</span><span class="cp"></span>
<span class="cp">#define TX_STATUS_BA_BMAP47_MASK	0x001E	</span><span class="cm">/* ba bitmap 4:7 in 2nd pkg */</span><span class="cp"></span>
<span class="cp">#define TX_STATUS_BA_BMAP47_SHIFT	3	</span><span class="cm">/* ba bitmap 4:7 in 2nd pkg */</span><span class="cp"></span>

<span class="cm">/* RXE (Receive Engine) */</span>

<span class="cm">/* RCM_CTL */</span>
<span class="cp">#define	RCM_INC_MASK_H		0x0080</span>
<span class="cp">#define	RCM_INC_MASK_L		0x0040</span>
<span class="cp">#define	RCM_INC_DATA		0x0020</span>
<span class="cp">#define	RCM_INDEX_MASK		0x001F</span>
<span class="cp">#define	RCM_SIZE		15</span>

<span class="cp">#define	RCM_MAC_OFFSET		0	</span><span class="cm">/* current MAC address */</span><span class="cp"></span>
<span class="cp">#define	RCM_BSSID_OFFSET	3	</span><span class="cm">/* current BSSID address */</span><span class="cp"></span>
<span class="cp">#define	RCM_F_BSSID_0_OFFSET	6	</span><span class="cm">/* foreign BSS CFP tracking */</span><span class="cp"></span>
<span class="cp">#define	RCM_F_BSSID_1_OFFSET	9	</span><span class="cm">/* foreign BSS CFP tracking */</span><span class="cp"></span>
<span class="cp">#define	RCM_F_BSSID_2_OFFSET	12	</span><span class="cm">/* foreign BSS CFP tracking */</span><span class="cp"></span>

<span class="cp">#define RCM_WEP_TA0_OFFSET	16</span>
<span class="cp">#define RCM_WEP_TA1_OFFSET	19</span>
<span class="cp">#define RCM_WEP_TA2_OFFSET	22</span>
<span class="cp">#define RCM_WEP_TA3_OFFSET	25</span>

<span class="cm">/* PSM Block */</span>

<span class="cm">/* psm_phy_hdr_param bits */</span>
<span class="cp">#define MAC_PHY_RESET		1</span>
<span class="cp">#define MAC_PHY_CLOCK_EN	2</span>
<span class="cp">#define MAC_PHY_FORCE_CLK	4</span>

<span class="cm">/* WEP Block */</span>

<span class="cm">/* WEP_WKEY */</span>
<span class="cp">#define	WKEY_START		(1 &lt;&lt; 8)</span>
<span class="cp">#define	WKEY_SEL_MASK		0x1F</span>

<span class="cm">/* WEP data formats */</span>

<span class="cm">/* the number of RCMTA entries */</span>
<span class="cp">#define RCMTA_SIZE 50</span>

<span class="cp">#define M_ADDR_BMP_BLK		(0x37e * 2)</span>
<span class="cp">#define M_ADDR_BMP_BLK_SZ	12</span>

<span class="cp">#define ADDR_BMP_RA		(1 &lt;&lt; 0)	</span><span class="cm">/* Receiver Address (RA) */</span><span class="cp"></span>
<span class="cp">#define ADDR_BMP_TA		(1 &lt;&lt; 1)	</span><span class="cm">/* Transmitter Address (TA) */</span><span class="cp"></span>
<span class="cp">#define ADDR_BMP_BSSID		(1 &lt;&lt; 2)	</span><span class="cm">/* BSSID */</span><span class="cp"></span>
<span class="cp">#define ADDR_BMP_AP		(1 &lt;&lt; 3)	</span><span class="cm">/* Infra-BSS Access Point */</span><span class="cp"></span>
<span class="cp">#define ADDR_BMP_STA		(1 &lt;&lt; 4)	</span><span class="cm">/* Infra-BSS Station */</span><span class="cp"></span>
<span class="cp">#define ADDR_BMP_RESERVED1	(1 &lt;&lt; 5)</span>
<span class="cp">#define ADDR_BMP_RESERVED2	(1 &lt;&lt; 6)</span>
<span class="cp">#define ADDR_BMP_RESERVED3	(1 &lt;&lt; 7)</span>
<span class="cp">#define ADDR_BMP_BSS_IDX_MASK	(3 &lt;&lt; 8)	</span><span class="cm">/* BSS control block index */</span><span class="cp"></span>
<span class="cp">#define ADDR_BMP_BSS_IDX_SHIFT	8</span>

<span class="cp">#define	WSEC_MAX_RCMTA_KEYS	54</span>

<span class="cm">/* max keys in M_TKMICKEYS_BLK */</span>
<span class="cp">#define	WSEC_MAX_TKMIC_ENGINE_KEYS		12	</span><span class="cm">/* 8 + 4 default */</span><span class="cp"></span>

<span class="cm">/* max RXE match registers */</span>
<span class="cp">#define WSEC_MAX_RXE_KEYS	4</span>

<span class="cm">/* SECKINDXALGO (Security Key Index &amp; Algorithm Block) word format */</span>
<span class="cm">/* SKL (Security Key Lookup) */</span>
<span class="cp">#define	SKL_ALGO_MASK		0x0007</span>
<span class="cp">#define	SKL_ALGO_SHIFT		0</span>
<span class="cp">#define	SKL_KEYID_MASK		0x0008</span>
<span class="cp">#define	SKL_KEYID_SHIFT		3</span>
<span class="cp">#define	SKL_INDEX_MASK		0x03F0</span>
<span class="cp">#define	SKL_INDEX_SHIFT		4</span>
<span class="cp">#define	SKL_GRP_ALGO_MASK	0x1c00</span>
<span class="cp">#define	SKL_GRP_ALGO_SHIFT	10</span>

<span class="cm">/* additional bits defined for IBSS group key support */</span>
<span class="cp">#define	SKL_IBSS_INDEX_MASK	0x01F0</span>
<span class="cp">#define	SKL_IBSS_INDEX_SHIFT	4</span>
<span class="cp">#define	SKL_IBSS_KEYID1_MASK	0x0600</span>
<span class="cp">#define	SKL_IBSS_KEYID1_SHIFT	9</span>
<span class="cp">#define	SKL_IBSS_KEYID2_MASK	0x1800</span>
<span class="cp">#define	SKL_IBSS_KEYID2_SHIFT	11</span>
<span class="cp">#define	SKL_IBSS_KEYALGO_MASK	0xE000</span>
<span class="cp">#define	SKL_IBSS_KEYALGO_SHIFT	13</span>

<span class="cp">#define	WSEC_MODE_OFF		0</span>
<span class="cp">#define	WSEC_MODE_HW		1</span>
<span class="cp">#define	WSEC_MODE_SW		2</span>

<span class="cp">#define	WSEC_ALGO_OFF		0</span>
<span class="cp">#define	WSEC_ALGO_WEP1		1</span>
<span class="cp">#define	WSEC_ALGO_TKIP		2</span>
<span class="cp">#define	WSEC_ALGO_AES		3</span>
<span class="cp">#define	WSEC_ALGO_WEP128	4</span>
<span class="cp">#define	WSEC_ALGO_AES_LEGACY	5</span>
<span class="cp">#define	WSEC_ALGO_NALG		6</span>

<span class="cp">#define	AES_MODE_NONE		0</span>
<span class="cp">#define	AES_MODE_CCM		1</span>

<span class="cm">/* WEP_CTL (Rev 0) */</span>
<span class="cp">#define	WECR0_KEYREG_SHIFT	0</span>
<span class="cp">#define	WECR0_KEYREG_MASK	0x7</span>
<span class="cp">#define	WECR0_DECRYPT		(1 &lt;&lt; 3)</span>
<span class="cp">#define	WECR0_IVINLINE		(1 &lt;&lt; 4)</span>
<span class="cp">#define	WECR0_WEPALG_SHIFT	5</span>
<span class="cp">#define	WECR0_WEPALG_MASK	(0x7 &lt;&lt; 5)</span>
<span class="cp">#define	WECR0_WKEYSEL_SHIFT	8</span>
<span class="cp">#define	WECR0_WKEYSEL_MASK	(0x7 &lt;&lt; 8)</span>
<span class="cp">#define	WECR0_WKEYSTART		(1 &lt;&lt; 11)</span>
<span class="cp">#define	WECR0_WEPINIT		(1 &lt;&lt; 14)</span>
<span class="cp">#define	WECR0_ICVERR		(1 &lt;&lt; 15)</span>

<span class="cm">/* Frame template map byte offsets */</span>
<span class="cp">#define	T_ACTS_TPL_BASE		(0)</span>
<span class="cp">#define	T_NULL_TPL_BASE		(0xc * 2)</span>
<span class="cp">#define	T_QNULL_TPL_BASE	(0x1c * 2)</span>
<span class="cp">#define	T_RR_TPL_BASE		(0x2c * 2)</span>
<span class="cp">#define	T_BCN0_TPL_BASE		(0x34 * 2)</span>
<span class="cp">#define	T_PRS_TPL_BASE		(0x134 * 2)</span>
<span class="cp">#define	T_BCN1_TPL_BASE		(0x234 * 2)</span>
<span class="cp">#define T_TX_FIFO_TXRAM_BASE	(T_ACTS_TPL_BASE + \</span>
<span class="cp">				 (TXFIFO_START_BLK * TXFIFO_SIZE_UNIT))</span>

<span class="cp">#define T_BA_TPL_BASE		T_QNULL_TPL_BASE </span><span class="cm">/* template area for BA */</span><span class="cp"></span>

<span class="cp">#define T_RAM_ACCESS_SZ		4	</span><span class="cm">/* template ram is 4 byte access only */</span><span class="cp"></span>

<span class="cm">/* Shared Mem byte offsets */</span>

<span class="cm">/* Location where the ucode expects the corerev */</span>
<span class="cp">#define	M_MACHW_VER		(0x00b * 2)</span>

<span class="cm">/* Location where the ucode expects the MAC capabilities */</span>
<span class="cp">#define	M_MACHW_CAP_L		(0x060 * 2)</span>
<span class="cp">#define	M_MACHW_CAP_H	(0x061 * 2)</span>

<span class="cm">/* WME shared memory */</span>
<span class="cp">#define M_EDCF_STATUS_OFF	(0x007 * 2)</span>
<span class="cp">#define M_TXF_CUR_INDEX		(0x018 * 2)</span>
<span class="cp">#define M_EDCF_QINFO		(0x120 * 2)</span>

<span class="cm">/* PS-mode related parameters */</span>
<span class="cp">#define	M_DOT11_SLOT		(0x008 * 2)</span>
<span class="cp">#define	M_DOT11_DTIMPERIOD	(0x009 * 2)</span>
<span class="cp">#define	M_NOSLPZNATDTIM		(0x026 * 2)</span>

<span class="cm">/* Beacon-related parameters */</span>
<span class="cp">#define	M_BCN0_FRM_BYTESZ	(0x00c * 2)	</span><span class="cm">/* Bcn 0 template length */</span><span class="cp"></span>
<span class="cp">#define	M_BCN1_FRM_BYTESZ	(0x00d * 2)	</span><span class="cm">/* Bcn 1 template length */</span><span class="cp"></span>
<span class="cp">#define	M_BCN_TXTSF_OFFSET	(0x00e * 2)</span>
<span class="cp">#define	M_TIMBPOS_INBEACON	(0x00f * 2)</span>
<span class="cp">#define	M_SFRMTXCNTFBRTHSD	(0x022 * 2)</span>
<span class="cp">#define	M_LFRMTXCNTFBRTHSD	(0x023 * 2)</span>
<span class="cp">#define	M_BCN_PCTLWD		(0x02a * 2)</span>
<span class="cp">#define M_BCN_LI		(0x05b * 2)	</span><span class="cm">/* beacon listen interval */</span><span class="cp"></span>

<span class="cm">/* MAX Rx Frame len */</span>
<span class="cp">#define M_MAXRXFRM_LEN		(0x010 * 2)</span>

<span class="cm">/* ACK/CTS related params */</span>
<span class="cp">#define	M_RSP_PCTLWD		(0x011 * 2)</span>

<span class="cm">/* Hardware Power Control */</span>
<span class="cp">#define M_TXPWR_N		(0x012 * 2)</span>
<span class="cp">#define M_TXPWR_TARGET		(0x013 * 2)</span>
<span class="cp">#define M_TXPWR_MAX		(0x014 * 2)</span>
<span class="cp">#define M_TXPWR_CUR		(0x019 * 2)</span>

<span class="cm">/* Rx-related parameters */</span>
<span class="cp">#define	M_RX_PAD_DATA_OFFSET	(0x01a * 2)</span>

<span class="cm">/* WEP Shared mem data */</span>
<span class="cp">#define	M_SEC_DEFIVLOC		(0x01e * 2)</span>
<span class="cp">#define	M_SEC_VALNUMSOFTMCHTA	(0x01f * 2)</span>
<span class="cp">#define	M_PHYVER		(0x028 * 2)</span>
<span class="cp">#define	M_PHYTYPE		(0x029 * 2)</span>
<span class="cp">#define	M_SECRXKEYS_PTR		(0x02b * 2)</span>
<span class="cp">#define	M_TKMICKEYS_PTR		(0x059 * 2)</span>
<span class="cp">#define	M_SECKINDXALGO_BLK	(0x2ea * 2)</span>
<span class="cp">#define M_SECKINDXALGO_BLK_SZ	54</span>
<span class="cp">#define	M_SECPSMRXTAMCH_BLK	(0x2fa * 2)</span>
<span class="cp">#define	M_TKIP_TSC_TTAK		(0x18c * 2)</span>
<span class="cp">#define	D11_MAX_KEY_SIZE	16</span>

<span class="cp">#define	M_MAX_ANTCNT		(0x02e * 2)	</span><span class="cm">/* antenna swap threshold */</span><span class="cp"></span>

<span class="cm">/* Probe response related parameters */</span>
<span class="cp">#define	M_SSIDLEN		(0x024 * 2)</span>
<span class="cp">#define	M_PRB_RESP_FRM_LEN	(0x025 * 2)</span>
<span class="cp">#define	M_PRS_MAXTIME		(0x03a * 2)</span>
<span class="cp">#define	M_SSID			(0xb0 * 2)</span>
<span class="cp">#define	M_CTXPRS_BLK		(0xc0 * 2)</span>
<span class="cp">#define	C_CTX_PCTLWD_POS	(0x4 * 2)</span>

<span class="cm">/* Delta between OFDM and CCK power in CCK power boost mode */</span>
<span class="cp">#define M_OFDM_OFFSET		(0x027 * 2)</span>

<span class="cm">/* TSSI for last 4 11b/g CCK packets transmitted */</span>
<span class="cp">#define	M_B_TSSI_0		(0x02c * 2)</span>
<span class="cp">#define	M_B_TSSI_1		(0x02d * 2)</span>

<span class="cm">/* Host flags to turn on ucode options */</span>
<span class="cp">#define	M_HOST_FLAGS1		(0x02f * 2)</span>
<span class="cp">#define	M_HOST_FLAGS2		(0x030 * 2)</span>
<span class="cp">#define	M_HOST_FLAGS3		(0x031 * 2)</span>
<span class="cp">#define	M_HOST_FLAGS4		(0x03c * 2)</span>
<span class="cp">#define	M_HOST_FLAGS5		(0x06a * 2)</span>
<span class="cp">#define	M_HOST_FLAGS_SZ		16</span>

<span class="cp">#define M_RADAR_REG		(0x033 * 2)</span>

<span class="cm">/* TSSI for last 4 11a OFDM packets transmitted */</span>
<span class="cp">#define	M_A_TSSI_0		(0x034 * 2)</span>
<span class="cp">#define	M_A_TSSI_1		(0x035 * 2)</span>

<span class="cm">/* noise interference measurement */</span>
<span class="cp">#define M_NOISE_IF_COUNT	(0x034 * 2)</span>
<span class="cp">#define M_NOISE_IF_TIMEOUT	(0x035 * 2)</span>

<span class="cp">#define	M_RF_RX_SP_REG1		(0x036 * 2)</span>

<span class="cm">/* TSSI for last 4 11g OFDM packets transmitted */</span>
<span class="cp">#define	M_G_TSSI_0		(0x038 * 2)</span>
<span class="cp">#define	M_G_TSSI_1		(0x039 * 2)</span>

<span class="cm">/* Background noise measure */</span>
<span class="cp">#define	M_JSSI_0		(0x44 * 2)</span>
<span class="cp">#define	M_JSSI_1		(0x45 * 2)</span>
<span class="cp">#define	M_JSSI_AUX		(0x46 * 2)</span>

<span class="cp">#define	M_CUR_2050_RADIOCODE	(0x47 * 2)</span>

<span class="cm">/* TX fifo sizes */</span>
<span class="cp">#define M_FIFOSIZE0		(0x4c * 2)</span>
<span class="cp">#define M_FIFOSIZE1		(0x4d * 2)</span>
<span class="cp">#define M_FIFOSIZE2		(0x4e * 2)</span>
<span class="cp">#define M_FIFOSIZE3		(0x4f * 2)</span>
<span class="cp">#define D11_MAX_TX_FRMS		32	</span><span class="cm">/* max frames allowed in tx fifo */</span><span class="cp"></span>

<span class="cm">/* Current channel number plus upper bits */</span>
<span class="cp">#define M_CURCHANNEL		(0x50 * 2)</span>
<span class="cp">#define D11_CURCHANNEL_5G	0x0100;</span>
<span class="cp">#define D11_CURCHANNEL_40	0x0200;</span>
<span class="cp">#define D11_CURCHANNEL_MAX	0x00FF;</span>

<span class="cm">/* last posted frameid on the bcmc fifo */</span>
<span class="cp">#define M_BCMC_FID		(0x54 * 2)</span>
<span class="cp">#define INVALIDFID		0xffff</span>

<span class="cm">/* extended beacon phyctl bytes for 11N */</span>
<span class="cp">#define	M_BCN_PCTL1WD		(0x058 * 2)</span>

<span class="cm">/* idle busy ratio to duty_cycle requirement  */</span>
<span class="cp">#define M_TX_IDLE_BUSY_RATIO_X_16_CCK  (0x52 * 2)</span>
<span class="cp">#define M_TX_IDLE_BUSY_RATIO_X_16_OFDM (0x5A * 2)</span>

<span class="cm">/* CW RSSI for LCNPHY */</span>
<span class="cp">#define M_LCN_RSSI_0		0x1332</span>
<span class="cp">#define M_LCN_RSSI_1		0x1338</span>
<span class="cp">#define M_LCN_RSSI_2		0x133e</span>
<span class="cp">#define M_LCN_RSSI_3		0x1344</span>

<span class="cm">/* SNR for LCNPHY */</span>
<span class="cp">#define M_LCN_SNR_A_0	0x1334</span>
<span class="cp">#define M_LCN_SNR_B_0	0x1336</span>

<span class="cp">#define M_LCN_SNR_A_1	0x133a</span>
<span class="cp">#define M_LCN_SNR_B_1	0x133c</span>

<span class="cp">#define M_LCN_SNR_A_2	0x1340</span>
<span class="cp">#define M_LCN_SNR_B_2	0x1342</span>

<span class="cp">#define M_LCN_SNR_A_3	0x1346</span>
<span class="cp">#define M_LCN_SNR_B_3	0x1348</span>

<span class="cp">#define M_LCN_LAST_RESET	(81*2)</span>
<span class="cp">#define M_LCN_LAST_LOC	(63*2)</span>
<span class="cp">#define M_LCNPHY_RESET_STATUS (4902)</span>
<span class="cp">#define M_LCNPHY_DSC_TIME	(0x98d*2)</span>
<span class="cp">#define M_LCNPHY_RESET_CNT_DSC (0x98b*2)</span>
<span class="cp">#define M_LCNPHY_RESET_CNT	(0x98c*2)</span>

<span class="cm">/* Rate table offsets */</span>
<span class="cp">#define	M_RT_DIRMAP_A		(0xe0 * 2)</span>
<span class="cp">#define	M_RT_BBRSMAP_A		(0xf0 * 2)</span>
<span class="cp">#define	M_RT_DIRMAP_B		(0x100 * 2)</span>
<span class="cp">#define	M_RT_BBRSMAP_B		(0x110 * 2)</span>

<span class="cm">/* Rate table entry offsets */</span>
<span class="cp">#define	M_RT_PRS_PLCP_POS	10</span>
<span class="cp">#define	M_RT_PRS_DUR_POS	16</span>
<span class="cp">#define	M_RT_OFDM_PCTL1_POS	18</span>

<span class="cp">#define M_20IN40_IQ			(0x380 * 2)</span>

<span class="cm">/* SHM locations where ucode stores the current power index */</span>
<span class="cp">#define M_CURR_IDX1		(0x384 * 2)</span>
<span class="cp">#define M_CURR_IDX2		(0x387 * 2)</span>

<span class="cp">#define M_BSCALE_ANT0	(0x5e * 2)</span>
<span class="cp">#define M_BSCALE_ANT1	(0x5f * 2)</span>

<span class="cm">/* Antenna Diversity Testing */</span>
<span class="cp">#define M_MIMO_ANTSEL_RXDFLT	(0x63 * 2)</span>
<span class="cp">#define M_ANTSEL_CLKDIV	(0x61 * 2)</span>
<span class="cp">#define M_MIMO_ANTSEL_TXDFLT	(0x64 * 2)</span>

<span class="cp">#define M_MIMO_MAXSYM	(0x5d * 2)</span>
<span class="cp">#define MIMO_MAXSYM_DEF		0x8000	</span><span class="cm">/* 32k */</span><span class="cp"></span>
<span class="cp">#define MIMO_MAXSYM_MAX		0xffff	</span><span class="cm">/* 64k */</span><span class="cp"></span>

<span class="cp">#define M_WATCHDOG_8TU		(0x1e * 2)</span>
<span class="cp">#define WATCHDOG_8TU_DEF	5</span>
<span class="cp">#define WATCHDOG_8TU_MAX	10</span>

<span class="cm">/* Manufacturing Test Variables */</span>
<span class="cm">/* PER test mode */</span>
<span class="cp">#define M_PKTENG_CTRL		(0x6c * 2)</span>
<span class="cm">/* IFS for TX mode */</span>
<span class="cp">#define M_PKTENG_IFS		(0x6d * 2)</span>
<span class="cm">/* Lower word of tx frmcnt/rx lostcnt */</span>
<span class="cp">#define M_PKTENG_FRMCNT_LO	(0x6e * 2)</span>
<span class="cm">/* Upper word of tx frmcnt/rx lostcnt */</span>
<span class="cp">#define M_PKTENG_FRMCNT_HI	(0x6f * 2)</span>

<span class="cm">/* Index variation in vbat ripple */</span>
<span class="cp">#define M_LCN_PWR_IDX_MAX	(0x67 * 2) </span><span class="cm">/* highest index read by ucode */</span><span class="cp"></span>
<span class="cp">#define M_LCN_PWR_IDX_MIN	(0x66 * 2) </span><span class="cm">/* lowest index read by ucode */</span><span class="cp"></span>

<span class="cm">/* M_PKTENG_CTRL bit definitions */</span>
<span class="cp">#define M_PKTENG_MODE_TX		0x0001</span>
<span class="cp">#define M_PKTENG_MODE_TX_RIFS	        0x0004</span>
<span class="cp">#define M_PKTENG_MODE_TX_CTS            0x0008</span>
<span class="cp">#define M_PKTENG_MODE_RX		0x0002</span>
<span class="cp">#define M_PKTENG_MODE_RX_WITH_ACK	0x0402</span>
<span class="cp">#define M_PKTENG_MODE_MASK		0x0003</span>
<span class="cm">/* TX frames indicated in the frmcnt reg */</span>
<span class="cp">#define M_PKTENG_FRMCNT_VLD		0x0100</span>

<span class="cm">/* Sample Collect parameters (bitmap and type) */</span>
<span class="cm">/* Trigger bitmap for sample collect */</span>
<span class="cp">#define M_SMPL_COL_BMP		(0x37d * 2)</span>
<span class="cm">/* Sample collect type */</span>
<span class="cp">#define M_SMPL_COL_CTL		(0x3b2 * 2)</span>

<span class="cp">#define ANTSEL_CLKDIV_4MHZ	6</span>
<span class="cp">#define MIMO_ANTSEL_BUSY	0x4000	</span><span class="cm">/* bit 14 (busy) */</span><span class="cp"></span>
<span class="cp">#define MIMO_ANTSEL_SEL		0x8000	</span><span class="cm">/* bit 15 write the value */</span><span class="cp"></span>
<span class="cp">#define MIMO_ANTSEL_WAIT	50	</span><span class="cm">/* 50us wait */</span><span class="cp"></span>
<span class="cp">#define MIMO_ANTSEL_OVERRIDE	0x8000	</span><span class="cm">/* flag */</span><span class="cp"></span>

<span class="k">struct</span> <span class="n">shm_acparams</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">txop</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">cwmin</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">cwmax</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">cwcur</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">aifs</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">bslots</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reggap</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">status</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">rsvd</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>
<span class="cp">#define M_EDCF_QLEN	(16 * 2)</span>

<span class="cp">#define WME_STATUS_NEWAC	(1 &lt;&lt; 8)</span>

<span class="cm">/* M_HOST_FLAGS */</span>
<span class="cp">#define MHFMAX		5	</span><span class="cm">/* Number of valid hostflag half-word (u16) */</span><span class="cp"></span>
<span class="cp">#define MHF1		0	</span><span class="cm">/* Hostflag 1 index */</span><span class="cp"></span>
<span class="cp">#define MHF2		1	</span><span class="cm">/* Hostflag 2 index */</span><span class="cp"></span>
<span class="cp">#define MHF3		2	</span><span class="cm">/* Hostflag 3 index */</span><span class="cp"></span>
<span class="cp">#define MHF4		3	</span><span class="cm">/* Hostflag 4 index */</span><span class="cp"></span>
<span class="cp">#define MHF5		4	</span><span class="cm">/* Hostflag 5 index */</span><span class="cp"></span>

<span class="cm">/* Flags in M_HOST_FLAGS */</span>
<span class="cm">/* Enable ucode antenna diversity help */</span>
<span class="cp">#define	MHF1_ANTDIV		0x0001</span>
<span class="cm">/* Enable EDCF access control */</span>
<span class="cp">#define	MHF1_EDCF		0x0100</span>
<span class="cp">#define MHF1_IQSWAP_WAR		0x0200</span>
<span class="cm">/* Disable Slow clock request, for corerev &lt; 11 */</span>
<span class="cp">#define	MHF1_FORCEFASTCLK	0x0400</span>

<span class="cm">/* Flags in M_HOST_FLAGS2 */</span>

<span class="cm">/* Flush BCMC FIFO immediately */</span>
<span class="cp">#define MHF2_TXBCMC_NOW		0x0040</span>
<span class="cm">/* Enable ucode/hw power control */</span>
<span class="cp">#define MHF2_HWPWRCTL		0x0080</span>
<span class="cp">#define MHF2_NPHY40MHZ_WAR	0x0800</span>

<span class="cm">/* Flags in M_HOST_FLAGS3 */</span>
<span class="cm">/* enabled mimo antenna selection */</span>
<span class="cp">#define MHF3_ANTSEL_EN		0x0001</span>
<span class="cm">/* antenna selection mode: 0: 2x3, 1: 2x4 */</span>
<span class="cp">#define MHF3_ANTSEL_MODE	0x0002</span>
<span class="cp">#define MHF3_RESERVED1		0x0004</span>
<span class="cp">#define MHF3_RESERVED2		0x0008</span>
<span class="cp">#define MHF3_NPHY_MLADV_WAR	0x0010</span>

<span class="cm">/* Flags in M_HOST_FLAGS4 */</span>
<span class="cm">/* force bphy Tx on core 0 (board level WAR) */</span>
<span class="cp">#define MHF4_BPHY_TXCORE0	0x0080</span>
<span class="cm">/* for 4313A0 FEM boards */</span>
<span class="cp">#define MHF4_EXTPA_ENABLE	0x4000</span>

<span class="cm">/* Flags in M_HOST_FLAGS5 */</span>
<span class="cp">#define MHF5_4313_GPIOCTRL	0x0001</span>
<span class="cp">#define MHF5_RESERVED1		0x0002</span>
<span class="cp">#define MHF5_RESERVED2		0x0004</span>
<span class="cm">/* Radio power setting for ucode */</span>
<span class="cp">#define	M_RADIO_PWR		(0x32 * 2)</span>

<span class="cm">/* phy noise recorded by ucode right after tx */</span>
<span class="cp">#define	M_PHY_NOISE		(0x037 * 2)</span>
<span class="cp">#define	PHY_NOISE_MASK		0x00ff</span>

<span class="cm">/*</span>
<span class="cm"> * Receive Frame Data Header for 802.11b DCF-only frames</span>
<span class="cm"> *</span>
<span class="cm"> * RxFrameSize: Actual byte length of the frame data received</span>
<span class="cm"> * PAD: padding (not used)</span>
<span class="cm"> * PhyRxStatus_0: PhyRxStatus 15:0</span>
<span class="cm"> * PhyRxStatus_1: PhyRxStatus 31:16</span>
<span class="cm"> * PhyRxStatus_2: PhyRxStatus 47:32</span>
<span class="cm"> * PhyRxStatus_3: PhyRxStatus 63:48</span>
<span class="cm"> * PhyRxStatus_4: PhyRxStatus 79:64</span>
<span class="cm"> * PhyRxStatus_5: PhyRxStatus 95:80</span>
<span class="cm"> * RxStatus1: MAC Rx Status</span>
<span class="cm"> * RxStatus2: extended MAC Rx status</span>
<span class="cm"> * RxTSFTime: RxTSFTime time of first MAC symbol + M_PHY_PLCPRX_DLY</span>
<span class="cm"> * RxChan: gain code, channel radio code, and phy type</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">d11rxhdr_le</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">RxFrameSize</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">PhyRxStatus_0</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">PhyRxStatus_1</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">PhyRxStatus_2</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">PhyRxStatus_3</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">PhyRxStatus_4</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">PhyRxStatus_5</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">RxStatus1</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">RxStatus2</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">RxTSFTime</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">RxChan</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">d11rxhdr</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">RxFrameSize</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">PhyRxStatus_0</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">PhyRxStatus_1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">PhyRxStatus_2</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">PhyRxStatus_3</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">PhyRxStatus_4</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">PhyRxStatus_5</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">RxStatus1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">RxStatus2</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">RxTSFTime</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">RxChan</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="cm">/* PhyRxStatus_0: */</span>
<span class="cm">/* NPHY only: CCK, OFDM, preN, N */</span>
<span class="cp">#define	PRXS0_FT_MASK		0x0003</span>
<span class="cm">/* NPHY only: clip count adjustment steps by AGC */</span>
<span class="cp">#define	PRXS0_CLIP_MASK		0x000C</span>
<span class="cp">#define	PRXS0_CLIP_SHIFT	2</span>
<span class="cm">/* PHY received a frame with unsupported rate */</span>
<span class="cp">#define	PRXS0_UNSRATE		0x0010</span>
<span class="cm">/* GPHY: rx ant, NPHY: upper sideband */</span>
<span class="cp">#define	PRXS0_RXANT_UPSUBBAND	0x0020</span>
<span class="cm">/* CCK frame only: lost crs during cck frame reception */</span>
<span class="cp">#define	PRXS0_LCRS		0x0040</span>
<span class="cm">/* Short Preamble */</span>
<span class="cp">#define	PRXS0_SHORTH		0x0080</span>
<span class="cm">/* PLCP violation */</span>
<span class="cp">#define	PRXS0_PLCPFV		0x0100</span>
<span class="cm">/* PLCP header integrity check failed */</span>
<span class="cp">#define	PRXS0_PLCPHCF		0x0200</span>
<span class="cm">/* legacy PHY gain control */</span>
<span class="cp">#define	PRXS0_GAIN_CTL		0x4000</span>
<span class="cm">/* NPHY: Antennas used for received frame, bitmask */</span>
<span class="cp">#define PRXS0_ANTSEL_MASK	0xF000</span>
<span class="cp">#define PRXS0_ANTSEL_SHIFT	0x12</span>

<span class="cm">/* subfield PRXS0_FT_MASK */</span>
<span class="cp">#define	PRXS0_CCK		0x0000</span>
<span class="cm">/* valid only for G phy, use rxh-&gt;RxChan for A phy */</span>
<span class="cp">#define	PRXS0_OFDM		0x0001</span>
<span class="cp">#define	PRXS0_PREN		0x0002</span>
<span class="cp">#define	PRXS0_STDN		0x0003</span>

<span class="cm">/* subfield PRXS0_ANTSEL_MASK */</span>
<span class="cp">#define PRXS0_ANTSEL_0		0x0	</span><span class="cm">/* antenna 0 is used */</span><span class="cp"></span>
<span class="cp">#define PRXS0_ANTSEL_1		0x2	</span><span class="cm">/* antenna 1 is used */</span><span class="cp"></span>
<span class="cp">#define PRXS0_ANTSEL_2		0x4	</span><span class="cm">/* antenna 2 is used */</span><span class="cp"></span>
<span class="cp">#define PRXS0_ANTSEL_3		0x8	</span><span class="cm">/* antenna 3 is used */</span><span class="cp"></span>

<span class="cm">/* PhyRxStatus_1: */</span>
<span class="cp">#define	PRXS1_JSSI_MASK		0x00FF</span>
<span class="cp">#define	PRXS1_JSSI_SHIFT	0</span>
<span class="cp">#define	PRXS1_SQ_MASK		0xFF00</span>
<span class="cp">#define	PRXS1_SQ_SHIFT		8</span>

<span class="cm">/* nphy PhyRxStatus_1: */</span>
<span class="cp">#define PRXS1_nphy_PWR0_MASK	0x00FF</span>
<span class="cp">#define PRXS1_nphy_PWR1_MASK	0xFF00</span>

<span class="cm">/* HTPHY Rx Status defines */</span>
<span class="cm">/* htphy PhyRxStatus_0: those bit are overlapped with PhyRxStatus_0 */</span>
<span class="cp">#define PRXS0_BAND	        0x0400	</span><span class="cm">/* 0 = 2.4G, 1 = 5G */</span><span class="cp"></span>
<span class="cp">#define PRXS0_RSVD	        0x0800	</span><span class="cm">/* reserved; set to 0 */</span><span class="cp"></span>
<span class="cp">#define PRXS0_UNUSED	        0xF000	</span><span class="cm">/* unused and not defined; set to 0 */</span><span class="cp"></span>

<span class="cm">/* htphy PhyRxStatus_1: */</span>
<span class="cm">/* core enables for {3..0}, 0=disabled, 1=enabled */</span>
<span class="cp">#define PRXS1_HTPHY_CORE_MASK	0x000F</span>
<span class="cm">/* antenna configation */</span>
<span class="cp">#define PRXS1_HTPHY_ANTCFG_MASK	0x00F0</span>
<span class="cm">/* Mixmode PLCP Length low byte mask */</span>
<span class="cp">#define PRXS1_HTPHY_MMPLCPLenL_MASK	0xFF00</span>

<span class="cm">/* htphy PhyRxStatus_2: */</span>
<span class="cm">/* Mixmode PLCP Length high byte maskw */</span>
<span class="cp">#define PRXS2_HTPHY_MMPLCPLenH_MASK	0x000F</span>
<span class="cm">/* Mixmode PLCP rate mask */</span>
<span class="cp">#define PRXS2_HTPHY_MMPLCH_RATE_MASK	0x00F0</span>
<span class="cm">/* Rx power on core 0 */</span>
<span class="cp">#define PRXS2_HTPHY_RXPWR_ANT0	0xFF00</span>

<span class="cm">/* htphy PhyRxStatus_3: */</span>
<span class="cm">/* Rx power on core 1 */</span>
<span class="cp">#define PRXS3_HTPHY_RXPWR_ANT1	0x00FF</span>
<span class="cm">/* Rx power on core 2 */</span>
<span class="cp">#define PRXS3_HTPHY_RXPWR_ANT2	0xFF00</span>

<span class="cm">/* htphy PhyRxStatus_4: */</span>
<span class="cm">/* Rx power on core 3 */</span>
<span class="cp">#define PRXS4_HTPHY_RXPWR_ANT3	0x00FF</span>
<span class="cm">/* Coarse frequency offset */</span>
<span class="cp">#define PRXS4_HTPHY_CFO		0xFF00</span>

<span class="cm">/* htphy PhyRxStatus_5: */</span>
<span class="cm">/* Fine frequency offset */</span>
<span class="cp">#define PRXS5_HTPHY_FFO	        0x00FF</span>
<span class="cm">/* Advance Retard */</span>
<span class="cp">#define PRXS5_HTPHY_AR	        0xFF00</span>

<span class="cp">#define HTPHY_MMPLCPLen(rxs) \</span>
<span class="cp">	((((rxs)-&gt;PhyRxStatus_1 &amp; PRXS1_HTPHY_MMPLCPLenL_MASK) &gt;&gt; 8) | \</span>
<span class="cp">	(((rxs)-&gt;PhyRxStatus_2 &amp; PRXS2_HTPHY_MMPLCPLenH_MASK) &lt;&lt; 8))</span>
<span class="cm">/* Get Rx power on core 0 */</span>
<span class="cp">#define HTPHY_RXPWR_ANT0(rxs) \</span>
<span class="cp">	((((rxs)-&gt;PhyRxStatus_2) &amp; PRXS2_HTPHY_RXPWR_ANT0) &gt;&gt; 8)</span>
<span class="cm">/* Get Rx power on core 1 */</span>
<span class="cp">#define HTPHY_RXPWR_ANT1(rxs) \</span>
<span class="cp">	(((rxs)-&gt;PhyRxStatus_3) &amp; PRXS3_HTPHY_RXPWR_ANT1)</span>
<span class="cm">/* Get Rx power on core 2 */</span>
<span class="cp">#define HTPHY_RXPWR_ANT2(rxs) \</span>
<span class="cp">	((((rxs)-&gt;PhyRxStatus_3) &amp; PRXS3_HTPHY_RXPWR_ANT2) &gt;&gt; 8)</span>

<span class="cm">/* ucode RxStatus1: */</span>
<span class="cp">#define	RXS_BCNSENT		0x8000</span>
<span class="cp">#define	RXS_SECKINDX_MASK	0x07e0</span>
<span class="cp">#define	RXS_SECKINDX_SHIFT	5</span>
<span class="cp">#define	RXS_DECERR		(1 &lt;&lt; 4)</span>
<span class="cp">#define	RXS_DECATMPT		(1 &lt;&lt; 3)</span>
<span class="cm">/* PAD bytes to make IP data 4 bytes aligned */</span>
<span class="cp">#define	RXS_PBPRES		(1 &lt;&lt; 2)</span>
<span class="cp">#define	RXS_RESPFRAMETX		(1 &lt;&lt; 1)</span>
<span class="cp">#define	RXS_FCSERR		(1 &lt;&lt; 0)</span>

<span class="cm">/* ucode RxStatus2: */</span>
<span class="cp">#define RXS_AMSDU_MASK		1</span>
<span class="cp">#define	RXS_AGGTYPE_MASK	0x6</span>
<span class="cp">#define	RXS_AGGTYPE_SHIFT	1</span>
<span class="cp">#define	RXS_PHYRXST_VALID	(1 &lt;&lt; 8)</span>
<span class="cp">#define RXS_RXANT_MASK		0x3</span>
<span class="cp">#define RXS_RXANT_SHIFT		12</span>

<span class="cm">/* RxChan */</span>
<span class="cp">#define RXS_CHAN_40		0x1000</span>
<span class="cp">#define RXS_CHAN_5G		0x0800</span>
<span class="cp">#define	RXS_CHAN_ID_MASK	0x07f8</span>
<span class="cp">#define	RXS_CHAN_ID_SHIFT	3</span>
<span class="cp">#define	RXS_CHAN_PHYTYPE_MASK	0x0007</span>
<span class="cp">#define	RXS_CHAN_PHYTYPE_SHIFT	0</span>

<span class="cm">/* Index of attenuations used during ucode power control. */</span>
<span class="cp">#define M_PWRIND_BLKS	(0x184 * 2)</span>
<span class="cp">#define M_PWRIND_MAP0	(M_PWRIND_BLKS + 0x0)</span>
<span class="cp">#define M_PWRIND_MAP1	(M_PWRIND_BLKS + 0x2)</span>
<span class="cp">#define M_PWRIND_MAP2	(M_PWRIND_BLKS + 0x4)</span>
<span class="cp">#define M_PWRIND_MAP3	(M_PWRIND_BLKS + 0x6)</span>
<span class="cm">/* M_PWRIND_MAP(core) macro */</span>
<span class="cp">#define M_PWRIND_MAP(core)  (M_PWRIND_BLKS + ((core)&lt;&lt;1))</span>

<span class="cm">/* PSM SHM variable offsets */</span>
<span class="cp">#define	M_PSM_SOFT_REGS	0x0</span>
<span class="cp">#define	M_BOM_REV_MAJOR	(M_PSM_SOFT_REGS + 0x0)</span>
<span class="cp">#define	M_BOM_REV_MINOR	(M_PSM_SOFT_REGS + 0x2)</span>
<span class="cp">#define	M_UCODE_DBGST	(M_PSM_SOFT_REGS + 0x40) </span><span class="cm">/* ucode debug status code */</span><span class="cp"></span>
<span class="cp">#define	M_UCODE_MACSTAT	(M_PSM_SOFT_REGS + 0xE0) </span><span class="cm">/* macstat counters */</span><span class="cp"></span>

<span class="cp">#define M_AGING_THRSH	(0x3e * 2) </span><span class="cm">/* max time waiting for medium before tx */</span><span class="cp"></span>
<span class="cp">#define	M_MBURST_SIZE	(0x40 * 2) </span><span class="cm">/* max frames in a frameburst */</span><span class="cp"></span>
<span class="cp">#define	M_MBURST_TXOP	(0x41 * 2) </span><span class="cm">/* max frameburst TXOP in unit of us */</span><span class="cp"></span>
<span class="cp">#define M_SYNTHPU_DLY	(0x4a * 2) </span><span class="cm">/* pre-wakeup for synthpu, default: 500 */</span><span class="cp"></span>
<span class="cp">#define	M_PRETBTT	(0x4b * 2)</span>

<span class="cm">/* offset to the target txpwr */</span>
<span class="cp">#define M_ALT_TXPWR_IDX		(M_PSM_SOFT_REGS + (0x3b * 2))</span>
<span class="cp">#define M_PHY_TX_FLT_PTR	(M_PSM_SOFT_REGS + (0x3d * 2))</span>
<span class="cp">#define M_CTS_DURATION		(M_PSM_SOFT_REGS + (0x5c * 2))</span>
<span class="cp">#define M_LP_RCCAL_OVR		(M_PSM_SOFT_REGS + (0x6b * 2))</span>

<span class="cm">/* PKTENG Rx Stats Block */</span>
<span class="cp">#define M_RXSTATS_BLK_PTR	(M_PSM_SOFT_REGS + (0x65 * 2))</span>

<span class="cm">/* ucode debug status codes */</span>
<span class="cm">/* not valid really */</span>
<span class="cp">#define	DBGST_INACTIVE		0</span>
<span class="cm">/* after zeroing SHM, before suspending at init */</span>
<span class="cp">#define	DBGST_INIT		1</span>
<span class="cm">/* &quot;normal&quot; state */</span>
<span class="cp">#define	DBGST_ACTIVE		2</span>
<span class="cm">/* suspended */</span>
<span class="cp">#define	DBGST_SUSPENDED		3</span>
<span class="cm">/* asleep (PS mode) */</span>
<span class="cp">#define	DBGST_ASLEEP		4</span>

<span class="cm">/* Scratch Reg defs */</span>
<span class="k">enum</span> <span class="n">_ePsmScratchPadRegDefinitions</span> <span class="p">{</span>
	<span class="n">S_RSV0</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">S_RSV1</span><span class="p">,</span>
	<span class="n">S_RSV2</span><span class="p">,</span>

	<span class="cm">/* offset 0x03: scratch registers for Dot11-contants */</span>
	<span class="n">S_DOT11_CWMIN</span><span class="p">,</span>		<span class="cm">/* CW-minimum */</span>
	<span class="n">S_DOT11_CWMAX</span><span class="p">,</span>		<span class="cm">/* CW-maximum */</span>
	<span class="n">S_DOT11_CWCUR</span><span class="p">,</span>		<span class="cm">/* CW-current */</span>
	<span class="n">S_DOT11_SRC_LMT</span><span class="p">,</span>	<span class="cm">/* short retry count limit */</span>
	<span class="n">S_DOT11_LRC_LMT</span><span class="p">,</span>	<span class="cm">/* long retry count limit */</span>
	<span class="n">S_DOT11_DTIMCOUNT</span><span class="p">,</span>	<span class="cm">/* DTIM-count */</span>

	<span class="cm">/* offset 0x09: Tx-side scratch registers */</span>
	<span class="n">S_SEQ_NUM</span><span class="p">,</span>		<span class="cm">/* hardware sequence number reg */</span>
	<span class="n">S_SEQ_NUM_FRAG</span><span class="p">,</span>		<span class="cm">/* seq num for frags (at the start of MSDU) */</span>
	<span class="n">S_FRMRETX_CNT</span><span class="p">,</span>		<span class="cm">/* frame retx count */</span>
	<span class="n">S_SSRC</span><span class="p">,</span>			<span class="cm">/* Station short retry count */</span>
	<span class="n">S_SLRC</span><span class="p">,</span>			<span class="cm">/* Station long retry count */</span>
	<span class="n">S_EXP_RSP</span><span class="p">,</span>		<span class="cm">/* Expected response frame */</span>
	<span class="n">S_OLD_BREM</span><span class="p">,</span>		<span class="cm">/* Remaining backoff ctr */</span>
	<span class="n">S_OLD_CWWIN</span><span class="p">,</span>		<span class="cm">/* saved-off CW-cur */</span>
	<span class="n">S_TXECTL</span><span class="p">,</span>		<span class="cm">/* TXE-Ctl word constructed in scr-pad */</span>
	<span class="n">S_CTXTST</span><span class="p">,</span>		<span class="cm">/* frm type-subtype as read from Tx-descr */</span>

	<span class="cm">/* offset 0x13: Rx-side scratch registers */</span>
	<span class="n">S_RXTST</span><span class="p">,</span>		<span class="cm">/* Type and subtype in Rxframe */</span>

	<span class="cm">/* Global state register */</span>
	<span class="n">S_STREG</span><span class="p">,</span>		<span class="cm">/* state storage actual bit maps below */</span>

	<span class="n">S_TXPWR_SUM</span><span class="p">,</span>		<span class="cm">/* Tx power control: accumulator */</span>
	<span class="n">S_TXPWR_ITER</span><span class="p">,</span>		<span class="cm">/* Tx power control: iteration */</span>
	<span class="n">S_RX_FRMTYPE</span><span class="p">,</span>		<span class="cm">/* Rate and PHY type for frames */</span>
	<span class="n">S_THIS_AGG</span><span class="p">,</span>		<span class="cm">/* Size of this AGG (A-MSDU) */</span>

	<span class="n">S_KEYINDX</span><span class="p">,</span>
	<span class="n">S_RXFRMLEN</span><span class="p">,</span>		<span class="cm">/* Receive MPDU length in bytes */</span>

	<span class="cm">/* offset 0x1B: Receive TSF time stored in SCR */</span>
	<span class="n">S_RXTSFTMRVAL_WD3</span><span class="p">,</span>	<span class="cm">/* TSF value at the start of rx */</span>
	<span class="n">S_RXTSFTMRVAL_WD2</span><span class="p">,</span>	<span class="cm">/* TSF value at the start of rx */</span>
	<span class="n">S_RXTSFTMRVAL_WD1</span><span class="p">,</span>	<span class="cm">/* TSF value at the start of rx */</span>
	<span class="n">S_RXTSFTMRVAL_WD0</span><span class="p">,</span>	<span class="cm">/* TSF value at the start of rx */</span>
	<span class="n">S_RXSSN</span><span class="p">,</span>		<span class="cm">/* Received start seq number for A-MPDU BA */</span>
	<span class="n">S_RXQOSFLD</span><span class="p">,</span>		<span class="cm">/* Rx-QoS field (if present) */</span>

	<span class="cm">/* offset 0x21: Scratch pad regs used in microcode as temp storage */</span>
	<span class="n">S_TMP0</span><span class="p">,</span>			<span class="cm">/* stmp0 */</span>
	<span class="n">S_TMP1</span><span class="p">,</span>			<span class="cm">/* stmp1 */</span>
	<span class="n">S_TMP2</span><span class="p">,</span>			<span class="cm">/* stmp2 */</span>
	<span class="n">S_TMP3</span><span class="p">,</span>			<span class="cm">/* stmp3 */</span>
	<span class="n">S_TMP4</span><span class="p">,</span>			<span class="cm">/* stmp4 */</span>
	<span class="n">S_TMP5</span><span class="p">,</span>			<span class="cm">/* stmp5 */</span>
	<span class="n">S_PRQPENALTY_CTR</span><span class="p">,</span>	<span class="cm">/* Probe response queue penalty counter */</span>
	<span class="n">S_ANTCNT</span><span class="p">,</span>		<span class="cm">/* unsuccessful attempts on current ant. */</span>
	<span class="n">S_SYMBOL</span><span class="p">,</span>		<span class="cm">/* flag for possible symbol ctl frames */</span>
	<span class="n">S_RXTP</span><span class="p">,</span>			<span class="cm">/* rx frame type */</span>
	<span class="n">S_STREG2</span><span class="p">,</span>		<span class="cm">/* extra state storage */</span>
	<span class="n">S_STREG3</span><span class="p">,</span>		<span class="cm">/* even more extra state storage */</span>
	<span class="n">S_STREG4</span><span class="p">,</span>		<span class="cm">/* ... */</span>
	<span class="n">S_STREG5</span><span class="p">,</span>		<span class="cm">/* remember to initialize it to zero */</span>

	<span class="n">S_ADJPWR_IDX</span><span class="p">,</span>
	<span class="n">S_CUR_PTR</span><span class="p">,</span>		<span class="cm">/* Temp pointer for A-MPDU re-Tx SHM table */</span>
	<span class="n">S_REVID4</span><span class="p">,</span>		<span class="cm">/* 0x33 */</span>
	<span class="n">S_INDX</span><span class="p">,</span>			<span class="cm">/* 0x34 */</span>
	<span class="n">S_ADDR0</span><span class="p">,</span>		<span class="cm">/* 0x35 */</span>
	<span class="n">S_ADDR1</span><span class="p">,</span>		<span class="cm">/* 0x36 */</span>
	<span class="n">S_ADDR2</span><span class="p">,</span>		<span class="cm">/* 0x37 */</span>
	<span class="n">S_ADDR3</span><span class="p">,</span>		<span class="cm">/* 0x38 */</span>
	<span class="n">S_ADDR4</span><span class="p">,</span>		<span class="cm">/* 0x39 */</span>
	<span class="n">S_ADDR5</span><span class="p">,</span>		<span class="cm">/* 0x3A */</span>
	<span class="n">S_TMP6</span><span class="p">,</span>			<span class="cm">/* 0x3B */</span>
	<span class="n">S_KEYINDX_BU</span><span class="p">,</span>		<span class="cm">/* Backup for Key index */</span>
	<span class="n">S_MFGTEST_TMP0</span><span class="p">,</span>		<span class="cm">/* Temp regs used for RX test calculations */</span>
	<span class="n">S_RXESN</span><span class="p">,</span>		<span class="cm">/* Received end sequence number for A-MPDU BA */</span>
	<span class="n">S_STREG6</span><span class="p">,</span>		<span class="cm">/* 0x3F */</span>
<span class="p">};</span>

<span class="cp">#define S_BEACON_INDX	S_OLD_BREM</span>
<span class="cp">#define S_PRS_INDX	S_OLD_CWWIN</span>
<span class="cp">#define S_PHYTYPE	S_SSRC</span>
<span class="cp">#define S_PHYVER	S_SLRC</span>

<span class="cm">/* IHR SLOW_CTRL values */</span>
<span class="cp">#define SLOW_CTRL_PDE		(1 &lt;&lt; 0)</span>
<span class="cp">#define SLOW_CTRL_FD		(1 &lt;&lt; 8)</span>

<span class="cm">/* ucode mac statistic counters in shared memory */</span>
<span class="k">struct</span> <span class="n">macstat</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">txallfrm</span><span class="p">;</span>	<span class="cm">/* 0x80 */</span>
	<span class="n">u16</span> <span class="n">txrtsfrm</span><span class="p">;</span>	<span class="cm">/* 0x82 */</span>
	<span class="n">u16</span> <span class="n">txctsfrm</span><span class="p">;</span>	<span class="cm">/* 0x84 */</span>
	<span class="n">u16</span> <span class="n">txackfrm</span><span class="p">;</span>	<span class="cm">/* 0x86 */</span>
	<span class="n">u16</span> <span class="n">txdnlfrm</span><span class="p">;</span>	<span class="cm">/* 0x88 */</span>
	<span class="n">u16</span> <span class="n">txbcnfrm</span><span class="p">;</span>	<span class="cm">/* 0x8a */</span>
	<span class="n">u16</span> <span class="n">txfunfl</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>	<span class="cm">/* 0x8c - 0x9b */</span>
	<span class="n">u16</span> <span class="n">txtplunfl</span><span class="p">;</span>	<span class="cm">/* 0x9c */</span>
	<span class="n">u16</span> <span class="n">txphyerr</span><span class="p">;</span>	<span class="cm">/* 0x9e */</span>
	<span class="n">u16</span> <span class="n">pktengrxducast</span><span class="p">;</span>	<span class="cm">/* 0xa0 */</span>
	<span class="n">u16</span> <span class="n">pktengrxdmcast</span><span class="p">;</span>	<span class="cm">/* 0xa2 */</span>
	<span class="n">u16</span> <span class="n">rxfrmtoolong</span><span class="p">;</span>	<span class="cm">/* 0xa4 */</span>
	<span class="n">u16</span> <span class="n">rxfrmtooshrt</span><span class="p">;</span>	<span class="cm">/* 0xa6 */</span>
	<span class="n">u16</span> <span class="n">rxinvmachdr</span><span class="p">;</span>	<span class="cm">/* 0xa8 */</span>
	<span class="n">u16</span> <span class="n">rxbadfcs</span><span class="p">;</span>	<span class="cm">/* 0xaa */</span>
	<span class="n">u16</span> <span class="n">rxbadplcp</span><span class="p">;</span>	<span class="cm">/* 0xac */</span>
	<span class="n">u16</span> <span class="n">rxcrsglitch</span><span class="p">;</span>	<span class="cm">/* 0xae */</span>
	<span class="n">u16</span> <span class="n">rxstrt</span><span class="p">;</span>		<span class="cm">/* 0xb0 */</span>
	<span class="n">u16</span> <span class="n">rxdfrmucastmbss</span><span class="p">;</span>	<span class="cm">/* 0xb2 */</span>
	<span class="n">u16</span> <span class="n">rxmfrmucastmbss</span><span class="p">;</span>	<span class="cm">/* 0xb4 */</span>
	<span class="n">u16</span> <span class="n">rxcfrmucast</span><span class="p">;</span>	<span class="cm">/* 0xb6 */</span>
	<span class="n">u16</span> <span class="n">rxrtsucast</span><span class="p">;</span>	<span class="cm">/* 0xb8 */</span>
	<span class="n">u16</span> <span class="n">rxctsucast</span><span class="p">;</span>	<span class="cm">/* 0xba */</span>
	<span class="n">u16</span> <span class="n">rxackucast</span><span class="p">;</span>	<span class="cm">/* 0xbc */</span>
	<span class="n">u16</span> <span class="n">rxdfrmocast</span><span class="p">;</span>	<span class="cm">/* 0xbe */</span>
	<span class="n">u16</span> <span class="n">rxmfrmocast</span><span class="p">;</span>	<span class="cm">/* 0xc0 */</span>
	<span class="n">u16</span> <span class="n">rxcfrmocast</span><span class="p">;</span>	<span class="cm">/* 0xc2 */</span>
	<span class="n">u16</span> <span class="n">rxrtsocast</span><span class="p">;</span>	<span class="cm">/* 0xc4 */</span>
	<span class="n">u16</span> <span class="n">rxctsocast</span><span class="p">;</span>	<span class="cm">/* 0xc6 */</span>
	<span class="n">u16</span> <span class="n">rxdfrmmcast</span><span class="p">;</span>	<span class="cm">/* 0xc8 */</span>
	<span class="n">u16</span> <span class="n">rxmfrmmcast</span><span class="p">;</span>	<span class="cm">/* 0xca */</span>
	<span class="n">u16</span> <span class="n">rxcfrmmcast</span><span class="p">;</span>	<span class="cm">/* 0xcc */</span>
	<span class="n">u16</span> <span class="n">rxbeaconmbss</span><span class="p">;</span>	<span class="cm">/* 0xce */</span>
	<span class="n">u16</span> <span class="n">rxdfrmucastobss</span><span class="p">;</span>	<span class="cm">/* 0xd0 */</span>
	<span class="n">u16</span> <span class="n">rxbeaconobss</span><span class="p">;</span>	<span class="cm">/* 0xd2 */</span>
	<span class="n">u16</span> <span class="n">rxrsptmout</span><span class="p">;</span>	<span class="cm">/* 0xd4 */</span>
	<span class="n">u16</span> <span class="n">bcntxcancl</span><span class="p">;</span>	<span class="cm">/* 0xd6 */</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">rxf0ovfl</span><span class="p">;</span>	<span class="cm">/* 0xda */</span>
	<span class="n">u16</span> <span class="n">rxf1ovfl</span><span class="p">;</span>	<span class="cm">/* 0xdc */</span>
	<span class="n">u16</span> <span class="n">rxf2ovfl</span><span class="p">;</span>	<span class="cm">/* 0xde */</span>
	<span class="n">u16</span> <span class="n">txsfovfl</span><span class="p">;</span>	<span class="cm">/* 0xe0 */</span>
	<span class="n">u16</span> <span class="n">pmqovfl</span><span class="p">;</span>		<span class="cm">/* 0xe2 */</span>
	<span class="n">u16</span> <span class="n">rxcgprqfrm</span><span class="p">;</span>	<span class="cm">/* 0xe4 */</span>
	<span class="n">u16</span> <span class="n">rxcgprsqovfl</span><span class="p">;</span>	<span class="cm">/* 0xe6 */</span>
	<span class="n">u16</span> <span class="n">txcgprsfail</span><span class="p">;</span>	<span class="cm">/* 0xe8 */</span>
	<span class="n">u16</span> <span class="n">txcgprssuc</span><span class="p">;</span>	<span class="cm">/* 0xea */</span>
	<span class="n">u16</span> <span class="n">prs_timeout</span><span class="p">;</span>	<span class="cm">/* 0xec */</span>
	<span class="n">u16</span> <span class="n">rxnack</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">frmscons</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">txnack</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">txglitch_nack</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">txburst</span><span class="p">;</span>		<span class="cm">/* 0xf6 # tx bursts */</span>
	<span class="n">u16</span> <span class="n">bphy_rxcrsglitch</span><span class="p">;</span>	<span class="cm">/* bphy rx crs glitch */</span>
	<span class="n">u16</span> <span class="n">phywatchdog</span><span class="p">;</span>	<span class="cm">/* 0xfa # of phy watchdog events */</span>
	<span class="n">u16</span> <span class="n">PAD</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">bphy_badplcp</span><span class="p">;</span>	<span class="cm">/* bphy bad plcp */</span>
<span class="p">};</span>

<span class="cm">/* dot11 core-specific control flags */</span>
<span class="cp">#define	SICF_PCLKE		0x0004	</span><span class="cm">/* PHY clock enable */</span><span class="cp"></span>
<span class="cp">#define	SICF_PRST		0x0008	</span><span class="cm">/* PHY reset */</span><span class="cp"></span>
<span class="cp">#define	SICF_MPCLKE		0x0010	</span><span class="cm">/* MAC PHY clockcontrol enable */</span><span class="cp"></span>
<span class="cp">#define	SICF_FREF		0x0020	</span><span class="cm">/* PLL FreqRefSelect */</span><span class="cp"></span>
<span class="cm">/* NOTE: the following bw bits only apply when the core is attached</span>
<span class="cm"> * to a NPHY</span>
<span class="cm"> */</span>
<span class="cp">#define	SICF_BWMASK		0x00c0	</span><span class="cm">/* phy clock mask (b6 &amp; b7) */</span><span class="cp"></span>
<span class="cp">#define	SICF_BW40		0x0080	</span><span class="cm">/* 40MHz BW (160MHz phyclk) */</span><span class="cp"></span>
<span class="cp">#define	SICF_BW20		0x0040	</span><span class="cm">/* 20MHz BW (80MHz phyclk) */</span><span class="cp"></span>
<span class="cp">#define	SICF_BW10		0x0000	</span><span class="cm">/* 10MHz BW (40MHz phyclk) */</span><span class="cp"></span>
<span class="cp">#define	SICF_GMODE		0x2000	</span><span class="cm">/* gmode enable */</span><span class="cp"></span>

<span class="cm">/* dot11 core-specific status flags */</span>
<span class="cp">#define	SISF_2G_PHY		0x0001	</span><span class="cm">/* 2.4G capable phy */</span><span class="cp"></span>
<span class="cp">#define	SISF_5G_PHY		0x0002	</span><span class="cm">/* 5G capable phy */</span><span class="cp"></span>
<span class="cp">#define	SISF_FCLKA		0x0004	</span><span class="cm">/* FastClkAvailable */</span><span class="cp"></span>
<span class="cp">#define	SISF_DB_PHY		0x0008	</span><span class="cm">/* Dualband phy */</span><span class="cp"></span>

<span class="cm">/* === End of MAC reg, Beginning of PHY(b/a/g/n) reg === */</span>
<span class="cm">/* radio and LPPHY regs are separated */</span>

<span class="cp">#define	BPHY_REG_OFT_BASE	0x0</span>
<span class="cm">/* offsets for indirect access to bphy registers */</span>
<span class="cp">#define	BPHY_BB_CONFIG		0x01</span>
<span class="cp">#define	BPHY_ADCBIAS		0x02</span>
<span class="cp">#define	BPHY_ANACORE		0x03</span>
<span class="cp">#define	BPHY_PHYCRSTH		0x06</span>
<span class="cp">#define	BPHY_TEST		0x0a</span>
<span class="cp">#define	BPHY_PA_TX_TO		0x10</span>
<span class="cp">#define	BPHY_SYNTH_DC_TO	0x11</span>
<span class="cp">#define	BPHY_PA_TX_TIME_UP	0x12</span>
<span class="cp">#define	BPHY_RX_FLTR_TIME_UP	0x13</span>
<span class="cp">#define	BPHY_TX_POWER_OVERRIDE	0x14</span>
<span class="cp">#define	BPHY_RF_OVERRIDE	0x15</span>
<span class="cp">#define	BPHY_RF_TR_LOOKUP1	0x16</span>
<span class="cp">#define	BPHY_RF_TR_LOOKUP2	0x17</span>
<span class="cp">#define	BPHY_COEFFS		0x18</span>
<span class="cp">#define	BPHY_PLL_OUT		0x19</span>
<span class="cp">#define	BPHY_REFRESH_MAIN	0x1a</span>
<span class="cp">#define	BPHY_REFRESH_TO0	0x1b</span>
<span class="cp">#define	BPHY_REFRESH_TO1	0x1c</span>
<span class="cp">#define	BPHY_RSSI_TRESH		0x20</span>
<span class="cp">#define	BPHY_IQ_TRESH_HH	0x21</span>
<span class="cp">#define	BPHY_IQ_TRESH_H		0x22</span>
<span class="cp">#define	BPHY_IQ_TRESH_L		0x23</span>
<span class="cp">#define	BPHY_IQ_TRESH_LL	0x24</span>
<span class="cp">#define	BPHY_GAIN		0x25</span>
<span class="cp">#define	BPHY_LNA_GAIN_RANGE	0x26</span>
<span class="cp">#define	BPHY_JSSI		0x27</span>
<span class="cp">#define	BPHY_TSSI_CTL		0x28</span>
<span class="cp">#define	BPHY_TSSI		0x29</span>
<span class="cp">#define	BPHY_TR_LOSS_CTL	0x2a</span>
<span class="cp">#define	BPHY_LO_LEAKAGE		0x2b</span>
<span class="cp">#define	BPHY_LO_RSSI_ACC	0x2c</span>
<span class="cp">#define	BPHY_LO_IQMAG_ACC	0x2d</span>
<span class="cp">#define	BPHY_TX_DC_OFF1		0x2e</span>
<span class="cp">#define	BPHY_TX_DC_OFF2		0x2f</span>
<span class="cp">#define	BPHY_PEAK_CNT_THRESH	0x30</span>
<span class="cp">#define	BPHY_FREQ_OFFSET	0x31</span>
<span class="cp">#define	BPHY_DIVERSITY_CTL	0x32</span>
<span class="cp">#define	BPHY_PEAK_ENERGY_LO	0x33</span>
<span class="cp">#define	BPHY_PEAK_ENERGY_HI	0x34</span>
<span class="cp">#define	BPHY_SYNC_CTL		0x35</span>
<span class="cp">#define	BPHY_TX_PWR_CTRL	0x36</span>
<span class="cp">#define BPHY_TX_EST_PWR		0x37</span>
<span class="cp">#define	BPHY_STEP		0x38</span>
<span class="cp">#define	BPHY_WARMUP		0x39</span>
<span class="cp">#define	BPHY_LMS_CFF_READ	0x3a</span>
<span class="cp">#define	BPHY_LMS_COEFF_I	0x3b</span>
<span class="cp">#define	BPHY_LMS_COEFF_Q	0x3c</span>
<span class="cp">#define	BPHY_SIG_POW		0x3d</span>
<span class="cp">#define	BPHY_RFDC_CANCEL_CTL	0x3e</span>
<span class="cp">#define	BPHY_HDR_TYPE		0x40</span>
<span class="cp">#define	BPHY_SFD_TO		0x41</span>
<span class="cp">#define	BPHY_SFD_CTL		0x42</span>
<span class="cp">#define	BPHY_DEBUG		0x43</span>
<span class="cp">#define	BPHY_RX_DELAY_COMP	0x44</span>
<span class="cp">#define	BPHY_CRS_DROP_TO	0x45</span>
<span class="cp">#define	BPHY_SHORT_SFD_NZEROS	0x46</span>
<span class="cp">#define	BPHY_DSSS_COEFF1	0x48</span>
<span class="cp">#define	BPHY_DSSS_COEFF2	0x49</span>
<span class="cp">#define	BPHY_CCK_COEFF1		0x4a</span>
<span class="cp">#define	BPHY_CCK_COEFF2		0x4b</span>
<span class="cp">#define	BPHY_TR_CORR		0x4c</span>
<span class="cp">#define	BPHY_ANGLE_SCALE	0x4d</span>
<span class="cp">#define	BPHY_TX_PWR_BASE_IDX	0x4e</span>
<span class="cp">#define	BPHY_OPTIONAL_MODES2	0x4f</span>
<span class="cp">#define	BPHY_CCK_LMS_STEP	0x50</span>
<span class="cp">#define	BPHY_BYPASS		0x51</span>
<span class="cp">#define	BPHY_CCK_DELAY_LONG	0x52</span>
<span class="cp">#define	BPHY_CCK_DELAY_SHORT	0x53</span>
<span class="cp">#define	BPHY_PPROC_CHAN_DELAY	0x54</span>
<span class="cp">#define	BPHY_DDFS_ENABLE	0x58</span>
<span class="cp">#define	BPHY_PHASE_SCALE	0x59</span>
<span class="cp">#define	BPHY_FREQ_CONTROL	0x5a</span>
<span class="cp">#define	BPHY_LNA_GAIN_RANGE_10	0x5b</span>
<span class="cp">#define	BPHY_LNA_GAIN_RANGE_32	0x5c</span>
<span class="cp">#define	BPHY_OPTIONAL_MODES	0x5d</span>
<span class="cp">#define	BPHY_RX_STATUS2		0x5e</span>
<span class="cp">#define	BPHY_RX_STATUS3		0x5f</span>
<span class="cp">#define	BPHY_DAC_CONTROL	0x60</span>
<span class="cp">#define	BPHY_ANA11G_FILT_CTRL	0x62</span>
<span class="cp">#define	BPHY_REFRESH_CTRL	0x64</span>
<span class="cp">#define	BPHY_RF_OVERRIDE2	0x65</span>
<span class="cp">#define	BPHY_SPUR_CANCEL_CTRL	0x66</span>
<span class="cp">#define	BPHY_FINE_DIGIGAIN_CTRL	0x67</span>
<span class="cp">#define	BPHY_RSSI_LUT		0x88</span>
<span class="cp">#define	BPHY_RSSI_LUT_END	0xa7</span>
<span class="cp">#define	BPHY_TSSI_LUT		0xa8</span>
<span class="cp">#define	BPHY_TSSI_LUT_END	0xc7</span>
<span class="cp">#define	BPHY_TSSI2PWR_LUT	0x380</span>
<span class="cp">#define	BPHY_TSSI2PWR_LUT_END	0x39f</span>
<span class="cp">#define	BPHY_LOCOMP_LUT		0x3a0</span>
<span class="cp">#define	BPHY_LOCOMP_LUT_END	0x3bf</span>
<span class="cp">#define	BPHY_TXGAIN_LUT		0x3c0</span>
<span class="cp">#define	BPHY_TXGAIN_LUT_END	0x3ff</span>

<span class="cm">/* Bits in BB_CONFIG: */</span>
<span class="cp">#define	PHY_BBC_ANT_MASK	0x0180</span>
<span class="cp">#define	PHY_BBC_ANT_SHIFT	7</span>
<span class="cp">#define	BB_DARWIN		0x1000</span>
<span class="cp">#define BBCFG_RESETCCA		0x4000</span>
<span class="cp">#define BBCFG_RESETRX		0x8000</span>

<span class="cm">/* Bits in phytest(0x0a): */</span>
<span class="cp">#define	TST_DDFS		0x2000</span>
<span class="cp">#define	TST_TXFILT1		0x0800</span>
<span class="cp">#define	TST_UNSCRAM		0x0400</span>
<span class="cp">#define	TST_CARR_SUPP		0x0200</span>
<span class="cp">#define	TST_DC_COMP_LOOP	0x0100</span>
<span class="cp">#define	TST_LOOPBACK		0x0080</span>
<span class="cp">#define	TST_TXFILT0		0x0040</span>
<span class="cp">#define	TST_TXTEST_ENABLE	0x0020</span>
<span class="cp">#define	TST_TXTEST_RATE		0x0018</span>
<span class="cp">#define	TST_TXTEST_PHASE	0x0007</span>

<span class="cm">/* phytest txTestRate values */</span>
<span class="cp">#define	TST_TXTEST_RATE_1MBPS	0</span>
<span class="cp">#define	TST_TXTEST_RATE_2MBPS	1</span>
<span class="cp">#define	TST_TXTEST_RATE_5_5MBPS	2</span>
<span class="cp">#define	TST_TXTEST_RATE_11MBPS	3</span>
<span class="cp">#define	TST_TXTEST_RATE_SHIFT	3</span>

<span class="cp">#define SHM_BYT_CNT	0x2	</span><span class="cm">/* IHR location */</span><span class="cp"></span>
<span class="cp">#define MAX_BYT_CNT	0x600	</span><span class="cm">/* Maximum frame len */</span><span class="cp"></span>

<span class="k">struct</span> <span class="n">d11cnt</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">txfrag</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">txmulti</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">txfail</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">txretry</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">txretrie</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rxdup</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">txrts</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">txnocts</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">txnoack</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rxfrag</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rxmulti</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rxcrc</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">txfrmsnt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rxundec</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#endif				</span><span class="cm">/* _BRCM_D11_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
