[p GLOBOPT AUTOSTATIC IEEE_DBL IEEE_FLT PIC14 PICREGULAR PICMID ]
[d version 1.1 ]
[d edition pro ]
[d chip 16F877A ]
[d frameptr 0 ]
"5 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c90\common\__lldiv.c
[v ___lldiv __lldiv `(ul  1 e 4 0 ]
"10 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c90\common\sprcadd.c
[v ___fladd __fladd `(d  1 e 4 0 ]
"4 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c90\common\Umul8_16.c
[v __Umul8_16 _Umul8_16 `(ui  1 e 2 0 ]
"6 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c90\pic\__eeprom.c
[v ___eecpymem __eecpymem `(v  1 e 1 0 ]
"39
[v ___memcpyee __memcpyee `(v  1 e 1 0 ]
"34 C:\Users\Mamdouh\MPLABXProjects\TEST_SERIAL_ARDUINO.X\newmain.c
[v _UART_Init UART_Init `(v  1 e 1 0 ]
"43
[v _UART_TxChar UART_TxChar `(v  1 e 1 0 ]
"68
[v _UART_RxChar UART_RxChar `(uc  1 e 1 0 ]
"74
[v _main main `(i  1 e 2 0 ]
"964 C:/Program Files/Microchip/MPLABX/v5.50/packs/Microchip/PIC16Fxxx_DFP/1.2.33/xc8\pic\include\proc\pic16f877a.h
[v _RCSTA RCSTA `VEuc  1 e 1 @24 ]
"1059
[v _TXREG TXREG `VEuc  1 e 1 @25 ]
"1066
[v _RCREG RCREG `VEuc  1 e 1 @26 ]
"1437
[v _TRISC TRISC `VEuc  1 e 1 @135 ]
"1999
[v _TXSTA TXSTA `VEuc  1 e 1 @152 ]
"2080
[v _SPBRG SPBRG `VEuc  1 e 1 @153 ]
"2743
[v _RCIF RCIF `VEb  1 e 0 @101 ]
"3016
[v _TRMT TRMT `VEb  1 e 0 @1217 ]
"3037
[v _TXIF TXIF `VEb  1 e 0 @100 ]
"74 C:\Users\Mamdouh\MPLABXProjects\TEST_SERIAL_ARDUINO.X\newmain.c
[v _main main `(i  1 e 2 0 ]
{
"76
[v main@a a `[3]uc  1 a 3 7 ]
[v main@i i `uc  1 a 1 11 ]
"77
[v main@ch ch `uc  1 a 1 10 ]
"76
[v main@F860 F860 `[3]uc  1 s 3 F860 ]
"90
} 0
"43
[v _UART_TxChar UART_TxChar `(v  1 e 1 0 ]
{
[v UART_TxChar@ch ch `uc  1 a 1 wreg ]
[v UART_TxChar@ch ch `uc  1 a 1 wreg ]
[v UART_TxChar@ch ch `uc  1 a 1 0 ]
"58
} 0
"68
[v _UART_RxChar UART_RxChar `(uc  1 e 1 0 ]
{
"73
} 0
"34
[v _UART_Init UART_Init `(v  1 e 1 0 ]
{
[v UART_Init@baudRate baudRate `i  1 p 2 0 ]
"40
} 0
"5 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c90\common\__lldiv.c
[v ___lldiv __lldiv `(ul  1 e 4 0 ]
{
"10
[v ___lldiv@quotient quotient `ul  1 a 4 9 ]
"11
[v ___lldiv@counter counter `uc  1 a 1 13 ]
"5
[v ___lldiv@divisor divisor `ul  1 p 4 0 ]
[v ___lldiv@dividend dividend `ul  1 p 4 4 ]
"30
} 0
