AArch64 LB+ctrlisbs
"DpCtrlIsbdW Rfe DpCtrlIsbdW Rfe"
Cycle=Rfe DpCtrlIsbdW Rfe DpCtrlIsbdW
Relax=
Safe=Rfe DpCtrlIsbdW
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Rf
Orig=DpCtrlIsbdW Rfe DpCtrlIsbdW Rfe
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=x;
}
 P0           | P1           ;
 LDR W0,[X1]  | LDR W0,[X1]  ;
 CBNZ W0,LC00 | CBNZ W0,LC01 ;
 LC00:        | LC01:        ;
 ISB          | ISB          ;
 MOV W2,#1    | MOV W2,#1    ;
 STR W2,[X3]  | STR W2,[X3]  ;
exists
(0:X0=1 /\ 1:X0=1)
