<stg><name>Sobel.1</name>


<trans_list>

<trans id="8" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="3" op_4_bw="4" op_5_bw="3" op_6_bw="2" op_7_bw="3" op_8_bw="5" op_9_bw="5" op_10_bw="4" op_11_bw="5" op_12_bw="6" op_13_bw="6" op_14_bw="5" op_15_bw="3" op_16_bw="5" op_17_bw="5" op_18_bw="4" op_19_bw="2" op_20_bw="4" op_21_bw="4" op_22_bw="4">
<![CDATA[
:2  call fastcc void @Filter2D(i8* %p_src_data_stream_V, i8* %p_dst_data_stream_V, i3 -4, i4 -6, i3 -4, i2 -1, i3 -2, i5 -12, i5 -8, i4 -2, i5 0, i6 0, i6 0, i5 0, i3 2, i5 8, i5 12, i4 2, i2 1, i4 4, i4 6, i4 4)

]]></Node>
<StgValue><ssdm name="call_ln2619"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="4" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str356, i32 0, i32 0, [1 x i8]* @p_str357, [1 x i8]* @p_str358, [1 x i8]* @p_str359, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str360, [1 x i8]* @p_str361)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str342, i32 0, i32 0, [1 x i8]* @p_str343, [1 x i8]* @p_str344, [1 x i8]* @p_str345, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str346, [1 x i8]* @p_str347)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="3" op_4_bw="4" op_5_bw="3" op_6_bw="2" op_7_bw="3" op_8_bw="5" op_9_bw="5" op_10_bw="4" op_11_bw="5" op_12_bw="6" op_13_bw="6" op_14_bw="5" op_15_bw="3" op_16_bw="5" op_17_bw="5" op_18_bw="4" op_19_bw="2" op_20_bw="4" op_21_bw="4" op_22_bw="4">
<![CDATA[
:2  call fastcc void @Filter2D(i8* %p_src_data_stream_V, i8* %p_dst_data_stream_V, i3 -4, i4 -6, i3 -4, i2 -1, i3 -2, i5 -12, i5 -8, i4 -2, i5 0, i6 0, i6 0, i5 0, i3 2, i5 8, i5 12, i4 2, i2 1, i4 4, i4 6, i4 4)

]]></Node>
<StgValue><ssdm name="call_ln2619"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0">
<![CDATA[
:3  ret void

]]></Node>
<StgValue><ssdm name="ret_ln2628"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
