Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Sun Mar 30 14:27:21 2025
| Host             : SKY-20200103SKM running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.532        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.432        |
| Device Static (W)        | 0.100        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 82.6         |
| Junction Temperature (C) | 27.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.016 |        7 |       --- |             --- |
| Slice Logic             |     0.095 |    96072 |       --- |             --- |
|   LUT as Logic          |     0.087 |    46791 |     63400 |           73.80 |
|   CARRY4                |     0.006 |     5394 |     15850 |           34.03 |
|   F7/F8 Muxes           |     0.001 |     4684 |     63400 |            7.39 |
|   Register              |    <0.001 |    24016 |    126800 |           18.94 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register |    <0.001 |      116 |     19000 |            0.61 |
|   Others                |     0.000 |      242 |       --- |             --- |
| Signals                 |     0.146 |    84742 |       --- |             --- |
| Block RAM               |     0.016 |     36.5 |       135 |           27.04 |
| MMCM                    |     0.085 |        1 |         6 |           16.67 |
| DSPs                    |     0.041 |      240 |       240 |          100.00 |
| I/O                     |     0.034 |       79 |       210 |           37.62 |
| Static Power            |     0.100 |          |           |                 |
| Total                   |     0.532 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.329 |       0.312 |      0.017 |
| Vccaux    |       1.800 |     0.066 |       0.048 |      0.018 |
| Vcco33    |       3.300 |     0.013 |       0.009 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-----------------------------------+-----------------+
| Clock              | Domain                            | Constraint (ns) |
+--------------------+-----------------------------------+-----------------+
| clk_out1_clk_wiz_0 | clock_gen/inst/clk_out1_clk_wiz_0 |            40.0 |
| clk_out2_clk_wiz_0 | clock_gen/inst/clk_out2_clk_wiz_0 |            41.7 |
| clkfbout_clk_wiz_0 | clock_gen/inst/clkfbout_clk_wiz_0 |            10.0 |
| sys_clk_pin        | i_top_clk                         |            10.0 |
| sys_clk_pin        | i_top_clk_IBUF_BUFG               |            10.0 |
+--------------------+-----------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| top                             |     0.432 |
|   OV7670_cam                    |     0.007 |
|     cam_pixels                  |     0.003 |
|     configure_cam               |     0.003 |
|       OV7670_config             |     0.001 |
|       SCCB_HERE                 |     0.001 |
|   clock_gen                     |     0.085 |
|     inst                        |     0.085 |
|   cnn_interface                 |     0.224 |
|     conv_layer_1                |     0.002 |
|     conv_layer_2                |     0.004 |
|     conv_layer_3                |     0.003 |
|     dense_L1                    |     0.029 |
|     dense_L2                    |     0.174 |
|     padding_bram_to_conv1       |     0.005 |
|     padding_maxp1_to_conv2      |     0.003 |
|     padding_maxp2_to_conv3      |     0.001 |
|   display_interface             |     0.051 |
|     mem_control                 |     0.006 |
|     segmentation                |     0.022 |
|     vga_timing_signals          |     0.020 |
|   looping_for_all_seven_chars   |     0.002 |
|     seven_seg_display_interface |     0.002 |
|   pixel_memory                  |     0.020 |
+---------------------------------+-----------+


