{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.7783,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.015203,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0217047,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0193885,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0141851,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0193885,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.342688,
	"finish__clock__skew__setup": 0.117647,
	"finish__clock__skew__hold": 0.117647,
	"finish__timing__drv__max_slew_limit": 0.0158172,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.00234888,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0558286,
	"finish__power__switching__total": 0.0954792,
	"finish__power__leakage__total": 3.85167e-08,
	"finish__power__total": 0.151308,
	"finish__design__io": 388,
	"finish__design__die__area": 434571,
	"finish__design__core__area": 427310,
	"finish__design__instance__count": 17853,
	"finish__design__instance__area": 120253,
	"finish__design__instance__count__stdcell": 17853,
	"finish__design__instance__area__stdcell": 120253,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.281418,
	"finish__design__instance__utilization__stdcell": 0.281418
}