 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : top
Version: S-2021.06
Date   : Fri Apr 29 17:05:14 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: NCCOM   Library: tcbn45gsbwptc

  Startpoint: node3/y6_relu_p4_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node2/mul3_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node3/y6_relu_p4_reg[0]/CP (DFKCNQD1BWP)                0.00       0.00 r
  node3/y6_relu_p4_reg[0]/Q (DFKCNQD1BWP)                 0.06       0.06 r
  U2541/Z (XOR2D0BWP)                                     0.06 *     0.11 r
  U5545/ZN (OAI22D4BWP)                                   0.04 *     0.15 f
  node2/mul3_out_reg[0]/CN (DFKCNQD1BWP)                  0.00 *     0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node2/mul3_out_reg[0]/CP (DFKCNQD1BWP)                  0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node3/y6_relu_p4_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node2/mul7_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node3/y6_relu_p4_reg[0]/CP (DFKCNQD1BWP)                0.00       0.00 r
  node3/y6_relu_p4_reg[0]/Q (DFKCNQD1BWP)                 0.06       0.06 r
  U2541/Z (XOR2D0BWP)                                     0.06 *     0.11 r
  U5545/ZN (OAI22D4BWP)                                   0.04 *     0.15 f
  node2/mul7_out_reg[0]/CN (DFKCNQD1BWP)                  0.00 *     0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node2/mul7_out_reg[0]/CP (DFKCNQD1BWP)                  0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node2/y4_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node2/y4_relu_p4_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node2/y4_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.00 r
  node2/y4_p3_reg[12]/Q (DFKCNQD1BWP)                     0.05       0.05 r
  U27/ZN (CKND0BWP)                                       0.03 *     0.08 f
  U246/Z (BUFFD1BWP)                                      0.07 *     0.15 f
  node2/y4_relu_p4_reg[6]/CN (DFKCNQD1BWP)                0.00 *     0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node2/y4_relu_p4_reg[6]/CP (DFKCNQD1BWP)                0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node2/y4_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node2/y4_relu_p4_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node2/y4_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.00 r
  node2/y4_p3_reg[12]/Q (DFKCNQD1BWP)                     0.05       0.05 r
  U27/ZN (CKND0BWP)                                       0.03 *     0.08 f
  U246/Z (BUFFD1BWP)                                      0.07 *     0.15 f
  node2/y4_relu_p4_reg[7]/CN (DFKCNQD1BWP)                0.00 *     0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node2/y4_relu_p4_reg[7]/CP (DFKCNQD1BWP)                0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node2/y4_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node2/y4_relu_p4_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node2/y4_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.00 r
  node2/y4_p3_reg[12]/Q (DFKCNQD1BWP)                     0.05       0.05 r
  U27/ZN (CKND0BWP)                                       0.03 *     0.08 f
  U246/Z (BUFFD1BWP)                                      0.07 *     0.15 f
  node2/y4_relu_p4_reg[8]/CN (DFKCNQD1BWP)                0.00 *     0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node2/y4_relu_p4_reg[8]/CP (DFKCNQD1BWP)                0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node3/y4_relu_p4_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node3/mul5_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node3/y4_relu_p4_reg[0]/CP (DFKCNQD1BWP)                0.00       0.00 r
  node3/y4_relu_p4_reg[0]/Q (DFKCNQD1BWP)                 0.06       0.06 r
  U1481/Z (XOR2D0BWP)                                     0.05 *     0.11 r
  U5559/ZN (OAI22D2BWP)                                   0.04 *     0.15 f
  node3/mul5_out_reg[0]/D (DFKCNQD1BWP)                   0.00 *     0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node3/mul5_out_reg[0]/CP (DFKCNQD1BWP)                  0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node3/y4_relu_p4_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node3/mul1_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node3/y4_relu_p4_reg[0]/CP (DFKCNQD1BWP)                0.00       0.00 r
  node3/y4_relu_p4_reg[0]/Q (DFKCNQD1BWP)                 0.06       0.06 r
  U1481/Z (XOR2D0BWP)                                     0.05 *     0.11 r
  U5559/ZN (OAI22D2BWP)                                   0.04 *     0.15 f
  node3/mul1_out_reg[0]/D (DFKCNQD1BWP)                   0.00 *     0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node3/mul1_out_reg[0]/CP (DFKCNQD1BWP)                  0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node2/y4_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node2/y4_relu_p4_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node2/y4_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.00 r
  node2/y4_p3_reg[12]/Q (DFKCNQD1BWP)                     0.05       0.05 r
  U27/ZN (CKND0BWP)                                       0.03 *     0.08 f
  U246/Z (BUFFD1BWP)                                      0.07 *     0.15 f
  node2/y4_relu_p4_reg[5]/CN (DFKCNQD1BWP)                0.00 *     0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node2/y4_relu_p4_reg[5]/CP (DFKCNQD1BWP)                0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node3/y5_p3_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node3/y5_relu_p4_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node3/y5_p3_reg[3]/CP (DFKCNQD1BWP)                     0.00       0.00 r
  node3/y5_p3_reg[3]/Q (DFKCNQD1BWP)                      0.06       0.06 f
  U5399/Z (DEL150D1BWP)                                   0.10 *     0.16 f
  node3/y5_relu_p4_reg[3]/D (DFKCNQD1BWP)                 0.00 *     0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node3/y5_relu_p4_reg[3]/CP (DFKCNQD1BWP)                0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node2/y4_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node2/y4_relu_p4_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node2/y4_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.00 r
  node2/y4_p3_reg[12]/Q (DFKCNQD1BWP)                     0.05       0.05 r
  U27/ZN (CKND0BWP)                                       0.03 *     0.08 f
  U246/Z (BUFFD1BWP)                                      0.07 *     0.15 f
  node2/y4_relu_p4_reg[4]/CN (DFKCNQD1BWP)                0.00 *     0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node2/y4_relu_p4_reg[4]/CP (DFKCNQD1BWP)                0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node2/y4_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node2/y4_relu_p4_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node2/y4_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.00 r
  node2/y4_p3_reg[12]/Q (DFKCNQD1BWP)                     0.05       0.05 r
  U27/ZN (CKND0BWP)                                       0.03 *     0.08 f
  U246/Z (BUFFD1BWP)                                      0.07 *     0.15 f
  node2/y4_relu_p4_reg[9]/CN (DFKCNQD1BWP)                0.00 *     0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node2/y4_relu_p4_reg[9]/CP (DFKCNQD1BWP)                0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node2/y4_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node2/y4_relu_p4_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node2/y4_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.00 r
  node2/y4_p3_reg[12]/Q (DFKCNQD1BWP)                     0.05       0.05 r
  U27/ZN (CKND0BWP)                                       0.03 *     0.08 f
  U246/Z (BUFFD1BWP)                                      0.07 *     0.15 f
  node2/y4_relu_p4_reg[3]/CN (DFKCNQD1BWP)                0.00 *     0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node2/y4_relu_p4_reg[3]/CP (DFKCNQD1BWP)                0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node2/y4_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node2/y4_relu_p4_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node2/y4_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.00 r
  node2/y4_p3_reg[12]/Q (DFKCNQD1BWP)                     0.05       0.05 r
  U27/ZN (CKND0BWP)                                       0.03 *     0.08 f
  U246/Z (BUFFD1BWP)                                      0.07 *     0.15 f
  node2/y4_relu_p4_reg[10]/CN (DFKCNQD1BWP)               0.00 *     0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node2/y4_relu_p4_reg[10]/CP (DFKCNQD1BWP)               0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node2/y4_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node2/y4_relu_p4_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node2/y4_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.00 r
  node2/y4_p3_reg[12]/Q (DFKCNQD1BWP)                     0.05       0.05 r
  U27/ZN (CKND0BWP)                                       0.03 *     0.08 f
  U246/Z (BUFFD1BWP)                                      0.07 *     0.15 f
  node2/y4_relu_p4_reg[0]/CN (DFKCNQD1BWP)                0.00 *     0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node2/y4_relu_p4_reg[0]/CP (DFKCNQD1BWP)                0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node2/y4_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node2/y4_relu_p4_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node2/y4_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.00 r
  node2/y4_p3_reg[12]/Q (DFKCNQD1BWP)                     0.05       0.05 r
  U27/ZN (CKND0BWP)                                       0.03 *     0.08 f
  U246/Z (BUFFD1BWP)                                      0.07 *     0.15 f
  node2/y4_relu_p4_reg[11]/CN (DFKCNQD1BWP)               0.00 *     0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node2/y4_relu_p4_reg[11]/CP (DFKCNQD1BWP)               0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node2/y4_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node2/y4_relu_p4_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node2/y4_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.00 r
  node2/y4_p3_reg[12]/Q (DFKCNQD1BWP)                     0.05       0.05 r
  U27/ZN (CKND0BWP)                                       0.03 *     0.08 f
  U246/Z (BUFFD1BWP)                                      0.07 *     0.15 f
  node2/y4_relu_p4_reg[2]/CN (DFKCNQD1BWP)                0.00 *     0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node2/y4_relu_p4_reg[2]/CP (DFKCNQD1BWP)                0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node2/y4_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node2/y4_relu_p4_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node2/y4_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.00 r
  node2/y4_p3_reg[12]/Q (DFKCNQD1BWP)                     0.05       0.05 r
  U27/ZN (CKND0BWP)                                       0.03 *     0.08 f
  U246/Z (BUFFD1BWP)                                      0.07 *     0.15 f
  node2/y4_relu_p4_reg[1]/CN (DFKCNQD1BWP)                0.00 *     0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node2/y4_relu_p4_reg[1]/CP (DFKCNQD1BWP)                0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node1/y5_p3_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/y5_relu_p4_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node1/y5_p3_reg[0]/CP (DFKCNQD1BWP)                     0.00       0.00 r
  node1/y5_p3_reg[0]/Q (DFKCNQD1BWP)                      0.06       0.06 f
  U5479/Z (DEL150D1BWP)                                   0.10 *     0.16 f
  node1/y5_relu_p4_reg[0]/D (DFKCNQD1BWP)                 0.00 *     0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node1/y5_relu_p4_reg[0]/CP (DFKCNQD1BWP)                0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node3/y5_p3_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node3/y5_relu_p4_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node3/y5_p3_reg[6]/CP (DFKCNQD1BWP)                     0.00       0.00 r
  node3/y5_p3_reg[6]/Q (DFKCNQD1BWP)                      0.06       0.06 f
  U5393/Z (DEL150D1BWP)                                   0.10 *     0.16 f
  node3/y5_relu_p4_reg[6]/D (DFKCNQD1BWP)                 0.00 *     0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node3/y5_relu_p4_reg[6]/CP (DFKCNQD1BWP)                0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node1/y4_p3_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/y4_relu_p4_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node1/y4_p3_reg[4]/CP (DFKCNQD1BWP)                     0.00       0.00 r
  node1/y4_p3_reg[4]/Q (DFKCNQD1BWP)                      0.06       0.06 f
  U5472/Z (DEL150D1BWP)                                   0.10 *     0.16 f
  node1/y4_relu_p4_reg[4]/D (DFKCNQD1BWP)                 0.00 *     0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node1/y4_relu_p4_reg[4]/CP (DFKCNQD1BWP)                0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
