#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55a49bf5d5a0 .scope module, "shiftreg_testbench" "shiftreg_testbench" 2 1;
 .timescale 0 0;
P_0x55a49bf5d720 .param/l "n" 0 2 2, +C4<00000000000000000000000000000100>;
v0x55a49bf7dda0_0 .var "CLK", 0 0;
v0x55a49bf7de60_0 .var "EN", 0 0;
v0x55a49bf7df30_0 .net "Q", 3 0, v0x55a49bf7db40_0;  1 drivers
v0x55a49bf7e030_0 .var "in", 0 0;
S_0x55a49bf5d7c0 .scope module, "s1" "shiftreg" 2 5, 3 1 0, S_0x55a49bf5d5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EN"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /OUTPUT 4 "Q"
P_0x55a49bf5d990 .param/l "n" 0 3 2, +C4<00000000000000000000000000000100>;
v0x55a49bf5da60_0 .net "CLK", 0 0, v0x55a49bf7dda0_0;  1 drivers
v0x55a49bf7da80_0 .net "EN", 0 0, v0x55a49bf7de60_0;  1 drivers
v0x55a49bf7db40_0 .var "Q", 3 0;
v0x55a49bf7dc30_0 .net "in", 0 0, v0x55a49bf7e030_0;  1 drivers
E_0x55a49bf57350 .event posedge, v0x55a49bf5da60_0;
    .scope S_0x55a49bf5d7c0;
T_0 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55a49bf7db40_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x55a49bf5d7c0;
T_1 ;
    %wait E_0x55a49bf57350;
    %load/vec4 v0x55a49bf7da80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55a49bf7dc30_0;
    %load/vec4 v0x55a49bf7db40_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a49bf7db40_0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55a49bf5d5a0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a49bf7dda0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55a49bf5d5a0;
T_3 ;
    %delay 2, 0;
    %load/vec4 v0x55a49bf7dda0_0;
    %inv;
    %store/vec4 v0x55a49bf7dda0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55a49bf5d5a0;
T_4 ;
    %vpi_call 2 8 "$monitor", $time, " EN=%b in= %b Q=%b", v0x55a49bf7de60_0, v0x55a49bf7e030_0, v0x55a49bf7df30_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55a49bf5d5a0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a49bf7e030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a49bf7de60_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a49bf7e030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a49bf7de60_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a49bf7e030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a49bf7de60_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a49bf7e030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a49bf7de60_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 15 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "shiftreg_testbench.v";
    "shiftreg.v";
