{"flexible hardware software co design for scalable elliptic curve cryptography for low resource applications": {"filter": "Header Section", "author": ["Mohamed N. Hassan", "Mohammed Benaissa", "Anastasios Kanakis"]}, "a pipelined camellia architecture for compact hardware implementation": {"filter": "Header Section", "author": ["Elif Bilge Kavun", "Tolga Yalcin"]}, "area optimized h 264 intra prediction architecture for 1080p hd resolution": {"filter": "Header Section", "author": ["Jimit Shah", "K. S. Raghunandan", "Kuruvilla Varghese"]}, "exploring algorithmic trading in reconfigurable hardware": {"filter": "Header Section", "author": ["Stephen Wray", "Wayne Luk", "Peter R. Pietzuch"]}, "implementing decimal floating point arithmetic through binary some suggestions": {"filter": "Header Section", "author": ["Nicolas Brisebarre", "Nicolas Louvet", "Erik Martin-Dorel", "Jean-Michel Muller", "Adrien Panhaleux", "Milos D. Ercegovac"]}, "potential of using block floating point arithmetic in asip based gnss receivers": {"filter": "Header Section", "author": ["E. Tasdemir", "Gotz Kappen", "Tobias G. Noll"]}, "customizing controller instruction sets for application specific architectures": {"filter": "Header Section", "author": ["Jian Li", "David Dickin", "Lesley Shannon"]}, "a new approach in on line task scheduling for reconfigurable computing systems": {"filter": "Header Section", "author": ["Maisam Mansub Bassiri", "Hadi Shahriar Shahhoseini"]}, "hardware assisted middleware acceleration of garbage collection operations": {"filter": "Header Section", "author": ["Jie Tang", "Shaoshan Liu", "Zhimin Gu", "Xiao-Feng Li", "Jean-Luc Gaudiot"]}, "convergence of design and fabrication technologies a key enabler for hw sw integration": {"filter": "Header Section", "author": ["Ahmed Amine Jerraya"]}, "comparing the robustness of fault tolerant enhancements when applied to lookup tables and random logic for nano computing": {"filter": "Manual Removal", "author": ["Yocheved Dotan", "Orgad Chen", "Gil Katz"]}, "general purpose fpga platform for efficient encryption and hashing": {"filter": "Header Section", "author": ["Jakub Szefer", "Yu-Yuan Chen", "Ruby B. Lee"]}, "an efficient computation model for coarse grained reconfigurable architectures and its applications to a reconfigurable computer": {"filter": "Header Section", "author": ["Oguzhan Atak", "Abdullah Atalar"]}, "memoryless rns to binary converters for the 2n1 1 2n 2n 1 moduli set": {"filter": "Header Section", "author": ["Kazeem Alagbe Gbolagade", "George Razvan Voicu", "Sorin Dan Cotofana"]}, "a compact fpga based architecture for elliptic curve cryptography over prime fields": {"filter": "Header Section", "author": ["Jo Vliegen", "Nele Mentens", "Jan Genoe", "An Braeken", "Serge Kubera", "Abdellah Touhafi", "Ingrid Verbauwhede"]}, "loop transformations for interface based hierarchies in sdf graphs": {"filter": "Header Section", "author": ["Jonathan Piat", "Shuvra S. Bhattacharyya", "Mickael Raulet"]}, "deadlock avoidance for streaming applications with split join structure two case studies": {"filter": "Header Section", "author": ["Peng Li", "Kunal Agrawal", "Jeremy Buhler", "Roger D. Chamberlain", "Joseph M. Lancaster"]}, "function flattening for lease based information leak free systems": {"filter": "Header Section", "author": ["Xun Li", "Mohit Tiwari", "Timothy Sherwood", "Frederic T. Chong"]}, "the light at the end of the cmos tunnel": {"filter": "Header Section", "author": ["Sani R. Nassif"]}, "code generation for hardware accelerated aes": {"filter": "Header Section", "author": ["Raymond Manley", "Paul Magrath", "David Gregg"]}, "optimizing ddr sdram communications at c level for automatically generated hardware accelerators an experience with the altera c2h hls tool": {"filter": "Header Section", "author": ["Christophe Alias", "Alain Darte", "Alexandru Plesco"]}}