Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Aug 22 15:47:32 2017
| Host         : PC-SEBAQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Final_Project_timing_summary_routed.rpt -rpx Final_Project_timing_summary_routed.rpx
| Design       : Final_Project
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.582        0.000                      0                  620        0.128        0.000                      0                  620        3.000        0.000                       0                   273  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 6.098}      12.195          82.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        3.582        0.000                      0                  616        0.128        0.000                      0                  616        5.598        0.000                       0                   269  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       10.552        0.000                      0                    4        0.419        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.598ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.582ns  (required time - arrival time)
  Source:                 interfaz_seba_inst/driver_vga/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/reset_inst/menu_character_position_x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.958ns  (logic 1.750ns (21.990%)  route 6.208ns (78.010%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 10.753 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         1.713    -0.827    interfaz_seba_inst/driver_vga/clk_out1
    SLICE_X85Y142        FDRE                                         r  interfaz_seba_inst/driver_vga/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  interfaz_seba_inst/driver_vga/hc_reg[4]/Q
                         net (fo=39, routed)          1.046     0.675    interfaz_seba_inst/driver_vga/hc[4]
    SLICE_X85Y144        LUT4 (Prop_lut4_I1_O)        0.124     0.799 f  interfaz_seba_inst/driver_vga/menu_character_position_x[5]_i_26/O
                         net (fo=1, routed)           0.645     1.444    interfaz_seba_inst/driver_vga/menu_character_position_x[5]_i_26_n_0
    SLICE_X85Y143        LUT6 (Prop_lut6_I4_O)        0.124     1.568 r  interfaz_seba_inst/driver_vga/menu_character_position_x[5]_i_15/O
                         net (fo=48, routed)          0.702     2.270    interfaz_seba_inst/driver_vga/hc_visible1
    SLICE_X85Y144        LUT3 (Prop_lut3_I2_O)        0.118     2.388 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_8/O
                         net (fo=9, routed)           1.315     3.703    interfaz_seba_inst/driver_vga/hc_visible[5]
    SLICE_X80Y143        LUT5 (Prop_lut5_I1_O)        0.352     4.055 f  interfaz_seba_inst/driver_vga/push_menu_minimat_x[0]_i_5/O
                         net (fo=1, routed)           0.469     4.525    interfaz_seba_inst/driver_vga/push_menu_minimat_x[0]_i_5_n_0
    SLICE_X80Y143        LUT6 (Prop_lut6_I3_O)        0.328     4.853 f  interfaz_seba_inst/driver_vga/push_menu_minimat_x[0]_i_2/O
                         net (fo=7, routed)           0.747     5.599    interfaz_seba_inst/reset_inst/hc_reg[7]
    SLICE_X77Y141        LUT6 (Prop_lut6_I0_O)        0.124     5.723 r  interfaz_seba_inst/reset_inst/contador_pixels_horizontales[4]_i_3__0/O
                         net (fo=19, routed)          0.608     6.332    interfaz_seba_inst/reset_inst/reset_inst/
    SLICE_X77Y139        LUT3 (Prop_lut3_I1_O)        0.124     6.456 r  interfaz_seba_inst/reset_inst/menu_character_position_x[5]_i_1__2/O
                         net (fo=6, routed)           0.675     7.131    interfaz_seba_inst/reset_inst/menu_character_position_x[5]_i_1__2_n_0
    SLICE_X78Y136        FDRE                                         r  interfaz_seba_inst/reset_inst/menu_character_position_x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         1.579    10.753    interfaz_seba_inst/reset_inst/clk_out1
    SLICE_X78Y136        FDRE                                         r  interfaz_seba_inst/reset_inst/menu_character_position_x_reg[3]/C
                         clock pessimism              0.560    11.313    
                         clock uncertainty           -0.076    11.237    
    SLICE_X78Y136        FDRE (Setup_fdre_C_R)       -0.524    10.713    interfaz_seba_inst/reset_inst/menu_character_position_x_reg[3]
  -------------------------------------------------------------------
                         required time                         10.713    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                  3.582    

Slack (MET) :             3.582ns  (required time - arrival time)
  Source:                 interfaz_seba_inst/driver_vga/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/reset_inst/menu_character_position_x_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.958ns  (logic 1.750ns (21.990%)  route 6.208ns (78.010%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 10.753 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         1.713    -0.827    interfaz_seba_inst/driver_vga/clk_out1
    SLICE_X85Y142        FDRE                                         r  interfaz_seba_inst/driver_vga/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  interfaz_seba_inst/driver_vga/hc_reg[4]/Q
                         net (fo=39, routed)          1.046     0.675    interfaz_seba_inst/driver_vga/hc[4]
    SLICE_X85Y144        LUT4 (Prop_lut4_I1_O)        0.124     0.799 f  interfaz_seba_inst/driver_vga/menu_character_position_x[5]_i_26/O
                         net (fo=1, routed)           0.645     1.444    interfaz_seba_inst/driver_vga/menu_character_position_x[5]_i_26_n_0
    SLICE_X85Y143        LUT6 (Prop_lut6_I4_O)        0.124     1.568 r  interfaz_seba_inst/driver_vga/menu_character_position_x[5]_i_15/O
                         net (fo=48, routed)          0.702     2.270    interfaz_seba_inst/driver_vga/hc_visible1
    SLICE_X85Y144        LUT3 (Prop_lut3_I2_O)        0.118     2.388 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_8/O
                         net (fo=9, routed)           1.315     3.703    interfaz_seba_inst/driver_vga/hc_visible[5]
    SLICE_X80Y143        LUT5 (Prop_lut5_I1_O)        0.352     4.055 f  interfaz_seba_inst/driver_vga/push_menu_minimat_x[0]_i_5/O
                         net (fo=1, routed)           0.469     4.525    interfaz_seba_inst/driver_vga/push_menu_minimat_x[0]_i_5_n_0
    SLICE_X80Y143        LUT6 (Prop_lut6_I3_O)        0.328     4.853 f  interfaz_seba_inst/driver_vga/push_menu_minimat_x[0]_i_2/O
                         net (fo=7, routed)           0.747     5.599    interfaz_seba_inst/reset_inst/hc_reg[7]
    SLICE_X77Y141        LUT6 (Prop_lut6_I0_O)        0.124     5.723 r  interfaz_seba_inst/reset_inst/contador_pixels_horizontales[4]_i_3__0/O
                         net (fo=19, routed)          0.608     6.332    interfaz_seba_inst/reset_inst/reset_inst/
    SLICE_X77Y139        LUT3 (Prop_lut3_I1_O)        0.124     6.456 r  interfaz_seba_inst/reset_inst/menu_character_position_x[5]_i_1__2/O
                         net (fo=6, routed)           0.675     7.131    interfaz_seba_inst/reset_inst/menu_character_position_x[5]_i_1__2_n_0
    SLICE_X78Y136        FDRE                                         r  interfaz_seba_inst/reset_inst/menu_character_position_x_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         1.579    10.753    interfaz_seba_inst/reset_inst/clk_out1
    SLICE_X78Y136        FDRE                                         r  interfaz_seba_inst/reset_inst/menu_character_position_x_reg[4]/C
                         clock pessimism              0.560    11.313    
                         clock uncertainty           -0.076    11.237    
    SLICE_X78Y136        FDRE (Setup_fdre_C_R)       -0.524    10.713    interfaz_seba_inst/reset_inst/menu_character_position_x_reg[4]
  -------------------------------------------------------------------
                         required time                         10.713    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                  3.582    

Slack (MET) :             3.582ns  (required time - arrival time)
  Source:                 interfaz_seba_inst/driver_vga/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/reset_inst/menu_character_position_x_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.958ns  (logic 1.750ns (21.990%)  route 6.208ns (78.010%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 10.753 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         1.713    -0.827    interfaz_seba_inst/driver_vga/clk_out1
    SLICE_X85Y142        FDRE                                         r  interfaz_seba_inst/driver_vga/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  interfaz_seba_inst/driver_vga/hc_reg[4]/Q
                         net (fo=39, routed)          1.046     0.675    interfaz_seba_inst/driver_vga/hc[4]
    SLICE_X85Y144        LUT4 (Prop_lut4_I1_O)        0.124     0.799 f  interfaz_seba_inst/driver_vga/menu_character_position_x[5]_i_26/O
                         net (fo=1, routed)           0.645     1.444    interfaz_seba_inst/driver_vga/menu_character_position_x[5]_i_26_n_0
    SLICE_X85Y143        LUT6 (Prop_lut6_I4_O)        0.124     1.568 r  interfaz_seba_inst/driver_vga/menu_character_position_x[5]_i_15/O
                         net (fo=48, routed)          0.702     2.270    interfaz_seba_inst/driver_vga/hc_visible1
    SLICE_X85Y144        LUT3 (Prop_lut3_I2_O)        0.118     2.388 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_8/O
                         net (fo=9, routed)           1.315     3.703    interfaz_seba_inst/driver_vga/hc_visible[5]
    SLICE_X80Y143        LUT5 (Prop_lut5_I1_O)        0.352     4.055 f  interfaz_seba_inst/driver_vga/push_menu_minimat_x[0]_i_5/O
                         net (fo=1, routed)           0.469     4.525    interfaz_seba_inst/driver_vga/push_menu_minimat_x[0]_i_5_n_0
    SLICE_X80Y143        LUT6 (Prop_lut6_I3_O)        0.328     4.853 f  interfaz_seba_inst/driver_vga/push_menu_minimat_x[0]_i_2/O
                         net (fo=7, routed)           0.747     5.599    interfaz_seba_inst/reset_inst/hc_reg[7]
    SLICE_X77Y141        LUT6 (Prop_lut6_I0_O)        0.124     5.723 r  interfaz_seba_inst/reset_inst/contador_pixels_horizontales[4]_i_3__0/O
                         net (fo=19, routed)          0.608     6.332    interfaz_seba_inst/reset_inst/reset_inst/
    SLICE_X77Y139        LUT3 (Prop_lut3_I1_O)        0.124     6.456 r  interfaz_seba_inst/reset_inst/menu_character_position_x[5]_i_1__2/O
                         net (fo=6, routed)           0.675     7.131    interfaz_seba_inst/reset_inst/menu_character_position_x[5]_i_1__2_n_0
    SLICE_X78Y136        FDRE                                         r  interfaz_seba_inst/reset_inst/menu_character_position_x_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         1.579    10.753    interfaz_seba_inst/reset_inst/clk_out1
    SLICE_X78Y136        FDRE                                         r  interfaz_seba_inst/reset_inst/menu_character_position_x_reg[5]/C
                         clock pessimism              0.560    11.313    
                         clock uncertainty           -0.076    11.237    
    SLICE_X78Y136        FDRE (Setup_fdre_C_R)       -0.524    10.713    interfaz_seba_inst/reset_inst/menu_character_position_x_reg[5]
  -------------------------------------------------------------------
                         required time                         10.713    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                  3.582    

Slack (MET) :             3.677ns  (required time - arrival time)
  Source:                 interfaz_seba_inst/driver_vga/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/reset_inst/menu_character_position_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.958ns  (logic 1.750ns (21.990%)  route 6.208ns (78.010%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 10.753 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         1.713    -0.827    interfaz_seba_inst/driver_vga/clk_out1
    SLICE_X85Y142        FDRE                                         r  interfaz_seba_inst/driver_vga/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  interfaz_seba_inst/driver_vga/hc_reg[4]/Q
                         net (fo=39, routed)          1.046     0.675    interfaz_seba_inst/driver_vga/hc[4]
    SLICE_X85Y144        LUT4 (Prop_lut4_I1_O)        0.124     0.799 f  interfaz_seba_inst/driver_vga/menu_character_position_x[5]_i_26/O
                         net (fo=1, routed)           0.645     1.444    interfaz_seba_inst/driver_vga/menu_character_position_x[5]_i_26_n_0
    SLICE_X85Y143        LUT6 (Prop_lut6_I4_O)        0.124     1.568 r  interfaz_seba_inst/driver_vga/menu_character_position_x[5]_i_15/O
                         net (fo=48, routed)          0.702     2.270    interfaz_seba_inst/driver_vga/hc_visible1
    SLICE_X85Y144        LUT3 (Prop_lut3_I2_O)        0.118     2.388 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_8/O
                         net (fo=9, routed)           1.315     3.703    interfaz_seba_inst/driver_vga/hc_visible[5]
    SLICE_X80Y143        LUT5 (Prop_lut5_I1_O)        0.352     4.055 f  interfaz_seba_inst/driver_vga/push_menu_minimat_x[0]_i_5/O
                         net (fo=1, routed)           0.469     4.525    interfaz_seba_inst/driver_vga/push_menu_minimat_x[0]_i_5_n_0
    SLICE_X80Y143        LUT6 (Prop_lut6_I3_O)        0.328     4.853 f  interfaz_seba_inst/driver_vga/push_menu_minimat_x[0]_i_2/O
                         net (fo=7, routed)           0.747     5.599    interfaz_seba_inst/reset_inst/hc_reg[7]
    SLICE_X77Y141        LUT6 (Prop_lut6_I0_O)        0.124     5.723 r  interfaz_seba_inst/reset_inst/contador_pixels_horizontales[4]_i_3__0/O
                         net (fo=19, routed)          0.608     6.332    interfaz_seba_inst/reset_inst/reset_inst/
    SLICE_X77Y139        LUT3 (Prop_lut3_I1_O)        0.124     6.456 r  interfaz_seba_inst/reset_inst/menu_character_position_x[5]_i_1__2/O
                         net (fo=6, routed)           0.675     7.131    interfaz_seba_inst/reset_inst/menu_character_position_x[5]_i_1__2_n_0
    SLICE_X79Y136        FDRE                                         r  interfaz_seba_inst/reset_inst/menu_character_position_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         1.579    10.753    interfaz_seba_inst/reset_inst/clk_out1
    SLICE_X79Y136        FDRE                                         r  interfaz_seba_inst/reset_inst/menu_character_position_x_reg[0]/C
                         clock pessimism              0.560    11.313    
                         clock uncertainty           -0.076    11.237    
    SLICE_X79Y136        FDRE (Setup_fdre_C_R)       -0.429    10.808    interfaz_seba_inst/reset_inst/menu_character_position_x_reg[0]
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                  3.677    

Slack (MET) :             3.677ns  (required time - arrival time)
  Source:                 interfaz_seba_inst/driver_vga/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/reset_inst/menu_character_position_x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.958ns  (logic 1.750ns (21.990%)  route 6.208ns (78.010%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 10.753 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         1.713    -0.827    interfaz_seba_inst/driver_vga/clk_out1
    SLICE_X85Y142        FDRE                                         r  interfaz_seba_inst/driver_vga/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  interfaz_seba_inst/driver_vga/hc_reg[4]/Q
                         net (fo=39, routed)          1.046     0.675    interfaz_seba_inst/driver_vga/hc[4]
    SLICE_X85Y144        LUT4 (Prop_lut4_I1_O)        0.124     0.799 f  interfaz_seba_inst/driver_vga/menu_character_position_x[5]_i_26/O
                         net (fo=1, routed)           0.645     1.444    interfaz_seba_inst/driver_vga/menu_character_position_x[5]_i_26_n_0
    SLICE_X85Y143        LUT6 (Prop_lut6_I4_O)        0.124     1.568 r  interfaz_seba_inst/driver_vga/menu_character_position_x[5]_i_15/O
                         net (fo=48, routed)          0.702     2.270    interfaz_seba_inst/driver_vga/hc_visible1
    SLICE_X85Y144        LUT3 (Prop_lut3_I2_O)        0.118     2.388 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_8/O
                         net (fo=9, routed)           1.315     3.703    interfaz_seba_inst/driver_vga/hc_visible[5]
    SLICE_X80Y143        LUT5 (Prop_lut5_I1_O)        0.352     4.055 f  interfaz_seba_inst/driver_vga/push_menu_minimat_x[0]_i_5/O
                         net (fo=1, routed)           0.469     4.525    interfaz_seba_inst/driver_vga/push_menu_minimat_x[0]_i_5_n_0
    SLICE_X80Y143        LUT6 (Prop_lut6_I3_O)        0.328     4.853 f  interfaz_seba_inst/driver_vga/push_menu_minimat_x[0]_i_2/O
                         net (fo=7, routed)           0.747     5.599    interfaz_seba_inst/reset_inst/hc_reg[7]
    SLICE_X77Y141        LUT6 (Prop_lut6_I0_O)        0.124     5.723 r  interfaz_seba_inst/reset_inst/contador_pixels_horizontales[4]_i_3__0/O
                         net (fo=19, routed)          0.608     6.332    interfaz_seba_inst/reset_inst/reset_inst/
    SLICE_X77Y139        LUT3 (Prop_lut3_I1_O)        0.124     6.456 r  interfaz_seba_inst/reset_inst/menu_character_position_x[5]_i_1__2/O
                         net (fo=6, routed)           0.675     7.131    interfaz_seba_inst/reset_inst/menu_character_position_x[5]_i_1__2_n_0
    SLICE_X79Y136        FDRE                                         r  interfaz_seba_inst/reset_inst/menu_character_position_x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         1.579    10.753    interfaz_seba_inst/reset_inst/clk_out1
    SLICE_X79Y136        FDRE                                         r  interfaz_seba_inst/reset_inst/menu_character_position_x_reg[1]/C
                         clock pessimism              0.560    11.313    
                         clock uncertainty           -0.076    11.237    
    SLICE_X79Y136        FDRE (Setup_fdre_C_R)       -0.429    10.808    interfaz_seba_inst/reset_inst/menu_character_position_x_reg[1]
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                  3.677    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 interfaz_seba_inst/driver_vga/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/reset_inst/menu_character_position_x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.947ns  (logic 1.750ns (22.020%)  route 6.197ns (77.980%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 10.754 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         1.713    -0.827    interfaz_seba_inst/driver_vga/clk_out1
    SLICE_X85Y142        FDRE                                         r  interfaz_seba_inst/driver_vga/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  interfaz_seba_inst/driver_vga/hc_reg[4]/Q
                         net (fo=39, routed)          1.046     0.675    interfaz_seba_inst/driver_vga/hc[4]
    SLICE_X85Y144        LUT4 (Prop_lut4_I1_O)        0.124     0.799 f  interfaz_seba_inst/driver_vga/menu_character_position_x[5]_i_26/O
                         net (fo=1, routed)           0.645     1.444    interfaz_seba_inst/driver_vga/menu_character_position_x[5]_i_26_n_0
    SLICE_X85Y143        LUT6 (Prop_lut6_I4_O)        0.124     1.568 r  interfaz_seba_inst/driver_vga/menu_character_position_x[5]_i_15/O
                         net (fo=48, routed)          0.702     2.270    interfaz_seba_inst/driver_vga/hc_visible1
    SLICE_X85Y144        LUT3 (Prop_lut3_I2_O)        0.118     2.388 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_8/O
                         net (fo=9, routed)           1.315     3.703    interfaz_seba_inst/driver_vga/hc_visible[5]
    SLICE_X80Y143        LUT5 (Prop_lut5_I1_O)        0.352     4.055 f  interfaz_seba_inst/driver_vga/push_menu_minimat_x[0]_i_5/O
                         net (fo=1, routed)           0.469     4.525    interfaz_seba_inst/driver_vga/push_menu_minimat_x[0]_i_5_n_0
    SLICE_X80Y143        LUT6 (Prop_lut6_I3_O)        0.328     4.853 f  interfaz_seba_inst/driver_vga/push_menu_minimat_x[0]_i_2/O
                         net (fo=7, routed)           0.747     5.599    interfaz_seba_inst/reset_inst/hc_reg[7]
    SLICE_X77Y141        LUT6 (Prop_lut6_I0_O)        0.124     5.723 r  interfaz_seba_inst/reset_inst/contador_pixels_horizontales[4]_i_3__0/O
                         net (fo=19, routed)          0.608     6.332    interfaz_seba_inst/reset_inst/reset_inst/
    SLICE_X77Y139        LUT3 (Prop_lut3_I1_O)        0.124     6.456 r  interfaz_seba_inst/reset_inst/menu_character_position_x[5]_i_1__2/O
                         net (fo=6, routed)           0.665     7.120    interfaz_seba_inst/reset_inst/menu_character_position_x[5]_i_1__2_n_0
    SLICE_X79Y137        FDRE                                         r  interfaz_seba_inst/reset_inst/menu_character_position_x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         1.580    10.754    interfaz_seba_inst/reset_inst/clk_out1
    SLICE_X79Y137        FDRE                                         r  interfaz_seba_inst/reset_inst/menu_character_position_x_reg[2]/C
                         clock pessimism              0.560    11.314    
                         clock uncertainty           -0.076    11.238    
    SLICE_X79Y137        FDRE (Setup_fdre_C_R)       -0.429    10.809    interfaz_seba_inst/reset_inst/menu_character_position_x_reg[2]
  -------------------------------------------------------------------
                         required time                         10.809    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.704ns  (required time - arrival time)
  Source:                 interfaz_seba_inst/driver_vga/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/reset_inst/pixel_x_to_show_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.839ns  (logic 1.750ns (22.325%)  route 6.089ns (77.675%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 10.755 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         1.713    -0.827    interfaz_seba_inst/driver_vga/clk_out1
    SLICE_X85Y142        FDRE                                         r  interfaz_seba_inst/driver_vga/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  interfaz_seba_inst/driver_vga/hc_reg[4]/Q
                         net (fo=39, routed)          1.046     0.675    interfaz_seba_inst/driver_vga/hc[4]
    SLICE_X85Y144        LUT4 (Prop_lut4_I1_O)        0.124     0.799 f  interfaz_seba_inst/driver_vga/menu_character_position_x[5]_i_26/O
                         net (fo=1, routed)           0.645     1.444    interfaz_seba_inst/driver_vga/menu_character_position_x[5]_i_26_n_0
    SLICE_X85Y143        LUT6 (Prop_lut6_I4_O)        0.124     1.568 r  interfaz_seba_inst/driver_vga/menu_character_position_x[5]_i_15/O
                         net (fo=48, routed)          0.702     2.270    interfaz_seba_inst/driver_vga/hc_visible1
    SLICE_X85Y144        LUT3 (Prop_lut3_I2_O)        0.118     2.388 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_8/O
                         net (fo=9, routed)           1.315     3.703    interfaz_seba_inst/driver_vga/hc_visible[5]
    SLICE_X80Y143        LUT5 (Prop_lut5_I1_O)        0.352     4.055 f  interfaz_seba_inst/driver_vga/push_menu_minimat_x[0]_i_5/O
                         net (fo=1, routed)           0.469     4.525    interfaz_seba_inst/driver_vga/push_menu_minimat_x[0]_i_5_n_0
    SLICE_X80Y143        LUT6 (Prop_lut6_I3_O)        0.328     4.853 f  interfaz_seba_inst/driver_vga/push_menu_minimat_x[0]_i_2/O
                         net (fo=7, routed)           0.747     5.599    interfaz_seba_inst/reset_inst/hc_reg[7]
    SLICE_X77Y141        LUT6 (Prop_lut6_I0_O)        0.124     5.723 r  interfaz_seba_inst/reset_inst/contador_pixels_horizontales[4]_i_3__0/O
                         net (fo=19, routed)          0.464     6.188    interfaz_seba_inst/reset_inst/reset_inst/
    SLICE_X77Y139        LUT2 (Prop_lut2_I1_O)        0.124     6.312 r  interfaz_seba_inst/reset_inst/push_menu_minimat_x[7]_i_1__1/O
                         net (fo=10, routed)          0.700     7.012    interfaz_seba_inst/reset_inst/push_menu_minimat_x[7]_i_1__1_n_0
    SLICE_X78Y138        FDRE                                         r  interfaz_seba_inst/reset_inst/pixel_x_to_show_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         1.581    10.755    interfaz_seba_inst/reset_inst/clk_out1
    SLICE_X78Y138        FDRE                                         r  interfaz_seba_inst/reset_inst/pixel_x_to_show_reg[0]/C
                         clock pessimism              0.560    11.315    
                         clock uncertainty           -0.076    11.239    
    SLICE_X78Y138        FDRE (Setup_fdre_C_R)       -0.524    10.715    interfaz_seba_inst/reset_inst/pixel_x_to_show_reg[0]
  -------------------------------------------------------------------
                         required time                         10.715    
                         arrival time                          -7.012    
  -------------------------------------------------------------------
                         slack                                  3.704    

Slack (MET) :             3.704ns  (required time - arrival time)
  Source:                 interfaz_seba_inst/driver_vga/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/reset_inst/pixel_x_to_show_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.839ns  (logic 1.750ns (22.325%)  route 6.089ns (77.675%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 10.755 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         1.713    -0.827    interfaz_seba_inst/driver_vga/clk_out1
    SLICE_X85Y142        FDRE                                         r  interfaz_seba_inst/driver_vga/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  interfaz_seba_inst/driver_vga/hc_reg[4]/Q
                         net (fo=39, routed)          1.046     0.675    interfaz_seba_inst/driver_vga/hc[4]
    SLICE_X85Y144        LUT4 (Prop_lut4_I1_O)        0.124     0.799 f  interfaz_seba_inst/driver_vga/menu_character_position_x[5]_i_26/O
                         net (fo=1, routed)           0.645     1.444    interfaz_seba_inst/driver_vga/menu_character_position_x[5]_i_26_n_0
    SLICE_X85Y143        LUT6 (Prop_lut6_I4_O)        0.124     1.568 r  interfaz_seba_inst/driver_vga/menu_character_position_x[5]_i_15/O
                         net (fo=48, routed)          0.702     2.270    interfaz_seba_inst/driver_vga/hc_visible1
    SLICE_X85Y144        LUT3 (Prop_lut3_I2_O)        0.118     2.388 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_8/O
                         net (fo=9, routed)           1.315     3.703    interfaz_seba_inst/driver_vga/hc_visible[5]
    SLICE_X80Y143        LUT5 (Prop_lut5_I1_O)        0.352     4.055 f  interfaz_seba_inst/driver_vga/push_menu_minimat_x[0]_i_5/O
                         net (fo=1, routed)           0.469     4.525    interfaz_seba_inst/driver_vga/push_menu_minimat_x[0]_i_5_n_0
    SLICE_X80Y143        LUT6 (Prop_lut6_I3_O)        0.328     4.853 f  interfaz_seba_inst/driver_vga/push_menu_minimat_x[0]_i_2/O
                         net (fo=7, routed)           0.747     5.599    interfaz_seba_inst/reset_inst/hc_reg[7]
    SLICE_X77Y141        LUT6 (Prop_lut6_I0_O)        0.124     5.723 r  interfaz_seba_inst/reset_inst/contador_pixels_horizontales[4]_i_3__0/O
                         net (fo=19, routed)          0.464     6.188    interfaz_seba_inst/reset_inst/reset_inst/
    SLICE_X77Y139        LUT2 (Prop_lut2_I1_O)        0.124     6.312 r  interfaz_seba_inst/reset_inst/push_menu_minimat_x[7]_i_1__1/O
                         net (fo=10, routed)          0.700     7.012    interfaz_seba_inst/reset_inst/push_menu_minimat_x[7]_i_1__1_n_0
    SLICE_X78Y138        FDRE                                         r  interfaz_seba_inst/reset_inst/pixel_x_to_show_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         1.581    10.755    interfaz_seba_inst/reset_inst/clk_out1
    SLICE_X78Y138        FDRE                                         r  interfaz_seba_inst/reset_inst/pixel_x_to_show_reg[1]/C
                         clock pessimism              0.560    11.315    
                         clock uncertainty           -0.076    11.239    
    SLICE_X78Y138        FDRE (Setup_fdre_C_R)       -0.524    10.715    interfaz_seba_inst/reset_inst/pixel_x_to_show_reg[1]
  -------------------------------------------------------------------
                         required time                         10.715    
                         arrival time                          -7.012    
  -------------------------------------------------------------------
                         slack                                  3.704    

Slack (MET) :             3.704ns  (required time - arrival time)
  Source:                 interfaz_seba_inst/driver_vga/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/reset_inst/pixel_x_to_show_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.839ns  (logic 1.750ns (22.325%)  route 6.089ns (77.675%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 10.755 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         1.713    -0.827    interfaz_seba_inst/driver_vga/clk_out1
    SLICE_X85Y142        FDRE                                         r  interfaz_seba_inst/driver_vga/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  interfaz_seba_inst/driver_vga/hc_reg[4]/Q
                         net (fo=39, routed)          1.046     0.675    interfaz_seba_inst/driver_vga/hc[4]
    SLICE_X85Y144        LUT4 (Prop_lut4_I1_O)        0.124     0.799 f  interfaz_seba_inst/driver_vga/menu_character_position_x[5]_i_26/O
                         net (fo=1, routed)           0.645     1.444    interfaz_seba_inst/driver_vga/menu_character_position_x[5]_i_26_n_0
    SLICE_X85Y143        LUT6 (Prop_lut6_I4_O)        0.124     1.568 r  interfaz_seba_inst/driver_vga/menu_character_position_x[5]_i_15/O
                         net (fo=48, routed)          0.702     2.270    interfaz_seba_inst/driver_vga/hc_visible1
    SLICE_X85Y144        LUT3 (Prop_lut3_I2_O)        0.118     2.388 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_8/O
                         net (fo=9, routed)           1.315     3.703    interfaz_seba_inst/driver_vga/hc_visible[5]
    SLICE_X80Y143        LUT5 (Prop_lut5_I1_O)        0.352     4.055 f  interfaz_seba_inst/driver_vga/push_menu_minimat_x[0]_i_5/O
                         net (fo=1, routed)           0.469     4.525    interfaz_seba_inst/driver_vga/push_menu_minimat_x[0]_i_5_n_0
    SLICE_X80Y143        LUT6 (Prop_lut6_I3_O)        0.328     4.853 f  interfaz_seba_inst/driver_vga/push_menu_minimat_x[0]_i_2/O
                         net (fo=7, routed)           0.747     5.599    interfaz_seba_inst/reset_inst/hc_reg[7]
    SLICE_X77Y141        LUT6 (Prop_lut6_I0_O)        0.124     5.723 r  interfaz_seba_inst/reset_inst/contador_pixels_horizontales[4]_i_3__0/O
                         net (fo=19, routed)          0.464     6.188    interfaz_seba_inst/reset_inst/reset_inst/
    SLICE_X77Y139        LUT2 (Prop_lut2_I1_O)        0.124     6.312 r  interfaz_seba_inst/reset_inst/push_menu_minimat_x[7]_i_1__1/O
                         net (fo=10, routed)          0.700     7.012    interfaz_seba_inst/reset_inst/push_menu_minimat_x[7]_i_1__1_n_0
    SLICE_X78Y138        FDRE                                         r  interfaz_seba_inst/reset_inst/pixel_x_to_show_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         1.581    10.755    interfaz_seba_inst/reset_inst/clk_out1
    SLICE_X78Y138        FDRE                                         r  interfaz_seba_inst/reset_inst/pixel_x_to_show_reg[2]/C
                         clock pessimism              0.560    11.315    
                         clock uncertainty           -0.076    11.239    
    SLICE_X78Y138        FDRE (Setup_fdre_C_R)       -0.524    10.715    interfaz_seba_inst/reset_inst/pixel_x_to_show_reg[2]
  -------------------------------------------------------------------
                         required time                         10.715    
                         arrival time                          -7.012    
  -------------------------------------------------------------------
                         slack                                  3.704    

Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 interfaz_seba_inst/driver_vga/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/reset_inst/push_menu_minimat_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.594ns  (logic 1.350ns (17.777%)  route 6.244ns (82.223%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 10.758 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         1.713    -0.827    interfaz_seba_inst/driver_vga/clk_out1
    SLICE_X85Y142        FDRE                                         r  interfaz_seba_inst/driver_vga/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  interfaz_seba_inst/driver_vga/hc_reg[4]/Q
                         net (fo=39, routed)          1.046     0.675    interfaz_seba_inst/driver_vga/hc[4]
    SLICE_X85Y144        LUT4 (Prop_lut4_I1_O)        0.124     0.799 f  interfaz_seba_inst/driver_vga/menu_character_position_x[5]_i_26/O
                         net (fo=1, routed)           0.645     1.444    interfaz_seba_inst/driver_vga/menu_character_position_x[5]_i_26_n_0
    SLICE_X85Y143        LUT6 (Prop_lut6_I4_O)        0.124     1.568 r  interfaz_seba_inst/driver_vga/menu_character_position_x[5]_i_15/O
                         net (fo=48, routed)          0.682     2.251    interfaz_seba_inst/driver_vga/hc_visible1
    SLICE_X82Y145        LUT4 (Prop_lut4_I3_O)        0.124     2.375 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_4/O
                         net (fo=18, routed)          1.317     3.691    interfaz_seba_inst/driver_vga/hc_visible[6]
    SLICE_X83Y145        LUT6 (Prop_lut6_I1_O)        0.124     3.815 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_8__1/O
                         net (fo=1, routed)           0.495     4.310    interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_8__1_n_0
    SLICE_X82Y145        LUT6 (Prop_lut6_I0_O)        0.124     4.434 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_7/O
                         net (fo=1, routed)           0.804     5.238    interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_7_n_0
    SLICE_X80Y142        LUT6 (Prop_lut6_I4_O)        0.124     5.362 r  interfaz_seba_inst/driver_vga/contador_pixels_verticales[4]_i_1__0/O
                         net (fo=8, routed)           0.764     6.126    interfaz_seba_inst/driver_vga/contador_pixels_verticales_reg[4]
    SLICE_X80Y139        LUT3 (Prop_lut3_I1_O)        0.150     6.276 r  interfaz_seba_inst/driver_vga/push_menu_minimat_y[7]_i_1__1/O
                         net (fo=7, routed)           0.492     6.767    interfaz_seba_inst/reset_inst/contador_pixels_verticales_reg[4]_0
    SLICE_X80Y138        FDRE                                         r  interfaz_seba_inst/reset_inst/push_menu_minimat_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         1.584    10.758    interfaz_seba_inst/reset_inst/clk_out1
    SLICE_X80Y138        FDRE                                         r  interfaz_seba_inst/reset_inst/push_menu_minimat_y_reg[4]/C
                         clock pessimism              0.560    11.318    
                         clock uncertainty           -0.076    11.242    
    SLICE_X80Y138        FDRE (Setup_fdre_C_R)       -0.728    10.514    interfaz_seba_inst/reset_inst/push_menu_minimat_y_reg[4]
  -------------------------------------------------------------------
                         required time                         10.514    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                  3.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 interfaz_seba_inst/reset_inst/push_menu_minimat_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/reset_inst/push_menu_minimat_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         0.594    -0.570    interfaz_seba_inst/reset_inst/clk_out1
    SLICE_X81Y138        FDRE                                         r  interfaz_seba_inst/reset_inst/push_menu_minimat_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  interfaz_seba_inst/reset_inst/push_menu_minimat_y_reg[5]/Q
                         net (fo=4, routed)           0.076    -0.353    interfaz_seba_inst/reset_inst/push_menu_minimat_y_reg_n_0_[5]
    SLICE_X80Y138        LUT6 (Prop_lut6_I4_O)        0.045    -0.308 r  interfaz_seba_inst/reset_inst/push_menu_minimat_y[7]_i_3__2/O
                         net (fo=1, routed)           0.000    -0.308    interfaz_seba_inst/reset_inst/push_menu_minimat_y[7]_i_3__2_n_0
    SLICE_X80Y138        FDRE                                         r  interfaz_seba_inst/reset_inst/push_menu_minimat_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         0.866    -0.807    interfaz_seba_inst/reset_inst/clk_out1
    SLICE_X80Y138        FDRE                                         r  interfaz_seba_inst/reset_inst/push_menu_minimat_y_reg[7]/C
                         clock pessimism              0.250    -0.557    
    SLICE_X80Y138        FDRE (Hold_fdre_C_D)         0.121    -0.436    interfaz_seba_inst/reset_inst/push_menu_minimat_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 interfaz_seba_inst/s_time_inst/push_menu_minimat_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/s_time_inst/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         0.596    -0.568    interfaz_seba_inst/s_time_inst/clk_out1
    SLICE_X81Y146        FDRE                                         r  interfaz_seba_inst/s_time_inst/push_menu_minimat_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  interfaz_seba_inst/s_time_inst/push_menu_minimat_y_reg[0]/Q
                         net (fo=7, routed)           0.089    -0.338    interfaz_seba_inst/s_time_inst/push_menu_minimat_y[0]
    SLICE_X80Y146        LUT4 (Prop_lut4_I3_O)        0.045    -0.293 r  interfaz_seba_inst/s_time_inst/push_menu_minimat_y[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.293    interfaz_seba_inst/s_time_inst/push_menu_minimat_y[3]_i_2_n_0
    SLICE_X80Y146        FDRE                                         r  interfaz_seba_inst/s_time_inst/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         0.867    -0.805    interfaz_seba_inst/s_time_inst/clk_out1
    SLICE_X80Y146        FDRE                                         r  interfaz_seba_inst/s_time_inst/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X80Y146        FDRE (Hold_fdre_C_D)         0.120    -0.435    interfaz_seba_inst/s_time_inst/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 interfaz_seba_inst/grid_inst/contador_pixels_verticales_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/grid_inst/contador_pixels_verticales_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         0.591    -0.573    interfaz_seba_inst/grid_inst/clk_out1
    SLICE_X75Y146        FDRE                                         r  interfaz_seba_inst/grid_inst/contador_pixels_verticales_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  interfaz_seba_inst/grid_inst/contador_pixels_verticales_reg[3]/Q
                         net (fo=5, routed)           0.098    -0.334    interfaz_seba_inst/grid_inst/contador_pixels_verticales[3]
    SLICE_X74Y146        LUT6 (Prop_lut6_I1_O)        0.045    -0.289 r  interfaz_seba_inst/grid_inst/contador_pixels_verticales[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.289    interfaz_seba_inst/grid_inst/contador_pixels_verticales_next[1]
    SLICE_X74Y146        FDRE                                         r  interfaz_seba_inst/grid_inst/contador_pixels_verticales_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         0.864    -0.809    interfaz_seba_inst/grid_inst/clk_out1
    SLICE_X74Y146        FDRE                                         r  interfaz_seba_inst/grid_inst/contador_pixels_verticales_reg[1]/C
                         clock pessimism              0.249    -0.560    
    SLICE_X74Y146        FDRE (Hold_fdre_C_D)         0.121    -0.439    interfaz_seba_inst/grid_inst/contador_pixels_verticales_reg[1]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 interfaz_seba_inst/reset_inst/push_menu_minimat_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/reset_inst/push_menu_minimat_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         0.590    -0.574    interfaz_seba_inst/reset_inst/clk_out1
    SLICE_X77Y140        FDRE                                         r  interfaz_seba_inst/reset_inst/push_menu_minimat_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  interfaz_seba_inst/reset_inst/push_menu_minimat_x_reg[1]/Q
                         net (fo=7, routed)           0.099    -0.335    interfaz_seba_inst/reset_inst/push_menu_minimat_x_reg_n_0_[1]
    SLICE_X76Y140        LUT6 (Prop_lut6_I4_O)        0.045    -0.290 r  interfaz_seba_inst/reset_inst/push_menu_minimat_x[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.290    interfaz_seba_inst/reset_inst/push_menu_minimat_x[5]_i_1__1_n_0
    SLICE_X76Y140        FDRE                                         r  interfaz_seba_inst/reset_inst/push_menu_minimat_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         0.863    -0.810    interfaz_seba_inst/reset_inst/clk_out1
    SLICE_X76Y140        FDRE                                         r  interfaz_seba_inst/reset_inst/push_menu_minimat_x_reg[5]/C
                         clock pessimism              0.249    -0.561    
    SLICE_X76Y140        FDRE (Hold_fdre_C_D)         0.121    -0.440    interfaz_seba_inst/reset_inst/push_menu_minimat_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 interfaz_seba_inst/m_kd/m_ps2read/shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/m_kd/m_ps2read/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.317%)  route 0.109ns (43.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         0.599    -0.565    interfaz_seba_inst/m_kd/m_ps2read/clk_out1
    SLICE_X89Y138        FDRE                                         r  interfaz_seba_inst/m_kd/m_ps2read/shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  interfaz_seba_inst/m_kd/m_ps2read/shift_reg[10]/Q
                         net (fo=3, routed)           0.109    -0.315    interfaz_seba_inst/m_kd/m_ps2read/p_1_in[7]
    SLICE_X87Y138        FDRE                                         r  interfaz_seba_inst/m_kd/m_ps2read/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         0.871    -0.802    interfaz_seba_inst/m_kd/m_ps2read/clk_out1
    SLICE_X87Y138        FDRE                                         r  interfaz_seba_inst/m_kd/m_ps2read/data_reg[7]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X87Y138        FDRE (Hold_fdre_C_D)         0.078    -0.471    interfaz_seba_inst/m_kd/m_ps2read/data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 interfaz_seba_inst/m_kd/m_ps2read/shift_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/m_kd/m_ps2read/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.974%)  route 0.111ns (44.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         0.599    -0.565    interfaz_seba_inst/m_kd/m_ps2read/clk_out1
    SLICE_X89Y138        FDRE                                         r  interfaz_seba_inst/m_kd/m_ps2read/shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  interfaz_seba_inst/m_kd/m_ps2read/shift_reg[9]/Q
                         net (fo=3, routed)           0.111    -0.313    interfaz_seba_inst/m_kd/m_ps2read/p_1_in[6]
    SLICE_X87Y138        FDRE                                         r  interfaz_seba_inst/m_kd/m_ps2read/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         0.871    -0.802    interfaz_seba_inst/m_kd/m_ps2read/clk_out1
    SLICE_X87Y138        FDRE                                         r  interfaz_seba_inst/m_kd/m_ps2read/data_reg[6]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X87Y138        FDRE (Hold_fdre_C_D)         0.076    -0.473    interfaz_seba_inst/m_kd/m_ps2read/data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 interfaz_seba_inst/send_inst/push_menu_minimat_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/send_inst/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.454%)  route 0.138ns (42.546%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         0.593    -0.571    interfaz_seba_inst/send_inst/clk_out1
    SLICE_X79Y142        FDRE                                         r  interfaz_seba_inst/send_inst/push_menu_minimat_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  interfaz_seba_inst/send_inst/push_menu_minimat_y_reg[1]/Q
                         net (fo=7, routed)           0.138    -0.292    interfaz_seba_inst/send_inst/push_menu_minimat_y_reg_n_0_[1]
    SLICE_X80Y142        LUT4 (Prop_lut4_I2_O)        0.045    -0.247 r  interfaz_seba_inst/send_inst/push_menu_minimat_y[3]_i_2__1/O
                         net (fo=1, routed)           0.000    -0.247    interfaz_seba_inst/send_inst/push_menu_minimat_y[3]_i_2__1_n_0
    SLICE_X80Y142        FDRE                                         r  interfaz_seba_inst/send_inst/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         0.866    -0.806    interfaz_seba_inst/send_inst/clk_out1
    SLICE_X80Y142        FDRE                                         r  interfaz_seba_inst/send_inst/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.275    -0.531    
    SLICE_X80Y142        FDRE (Hold_fdre_C_D)         0.120    -0.411    interfaz_seba_inst/send_inst/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 interfaz_seba_inst/m_kd/m_ps2read/shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/m_kd/m_ps2read/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.202%)  route 0.110ns (43.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         0.599    -0.565    interfaz_seba_inst/m_kd/m_ps2read/clk_out1
    SLICE_X89Y138        FDRE                                         r  interfaz_seba_inst/m_kd/m_ps2read/shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  interfaz_seba_inst/m_kd/m_ps2read/shift_reg[8]/Q
                         net (fo=3, routed)           0.110    -0.314    interfaz_seba_inst/m_kd/m_ps2read/p_1_in[5]
    SLICE_X87Y138        FDRE                                         r  interfaz_seba_inst/m_kd/m_ps2read/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         0.871    -0.802    interfaz_seba_inst/m_kd/m_ps2read/clk_out1
    SLICE_X87Y138        FDRE                                         r  interfaz_seba_inst/m_kd/m_ps2read/data_reg[5]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X87Y138        FDRE (Hold_fdre_C_D)         0.071    -0.478    interfaz_seba_inst/m_kd/m_ps2read/data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 interfaz_seba_inst/reset_inst/contador_pixels_verticales_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/reset_inst/contador_pixels_verticales_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.868%)  route 0.122ns (39.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         0.595    -0.569    interfaz_seba_inst/reset_inst/clk_out1
    SLICE_X81Y141        FDRE                                         r  interfaz_seba_inst/reset_inst/contador_pixels_verticales_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  interfaz_seba_inst/reset_inst/contador_pixels_verticales_reg[0]/Q
                         net (fo=6, routed)           0.122    -0.307    interfaz_seba_inst/reset_inst/Q[0]
    SLICE_X80Y141        LUT4 (Prop_lut4_I2_O)        0.048    -0.259 r  interfaz_seba_inst/reset_inst/contador_pixels_verticales[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.259    interfaz_seba_inst/reset_inst/contador_pixels_verticales[2]_i_1__1_n_0
    SLICE_X80Y141        FDRE                                         r  interfaz_seba_inst/reset_inst/contador_pixels_verticales_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         0.866    -0.806    interfaz_seba_inst/reset_inst/clk_out1
    SLICE_X80Y141        FDRE                                         r  interfaz_seba_inst/reset_inst/contador_pixels_verticales_reg[2]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X80Y141        FDRE (Hold_fdre_C_D)         0.131    -0.425    interfaz_seba_inst/reset_inst/contador_pixels_verticales_reg[2]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 interfaz_seba_inst/grid_inst/push_menu_minimat_y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/grid_inst/push_menu_minimat_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.921%)  route 0.119ns (39.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         0.592    -0.572    interfaz_seba_inst/grid_inst/clk_out1
    SLICE_X75Y147        FDRE                                         r  interfaz_seba_inst/grid_inst/push_menu_minimat_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  interfaz_seba_inst/grid_inst/push_menu_minimat_y_reg[6]/Q
                         net (fo=3, routed)           0.119    -0.312    interfaz_seba_inst/grid_inst/push_menu_minimat_y_reg_n_0_[6]
    SLICE_X76Y147        LUT6 (Prop_lut6_I5_O)        0.045    -0.267 r  interfaz_seba_inst/grid_inst/push_menu_minimat_y[7]_i_3__3/O
                         net (fo=1, routed)           0.000    -0.267    interfaz_seba_inst/grid_inst/push_menu_minimat_y[7]_i_3__3_n_0
    SLICE_X76Y147        FDRE                                         r  interfaz_seba_inst/grid_inst/push_menu_minimat_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         0.865    -0.808    interfaz_seba_inst/grid_inst/clk_out1
    SLICE_X76Y147        FDRE                                         r  interfaz_seba_inst/grid_inst/push_menu_minimat_y_reg[7]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X76Y147        FDRE (Hold_fdre_C_D)         0.121    -0.435    interfaz_seba_inst/grid_inst/push_menu_minimat_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.098 }
Period(ns):         12.195
Sources:            { inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.195      10.040     BUFGCTRL_X0Y16   inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.195      10.946     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X82Y136    interfaz_seba_inst/cursor_inst/position_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X82Y136    interfaz_seba_inst/cursor_inst/position_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X82Y136    interfaz_seba_inst/cursor_inst/position_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X83Y136    interfaz_seba_inst/cursor_inst/position_y_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X83Y136    interfaz_seba_inst/cursor_inst/position_y_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X85Y142    interfaz_seba_inst/driver_vga/hc_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X85Y142    interfaz_seba_inst/driver_vga/hc_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X85Y142    interfaz_seba_inst/driver_vga/hc_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.195      201.165    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X87Y143    interfaz_seba_inst/driver_vga/hc_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X86Y143    interfaz_seba_inst/driver_vga/hc_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X86Y143    interfaz_seba_inst/driver_vga/hc_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X81Y150    interfaz_seba_inst/grid_inst/push_menu_minimat_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X80Y150    interfaz_seba_inst/grid_inst/push_menu_minimat_x_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X81Y150    interfaz_seba_inst/grid_inst/push_menu_minimat_x_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X79Y150    interfaz_seba_inst/grid_inst/push_menu_minimat_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X80Y150    interfaz_seba_inst/grid_inst/push_menu_minimat_x_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X80Y150    interfaz_seba_inst/grid_inst/push_menu_minimat_x_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X78Y138    interfaz_seba_inst/reset_inst/pixel_x_to_show_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X85Y142    interfaz_seba_inst/driver_vga/hc_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X85Y142    interfaz_seba_inst/driver_vga/hc_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X85Y142    interfaz_seba_inst/driver_vga/hc_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X87Y143    interfaz_seba_inst/driver_vga/hc_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X86Y143    interfaz_seba_inst/driver_vga/hc_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X86Y143    interfaz_seba_inst/driver_vga/hc_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X85Y143    interfaz_seba_inst/driver_vga/hc_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X76Y148    interfaz_seba_inst/grid_inst/contador_pixels_horizontales_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X77Y148    interfaz_seba_inst/grid_inst/contador_pixels_horizontales_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X77Y148    interfaz_seba_inst/grid_inst/contador_pixels_horizontales_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.419ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.552ns  (required time - arrival time)
  Source:                 interfaz_seba_inst/m_kd/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/m_kd/kds_state_machine_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.456ns (39.977%)  route 0.685ns (60.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 10.766 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         1.709    -0.831    interfaz_seba_inst/m_kd/m_ps2read/clk_out1
    SLICE_X87Y134        FDRE                                         r  interfaz_seba_inst/m_kd/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  interfaz_seba_inst/m_kd/m_ps2read/parity_error_reg/Q
                         net (fo=5, routed)           0.685     0.310    interfaz_seba_inst/m_kd/m_ps2read_n_1
    SLICE_X87Y137        FDCE                                         f  interfaz_seba_inst/m_kd/kds_state_machine_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         1.592    10.766    interfaz_seba_inst/m_kd/clk_out1
    SLICE_X87Y137        FDCE                                         r  interfaz_seba_inst/m_kd/kds_state_machine_reg[1]/C
                         clock pessimism              0.576    11.342    
                         clock uncertainty           -0.076    11.266    
    SLICE_X87Y137        FDCE (Recov_fdce_C_CLR)     -0.405    10.861    interfaz_seba_inst/m_kd/kds_state_machine_reg[1]
  -------------------------------------------------------------------
                         required time                         10.861    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                 10.552    

Slack (MET) :             10.552ns  (required time - arrival time)
  Source:                 interfaz_seba_inst/m_kd/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/m_kd/kds_state_machine_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.456ns (39.977%)  route 0.685ns (60.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 10.766 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         1.709    -0.831    interfaz_seba_inst/m_kd/m_ps2read/clk_out1
    SLICE_X87Y134        FDRE                                         r  interfaz_seba_inst/m_kd/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  interfaz_seba_inst/m_kd/m_ps2read/parity_error_reg/Q
                         net (fo=5, routed)           0.685     0.310    interfaz_seba_inst/m_kd/m_ps2read_n_1
    SLICE_X87Y137        FDCE                                         f  interfaz_seba_inst/m_kd/kds_state_machine_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         1.592    10.766    interfaz_seba_inst/m_kd/clk_out1
    SLICE_X87Y137        FDCE                                         r  interfaz_seba_inst/m_kd/kds_state_machine_reg[2]/C
                         clock pessimism              0.576    11.342    
                         clock uncertainty           -0.076    11.266    
    SLICE_X87Y137        FDCE (Recov_fdce_C_CLR)     -0.405    10.861    interfaz_seba_inst/m_kd/kds_state_machine_reg[2]
  -------------------------------------------------------------------
                         required time                         10.861    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                 10.552    

Slack (MET) :             10.685ns  (required time - arrival time)
  Source:                 interfaz_seba_inst/m_kd/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/m_kd/kds_state_machine_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.456ns (45.291%)  route 0.551ns (54.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 10.765 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         1.709    -0.831    interfaz_seba_inst/m_kd/m_ps2read/clk_out1
    SLICE_X87Y134        FDRE                                         r  interfaz_seba_inst/m_kd/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  interfaz_seba_inst/m_kd/m_ps2read/parity_error_reg/Q
                         net (fo=5, routed)           0.551     0.176    interfaz_seba_inst/m_kd/m_ps2read_n_1
    SLICE_X87Y136        FDCE                                         f  interfaz_seba_inst/m_kd/kds_state_machine_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         1.591    10.765    interfaz_seba_inst/m_kd/clk_out1
    SLICE_X87Y136        FDCE                                         r  interfaz_seba_inst/m_kd/kds_state_machine_reg[3]/C
                         clock pessimism              0.576    11.341    
                         clock uncertainty           -0.076    11.265    
    SLICE_X87Y136        FDCE (Recov_fdce_C_CLR)     -0.405    10.860    interfaz_seba_inst/m_kd/kds_state_machine_reg[3]
  -------------------------------------------------------------------
                         required time                         10.860    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                 10.685    

Slack (MET) :             10.731ns  (required time - arrival time)
  Source:                 interfaz_seba_inst/m_kd/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/m_kd/kds_state_machine_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.456ns (45.291%)  route 0.551ns (54.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 10.765 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         1.709    -0.831    interfaz_seba_inst/m_kd/m_ps2read/clk_out1
    SLICE_X87Y134        FDRE                                         r  interfaz_seba_inst/m_kd/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  interfaz_seba_inst/m_kd/m_ps2read/parity_error_reg/Q
                         net (fo=5, routed)           0.551     0.176    interfaz_seba_inst/m_kd/m_ps2read_n_1
    SLICE_X87Y136        FDPE                                         f  interfaz_seba_inst/m_kd/kds_state_machine_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         1.591    10.765    interfaz_seba_inst/m_kd/clk_out1
    SLICE_X87Y136        FDPE                                         r  interfaz_seba_inst/m_kd/kds_state_machine_reg[0]/C
                         clock pessimism              0.576    11.341    
                         clock uncertainty           -0.076    11.265    
    SLICE_X87Y136        FDPE (Recov_fdpe_C_PRE)     -0.359    10.906    interfaz_seba_inst/m_kd/kds_state_machine_reg[0]
  -------------------------------------------------------------------
                         required time                         10.906    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                 10.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 interfaz_seba_inst/m_kd/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/m_kd/kds_state_machine_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.248%)  route 0.201ns (58.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         0.597    -0.567    interfaz_seba_inst/m_kd/m_ps2read/clk_out1
    SLICE_X87Y134        FDRE                                         r  interfaz_seba_inst/m_kd/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  interfaz_seba_inst/m_kd/m_ps2read/parity_error_reg/Q
                         net (fo=5, routed)           0.201    -0.225    interfaz_seba_inst/m_kd/m_ps2read_n_1
    SLICE_X87Y136        FDCE                                         f  interfaz_seba_inst/m_kd/kds_state_machine_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         0.867    -0.805    interfaz_seba_inst/m_kd/clk_out1
    SLICE_X87Y136        FDCE                                         r  interfaz_seba_inst/m_kd/kds_state_machine_reg[3]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X87Y136        FDCE (Remov_fdce_C_CLR)     -0.092    -0.644    interfaz_seba_inst/m_kd/kds_state_machine_reg[3]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 interfaz_seba_inst/m_kd/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/m_kd/kds_state_machine_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.248%)  route 0.201ns (58.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         0.597    -0.567    interfaz_seba_inst/m_kd/m_ps2read/clk_out1
    SLICE_X87Y134        FDRE                                         r  interfaz_seba_inst/m_kd/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  interfaz_seba_inst/m_kd/m_ps2read/parity_error_reg/Q
                         net (fo=5, routed)           0.201    -0.225    interfaz_seba_inst/m_kd/m_ps2read_n_1
    SLICE_X87Y136        FDPE                                         f  interfaz_seba_inst/m_kd/kds_state_machine_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         0.867    -0.805    interfaz_seba_inst/m_kd/clk_out1
    SLICE_X87Y136        FDPE                                         r  interfaz_seba_inst/m_kd/kds_state_machine_reg[0]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X87Y136        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.647    interfaz_seba_inst/m_kd/kds_state_machine_reg[0]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 interfaz_seba_inst/m_kd/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/m_kd/kds_state_machine_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.587%)  route 0.267ns (65.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         0.597    -0.567    interfaz_seba_inst/m_kd/m_ps2read/clk_out1
    SLICE_X87Y134        FDRE                                         r  interfaz_seba_inst/m_kd/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  interfaz_seba_inst/m_kd/m_ps2read/parity_error_reg/Q
                         net (fo=5, routed)           0.267    -0.160    interfaz_seba_inst/m_kd/m_ps2read_n_1
    SLICE_X87Y137        FDCE                                         f  interfaz_seba_inst/m_kd/kds_state_machine_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         0.868    -0.804    interfaz_seba_inst/m_kd/clk_out1
    SLICE_X87Y137        FDCE                                         r  interfaz_seba_inst/m_kd/kds_state_machine_reg[1]/C
                         clock pessimism              0.253    -0.551    
    SLICE_X87Y137        FDCE (Remov_fdce_C_CLR)     -0.092    -0.643    interfaz_seba_inst/m_kd/kds_state_machine_reg[1]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 interfaz_seba_inst/m_kd/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            interfaz_seba_inst/m_kd/kds_state_machine_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.587%)  route 0.267ns (65.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         0.597    -0.567    interfaz_seba_inst/m_kd/m_ps2read/clk_out1
    SLICE_X87Y134        FDRE                                         r  interfaz_seba_inst/m_kd/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  interfaz_seba_inst/m_kd/m_ps2read/parity_error_reg/Q
                         net (fo=5, routed)           0.267    -0.160    interfaz_seba_inst/m_kd/m_ps2read_n_1
    SLICE_X87Y137        FDCE                                         f  interfaz_seba_inst/m_kd/kds_state_machine_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=267, routed)         0.868    -0.804    interfaz_seba_inst/m_kd/clk_out1
    SLICE_X87Y137        FDCE                                         r  interfaz_seba_inst/m_kd/kds_state_machine_reg[2]/C
                         clock pessimism              0.253    -0.551    
    SLICE_X87Y137        FDCE (Remov_fdce_C_CLR)     -0.092    -0.643    interfaz_seba_inst/m_kd/kds_state_machine_reg[2]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.484    





