<profile>

<section name = "Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_38_1'" level="0">
<item name = "Date">Sun Nov 13 20:47:08 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">Big_Data_Ser</item>
<item name = "Solution">baseline (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">7.60 ns, 5.548 ns, 2.05 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_38_1">?, ?, 35, 10, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 660, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 261, -</column>
<column name="Register">-, -, 519, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln41_1_fu_289_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln42_fu_299_p2">+, 0, 0, 71, 64, 4</column>
<column name="add_ln49_fu_403_p2">+, 0, 0, 39, 32, 13</column>
<column name="add_ln54_fu_362_p2">+, 0, 0, 39, 32, 12</column>
<column name="add_ln56_fu_372_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_1_fu_386_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln60_fu_345_p2">+, 0, 0, 39, 32, 12</column>
<column name="add_ln64_fu_397_p2">+, 0, 0, 39, 32, 3</column>
<column name="cur_src_fu_254_p2">+, 0, 0, 71, 64, 64</column>
<column name="grp_fu_236_p2">+, 0, 0, 11, 3, 1</column>
<column name="ptr_col_d1">+, 0, 0, 39, 32, 13</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage9_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state22_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state23_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state24_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state25_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state27_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state28_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state29_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state30_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state31_pp0_stage0_iter3">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state35_pp0_stage4_iter3">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_825">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_829">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_832">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op119_writereq_state22">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op132_write_state30">and, 0, 0, 2, 1, 1</column>
<column name="empty_28_fu_330_p2">icmp, 0, 0, 9, 4, 1</column>
<column name="empty_fu_325_p2">icmp, 0, 0, 9, 4, 2</column>
<column name="icmp_ln1065_fu_316_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln38_fu_283_p2">icmp, 0, 0, 11, 8, 7</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state26_io">or, 0, 0, 2, 1, 1</column>
<column name="empty_29_fu_335_p2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">59, 11, 1, 11</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_idx_load">9, 2, 64, 128</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="idx_fu_92">9, 2, 64, 128</column>
<column name="m_axi_gmem_ARADDR">14, 3, 64, 192</column>
<column name="m_axi_gmem_AWADDR">14, 3, 64, 192</column>
<column name="prev_col_idx_V_fu_96">9, 2, 3, 6</column>
<column name="ptr_col_address0">20, 4, 3, 12</column>
<column name="ptr_col_address1">14, 3, 3, 9</column>
<column name="ptr_col_d0">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln60_reg_509">32, 0, 32, 0</column>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="col_idx_V_reg_468">3, 0, 3, 0</column>
<column name="empty_29_reg_492">1, 0, 1, 0</column>
<column name="empty_29_reg_492_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="gmem_addr_2_reg_462">64, 0, 64, 0</column>
<column name="gmem_addr_5_reg_514">64, 0, 64, 0</column>
<column name="gmem_addr_6_reg_520">64, 0, 64, 0</column>
<column name="gmem_addr_reg_445">64, 0, 64, 0</column>
<column name="icmp_ln1065_reg_476">1, 0, 1, 0</column>
<column name="icmp_ln1065_reg_476_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="icmp_ln38_reg_458">1, 0, 1, 0</column>
<column name="icmp_ln38_reg_458_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="idx_fu_92">64, 0, 64, 0</column>
<column name="idx_load_reg_439">64, 0, 64, 0</column>
<column name="prev_col_idx_V_fu_96">3, 0, 3, 0</column>
<column name="ptr_col_addr_reg_486">3, 0, 3, 0</column>
<column name="ptr_col_load_1_reg_502">32, 0, 32, 0</column>
<column name="ptr_col_load_reg_496">32, 0, 32, 0</column>
<column name="type_reg_451">4, 0, 4, 0</column>
<column name="zext_ln587_reg_480">3, 0, 64, 61</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_38_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_38_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_38_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_38_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_38_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_38_1, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 11, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="src_buff">in, 64, ap_none, src_buff, scalar</column>
<column name="add_ln41">in, 64, ap_none, add_ln41, scalar</column>
<column name="ptr_col_address0">out, 3, ap_memory, ptr_col, array</column>
<column name="ptr_col_ce0">out, 1, ap_memory, ptr_col, array</column>
<column name="ptr_col_we0">out, 1, ap_memory, ptr_col, array</column>
<column name="ptr_col_d0">out, 32, ap_memory, ptr_col, array</column>
<column name="ptr_col_q0">in, 32, ap_memory, ptr_col, array</column>
<column name="ptr_col_address1">out, 3, ap_memory, ptr_col, array</column>
<column name="ptr_col_ce1">out, 1, ap_memory, ptr_col, array</column>
<column name="ptr_col_we1">out, 1, ap_memory, ptr_col, array</column>
<column name="ptr_col_d1">out, 32, ap_memory, ptr_col, array</column>
<column name="ptr_col_q1">in, 32, ap_memory, ptr_col, array</column>
<column name="ptr_col2_address0">out, 3, ap_memory, ptr_col2, array</column>
<column name="ptr_col2_ce0">out, 1, ap_memory, ptr_col2, array</column>
<column name="ptr_col2_we0">out, 1, ap_memory, ptr_col2, array</column>
<column name="ptr_col2_d0">out, 32, ap_memory, ptr_col2, array</column>
<column name="ptr_col2_base_address0">out, 3, ap_memory, ptr_col2_base, array</column>
<column name="ptr_col2_base_ce0">out, 1, ap_memory, ptr_col2_base, array</column>
<column name="ptr_col2_base_we0">out, 1, ap_memory, ptr_col2_base, array</column>
<column name="ptr_col2_base_d0">out, 32, ap_memory, ptr_col2_base, array</column>
<column name="dst_buff">in, 64, ap_none, dst_buff, scalar</column>
</table>
</item>
</section>
</profile>
