<def f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='613' ll='615' type='std::pair&lt;unsigned int, LaneBitmask&gt; llvm::MCRegUnitMaskIterator::operator*() const'/>
<doc f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='612'>/// Returns a (RegUnit, LaneMask) pair.</doc>
<use f='llvm/llvm/include/llvm/CodeGen/LiveRegUnits.h' l='96' u='c' c='_ZN4llvm12LiveRegUnits12addRegMaskedEtNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveRegUnits.h' l='98' u='c' c='_ZN4llvm12LiveRegUnits12addRegMaskedEtNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp' l='84' u='c' c='_ZL11foreachUnitPKN4llvm18TargetRegisterInfoERNS_12LiveIntervalEjT_'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp' l='85' u='c' c='_ZL11foreachUnitPKN4llvm18TargetRegisterInfoERNS_12LiveIntervalEjT_'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='60' u='c' c='_ZN4llvm3rdf20PhysicalRegisterInfoC1ERKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='140' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRRENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='146' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRRENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='245' u='c' c='_ZNK4llvm3rdf12RegisterAggr10hasAliasOfENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='260' u='c' c='_ZNK4llvm3rdf12RegisterAggr10hasCoverOfENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='275' u='c' c='_ZN4llvm3rdf12RegisterAggr6insertENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='357' u='c' c='_ZNK4llvm3rdf12RegisterAggr10makeRegRefEv'/>
