
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5801 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1308.305 ; gain = 86.699 ; free physical = 20383 ; free virtual = 58102
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-567] referenced signal 'led' should be on the sensitivity list [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/top.v:99]
WARNING: [Synth 8-567] referenced signal 'EC' should be on the sensitivity list [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/top.v:123]
WARNING: [Synth 8-567] referenced signal 'sw_4_4_S' should be on the sensitivity list [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/top.v:123]
WARNING: [Synth 8-567] referenced signal 'S_din' should be on the sensitivity list [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/top.v:123]
WARNING: [Synth 8-567] referenced signal 'E_din' should be on the sensitivity list [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/top.v:123]
WARNING: [Synth 8-567] referenced signal 'N_din' should be on the sensitivity list [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/top.v:123]
WARNING: [Synth 8-567] referenced signal 'W_din' should be on the sensitivity list [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/top.v:123]
WARNING: [Synth 8-567] referenced signal 'sw_4_4_S' should be on the sensitivity list [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/top.v:170]
WARNING: [Synth 8-567] referenced signal 'sw_4_4_E' should be on the sensitivity list [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/top.v:170]
WARNING: [Synth 8-567] referenced signal 'E2' should be on the sensitivity list [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/top.v:170]
WARNING: [Synth 8-567] referenced signal 'E3' should be on the sensitivity list [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/top.v:170]
WARNING: [Synth 8-567] referenced signal 'E1' should be on the sensitivity list [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/top.v:170]
WARNING: [Synth 8-567] referenced signal 'E0' should be on the sensitivity list [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/top.v:170]
INFO: [Synth 8-6155] done synthesizing module 'top' (1#1) [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design top has unconnected port sw[6]
WARNING: [Synth 8-3331] design top has unconnected port sw[5]
WARNING: [Synth 8-3331] design top has unconnected port sw[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1352.930 ; gain = 131.324 ; free physical = 20394 ; free virtual = 58113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1352.930 ; gain = 131.324 ; free physical = 20395 ; free virtual = 58114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1352.930 ; gain = 131.324 ; free physical = 20395 ; free virtual = 58114
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/constrs_1/new/my_constrain.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/constrs_1/new/my_constrain.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/constrs_1/new/my_constrain.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK'. [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/constrs_1/new/my_constrain.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/constrs_1/new/my_constrain.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/constrs_1/new/my_constrain.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/constrs_1/new/my_constrain.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1731.438 ; gain = 0.000 ; free physical = 20126 ; free virtual = 57845
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1731.438 ; gain = 509.832 ; free physical = 20196 ; free virtual = 57915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1731.438 ; gain = 509.832 ; free physical = 20196 ; free virtual = 57915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1731.438 ; gain = 509.832 ; free physical = 20197 ; free virtual = 57917
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'stage_reg' in module 'top'
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/top.v:200]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
*
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stage_reg' using encoding 'sequential' in module 'top'
WARNING: [Synth 8-327] inferring latch for variable 'led_switch_reg' [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/top.v:114]
WARNING: [Synth 8-327] inferring latch for variable 'S_d_reg' [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/top.v:71]
WARNING: [Synth 8-327] inferring latch for variable 'E_d_reg' [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/top.v:72]
WARNING: [Synth 8-327] inferring latch for variable 'N_d_reg' [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/top.v:73]
WARNING: [Synth 8-327] inferring latch for variable 'W_d_reg' [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/top.v:74]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1731.438 ; gain = 509.832 ; free physical = 20188 ; free virtual = 57908
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 29    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 29    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design top has unconnected port sw[6]
WARNING: [Synth 8-3331] design top has unconnected port sw[5]
WARNING: [Synth 8-3331] design top has unconnected port sw[4]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_switch_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_switch_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_switch_reg[5] )
WARNING: [Synth 8-3332] Sequential element (led_switch_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (led_switch_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (led_switch_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (led_switch_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (led_switch_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (led_switch_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (led_switch_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1731.438 ; gain = 509.832 ; free physical = 20177 ; free virtual = 57897
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1731.438 ; gain = 509.832 ; free physical = 20043 ; free virtual = 57764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1731.438 ; gain = 509.832 ; free physical = 20043 ; free virtual = 57764
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1731.438 ; gain = 509.832 ; free physical = 20042 ; free virtual = 57763
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1731.438 ; gain = 509.832 ; free physical = 20043 ; free virtual = 57764
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1731.438 ; gain = 509.832 ; free physical = 20043 ; free virtual = 57764
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1731.438 ; gain = 509.832 ; free physical = 20043 ; free virtual = 57764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1731.438 ; gain = 509.832 ; free physical = 20043 ; free virtual = 57764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1731.438 ; gain = 509.832 ; free physical = 20043 ; free virtual = 57764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1731.438 ; gain = 509.832 ; free physical = 20043 ; free virtual = 57764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     9|
|4     |LUT3 |     3|
|5     |LUT4 |     6|
|6     |LUT5 |     4|
|7     |LUT6 |    15|
|8     |FDCE |     7|
|9     |LD   |     3|
|10    |LDC  |     9|
|11    |IBUF |     6|
|12    |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    72|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1731.438 ; gain = 509.832 ; free physical = 20043 ; free virtual = 57764
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1731.438 ; gain = 131.324 ; free physical = 20100 ; free virtual = 57821
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1731.438 ; gain = 509.832 ; free physical = 20100 ; free virtual = 57821
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 3 instances
  LDC => LDCE: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 34 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1731.438 ; gain = 521.586 ; free physical = 20100 ; free virtual = 57821
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1755.449 ; gain = 0.000 ; free physical = 20100 ; free virtual = 57821
INFO: [Common 17-206] Exiting Vivado at Wed Oct 24 21:53:39 2018...
