// Seed: 1578509009
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  inout wire id_26;
  input wire id_25;
  input wire id_24;
  input wire id_23;
  inout wire id_22;
  output supply0 id_21;
  output wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  assign module_1.id_2 = 0;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_21 = -1;
  logic id_27;
  wire  id_28;
  initial $clog2(36);
  ;
  assign id_15 = id_28;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    input wor id_3,
    input supply1 id_4,
    output wire id_5,
    input wand id_6,
    output wor id_7
    , id_16, id_17,
    input tri0 id_8,
    input wire id_9,
    input wire id_10,
    output wire id_11,
    output wire id_12,
    input tri0 id_13,
    input uwire id_14
);
  wor id_18 = 1 === id_9, id_19;
  assign id_11 = -1;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_17,
      id_18,
      id_18,
      id_17,
      id_18,
      id_17,
      id_16,
      id_19,
      id_19,
      id_18,
      id_19,
      id_17,
      id_16,
      id_17,
      id_17,
      id_17,
      id_18,
      id_19,
      id_18,
      id_17,
      id_16,
      id_16,
      id_17,
      id_16
  );
  wire id_20;
endmodule
