
22. Printing statistics.

=== pipelined_fifo ===

   Number of wires:                195
   Number of wire bits:            261
   Number of public wires:          29
   Number of public wire bits:      95
   Number of ports:                 11
   Number of port bits:             77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                190
     AND2_X1                        13
     AND2_X2                         1
     AND3_X1                         1
     AOI211_X4                       1
     AOI21_X1                       13
     AOI221_X2                       1
     BUF_X1                         35
     BUF_X2                          1
     BUF_X4                          1
     DFF_X1                         18
     FA_X1                           3
     HA_X1                          14
     INV_X1                         16
     LOGIC0_X1                       1
     MUX2_X1                         9
     NAND2_X1                        7
     NAND3_X1                        9
     NAND4_X1                        1
     NOR2_X1                        10
     NOR2_X2                         1
     NOR3_X1                         9
     NOR4_X1                         1
     OAI21_X1                        8
     OR3_X1                          3
     OR4_X2                          1
     XNOR2_X1                        9
     XOR2_X1                         2
     XOR2_X2                         1

   Chip area for module '\pipelined_fifo': 295.260000
     of which used for sequential elements: 81.396000 (27.57%)

