// Seed: 2050702924
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input supply0 id_2
);
  logic id_4;
  ;
  always @(1'b0 or posedge id_1) if (-1'b0 && ~1) id_4 <= 1;
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    output supply1 id_2,
    output wand id_3,
    input wire id_4,
    output uwire id_5
    , id_9,
    input wor id_6,
    output uwire id_7
);
  assign id_3 = (-1);
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
