ModuleName time_counter
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 368 ,Y1: 696 ,X2: 424 ,Y2: 696
End
Branches
End
Wire Name: w31
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 56 ,Y1: 376 ,X2: 80 ,Y2: 376
End
Branches
End
Wire Name: w37
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 1200 ,Y1: 592 ,X2: 1248 ,Y2: 592
End
Branches
End
Wire Name: w35
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 472 ,Y1: 384 ,X2: 536 ,Y2: 384
End
Branches
End
Wire Name: b28
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 472 ,Y1: 400 ,X2: 568 ,Y2: 400
End
Branches
End
Wire Name: w32
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 472 ,Y1: 432 ,X2: 528 ,Y2: 432
End
Branches
End
Wire Name: w41
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 664 ,Y1: 448 ,X2: 688 ,Y2: 448
End
Branches
End
Wire Name: b26
LV: 2
RV: 0
Width: 3
Edges
Edge X1: 920 ,Y1: 416 ,X2: 952 ,Y2: 416
End
Branches
End
Wire Name: w18
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 1008 ,Y1: 592 ,X2: 1056 ,Y2: 592
End
Branches
End
Wire Name: w20
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 224 ,Y1: 384 ,X2: 288 ,Y2: 384
End
Branches
End
Wire Name: w21
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 136 ,Y1: 376 ,X2: 160 ,Y2: 376
End
Branches
End
Wire Name: w22
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 920 ,Y1: 432 ,X2: 1000 ,Y2: 432
End
Branches
End
Wire Name: w25
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 920 ,Y1: 448 ,X2: 1000 ,Y2: 448
End
Branches
End
Wire Name: w24
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 472 ,Y1: 416 ,X2: 592 ,Y2: 416
Edge X1: 592 ,Y1: 416 ,X2: 688 ,Y2: 416
Edge X1: 592 ,Y1: 416 ,X2: 592 ,Y2: 600
Edge X1: 592 ,Y1: 600 ,X2: 944 ,Y2: 600
End
Branches
End
Wire Name: w23
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 1064 ,Y1: 440 ,X2: 1088 ,Y2: 440
Edge X1: 1088 ,Y1: 440 ,X2: 1136 ,Y2: 440
Edge X1: 1088 ,Y1: 440 ,X2: 1088 ,Y2: 472
Edge X1: 992 ,Y1: 472 ,X2: 1088 ,Y2: 472
Edge X1: 992 ,Y1: 472 ,X2: 992 ,Y2: 496
Edge X1: 904 ,Y1: 496 ,X2: 992 ,Y2: 496
Edge X1: 904 ,Y1: 496 ,X2: 904 ,Y2: 584
Edge X1: 904 ,Y1: 584 ,X2: 944 ,Y2: 584
End
Branches
End
Wire Name: w26
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 1360 ,Y1: 448 ,X2: 1424 ,Y2: 448
End
Branches
End
Wire Name: w27
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 472 ,Y1: 448 ,X2: 512 ,Y2: 448
Edge X1: 512 ,Y1: 448 ,X2: 512 ,Y2: 480
Edge X1: 512 ,Y1: 480 ,X2: 984 ,Y2: 480
Edge X1: 984 ,Y1: 464 ,X2: 984 ,Y2: 480
Edge X1: 984 ,Y1: 464 ,X2: 1128 ,Y2: 464
Edge X1: 1128 ,Y1: 456 ,X2: 1128 ,Y2: 464
Edge X1: 1128 ,Y1: 456 ,X2: 1136 ,Y2: 456
End
Branches
End
Wire Name: w19
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 256 ,Y1: 632 ,X2: 256 ,Y2: 696
Edge X1: 256 ,Y1: 632 ,X2: 416 ,Y2: 632
Edge X1: 128 ,Y1: 632 ,X2: 256 ,Y2: 632
Edge X1: 256 ,Y1: 696 ,X2: 312 ,Y2: 696
Edge X1: 128 ,Y1: 392 ,X2: 128 ,Y2: 632
Edge X1: 88 ,Y1: 392 ,X2: 128 ,Y2: 392
Edge X1: 128 ,Y1: 392 ,X2: 160 ,Y2: 392
End
Branches
End
Wire Name: w29
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 1200 ,Y1: 448 ,X2: 1216 ,Y2: 448
End
Branches
End
Wire Name: w28
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 1216 ,Y1: 464 ,X2: 1216 ,Y2: 520
Edge X1: 1024 ,Y1: 520 ,X2: 1216 ,Y2: 520
Edge X1: 624 ,Y1: 520 ,X2: 1024 ,Y2: 520
Edge X1: 1024 ,Y1: 520 ,X2: 1024 ,Y2: 608
Edge X1: 624 ,Y1: 432 ,X2: 624 ,Y2: 520
Edge X1: 288 ,Y1: 520 ,X2: 624 ,Y2: 520
Edge X1: 624 ,Y1: 432 ,X2: 688 ,Y2: 432
Edge X1: 200 ,Y1: 520 ,X2: 288 ,Y2: 520
Edge X1: 288 ,Y1: 400 ,X2: 288 ,Y2: 520
Edge X1: 1024 ,Y1: 608 ,X2: 1056 ,Y2: 608
End
Branches
End
End
Ports
Port Left: 88 Top: 392 ,Orientation: 0
Portname: clk ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 200 Top: 520 ,Orientation: 0
Portname: rst ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 424 Top: 696 ,Orientation: 0
Portname: ten ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 416 Top: 632 ,Orientation: 0
Portname: one ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 56 Top: 376 ,Orientation: 0
Portname: defused ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 568 Top: 400 ,Orientation: 0
Portname: deciSeg ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 952 Top: 416 ,Orientation: 6
Portname: hexSeg ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
2
,Width:
3
,RV:
0
Port Left: 664 Top: 448 ,Orientation: 0
Portname: timeMod ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 1248 Top: 592 ,Orientation: 0
Portname: tensec ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 528 Top: 432 ,Orientation: 0
Portname: sec ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 536 Top: 384 ,Orientation: 0
Portname: LSB ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 1424 Top: 448 ,Orientation: 0
Portname: bomb ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 312 Top: 688
Name: s9
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 1080 Top: 584
Name: s34
LibraryName: (NoLibraryName)
IpName: isFirst
SymbolParameters
End
Symbol Left: 312 Top: 376
Name: s22
LibraryName: (NoLibraryName)
IpName: time_part
SymbolParameters
End
Symbol Left: 712 Top: 408
Name: s15
LibraryName: (NoLibraryName)
IpName: time_part_two
SymbolParameters
End
Symbol Left: 944 Top: 576
Name: s8
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 80 Top: 368
Name: s7
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 160 Top: 368
Name: s10
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 1000 Top: 424
Name: s11
LibraryName: PNULib
IpName: PNU_OR2
SymbolParameters
End
Symbol Left: 1136 Top: 432
Name: s13
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 1240 Top: 440
Name: s12
LibraryName: (NoLibraryName)
IpName: isFirst
SymbolParameters
End
End
Texts
End
Links
End
