// Seed: 3158844413
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    output id_3
);
  always @(posedge 1 or posedge id_1[1]) begin
    id_3 <= 1;
    id_0 <= 1;
    SystemTFIdentifier;
  end
endmodule
