
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003537                       # Number of seconds simulated
sim_ticks                                  3537080000                       # Number of ticks simulated
final_tick                                 3537080000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 171680                       # Simulator instruction rate (inst/s)
host_op_rate                                   344798                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               46849313                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448832                       # Number of bytes of host memory used
host_seconds                                    75.50                       # Real time elapsed on the host
sim_insts                                    12961650                       # Number of instructions simulated
sim_ops                                      26031891                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3537080000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          95552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1555904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1651456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        95552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         95552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       377024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          377024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           24311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               25804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5891                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5891                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          27014373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         439883746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             466898119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     27014373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         27014373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      106591878                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            106591878                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      106591878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         27014373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        439883746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            573489997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     23084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000275497250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          356                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          357                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               55870                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5580                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       25805                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6872                       # Number of write requests accepted
system.mem_ctrls.readBursts                     25805                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6872                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1570496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   80960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  378368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1651520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               439808                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1265                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   930                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              167                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3537078000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 25805                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6872                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   16986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3998                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    486.979490                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   325.639132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   361.778100                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          703     17.58%     17.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          710     17.76%     35.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          416     10.41%     45.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          393      9.83%     55.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          264      6.60%     62.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          323      8.08%     70.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          258      6.45%     76.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           97      2.43%     79.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          834     20.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3998                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      68.736695                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     44.853204                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     83.457876                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            127     35.57%     35.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           145     40.62%     76.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            30      8.40%     84.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           10      2.80%     87.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            7      1.96%     89.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            9      2.52%     91.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            6      1.68%     93.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.28%     93.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            3      0.84%     94.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            6      1.68%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            7      1.96%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.56%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.56%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.28%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           357                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          356                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.598315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.571040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.975126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              253     71.07%     71.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      1.12%     72.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               92     25.84%     98.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      1.12%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.56%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           356                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        93120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1477376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       378368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 26326800.637814242393                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 417682382.077872097492                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 106971852.488493323326                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1494                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        24311                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         6872                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     55704750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    780799750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  86047876500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37285.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32117.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12521518.70                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    376398250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               836504500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  122695000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15338.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.80                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34087.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       444.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       106.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    466.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    124.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    21327                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5114                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.07                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     108243.66                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 17307360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  9183900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                88157580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               23709240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         272900160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            286752750                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              6736800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1219192950                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        53811840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         22871220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2000623800                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            565.614518                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2890767250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      4687000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     115440000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     76890750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    140095000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     526185750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2673781500                       # Time in different power states
system.mem_ctrls_1.actEnergy                 11324040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  5988510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                87050880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                7135740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         271056240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            235086810                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              7613760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1118391870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       175088160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         27875700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1946611710                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            550.344270                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3001673000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      7137500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     114660000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     93140500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    456053750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     413571250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2452517000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3537080000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  585680                       # Number of BP lookups
system.cpu.branchPred.condPredicted            585680                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             17794                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               354817                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   91473                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                362                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          354817                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             323412                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            31405                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1758                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3537080000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     5201664                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      499153                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           676                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           159                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3537080000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3537080000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1229093                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           451                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3537080000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7074161                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1280647                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       13338241                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      585680                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             414885                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       5692773                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   36244                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  258                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2285                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          372                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          134                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1228753                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3031                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            6994591                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.835280                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.726505                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3100776     44.33%     44.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    30562      0.44%     44.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   239655      3.43%     48.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   208756      2.98%     51.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    61712      0.88%     52.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   367086      5.25%     57.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    43900      0.63%     57.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   192755      2.76%     60.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2749389     39.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6994591                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.082791                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.885487                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1197842                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1958687                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3733797                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 86143                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  18122                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               26664646                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  18122                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1249261                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  635219                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5844                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3760779                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1325366                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               26551524                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3663                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  98479                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1028763                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 197279                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            29282445                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              55680439                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19257917                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          27219980                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              28681691                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   600754                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                158                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            118                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    497069                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5131672                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              503834                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            185464                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            61889                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   26416543                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 262                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  26315658                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             21595                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          384913                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       720414                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            198                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       6994591                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.762287                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.914725                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1865370     26.67%     26.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              223209      3.19%     29.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              533535      7.63%     37.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              489266      6.99%     44.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              832612     11.90%     56.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              733748     10.49%     66.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              685995      9.81%     76.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              604425      8.64%     85.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1026431     14.67%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6994591                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   39478      3.49%      3.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  3436      0.30%      3.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.00%      3.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     16      0.00%      3.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 16941      1.50%      5.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      5.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      5.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%      5.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      5.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      5.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            564927     49.92%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult           453082     40.04%     95.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     95.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     95.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     95.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     95.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     95.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     95.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     95.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     95.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     95.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     95.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2006      0.18%     95.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   588      0.05%     95.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             51136      4.52%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               51      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             15374      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8891447     33.79%     33.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40081      0.15%     34.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1924      0.01%     34.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4283271     16.28%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  618      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81390      0.31%     50.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     50.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1541      0.01%     50.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2960904     11.25%     61.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                672      0.00%     61.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310004      8.78%     70.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30009      0.11%     70.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080000      7.90%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               850579      3.23%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              349330      1.33%     83.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4267727     16.22%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150723      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               26315658                       # Type of FU issued
system.cpu.iq.rate                           3.719969                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1131677                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.043004                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           19678172                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6689322                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6300693                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            41101007                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           20112520                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     19890880                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6338134                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                21093827                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           428575                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       138554                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          130                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9260                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10008                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          5053                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  18122                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  421052                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                107315                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            26416805                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1789                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5131672                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               503834                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                159                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  10999                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 91768                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            130                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          12661                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6997                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                19658                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              26260490                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               5076528                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             55168                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5575672                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   546512                       # Number of branches executed
system.cpu.iew.exec_stores                     499144                       # Number of stores executed
system.cpu.iew.exec_rate                     3.712170                       # Inst execution rate
system.cpu.iew.wb_sent                       26196287                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      26191573                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  16439531                       # num instructions producing a value
system.cpu.iew.wb_consumers                  25146069                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.702428                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.653761                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          385485                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             18018                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      6931085                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.755818                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.251883                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2179456     31.44%     31.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       373423      5.39%     36.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       525658      7.58%     44.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       150193      2.17%     46.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       752634     10.86%     57.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       379946      5.48%     62.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       454835      6.56%     69.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       402223      5.80%     75.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1712717     24.71%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6931085                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12961650                       # Number of instructions committed
system.cpu.commit.committedOps               26031891                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487692                       # Number of memory references committed
system.cpu.commit.loads                       4993118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     535147                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   19885362                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10456289                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12441      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8746725     33.60%     33.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40055      0.15%     33.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     33.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     16.44%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80745      0.31%     50.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     50.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     50.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.37%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      8.87%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      7.99%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821880      3.16%     82.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344092      1.32%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.02%     99.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          26031891                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1712717                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     31635744                       # The number of ROB reads
system.cpu.rob.rob_writes                    52898734                       # The number of ROB writes
system.cpu.timesIdled                             799                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           79570                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12961650                       # Number of Instructions Simulated
system.cpu.committedOps                      26031891                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.545776                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.545776                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.832253                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.832253                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 18836407                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5439283                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  27112893                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 19740632                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2284137                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3688300                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 6653972                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3537080000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1009.983995                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3956212                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             23287                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            169.889294                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1009.983995                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.986312                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986312                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          445                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          369                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10528595                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10528595                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3537080000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4691854                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4691854                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       492080                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         492080                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      5183934                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5183934                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5183934                       # number of overall hits
system.cpu.dcache.overall_hits::total         5183934                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        65710                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         65710                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2498                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2498                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        68208                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          68208                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        68208                       # number of overall misses
system.cpu.dcache.overall_misses::total         68208                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3914659000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3914659000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    165957496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    165957496                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   4080616496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4080616496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4080616496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4080616496                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4757564                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4757564                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5252142                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5252142                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5252142                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5252142                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013812                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013812                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005051                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005051                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012987                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012987                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012987                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012987                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59574.783138                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59574.783138                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66436.147318                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66436.147318                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59826.068731                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59826.068731                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59826.068731                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59826.068731                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        58955                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          132                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               821                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    71.808770                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           33                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5891                       # number of writebacks
system.cpu.dcache.writebacks::total              5891                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        43875                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        43875                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           22                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        43897                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        43897                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        43897                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        43897                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21835                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21835                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2476                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2476                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        24311                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24311                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        24311                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24311                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1374011000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1374011000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    162518996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    162518996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1536529996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1536529996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1536529996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1536529996                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004590                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004590                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004629                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004629                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004629                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004629                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62926.997939                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62926.997939                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65637.720517                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65637.720517                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63203.076632                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63203.076632                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63203.076632                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63203.076632                       # average overall mshr miss latency
system.cpu.dcache.replacements                  23287                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3537080000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.348445                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              408811                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               981                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            416.728848                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.348445                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992868                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992868                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2458993                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2458993                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3537080000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1226672                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1226672                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1226672                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1226672                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1226672                       # number of overall hits
system.cpu.icache.overall_hits::total         1226672                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2078                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2078                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2078                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2078                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2078                       # number of overall misses
system.cpu.icache.overall_misses::total          2078                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    133301499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    133301499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    133301499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    133301499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    133301499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    133301499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1228750                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1228750                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1228750                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1228750                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1228750                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1228750                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001691                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001691                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001691                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001691                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001691                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001691                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64148.940808                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64148.940808                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64148.940808                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64148.940808                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64148.940808                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64148.940808                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1876                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           67                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          981                       # number of writebacks
system.cpu.icache.writebacks::total               981                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          584                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          584                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          584                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          584                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          584                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          584                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1494                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1494                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1494                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1494                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1494                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1494                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    103679499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    103679499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    103679499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    103679499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    103679499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    103679499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001216                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001216                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001216                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001216                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001216                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001216                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69397.255020                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69397.255020                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69397.255020                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69397.255020                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69397.255020                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69397.255020                       # average overall mshr miss latency
system.cpu.icache.replacements                    981                       # number of replacements
system.membus.snoop_filter.tot_requests         50073                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        24268                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3537080000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              23328                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5891                       # Transaction distribution
system.membus.trans_dist::WritebackClean          981                       # Transaction distribution
system.membus.trans_dist::CleanEvict            17396                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2476                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2476                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1494                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         21835                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        71909                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71909                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  75877                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       158336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       158336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1932928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1932928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2091264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             25805                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000388                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.019682                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   25795     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                      10      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               25805                       # Request fanout histogram
system.membus.reqLayer2.occupancy            81962000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7927997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          127387500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
