# compile verilog/system verilog design source files
verilog xil_defaultlib  -d "BENCH=1" \
"../../../../SoC.srcs/sources_1/new/SoC.v" \
"../../../../SoC.srcs/sim_1/new/SoC_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
