
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000857                       # Number of seconds simulated (Second)
simTicks                                    856889586                       # Number of ticks simulated (Tick)
finalTick                                  5821948557                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     12.08                       # Real time elapsed on the host (Second)
hostTickRate                                 70943971                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4470080                       # Number of bytes of host memory used (Byte)
simInsts                                      1487605                       # Number of instructions simulated (Count)
simOps                                        2683546                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   123161                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     222174                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.clusters0.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters0.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters0.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters0.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters0.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters0.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters0.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters0.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters0.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters0.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters0.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters0.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters0.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1d_cache.demandHits::processor.cores0.core.data       352400                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandHits::total       352400                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallHits::processor.cores0.core.data       352400                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallHits::total       352400                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMisses::processor.cores0.core.data         6998                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMisses::total         6998                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMisses::processor.cores0.core.data         6998                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMisses::total         6998                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMissLatency::processor.cores0.core.data     67788144                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.demandMissLatency::total     67788144                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.overallMissLatency::processor.cores0.core.data     67788144                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.overallMissLatency::total     67788144                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.demandAccesses::processor.cores0.core.data       359398                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandAccesses::total       359398                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallAccesses::processor.cores0.core.data       359398                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallAccesses::total       359398                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMissRate::processor.cores0.core.data     0.019471                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.demandMissRate::total     0.019471                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.overallMissRate::processor.cores0.core.data     0.019471                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.overallMissRate::total     0.019471                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.demandAvgMissLatency::processor.cores0.core.data  9686.788225                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.demandAvgMissLatency::total  9686.788225                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.overallAvgMissLatency::processor.cores0.core.data  9686.788225                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.overallAvgMissLatency::total  9686.788225                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l1d_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l1d_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l1d_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l1d_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l1d_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l1d_cache.writebacks::writebacks         4356                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l1d_cache.writebacks::total         4356                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrHits::processor.cores0.core.data         1400                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrHits::total         1400                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrHits::processor.cores0.core.data         1400                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrHits::total         1400                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMisses::processor.cores0.core.data         5598                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMisses::total         5598                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher         1241                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMisses::processor.cores0.core.data         5598                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMisses::total         6839                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMissLatency::processor.cores0.core.data     48864087                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMissLatency::total     48864087                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      9130802                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissLatency::processor.cores0.core.data     48864087                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissLatency::total     57994889                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMissRate::processor.cores0.core.data     0.015576                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMissRate::total     0.015576                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissRate::processor.cores0.core.data     0.015576                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissRate::total     0.019029                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.demandAvgMshrMissLatency::processor.cores0.core.data  8728.847267                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.demandAvgMshrMissLatency::total  8728.847267                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher  7357.616438                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.overallAvgMshrMissLatency::processor.cores0.core.data  8728.847267                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.overallAvgMshrMissLatency::total  8480.024711                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.replacements         4356                       # number of replacements (Count)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher         1241                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMisses::total         1241                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      9130802                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMissLatency::total      9130802                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher  7357.616438                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.avgMshrMissLatency::total  7357.616438                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.hits::processor.cores0.core.data           67                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.hits::total           67                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.misses::processor.cores0.core.data          435                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.misses::total          435                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.missLatency::processor.cores0.core.data      4721940                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.missLatency::total      4721940                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.accesses::processor.cores0.core.data          502                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.accesses::total          502                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.missRate::processor.cores0.core.data     0.866534                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.missRate::total     0.866534                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.avgMissLatency::processor.cores0.core.data 10855.034483                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.avgMissLatency::total 10855.034483                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMisses::processor.cores0.core.data          435                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMisses::total          435                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMissLatency::processor.cores0.core.data      9800523                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMissLatency::total      9800523                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMissRate::processor.cores0.core.data     0.866534                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMissRate::total     0.866534                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::processor.cores0.core.data 22529.937931                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::total 22529.937931                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWWriteReq.hits::processor.cores0.core.data          502                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWWriteReq.hits::total          502                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWWriteReq.accesses::processor.cores0.core.data          502                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWWriteReq.accesses::total          502                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.hits::processor.cores0.core.data       307740                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.hits::total       307740                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.misses::processor.cores0.core.data         2976                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.misses::total         2976                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.missLatency::processor.cores0.core.data     17339310                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.missLatency::total     17339310                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.accesses::processor.cores0.core.data       310716                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.accesses::total       310716                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.missRate::processor.cores0.core.data     0.009578                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.missRate::total     0.009578                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.avgMissLatency::processor.cores0.core.data  5826.381048                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.avgMissLatency::total  5826.381048                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrHits::processor.cores0.core.data           22                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrHits::total           22                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMisses::processor.cores0.core.data         2954                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMisses::total         2954                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMissLatency::processor.cores0.core.data     16245738                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMissLatency::total     16245738                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMissRate::processor.cores0.core.data     0.009507                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMissRate::total     0.009507                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.avgMshrMissLatency::processor.cores0.core.data  5499.572783                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.avgMshrMissLatency::total  5499.572783                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.hits::processor.cores0.core.data        44660                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.hits::total        44660                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.misses::processor.cores0.core.data         4022                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.misses::total         4022                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.missLatency::processor.cores0.core.data     50448834                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.missLatency::total     50448834                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.accesses::processor.cores0.core.data        48682                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.accesses::total        48682                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.missRate::processor.cores0.core.data     0.082618                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.missRate::total     0.082618                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.avgMissLatency::processor.cores0.core.data 12543.220786                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.avgMissLatency::total 12543.220786                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrHits::processor.cores0.core.data         1378                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrHits::total         1378                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMisses::processor.cores0.core.data         2644                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMisses::total         2644                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMissLatency::processor.cores0.core.data     32618349                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMissLatency::total     32618349                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMissRate::processor.cores0.core.data     0.054312                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMissRate::total     0.054312                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.avgMshrMissLatency::processor.cores0.core.data 12336.743192                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.avgMshrMissLatency::total 12336.743192                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.demandMshrMisses         5598                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfIssued         3581                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfUnused          266                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfUseful          972                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfUsefulButMiss           62                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.accuracy     0.271433                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.coverage     0.147945                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfHitInCache         2340                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfLate         2340                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfIdentified         3581                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfSpanPage         2535                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfUsefulSpanPage          664                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1d_cache.tags.tagsInUse   510.171579                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.tags.totalRefs       210272                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.sampledRefs         5362                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.avgRefs    39.215218                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters0.l1d_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters0.l1d_cache.tags.occupancies::cache_hierarchy.clusters0.l1d_cache.prefetcher   246.701351                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l1d_cache.tags.occupancies::processor.cores0.core.data   263.470228                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l1d_cache.tags.avgOccs::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.481839                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l1d_cache.tags.avgOccs::processor.cores0.core.data     0.514590                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l1d_cache.tags.avgOccs::total     0.996429                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l1d_cache.tags.occupanciesTaskId::1022          297                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.occupanciesTaskId::1024          212                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1022::0           30                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1022::1          124                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1022::2          143                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1024::0           10                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1024::1           38                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1024::2          164                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ratioOccsTaskId::1022     0.580078                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.tags.ratioOccsTaskId::1024     0.414062                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.tags.tagAccesses      2888576                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.dataAccesses      2888576                       # Number of data accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1i_cache.demandHits::processor.cores0.core.inst       395110                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandHits::total       395110                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallHits::processor.cores0.core.inst       395110                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallHits::total       395110                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMisses::processor.cores0.core.inst           35                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMisses::total           35                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallMisses::processor.cores0.core.inst           35                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallMisses::total           35                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMissLatency::processor.cores0.core.inst      1408257                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.demandMissLatency::total      1408257                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.overallMissLatency::processor.cores0.core.inst      1408257                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.overallMissLatency::total      1408257                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.demandAccesses::processor.cores0.core.inst       395145                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandAccesses::total       395145                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallAccesses::processor.cores0.core.inst       395145                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallAccesses::total       395145                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMissRate::processor.cores0.core.inst     0.000089                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.demandMissRate::total     0.000089                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.overallMissRate::processor.cores0.core.inst     0.000089                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.overallMissRate::total     0.000089                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.demandAvgMissLatency::processor.cores0.core.inst 40235.914286                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.demandAvgMissLatency::total 40235.914286                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.overallAvgMissLatency::processor.cores0.core.inst 40235.914286                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.overallAvgMissLatency::total 40235.914286                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l1i_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l1i_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l1i_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l1i_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l1i_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l1i_cache.writebacks::writebacks           36                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l1i_cache.writebacks::total           36                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMisses::processor.cores0.core.inst           35                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMisses::total           35                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMisses::processor.cores0.core.inst           35                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMisses::total           35                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMissLatency::processor.cores0.core.inst      1396269                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMissLatency::total      1396269                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMissLatency::processor.cores0.core.inst      1396269                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMissLatency::total      1396269                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMissRate::processor.cores0.core.inst     0.000089                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMissRate::total     0.000089                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMissRate::processor.cores0.core.inst     0.000089                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMissRate::total     0.000089                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.demandAvgMshrMissLatency::processor.cores0.core.inst 39893.400000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.demandAvgMshrMissLatency::total 39893.400000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.overallAvgMshrMissLatency::processor.cores0.core.inst 39893.400000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.overallAvgMshrMissLatency::total 39893.400000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.replacements           36                       # number of replacements (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.hits::processor.cores0.core.inst       395110                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.hits::total       395110                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.misses::processor.cores0.core.inst           35                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.misses::total           35                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.missLatency::processor.cores0.core.inst      1408257                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.missLatency::total      1408257                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.accesses::processor.cores0.core.inst       395145                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.accesses::total       395145                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.missRate::processor.cores0.core.inst     0.000089                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.missRate::total     0.000089                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.avgMissLatency::processor.cores0.core.inst 40235.914286                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.avgMissLatency::total 40235.914286                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMisses::processor.cores0.core.inst           35                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMisses::total           35                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMissLatency::processor.cores0.core.inst      1396269                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMissLatency::total      1396269                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMissRate::processor.cores0.core.inst     0.000089                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMissRate::total     0.000089                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.avgMshrMissLatency::processor.cores0.core.inst 39893.400000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.avgMshrMissLatency::total 39893.400000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.demandMshrMisses           35                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1i_cache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.tags.totalRefs         4411                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.sampledRefs           36                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.avgRefs   122.527778                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters0.l1i_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters0.l1i_cache.tags.occupancies::processor.cores0.core.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l1i_cache.tags.avgOccs::processor.cores0.core.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l1i_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l1i_cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.ageTaskId_1024::2          113                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.ageTaskId_1024::3          399                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.tags.tagAccesses      3161196                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.dataAccesses      3161196                       # Number of data accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l2_bus.transDist::ReadResp         6533                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::WritebackDirty         3461                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::WritebackClean         1182                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::CleanEvict          923                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::HardPFReq         1029                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::UpgradeReq         2404                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::UpgradeResp         2302                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::ReadExReq         1684                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::ReadExResp         1707                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::ReadSharedReq         6596                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.pktCount_board.cache_hierarchy.clusters0.l1d_cache.mem_side_port::board.cache_hierarchy.clusters0.l2_cache.cpu_side_port        22136                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters0.l2_bus.pktCount_board.cache_hierarchy.clusters0.l1i_cache.mem_side_port::board.cache_hierarchy.clusters0.l2_cache.cpu_side_port          107                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters0.l2_bus.pktCount::total        22243                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters0.l2_bus.pktSize_board.cache_hierarchy.clusters0.l1d_cache.mem_side_port::board.cache_hierarchy.clusters0.l2_cache.cpu_side_port       803840                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters0.l2_bus.pktSize_board.cache_hierarchy.clusters0.l1i_cache.mem_side_port::board.cache_hierarchy.clusters0.l2_cache.cpu_side_port         4608                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters0.l2_bus.pktSize::total       808448                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters0.l2_bus.snoops         8810                       # Total snoops (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopTraffic       198080                       # Total snoop traffic (Byte)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::samples        12887                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::mean     0.275083                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::stdev     0.446747                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::0         9343     72.50%     72.50% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::1         3543     27.49%     99.99% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::2            1      0.01%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::total        12887                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l2_bus.reqLayer0.occupancy      7076665                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters0.l2_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters0.l2_bus.respLayer0.occupancy      5992002                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters0.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters0.l2_bus.respLayer1.occupancy        35964                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters0.l2_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters0.l2_bus.snoopLayer0.occupancy      2971688                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters0.l2_bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.totRequests        11701                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.hitSingleRequests         6334                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.hitMultiRequests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.totSnoops         3517                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.hitSingleSnoops         3516                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.hitMultiSnoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters0.l2_cache.demandHits::cache_hierarchy.clusters0.l1d_cache.prefetcher         1039                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandHits::processor.cores0.core.inst           14                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandHits::processor.cores0.core.data         2701                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandHits::total         3754                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallHits::cache_hierarchy.clusters0.l1d_cache.prefetcher         1039                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallHits::processor.cores0.core.inst           14                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallHits::processor.cores0.core.data         2701                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallHits::total         3754                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher          202                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMisses::processor.cores0.core.inst           21                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMisses::processor.cores0.core.data         1392                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMisses::total         1615                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher          202                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMisses::processor.cores0.core.inst           21                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMisses::processor.cores0.core.data         1392                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMisses::total         1615                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      3817176                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMissLatency::processor.cores0.core.inst      1320345                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMissLatency::processor.cores0.core.data     13446174                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMissLatency::total     18583695                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      3817176                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMissLatency::processor.cores0.core.inst      1320345                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMissLatency::processor.cores0.core.data     13446174                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMissLatency::total     18583695                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandAccesses::cache_hierarchy.clusters0.l1d_cache.prefetcher         1241                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandAccesses::processor.cores0.core.inst           35                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandAccesses::processor.cores0.core.data         4093                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandAccesses::total         5369                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallAccesses::cache_hierarchy.clusters0.l1d_cache.prefetcher         1241                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallAccesses::processor.cores0.core.inst           35                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallAccesses::processor.cores0.core.data         4093                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallAccesses::total         5369                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.162772                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMissRate::processor.cores0.core.inst     0.600000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMissRate::processor.cores0.core.data     0.340093                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMissRate::total     0.300801                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.162772                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMissRate::processor.cores0.core.inst     0.600000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMissRate::processor.cores0.core.data     0.340093                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMissRate::total     0.300801                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandAvgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 18896.910891                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMissLatency::processor.cores0.core.inst 62873.571429                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMissLatency::processor.cores0.core.data  9659.607759                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMissLatency::total 11506.931889                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 18896.910891                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMissLatency::processor.cores0.core.inst 62873.571429                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMissLatency::processor.cores0.core.data  9659.607759                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMissLatency::total 11506.931889                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l2_cache.writebacks::writebacks          251                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l2_cache.writebacks::total          251                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrHits::cache_hierarchy.clusters0.l1d_cache.prefetcher          107                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrHits::total          107                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrHits::cache_hierarchy.clusters0.l1d_cache.prefetcher          107                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrHits::total          107                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher           95                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMisses::processor.cores0.core.inst           21                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMisses::processor.cores0.core.data         1392                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMisses::total         1508                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher           95                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          746                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMisses::processor.cores0.core.inst           21                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMisses::processor.cores0.core.data         1392                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMisses::total         2254                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      1754910                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissLatency::processor.cores0.core.inst      1313019                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissLatency::processor.cores0.core.data     12973980                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissLatency::total     16041909                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      1754910                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher     16090408                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissLatency::processor.cores0.core.inst      1313019                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissLatency::processor.cores0.core.data     12973980                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissLatency::total     32132317                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.076551                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissRate::processor.cores0.core.inst     0.600000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissRate::processor.cores0.core.data     0.340093                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissRate::total     0.280872                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.076551                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissRate::processor.cores0.core.inst     0.600000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissRate::processor.cores0.core.data     0.340093                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissRate::total     0.419817                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 18472.736842                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMshrMissLatency::processor.cores0.core.inst 62524.714286                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMshrMissLatency::processor.cores0.core.data  9320.387931                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMshrMissLatency::total 10637.870690                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 18472.736842                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 21568.911528                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMshrMissLatency::processor.cores0.core.inst 62524.714286                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMshrMissLatency::processor.cores0.core.data  9320.387931                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMshrMissLatency::total 14255.686335                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.replacements         1174                       # number of replacements (Count)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          746                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMisses::total          746                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher     16090408                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMissLatency::total     16090408                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 21568.911528                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.avgMshrMissLatency::total 21568.911528                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.hits::processor.cores0.core.data          372                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.hits::total          372                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.misses::processor.cores0.core.data          767                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.misses::total          767                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.missLatency::processor.cores0.core.data      7714944                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.missLatency::total      7714944                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.accesses::processor.cores0.core.data         1139                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.accesses::total         1139                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.missRate::processor.cores0.core.data     0.673398                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.missRate::total     0.673398                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.avgMissLatency::processor.cores0.core.data 10058.597132                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.avgMissLatency::total 10058.597132                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMisses::processor.cores0.core.data          767                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMisses::total          767                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMissLatency::processor.cores0.core.data      7450875                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMissLatency::total      7450875                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMissRate::processor.cores0.core.data     0.673398                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMissRate::total     0.673398                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores0.core.data  9714.308996                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.avgMshrMissLatency::total  9714.308996                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.hits::cache_hierarchy.clusters0.l1d_cache.prefetcher         1039                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.hits::processor.cores0.core.inst           14                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.hits::processor.cores0.core.data         2329                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.hits::total         3382                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.misses::cache_hierarchy.clusters0.l1d_cache.prefetcher          202                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.misses::processor.cores0.core.inst           21                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.misses::processor.cores0.core.data          625                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.misses::total          848                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      3817176                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missLatency::processor.cores0.core.inst      1320345                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missLatency::processor.cores0.core.data      5731230                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missLatency::total     10868751                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.accesses::cache_hierarchy.clusters0.l1d_cache.prefetcher         1241                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.accesses::processor.cores0.core.inst           35                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.accesses::processor.cores0.core.data         2954                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.accesses::total         4230                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.162772                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missRate::processor.cores0.core.inst     0.600000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missRate::processor.cores0.core.data     0.211578                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missRate::total     0.200473                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 18896.910891                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 62873.571429                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMissLatency::processor.cores0.core.data  9169.968000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMissLatency::total 12816.923349                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.clusters0.l1d_cache.prefetcher          107                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrHits::total          107                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher           95                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMisses::processor.cores0.core.inst           21                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMisses::processor.cores0.core.data          625                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMisses::total          741                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      1754910                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst      1313019                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.data      5523105                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissLatency::total      8591034                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.076551                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissRate::processor.cores0.core.inst     0.600000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.211578                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissRate::total     0.175177                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 18472.736842                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 62524.714286                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data  8836.968000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMshrMissLatency::total 11593.838057                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.misses::processor.cores0.core.data         1940                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.misses::total         1940                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.missLatency::processor.cores0.core.data     26051589                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.missLatency::total     26051589                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.accesses::processor.cores0.core.data         1940                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.accesses::total         1940                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.missRate::processor.cores0.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.avgMissLatency::processor.cores0.core.data 13428.654124                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.avgMissLatency::total 13428.654124                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMisses::processor.cores0.core.data         1940                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMisses::total         1940                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMissLatency::processor.cores0.core.data     25414227                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMissLatency::total     25414227                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMissRate::processor.cores0.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.avgMshrMissLatency::processor.cores0.core.data 13100.117010                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.avgMshrMissLatency::total 13100.117010                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.WritebackClean.hits::writebacks         1157                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackClean.hits::total         1157                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackClean.accesses::writebacks         1157                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackClean.accesses::total         1157                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackDirty.hits::writebacks         3210                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackDirty.hits::total         3210                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackDirty.accesses::writebacks         3210                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackDirty.accesses::total         3210                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.demandMshrMisses         1508                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfIssued         2819                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfUnused            8                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfUseful          692                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfUsefulButMiss            9                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.accuracy     0.245477                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.coverage     0.314545                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfHitInCache         1956                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfHitInMSHR          117                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfLate         2073                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfIdentified         3354                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfBufferHit          314                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfRemovedDemand          159                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfSpanPage         1118                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfUsefulSpanPage          160                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l2_cache.tags.tagsInUse  4083.726427                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.tags.totalRefs         9396                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.sampledRefs         2183                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.avgRefs     4.304169                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters0.l2_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters0.l2_cache.tags.occupancies::writebacks    94.786227                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.occupancies::cache_hierarchy.clusters0.l1d_cache.prefetcher   180.774354                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.occupancies::cache_hierarchy.clusters0.l2_cache.prefetcher  2428.383515                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.occupancies::processor.cores0.core.inst   685.853892                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.occupancies::processor.cores0.core.data   693.928439                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::writebacks     0.023141                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.044134                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::cache_hierarchy.clusters0.l2_cache.prefetcher     0.592867                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::processor.cores0.core.inst     0.167445                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::processor.cores0.core.data     0.169416                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::total     0.997004                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.occupanciesTaskId::1022         2920                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.occupanciesTaskId::1024         1171                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1022::0           35                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1022::1          160                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1022::2          660                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1022::3         2065                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1024::0            7                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1024::1           31                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1024::2          426                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1024::3          707                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ratioOccsTaskId::1022     0.712891                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters0.l2_cache.tags.ratioOccsTaskId::1024     0.285889                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters0.l2_cache.tags.tagAccesses        95643                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.dataAccesses        95643                       # Number of data accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters1.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters1.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters1.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters1.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters1.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters1.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters1.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters1.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters1.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters1.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters1.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters1.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1d_cache.demandHits::processor.cores1.core.data       311455                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandHits::total       311455                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallHits::processor.cores1.core.data       311455                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallHits::total       311455                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMisses::processor.cores1.core.data         4164                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMisses::total         4164                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMisses::processor.cores1.core.data         4164                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMisses::total         4164                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMissLatency::processor.cores1.core.data     36807489                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.demandMissLatency::total     36807489                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.overallMissLatency::processor.cores1.core.data     36807489                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.overallMissLatency::total     36807489                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.demandAccesses::processor.cores1.core.data       315619                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandAccesses::total       315619                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallAccesses::processor.cores1.core.data       315619                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallAccesses::total       315619                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMissRate::processor.cores1.core.data     0.013193                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.demandMissRate::total     0.013193                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.overallMissRate::processor.cores1.core.data     0.013193                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.overallMissRate::total     0.013193                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.demandAvgMissLatency::processor.cores1.core.data  8839.454611                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.demandAvgMissLatency::total  8839.454611                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.overallAvgMissLatency::processor.cores1.core.data  8839.454611                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.overallAvgMissLatency::total  8839.454611                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l1d_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l1d_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l1d_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l1d_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l1d_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l1d_cache.writebacks::writebacks         2646                       # number of writebacks (Count)
board.cache_hierarchy.clusters1.l1d_cache.writebacks::total         2646                       # number of writebacks (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrHits::processor.cores1.core.data          143                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrHits::total          143                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrHits::processor.cores1.core.data          143                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrHits::total          143                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMisses::processor.cores1.core.data         4021                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMisses::total         4021                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher         1188                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMisses::processor.cores1.core.data         4021                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMisses::total         5209                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMissLatency::processor.cores1.core.data     33570396                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMissLatency::total     33570396                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      8171989                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissLatency::processor.cores1.core.data     33570396                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissLatency::total     41742385                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMissRate::processor.cores1.core.data     0.012740                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMissRate::total     0.012740                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissRate::processor.cores1.core.data     0.012740                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissRate::total     0.016504                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.demandAvgMshrMissLatency::processor.cores1.core.data  8348.767968                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.demandAvgMshrMissLatency::total  8348.767968                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher  6878.778620                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.overallAvgMshrMissLatency::processor.cores1.core.data  8348.767968                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.overallAvgMshrMissLatency::total  8013.512190                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.replacements         2646                       # number of replacements (Count)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher         1188                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMisses::total         1188                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      8171989                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMissLatency::total      8171989                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher  6878.778620                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.avgMshrMissLatency::total  6878.778620                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.hits::processor.cores1.core.data           66                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.hits::total           66                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.misses::processor.cores1.core.data          436                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.misses::total          436                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.missLatency::processor.cores1.core.data      4265397                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.missLatency::total      4265397                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.accesses::processor.cores1.core.data          502                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.accesses::total          502                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.missRate::processor.cores1.core.data     0.868526                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.missRate::total     0.868526                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.avgMissLatency::processor.cores1.core.data  9783.020642                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.avgMissLatency::total  9783.020642                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMisses::processor.cores1.core.data          436                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMisses::total          436                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMissLatency::processor.cores1.core.data      8898093                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMissLatency::total      8898093                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMissRate::processor.cores1.core.data     0.868526                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMissRate::total     0.868526                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::processor.cores1.core.data 20408.470183                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::total 20408.470183                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWWriteReq.hits::processor.cores1.core.data          502                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWWriteReq.hits::total          502                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWWriteReq.accesses::processor.cores1.core.data          502                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWWriteReq.accesses::total          502                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.hits::processor.cores1.core.data       301049                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.hits::total       301049                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.misses::processor.cores1.core.data         3280                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.misses::total         3280                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.missLatency::processor.cores1.core.data     28365606                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.missLatency::total     28365606                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.accesses::processor.cores1.core.data       304329                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.accesses::total       304329                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.missRate::processor.cores1.core.data     0.010778                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.missRate::total     0.010778                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.avgMissLatency::processor.cores1.core.data  8648.050610                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.avgMissLatency::total  8648.050610                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrHits::processor.cores1.core.data          133                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrHits::total          133                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMisses::processor.cores1.core.data         3147                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMisses::total         3147                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMissLatency::processor.cores1.core.data     25993980                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMissLatency::total     25993980                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMissRate::processor.cores1.core.data     0.010341                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMissRate::total     0.010341                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.avgMshrMissLatency::processor.cores1.core.data  8259.923737                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.avgMshrMissLatency::total  8259.923737                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.hits::processor.cores1.core.data        10406                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.hits::total        10406                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.misses::processor.cores1.core.data          884                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.misses::total          884                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.missLatency::processor.cores1.core.data      8441883                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.missLatency::total      8441883                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.accesses::processor.cores1.core.data        11290                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.accesses::total        11290                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.missRate::processor.cores1.core.data     0.078299                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.missRate::total     0.078299                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.avgMissLatency::processor.cores1.core.data  9549.641403                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.avgMissLatency::total  9549.641403                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrHits::processor.cores1.core.data           10                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrHits::total           10                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMisses::processor.cores1.core.data          874                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMisses::total          874                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMissLatency::processor.cores1.core.data      7576416                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMissLatency::total      7576416                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMissRate::processor.cores1.core.data     0.077414                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMissRate::total     0.077414                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.avgMshrMissLatency::processor.cores1.core.data  8668.668192                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.avgMshrMissLatency::total  8668.668192                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.demandMshrMisses         4021                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfIssued         3244                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfUnused          276                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfUseful          821                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.accuracy     0.253083                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.coverage     0.169558                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfHitInCache         2056                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfLate         2056                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfIdentified         3244                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfSpanPage         2460                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfUsefulSpanPage          563                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1d_cache.tags.tagsInUse   508.764476                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.tags.totalRefs       184231                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.sampledRefs         5178                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.avgRefs    35.579567                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters1.l1d_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters1.l1d_cache.tags.occupancies::cache_hierarchy.clusters1.l1d_cache.prefetcher   198.638989                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l1d_cache.tags.occupancies::processor.cores1.core.data   310.125488                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l1d_cache.tags.avgOccs::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.387967                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l1d_cache.tags.avgOccs::processor.cores1.core.data     0.605714                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l1d_cache.tags.avgOccs::total     0.993681                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l1d_cache.tags.occupanciesTaskId::1022          172                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.occupanciesTaskId::1024          338                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ageTaskId_1022::0            7                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ageTaskId_1022::1           76                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ageTaskId_1022::2           89                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ageTaskId_1024::0           15                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ageTaskId_1024::1           54                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ageTaskId_1024::2          269                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ratioOccsTaskId::1022     0.335938                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.tags.ratioOccsTaskId::1024     0.660156                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.tags.tagAccesses      2538165                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.dataAccesses      2538165                       # Number of data accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1i_cache.demandHits::processor.cores1.core.inst       394610                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandHits::total       394610                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallHits::processor.cores1.core.inst       394610                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallHits::total       394610                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMisses::processor.cores1.core.inst           10                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMisses::total           10                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallMisses::processor.cores1.core.inst           10                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallMisses::total           10                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMissLatency::processor.cores1.core.inst       318681                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.demandMissLatency::total       318681                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.overallMissLatency::processor.cores1.core.inst       318681                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.overallMissLatency::total       318681                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.demandAccesses::processor.cores1.core.inst       394620                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandAccesses::total       394620                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallAccesses::processor.cores1.core.inst       394620                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallAccesses::total       394620                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMissRate::processor.cores1.core.inst     0.000025                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.demandMissRate::total     0.000025                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.overallMissRate::processor.cores1.core.inst     0.000025                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.overallMissRate::total     0.000025                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.demandAvgMissLatency::processor.cores1.core.inst 31868.100000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.demandAvgMissLatency::total 31868.100000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.overallAvgMissLatency::processor.cores1.core.inst 31868.100000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.overallAvgMissLatency::total 31868.100000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l1i_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l1i_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l1i_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l1i_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l1i_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMisses::processor.cores1.core.inst           10                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMisses::total           10                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMisses::processor.cores1.core.inst           10                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMisses::total           10                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMissLatency::processor.cores1.core.inst       315351                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMissLatency::total       315351                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMissLatency::processor.cores1.core.inst       315351                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMissLatency::total       315351                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMissRate::processor.cores1.core.inst     0.000025                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMissRate::total     0.000025                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMissRate::processor.cores1.core.inst     0.000025                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMissRate::total     0.000025                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.demandAvgMshrMissLatency::processor.cores1.core.inst 31535.100000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.demandAvgMshrMissLatency::total 31535.100000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.overallAvgMshrMissLatency::processor.cores1.core.inst 31535.100000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.overallAvgMshrMissLatency::total 31535.100000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.hits::processor.cores1.core.inst       394610                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.hits::total       394610                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.misses::processor.cores1.core.inst           10                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.misses::total           10                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.missLatency::processor.cores1.core.inst       318681                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.missLatency::total       318681                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.accesses::processor.cores1.core.inst       394620                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.accesses::total       394620                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.missRate::processor.cores1.core.inst     0.000025                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.missRate::total     0.000025                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.avgMissLatency::processor.cores1.core.inst 31868.100000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.avgMissLatency::total 31868.100000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMisses::processor.cores1.core.inst           10                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMisses::total           10                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMissLatency::processor.cores1.core.inst       315351                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMissLatency::total       315351                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMissRate::processor.cores1.core.inst     0.000025                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMissRate::total     0.000025                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.avgMshrMissLatency::processor.cores1.core.inst 31535.100000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.avgMshrMissLatency::total 31535.100000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.demandMshrMisses           10                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1i_cache.tags.tagsInUse   176.703715                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters1.l1i_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters1.l1i_cache.tags.occupancies::processor.cores1.core.inst   176.703715                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l1i_cache.tags.avgOccs::processor.cores1.core.inst     0.345124                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l1i_cache.tags.avgOccs::total     0.345124                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l1i_cache.tags.occupanciesTaskId::1024          177                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.ageTaskId_1024::2           21                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.ageTaskId_1024::3          156                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.ratioOccsTaskId::1024     0.345703                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.tags.tagAccesses      3156970                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.dataAccesses      3156970                       # Number of data accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l2_bus.transDist::ReadResp         5121                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::WritebackDirty         1723                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::WritebackClean          924                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::CleanEvict           14                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::HardPFReq          319                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::UpgradeReq         2445                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::UpgradeResp          803                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::ReadExReq         1562                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::ReadExResp         1485                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::ReadSharedReq         5564                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.pktCount_board.cache_hierarchy.clusters1.l1d_cache.mem_side_port::board.cache_hierarchy.clusters1.l2_cache.cpu_side_port        15690                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters1.l2_bus.pktCount_board.cache_hierarchy.clusters1.l1i_cache.mem_side_port::board.cache_hierarchy.clusters1.l2_cache.cpu_side_port           20                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters1.l2_bus.pktCount::total        15710                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters1.l2_bus.pktSize_board.cache_hierarchy.clusters1.l1d_cache.mem_side_port::board.cache_hierarchy.clusters1.l2_cache.cpu_side_port       591488                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters1.l2_bus.pktSize_board.cache_hierarchy.clusters1.l1i_cache.mem_side_port::board.cache_hierarchy.clusters1.l2_cache.cpu_side_port          640                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters1.l2_bus.pktSize::total       592128                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters1.l2_bus.snoops         6004                       # Total snoops (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopTraffic        90624                       # Total snoop traffic (Byte)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::samples         9905                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::mean     0.335487                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::stdev     0.472184                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::0         6582     66.45%     66.45% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::1         3323     33.55%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::total         9905                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l2_bus.reqLayer0.occupancy      4743296                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters1.l2_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters1.l2_bus.respLayer0.occupancy      5330331                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters1.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters1.l2_bus.respLayer1.occupancy         9990                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters1.l2_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters1.l2_bus.snoopLayer0.occupancy      1537750                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters1.l2_bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.totRequests         8301                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.hitSingleRequests         3116                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.totSnoops         3323                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.hitSingleSnoops         3323                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters1.l2_cache.demandHits::cache_hierarchy.clusters1.l1d_cache.prefetcher         1052                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l2_cache.demandHits::processor.cores1.core.data         1196                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l2_cache.demandHits::total         2248                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l2_cache.overallHits::cache_hierarchy.clusters1.l1d_cache.prefetcher         1052                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l2_cache.overallHits::processor.cores1.core.data         1196                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l2_cache.overallHits::total         2248                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher          136                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMisses::processor.cores1.core.inst           10                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMisses::processor.cores1.core.data         2791                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMisses::total         2937                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher          136                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMisses::processor.cores1.core.inst           10                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMisses::processor.cores1.core.data         2791                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMisses::total         2937                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      2832828                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMissLatency::processor.cores1.core.inst       308691                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMissLatency::processor.cores1.core.data     25959677                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMissLatency::total     29101196                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      2832828                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMissLatency::processor.cores1.core.inst       308691                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMissLatency::processor.cores1.core.data     25959677                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMissLatency::total     29101196                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandAccesses::cache_hierarchy.clusters1.l1d_cache.prefetcher         1188                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandAccesses::processor.cores1.core.inst           10                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandAccesses::processor.cores1.core.data         3987                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandAccesses::total         5185                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallAccesses::cache_hierarchy.clusters1.l1d_cache.prefetcher         1188                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallAccesses::processor.cores1.core.inst           10                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallAccesses::processor.cores1.core.data         3987                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallAccesses::total         5185                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.114478                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMissRate::processor.cores1.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMissRate::processor.cores1.core.data     0.700025                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMissRate::total     0.566442                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.114478                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMissRate::processor.cores1.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMissRate::processor.cores1.core.data     0.700025                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMissRate::total     0.566442                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandAvgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 20829.617647                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMissLatency::processor.cores1.core.inst 30869.100000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMissLatency::processor.cores1.core.data  9301.209961                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMissLatency::total  9908.476677                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 20829.617647                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMissLatency::processor.cores1.core.inst 30869.100000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMissLatency::processor.cores1.core.data  9301.209961                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMissLatency::total  9908.476677                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l2_cache.writebacks::writebacks            1                       # number of writebacks (Count)
board.cache_hierarchy.clusters1.l2_cache.writebacks::total            1                       # number of writebacks (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrHits::cache_hierarchy.clusters1.l1d_cache.prefetcher           65                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrHits::total           65                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrHits::cache_hierarchy.clusters1.l1d_cache.prefetcher           65                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrHits::total           65                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher           71                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMisses::processor.cores1.core.inst           10                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMisses::processor.cores1.core.data         2791                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMisses::total         2872                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher           71                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          259                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMisses::processor.cores1.core.inst           10                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMisses::processor.cores1.core.data         2791                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMisses::total         3131                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      1448217                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissLatency::processor.cores1.core.inst       305361                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissLatency::processor.cores1.core.data     25028276                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissLatency::total     26781854                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      1448217                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher     11310321                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissLatency::processor.cores1.core.inst       305361                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissLatency::processor.cores1.core.data     25028276                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissLatency::total     38092175                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.059764                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissRate::processor.cores1.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissRate::processor.cores1.core.data     0.700025                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissRate::total     0.553905                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.059764                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissRate::processor.cores1.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissRate::processor.cores1.core.data     0.700025                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissRate::total     0.603857                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 20397.422535                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMshrMissLatency::processor.cores1.core.inst 30536.100000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMshrMissLatency::processor.cores1.core.data  8967.494088                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMshrMissLatency::total  9325.158078                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 20397.422535                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 43669.193050                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMshrMissLatency::processor.cores1.core.inst 30536.100000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMshrMissLatency::processor.cores1.core.data  8967.494088                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMshrMissLatency::total 12166.137017                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.replacements           15                       # number of replacements (Count)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          259                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMisses::total          259                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher     11310321                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMissLatency::total     11310321                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 43669.193050                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.avgMshrMissLatency::total 43669.193050                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.hits::processor.cores1.core.data          291                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.hits::total          291                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.misses::processor.cores1.core.data          549                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.misses::total          549                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.missLatency::processor.cores1.core.data      5387607                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.missLatency::total      5387607                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.accesses::processor.cores1.core.data          840                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.accesses::total          840                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.missRate::processor.cores1.core.data     0.653571                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.missRate::total     0.653571                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.avgMissLatency::processor.cores1.core.data  9813.491803                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.avgMissLatency::total  9813.491803                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMisses::processor.cores1.core.data          549                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMisses::total          549                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMissLatency::processor.cores1.core.data      5202792                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMissLatency::total      5202792                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMissRate::processor.cores1.core.data     0.653571                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMissRate::total     0.653571                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores1.core.data  9476.852459                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.avgMshrMissLatency::total  9476.852459                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.hits::cache_hierarchy.clusters1.l1d_cache.prefetcher         1052                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.hits::processor.cores1.core.data          905                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.hits::total         1957                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.misses::cache_hierarchy.clusters1.l1d_cache.prefetcher          136                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.misses::processor.cores1.core.inst           10                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.misses::processor.cores1.core.data         2242                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.misses::total         2388                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      2832828                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missLatency::processor.cores1.core.inst       308691                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missLatency::processor.cores1.core.data     20572070                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missLatency::total     23713589                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.accesses::cache_hierarchy.clusters1.l1d_cache.prefetcher         1188                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.accesses::processor.cores1.core.inst           10                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.accesses::processor.cores1.core.data         3147                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.accesses::total         4345                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.114478                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missRate::processor.cores1.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missRate::processor.cores1.core.data     0.712425                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missRate::total     0.549597                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 20829.617647                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMissLatency::processor.cores1.core.inst 30869.100000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMissLatency::processor.cores1.core.data  9175.767172                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMissLatency::total  9930.313652                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.clusters1.l1d_cache.prefetcher           65                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrHits::total           65                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher           71                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMisses::processor.cores1.core.inst           10                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMisses::processor.cores1.core.data         2242                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMisses::total         2323                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      1448217                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.inst       305361                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.data     19825484                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissLatency::total     21579062                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.059764                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissRate::processor.cores1.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissRate::processor.cores1.core.data     0.712425                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissRate::total     0.534638                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 20397.422535                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.inst 30536.100000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.data  8842.767172                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMshrMissLatency::total  9289.307792                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.misses::processor.cores1.core.data          470                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.misses::total          470                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.missLatency::processor.cores1.core.data      4368960                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.missLatency::total      4368960                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.accesses::processor.cores1.core.data          470                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.accesses::total          470                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.missRate::processor.cores1.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.avgMissLatency::processor.cores1.core.data  9295.659574                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.avgMissLatency::total  9295.659574                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMisses::processor.cores1.core.data          470                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMisses::total          470                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMissLatency::processor.cores1.core.data      4214448                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMissLatency::total      4214448                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.avgMshrMissLatency::processor.cores1.core.data  8966.910638                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.avgMshrMissLatency::total  8966.910638                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.WritebackClean.hits::writebacks          924                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackClean.hits::total          924                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackClean.accesses::writebacks          924                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackClean.accesses::total          924                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackDirty.hits::writebacks         1722                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackDirty.hits::total         1722                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackDirty.accesses::writebacks         1722                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackDirty.accesses::total         1722                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.demandMshrMisses         2872                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfIssued         1751                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfUseful          381                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.accuracy     0.217590                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.coverage     0.117123                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfHitInCache         1440                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfHitInMSHR           52                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfLate         1492                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfIdentified         2055                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfBufferHit          188                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfRemovedDemand           67                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfSpanPage          169                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfUsefulSpanPage           96                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l2_cache.tags.tagsInUse  2883.832956                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.tags.totalRefs         4233                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.sampledRefs         2712                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.avgRefs     1.560841                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters1.l2_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters1.l2_cache.tags.occupancies::cache_hierarchy.clusters1.l1d_cache.prefetcher   103.509783                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.occupancies::cache_hierarchy.clusters1.l2_cache.prefetcher  2276.506727                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.occupancies::processor.cores1.core.inst   170.096549                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.occupancies::processor.cores1.core.data   333.719897                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.avgOccs::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.025271                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.avgOccs::cache_hierarchy.clusters1.l2_cache.prefetcher     0.555788                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.avgOccs::processor.cores1.core.inst     0.041527                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.avgOccs::processor.cores1.core.data     0.081475                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.avgOccs::total     0.704061                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.occupanciesTaskId::1022         2341                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.occupanciesTaskId::1024          649                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1022::1           14                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1022::2          253                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1022::3         2074                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1024::0           15                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1024::1           23                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1024::2          328                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1024::3          283                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ratioOccsTaskId::1022     0.571533                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters1.l2_cache.tags.ratioOccsTaskId::1024     0.158447                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters1.l2_cache.tags.tagAccesses        69545                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.dataAccesses        69545                       # Number of data accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3_bus.transDist::ReadResp         4070                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::WritebackDirty          252                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::CleanEvict          729                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::UpgradeReq         2439                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::UpgradeResp         2439                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::ReadExReq         1287                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::ReadExResp         1287                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::ReadSharedReq         4070                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.pktCount_board.cache_hierarchy.clusters0.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         7012                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktCount_board.cache_hierarchy.clusters1.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         3919                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktCount::total        10931                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktSize_board.cache_hierarchy.clusters0.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port        34432                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.pktSize_board.cache_hierarchy.clusters1.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port        15168                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.pktSize::total        49600                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.snoops              5642                       # Total snoops (Count)
board.cache_hierarchy.l3_bus.snoopTraffic       309376                       # Total snoop traffic (Byte)
board.cache_hierarchy.l3_bus.snoopFanout::samples         7796                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::mean     0.935223                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::stdev     0.246147                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::0          505      6.48%      6.48% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::1         7291     93.52%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::total         7796                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3_bus.reqLayer0.occupancy      3284336                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.respLayer0.occupancy      2898354                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.respLayer1.occupancy      3290739                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.snoop_filter.totRequests         8777                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.hitSingleRequests         4113                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.hitMultiRequests         4159                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters0.l1d_cache.prefetcher            2                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters0.l2_cache.prefetcher            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters1.l2_cache.prefetcher            3                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores0.core.inst            2                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores0.core.data            6                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores1.core.inst            3                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::total           17                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters0.l1d_cache.prefetcher            2                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters0.l2_cache.prefetcher            1                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters1.l2_cache.prefetcher            3                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores0.core.inst            2                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores0.core.data            6                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores1.core.inst            3                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::total           17                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher           10                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          235                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher           14                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          199                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores0.core.inst           20                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores0.core.data           11                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores1.core.inst            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores1.core.data           10                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::total          506                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher           10                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          235                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher           14                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          199                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores0.core.inst           20                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores0.core.data           11                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores1.core.inst            7                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores1.core.data           10                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::total          506                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       929070                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher     13152237                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       907425                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher     10922862                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores0.core.inst      1203462                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores0.core.data       842157                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores1.core.inst       231102                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores1.core.data       591075                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::total     28779390                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       929070                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher     13152237                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       907425                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher     10922862                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores0.core.inst      1203462                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores0.core.data       842157                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores1.core.inst       231102                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores1.core.data       591075                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::total     28779390                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters0.l1d_cache.prefetcher           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters0.l2_cache.prefetcher          236                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters1.l1d_cache.prefetcher           14                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters1.l2_cache.prefetcher          202                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores0.core.inst           22                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores0.core.data           17                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores1.core.inst           10                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores1.core.data           10                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::total          523                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters0.l1d_cache.prefetcher           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters0.l2_cache.prefetcher          236                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters1.l1d_cache.prefetcher           14                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters1.l2_cache.prefetcher          202                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores0.core.inst           22                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores0.core.data           17                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores1.core.inst           10                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores1.core.data           10                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::total          523                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.833333                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.995763                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.985149                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores0.core.inst     0.909091                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores0.core.data     0.647059                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores1.core.inst     0.700000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores1.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::total     0.967495                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.833333                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.995763                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.985149                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores0.core.inst     0.909091                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores0.core.data     0.647059                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores1.core.inst     0.700000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores1.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::total     0.967495                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher        92907                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 55966.965957                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 64816.071429                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 54888.753769                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores0.core.inst 60173.100000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores0.core.data 76559.727273                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores1.core.inst 33014.571429                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores1.core.data 59107.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::total 56876.264822                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher        92907                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 55966.965957                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 64816.071429                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 54888.753769                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores0.core.inst 60173.100000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores0.core.data 76559.727273                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores1.core.inst 33014.571429                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores1.core.data 59107.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::total 56876.264822                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l3_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l3_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l3_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l3_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l3_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l3_cache.demandMshrHits::processor.cores1.core.inst            7                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3_cache.demandMshrHits::total            7                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3_cache.overallMshrHits::processor.cores1.core.inst            7                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3_cache.overallMshrHits::total            7                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher           10                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          235                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher           14                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          199                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores0.core.inst           20                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores0.core.data           11                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores1.core.data           10                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::total          499                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher           10                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          235                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher           14                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          199                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores0.core.inst           20                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores0.core.data           11                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores1.core.data           10                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::total          499                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       925740                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher     13073982                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       902763                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher     10856595                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores0.core.inst      1196802                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores0.core.data       838494                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores1.core.data       587745                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::total     28382121                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       925740                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher     13073982                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       902763                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher     10856595                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores0.core.inst      1196802                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores0.core.data       838494                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores1.core.data       587745                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::total     28382121                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.833333                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.995763                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.985149                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores0.core.inst     0.909091                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores0.core.data     0.647059                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores1.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::total     0.954111                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.833333                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.995763                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.985149                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores0.core.inst     0.909091                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores0.core.data     0.647059                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores1.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::total     0.954111                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher        92574                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 55633.965957                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 64483.071429                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 54555.753769                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores0.core.inst 59840.100000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores0.core.data 76226.727273                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores1.core.data 58774.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::total 56877.997996                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher        92574                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 55633.965957                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 64483.071429                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 54555.753769                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores0.core.inst 59840.100000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores0.core.data 76226.727273                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores1.core.data 58774.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::total 56877.997996                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::processor.cores0.core.data           10                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::processor.cores1.core.data           10                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::total           20                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::processor.cores0.core.data       792540                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::processor.cores1.core.data       591075                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::total      1383615                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::processor.cores0.core.data           10                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::processor.cores1.core.data           10                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::total           20                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::processor.cores0.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::processor.cores1.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::processor.cores0.core.data        79254                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::processor.cores1.core.data 59107.500000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::total 69180.750000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::processor.cores0.core.data           10                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::processor.cores1.core.data           10                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::total           20                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::processor.cores0.core.data       789210                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::processor.cores1.core.data       587745                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::total      1376955                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::processor.cores0.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::processor.cores0.core.data        78921                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::processor.cores1.core.data 58774.500000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::total 68847.750000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters0.l1d_cache.prefetcher            2                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters0.l2_cache.prefetcher            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters1.l2_cache.prefetcher            3                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores0.core.inst            2                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores0.core.data            6                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores1.core.inst            3                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::total           17                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters0.l1d_cache.prefetcher           10                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters0.l2_cache.prefetcher          235                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters1.l1d_cache.prefetcher           14                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters1.l2_cache.prefetcher          199                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores0.core.inst           20                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores0.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores1.core.inst            7                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::total          486                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       929070                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters0.l2_cache.prefetcher     13152237                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       907425                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters1.l2_cache.prefetcher     10922862                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores0.core.inst      1203462                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores0.core.data        49617                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores1.core.inst       231102                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::total     27395775                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters0.l1d_cache.prefetcher           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters0.l2_cache.prefetcher          236                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters1.l1d_cache.prefetcher           14                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters1.l2_cache.prefetcher          202                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores0.core.inst           22                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores0.core.data            7                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores1.core.inst           10                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::total          503                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.833333                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.995763                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.985149                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores0.core.inst     0.909091                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores0.core.data     0.142857                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores1.core.inst     0.700000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::total     0.966203                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher        92907                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 55966.965957                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 64816.071429                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 54888.753769                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 60173.100000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores0.core.data        49617                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores1.core.inst 33014.571429                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::total 56369.907407                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrHits::processor.cores1.core.inst            7                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrHits::total            7                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher           10                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          235                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher           14                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          199                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::processor.cores0.core.inst           20                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::processor.cores0.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::total          479                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       925740                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher     13073982                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       902763                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher     10856595                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst      1196802                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.data        49284                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::total     27005166                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.833333                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.995763                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.985149                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::processor.cores0.core.inst     0.909091                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.142857                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::total     0.952286                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher        92574                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 55633.965957                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 64483.071429                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 54555.753769                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 59840.100000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data        49284                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::total 56378.217119                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.UpgradeReq.hits::processor.cores0.core.data         1555                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.hits::processor.cores1.core.data           76                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.hits::total         1631                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::processor.cores0.core.data         1555                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::processor.cores1.core.data           76                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::total         1631                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.WritebackDirty.hits::writebacks          252                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l3_cache.WritebackDirty.hits::total          252                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l3_cache.WritebackDirty.accesses::writebacks          252                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.WritebackDirty.accesses::total          252                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3_cache.tags.tagsInUse  8107.745364                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l3_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l3_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l3_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l3_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters0.l1d_cache.prefetcher   197.749554                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters0.l2_cache.prefetcher  2847.505989                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters1.l1d_cache.prefetcher    72.552879                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters1.l2_cache.prefetcher  1086.842141                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores0.core.inst  2173.645352                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores0.core.data  1635.702134                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores1.core.inst           52                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores1.core.data    41.747316                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.006035                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters0.l2_cache.prefetcher     0.086899                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.002214                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters1.l2_cache.prefetcher     0.033168                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores0.core.inst     0.066334                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores0.core.data     0.049918                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores1.core.inst     0.001587                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores1.core.data     0.001274                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::total     0.247429                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.occupanciesTaskId::1022         4218                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l3_cache.tags.occupanciesTaskId::1024         3904                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1022::1            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1022::2          508                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1022::3         3709                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1024::2           84                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1024::3         3820                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ratioOccsTaskId::1022     0.128723                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l3_cache.tags.ratioOccsTaskId::1024     0.119141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l3_cache.tags.tagAccesses        50067                       # Number of tag accesses (Count)
board.cache_hierarchy.l3_cache.tags.dataAccesses        50067                       # Number of data accesses (Count)
board.cache_hierarchy.l3_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadResp          479                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::UpgradeReq          808                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq         1132                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp           20                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq          479                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l3_cache.mem_side_port::board.memory.mem_ctrl.port         2918                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l3_cache.mem_side_port::total         2918                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total         2918                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l3_cache.mem_side_port::board.memory.mem_ctrl.port        31936                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l3_cache.mem_side_port::total        31936                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total        31936                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops              1920                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples         2419                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0         2419    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total         2419                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy       167967                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer3.occupancy       426762                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests         2419                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests         1920                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters0.l1d_cache.prefetcher::samples        10.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters0.l2_cache.prefetcher::samples       235.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters1.l1d_cache.prefetcher::samples        14.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters1.l2_cache.prefetcher::samples       199.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.data::samples        11.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores1.core.data::samples        10.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000345542                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState           1186                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState             0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                    499                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                     0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                  499                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                   0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.36                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6              499                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0                301                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1                 98                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2                 21                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3                 19                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                 17                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                 14                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                 12                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                 10                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                  7                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys              31936                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys               0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         37269679.22329260                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys           0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap                761269635                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap               1525590.45                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters0.l1d_cache.prefetcher          640                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters0.l2_cache.prefetcher        15040                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters1.l1d_cache.prefetcher          896                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters1.l2_cache.prefetcher        12736                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.inst         1280                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.data          704                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores1.core.data          640                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters0.l1d_cache.prefetcher 746887.359184220433                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters0.l2_cache.prefetcher 17551852.940829180181                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters1.l1d_cache.prefetcher 1045642.302857908653                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters1.l2_cache.prefetcher 14863058.447765987366                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.inst 1493774.718368440866                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.data 821576.095102642546                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores1.core.data 746887.359184220433                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters0.l1d_cache.prefetcher           10                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters0.l2_cache.prefetcher          235                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters1.l1d_cache.prefetcher           14                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters1.l2_cache.prefetcher          199                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.inst           20                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.data           11                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores1.core.data           10                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters0.l1d_cache.prefetcher       620870                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters0.l2_cache.prefetcher      5794894                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters1.l1d_cache.prefetcher       475870                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters1.l2_cache.prefetcher      4678897                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.inst       586521                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.data       502950                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores1.core.data       282530                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters0.l1d_cache.prefetcher     62087.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters0.l2_cache.prefetcher     24659.12                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters1.l1d_cache.prefetcher     33990.71                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters1.l2_cache.prefetcher     23512.05                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.inst     29326.05                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.data     45722.73                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores1.core.data     28253.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters0.l1d_cache.prefetcher          640                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters0.l2_cache.prefetcher        15040                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters1.l1d_cache.prefetcher          896                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters1.l2_cache.prefetcher        12736                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.inst         1280                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.data          704                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores1.core.data          640                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total        31936                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores0.core.inst         1280                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total         1280                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters0.l1d_cache.prefetcher           10                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters0.l2_cache.prefetcher          235                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters1.l1d_cache.prefetcher           14                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters1.l2_cache.prefetcher          199                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.inst           20                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.data           11                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores1.core.data           10                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total          499                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters0.l1d_cache.prefetcher       746887                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters0.l2_cache.prefetcher     17551853                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters1.l1d_cache.prefetcher      1045642                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters1.l2_cache.prefetcher     14863058                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.inst      1493775                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.data       821576                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores1.core.data       746887                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total     37269679                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores0.core.inst      1493775                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total      1493775                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters0.l1d_cache.prefetcher       746887                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters0.l2_cache.prefetcher     17551853                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters1.l1d_cache.prefetcher      1045642                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters1.l2_cache.prefetcher     14863058                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.inst      1493775                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.data       821576                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores1.core.data       746887                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total     37269679                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts             499                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts              0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0           35                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1           22                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2           21                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3           21                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4           20                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5           48                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6           47                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7           47                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8           56                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9           30                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10           25                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11           26                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12           24                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13           31                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14           23                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15           23                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat            3586282                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat          2495000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat      12942532                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat            7186.94                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      25936.94                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits            440                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits             0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        88.18                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples           70                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   493.714286                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   342.233217                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   370.329471                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127           11     15.71%     15.71% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255            6      8.57%     24.29% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383           20     28.57%     52.86% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511            6      8.57%     61.43% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639            3      4.29%     65.71% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767            4      5.71%     71.43% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151           20     28.57%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total           70                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead        31936                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW          37.269679                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW                  0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.29                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.29                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          88.18                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy       228480                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy       121440                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy      2049180                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 67610400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy     32781840                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy    302568960                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy    405360300                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   473.060131                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE    786261757                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF     28600000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT     44968219                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy       285600                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy       151800                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy      1834980                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 67610400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy     42909600                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy    294809760                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy    407602140                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   475.676384                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE    765967439                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF     28600000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT     67266118                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles         2573242                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi              3.486650                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.286808                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores0.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores0.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores0.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores0.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores0.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores0.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores0.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores0.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores0.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores0.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores0.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores0.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores0.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores0.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores0.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores0.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores0.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores0.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores0.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores0.core.commitStats0.numInsts       738027                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps      1336489                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi     3.486650                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.286808                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass         3749      0.28%      0.28% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu       786305     58.83%     59.11% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult          203      0.02%     59.13% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv         1407      0.11%     59.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd        88280      6.61%     65.84% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     65.84% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt            0      0.00%     65.84% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult            0      0.00%     65.84% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.84% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     65.84% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     65.84% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.84% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd            0      0.00%     65.84% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.84% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu         7008      0.52%     66.36% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     66.36% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt            0      0.00%     66.36% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc         1808      0.14%     66.50% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     66.50% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     66.50% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift            0      0.00%     66.50% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     66.50% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     66.50% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd        87275      6.53%     73.03% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     73.03% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt          100      0.01%     73.04% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv         2500      0.19%     73.22% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.22% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult        84575      6.33%     79.55% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.55% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.55% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt          100      0.01%     79.56% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.56% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.56% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.56% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.56% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.56% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     79.56% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.56% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.56% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.56% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.56% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.56% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.56% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.56% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.56% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     79.56% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     79.56% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     79.56% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead        46718      3.50%     83.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite        38142      2.85%     85.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead       177277     13.26%     99.17% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite        11042      0.83%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total      1336489                       # Class of committed instruction. (Count)
board.processor.cores0.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps       484980                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetch2.intInstructions            7                       # Number of integer instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores0.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.mmu.dtb.rdAccesses       311574                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses        52690                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses           20                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses            1                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses       395145                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.thread_0.numInsts       738027                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps      1336489                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores0.core.workload.numSyscalls          270                       # Number of system calls (Count)
board.processor.cores1.core.numCycles         2573242                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi              3.432921                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc              0.291297                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores1.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores1.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores1.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores1.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores1.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores1.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores1.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores1.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores1.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores1.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores1.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores1.core.commitStats0.numInsts       749578                       # Number of instructions committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numOps      1347057                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi     3.432921                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc     0.291297                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass         1873      0.14%      0.14% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu       867584     64.41%     64.54% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult          203      0.02%     64.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv         1407      0.10%     64.66% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd        84625      6.28%     70.95% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0      0.00%     70.95% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0      0.00%     70.95% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0      0.00%     70.95% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     70.95% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0      0.00%     70.95% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0      0.00%     70.95% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     70.95% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0      0.00%     70.95% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     70.95% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu         5100      0.38%     71.33% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0      0.00%     71.33% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt            0      0.00%     71.33% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc          200      0.01%     71.34% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0      0.00%     71.34% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.34% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.34% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0      0.00%     71.34% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.34% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0      0.00%     71.34% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.34% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd        84625      6.28%     77.62% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.62% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.62% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     77.62% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv         2450      0.18%     77.80% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.80% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult        82075      6.09%     83.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     83.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     83.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     83.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     83.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     83.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     83.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     83.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     83.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0      0.00%     83.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     83.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     83.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     83.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     83.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     83.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     83.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     83.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     83.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0      0.00%     83.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0      0.00%     83.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0      0.00%     83.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead        38523      2.86%     86.76% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite         9342      0.69%     87.45% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead       166600     12.37%     99.82% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite         2450      0.18%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total      1347057                       # Class of committed instruction. (Count)
board.processor.cores1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps       521118                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores1.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores1.core.mmu.dtb.rdAccesses       304831                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses        14394                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses           19                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses       394620                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON   5821948557                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.thread_0.numInsts       749578                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps      1347057                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)
board.processor.cores0.core.idleCycles          86507                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores0.core.tickCycles        2486735                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores1.core.idleCycles          71788                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores1.core.tickCycles        2501454                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000911                       # Number of seconds simulated (Second)
simTicks                                    910697058                       # Number of ticks simulated (Tick)
finalTick                                  5875756029                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     13.01                       # Real time elapsed on the host (Second)
hostTickRate                                 70009013                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4474176                       # Number of bytes of host memory used (Byte)
simInsts                                      1602801                       # Number of instructions simulated (Count)
simOps                                        2899321                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   123212                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     222880                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.clusters0.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters0.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters0.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters0.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters0.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters0.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters0.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters0.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters0.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters0.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters0.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters0.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters0.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1d_cache.demandHits::processor.cores0.core.data       376487                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandHits::total       376487                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallHits::processor.cores0.core.data       376487                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallHits::total       376487                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMisses::processor.cores0.core.data         7526                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMisses::total         7526                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMisses::processor.cores0.core.data         7526                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMisses::total         7526                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMissLatency::processor.cores0.core.data     73533060                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.demandMissLatency::total     73533060                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.overallMissLatency::processor.cores0.core.data     73533060                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.overallMissLatency::total     73533060                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.demandAccesses::processor.cores0.core.data       384013                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandAccesses::total       384013                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallAccesses::processor.cores0.core.data       384013                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallAccesses::total       384013                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMissRate::processor.cores0.core.data     0.019598                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.demandMissRate::total     0.019598                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.overallMissRate::processor.cores0.core.data     0.019598                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.overallMissRate::total     0.019598                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.demandAvgMissLatency::processor.cores0.core.data  9770.536806                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.demandAvgMissLatency::total  9770.536806                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.overallAvgMissLatency::processor.cores0.core.data  9770.536806                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.overallAvgMissLatency::total  9770.536806                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l1d_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l1d_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l1d_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l1d_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l1d_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l1d_cache.writebacks::writebacks         5116                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l1d_cache.writebacks::total         5116                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrHits::processor.cores0.core.data         1428                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrHits::total         1428                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrHits::processor.cores0.core.data         1428                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrHits::total         1428                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMisses::processor.cores0.core.data         6098                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMisses::total         6098                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher         1652                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMisses::processor.cores0.core.data         6098                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMisses::total         7750                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMissLatency::processor.cores0.core.data     54011601                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMissLatency::total     54011601                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher     12586252                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissLatency::processor.cores0.core.data     54011601                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissLatency::total     66597853                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMissRate::processor.cores0.core.data     0.015880                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMissRate::total     0.015880                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissRate::processor.cores0.core.data     0.015880                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissRate::total     0.020182                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.demandAvgMshrMissLatency::processor.cores0.core.data  8857.264841                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.demandAvgMshrMissLatency::total  8857.264841                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher  7618.796610                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.overallAvgMshrMissLatency::processor.cores0.core.data  8857.264841                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.overallAvgMshrMissLatency::total  8593.271355                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.replacements         5116                       # number of replacements (Count)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher         1652                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMisses::total         1652                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher     12586252                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMissLatency::total     12586252                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher  7618.796610                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.avgMshrMissLatency::total  7618.796610                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.hits::processor.cores0.core.data          489                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.hits::total          489                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.misses::processor.cores0.core.data          440                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.misses::total          440                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.missLatency::processor.cores0.core.data      4809186                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.missLatency::total      4809186                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.accesses::processor.cores0.core.data          929                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.accesses::total          929                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.missRate::processor.cores0.core.data     0.473628                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.missRate::total     0.473628                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.avgMissLatency::processor.cores0.core.data 10929.968182                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.avgMissLatency::total 10929.968182                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMisses::processor.cores0.core.data          440                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMisses::total          440                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMissLatency::processor.cores0.core.data     10400589                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMissLatency::total     10400589                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMissRate::processor.cores0.core.data     0.473628                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMissRate::total     0.473628                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::processor.cores0.core.data 23637.702273                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::total 23637.702273                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWWriteReq.hits::processor.cores0.core.data          929                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWWriteReq.hits::total          929                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWWriteReq.accesses::processor.cores0.core.data          929                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWWriteReq.accesses::total          929                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.hits::processor.cores0.core.data       324037                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.hits::total       324037                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.misses::processor.cores0.core.data         3303                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.misses::total         3303                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.missLatency::processor.cores0.core.data     20889090                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.missLatency::total     20889090                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.accesses::processor.cores0.core.data       327340                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.accesses::total       327340                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.missRate::processor.cores0.core.data     0.010090                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.missRate::total     0.010090                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.avgMissLatency::processor.cores0.core.data  6324.277929                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.avgMissLatency::total  6324.277929                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrHits::processor.cores0.core.data           25                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrHits::total           25                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMisses::processor.cores0.core.data         3278                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMisses::total         3278                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMissLatency::processor.cores0.core.data     19592721                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMissLatency::total     19592721                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMissRate::processor.cores0.core.data     0.010014                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMissRate::total     0.010014                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.avgMshrMissLatency::processor.cores0.core.data  5977.035082                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.avgMshrMissLatency::total  5977.035082                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.hits::processor.cores0.core.data        52450                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.hits::total        52450                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.misses::processor.cores0.core.data         4223                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.misses::total         4223                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.missLatency::processor.cores0.core.data     52643970                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.missLatency::total     52643970                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.accesses::processor.cores0.core.data        56673                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.accesses::total        56673                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.missRate::processor.cores0.core.data     0.074515                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.missRate::total     0.074515                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.avgMissLatency::processor.cores0.core.data 12466.012314                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.avgMissLatency::total 12466.012314                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrHits::processor.cores0.core.data         1403                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrHits::total         1403                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMisses::processor.cores0.core.data         2820                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMisses::total         2820                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMissLatency::processor.cores0.core.data     34418880                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMissLatency::total     34418880                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMissRate::processor.cores0.core.data     0.049759                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMissRate::total     0.049759                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.avgMshrMissLatency::processor.cores0.core.data 12205.276596                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.avgMshrMissLatency::total 12205.276596                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.demandMshrMisses         6098                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfIssued         4429                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfUnused          366                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfUseful         1245                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfUsefulButMiss           64                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.accuracy     0.281102                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.coverage     0.169549                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfHitInCache         2777                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfLate         2777                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfIdentified         4429                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfSpanPage         3595                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfUsefulSpanPage         1344                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1d_cache.tags.tagsInUse   510.213494                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.tags.totalRefs       405129                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.sampledRefs         6634                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.avgRefs    61.068586                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters0.l1d_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters0.l1d_cache.tags.occupancies::cache_hierarchy.clusters0.l1d_cache.prefetcher   250.118679                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l1d_cache.tags.occupancies::processor.cores0.core.data   260.094814                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l1d_cache.tags.avgOccs::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.488513                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l1d_cache.tags.avgOccs::processor.cores0.core.data     0.507998                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l1d_cache.tags.avgOccs::total     0.996511                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l1d_cache.tags.occupanciesTaskId::1022          236                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.occupanciesTaskId::1024          276                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1022::0            3                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1022::1          213                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1022::2           20                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1024::0          154                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1024::1          103                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1024::2           19                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ratioOccsTaskId::1022     0.460938                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.tags.ratioOccsTaskId::1024     0.539062                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.tags.tagAccesses      3093091                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.dataAccesses      3093091                       # Number of data accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1i_cache.demandHits::processor.cores0.core.inst       410233                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandHits::total       410233                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallHits::processor.cores0.core.inst       410233                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallHits::total       410233                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMisses::processor.cores0.core.inst          275                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMisses::total          275                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallMisses::processor.cores0.core.inst          275                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallMisses::total          275                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMissLatency::processor.cores0.core.inst      9939051                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.demandMissLatency::total      9939051                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.overallMissLatency::processor.cores0.core.inst      9939051                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.overallMissLatency::total      9939051                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.demandAccesses::processor.cores0.core.inst       410508                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandAccesses::total       410508                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallAccesses::processor.cores0.core.inst       410508                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallAccesses::total       410508                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMissRate::processor.cores0.core.inst     0.000670                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.demandMissRate::total     0.000670                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.overallMissRate::processor.cores0.core.inst     0.000670                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.overallMissRate::total     0.000670                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.demandAvgMissLatency::processor.cores0.core.inst 36142.003636                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.demandAvgMissLatency::total 36142.003636                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.overallAvgMissLatency::processor.cores0.core.inst 36142.003636                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.overallAvgMissLatency::total 36142.003636                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l1i_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l1i_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l1i_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l1i_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l1i_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l1i_cache.writebacks::writebacks          276                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l1i_cache.writebacks::total          276                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMisses::processor.cores0.core.inst          275                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMisses::total          275                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMisses::processor.cores0.core.inst          275                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMisses::total          275                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMissLatency::processor.cores0.core.inst      9847143                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMissLatency::total      9847143                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMissLatency::processor.cores0.core.inst      9847143                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMissLatency::total      9847143                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMissRate::processor.cores0.core.inst     0.000670                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMissRate::total     0.000670                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMissRate::processor.cores0.core.inst     0.000670                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMissRate::total     0.000670                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.demandAvgMshrMissLatency::processor.cores0.core.inst 35807.792727                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.demandAvgMshrMissLatency::total 35807.792727                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.overallAvgMshrMissLatency::processor.cores0.core.inst 35807.792727                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.overallAvgMshrMissLatency::total 35807.792727                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.replacements          276                       # number of replacements (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.hits::processor.cores0.core.inst       410233                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.hits::total       410233                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.misses::processor.cores0.core.inst          275                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.misses::total          275                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.missLatency::processor.cores0.core.inst      9939051                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.missLatency::total      9939051                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.accesses::processor.cores0.core.inst       410508                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.accesses::total       410508                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.missRate::processor.cores0.core.inst     0.000670                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.missRate::total     0.000670                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.avgMissLatency::processor.cores0.core.inst 36142.003636                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.avgMissLatency::total 36142.003636                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMisses::processor.cores0.core.inst          275                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMisses::total          275                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMissLatency::processor.cores0.core.inst      9847143                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMissLatency::total      9847143                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMissRate::processor.cores0.core.inst     0.000670                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMissRate::total     0.000670                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.avgMshrMissLatency::processor.cores0.core.inst 35807.792727                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.avgMshrMissLatency::total 35807.792727                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.demandMshrMisses          275                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1i_cache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.tags.totalRefs      1958876                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.sampledRefs          788                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.avgRefs  2485.883249                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters0.l1i_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters0.l1i_cache.tags.occupancies::processor.cores0.core.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l1i_cache.tags.avgOccs::processor.cores0.core.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l1i_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l1i_cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.ageTaskId_1024::0          201                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.ageTaskId_1024::1           38                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.ageTaskId_1024::2           84                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.ageTaskId_1024::3          189                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.tags.tagAccesses      3284340                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.dataAccesses      3284340                       # Number of data accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l2_bus.transDist::ReadResp         7508                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::WritebackDirty         4163                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::WritebackClean         1869                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::CleanEvict         1152                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::HardPFReq         1041                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::UpgradeReq         2557                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::UpgradeResp         2455                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::ReadExReq         1712                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::ReadExResp         1735                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::ReadSharedReq         7571                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.pktCount_board.cache_hierarchy.clusters0.l1d_cache.mem_side_port::board.cache_hierarchy.clusters0.l2_cache.cpu_side_port        24728                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters0.l2_bus.pktCount_board.cache_hierarchy.clusters0.l1i_cache.mem_side_port::board.cache_hierarchy.clusters0.l2_cache.cpu_side_port          827                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters0.l2_bus.pktCount::total        25555                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters0.l2_bus.pktSize_board.cache_hierarchy.clusters0.l1d_cache.mem_side_port::board.cache_hierarchy.clusters0.l2_cache.cpu_side_port       901312                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters0.l2_bus.pktSize_board.cache_hierarchy.clusters0.l1i_cache.mem_side_port::board.cache_hierarchy.clusters0.l2_cache.cpu_side_port        35328                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters0.l2_bus.pktSize::total       936640                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters0.l2_bus.snoops         9440                       # Total snoops (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopTraffic       222976                       # Total snoop traffic (Byte)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::samples        14673                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::mean     0.246712                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::stdev     0.431270                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::0        11054     75.34%     75.34% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::1         3618     24.66%     99.99% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::2            1      0.01%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::total        14673                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l2_bus.reqLayer0.occupancy      8462267                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters0.l2_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters0.l2_bus.respLayer0.occupancy      6805188                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters0.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters0.l2_bus.respLayer1.occupancy       275724                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters0.l2_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters0.l2_bus.snoopLayer0.occupancy      2971688                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters0.l2_bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.totRequests        13857                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.hitSingleRequests         7490                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.hitMultiRequests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.totSnoops         3587                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.hitSingleSnoops         3586                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.hitMultiSnoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters0.l2_cache.demandHits::cache_hierarchy.clusters0.l1d_cache.prefetcher         1386                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandHits::processor.cores0.core.inst           75                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandHits::processor.cores0.core.data         2858                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandHits::total         4319                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallHits::cache_hierarchy.clusters0.l1d_cache.prefetcher         1386                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallHits::processor.cores0.core.inst           75                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallHits::processor.cores0.core.data         2858                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallHits::total         4319                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher          266                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMisses::processor.cores0.core.inst          200                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMisses::processor.cores0.core.data         1587                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMisses::total         2053                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher          266                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMisses::processor.cores0.core.inst          200                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMisses::processor.cores0.core.data         1587                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMisses::total         2053                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      5327997                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMissLatency::processor.cores0.core.inst      9384939                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMissLatency::processor.cores0.core.data     16390560                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMissLatency::total     31103496                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      5327997                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMissLatency::processor.cores0.core.inst      9384939                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMissLatency::processor.cores0.core.data     16390560                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMissLatency::total     31103496                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandAccesses::cache_hierarchy.clusters0.l1d_cache.prefetcher         1652                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandAccesses::processor.cores0.core.inst          275                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandAccesses::processor.cores0.core.data         4445                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandAccesses::total         6372                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallAccesses::cache_hierarchy.clusters0.l1d_cache.prefetcher         1652                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallAccesses::processor.cores0.core.inst          275                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallAccesses::processor.cores0.core.data         4445                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallAccesses::total         6372                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.161017                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMissRate::processor.cores0.core.inst     0.727273                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMissRate::processor.cores0.core.data     0.357030                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMissRate::total     0.322191                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.161017                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMissRate::processor.cores0.core.inst     0.727273                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMissRate::processor.cores0.core.data     0.357030                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMissRate::total     0.322191                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandAvgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 20030.063910                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMissLatency::processor.cores0.core.inst 46924.695000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMissLatency::processor.cores0.core.data 10328.015123                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMissLatency::total 15150.265952                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 20030.063910                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMissLatency::processor.cores0.core.inst 46924.695000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMissLatency::processor.cores0.core.data 10328.015123                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMissLatency::total 15150.265952                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l2_cache.writebacks::writebacks          640                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l2_cache.writebacks::total          640                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrHits::cache_hierarchy.clusters0.l1d_cache.prefetcher          115                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrHits::total          115                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrHits::cache_hierarchy.clusters0.l1d_cache.prefetcher          115                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrHits::total          115                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher          151                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMisses::processor.cores0.core.inst          200                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMisses::processor.cores0.core.data         1587                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMisses::total         1938                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher          151                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          754                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMisses::processor.cores0.core.inst          200                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMisses::processor.cores0.core.data         1587                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMisses::total         2692                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      2830500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissLatency::processor.cores0.core.inst      9318006                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissLatency::processor.cores0.core.data     15853431                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissLatency::total     28001937                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      2830500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher     16508319                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissLatency::processor.cores0.core.inst      9318006                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissLatency::processor.cores0.core.data     15853431                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissLatency::total     44510256                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.091404                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissRate::processor.cores0.core.inst     0.727273                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissRate::processor.cores0.core.data     0.357030                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissRate::total     0.304143                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.091404                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissRate::processor.cores0.core.inst     0.727273                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissRate::processor.cores0.core.data     0.357030                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissRate::total     0.422473                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 18745.033113                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMshrMissLatency::processor.cores0.core.inst 46590.030000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMshrMissLatency::processor.cores0.core.data  9989.559546                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMshrMissLatency::total 14448.883901                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 18745.033113                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 21894.322281                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMshrMissLatency::processor.cores0.core.inst 46590.030000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMshrMissLatency::processor.cores0.core.data  9989.559546                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMshrMissLatency::total 16534.270431                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.replacements         1792                       # number of replacements (Count)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          754                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMisses::total          754                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher     16508319                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMissLatency::total     16508319                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 21894.322281                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.avgMshrMissLatency::total 21894.322281                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.hits::processor.cores0.core.data          376                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.hits::total          376                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.misses::processor.cores0.core.data          791                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.misses::total          791                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.missLatency::processor.cores0.core.data      8096562                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.missLatency::total      8096562                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.accesses::processor.cores0.core.data         1167                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.accesses::total         1167                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.missRate::processor.cores0.core.data     0.677806                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.missRate::total     0.677806                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.avgMissLatency::processor.cores0.core.data 10235.855879                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.avgMissLatency::total 10235.855879                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMisses::processor.cores0.core.data          791                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMisses::total          791                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMissLatency::processor.cores0.core.data      7824501                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMissLatency::total      7824501                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMissRate::processor.cores0.core.data     0.677806                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMissRate::total     0.677806                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores0.core.data  9891.910240                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.avgMshrMissLatency::total  9891.910240                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.hits::cache_hierarchy.clusters0.l1d_cache.prefetcher         1386                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.hits::processor.cores0.core.inst           75                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.hits::processor.cores0.core.data         2482                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.hits::total         3943                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.misses::cache_hierarchy.clusters0.l1d_cache.prefetcher          266                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.misses::processor.cores0.core.inst          200                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.misses::processor.cores0.core.data          796                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.misses::total         1262                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      5327997                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missLatency::processor.cores0.core.inst      9384939                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missLatency::processor.cores0.core.data      8293998                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missLatency::total     23006934                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.accesses::cache_hierarchy.clusters0.l1d_cache.prefetcher         1652                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.accesses::processor.cores0.core.inst          275                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.accesses::processor.cores0.core.data         3278                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.accesses::total         5205                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.161017                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missRate::processor.cores0.core.inst     0.727273                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missRate::processor.cores0.core.data     0.242831                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missRate::total     0.242459                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 20030.063910                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 46924.695000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMissLatency::processor.cores0.core.data 10419.595477                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMissLatency::total 18230.534073                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.clusters0.l1d_cache.prefetcher          115                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrHits::total          115                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher          151                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMisses::processor.cores0.core.inst          200                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMisses::processor.cores0.core.data          796                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMisses::total         1147                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      2830500                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst      9318006                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.data      8028930                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissLatency::total     20177436                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.091404                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissRate::processor.cores0.core.inst     0.727273                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.242831                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissRate::total     0.220365                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 18745.033113                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 46590.030000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data 10086.595477                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMshrMissLatency::total 17591.487358                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.hits::processor.cores0.core.data           21                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.hits::total           21                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.misses::processor.cores0.core.data         2072                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.misses::total         2072                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.missLatency::processor.cores0.core.data     27338634                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.missLatency::total     27338634                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.accesses::processor.cores0.core.data         2093                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.accesses::total         2093                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.missRate::processor.cores0.core.data     0.989967                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.missRate::total     0.989967                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.avgMissLatency::processor.cores0.core.data 13194.321429                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.avgMissLatency::total 13194.321429                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMisses::processor.cores0.core.data         2072                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMisses::total         2072                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMissLatency::processor.cores0.core.data     26657316                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMissLatency::total     26657316                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMissRate::processor.cores0.core.data     0.989967                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMissRate::total     0.989967                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.avgMshrMissLatency::processor.cores0.core.data 12865.500000                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.avgMshrMissLatency::total 12865.500000                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.WritebackClean.hits::writebacks         1842                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackClean.hits::total         1842                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackClean.accesses::writebacks         1842                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackClean.accesses::total         1842                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackDirty.hits::writebacks         3523                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackDirty.hits::total         3523                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackDirty.accesses::writebacks         3523                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackDirty.accesses::total         3523                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.demandMshrMisses         1938                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfIssued         2844                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfUnused            9                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfUseful          710                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfUsefulButMiss            9                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.accuracy     0.249648                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.coverage     0.268127                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfHitInCache         1972                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfHitInMSHR          118                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfLate         2090                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfIdentified         3400                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfBufferHit          320                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfRemovedDemand          169                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfSpanPage         1188                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfUsefulSpanPage          160                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l2_cache.tags.tagsInUse  4084.194312                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.tags.totalRefs       149725                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.sampledRefs         6895                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.avgRefs    21.715011                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters0.l2_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters0.l2_cache.tags.occupancies::writebacks    95.741564                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.occupancies::cache_hierarchy.clusters0.l1d_cache.prefetcher   184.179556                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.occupancies::cache_hierarchy.clusters0.l2_cache.prefetcher  2440.435832                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.occupancies::processor.cores0.core.inst   667.855850                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.occupancies::processor.cores0.core.data   695.981509                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::writebacks     0.023374                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.044966                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::cache_hierarchy.clusters0.l2_cache.prefetcher     0.595810                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::processor.cores0.core.inst     0.163051                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::processor.cores0.core.data     0.169917                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::total     0.997118                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.occupanciesTaskId::1022         2624                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.occupanciesTaskId::1024         1470                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1022::0            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1022::1          182                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1022::2          720                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1022::3         1721                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1024::0          410                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1024::1          165                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1024::2          432                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1024::3          463                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ratioOccsTaskId::1022     0.640625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters0.l2_cache.tags.ratioOccsTaskId::1024     0.358887                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters0.l2_cache.tags.tagAccesses       113496                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.dataAccesses       113496                       # Number of data accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters1.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters1.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters1.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters1.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters1.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters1.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters1.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters1.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters1.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters1.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters1.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters1.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1d_cache.demandHits::processor.cores1.core.data       330465                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandHits::total       330465                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallHits::processor.cores1.core.data       330465                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallHits::total       330465                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMisses::processor.cores1.core.data         4164                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMisses::total         4164                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMisses::processor.cores1.core.data         4164                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMisses::total         4164                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMissLatency::processor.cores1.core.data     36807489                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.demandMissLatency::total     36807489                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.overallMissLatency::processor.cores1.core.data     36807489                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.overallMissLatency::total     36807489                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.demandAccesses::processor.cores1.core.data       334629                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandAccesses::total       334629                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallAccesses::processor.cores1.core.data       334629                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallAccesses::total       334629                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMissRate::processor.cores1.core.data     0.012444                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.demandMissRate::total     0.012444                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.overallMissRate::processor.cores1.core.data     0.012444                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.overallMissRate::total     0.012444                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.demandAvgMissLatency::processor.cores1.core.data  8839.454611                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.demandAvgMissLatency::total  8839.454611                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.overallAvgMissLatency::processor.cores1.core.data  8839.454611                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.overallAvgMissLatency::total  8839.454611                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l1d_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l1d_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l1d_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l1d_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l1d_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l1d_cache.writebacks::writebacks         2646                       # number of writebacks (Count)
board.cache_hierarchy.clusters1.l1d_cache.writebacks::total         2646                       # number of writebacks (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrHits::processor.cores1.core.data          143                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrHits::total          143                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrHits::processor.cores1.core.data          143                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrHits::total          143                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMisses::processor.cores1.core.data         4021                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMisses::total         4021                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher         1188                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMisses::processor.cores1.core.data         4021                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMisses::total         5209                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMissLatency::processor.cores1.core.data     33570396                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMissLatency::total     33570396                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      8171989                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissLatency::processor.cores1.core.data     33570396                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissLatency::total     41742385                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMissRate::processor.cores1.core.data     0.012016                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMissRate::total     0.012016                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissRate::processor.cores1.core.data     0.012016                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissRate::total     0.015566                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.demandAvgMshrMissLatency::processor.cores1.core.data  8348.767968                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.demandAvgMshrMissLatency::total  8348.767968                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher  6878.778620                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.overallAvgMshrMissLatency::processor.cores1.core.data  8348.767968                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.overallAvgMshrMissLatency::total  8013.512190                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.replacements         2646                       # number of replacements (Count)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher         1188                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMisses::total         1188                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      8171989                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMissLatency::total      8171989                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher  6878.778620                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.avgMshrMissLatency::total  6878.778620                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.hits::processor.cores1.core.data           66                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.hits::total           66                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.misses::processor.cores1.core.data          436                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.misses::total          436                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.missLatency::processor.cores1.core.data      4265397                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.missLatency::total      4265397                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.accesses::processor.cores1.core.data          502                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.accesses::total          502                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.missRate::processor.cores1.core.data     0.868526                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.missRate::total     0.868526                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.avgMissLatency::processor.cores1.core.data  9783.020642                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.avgMissLatency::total  9783.020642                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMisses::processor.cores1.core.data          436                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMisses::total          436                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMissLatency::processor.cores1.core.data      8898093                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMissLatency::total      8898093                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMissRate::processor.cores1.core.data     0.868526                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMissRate::total     0.868526                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::processor.cores1.core.data 20408.470183                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::total 20408.470183                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWWriteReq.hits::processor.cores1.core.data          502                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWWriteReq.hits::total          502                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWWriteReq.accesses::processor.cores1.core.data          502                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWWriteReq.accesses::total          502                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.hits::processor.cores1.core.data       320059                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.hits::total       320059                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.misses::processor.cores1.core.data         3280                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.misses::total         3280                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.missLatency::processor.cores1.core.data     28365606                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.missLatency::total     28365606                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.accesses::processor.cores1.core.data       323339                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.accesses::total       323339                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.missRate::processor.cores1.core.data     0.010144                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.missRate::total     0.010144                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.avgMissLatency::processor.cores1.core.data  8648.050610                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.avgMissLatency::total  8648.050610                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrHits::processor.cores1.core.data          133                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrHits::total          133                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMisses::processor.cores1.core.data         3147                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMisses::total         3147                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMissLatency::processor.cores1.core.data     25993980                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMissLatency::total     25993980                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMissRate::processor.cores1.core.data     0.009733                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMissRate::total     0.009733                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.avgMshrMissLatency::processor.cores1.core.data  8259.923737                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.avgMshrMissLatency::total  8259.923737                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.hits::processor.cores1.core.data        10406                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.hits::total        10406                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.misses::processor.cores1.core.data          884                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.misses::total          884                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.missLatency::processor.cores1.core.data      8441883                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.missLatency::total      8441883                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.accesses::processor.cores1.core.data        11290                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.accesses::total        11290                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.missRate::processor.cores1.core.data     0.078299                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.missRate::total     0.078299                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.avgMissLatency::processor.cores1.core.data  9549.641403                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.avgMissLatency::total  9549.641403                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrHits::processor.cores1.core.data           10                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrHits::total           10                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMisses::processor.cores1.core.data          874                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMisses::total          874                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMissLatency::processor.cores1.core.data      7576416                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMissLatency::total      7576416                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMissRate::processor.cores1.core.data     0.077414                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMissRate::total     0.077414                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.avgMshrMissLatency::processor.cores1.core.data  8668.668192                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.avgMshrMissLatency::total  8668.668192                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.demandMshrMisses         4021                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfIssued         3244                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfUnused          293                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfUseful          821                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.accuracy     0.253083                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.coverage     0.169558                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfHitInCache         2056                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfLate         2056                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfIdentified         3244                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfSpanPage         2460                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfUsefulSpanPage          563                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1d_cache.tags.tagsInUse   508.222896                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.tags.totalRefs       352606                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.sampledRefs         5688                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.avgRefs    61.991210                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters1.l1d_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters1.l1d_cache.tags.occupancies::cache_hierarchy.clusters1.l1d_cache.prefetcher   196.771061                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l1d_cache.tags.occupancies::processor.cores1.core.data   311.451835                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l1d_cache.tags.avgOccs::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.384318                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l1d_cache.tags.avgOccs::processor.cores1.core.data     0.608304                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l1d_cache.tags.avgOccs::total     0.992623                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l1d_cache.tags.occupanciesTaskId::1022          155                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.occupanciesTaskId::1024          323                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ageTaskId_1022::1           29                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ageTaskId_1022::2          126                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ageTaskId_1024::1           30                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ageTaskId_1024::2          293                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ratioOccsTaskId::1022     0.302734                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.tags.ratioOccsTaskId::1024     0.630859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.tags.tagAccesses      2690245                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.dataAccesses      2690245                       # Number of data accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1i_cache.demandHits::processor.cores1.core.inst       413620                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandHits::total       413620                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallHits::processor.cores1.core.inst       413620                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallHits::total       413620                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMisses::processor.cores1.core.inst           10                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMisses::total           10                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallMisses::processor.cores1.core.inst           10                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallMisses::total           10                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMissLatency::processor.cores1.core.inst       318681                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.demandMissLatency::total       318681                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.overallMissLatency::processor.cores1.core.inst       318681                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.overallMissLatency::total       318681                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.demandAccesses::processor.cores1.core.inst       413630                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandAccesses::total       413630                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallAccesses::processor.cores1.core.inst       413630                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallAccesses::total       413630                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMissRate::processor.cores1.core.inst     0.000024                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.demandMissRate::total     0.000024                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.overallMissRate::processor.cores1.core.inst     0.000024                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.overallMissRate::total     0.000024                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.demandAvgMissLatency::processor.cores1.core.inst 31868.100000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.demandAvgMissLatency::total 31868.100000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.overallAvgMissLatency::processor.cores1.core.inst 31868.100000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.overallAvgMissLatency::total 31868.100000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l1i_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l1i_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l1i_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l1i_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l1i_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMisses::processor.cores1.core.inst           10                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMisses::total           10                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMisses::processor.cores1.core.inst           10                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMisses::total           10                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMissLatency::processor.cores1.core.inst       315351                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMissLatency::total       315351                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMissLatency::processor.cores1.core.inst       315351                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMissLatency::total       315351                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMissRate::processor.cores1.core.inst     0.000024                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMissRate::total     0.000024                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMissRate::processor.cores1.core.inst     0.000024                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMissRate::total     0.000024                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.demandAvgMshrMissLatency::processor.cores1.core.inst 31535.100000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.demandAvgMshrMissLatency::total 31535.100000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.overallAvgMshrMissLatency::processor.cores1.core.inst 31535.100000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.overallAvgMshrMissLatency::total 31535.100000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.hits::processor.cores1.core.inst       413620                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.hits::total       413620                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.misses::processor.cores1.core.inst           10                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.misses::total           10                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.missLatency::processor.cores1.core.inst       318681                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.missLatency::total       318681                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.accesses::processor.cores1.core.inst       413630                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.accesses::total       413630                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.missRate::processor.cores1.core.inst     0.000024                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.missRate::total     0.000024                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.avgMissLatency::processor.cores1.core.inst 31868.100000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.avgMissLatency::total 31868.100000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMisses::processor.cores1.core.inst           10                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMisses::total           10                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMissLatency::processor.cores1.core.inst       315351                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMissLatency::total       315351                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMissRate::processor.cores1.core.inst     0.000024                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMissRate::total     0.000024                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.avgMshrMissLatency::processor.cores1.core.inst 31535.100000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.avgMshrMissLatency::total 31535.100000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.demandMshrMisses           10                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1i_cache.tags.tagsInUse   176.721220                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.tags.totalRefs      1924821                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.sampledRefs          177                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.avgRefs 10874.694915                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters1.l1i_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters1.l1i_cache.tags.occupancies::processor.cores1.core.inst   176.721220                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l1i_cache.tags.avgOccs::processor.cores1.core.inst     0.345159                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l1i_cache.tags.avgOccs::total     0.345159                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l1i_cache.tags.occupanciesTaskId::1024          177                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.ageTaskId_1024::2           21                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.ageTaskId_1024::3          156                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.ratioOccsTaskId::1024     0.345703                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.tags.tagAccesses      3309050                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.dataAccesses      3309050                       # Number of data accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l2_bus.transDist::ReadResp         5124                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::WritebackDirty         1723                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::WritebackClean          924                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::CleanEvict           14                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::HardPFReq          319                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::UpgradeReq         2593                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::UpgradeResp          816                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::ReadExReq         1562                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::ReadExResp         1485                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::ReadSharedReq         5662                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.pktCount_board.cache_hierarchy.clusters1.l1d_cache.mem_side_port::board.cache_hierarchy.clusters1.l2_cache.cpu_side_port        15706                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters1.l2_bus.pktCount_board.cache_hierarchy.clusters1.l1i_cache.mem_side_port::board.cache_hierarchy.clusters1.l2_cache.cpu_side_port           20                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters1.l2_bus.pktCount::total        15726                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters1.l2_bus.pktSize_board.cache_hierarchy.clusters1.l1d_cache.mem_side_port::board.cache_hierarchy.clusters1.l2_cache.cpu_side_port       591680                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters1.l2_bus.pktSize_board.cache_hierarchy.clusters1.l1i_cache.mem_side_port::board.cache_hierarchy.clusters1.l2_cache.cpu_side_port          640                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters1.l2_bus.pktSize::total       592320                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters1.l2_bus.snoops         6266                       # Total snoops (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopTraffic        90816                       # Total snoop traffic (Byte)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::samples        10151                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::mean     0.330805                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::stdev     0.470526                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::0         6793     66.92%     66.92% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::1         3358     33.08%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::total        10151                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l2_bus.reqLayer0.occupancy      4743296                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters1.l2_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters1.l2_bus.respLayer0.occupancy      5330331                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters1.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters1.l2_bus.respLayer1.occupancy         9990                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters1.l2_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters1.l2_bus.snoopLayer0.occupancy      1545076                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters1.l2_bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.totRequests         8301                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.hitSingleRequests         3116                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.totSnoops         3358                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.hitSingleSnoops         3358                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters1.l2_cache.demandHits::cache_hierarchy.clusters1.l1d_cache.prefetcher         1052                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l2_cache.demandHits::processor.cores1.core.data         1196                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l2_cache.demandHits::total         2248                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l2_cache.overallHits::cache_hierarchy.clusters1.l1d_cache.prefetcher         1052                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l2_cache.overallHits::processor.cores1.core.data         1196                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l2_cache.overallHits::total         2248                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher          136                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMisses::processor.cores1.core.inst           10                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMisses::processor.cores1.core.data         2791                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMisses::total         2937                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher          136                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMisses::processor.cores1.core.inst           10                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMisses::processor.cores1.core.data         2791                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMisses::total         2937                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      2832828                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMissLatency::processor.cores1.core.inst       308691                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMissLatency::processor.cores1.core.data     25959677                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMissLatency::total     29101196                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      2832828                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMissLatency::processor.cores1.core.inst       308691                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMissLatency::processor.cores1.core.data     25959677                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMissLatency::total     29101196                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandAccesses::cache_hierarchy.clusters1.l1d_cache.prefetcher         1188                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandAccesses::processor.cores1.core.inst           10                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandAccesses::processor.cores1.core.data         3987                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandAccesses::total         5185                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallAccesses::cache_hierarchy.clusters1.l1d_cache.prefetcher         1188                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallAccesses::processor.cores1.core.inst           10                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallAccesses::processor.cores1.core.data         3987                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallAccesses::total         5185                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.114478                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMissRate::processor.cores1.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMissRate::processor.cores1.core.data     0.700025                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMissRate::total     0.566442                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.114478                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMissRate::processor.cores1.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMissRate::processor.cores1.core.data     0.700025                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMissRate::total     0.566442                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandAvgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 20829.617647                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMissLatency::processor.cores1.core.inst 30869.100000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMissLatency::processor.cores1.core.data  9301.209961                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMissLatency::total  9908.476677                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 20829.617647                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMissLatency::processor.cores1.core.inst 30869.100000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMissLatency::processor.cores1.core.data  9301.209961                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMissLatency::total  9908.476677                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l2_cache.writebacks::writebacks            1                       # number of writebacks (Count)
board.cache_hierarchy.clusters1.l2_cache.writebacks::total            1                       # number of writebacks (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrHits::cache_hierarchy.clusters1.l1d_cache.prefetcher           65                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrHits::total           65                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrHits::cache_hierarchy.clusters1.l1d_cache.prefetcher           65                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrHits::total           65                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher           71                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMisses::processor.cores1.core.inst           10                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMisses::processor.cores1.core.data         2791                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMisses::total         2872                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher           71                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          259                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMisses::processor.cores1.core.inst           10                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMisses::processor.cores1.core.data         2791                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMisses::total         3131                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      1448217                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissLatency::processor.cores1.core.inst       305361                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissLatency::processor.cores1.core.data     25028276                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissLatency::total     26781854                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      1448217                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher     11310321                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissLatency::processor.cores1.core.inst       305361                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissLatency::processor.cores1.core.data     25028276                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissLatency::total     38092175                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.059764                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissRate::processor.cores1.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissRate::processor.cores1.core.data     0.700025                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissRate::total     0.553905                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.059764                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissRate::processor.cores1.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissRate::processor.cores1.core.data     0.700025                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissRate::total     0.603857                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 20397.422535                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMshrMissLatency::processor.cores1.core.inst 30536.100000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMshrMissLatency::processor.cores1.core.data  8967.494088                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMshrMissLatency::total  9325.158078                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 20397.422535                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 43669.193050                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMshrMissLatency::processor.cores1.core.inst 30536.100000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMshrMissLatency::processor.cores1.core.data  8967.494088                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMshrMissLatency::total 12166.137017                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.replacements           15                       # number of replacements (Count)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          259                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMisses::total          259                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher     11310321                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMissLatency::total     11310321                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 43669.193050                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.avgMshrMissLatency::total 43669.193050                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.hits::processor.cores1.core.data          291                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.hits::total          291                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.misses::processor.cores1.core.data          549                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.misses::total          549                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.missLatency::processor.cores1.core.data      5387607                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.missLatency::total      5387607                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.accesses::processor.cores1.core.data          840                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.accesses::total          840                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.missRate::processor.cores1.core.data     0.653571                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.missRate::total     0.653571                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.avgMissLatency::processor.cores1.core.data  9813.491803                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.avgMissLatency::total  9813.491803                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMisses::processor.cores1.core.data          549                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMisses::total          549                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMissLatency::processor.cores1.core.data      5202792                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMissLatency::total      5202792                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMissRate::processor.cores1.core.data     0.653571                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMissRate::total     0.653571                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores1.core.data  9476.852459                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.avgMshrMissLatency::total  9476.852459                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.hits::cache_hierarchy.clusters1.l1d_cache.prefetcher         1052                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.hits::processor.cores1.core.data          905                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.hits::total         1957                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.misses::cache_hierarchy.clusters1.l1d_cache.prefetcher          136                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.misses::processor.cores1.core.inst           10                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.misses::processor.cores1.core.data         2242                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.misses::total         2388                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      2832828                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missLatency::processor.cores1.core.inst       308691                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missLatency::processor.cores1.core.data     20572070                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missLatency::total     23713589                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.accesses::cache_hierarchy.clusters1.l1d_cache.prefetcher         1188                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.accesses::processor.cores1.core.inst           10                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.accesses::processor.cores1.core.data         3147                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.accesses::total         4345                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.114478                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missRate::processor.cores1.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missRate::processor.cores1.core.data     0.712425                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missRate::total     0.549597                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 20829.617647                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMissLatency::processor.cores1.core.inst 30869.100000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMissLatency::processor.cores1.core.data  9175.767172                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMissLatency::total  9930.313652                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.clusters1.l1d_cache.prefetcher           65                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrHits::total           65                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher           71                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMisses::processor.cores1.core.inst           10                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMisses::processor.cores1.core.data         2242                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMisses::total         2323                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      1448217                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.inst       305361                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.data     19825484                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissLatency::total     21579062                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.059764                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissRate::processor.cores1.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissRate::processor.cores1.core.data     0.712425                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissRate::total     0.534638                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 20397.422535                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.inst 30536.100000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.data  8842.767172                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMshrMissLatency::total  9289.307792                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.misses::processor.cores1.core.data          470                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.misses::total          470                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.missLatency::processor.cores1.core.data      4368960                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.missLatency::total      4368960                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.accesses::processor.cores1.core.data          470                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.accesses::total          470                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.missRate::processor.cores1.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.avgMissLatency::processor.cores1.core.data  9295.659574                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.avgMissLatency::total  9295.659574                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMisses::processor.cores1.core.data          470                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMisses::total          470                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMissLatency::processor.cores1.core.data      4214448                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMissLatency::total      4214448                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.avgMshrMissLatency::processor.cores1.core.data  8966.910638                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.avgMshrMissLatency::total  8966.910638                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.WritebackClean.hits::writebacks          924                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackClean.hits::total          924                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackClean.accesses::writebacks          924                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackClean.accesses::total          924                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackDirty.hits::writebacks         1722                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackDirty.hits::total         1722                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackDirty.accesses::writebacks         1722                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackDirty.accesses::total         1722                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.demandMshrMisses         2872                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfIssued         1751                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfUseful          381                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.accuracy     0.217590                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.coverage     0.117123                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfHitInCache         1440                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfHitInMSHR           52                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfLate         1492                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfIdentified         2055                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfBufferHit          188                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfRemovedDemand           67                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfSpanPage          169                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfUsefulSpanPage           96                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l2_cache.tags.tagsInUse  2886.123588                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.tags.totalRefs       136076                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.sampledRefs         5702                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.avgRefs    23.864609                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters1.l2_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters1.l2_cache.tags.occupancies::cache_hierarchy.clusters1.l1d_cache.prefetcher   105.311262                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.occupancies::cache_hierarchy.clusters1.l2_cache.prefetcher  2271.054674                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.occupancies::processor.cores1.core.inst   169.913593                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.occupancies::processor.cores1.core.data   339.844060                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.avgOccs::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.025711                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.avgOccs::cache_hierarchy.clusters1.l2_cache.prefetcher     0.554457                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.avgOccs::processor.cores1.core.inst     0.041483                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.avgOccs::processor.cores1.core.data     0.082970                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.avgOccs::total     0.704620                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.occupanciesTaskId::1022         2272                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.occupanciesTaskId::1024          570                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1022::1            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1022::2          247                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1022::3         2024                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1024::1           25                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1024::2          310                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1024::3          235                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ratioOccsTaskId::1022     0.554688                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters1.l2_cache.tags.ratioOccsTaskId::1024     0.139160                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters1.l2_cache.tags.tagAccesses        69545                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.dataAccesses        69545                       # Number of data accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3_bus.transDist::ReadResp         4484                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::WritebackDirty          641                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::CleanEvict          888                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::UpgradeReq         2587                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::UpgradeResp         2587                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::ReadExReq         1295                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::ReadExResp         1295                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::ReadSharedReq         4484                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.pktCount_board.cache_hierarchy.clusters0.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         8504                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktCount_board.cache_hierarchy.clusters1.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         3919                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktCount::total        12423                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktSize_board.cache_hierarchy.clusters0.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port        80064                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.pktSize_board.cache_hierarchy.clusters1.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port        15168                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.pktSize::total        95232                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.snoops              5838                       # Total snoops (Count)
board.cache_hierarchy.l3_bus.snoopTraffic       315648                       # Total snoop traffic (Byte)
board.cache_hierarchy.l3_bus.snoopFanout::samples         8366                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::mean     0.900908                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::stdev     0.298803                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::0          829      9.91%      9.91% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::1         7537     90.09%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::total         8366                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3_bus.reqLayer0.occupancy      3915704                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.respLayer0.occupancy      3369216                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.respLayer1.occupancy      3290739                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.snoop_filter.totRequests         9895                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.hitSingleRequests         4489                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.hitMultiRequests         4577                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters0.l1d_cache.prefetcher            6                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters0.l2_cache.prefetcher            2                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters1.l2_cache.prefetcher            3                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores0.core.inst           51                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores0.core.data          115                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores1.core.inst            3                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::total          180                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters0.l1d_cache.prefetcher            6                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters0.l2_cache.prefetcher            2                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters1.l2_cache.prefetcher            3                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores0.core.inst           51                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores0.core.data          115                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores1.core.inst            3                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::total          180                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher           20                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          242                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher           14                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          199                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores0.core.inst          150                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores0.core.data           25                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores1.core.inst            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores1.core.data           10                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::total          667                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher           20                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          242                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher           14                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          199                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores0.core.inst          150                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores0.core.data           25                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores1.core.inst            7                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores1.core.data           10                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::total          667                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      1566432                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher     13559163                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       907425                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher     10922862                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores0.core.inst      8149509                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores0.core.data      1802529                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores1.core.inst       231102                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores1.core.data       591075                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::total     37730097                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      1566432                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher     13559163                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       907425                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher     10922862                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores0.core.inst      8149509                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores0.core.data      1802529                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores1.core.inst       231102                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores1.core.data       591075                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::total     37730097                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters0.l1d_cache.prefetcher           26                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters0.l2_cache.prefetcher          244                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters1.l1d_cache.prefetcher           14                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters1.l2_cache.prefetcher          202                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores0.core.inst          201                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores0.core.data          140                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores1.core.inst           10                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores1.core.data           10                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::total          847                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters0.l1d_cache.prefetcher           26                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters0.l2_cache.prefetcher          244                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters1.l1d_cache.prefetcher           14                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters1.l2_cache.prefetcher          202                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores0.core.inst          201                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores0.core.data          140                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores1.core.inst           10                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores1.core.data           10                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::total          847                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.769231                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.991803                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.985149                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores0.core.inst     0.746269                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores0.core.data     0.178571                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores1.core.inst     0.700000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores1.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::total     0.787485                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.769231                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.991803                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.985149                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores0.core.inst     0.746269                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores0.core.data     0.178571                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores1.core.inst     0.700000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores1.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::total     0.787485                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 78321.600000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 56029.599174                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 64816.071429                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 54888.753769                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores0.core.inst 54330.060000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores0.core.data 72101.160000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores1.core.inst 33014.571429                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores1.core.data 59107.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::total 56566.862069                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 78321.600000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 56029.599174                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 64816.071429                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 54888.753769                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores0.core.inst 54330.060000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores0.core.data 72101.160000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores1.core.inst 33014.571429                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores1.core.data 59107.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::total 56566.862069                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l3_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l3_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l3_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l3_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l3_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l3_cache.demandMshrHits::processor.cores1.core.inst            7                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3_cache.demandMshrHits::total            7                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3_cache.overallMshrHits::processor.cores1.core.inst            7                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3_cache.overallMshrHits::total            7                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher           20                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          242                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher           14                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          199                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores0.core.inst          150                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores0.core.data           25                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores1.core.data           10                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::total          660                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher           20                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          242                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher           14                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          199                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores0.core.inst          150                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores0.core.data           25                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores1.core.data           10                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::total          660                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      1559772                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher     13478577                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       902763                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher     10856595                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores0.core.inst      8099559                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores0.core.data      1794204                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores1.core.data       587745                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::total     37279215                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      1559772                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher     13478577                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       902763                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher     10856595                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores0.core.inst      8099559                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores0.core.data      1794204                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores1.core.data       587745                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::total     37279215                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.769231                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.991803                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.985149                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores0.core.inst     0.746269                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores0.core.data     0.178571                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores1.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::total     0.779221                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.769231                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.991803                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.985149                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores0.core.inst     0.746269                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores0.core.data     0.178571                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores1.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::total     0.779221                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 77988.600000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 55696.599174                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 64483.071429                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 54555.753769                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores0.core.inst 53997.060000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores0.core.data 71768.160000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores1.core.data 58774.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::total 56483.659091                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 77988.600000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 55696.599174                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 64483.071429                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 54555.753769                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores0.core.inst 53997.060000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores0.core.data 71768.160000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores1.core.data 58774.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::total 56483.659091                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l3_cache.ReadExReq.hits::processor.cores0.core.data            7                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l3_cache.ReadExReq.hits::total            7                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::processor.cores0.core.data           11                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::processor.cores1.core.data           10                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::total           21                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::processor.cores0.core.data       855810                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::processor.cores1.core.data       591075                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::total      1446885                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::processor.cores0.core.data           18                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::processor.cores1.core.data           10                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::total           28                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::processor.cores0.core.data     0.611111                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::processor.cores1.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::total     0.750000                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::processor.cores0.core.data 77800.909091                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::processor.cores1.core.data 59107.500000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::total 68899.285714                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::processor.cores0.core.data           11                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::processor.cores1.core.data           10                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::total           21                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::processor.cores0.core.data       852147                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::processor.cores1.core.data       587745                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::total      1439892                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::processor.cores0.core.data     0.611111                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::total     0.750000                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::processor.cores0.core.data 77467.909091                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::processor.cores1.core.data 58774.500000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::total 68566.285714                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters0.l1d_cache.prefetcher            6                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters0.l2_cache.prefetcher            2                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters1.l2_cache.prefetcher            3                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores0.core.inst           51                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores0.core.data          108                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores1.core.inst            3                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::total          173                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters0.l1d_cache.prefetcher           20                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters0.l2_cache.prefetcher          242                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters1.l1d_cache.prefetcher           14                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters1.l2_cache.prefetcher          199                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores0.core.inst          150                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores0.core.data           14                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores1.core.inst            7                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::total          646                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      1566432                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters0.l2_cache.prefetcher     13559163                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       907425                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters1.l2_cache.prefetcher     10922862                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores0.core.inst      8149509                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores0.core.data       946719                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores1.core.inst       231102                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::total     36283212                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters0.l1d_cache.prefetcher           26                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters0.l2_cache.prefetcher          244                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters1.l1d_cache.prefetcher           14                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters1.l2_cache.prefetcher          202                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores0.core.inst          201                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores0.core.data          122                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores1.core.inst           10                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::total          819                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.769231                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.991803                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.985149                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores0.core.inst     0.746269                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores0.core.data     0.114754                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores1.core.inst     0.700000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::total     0.788767                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 78321.600000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 56029.599174                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 64816.071429                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 54888.753769                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 54330.060000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores0.core.data 67622.785714                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores1.core.inst 33014.571429                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::total 56165.962848                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrHits::processor.cores1.core.inst            7                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrHits::total            7                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher           20                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          242                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher           14                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          199                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::processor.cores0.core.inst          150                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::processor.cores0.core.data           14                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::total          639                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      1559772                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher     13478577                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       902763                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher     10856595                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst      8099559                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.data       942057                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::total     35839323                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.769231                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.991803                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.985149                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::processor.cores0.core.inst     0.746269                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.114754                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::total     0.780220                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 77988.600000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 55696.599174                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 64483.071429                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 54555.753769                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 53997.060000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data 67289.785714                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::total 56086.577465                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.UpgradeReq.hits::processor.cores0.core.data         1605                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.hits::processor.cores1.core.data           76                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.hits::total         1681                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::processor.cores0.core.data         1605                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::processor.cores1.core.data           76                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::total         1681                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.WritebackDirty.hits::writebacks          641                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l3_cache.WritebackDirty.hits::total          641                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l3_cache.WritebackDirty.accesses::writebacks          641                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.WritebackDirty.accesses::total          641                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3_cache.tags.tagsInUse  8111.834153                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l3_cache.tags.totalRefs        14249                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l3_cache.tags.sampledRefs         8283                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l3_cache.tags.avgRefs     1.720270                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l3_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters0.l1d_cache.prefetcher   198.305369                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters0.l2_cache.prefetcher  2848.199089                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters1.l1d_cache.prefetcher    72.638380                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters1.l2_cache.prefetcher  1087.205971                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores0.core.inst  2175.539575                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores0.core.data  1636.183524                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores1.core.inst           52                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores1.core.data    41.762245                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.006052                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters0.l2_cache.prefetcher     0.086920                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.002217                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters1.l2_cache.prefetcher     0.033179                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores0.core.inst     0.066392                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores0.core.data     0.049932                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores1.core.inst     0.001587                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores1.core.data     0.001274                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::total     0.247554                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.occupanciesTaskId::1022         4235                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l3_cache.tags.occupanciesTaskId::1024         4048                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1022::1           17                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1022::2          480                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1022::3         3738                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1024::0          107                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1024::1           37                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1024::2           84                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1024::3         3820                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ratioOccsTaskId::1022     0.129242                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l3_cache.tags.ratioOccsTaskId::1024     0.123535                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l3_cache.tags.tagAccesses        64708                       # Number of tag accesses (Count)
board.cache_hierarchy.l3_cache.tags.dataAccesses        64708                       # Number of data accesses (Count)
board.cache_hierarchy.l3_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadResp          639                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::UpgradeReq          906                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq         1133                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp           21                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq          639                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l3_cache.mem_side_port::board.memory.mem_ctrl.port         3338                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l3_cache.mem_side_port::total         3338                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total         3338                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l3_cache.mem_side_port::board.memory.mem_ctrl.port        42240                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l3_cache.mem_side_port::total        42240                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total        42240                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops              2018                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples         2678                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0         2678    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total         2678                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy       221580                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer3.occupancy       563774                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests         2678                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests         2018                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters0.l1d_cache.prefetcher::samples        20.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters0.l2_cache.prefetcher::samples       242.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters1.l1d_cache.prefetcher::samples        14.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters1.l2_cache.prefetcher::samples       199.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.inst::samples       150.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.data::samples        25.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores1.core.data::samples        10.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000345542                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState           1520                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState             0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                    660                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                     0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                  660                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                   0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.35                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6              660                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0                446                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1                105                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2                 26                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3                 22                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                 18                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                 14                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                 12                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                 10                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                  7                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys              42240                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys               0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         46382053.86625944                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys           0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap                910723698                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap               1379884.39                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters0.l1d_cache.prefetcher         1280                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters0.l2_cache.prefetcher        15488                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters1.l1d_cache.prefetcher          896                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters1.l2_cache.prefetcher        12736                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.inst         9600                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.data         1600                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores1.core.data          640                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters0.l1d_cache.prefetcher 1405516.783826043596                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters0.l2_cache.prefetcher 17006753.084295127541                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters1.l1d_cache.prefetcher 983861.748678230564                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters1.l2_cache.prefetcher 13984891.999069135636                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.inst 10541375.878695327789                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.data 1756895.979782554554                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores1.core.data 702758.391913021798                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters0.l1d_cache.prefetcher           20                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters0.l2_cache.prefetcher          242                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters1.l1d_cache.prefetcher           14                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters1.l2_cache.prefetcher          199                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.inst          150                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.data           25                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores1.core.data           10                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters0.l1d_cache.prefetcher       950137                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters0.l2_cache.prefetcher      5986062                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters1.l1d_cache.prefetcher       475870                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters1.l2_cache.prefetcher      4678897                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.inst      3522543                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.data      1031798                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores1.core.data       282530                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters0.l1d_cache.prefetcher     47506.85                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters0.l2_cache.prefetcher     24735.79                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters1.l1d_cache.prefetcher     33990.71                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters1.l2_cache.prefetcher     23512.05                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.inst     23483.62                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.data     41271.92                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores1.core.data     28253.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters0.l1d_cache.prefetcher         1280                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters0.l2_cache.prefetcher        15488                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters1.l1d_cache.prefetcher          896                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters1.l2_cache.prefetcher        12736                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.inst         9600                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.data         1600                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores1.core.data          640                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total        42240                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores0.core.inst         9600                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total         9600                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters0.l1d_cache.prefetcher           20                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters0.l2_cache.prefetcher          242                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters1.l1d_cache.prefetcher           14                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters1.l2_cache.prefetcher          199                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.inst          150                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.data           25                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores1.core.data           10                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total          660                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters0.l1d_cache.prefetcher      1405517                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters0.l2_cache.prefetcher     17006753                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters1.l1d_cache.prefetcher       983862                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters1.l2_cache.prefetcher     13984892                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.inst     10541376                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.data      1756896                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores1.core.data       702758                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total     46382054                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores0.core.inst     10541376                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total     10541376                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters0.l1d_cache.prefetcher      1405517                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters0.l2_cache.prefetcher     17006753                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters1.l1d_cache.prefetcher       983862                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters1.l2_cache.prefetcher     13984892                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.inst     10541376                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.data      1756896                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores1.core.data       702758                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total     46382054                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts             660                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts              0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0           52                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1           37                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2           29                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3           30                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4           44                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5           59                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6           53                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7           81                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8           71                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9           30                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10           25                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11           34                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12           26                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13           36                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14           24                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15           29                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat            4552837                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat          3300000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat      16927837                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat            6898.24                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      25648.24                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits            568                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits             0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        86.06                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples           92                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   461.217391                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   314.916249                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   362.354081                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127           15     16.30%     16.30% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255           12     13.04%     29.35% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383           25     27.17%     56.52% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511            8      8.70%     65.22% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639            3      3.26%     68.48% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767            5      5.43%     73.91% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895            1      1.09%     75.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023            1      1.09%     76.09% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151           22     23.91%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total           92                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead        42240                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW          46.382054                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW                  0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.36                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.36                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          86.06                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy       392700                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy       189750                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy      2934540                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 71912880.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy     42597240                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy    314965440                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy    432992550                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   475.451794                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE    818406526                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF     30420000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT     64810922                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy       357000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy       166980                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy      2099160                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 71912880.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy     48367350                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy    310875840                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy    433779210                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   476.315594                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE    807681846                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF     30420000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT     77539183                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles         2734826                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi              3.476379                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.287656                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores0.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores0.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores0.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores0.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores0.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores0.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores0.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores0.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores0.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores0.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores0.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores0.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores0.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores0.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores0.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores0.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores0.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores0.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores0.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores0.core.commitStats0.numInsts       786688                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps      1438204                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi     3.476379                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.287656                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass         4029      0.28%      0.28% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu       862503     59.97%     60.25% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult          212      0.01%     60.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv         1422      0.10%     60.36% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd        88682      6.17%     66.53% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     66.53% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt           16      0.00%     66.53% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult            0      0.00%     66.53% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     66.53% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     66.53% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     66.53% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     66.53% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd            6      0.00%     66.53% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     66.53% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu         7407      0.52%     67.05% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     67.05% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt           12      0.00%     67.05% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc         2397      0.17%     67.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     67.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     67.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     67.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift            5      0.00%     67.22% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     67.22% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     67.22% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     67.22% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd        87275      6.07%     73.28% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     73.28% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     73.28% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt          100      0.01%     73.29% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv         2500      0.17%     73.46% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.46% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult        84575      5.88%     79.34% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.34% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.34% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt          100      0.01%     79.35% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.35% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.35% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.35% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.35% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.35% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     79.35% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.35% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.35% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.35% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.35% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.35% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.35% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.35% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.35% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     79.35% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     79.35% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     79.35% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead        61641      4.29%     83.64% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite        45535      3.17%     86.80% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead       177720     12.36%     99.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite        12067      0.84%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total      1438204                       # Class of committed instruction. (Count)
board.processor.cores0.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps       498980                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetch2.intInstructions            7                       # Number of integer instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores0.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.mmu.dtb.rdAccesses       328629                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses        61705                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses           45                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses       410512                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.thread_0.numInsts       786688                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps      1438204                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores0.core.workload.numSyscalls          271                       # Number of system calls (Count)
board.processor.cores1.core.numCycles         2734826                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi              3.351038                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc              0.298415                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores1.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores1.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores1.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores1.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores1.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores1.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores1.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores1.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores1.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores1.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores1.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores1.core.commitStats0.numInsts       816113                       # Number of instructions committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numOps      1461117                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi     3.351038                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc     0.298415                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass         1873      0.13%      0.13% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu       972139     66.53%     66.66% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult          203      0.01%     66.68% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv         1407      0.10%     66.77% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd        84625      5.79%     72.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0      0.00%     72.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0      0.00%     72.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0      0.00%     72.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     72.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0      0.00%     72.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0      0.00%     72.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     72.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0      0.00%     72.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu         5100      0.35%     72.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0      0.00%     72.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt            0      0.00%     72.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc          200      0.01%     72.93% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0      0.00%     72.93% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     72.93% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     72.93% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0      0.00%     72.93% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     72.93% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0      0.00%     72.93% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     72.93% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd        84625      5.79%     78.72% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.72% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.72% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     78.72% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv         2450      0.17%     78.89% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.89% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult        82075      5.62%     84.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     84.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     84.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     84.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     84.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     84.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     84.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     84.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     84.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0      0.00%     84.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     84.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     84.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     84.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     84.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     84.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     84.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     84.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     84.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0      0.00%     84.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0      0.00%     84.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0      0.00%     84.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead        48028      3.29%     87.79% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite         9342      0.64%     88.43% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead       166600     11.40%     99.83% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite         2450      0.17%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total      1461117                       # Class of committed instruction. (Count)
board.processor.cores1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps       559138                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores1.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores1.core.mmu.dtb.rdAccesses       323841                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses        14394                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses           19                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses       413630                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON   5875756029                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.thread_0.numInsts       816113                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps      1461117                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)
board.processor.cores0.core.idleCycles         115787                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores0.core.tickCycles        2619039                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores1.core.idleCycles          71788                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores1.core.tickCycles        2663038                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
