module module_0 (
    input logic [1 : id_1] id_2,
    input logic [id_1 : id_2[id_1]] id_3,
    input [id_2 : id_1] id_4,
    output id_5,
    input logic [(  id_5  ) : id_4] id_6,
    output id_7,
    output id_8,
    output logic id_9,
    output [id_6 : id_3] id_10,
    input [id_9 : 1] id_11,
    input logic [id_3 : id_4] id_12
);
  assign id_10 = id_5;
endmodule
