{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 06:19:40 2019 " "Info: Processing started: Mon May 13 06:19:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CourseWork -c CourseWork " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CourseWork -c CourseWork" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CourseWork EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design CourseWork" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 3539 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "123 123 " "Critical Warning: No exact pin location assignment(s) for 123 pins of 123 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CommandAddress\[13\] " "Info: Pin CommandAddress\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CommandAddress[13] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 496 480 697 512 "CommandAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CommandAddress[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 830 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CommandAddress\[12\] " "Info: Pin CommandAddress\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CommandAddress[12] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 496 480 697 512 "CommandAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CommandAddress[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 831 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CommandAddress\[11\] " "Info: Pin CommandAddress\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CommandAddress[11] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 496 480 697 512 "CommandAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CommandAddress[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 832 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CommandAddress\[10\] " "Info: Pin CommandAddress\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CommandAddress[10] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 496 480 697 512 "CommandAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CommandAddress[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 833 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CommandAddress\[9\] " "Info: Pin CommandAddress\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CommandAddress[9] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 496 480 697 512 "CommandAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CommandAddress[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 834 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CommandAddress\[8\] " "Info: Pin CommandAddress\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CommandAddress[8] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 496 480 697 512 "CommandAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CommandAddress[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 835 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CommandAddress\[7\] " "Info: Pin CommandAddress\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CommandAddress[7] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 496 480 697 512 "CommandAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CommandAddress[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 836 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CommandAddress\[6\] " "Info: Pin CommandAddress\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CommandAddress[6] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 496 480 697 512 "CommandAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CommandAddress[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 837 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CommandAddress\[5\] " "Info: Pin CommandAddress\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CommandAddress[5] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 496 480 697 512 "CommandAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CommandAddress[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 838 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CommandAddress\[4\] " "Info: Pin CommandAddress\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CommandAddress[4] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 496 480 697 512 "CommandAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CommandAddress[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 839 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CommandAddress\[3\] " "Info: Pin CommandAddress\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CommandAddress[3] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 496 480 697 512 "CommandAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CommandAddress[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 840 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CommandAddress\[2\] " "Info: Pin CommandAddress\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CommandAddress[2] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 496 480 697 512 "CommandAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CommandAddress[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 841 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CommandAddress\[1\] " "Info: Pin CommandAddress\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CommandAddress[1] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 496 480 697 512 "CommandAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CommandAddress[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 842 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CommandAddress\[0\] " "Info: Pin CommandAddress\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CommandAddress[0] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 496 480 697 512 "CommandAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CommandAddress[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 843 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPUData\[8\] " "Info: Pin CPUData\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CPUData[8] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 184 840 1016 200 "CPUData\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPUData[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 851 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPUData\[7\] " "Info: Pin CPUData\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CPUData[7] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 184 840 1016 200 "CPUData\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPUData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 852 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPUData\[6\] " "Info: Pin CPUData\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CPUData[6] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 184 840 1016 200 "CPUData\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPUData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 853 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPUData\[5\] " "Info: Pin CPUData\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CPUData[5] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 184 840 1016 200 "CPUData\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPUData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 854 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPUData\[4\] " "Info: Pin CPUData\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CPUData[4] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 184 840 1016 200 "CPUData\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPUData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 855 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPUData\[3\] " "Info: Pin CPUData\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CPUData[3] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 184 840 1016 200 "CPUData\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPUData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 856 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPUData\[2\] " "Info: Pin CPUData\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CPUData[2] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 184 840 1016 200 "CPUData\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPUData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 857 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPUData\[1\] " "Info: Pin CPUData\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CPUData[1] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 184 840 1016 200 "CPUData\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPUData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 858 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPUData\[0\] " "Info: Pin CPUData\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CPUData[0] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 184 840 1016 200 "CPUData\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPUData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 859 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[8\] " "Info: Pin Data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Data[8] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 376 1272 1448 392 "Data\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 860 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[7\] " "Info: Pin Data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Data[7] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 376 1272 1448 392 "Data\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 861 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[6\] " "Info: Pin Data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Data[6] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 376 1272 1448 392 "Data\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 862 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[5\] " "Info: Pin Data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Data[5] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 376 1272 1448 392 "Data\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 863 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[4\] " "Info: Pin Data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Data[4] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 376 1272 1448 392 "Data\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 864 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[3\] " "Info: Pin Data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Data[3] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 376 1272 1448 392 "Data\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 865 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[2\] " "Info: Pin Data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Data[2] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 376 1272 1448 392 "Data\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 866 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[1\] " "Info: Pin Data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Data[1] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 376 1272 1448 392 "Data\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 867 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[0\] " "Info: Pin Data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Data[0] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 376 1272 1448 392 "Data\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 868 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[13\] " "Info: Pin MemoryAddress\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[13] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 392 1272 1479 408 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 910 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[12\] " "Info: Pin MemoryAddress\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[12] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 392 1272 1479 408 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 911 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[11\] " "Info: Pin MemoryAddress\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[11] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 392 1272 1479 408 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 912 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[10\] " "Info: Pin MemoryAddress\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[10] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 392 1272 1479 408 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 913 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[9\] " "Info: Pin MemoryAddress\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[9] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 392 1272 1479 408 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 914 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[8\] " "Info: Pin MemoryAddress\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[8] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 392 1272 1479 408 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 915 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[7\] " "Info: Pin MemoryAddress\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[7] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 392 1272 1479 408 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 916 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[6\] " "Info: Pin MemoryAddress\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[6] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 392 1272 1479 408 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 917 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[5\] " "Info: Pin MemoryAddress\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[5] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 392 1272 1479 408 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 918 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[4\] " "Info: Pin MemoryAddress\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[4] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 392 1272 1479 408 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 919 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[3\] " "Info: Pin MemoryAddress\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[3] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 392 1272 1479 408 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 920 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[2\] " "Info: Pin MemoryAddress\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[2] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 392 1272 1479 408 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 921 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[1\] " "Info: Pin MemoryAddress\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[1] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 392 1272 1479 408 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 922 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[0\] " "Info: Pin MemoryAddress\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[0] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 392 1272 1479 408 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 923 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegisteAddress\[2\] " "Info: Pin RegisteAddress\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { RegisteAddress[2] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 592 200 398 608 "RegisteAddress\[2..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegisteAddress[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 924 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegisteAddress\[1\] " "Info: Pin RegisteAddress\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { RegisteAddress[1] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 592 200 398 608 "RegisteAddress\[2..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegisteAddress[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 925 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegisteAddress\[0\] " "Info: Pin RegisteAddress\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { RegisteAddress[0] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 592 200 398 608 "RegisteAddress\[2..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegisteAddress[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 926 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadCache " "Info: Pin ReadCache not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { ReadCache } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 528 480 656 544 "ReadCache" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ReadCache } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 930 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CacheClock " "Info: Pin CacheClock not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CacheClock } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 512 480 656 528 "CacheClock" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 932 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Enable " "Info: Pin Enable not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Enable } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 272 480 656 288 "Enable" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 933 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteResultCPU " "Info: Pin WriteResultCPU not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { WriteResultCPU } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 456 1272 1448 472 "WriteResultCPU" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteResultCPU } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 934 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hit " "Info: Pin Hit not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Hit } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 424 1272 1448 440 "Hit" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hit } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 935 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteCache " "Info: Pin WriteCache not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { WriteCache } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 544 480 656 560 "WriteCache" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteCache } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 936 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[15\] " "Info: Pin Command\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[15] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 256 480 657 272 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 814 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[14\] " "Info: Pin Command\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[14] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 256 480 657 272 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 815 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[13\] " "Info: Pin Command\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[13] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 256 480 657 272 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 816 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[12\] " "Info: Pin Command\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[12] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 256 480 657 272 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 817 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[11\] " "Info: Pin Command\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[11] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 256 480 657 272 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 818 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[10\] " "Info: Pin Command\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[10] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 256 480 657 272 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 819 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[9\] " "Info: Pin Command\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[9] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 256 480 657 272 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 820 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[8\] " "Info: Pin Command\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[8] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 256 480 657 272 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 821 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[7\] " "Info: Pin Command\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[7] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 256 480 657 272 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 822 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[6\] " "Info: Pin Command\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[6] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 256 480 657 272 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 823 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[5\] " "Info: Pin Command\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[5] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 256 480 657 272 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 824 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[4\] " "Info: Pin Command\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[4] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 256 480 657 272 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 825 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[3\] " "Info: Pin Command\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[3] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 256 480 657 272 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 826 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[2\] " "Info: Pin Command\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[2] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 256 480 657 272 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 827 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[1\] " "Info: Pin Command\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[1] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 256 480 657 272 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 828 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[0\] " "Info: Pin Command\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[0] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 256 480 657 272 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 829 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control\[2\] " "Info: Pin Control\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Control[2] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 408 1272 1448 424 "Control\[2..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 844 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control\[1\] " "Info: Pin Control\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Control[1] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 408 1272 1448 424 "Control\[2..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 845 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control\[0\] " "Info: Pin Control\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Control[0] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 408 1272 1448 424 "Control\[2..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 846 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[3\] " "Info: Pin count\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { count[3] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 208 480 656 224 "count\[3..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 847 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[2\] " "Info: Pin count\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { count[2] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 208 480 656 224 "count\[3..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 848 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[1\] " "Info: Pin count\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { count[1] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 208 480 656 224 "count\[3..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 849 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[0\] " "Info: Pin count\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { count[0] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 208 480 656 224 "count\[3..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 850 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[13\] " "Info: Pin IP\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IP[13] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 224 480 656 240 "IP\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 869 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[12\] " "Info: Pin IP\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IP[12] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 224 480 656 240 "IP\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 870 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[11\] " "Info: Pin IP\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IP[11] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 224 480 656 240 "IP\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 871 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[10\] " "Info: Pin IP\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IP[10] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 224 480 656 240 "IP\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 872 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[9\] " "Info: Pin IP\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IP[9] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 224 480 656 240 "IP\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 873 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[8\] " "Info: Pin IP\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IP[8] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 224 480 656 240 "IP\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 874 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[7\] " "Info: Pin IP\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IP[7] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 224 480 656 240 "IP\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 875 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[6\] " "Info: Pin IP\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IP[6] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 224 480 656 240 "IP\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 876 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[5\] " "Info: Pin IP\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IP[5] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 224 480 656 240 "IP\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 877 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[4\] " "Info: Pin IP\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IP[4] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 224 480 656 240 "IP\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 878 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[3\] " "Info: Pin IP\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IP[3] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 224 480 656 240 "IP\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 879 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[2\] " "Info: Pin IP\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IP[2] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 224 480 656 240 "IP\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 880 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[1\] " "Info: Pin IP\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IP[1] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 224 480 656 240 "IP\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 881 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[0\] " "Info: Pin IP\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IP[0] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 224 480 656 240 "IP\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 882 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[26\] " "Info: Pin IR\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IR[26] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 240 480 656 256 "IR\[26..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 883 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[25\] " "Info: Pin IR\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IR[25] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 240 480 656 256 "IR\[26..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 884 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[24\] " "Info: Pin IR\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IR[24] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 240 480 656 256 "IR\[26..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 885 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[23\] " "Info: Pin IR\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IR[23] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 240 480 656 256 "IR\[26..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 886 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[22\] " "Info: Pin IR\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IR[22] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 240 480 656 256 "IR\[26..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 887 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[21\] " "Info: Pin IR\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IR[21] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 240 480 656 256 "IR\[26..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 888 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[20\] " "Info: Pin IR\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IR[20] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 240 480 656 256 "IR\[26..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 889 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[19\] " "Info: Pin IR\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IR[19] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 240 480 656 256 "IR\[26..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 890 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[18\] " "Info: Pin IR\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IR[18] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 240 480 656 256 "IR\[26..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 891 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[17\] " "Info: Pin IR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IR[17] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 240 480 656 256 "IR\[26..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 892 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[16\] " "Info: Pin IR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IR[16] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 240 480 656 256 "IR\[26..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 893 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[15\] " "Info: Pin IR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IR[15] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 240 480 656 256 "IR\[26..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 894 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[14\] " "Info: Pin IR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IR[14] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 240 480 656 256 "IR\[26..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 895 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[13\] " "Info: Pin IR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IR[13] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 240 480 656 256 "IR\[26..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 896 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[12\] " "Info: Pin IR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IR[12] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 240 480 656 256 "IR\[26..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 897 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[11\] " "Info: Pin IR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IR[11] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 240 480 656 256 "IR\[26..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 898 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[10\] " "Info: Pin IR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IR[10] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 240 480 656 256 "IR\[26..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 899 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[9\] " "Info: Pin IR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IR[9] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 240 480 656 256 "IR\[26..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 900 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[8\] " "Info: Pin IR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IR[8] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 240 480 656 256 "IR\[26..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 901 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[7\] " "Info: Pin IR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IR[7] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 240 480 656 256 "IR\[26..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 902 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[6\] " "Info: Pin IR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IR[6] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 240 480 656 256 "IR\[26..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 903 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[5\] " "Info: Pin IR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IR[5] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 240 480 656 256 "IR\[26..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 904 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[4\] " "Info: Pin IR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IR[4] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 240 480 656 256 "IR\[26..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 905 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[3\] " "Info: Pin IR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IR[3] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 240 480 656 256 "IR\[26..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 906 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[2\] " "Info: Pin IR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IR[2] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 240 480 656 256 "IR\[26..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 907 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[1\] " "Info: Pin IR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IR[1] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 240 480 656 256 "IR\[26..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 908 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[0\] " "Info: Pin IR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { IR[0] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 240 480 656 256 "IR\[26..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 909 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegisterControl\[2\] " "Info: Pin RegisterControl\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { RegisterControl[2] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 576 200 397 592 "RegisterControl\[2..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegisterControl[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 927 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegisterControl\[1\] " "Info: Pin RegisterControl\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { RegisterControl[1] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 576 200 397 592 "RegisterControl\[2..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegisterControl[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 928 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegisterControl\[0\] " "Info: Pin RegisterControl\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { RegisterControl[0] } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 576 200 397 592 "RegisterControl\[2..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegisterControl[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 929 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Info: Pin Clock not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Clock } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 296 -296 -128 312 "Clock" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 931 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node Clock (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnitBlock:inst\|lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Destination node ControlUnitBlock:inst\|lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[3\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnitBlock:inst|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 2010 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnitBlock:inst\|lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Destination node ControlUnitBlock:inst\|lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[2\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnitBlock:inst|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 2011 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnitBlock:inst\|lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Destination node ControlUnitBlock:inst\|lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnitBlock:inst|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 2012 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnitBlock:inst\|lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Destination node ControlUnitBlock:inst\|lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[0\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnitBlock:inst|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 2013 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnitBlock:inst\|inst65 " "Info: Destination node ControlUnitBlock:inst\|inst65" {  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { 656 1272 1336 704 "inst65" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnitBlock:inst|inst65 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 802 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnitBlock:inst\|inst52~1 " "Info: Destination node ControlUnitBlock:inst\|inst52~1" {  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { 792 856 920 840 "inst52" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnitBlock:inst|inst52~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 2137 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnitBlock:inst\|inst50~0 " "Info: Destination node ControlUnitBlock:inst\|inst50~0" {  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { 88 976 1040 136 "inst50" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnitBlock:inst|inst50~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 2391 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnitBlock:inst\|inst35 " "Info: Destination node ControlUnitBlock:inst\|inst35" {  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { 1304 120 184 1352 "inst35" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnitBlock:inst|inst35 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 791 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnitBlock:inst\|inst36 " "Info: Destination node ControlUnitBlock:inst\|inst36" {  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { 1448 120 184 1496 "inst36" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnitBlock:inst|inst36 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 787 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnitBlock:inst\|inst37 " "Info: Destination node ControlUnitBlock:inst\|inst37" {  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { 1592 120 184 1640 "inst37" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnitBlock:inst|inst37 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 789 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Clock } } } { "TestingBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/TestingBlock.bdf" { { 296 -296 -128 312 "Clock" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 931 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnitBlock:inst\|inst52  " "Info: Automatically promoted node ControlUnitBlock:inst\|inst52 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst10\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node CacheBlock:inst10\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst10|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1927 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst10\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node CacheBlock:inst10\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst10|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1928 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst10\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node CacheBlock:inst10\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst10|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1929 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst10\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node CacheBlock:inst10\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst10|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1930 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst10\|BankBlock:inst\|RowBlock:inst\|inst16~0 " "Info: Destination node CacheBlock:inst10\|BankBlock:inst\|RowBlock:inst\|inst16~0" {  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 144 376 440 192 "inst16" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst10|BankBlock:inst|RowBlock:inst|inst16~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 2420 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst10\|BankBlock:inst\|RowBlock:inst\|inst18 " "Info: Destination node CacheBlock:inst10\|BankBlock:inst\|RowBlock:inst\|inst18" {  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 488 376 440 536 "inst18" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst10|BankBlock:inst|RowBlock:inst|inst18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1384 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst10\|BankBlock:inst\|RowBlock:inst\|inst17 " "Info: Destination node CacheBlock:inst10\|BankBlock:inst\|RowBlock:inst\|inst17" {  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 312 376 440 360 "inst17" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst10|BankBlock:inst|RowBlock:inst|inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1382 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst10\|BankBlock:inst\|RowBlock:inst\|inst19 " "Info: Destination node CacheBlock:inst10\|BankBlock:inst\|RowBlock:inst\|inst19" {  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 656 376 440 704 "inst19" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst10|BankBlock:inst|RowBlock:inst|inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1386 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst10\|BankBlock:inst18\|RowBlock:inst\|inst16~0 " "Info: Destination node CacheBlock:inst10\|BankBlock:inst18\|RowBlock:inst\|inst16~0" {  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 144 376 440 192 "inst16" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst10|BankBlock:inst18|RowBlock:inst|inst16~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 2423 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst10\|BankBlock:inst18\|RowBlock:inst\|inst18 " "Info: Destination node CacheBlock:inst10\|BankBlock:inst18\|RowBlock:inst\|inst18" {  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 488 376 440 536 "inst18" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst10|BankBlock:inst18|RowBlock:inst|inst18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1146 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { 792 856 920 840 "inst52" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnitBlock:inst|inst52 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 792 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "POHBlock:inst6\|inst39  " "Info: Automatically promoted node POHBlock:inst6\|inst39 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "POHBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/POHBlock.bdf" { { 24 288 352 72 "inst39" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { POHBlock:inst6|inst39 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 500 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnitBlock:inst\|inst72  " "Info: Automatically promoted node ControlUnitBlock:inst\|inst72 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnitBlock:inst\|MoveRegisterRegister:inst73\|inst34 " "Info: Destination node ControlUnitBlock:inst\|MoveRegisterRegister:inst73\|inst34" {  } { { "MoveRegisterRegister.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MoveRegisterRegister.bdf" { { 48 368 432 96 "inst34" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnitBlock:inst|MoveRegisterRegister:inst73|inst34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 732 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { 88 1488 1552 136 "inst72" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnitBlock:inst|inst72 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 776 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnitBlock:inst\|inst53  " "Info: Automatically promoted node ControlUnitBlock:inst\|inst53 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnitBlock:inst\|lpm_counter5:inst8\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node ControlUnitBlock:inst\|lpm_counter5:inst8\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnitBlock:inst|lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 2113 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { 1104 -40 24 1152 "inst53" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnitBlock:inst|inst53 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 773 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CacheBlock:inst10\|inst40  " "Info: Automatically promoted node CacheBlock:inst10\|inst40 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CacheBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheBlock.bdf" { { 1032 1024 1088 1080 "inst40" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst10|inst40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 633 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CacheBlock:inst10\|inst9  " "Info: Automatically promoted node CacheBlock:inst10\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst10\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info: Destination node CacheBlock:inst10\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[13\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst10|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 543 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst10\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info: Destination node CacheBlock:inst10\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[12\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst10|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 544 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst10\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Info: Destination node CacheBlock:inst10\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[11\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst10|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 545 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst10\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Info: Destination node CacheBlock:inst10\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[10\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst10|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 546 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst10\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Info: Destination node CacheBlock:inst10\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[9\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst10|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 547 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst10\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Destination node CacheBlock:inst10\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst10|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 548 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst10\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Destination node CacheBlock:inst10\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst10|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 549 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst10\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Destination node CacheBlock:inst10\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst10|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 550 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst10\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Destination node CacheBlock:inst10\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst10|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 551 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst10\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Destination node CacheBlock:inst10\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst10|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 552 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CacheBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheBlock.bdf" { { 368 840 904 416 "inst9" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst10|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 625 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CacheBlock:inst10\|lpm_decode3:inst4\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode102w\[3\]  " "Info: Automatically promoted node CacheBlock:inst10\|lpm_decode3:inst4\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode102w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_e9f.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/decode_e9f.tdf" 34 13 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst10|lpm_decode3:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1932 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CacheBlock:inst10\|BankBlock:inst18\|RowBlock:inst1\|inst16~0  " "Info: Automatically promoted node CacheBlock:inst10\|BankBlock:inst18\|RowBlock:inst1\|inst16~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 144 376 440 192 "inst16" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst10|BankBlock:inst18|RowBlock:inst1|inst16~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 2427 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CacheBlock:inst10\|BankBlock:inst18\|RowBlock:inst1\|inst17  " "Info: Automatically promoted node CacheBlock:inst10\|BankBlock:inst18\|RowBlock:inst1\|inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 312 376 440 360 "inst17" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst10|BankBlock:inst18|RowBlock:inst1|inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1315 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CacheBlock:inst10\|BankBlock:inst18\|RowBlock:inst1\|inst18  " "Info: Automatically promoted node CacheBlock:inst10\|BankBlock:inst18\|RowBlock:inst1\|inst18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 488 376 440 536 "inst18" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst10|BankBlock:inst18|RowBlock:inst1|inst18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1317 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CacheBlock:inst10\|BankBlock:inst18\|RowBlock:inst1\|inst19  " "Info: Automatically promoted node CacheBlock:inst10\|BankBlock:inst18\|RowBlock:inst1\|inst19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 656 376 440 704 "inst19" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst10|BankBlock:inst18|RowBlock:inst1|inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1319 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CacheBlock:inst10\|BankBlock:inst18\|RowBlock:inst2\|inst16~0  " "Info: Automatically promoted node CacheBlock:inst10\|BankBlock:inst18\|RowBlock:inst2\|inst16~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 144 376 440 192 "inst16" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst10|BankBlock:inst18|RowBlock:inst2|inst16~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 2429 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CacheBlock:inst10\|BankBlock:inst18\|RowBlock:inst2\|inst17  " "Info: Automatically promoted node CacheBlock:inst10\|BankBlock:inst18\|RowBlock:inst2\|inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 312 376 440 360 "inst17" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst10|BankBlock:inst18|RowBlock:inst2|inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1258 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CacheBlock:inst10\|BankBlock:inst18\|RowBlock:inst2\|inst18  " "Info: Automatically promoted node CacheBlock:inst10\|BankBlock:inst18\|RowBlock:inst2\|inst18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 488 376 440 536 "inst18" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst10|BankBlock:inst18|RowBlock:inst2|inst18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1260 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CacheBlock:inst10\|BankBlock:inst18\|RowBlock:inst2\|inst19  " "Info: Automatically promoted node CacheBlock:inst10\|BankBlock:inst18\|RowBlock:inst2\|inst19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 656 376 440 704 "inst19" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst10|BankBlock:inst18|RowBlock:inst2|inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1262 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "122 unused 3.3V 0 122 0 " "Info: Number of I/O pins in group: 122 (unused VREF, 3.3V VCCIO, 0 input, 122 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.120 ns register register " "Info: Estimated most critical path is register to register delay of 4.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns POHBlock:inst6\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[8\] 1 REG LAB_X25_Y12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X25_Y12; Fanout = 1; REG Node = 'POHBlock:inst6\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { POHBlock:inst6|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.272 ns) 0.949 ns POHBlock:inst6\|lpm_bustri1:inst1\|lpm_bustri:lpm_bustri_component\|dout\[8\]~45 2 COMB LAB_X18_Y12 2 " "Info: 2: + IC(0.677 ns) + CELL(0.272 ns) = 0.949 ns; Loc. = LAB_X18_Y12; Fanout = 2; COMB Node = 'POHBlock:inst6\|lpm_bustri1:inst1\|lpm_bustri:lpm_bustri_component\|dout\[8\]~45'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.949 ns" { POHBlock:inst6|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8] POHBlock:inst6|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[8]~45 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.272 ns) 1.979 ns POHBlock:inst6\|lpm_bustri1:inst1\|lpm_bustri:lpm_bustri_component\|dout\[8\]~18 3 COMB LAB_X23_Y14 5 " "Info: 3: + IC(0.758 ns) + CELL(0.272 ns) = 1.979 ns; Loc. = LAB_X23_Y14; Fanout = 5; COMB Node = 'POHBlock:inst6\|lpm_bustri1:inst1\|lpm_bustri:lpm_bustri_component\|dout\[8\]~18'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { POHBlock:inst6|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[8]~45 POHBlock:inst6|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[8]~18 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.272 ns) 3.203 ns POHBlock:inst6\|lpm_bustri1:inst1\|lpm_bustri:lpm_bustri_component\|dout\[8\]~32 4 COMB LAB_X15_Y15 4 " "Info: 4: + IC(0.952 ns) + CELL(0.272 ns) = 3.203 ns; Loc. = LAB_X15_Y15; Fanout = 4; COMB Node = 'POHBlock:inst6\|lpm_bustri1:inst1\|lpm_bustri:lpm_bustri_component\|dout\[8\]~32'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.224 ns" { POHBlock:inst6|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[8]~18 POHBlock:inst6|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[8]~32 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.155 ns) 4.120 ns ControlUnitBlock:inst\|lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[8\] 5 REG LAB_X15_Y12 4 " "Info: 5: + IC(0.762 ns) + CELL(0.155 ns) = 4.120 ns; Loc. = LAB_X15_Y12; Fanout = 4; REG Node = 'ControlUnitBlock:inst\|lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { POHBlock:inst6|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[8]~32 ControlUnitBlock:inst|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.971 ns ( 23.57 % ) " "Info: Total cell delay = 0.971 ns ( 23.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.149 ns ( 76.43 % ) " "Info: Total interconnect delay = 3.149 ns ( 76.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.120 ns" { POHBlock:inst6|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8] POHBlock:inst6|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[8]~45 POHBlock:inst6|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[8]~18 POHBlock:inst6|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[8]~32 ControlUnitBlock:inst|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "1 4852 " "Info: 1 (of 4852) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 10% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info: Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "122 " "Warning: Found 122 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CommandAddress\[13\] 0 " "Info: Pin \"CommandAddress\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CommandAddress\[12\] 0 " "Info: Pin \"CommandAddress\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CommandAddress\[11\] 0 " "Info: Pin \"CommandAddress\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CommandAddress\[10\] 0 " "Info: Pin \"CommandAddress\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CommandAddress\[9\] 0 " "Info: Pin \"CommandAddress\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CommandAddress\[8\] 0 " "Info: Pin \"CommandAddress\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CommandAddress\[7\] 0 " "Info: Pin \"CommandAddress\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CommandAddress\[6\] 0 " "Info: Pin \"CommandAddress\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CommandAddress\[5\] 0 " "Info: Pin \"CommandAddress\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CommandAddress\[4\] 0 " "Info: Pin \"CommandAddress\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CommandAddress\[3\] 0 " "Info: Pin \"CommandAddress\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CommandAddress\[2\] 0 " "Info: Pin \"CommandAddress\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CommandAddress\[1\] 0 " "Info: Pin \"CommandAddress\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CommandAddress\[0\] 0 " "Info: Pin \"CommandAddress\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPUData\[8\] 0 " "Info: Pin \"CPUData\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPUData\[7\] 0 " "Info: Pin \"CPUData\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPUData\[6\] 0 " "Info: Pin \"CPUData\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPUData\[5\] 0 " "Info: Pin \"CPUData\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPUData\[4\] 0 " "Info: Pin \"CPUData\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPUData\[3\] 0 " "Info: Pin \"CPUData\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPUData\[2\] 0 " "Info: Pin \"CPUData\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPUData\[1\] 0 " "Info: Pin \"CPUData\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPUData\[0\] 0 " "Info: Pin \"CPUData\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data\[8\] 0 " "Info: Pin \"Data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data\[7\] 0 " "Info: Pin \"Data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data\[6\] 0 " "Info: Pin \"Data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data\[5\] 0 " "Info: Pin \"Data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data\[4\] 0 " "Info: Pin \"Data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data\[3\] 0 " "Info: Pin \"Data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data\[2\] 0 " "Info: Pin \"Data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data\[1\] 0 " "Info: Pin \"Data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data\[0\] 0 " "Info: Pin \"Data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[13\] 0 " "Info: Pin \"MemoryAddress\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[12\] 0 " "Info: Pin \"MemoryAddress\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[11\] 0 " "Info: Pin \"MemoryAddress\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[10\] 0 " "Info: Pin \"MemoryAddress\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[9\] 0 " "Info: Pin \"MemoryAddress\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[8\] 0 " "Info: Pin \"MemoryAddress\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[7\] 0 " "Info: Pin \"MemoryAddress\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[6\] 0 " "Info: Pin \"MemoryAddress\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[5\] 0 " "Info: Pin \"MemoryAddress\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[4\] 0 " "Info: Pin \"MemoryAddress\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[3\] 0 " "Info: Pin \"MemoryAddress\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[2\] 0 " "Info: Pin \"MemoryAddress\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[1\] 0 " "Info: Pin \"MemoryAddress\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[0\] 0 " "Info: Pin \"MemoryAddress\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegisteAddress\[2\] 0 " "Info: Pin \"RegisteAddress\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegisteAddress\[1\] 0 " "Info: Pin \"RegisteAddress\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegisteAddress\[0\] 0 " "Info: Pin \"RegisteAddress\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadCache 0 " "Info: Pin \"ReadCache\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CacheClock 0 " "Info: Pin \"CacheClock\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Enable 0 " "Info: Pin \"Enable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteResultCPU 0 " "Info: Pin \"WriteResultCPU\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hit 0 " "Info: Pin \"Hit\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteCache 0 " "Info: Pin \"WriteCache\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[15\] 0 " "Info: Pin \"Command\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[14\] 0 " "Info: Pin \"Command\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[13\] 0 " "Info: Pin \"Command\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[12\] 0 " "Info: Pin \"Command\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[11\] 0 " "Info: Pin \"Command\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[10\] 0 " "Info: Pin \"Command\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[9\] 0 " "Info: Pin \"Command\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[8\] 0 " "Info: Pin \"Command\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[7\] 0 " "Info: Pin \"Command\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[6\] 0 " "Info: Pin \"Command\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[5\] 0 " "Info: Pin \"Command\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[4\] 0 " "Info: Pin \"Command\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[3\] 0 " "Info: Pin \"Command\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[2\] 0 " "Info: Pin \"Command\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[1\] 0 " "Info: Pin \"Command\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[0\] 0 " "Info: Pin \"Command\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Control\[2\] 0 " "Info: Pin \"Control\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Control\[1\] 0 " "Info: Pin \"Control\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Control\[0\] 0 " "Info: Pin \"Control\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[3\] 0 " "Info: Pin \"count\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[2\] 0 " "Info: Pin \"count\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[1\] 0 " "Info: Pin \"count\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[0\] 0 " "Info: Pin \"count\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[13\] 0 " "Info: Pin \"IP\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[12\] 0 " "Info: Pin \"IP\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[11\] 0 " "Info: Pin \"IP\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[10\] 0 " "Info: Pin \"IP\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[9\] 0 " "Info: Pin \"IP\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[8\] 0 " "Info: Pin \"IP\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[7\] 0 " "Info: Pin \"IP\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[6\] 0 " "Info: Pin \"IP\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[5\] 0 " "Info: Pin \"IP\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[4\] 0 " "Info: Pin \"IP\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[3\] 0 " "Info: Pin \"IP\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[2\] 0 " "Info: Pin \"IP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[1\] 0 " "Info: Pin \"IP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[0\] 0 " "Info: Pin \"IP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[26\] 0 " "Info: Pin \"IR\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[25\] 0 " "Info: Pin \"IR\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[24\] 0 " "Info: Pin \"IR\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[23\] 0 " "Info: Pin \"IR\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[22\] 0 " "Info: Pin \"IR\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[21\] 0 " "Info: Pin \"IR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[20\] 0 " "Info: Pin \"IR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[19\] 0 " "Info: Pin \"IR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[18\] 0 " "Info: Pin \"IR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[17\] 0 " "Info: Pin \"IR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[16\] 0 " "Info: Pin \"IR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[15\] 0 " "Info: Pin \"IR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[14\] 0 " "Info: Pin \"IR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[13\] 0 " "Info: Pin \"IR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[12\] 0 " "Info: Pin \"IR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[11\] 0 " "Info: Pin \"IR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[10\] 0 " "Info: Pin \"IR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[9\] 0 " "Info: Pin \"IR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[8\] 0 " "Info: Pin \"IR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[7\] 0 " "Info: Pin \"IR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[6\] 0 " "Info: Pin \"IR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[5\] 0 " "Info: Pin \"IR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[4\] 0 " "Info: Pin \"IR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[3\] 0 " "Info: Pin \"IR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[2\] 0 " "Info: Pin \"IR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[1\] 0 " "Info: Pin \"IR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[0\] 0 " "Info: Pin \"IR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegisterControl\[2\] 0 " "Info: Pin \"RegisterControl\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegisterControl\[1\] 0 " "Info: Pin \"RegisterControl\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegisterControl\[0\] 0 " "Info: Pin \"RegisterControl\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "285 " "Info: Peak virtual memory: 285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 13 06:19:54 2019 " "Info: Processing ended: Mon May 13 06:19:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
