Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Apr 21 21:56:26 2024
| Host         : P2-05 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                4           
TIMING-18  Warning   Missing input or output delay  41          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.814      -67.521                    113                 3231        0.039        0.000                      0                 3231        9.500        0.000                       0                  1497  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.814      -67.521                    113                 3231        0.039        0.000                      0                 3231        9.500        0.000                       0                  1497  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          113  Failing Endpoints,  Worst Slack       -0.814ns,  Total Violation      -67.521ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.814ns  (required time - arrival time)
  Source:                 CPU/mw/myPC/loop1[6].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.429ns  (logic 4.930ns (52.283%)  route 4.499ns (47.717%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 25.040 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 15.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        1.646    15.249    CPU/mw/myPC/loop1[6].my_dff/clk0
    SLICE_X15Y95         FDRE                                         r  CPU/mw/myPC/loop1[6].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.459    15.708 r  CPU/mw/myPC/loop1[6].my_dff/q_reg/Q
                         net (fo=8, routed)           0.754    16.461    CPU/mw/myPC/loop1[5].my_dff/q_reg_5[1]
    SLICE_X14Y90         LUT2 (Prop_lut2_I1_O)        0.124    16.585 f  CPU/mw/myPC/loop1[5].my_dff/q_i_4__38/O
                         net (fo=4, routed)           1.018    17.603    CPU/mw/myPC/loop1[4].my_dff/q_reg_5
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.124    17.727 f  CPU/mw/myPC/loop1[4].my_dff/q_i_2__62/O
                         net (fo=4, routed)           0.190    17.917    CPU/mw/myPC/loop1[20].my_dff/q_reg_10
    SLICE_X15Y95         LUT5 (Prop_lut5_I4_O)        0.124    18.041 r  CPU/mw/myPC/loop1[20].my_dff/q_i_2__61/O
                         net (fo=7, routed)           0.823    18.864    CPU/mw/myPC/loop1[26].my_dff/q_reg_5
    SLICE_X11Y95         LUT6 (Prop_lut6_I4_O)        0.124    18.988 r  CPU/mw/myPC/loop1[26].my_dff/q_i_1__156/O
                         net (fo=24, routed)          0.889    19.877    CPU/aluInputA/second/rData[17]
    SLICE_X10Y101        LUT5 (Prop_lut5_I2_O)        0.124    20.001 r  CPU/aluInputA/second/real_prod0_i_6/O
                         net (fo=29, routed)          0.825    20.825    CPU/mymultdiv/mult/alu_inA[26]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[0])
                                                      3.851    24.676 r  CPU/mymultdiv/mult/real_prod0/PCOUT[0]
                         net (fo=1, routed)           0.002    24.678    CPU/mymultdiv/mult/real_prod0_n_153
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        1.618    25.040    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/CLK
                         clock pessimism              0.259    25.299    
                         clock uncertainty           -0.035    25.264    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    23.864    CPU/mymultdiv/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         23.864    
                         arrival time                         -24.678    
  -------------------------------------------------------------------
                         slack                                 -0.814    

Slack (VIOLATED) :        -0.814ns  (required time - arrival time)
  Source:                 CPU/mw/myPC/loop1[6].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.429ns  (logic 4.930ns (52.283%)  route 4.499ns (47.717%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 25.040 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 15.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        1.646    15.249    CPU/mw/myPC/loop1[6].my_dff/clk0
    SLICE_X15Y95         FDRE                                         r  CPU/mw/myPC/loop1[6].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.459    15.708 r  CPU/mw/myPC/loop1[6].my_dff/q_reg/Q
                         net (fo=8, routed)           0.754    16.461    CPU/mw/myPC/loop1[5].my_dff/q_reg_5[1]
    SLICE_X14Y90         LUT2 (Prop_lut2_I1_O)        0.124    16.585 f  CPU/mw/myPC/loop1[5].my_dff/q_i_4__38/O
                         net (fo=4, routed)           1.018    17.603    CPU/mw/myPC/loop1[4].my_dff/q_reg_5
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.124    17.727 f  CPU/mw/myPC/loop1[4].my_dff/q_i_2__62/O
                         net (fo=4, routed)           0.190    17.917    CPU/mw/myPC/loop1[20].my_dff/q_reg_10
    SLICE_X15Y95         LUT5 (Prop_lut5_I4_O)        0.124    18.041 r  CPU/mw/myPC/loop1[20].my_dff/q_i_2__61/O
                         net (fo=7, routed)           0.823    18.864    CPU/mw/myPC/loop1[26].my_dff/q_reg_5
    SLICE_X11Y95         LUT6 (Prop_lut6_I4_O)        0.124    18.988 r  CPU/mw/myPC/loop1[26].my_dff/q_i_1__156/O
                         net (fo=24, routed)          0.889    19.877    CPU/aluInputA/second/rData[17]
    SLICE_X10Y101        LUT5 (Prop_lut5_I2_O)        0.124    20.001 r  CPU/aluInputA/second/real_prod0_i_6/O
                         net (fo=29, routed)          0.825    20.825    CPU/mymultdiv/mult/alu_inA[26]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[10])
                                                      3.851    24.676 r  CPU/mymultdiv/mult/real_prod0/PCOUT[10]
                         net (fo=1, routed)           0.002    24.678    CPU/mymultdiv/mult/real_prod0_n_143
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        1.618    25.040    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/CLK
                         clock pessimism              0.259    25.299    
                         clock uncertainty           -0.035    25.264    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    23.864    CPU/mymultdiv/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         23.864    
                         arrival time                         -24.678    
  -------------------------------------------------------------------
                         slack                                 -0.814    

Slack (VIOLATED) :        -0.814ns  (required time - arrival time)
  Source:                 CPU/mw/myPC/loop1[6].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.429ns  (logic 4.930ns (52.283%)  route 4.499ns (47.717%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 25.040 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 15.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        1.646    15.249    CPU/mw/myPC/loop1[6].my_dff/clk0
    SLICE_X15Y95         FDRE                                         r  CPU/mw/myPC/loop1[6].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.459    15.708 r  CPU/mw/myPC/loop1[6].my_dff/q_reg/Q
                         net (fo=8, routed)           0.754    16.461    CPU/mw/myPC/loop1[5].my_dff/q_reg_5[1]
    SLICE_X14Y90         LUT2 (Prop_lut2_I1_O)        0.124    16.585 f  CPU/mw/myPC/loop1[5].my_dff/q_i_4__38/O
                         net (fo=4, routed)           1.018    17.603    CPU/mw/myPC/loop1[4].my_dff/q_reg_5
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.124    17.727 f  CPU/mw/myPC/loop1[4].my_dff/q_i_2__62/O
                         net (fo=4, routed)           0.190    17.917    CPU/mw/myPC/loop1[20].my_dff/q_reg_10
    SLICE_X15Y95         LUT5 (Prop_lut5_I4_O)        0.124    18.041 r  CPU/mw/myPC/loop1[20].my_dff/q_i_2__61/O
                         net (fo=7, routed)           0.823    18.864    CPU/mw/myPC/loop1[26].my_dff/q_reg_5
    SLICE_X11Y95         LUT6 (Prop_lut6_I4_O)        0.124    18.988 r  CPU/mw/myPC/loop1[26].my_dff/q_i_1__156/O
                         net (fo=24, routed)          0.889    19.877    CPU/aluInputA/second/rData[17]
    SLICE_X10Y101        LUT5 (Prop_lut5_I2_O)        0.124    20.001 r  CPU/aluInputA/second/real_prod0_i_6/O
                         net (fo=29, routed)          0.825    20.825    CPU/mymultdiv/mult/alu_inA[26]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[11])
                                                      3.851    24.676 r  CPU/mymultdiv/mult/real_prod0/PCOUT[11]
                         net (fo=1, routed)           0.002    24.678    CPU/mymultdiv/mult/real_prod0_n_142
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        1.618    25.040    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/CLK
                         clock pessimism              0.259    25.299    
                         clock uncertainty           -0.035    25.264    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    23.864    CPU/mymultdiv/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         23.864    
                         arrival time                         -24.678    
  -------------------------------------------------------------------
                         slack                                 -0.814    

Slack (VIOLATED) :        -0.814ns  (required time - arrival time)
  Source:                 CPU/mw/myPC/loop1[6].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.429ns  (logic 4.930ns (52.283%)  route 4.499ns (47.717%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 25.040 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 15.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        1.646    15.249    CPU/mw/myPC/loop1[6].my_dff/clk0
    SLICE_X15Y95         FDRE                                         r  CPU/mw/myPC/loop1[6].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.459    15.708 r  CPU/mw/myPC/loop1[6].my_dff/q_reg/Q
                         net (fo=8, routed)           0.754    16.461    CPU/mw/myPC/loop1[5].my_dff/q_reg_5[1]
    SLICE_X14Y90         LUT2 (Prop_lut2_I1_O)        0.124    16.585 f  CPU/mw/myPC/loop1[5].my_dff/q_i_4__38/O
                         net (fo=4, routed)           1.018    17.603    CPU/mw/myPC/loop1[4].my_dff/q_reg_5
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.124    17.727 f  CPU/mw/myPC/loop1[4].my_dff/q_i_2__62/O
                         net (fo=4, routed)           0.190    17.917    CPU/mw/myPC/loop1[20].my_dff/q_reg_10
    SLICE_X15Y95         LUT5 (Prop_lut5_I4_O)        0.124    18.041 r  CPU/mw/myPC/loop1[20].my_dff/q_i_2__61/O
                         net (fo=7, routed)           0.823    18.864    CPU/mw/myPC/loop1[26].my_dff/q_reg_5
    SLICE_X11Y95         LUT6 (Prop_lut6_I4_O)        0.124    18.988 r  CPU/mw/myPC/loop1[26].my_dff/q_i_1__156/O
                         net (fo=24, routed)          0.889    19.877    CPU/aluInputA/second/rData[17]
    SLICE_X10Y101        LUT5 (Prop_lut5_I2_O)        0.124    20.001 r  CPU/aluInputA/second/real_prod0_i_6/O
                         net (fo=29, routed)          0.825    20.825    CPU/mymultdiv/mult/alu_inA[26]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[12])
                                                      3.851    24.676 r  CPU/mymultdiv/mult/real_prod0/PCOUT[12]
                         net (fo=1, routed)           0.002    24.678    CPU/mymultdiv/mult/real_prod0_n_141
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        1.618    25.040    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/CLK
                         clock pessimism              0.259    25.299    
                         clock uncertainty           -0.035    25.264    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    23.864    CPU/mymultdiv/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         23.864    
                         arrival time                         -24.678    
  -------------------------------------------------------------------
                         slack                                 -0.814    

Slack (VIOLATED) :        -0.814ns  (required time - arrival time)
  Source:                 CPU/mw/myPC/loop1[6].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.429ns  (logic 4.930ns (52.283%)  route 4.499ns (47.717%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 25.040 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 15.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        1.646    15.249    CPU/mw/myPC/loop1[6].my_dff/clk0
    SLICE_X15Y95         FDRE                                         r  CPU/mw/myPC/loop1[6].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.459    15.708 r  CPU/mw/myPC/loop1[6].my_dff/q_reg/Q
                         net (fo=8, routed)           0.754    16.461    CPU/mw/myPC/loop1[5].my_dff/q_reg_5[1]
    SLICE_X14Y90         LUT2 (Prop_lut2_I1_O)        0.124    16.585 f  CPU/mw/myPC/loop1[5].my_dff/q_i_4__38/O
                         net (fo=4, routed)           1.018    17.603    CPU/mw/myPC/loop1[4].my_dff/q_reg_5
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.124    17.727 f  CPU/mw/myPC/loop1[4].my_dff/q_i_2__62/O
                         net (fo=4, routed)           0.190    17.917    CPU/mw/myPC/loop1[20].my_dff/q_reg_10
    SLICE_X15Y95         LUT5 (Prop_lut5_I4_O)        0.124    18.041 r  CPU/mw/myPC/loop1[20].my_dff/q_i_2__61/O
                         net (fo=7, routed)           0.823    18.864    CPU/mw/myPC/loop1[26].my_dff/q_reg_5
    SLICE_X11Y95         LUT6 (Prop_lut6_I4_O)        0.124    18.988 r  CPU/mw/myPC/loop1[26].my_dff/q_i_1__156/O
                         net (fo=24, routed)          0.889    19.877    CPU/aluInputA/second/rData[17]
    SLICE_X10Y101        LUT5 (Prop_lut5_I2_O)        0.124    20.001 r  CPU/aluInputA/second/real_prod0_i_6/O
                         net (fo=29, routed)          0.825    20.825    CPU/mymultdiv/mult/alu_inA[26]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[13])
                                                      3.851    24.676 r  CPU/mymultdiv/mult/real_prod0/PCOUT[13]
                         net (fo=1, routed)           0.002    24.678    CPU/mymultdiv/mult/real_prod0_n_140
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        1.618    25.040    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/CLK
                         clock pessimism              0.259    25.299    
                         clock uncertainty           -0.035    25.264    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    23.864    CPU/mymultdiv/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         23.864    
                         arrival time                         -24.678    
  -------------------------------------------------------------------
                         slack                                 -0.814    

Slack (VIOLATED) :        -0.814ns  (required time - arrival time)
  Source:                 CPU/mw/myPC/loop1[6].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.429ns  (logic 4.930ns (52.283%)  route 4.499ns (47.717%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 25.040 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 15.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        1.646    15.249    CPU/mw/myPC/loop1[6].my_dff/clk0
    SLICE_X15Y95         FDRE                                         r  CPU/mw/myPC/loop1[6].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.459    15.708 r  CPU/mw/myPC/loop1[6].my_dff/q_reg/Q
                         net (fo=8, routed)           0.754    16.461    CPU/mw/myPC/loop1[5].my_dff/q_reg_5[1]
    SLICE_X14Y90         LUT2 (Prop_lut2_I1_O)        0.124    16.585 f  CPU/mw/myPC/loop1[5].my_dff/q_i_4__38/O
                         net (fo=4, routed)           1.018    17.603    CPU/mw/myPC/loop1[4].my_dff/q_reg_5
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.124    17.727 f  CPU/mw/myPC/loop1[4].my_dff/q_i_2__62/O
                         net (fo=4, routed)           0.190    17.917    CPU/mw/myPC/loop1[20].my_dff/q_reg_10
    SLICE_X15Y95         LUT5 (Prop_lut5_I4_O)        0.124    18.041 r  CPU/mw/myPC/loop1[20].my_dff/q_i_2__61/O
                         net (fo=7, routed)           0.823    18.864    CPU/mw/myPC/loop1[26].my_dff/q_reg_5
    SLICE_X11Y95         LUT6 (Prop_lut6_I4_O)        0.124    18.988 r  CPU/mw/myPC/loop1[26].my_dff/q_i_1__156/O
                         net (fo=24, routed)          0.889    19.877    CPU/aluInputA/second/rData[17]
    SLICE_X10Y101        LUT5 (Prop_lut5_I2_O)        0.124    20.001 r  CPU/aluInputA/second/real_prod0_i_6/O
                         net (fo=29, routed)          0.825    20.825    CPU/mymultdiv/mult/alu_inA[26]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[14])
                                                      3.851    24.676 r  CPU/mymultdiv/mult/real_prod0/PCOUT[14]
                         net (fo=1, routed)           0.002    24.678    CPU/mymultdiv/mult/real_prod0_n_139
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        1.618    25.040    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/CLK
                         clock pessimism              0.259    25.299    
                         clock uncertainty           -0.035    25.264    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    23.864    CPU/mymultdiv/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         23.864    
                         arrival time                         -24.678    
  -------------------------------------------------------------------
                         slack                                 -0.814    

Slack (VIOLATED) :        -0.814ns  (required time - arrival time)
  Source:                 CPU/mw/myPC/loop1[6].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.429ns  (logic 4.930ns (52.283%)  route 4.499ns (47.717%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 25.040 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 15.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        1.646    15.249    CPU/mw/myPC/loop1[6].my_dff/clk0
    SLICE_X15Y95         FDRE                                         r  CPU/mw/myPC/loop1[6].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.459    15.708 r  CPU/mw/myPC/loop1[6].my_dff/q_reg/Q
                         net (fo=8, routed)           0.754    16.461    CPU/mw/myPC/loop1[5].my_dff/q_reg_5[1]
    SLICE_X14Y90         LUT2 (Prop_lut2_I1_O)        0.124    16.585 f  CPU/mw/myPC/loop1[5].my_dff/q_i_4__38/O
                         net (fo=4, routed)           1.018    17.603    CPU/mw/myPC/loop1[4].my_dff/q_reg_5
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.124    17.727 f  CPU/mw/myPC/loop1[4].my_dff/q_i_2__62/O
                         net (fo=4, routed)           0.190    17.917    CPU/mw/myPC/loop1[20].my_dff/q_reg_10
    SLICE_X15Y95         LUT5 (Prop_lut5_I4_O)        0.124    18.041 r  CPU/mw/myPC/loop1[20].my_dff/q_i_2__61/O
                         net (fo=7, routed)           0.823    18.864    CPU/mw/myPC/loop1[26].my_dff/q_reg_5
    SLICE_X11Y95         LUT6 (Prop_lut6_I4_O)        0.124    18.988 r  CPU/mw/myPC/loop1[26].my_dff/q_i_1__156/O
                         net (fo=24, routed)          0.889    19.877    CPU/aluInputA/second/rData[17]
    SLICE_X10Y101        LUT5 (Prop_lut5_I2_O)        0.124    20.001 r  CPU/aluInputA/second/real_prod0_i_6/O
                         net (fo=29, routed)          0.825    20.825    CPU/mymultdiv/mult/alu_inA[26]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[15])
                                                      3.851    24.676 r  CPU/mymultdiv/mult/real_prod0/PCOUT[15]
                         net (fo=1, routed)           0.002    24.678    CPU/mymultdiv/mult/real_prod0_n_138
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        1.618    25.040    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/CLK
                         clock pessimism              0.259    25.299    
                         clock uncertainty           -0.035    25.264    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    23.864    CPU/mymultdiv/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         23.864    
                         arrival time                         -24.678    
  -------------------------------------------------------------------
                         slack                                 -0.814    

Slack (VIOLATED) :        -0.814ns  (required time - arrival time)
  Source:                 CPU/mw/myPC/loop1[6].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.429ns  (logic 4.930ns (52.283%)  route 4.499ns (47.717%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 25.040 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 15.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        1.646    15.249    CPU/mw/myPC/loop1[6].my_dff/clk0
    SLICE_X15Y95         FDRE                                         r  CPU/mw/myPC/loop1[6].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.459    15.708 r  CPU/mw/myPC/loop1[6].my_dff/q_reg/Q
                         net (fo=8, routed)           0.754    16.461    CPU/mw/myPC/loop1[5].my_dff/q_reg_5[1]
    SLICE_X14Y90         LUT2 (Prop_lut2_I1_O)        0.124    16.585 f  CPU/mw/myPC/loop1[5].my_dff/q_i_4__38/O
                         net (fo=4, routed)           1.018    17.603    CPU/mw/myPC/loop1[4].my_dff/q_reg_5
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.124    17.727 f  CPU/mw/myPC/loop1[4].my_dff/q_i_2__62/O
                         net (fo=4, routed)           0.190    17.917    CPU/mw/myPC/loop1[20].my_dff/q_reg_10
    SLICE_X15Y95         LUT5 (Prop_lut5_I4_O)        0.124    18.041 r  CPU/mw/myPC/loop1[20].my_dff/q_i_2__61/O
                         net (fo=7, routed)           0.823    18.864    CPU/mw/myPC/loop1[26].my_dff/q_reg_5
    SLICE_X11Y95         LUT6 (Prop_lut6_I4_O)        0.124    18.988 r  CPU/mw/myPC/loop1[26].my_dff/q_i_1__156/O
                         net (fo=24, routed)          0.889    19.877    CPU/aluInputA/second/rData[17]
    SLICE_X10Y101        LUT5 (Prop_lut5_I2_O)        0.124    20.001 r  CPU/aluInputA/second/real_prod0_i_6/O
                         net (fo=29, routed)          0.825    20.825    CPU/mymultdiv/mult/alu_inA[26]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[16])
                                                      3.851    24.676 r  CPU/mymultdiv/mult/real_prod0/PCOUT[16]
                         net (fo=1, routed)           0.002    24.678    CPU/mymultdiv/mult/real_prod0_n_137
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        1.618    25.040    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/CLK
                         clock pessimism              0.259    25.299    
                         clock uncertainty           -0.035    25.264    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    23.864    CPU/mymultdiv/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         23.864    
                         arrival time                         -24.678    
  -------------------------------------------------------------------
                         slack                                 -0.814    

Slack (VIOLATED) :        -0.814ns  (required time - arrival time)
  Source:                 CPU/mw/myPC/loop1[6].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.429ns  (logic 4.930ns (52.283%)  route 4.499ns (47.717%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 25.040 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 15.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        1.646    15.249    CPU/mw/myPC/loop1[6].my_dff/clk0
    SLICE_X15Y95         FDRE                                         r  CPU/mw/myPC/loop1[6].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.459    15.708 r  CPU/mw/myPC/loop1[6].my_dff/q_reg/Q
                         net (fo=8, routed)           0.754    16.461    CPU/mw/myPC/loop1[5].my_dff/q_reg_5[1]
    SLICE_X14Y90         LUT2 (Prop_lut2_I1_O)        0.124    16.585 f  CPU/mw/myPC/loop1[5].my_dff/q_i_4__38/O
                         net (fo=4, routed)           1.018    17.603    CPU/mw/myPC/loop1[4].my_dff/q_reg_5
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.124    17.727 f  CPU/mw/myPC/loop1[4].my_dff/q_i_2__62/O
                         net (fo=4, routed)           0.190    17.917    CPU/mw/myPC/loop1[20].my_dff/q_reg_10
    SLICE_X15Y95         LUT5 (Prop_lut5_I4_O)        0.124    18.041 r  CPU/mw/myPC/loop1[20].my_dff/q_i_2__61/O
                         net (fo=7, routed)           0.823    18.864    CPU/mw/myPC/loop1[26].my_dff/q_reg_5
    SLICE_X11Y95         LUT6 (Prop_lut6_I4_O)        0.124    18.988 r  CPU/mw/myPC/loop1[26].my_dff/q_i_1__156/O
                         net (fo=24, routed)          0.889    19.877    CPU/aluInputA/second/rData[17]
    SLICE_X10Y101        LUT5 (Prop_lut5_I2_O)        0.124    20.001 r  CPU/aluInputA/second/real_prod0_i_6/O
                         net (fo=29, routed)          0.825    20.825    CPU/mymultdiv/mult/alu_inA[26]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[17])
                                                      3.851    24.676 r  CPU/mymultdiv/mult/real_prod0/PCOUT[17]
                         net (fo=1, routed)           0.002    24.678    CPU/mymultdiv/mult/real_prod0_n_136
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        1.618    25.040    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/CLK
                         clock pessimism              0.259    25.299    
                         clock uncertainty           -0.035    25.264    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    23.864    CPU/mymultdiv/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         23.864    
                         arrival time                         -24.678    
  -------------------------------------------------------------------
                         slack                                 -0.814    

Slack (VIOLATED) :        -0.814ns  (required time - arrival time)
  Source:                 CPU/mw/myPC/loop1[6].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.429ns  (logic 4.930ns (52.283%)  route 4.499ns (47.717%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 25.040 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 15.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        1.646    15.249    CPU/mw/myPC/loop1[6].my_dff/clk0
    SLICE_X15Y95         FDRE                                         r  CPU/mw/myPC/loop1[6].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.459    15.708 r  CPU/mw/myPC/loop1[6].my_dff/q_reg/Q
                         net (fo=8, routed)           0.754    16.461    CPU/mw/myPC/loop1[5].my_dff/q_reg_5[1]
    SLICE_X14Y90         LUT2 (Prop_lut2_I1_O)        0.124    16.585 f  CPU/mw/myPC/loop1[5].my_dff/q_i_4__38/O
                         net (fo=4, routed)           1.018    17.603    CPU/mw/myPC/loop1[4].my_dff/q_reg_5
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.124    17.727 f  CPU/mw/myPC/loop1[4].my_dff/q_i_2__62/O
                         net (fo=4, routed)           0.190    17.917    CPU/mw/myPC/loop1[20].my_dff/q_reg_10
    SLICE_X15Y95         LUT5 (Prop_lut5_I4_O)        0.124    18.041 r  CPU/mw/myPC/loop1[20].my_dff/q_i_2__61/O
                         net (fo=7, routed)           0.823    18.864    CPU/mw/myPC/loop1[26].my_dff/q_reg_5
    SLICE_X11Y95         LUT6 (Prop_lut6_I4_O)        0.124    18.988 r  CPU/mw/myPC/loop1[26].my_dff/q_i_1__156/O
                         net (fo=24, routed)          0.889    19.877    CPU/aluInputA/second/rData[17]
    SLICE_X10Y101        LUT5 (Prop_lut5_I2_O)        0.124    20.001 r  CPU/aluInputA/second/real_prod0_i_6/O
                         net (fo=29, routed)          0.825    20.825    CPU/mymultdiv/mult/alu_inA[26]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[18])
                                                      3.851    24.676 r  CPU/mymultdiv/mult/real_prod0/PCOUT[18]
                         net (fo=1, routed)           0.002    24.678    CPU/mymultdiv/mult/real_prod0_n_135
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        1.618    25.040    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/CLK
                         clock pessimism              0.259    25.299    
                         clock uncertainty           -0.035    25.264    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    23.864    CPU/mymultdiv/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         23.864    
                         arrival time                         -24.678    
  -------------------------------------------------------------------
                         slack                                 -0.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 CPU/xm/myPC/loop1[20].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw/myPC/loop1[20].my_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.393ns  (logic 0.146ns (37.175%)  route 0.247ns (62.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 12.007 - 10.000 ) 
    Source Clock Delay      (SCD):    1.484ns = ( 11.484 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        0.565    11.484    CPU/xm/myPC/loop1[20].my_dff/clk0
    SLICE_X35Y100        FDRE                                         r  CPU/xm/myPC/loop1[20].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.146    11.630 r  CPU/xm/myPC/loop1[20].my_dff/q_reg/Q
                         net (fo=1, routed)           0.247    11.877    CPU/mw/myPC/loop1[20].my_dff/q_reg_3
    SLICE_X31Y93         FDRE                                         r  CPU/mw/myPC/loop1[20].my_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        0.842    12.007    CPU/mw/myPC/loop1[20].my_dff/clk0
    SLICE_X31Y93         FDRE                                         r  CPU/mw/myPC/loop1[20].my_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.245    11.761    
    SLICE_X31Y93         FDRE (Hold_fdre_C_D)         0.077    11.838    CPU/mw/myPC/loop1[20].my_dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.838    
                         arrival time                          11.877    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 CPU/mymultdiv/mult/P_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/P_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.229ns (51.072%)  route 0.219ns (48.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        0.563     1.482    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y101        FDRE                                         r  CPU/mymultdiv/mult/P_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.128     1.610 r  CPU/mymultdiv/mult/P_reg[32]/Q
                         net (fo=2, routed)           0.219     1.830    CPU/mymultdiv/mult/P_reg_n_0_[32]
    SLICE_X41Y99         LUT3 (Prop_lut3_I2_O)        0.101     1.931 r  CPU/mymultdiv/mult/P[31]_i_1/O
                         net (fo=1, routed)           0.000     1.931    CPU/mymultdiv/mult/P1_out[31]
    SLICE_X41Y99         FDRE                                         r  CPU/mymultdiv/mult/P_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        0.841     2.006    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y99         FDRE                                         r  CPU/mymultdiv/mult/P_reg[31]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.107     1.867    CPU/mymultdiv/mult/P_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 CPU/dx/myPC/loop1[14].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm/myPC/loop1[14].my_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.373ns  (logic 0.151ns (40.498%)  route 0.222ns (59.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 12.004 - 10.000 ) 
    Source Clock Delay      (SCD):    1.480ns = ( 11.480 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        0.561    11.480    CPU/dx/myPC/loop1[14].my_dff/clk0
    SLICE_X46Y101        FDRE                                         r  CPU/dx/myPC/loop1[14].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.151    11.631 r  CPU/dx/myPC/loop1[14].my_dff/q_reg/Q
                         net (fo=8, routed)           0.222    11.853    CPU/xm/myPC/loop1[14].my_dff/dx_pc[0]
    SLICE_X45Y99         FDRE                                         r  CPU/xm/myPC/loop1[14].my_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        0.839    12.004    CPU/xm/myPC/loop1[14].my_dff/clk0
    SLICE_X45Y99         FDRE                                         r  CPU/xm/myPC/loop1[14].my_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.245    11.758    
    SLICE_X45Y99         FDRE (Hold_fdre_C_D)         0.024    11.782    CPU/xm/myPC/loop1[14].my_dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.782    
                         arrival time                          11.853    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 CPU/xm/myPC/loop1[28].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw/myPC/loop1[28].my_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.428ns  (logic 0.146ns (34.084%)  route 0.282ns (65.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 12.007 - 10.000 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 11.483 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        0.564    11.483    CPU/xm/myPC/loop1[28].my_dff/clk0
    SLICE_X35Y104        FDRE                                         r  CPU/xm/myPC/loop1[28].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y104        FDRE (Prop_fdre_C_Q)         0.146    11.629 r  CPU/xm/myPC/loop1[28].my_dff/q_reg/Q
                         net (fo=1, routed)           0.282    11.912    CPU/mw/myPC/loop1[28].my_dff/q_reg_1
    SLICE_X28Y95         FDRE                                         r  CPU/mw/myPC/loop1[28].my_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        0.842    12.007    CPU/mw/myPC/loop1[28].my_dff/clk0
    SLICE_X28Y95         FDRE                                         r  CPU/mw/myPC/loop1[28].my_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.245    11.761    
    SLICE_X28Y95         FDRE (Hold_fdre_C_D)         0.073    11.834    CPU/mw/myPC/loop1[28].my_dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.834    
                         arrival time                          11.912    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 CPU/xm/myPC/loop1[29].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw/myPC/loop1[29].my_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.453ns  (logic 0.146ns (32.220%)  route 0.307ns (67.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 12.007 - 10.000 ) 
    Source Clock Delay      (SCD):    1.484ns = ( 11.484 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        0.565    11.484    CPU/xm/myPC/loop1[29].my_dff/clk0
    SLICE_X35Y102        FDRE                                         r  CPU/xm/myPC/loop1[29].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.146    11.630 r  CPU/xm/myPC/loop1[29].my_dff/q_reg/Q
                         net (fo=1, routed)           0.307    11.938    CPU/mw/myPC/loop1[29].my_dff/q_reg_1
    SLICE_X28Y95         FDRE                                         r  CPU/mw/myPC/loop1[29].my_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        0.842    12.007    CPU/mw/myPC/loop1[29].my_dff/clk0
    SLICE_X28Y95         FDRE                                         r  CPU/mw/myPC/loop1[29].my_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.245    11.761    
    SLICE_X28Y95         FDRE (Hold_fdre_C_D)         0.077    11.838    CPU/mw/myPC/loop1[29].my_dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.838    
                         arrival time                          11.938    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 CPU/mymultdiv/mult/P_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/P_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.277%)  route 0.276ns (59.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        0.561     1.480    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y102        FDRE                                         r  CPU/mymultdiv/mult/P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  CPU/mymultdiv/mult/P_reg[0]/Q
                         net (fo=32, routed)          0.276     1.897    CPU/mymultdiv/mult/P_reg_n_0_[0]
    SLICE_X53Y102        LUT6 (Prop_lut6_I5_O)        0.045     1.942 r  CPU/mymultdiv/mult/P[56]_i_1/O
                         net (fo=1, routed)           0.000     1.942    CPU/mymultdiv/mult/P1_out[56]
    SLICE_X53Y102        FDRE                                         r  CPU/mymultdiv/mult/P_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        0.828     1.994    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y102        FDRE                                         r  CPU/mymultdiv/mult/P_reg[56]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X53Y102        FDRE (Hold_fdre_C_D)         0.091     1.834    CPU/mymultdiv/mult/P_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 CPU/xm/myPC/loop1[27].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw/myPC/loop1[27].my_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.470ns  (logic 0.146ns (31.048%)  route 0.324ns (68.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 12.007 - 10.000 ) 
    Source Clock Delay      (SCD):    1.484ns = ( 11.484 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        0.565    11.484    CPU/xm/myPC/loop1[27].my_dff/clk0
    SLICE_X35Y102        FDRE                                         r  CPU/xm/myPC/loop1[27].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.146    11.630 r  CPU/xm/myPC/loop1[27].my_dff/q_reg/Q
                         net (fo=1, routed)           0.324    11.955    CPU/mw/myPC/loop1[27].my_dff/q_reg_0
    SLICE_X28Y96         FDRE                                         r  CPU/mw/myPC/loop1[27].my_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        0.842    12.007    CPU/mw/myPC/loop1[27].my_dff/clk0
    SLICE_X28Y96         FDRE                                         r  CPU/mw/myPC/loop1[27].my_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.245    11.761    
    SLICE_X28Y96         FDRE (Hold_fdre_C_D)         0.082    11.843    CPU/mw/myPC/loop1[27].my_dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.843    
                         arrival time                          11.955    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 CPU/mymultdiv/mult/P_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/P_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.206ns (40.519%)  route 0.302ns (59.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        0.563     1.482    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y102        FDRE                                         r  CPU/mymultdiv/mult/P_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  CPU/mymultdiv/mult/P_reg[27]/Q
                         net (fo=2, routed)           0.302     1.949    CPU/mymultdiv/mult/P_reg_n_0_[27]
    SLICE_X39Y99         LUT3 (Prop_lut3_I2_O)        0.042     1.991 r  CPU/mymultdiv/mult/P[26]_i_1/O
                         net (fo=1, routed)           0.000     1.991    CPU/mymultdiv/mult/P1_out[26]
    SLICE_X39Y99         FDRE                                         r  CPU/mymultdiv/mult/P_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        0.841     2.006    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y99         FDRE                                         r  CPU/mymultdiv/mult/P_reg[26]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.107     1.867    CPU/mymultdiv/mult/P_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 CPU/mymultdiv/div/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/div/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        0.568     1.487    CPU/mymultdiv/div/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  CPU/mymultdiv/div/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  CPU/mymultdiv/div/Q_reg[0]/Q
                         net (fo=2, routed)           0.068     1.696    CPU/mymultdiv/div/Q_1[0]
    SLICE_X43Y93         FDRE                                         r  CPU/mymultdiv/div/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        0.838     2.003    CPU/mymultdiv/div/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  CPU/mymultdiv/div/Q_reg[1]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X43Y93         FDRE (Hold_fdre_C_D)         0.075     1.562    CPU/mymultdiv/div/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 CPU/mymultdiv/mult/P_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/P_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.909%)  route 0.332ns (64.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        0.568     1.487    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y95         FDRE                                         r  CPU/mymultdiv/mult/P_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  CPU/mymultdiv/mult/P_reg[1]/Q
                         net (fo=34, routed)          0.332     1.960    CPU/mymultdiv/mult/P_reg_n_0_[1]
    SLICE_X56Y96         LUT6 (Prop_lut6_I4_O)        0.045     2.005 r  CPU/mymultdiv/mult/P[34]_i_1/O
                         net (fo=1, routed)           0.000     2.005    CPU/mymultdiv/mult/P1_out[34]
    SLICE_X56Y96         FDRE                                         r  CPU/mymultdiv/mult/P_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1496, routed)        0.835     2.000    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y96         FDRE                                         r  CPU/mymultdiv/mult/P_reg[34]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X56Y96         FDRE (Hold_fdre_C_D)         0.120     1.869    CPU/mymultdiv/mult/P_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y17    InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y16    InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y18    InstMem/dataOut_reg_2/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X0Y39     CPU/mymultdiv/mult/real_prod_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X0Y37     CPU/mymultdiv/mult/real_prod_reg__0/CLK
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X43Y91    CPU/div_pulse/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y86    CPU/dx/dataA/loop1[0].my_dff/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X15Y100   CPU/dx/dataA/loop1[10].my_dff/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X15Y104   CPU/dx/dataA/loop1[11].my_dff/q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y91    CPU/div_pulse/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y91    CPU/div_pulse/q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y86    CPU/dx/dataA/loop1[0].my_dff/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y86    CPU/dx/dataA/loop1[0].my_dff/q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y100   CPU/dx/dataA/loop1[10].my_dff/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y100   CPU/dx/dataA/loop1[10].my_dff/q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y104   CPU/dx/dataA/loop1[11].my_dff/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y104   CPU/dx/dataA/loop1[11].my_dff/q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y107   CPU/dx/dataA/loop1[12].my_dff/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y107   CPU/dx/dataA/loop1[12].my_dff/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y91    CPU/div_pulse/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y91    CPU/div_pulse/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y86    CPU/dx/dataA/loop1[0].my_dff/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y86    CPU/dx/dataA/loop1[0].my_dff/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y100   CPU/dx/dataA/loop1[10].my_dff/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y100   CPU/dx/dataA/loop1[10].my_dff/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y104   CPU/dx/dataA/loop1[11].my_dff/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y104   CPU/dx/dataA/loop1[11].my_dff/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y107   CPU/dx/dataA/loop1[12].my_dff/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y107   CPU/dx/dataA/loop1[12].my_dff/q_reg/C



