// Seed: 2548636465
module module_0;
  wire id_1;
endmodule
module module_1 (
    output logic id_0,
    output tri1 id_1,
    input tri id_2,
    input tri1 id_3,
    input tri1 id_4,
    input wire id_5,
    input uwire id_6,
    output wor id_7,
    input tri0 id_8,
    input supply0 id_9,
    input wand id_10,
    input uwire id_11,
    input tri1 id_12
);
  always id_0 <= 1;
  module_0();
endmodule
module module_2 (
    output wand  id_0,
    output uwire id_1
);
  wire id_3;
  not (id_0, id_3);
  module_0();
endmodule
