<!doctype html>
<html>
<head>
<title>PGCR2 (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; PGCR2 (DDR_PHY) Register</p><h1>PGCR2 (DDR_PHY) Register</h1>
<h2>PGCR2 (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>PGCR2</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000018</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD080018 (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00F12480</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>PHY General Configuration Register 2</td></tr>
</table>
<p></p>
<h2>PGCR2 (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>CLRTSTAT</td><td class="center">31</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Clear Training Status Registers: A write of 1b1 to this bit will reset the<br/>error and done status bits for all training blocks (CA training, QS gate<br/>training, WL training, WLA training, read bit deskew, read eye<br/>centering, write bit deskew, write eye centering). This bit is self<br/>clearing.</td></tr>
<tr valign=top><td>CLRZCAL</td><td class="center">30</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Clear Impedance Calibration: A write of 1b1 to this bit will reset the<br/>impedance calibration FSM and clear the ZQnSR error/done status<br/>bits ZQnSR[9:0].<br/>Also, it will clear ZQnSR.ZERR and PGSR0.ZCERR.<br/>This bit is self clearing.</td></tr>
<tr valign=top><td>CLRPERR</td><td class="center">29</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Clear Parity Error: A write of 1b1 to this bit will clear the PGSR1[31]<br/>PARERR. This bit is self clearing.</td></tr>
<tr valign=top><td>ICPC</td><td class="center">28</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Initialization Complete Pin Configuration: Specifies how the DFI<br/>initialization complete output pin (dfi_init_complete) should be used<br/>to indicate the status of initialization. Valid value are:<br/>1b0 = Asserted after PHY initialization (PLL locking and impedance<br/>calibration) if enabled is complete.<br/>1b1 = Asserted after PHY initialization is complete and the triggered<br/>the PUB initialization (DRAM initialization and data training) if<br/>enabled is complete.</td></tr>
<tr valign=top><td>DTPMXTMR</td><td class="center">27:20</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0xF</td><td>Data Training PUB Mode Exit Timer: Specifies the number of<br/>controller clocks to wait when entering and exiting pub mode data<br/>training.<br/>The default value ensures controller refreshes do not cause<br/>memory model errors when entering and exiting data training. The<br/>value should be increased if controller initiated SDRAM ZQ short or<br/>long operation may occur just before or just after the execution of<br/>data training.</td></tr>
<tr valign=top><td>INITFSMBYP</td><td class="center">19</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Initialization Bypass: Forces, if set, the Initialization FSMs to the<br/>DONE state. To be used for debug purposes only. This bit is not self-<br/>clearing so it must be cleared before triggering any operation in the<br/>PIR.</td></tr>
<tr valign=top><td>PLLFSMBYP</td><td class="center">18</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>PLL FSM Bypass: Forces, if set, the PLL FSM to the DONE state. To<br/>be used for debug purposes only. This bit is not self-clearing so it<br/>must be cleared before triggering any operation in the PIR.<br/>Set this bit to 1'b1 when PLL is in bypass mode.</td></tr>
<tr valign=top><td>tREFPRD</td><td class="center">17:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x12480</td><td>Refresh Period: Indicates the period in clock cycles after which the<br/>PUB has to issue a refresh command to the SDRAM. This is derived<br/>from the maximum refresh interval from the datasheet, tRFC(max) or<br/>REFI, divided by the clock cycle time. A further number of clocks<br/>must be subtracted from the derived number to account for command<br/>flow and missed slots of refreshes in the internal PUB blocks.<br/>In DDR3 and LPDDR3 mode, 400 clocks needs to subtracted<br/>In DDR4 and LPDDR4 mode, 800 clocks needs to subtracted<br/>In DDR3 and LPDDR3 mode, (DTCR.RFSHDT * tREFI)/tCK - 400<br/>In DDR4 and LPDDR4 mode, (DTCR.RFSHDT * tREFI)/tCK - 800</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>