// Seed: 3179164863
module module_0 (
    output wire id_0,
    output supply1 id_1,
    input supply1 id_2,
    output uwire id_3
);
  logic id_5;
  ;
endmodule
module module_1 #(
    parameter id_12 = 32'd88,
    parameter id_3  = 32'd57
) (
    output uwire id_0,
    output wire id_1,
    input tri0 id_2,
    input uwire _id_3,
    output tri1 id_4,
    output tri id_5,
    output supply1 id_6,
    input tri1 id_7,
    input supply0 id_8,
    input wire id_9
);
  wire id_11;
  parameter id_12 = 1;
  wire [id_3 : {  1 'b0 ,  -1  -  id_12  }] id_13;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_8,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
