#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Nov 26 12:30:17 2024
# Process ID: 8796
# Current directory: C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1
# Command line: vivado.exe -log design_1_v_tpg_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_tpg_0_1.tcl
# Log file: C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/design_1_v_tpg_0_1.vds
# Journal file: C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1\vivado.jou
# Running On        :dries_laptop
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :AMD Ryzen 9 6900HX with Radeon Graphics        
# CPU Frequency     :3294 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :33553 MB
# Swap memory       :2147 MB
# Total Virtual     :35701 MB
# Available Virtual :14447 MB
#-----------------------------------------------------------
source design_1_v_tpg_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 502.016 ; gain = 200.703
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dries/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Nov 26 12:30:31 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'dries' on host 'dries_laptop' (Windows NT_amd64 version 10.0) on Tue Nov 26 12:30:32 +0100 2024
INFO: [HLS 200-10] In directory 'C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1'
Sourcing Tcl script 'C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset prj 
INFO: [HLS 200-10] Creating and opening project 'C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj'.
INFO: [HLS 200-1510] Running: set_top v_tpg 
INFO: [HLS 200-1510] Running: open_solution sol 
INFO: [HLS 200-10] Creating and opening solution 'C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src  c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg_config.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src  c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp 
INFO: [HLS 200-10] Adding design file 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src  c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src  c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg_zoneplate.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg_zoneplate.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src  c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls_video.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src  c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src  c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src  c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src  c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src  c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src  c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src  c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src  c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src  c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src  c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src  c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src  c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src  c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src  c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src  c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls -I c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src  c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 10 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_schedule -verbose 
WARNING: [HLS 200-484] The 'config_schedule -verbose' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: config_rtl -module_prefix design_1_v_tpg_0_1_ 
INFO: [HLS 200-1510] Running: config_export -vendor xilinx.com -library ip -version 8.2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 124.219 MB.
INFO: [HLS 200-10] Analyzing design file '../../hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 35.226 seconds; current allocated memory: 143.449 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9,769 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,699 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,001 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,933 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,586 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,375 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,322 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,326 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,396 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,425 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,411 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,390 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,404 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,346 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,350 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,344 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternHorizontalRamp(unsigned short, unsigned short, unsigned char)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1070:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternVerticalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1093:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternTemporalRamp(unsigned short, unsigned char)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1117:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidRed(unsigned short, unsigned char)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1132:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidGreen(unsigned short, unsigned char)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1153:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidBlue(unsigned short, unsigned char)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1174:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidBlack(unsigned short, unsigned char)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1195:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidWhite(unsigned short, unsigned char)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1217:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternColorBars(unsigned short, unsigned short, unsigned char, int)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1237:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternZonePlate(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1329:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1371:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1399:13)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1439:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternRainbow(unsigned short, unsigned char)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1275:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternVerticalHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1530:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1553:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1825:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned char)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1621:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned char)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1621:23)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPBlackWhiteVerticalLine(unsigned short)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1720:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1736:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:553:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternMask(hls::Scalar<3, ap_uint<8> >, unsigned char, unsigned char)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1985:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:768:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:769:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:770:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:923:18)
INFO: [HLS 214-377] Adding 'ref.tmp13' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:803:14)
INFO: [HLS 214-377] Adding 'ref.tmp43' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721:26)
INFO: [HLS 214-377] Adding 'ref.tmp41' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:714:26)
INFO: [HLS 214-377] Adding 'ref.tmp39' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707:23)
INFO: [HLS 214-377] Adding 'ref.tmp37' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703:14)
INFO: [HLS 214-377] Adding 'ref.tmp35' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697:14)
INFO: [HLS 214-377] Adding 'ref.tmp33' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689:26)
INFO: [HLS 214-377] Adding 'ref.tmp31' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681:26)
INFO: [HLS 214-377] Adding 'ref.tmp29' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673:14)
INFO: [HLS 214-377] Adding 'ref.tmp27' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665:14)
INFO: [HLS 214-377] Adding 'ref.tmp25' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:657:26)
INFO: [HLS 214-377] Adding 'ref.tmp23' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649:14)
INFO: [HLS 214-377] Adding 'ref.tmp21' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:641:26)
INFO: [HLS 214-377] Adding 'ref.tmp19' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:633:26)
INFO: [HLS 214-377] Adding 'ref.tmp17' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:625:26)
INFO: [HLS 214-377] Adding 'ref.tmp15' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:617:26)
INFO: [HLS 214-377] Adding 'ref.tmp13' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:609:26)
INFO: [HLS 214-377] Adding 'ref.tmp11' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:601:26)
INFO: [HLS 214-377] Adding 'ref.tmp9' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:593:26)
INFO: [HLS 214-377] Adding 'ref.tmp' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:585:26)
INFO: [HLS 214-377] Adding 'pix' into disaggregation list because there's array-partition pragma applied on the struct field (c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-377] Adding 'intpix' into disaggregation list because there's array-partition pragma applied on the struct field (c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-377] Adding 'outpix' into disaggregation list because there's array-partition pragma applied on the struct field (c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-377] Adding 'tmp' into disaggregation list because there's array-partition pragma applied on the struct field (c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-210] Disaggregating variable 'tmp' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1621:18)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp43'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp41'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp39'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp37'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp35'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp33'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp31'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp29'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp27'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp25'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp23'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp21'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp19'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp17'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp15'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp13'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp11'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp9'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'outpix' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552:18)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pix' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:770:18)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'intpix' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:769:18)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'outpix' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:768:18)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pix' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:923:18)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1011_3' is marked as complete unroll implied by the pipeline pragma (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1011:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1013_4' is marked as complete unroll implied by the pipeline pragma (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1013:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1987_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1987:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1961_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1961:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1930_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1930:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1761_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1761:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1724_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1724:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1635_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1635:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1833_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1833:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1578_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1578:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1535_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1535:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1277_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1277:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1465_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1465:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1396_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1396:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1349_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1349:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1243_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1243:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1218_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1218:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1196_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1196:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1175_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1175:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1154_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1154:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1133_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1133:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1118_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1118:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1103_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1103:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1075_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1075:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1011_3' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1011:23) in function 'MultiPixStream2AXIvideo' completely with a factor of 1 (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:921:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1013_4' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1013:24) in function 'MultiPixStream2AXIvideo' completely with a factor of 3 (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:921:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1987_1' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1987:21) in function 'tpgPatternMask' completely with a factor of 1 (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1984:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1961_1' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1961:21) in function 'tpgPatternCrossHair' completely with a factor of 1 (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1958:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1930_1' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1930:21) in function 'tpgPatternBox' completely with a factor of 1 (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1871:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1761_1' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1761:21) in function 'tpgPatternDPColorSquare' completely with a factor of 1 (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1735:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1724_1' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1724:21) in function 'tpgPatternDPBlackWhiteVerticalLine' completely with a factor of 1 (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1719:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1635_1' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1635:21) in function 'tpgPatternDPColorRamp' completely with a factor of 1 (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1619:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1833_1' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1833:21) in function 'tpgPRBS' completely with a factor of 1 (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1824:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1578_1' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1578:21) in function 'tpgPatternCheckerBoard' completely with a factor of 1 (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1552:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1535_1' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1535:21) in function 'tpgPatternVerticalHorizontalRamp' completely with a factor of 1 (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1528:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1277_1' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1277:21) in function 'tpgPatternRainbow' completely with a factor of 1 (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1274:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1465_1' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1465:21) in function 'tpgPatternCrossHatch' completely with a factor of 1 (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1438:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1396_1' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1396:21) in function 'tpgPatternTartanColorBars' completely with a factor of 1 (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1370:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1349_1' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1349:21) in function 'tpgPatternZonePlate' completely with a factor of 1 (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1322:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1243_1' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1243:21) in function 'tpgPatternColorBars' completely with a factor of 1 (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1218_1' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1218:21) in function 'tpgPatternSolidWhite' completely with a factor of 1 (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1215:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1196_1' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1196:21) in function 'tpgPatternSolidBlack' completely with a factor of 1 (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1194:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1175_1' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1175:21) in function 'tpgPatternSolidBlue' completely with a factor of 1 (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1173:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1154_1' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1154:21) in function 'tpgPatternSolidGreen' completely with a factor of 1 (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1152:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1133_1' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1133:21) in function 'tpgPatternSolidRed' completely with a factor of 1 (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1131:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1118_1' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1118:21) in function 'tpgPatternTemporalRamp' completely with a factor of 1 (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1116:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1103_1' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1103:21) in function 'tpgPatternVerticalRamp' completely with a factor of 1 (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1091:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_1' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1075:21) in function 'tpgPatternHorizontalRamp' completely with a factor of 1 (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1068:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternHorizontalRamp(unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternVerticalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternTemporalRamp(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidRed(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidGreen(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidBlue(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidBlack(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidWhite(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternColorBars(unsigned short, unsigned short, unsigned char, int)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternZonePlate(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternRainbow(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternVerticalHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPRBS(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternDPBlackWhiteVerticalLine(unsigned short)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternBox(hls::Scalar<3, ap_uint<8> >, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:762:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternCrossHair(hls::Scalar<3, ap_uint<8> >, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:762:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternMask(hls::Scalar<3, ap_uint<8> >, unsigned char, unsigned char)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:762:0)
INFO: [HLS 214-248] Applying array_partition to 'tmp.i': Complete partitioning on dimension 1. (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1621:18)
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp29': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp43': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp13': Complete partitioning on dimension 1. (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1985:18)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ovrlayYUV' with compact=bit mode in 24-bits (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:325:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bckgndYUV' with compact=bit mode in 24-bits (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:324:22)
INFO: [HLS 214-364] Automatically inlining function 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' to improve effectiveness of pipeline pragma in function 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721:26)
INFO: [HLS 214-364] Automatically inlining function 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' to improve effectiveness of pipeline pragma in function 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'tpgSinTableArray_9bit' due to pipeline pragma (c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src\v_tpg_zoneplate.h:2110:0)
INFO: [HLS 214-248] Applying array_partition to 'tpgSinTableArray_9bit': Cyclic partitioning with factor 3 on dimension 1. (c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src\v_tpg_zoneplate.h:2110:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 18.723 seconds; current allocated memory: 145.387 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 145.535 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 151.785 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 156.895 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 4096 for loop 'VITIS_LOOP_981_2' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:973:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 4096) < AVE (= 32767)) for loop 'VITIS_LOOP_981_2' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:973:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'VITIS_LOOP_979_1' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:973:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'VITIS_LOOP_979_1' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:973:7) in function 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-102] Partitioning array 'xCount.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount' automatically.
INFO: [XFORM 203-102] Partitioning array 'xBar' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'v_tpgHlsDataFlow' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:345:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'tpgBackground'
	 'tpgForeground'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:801:8) to (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774:21) in function 'tpgForeground'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1273:39) to (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1311:5) in function 'tpgBackground'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1260:27) to (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1268:6) in function 'tpgBackground'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1415:28) to (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1429:6) in function 'tpgBackground'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1596:36) to (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1610:6) in function 'tpgBackground'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1799:69) to (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1806:4) in function 'tpgBackground'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1809:69) in function 'tpgBackground'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1008:12) to (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1038:8) in function 'MultiPixStream2AXIvideo'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgForeground' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:763:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgBackground' (C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:549:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.859 seconds; current allocated memory: 184.012 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.593 seconds; current allocated memory: 281.426 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_tpg' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<10> >' to 'reg_ap_uint_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<int>' to 'reg_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.779 seconds; current allocated memory: 286.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 287.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	21	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 287.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 287.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<10> >'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<ap_uint<10> >'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 288.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 288.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<int>'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<int>'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 288.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 288.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground_Pipeline_VITIS_LOOP_565_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1304_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation 8 bit ('b', C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1289->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
   b  constant 16363
   c  'bitconcatenate' operation 15 bit ('shl_ln1', C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1304->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
  DSP Expression: add_ln1304_1 = zext_ln1304 + zext_ln1302_2 * 16363
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1304) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation 8 bit ('g', C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1285->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
   b  constant 65429
   c  constant 32896
  DSP Expression: add_ln1304 = zext_ln1302_1 * 65429 + 32896
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1303_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation 8 bit ('g', C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1285->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
   b  constant 65451
   c  'add' operation 16 bit ('add_ln1303', C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1303->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
  DSP Expression: add_ln1303_1 = add_ln1303 + zext_ln1302_1 * 65451
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1303) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation 8 bit ('r', C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1281->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
   b  constant 32725
   c  constant 32896
  DSP Expression: add_ln1303 = zext_ln1302 * 32725 + 32896
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1302_2) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation 8 bit ('b', C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1289->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
   b  constant 29
   c  'add' operation 16 bit ('add_ln1302_1', C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1302->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
  DSP Expression: add_ln1302_2 = zext_ln1302_6 + zext_ln1302_3 * 29
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1302_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation 8 bit ('g', C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1285->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
   b  constant 150
   c  'add' operation 15 bit ('add_ln1302', C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1302->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
  DSP Expression: add_ln1302_1 = zext_ln1302_1 * 150 + zext_ln1302_5
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1302) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation 8 bit ('r', C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1281->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
   b  constant 77
   c  constant 4224
  DSP Expression: add_ln1302 = zext_ln1302 * 77 + 4224
INFO: [HLS 200-486] Changing DSP latency (root=add34_i) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'call' operation 16 bit ('tmp_s', C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1347->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:657) to 'reg<int>'
   b  wire read operation ('ZplateHorContDelta_val_read') on port 'ZplateHorContDelta_val'
   c  'add' operation 16 bit ('tmp31')
  DSP Expression: add34_i = tmp31 + tmp_s * ZplateHorContDelta_val_read
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant 131071
   b  'load' operation 16 bit ('x', C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565) on local variable 'x', C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1734->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721
   d  'load' operation 16 bit ('x', C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565) on local variable 'x', C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1734->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721
  DSP Expression: mul_ln1347 = (zext_ln1347 + 131071) * zext_ln1347
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 32	0	15	677	34	2.3	3	2.2	3	9	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_565_2'.
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 9 to 18 with current asap = 9, alap = 18
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 1 to 12 with current asap = 1, alap = 12
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 1 to 12 with current asap = 1, alap = 12
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 12 with current asap = 0, alap = 12
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 22, loop 'VITIS_LOOP_565_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.1 seconds; current allocated memory: 301.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 301.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 8	0	0	97	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.748 seconds; current allocated memory: 301.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 301.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgForeground_Pipeline_VITIS_LOOP_774_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 7	0	7	112	17	2.4	5	2.1	3	8	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_774_2'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_774_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.662 seconds; current allocated memory: 302.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 302.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 4	0	0	42	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.626 seconds; current allocated memory: 302.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 302.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	47	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_981_2'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_981_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.667 seconds; current allocated memory: 302.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 302.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	27	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.601 seconds; current allocated memory: 302.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 302.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpgHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	26	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_MultiPixStream2AXIvideo_U0 (from entry_proc_U0 to MultiPixStream2AXIvideo_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.704 seconds; current allocated memory: 303.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 303.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	40	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.687 seconds; current allocated memory: 304.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 305.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reg_unsigned_short_s' pipeline 'reg<unsigned short>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 306.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 307.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reg_ap_uint_10_s' pipeline 'reg<ap_uint<10> >' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 308.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reg_int_s' pipeline 'reg<int>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 308.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground_Pipeline_VITIS_LOOP_565_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'xBar_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVDelta' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vHatch' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rSerie' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'gSerie' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bSerie' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgBackground_Pipeline_VITIS_LOOP_565_2' pipeline 'VITIS_LOOP_565_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16ns_1s_16ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_5ns_16ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6s_15ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7ns_13ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_15ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8s_16s_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_13ns_23_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_20s_9ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_16_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_9_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_11ns_3ns_2_15_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground_Pipeline_VITIS_LOOP_565_2'.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.591 seconds; current allocated memory: 318.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampStart' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdata' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vBarSel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_5_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.644 seconds; current allocated memory: 334.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground_Pipeline_VITIS_LOOP_774_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vDir' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hDir' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgForeground_Pipeline_VITIS_LOOP_774_2' pipeline 'VITIS_LOOP_774_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground_Pipeline_VITIS_LOOP_774_2'.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.342 seconds; current allocated memory: 335.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'boxHCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'boxVCoord' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 337.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'sparsemux_7_2_9_1_1' is changed to 'sparsemux_7_2_9_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'sparsemux_7_2_8_1_1' is changed to 'sparsemux_7_2_8_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_9_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 340.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fidStored' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 341.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpgHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpgHlsDataFlow'.
INFO: [RTMG 210-285] Implementing FIFO 'field_id_val8_c_U(design_1_v_tpg_0_1_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fid_in_val9_c_U(design_1_v_tpg_0_1_fifo_w1_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayId_val11_c_U(design_1_v_tpg_0_1_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'maskId_val12_c_U(design_1_v_tpg_0_1_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'crossHairX_val18_c_U(design_1_v_tpg_0_1_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'crossHairY_val19_c_U(design_1_v_tpg_0_1_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'boxSize_val24_c_U(design_1_v_tpg_0_1_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'boxColorR_val25_c_U(design_1_v_tpg_0_1_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'boxColorG_val26_c_U(design_1_v_tpg_0_1_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'boxColorB_val27_c_U(design_1_v_tpg_0_1_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndYUV_U(design_1_v_tpg_0_1_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_val4_c3_U(design_1_v_tpg_0_1_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_val7_c4_U(design_1_v_tpg_0_1_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'motionSpeed_val14_c_U(design_1_v_tpg_0_1_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'colorFormat_val17_c5_U(design_1_v_tpg_0_1_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_U(design_1_v_tpg_0_1_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_val4_c_U(design_1_v_tpg_0_1_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_val7_c_U(design_1_v_tpg_0_1_fifo_w13_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'colorFormat_val17_c_U(design_1_v_tpg_0_1_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tpgForeground_U0_U(design_1_v_tpg_0_1_start_for_tpgForeground_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2AXIvideo_U0_U(design_1_v_tpg_0_1_start_for_MultiPixStream2AXIvideo_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.622 seconds; current allocated memory: 344.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/field_id' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bckgndId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ovrlayId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/maskId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/motionSpeed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/colorFormat' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairX' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairY' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContDelta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContDelta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxSize' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorG' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpDynamicRange' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpYUVCoef' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bck_motion_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'fid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'v_tpg' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 's' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'height', 'width', 'bckgndId', 'ovrlayId', 'maskId', 'motionSpeed', 'colorFormat', 'crossHairX', 'crossHairY', 'ZplateHorContStart', 'ZplateHorContDelta', 'ZplateVerContStart', 'ZplateVerContDelta', 'boxSize', 'boxColorR', 'boxColorG', 'boxColorB', 'dpDynamicRange', 'dpYUVCoef', 'field_id', 'bck_motion_en' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.998 seconds; current allocated memory: 346.660 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.274 seconds; current allocated memory: 350.328 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.1 seconds; current allocated memory: 362.871 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_tpg with prefix design_1_v_tpg_0_1_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_tpg with prefix design_1_v_tpg_0_1_.
INFO: [HLS 200-789] **** Estimated Fmax: 137.59 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:20; Allocated memory: 240.938 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Nov 26 12:32:02 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/sol_data.json outdir=C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/impl/ip srcdir=C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/impl/ip/misc
INFO: Copied 103 verilog file(s) to C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/impl/ip/hdl/verilog
INFO: Copied 70 vhdl file(s) to C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/impl/ip/drivers
ipx::create_core: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 507.945 ; gain = 193.426
INFO: Import ports from HDL: C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/impl/ip/hdl/vhdl/design_1_v_tpg_0_1_v_tpg.vhd (design_1_v_tpg_0_1_v_tpg)
INFO: Add axi4lite interface s_axi_CTRL
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: Add data interface fid_in
INFO: Add axi4stream interface m_axis_video
INFO: Add data interface fid
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/impl/ip/component.xml
INFO: Created IP archive C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/impl/ip/xilinx_com_ip_v_tpg_8_2.zip
INFO: [Common 17-206] Exiting Vivado at Tue Nov 26 12:32:14 2024...
INFO: [HLS 200-802] Generated output file prj/sol/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:18; Allocated memory: 6.855 MB.
INFO: [HLS 200-112] Total CPU user time: 20 seconds. Total CPU system time: 6 seconds. Total elapsed time: 102.614 seconds; peak allocated memory: 371.609 MB.
compile_c: Time (s): cpu = 00:00:00 ; elapsed = 00:01:45 . Memory (MB): peak = 528.879 ; gain = 0.000
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_tpg_0_1
Command: synth_design -top design_1_v_tpg_0_1 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23900
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1408.477 ; gain = 446.215
---------------------------------------------------------------------------------
WARNING: [Synth 8-8943] 'design_1_v_tpg_0_1_v_tpg' is not compiled in library 'v_tpg_v8_2_5' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/synth/design_1_v_tpg_0_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/synth/design_1_v_tpg_0_1.vhd:95]
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_v_tpg' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_v_tpg.vhd:11' bound to instance 'U0' of component 'design_1_v_tpg_0_1_v_tpg' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/synth/design_1_v_tpg_0_1.vhd:181]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_v_tpg' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_v_tpg.vhd:50]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_v_tpgHlsDataFlow' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_v_tpgHlsDataFlow.vhd:11' bound to instance 'grp_v_tpgHlsDataFlow_fu_439' of component 'design_1_v_tpg_0_1_v_tpgHlsDataFlow' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_v_tpg.vhd:357]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_v_tpgHlsDataFlow' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_v_tpgHlsDataFlow.vhd:78]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_entry_proc' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_entry_proc.vhd:11' bound to instance 'entry_proc_U0' of component 'design_1_v_tpg_0_1_entry_proc' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_v_tpgHlsDataFlow.vhd:743]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_entry_proc' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_entry_proc.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_entry_proc' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_entry_proc.vhd:86]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground.vhd:11' bound to instance 'tpgBackground_U0' of component 'design_1_v_tpg_0_1_tpgBackground' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_v_tpgHlsDataFlow.vhd:816]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground.vhd:60]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:11' bound to instance 'grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground.vhd:439]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:141]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R.vhd:10' bound to instance 'redYuv_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2160]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R.vhd:10' bound to instance 'grnYuv_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2172]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R.vhd:10' bound to instance 'bluYuv_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2184]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R.vhd:10' bound to instance 'blkYuv_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2196]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R.vhd:10' bound to instance 'whiYuv_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2208]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R.vhd:10' bound to instance 'tpgBarSelRgb_r_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2220]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R.vhd:10' bound to instance 'tpgBarSelYuv_y_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2232]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R.vhd:10' bound to instance 'tpgBarSelRgb_g_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2244]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R.vhd:10' bound to instance 'tpgBarSelYuv_u_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2256]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R.vhd:10' bound to instance 'tpgBarSelYuv_v_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2268]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R.vhd:10' bound to instance 'tpgBarSelRgb_b_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2280]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 2048 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R.vhd:10' bound to instance 'tpgSinTableArray_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2292]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R.vhd:10' bound to instance 'tpgTartanBarArray_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2304]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R.vhd:10' bound to instance 'whiYuv_1_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2316]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R.vhd:10' bound to instance 'blkYuv_1_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2328]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 683 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.vhd:10' bound to instance 'tpgSinTableArray_9bit_0_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2340]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.vhd:36]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 683 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.vhd:10' bound to instance 'tpgSinTableArray_9bit_1_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2358]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.vhd:36]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 683 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.vhd:10' bound to instance 'tpgSinTableArray_9bit_2_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2376]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.vhd:36]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R.vhd:10' bound to instance 'tpgCheckerBoardArray_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2394]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R.vhd:10' bound to instance 'DPtpgBarSelRgb_VESA_r_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2406]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R.vhd:10' bound to instance 'DPtpgBarSelRgb_VESA_g_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2418]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R.vhd:10' bound to instance 'DPtpgBarSelRgb_VESA_b_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2430]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R.vhd:10' bound to instance 'DPtpgBarArray_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2442]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.vhd:10' bound to instance 'DPtpgBarSelRgb_CEA_r_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2454]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.vhd:10' bound to instance 'DPtpgBarSelRgb_CEA_g_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2466]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.vhd:10' bound to instance 'DPtpgBarSelRgb_CEA_b_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2478]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.vhd:10' bound to instance 'DPtpgBarSelYuv_601_y_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2490]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.vhd:10' bound to instance 'DPtpgBarSelYuv_601_v_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2502]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.vhd:10' bound to instance 'DPtpgBarSelYuv_601_u_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2514]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.vhd:10' bound to instance 'DPtpgBarSelYuv_709_y_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2526]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.vhd:10' bound to instance 'DPtpgBarSelYuv_709_v_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2538]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.vhd:10' bound to instance 'DPtpgBarSelYuv_709_u_U' of component 'design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2550]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_reg_ap_uint_10_s' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_reg_ap_uint_10_s.vhd:11' bound to instance 'grp_reg_ap_uint_10_s_fu_1988' of component 'design_1_v_tpg_0_1_reg_ap_uint_10_s' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2562]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_reg_ap_uint_10_s' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_reg_ap_uint_10_s.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_reg_ap_uint_10_s' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_reg_ap_uint_10_s.vhd:25]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_reg_int_s' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_reg_int_s.vhd:11' bound to instance 'grp_reg_int_s_fu_2088' of component 'design_1_v_tpg_0_1_reg_int_s' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2574]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_reg_int_s' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_reg_int_s.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_reg_int_s' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_reg_int_s.vhd:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 15 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1.vhd:86' bound to instance 'urem_11ns_3ns_2_15_1_U24' of component 'design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2586]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1.vhd:102]
	Parameter in0_WIDTH bound to: 11 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1_divider' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1.vhd:10' bound to instance 'design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1_divider_u' of component 'design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1_divider' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1.vhd:127]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1_divider' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1_divider' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1.vhd:102]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 15 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1.vhd:86' bound to instance 'urem_11ns_3ns_2_15_1_U25' of component 'design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2601]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 15 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1.vhd:86' bound to instance 'urem_11ns_3ns_2_15_1_U26' of component 'design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2616]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_mul_11ns_13ns_23_1_1' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mul_11ns_13ns_23_1_1.vhd:7' bound to instance 'mul_11ns_13ns_23_1_1_U27' of component 'design_1_v_tpg_0_1_mul_11ns_13ns_23_1_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2631]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mul_11ns_13ns_23_1_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mul_11ns_13ns_23_1_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mul_11ns_13ns_23_1_1' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mul_11ns_13ns_23_1_1.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_mul_11ns_13ns_23_1_1' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mul_11ns_13ns_23_1_1.vhd:7' bound to instance 'mul_11ns_13ns_23_1_1_U28' of component 'design_1_v_tpg_0_1_mul_11ns_13ns_23_1_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2643]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_mul_11ns_13ns_23_1_1' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mul_11ns_13ns_23_1_1.vhd:7' bound to instance 'mul_11ns_13ns_23_1_1_U29' of component 'design_1_v_tpg_0_1_mul_11ns_13ns_23_1_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2655]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 2'b00 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter CASE1 bound to: 2'b01 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter CASE2 bound to: 2'b10 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter def_WIDTH bound to: 9 - type: integer 
	Parameter sel_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_sparsemux_7_2_9_1_1' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_sparsemux_7_2_9_1_1.vhd:12' bound to instance 'sparsemux_7_2_9_1_1_U30' of component 'design_1_v_tpg_0_1_sparsemux_7_2_9_1_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2667]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_sparsemux_7_2_9_1_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_sparsemux_7_2_9_1_1.vhd:49]
WARNING: [Synth 8-614] signal 'def' is read in the process but is not in the sensitivity list [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_sparsemux_7_2_9_1_1.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_sparsemux_7_2_9_1_1' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_sparsemux_7_2_9_1_1.vhd:49]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 2'b00 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter CASE1 bound to: 2'b01 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter CASE2 bound to: 2'b10 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter def_WIDTH bound to: 9 - type: integer 
	Parameter sel_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_sparsemux_7_2_9_1_1' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_sparsemux_7_2_9_1_1.vhd:12' bound to instance 'sparsemux_7_2_9_1_1_U31' of component 'design_1_v_tpg_0_1_sparsemux_7_2_9_1_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2688]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 2'b00 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter CASE1 bound to: 2'b01 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter CASE2 bound to: 2'b10 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter def_WIDTH bound to: 9 - type: integer 
	Parameter sel_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_sparsemux_7_2_9_1_1' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_sparsemux_7_2_9_1_1.vhd:12' bound to instance 'sparsemux_7_2_9_1_1_U32' of component 'design_1_v_tpg_0_1_sparsemux_7_2_9_1_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2709]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_mul_20s_9ns_28_1_1' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mul_20s_9ns_28_1_1.vhd:7' bound to instance 'mul_20s_9ns_28_1_1_U33' of component 'design_1_v_tpg_0_1_mul_20s_9ns_28_1_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2730]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mul_20s_9ns_28_1_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mul_20s_9ns_28_1_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mul_20s_9ns_28_1_1' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mul_20s_9ns_28_1_1.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 16'b0000000000000000 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter CASE1 bound to: 16'b0000000000000001 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter CASE2 bound to: 16'b0000000000000010 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter def_WIDTH bound to: 8 - type: integer 
	Parameter sel_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_sparsemux_7_16_8_1_1' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_sparsemux_7_16_8_1_1.vhd:12' bound to instance 'sparsemux_7_16_8_1_1_U34' of component 'design_1_v_tpg_0_1_sparsemux_7_16_8_1_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2742]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_sparsemux_7_16_8_1_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_sparsemux_7_16_8_1_1.vhd:49]
WARNING: [Synth 8-614] signal 'def' is read in the process but is not in the sensitivity list [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_sparsemux_7_16_8_1_1.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_sparsemux_7_16_8_1_1' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_sparsemux_7_16_8_1_1.vhd:49]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 16'b0000000000000000 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter CASE1 bound to: 16'b0000000000000001 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter CASE2 bound to: 16'b0000000000000010 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter def_WIDTH bound to: 8 - type: integer 
	Parameter sel_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_sparsemux_7_16_8_1_1' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_sparsemux_7_16_8_1_1.vhd:12' bound to instance 'sparsemux_7_16_8_1_1_U35' of component 'design_1_v_tpg_0_1_sparsemux_7_16_8_1_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2763]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 16'b0000000000000000 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter CASE1 bound to: 16'b0000000000000001 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter CASE2 bound to: 16'b0000000000000010 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter def_WIDTH bound to: 8 - type: integer 
	Parameter sel_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_sparsemux_7_16_8_1_1' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_sparsemux_7_16_8_1_1.vhd:12' bound to instance 'sparsemux_7_16_8_1_1_U36' of component 'design_1_v_tpg_0_1_sparsemux_7_16_8_1_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2784]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 2'b10 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter CASE1 bound to: 2'b01 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter CASE2 bound to: 2'b00 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter def_WIDTH bound to: 8 - type: integer 
	Parameter sel_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_sparsemux_7_2_8_1_1' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_sparsemux_7_2_8_1_1.vhd:12' bound to instance 'sparsemux_7_2_8_1_1_U37' of component 'design_1_v_tpg_0_1_sparsemux_7_2_8_1_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2805]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_sparsemux_7_2_8_1_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_sparsemux_7_2_8_1_1.vhd:49]
WARNING: [Synth 8-614] signal 'def' is read in the process but is not in the sensitivity list [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_sparsemux_7_2_8_1_1.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_sparsemux_7_2_8_1_1' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_sparsemux_7_2_8_1_1.vhd:49]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 2'b10 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter CASE1 bound to: 2'b01 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter CASE2 bound to: 2'b00 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter def_WIDTH bound to: 8 - type: integer 
	Parameter sel_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_sparsemux_7_2_8_1_1' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_sparsemux_7_2_8_1_1.vhd:12' bound to instance 'sparsemux_7_2_8_1_1_U38' of component 'design_1_v_tpg_0_1_sparsemux_7_2_8_1_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2826]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 2'b10 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter CASE1 bound to: 2'b01 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter CASE2 bound to: 2'b00 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter def_WIDTH bound to: 8 - type: integer 
	Parameter sel_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_sparsemux_7_2_8_1_1' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_sparsemux_7_2_8_1_1.vhd:12' bound to instance 'sparsemux_7_2_8_1_1_U39' of component 'design_1_v_tpg_0_1_sparsemux_7_2_8_1_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2847]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1.vhd:65' bound to instance 'am_addmul_16ns_1s_16ns_17_4_1_U40' of component 'design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2868]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1.vhd:85]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1.vhd:15' bound to instance 'design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U' of component 'design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1.vhd:100]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1.vhd:85]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1.vhd:66' bound to instance 'mac_muladd_16s_16s_16ns_16_4_1_U41' of component 'design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2885]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1.vhd:86]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1.vhd:14' bound to instance 'design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U' of component 'design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1.vhd:103]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1.vhd:86]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1.vhd:66' bound to instance 'mac_muladd_8ns_7ns_13ns_15_4_1_U42' of component 'design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2902]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1.vhd:86]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_0' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1.vhd:14' bound to instance 'design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_0_U' of component 'design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_0' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1.vhd:103]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_0' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_0' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1.vhd:86]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1.vhd:66' bound to instance 'mac_muladd_8ns_7s_16s_16_4_1_U43' of component 'design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2919]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1.vhd:86]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1_DSP48_0' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1.vhd:14' bound to instance 'design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1_DSP48_0_U' of component 'design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1_DSP48_0' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1.vhd:103]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1_DSP48_0' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1_DSP48_0' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1.vhd:86]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1.vhd:66' bound to instance 'mac_muladd_8ns_8s_16s_16_4_1_U44' of component 'design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2936]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1.vhd:86]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1.vhd:14' bound to instance 'design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0_U' of component 'design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1.vhd:103]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1.vhd:86]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1.vhd:66' bound to instance 'mac_muladd_8ns_6s_15ns_16_4_1_U45' of component 'design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2953]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1.vhd:86]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_0' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1.vhd:14' bound to instance 'design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_0_U' of component 'design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_0' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1.vhd:103]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_0' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_0' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1.vhd:86]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1.vhd:66' bound to instance 'mac_muladd_8ns_8ns_15ns_16_4_1_U46' of component 'design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2970]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1.vhd:86]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_0' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1.vhd:14' bound to instance 'design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_0_U' of component 'design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_0' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1.vhd:103]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_0' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_0' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1.vhd:86]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1.vhd:66' bound to instance 'mac_muladd_8ns_8s_16s_16_4_1_U47' of component 'design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:2987]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1.vhd:66' bound to instance 'mac_muladd_8ns_5ns_16ns_17_4_1_U48' of component 'design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:3004]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1.vhd:86]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_0' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1.vhd:14' bound to instance 'design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_0_U' of component 'design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_0' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1.vhd:103]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_0' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_0' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1.vhd:86]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_flow_control_loop_pipe_sequential_init' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'design_1_v_tpg_0_1_flow_control_loop_pipe_sequential_init' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:3021]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_flow_control_loop_pipe_sequential_init' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_flow_control_loop_pipe_sequential_init.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_flow_control_loop_pipe_sequential_init.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgBackground' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground.vhd:60]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgForeground' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgForeground.vhd:11' bound to instance 'tpgForeground_U0' of component 'design_1_v_tpg_0_1_tpgForeground' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_v_tpgHlsDataFlow.vhd:863]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgForeground' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgForeground.vhd:108]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2.vhd:11' bound to instance 'grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220' of component 'design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgForeground.vhd:300]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2.vhd:62]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R.vhd:10' bound to instance 'whiYuv_2_U' of component 'design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2.vhd:252]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_flow_control_loop_pipe_sequential_init' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'design_1_v_tpg_0_1_flow_control_loop_pipe_sequential_init' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_tpgForeground' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgForeground.vhd:108]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_MultiPixStream2AXIvideo' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_MultiPixStream2AXIvideo.vhd:11' bound to instance 'MultiPixStream2AXIvideo_U0' of component 'design_1_v_tpg_0_1_MultiPixStream2AXIvideo' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_v_tpgHlsDataFlow.vhd:958]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_MultiPixStream2AXIvideo.vhd:64]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.vhd:11' bound to instance 'grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171' of component 'design_1_v_tpg_0_1_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_MultiPixStream2AXIvideo.vhd:204]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.vhd:52]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 2'b10 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter CASE1 bound to: 2'b01 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter CASE2 bound to: 2'b00 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter def_WIDTH bound to: 9 - type: integer 
	Parameter sel_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_sparsemux_7_2_9_1_1_x' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_sparsemux_7_2_9_1_1_x.vhd:12' bound to instance 'sparsemux_7_2_9_1_1_x_U223' of component 'design_1_v_tpg_0_1_sparsemux_7_2_9_1_1_x' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.vhd:213]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_sparsemux_7_2_9_1_1_x' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_sparsemux_7_2_9_1_1_x.vhd:49]
WARNING: [Synth 8-614] signal 'def' is read in the process but is not in the sensitivity list [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_sparsemux_7_2_9_1_1_x.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_sparsemux_7_2_9_1_1_x' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_sparsemux_7_2_9_1_1_x.vhd:49]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 2'b10 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter CASE1 bound to: 2'b01 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter CASE2 bound to: 2'b00 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter def_WIDTH bound to: 8 - type: integer 
	Parameter sel_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_sparsemux_7_2_8_1_1_x' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_sparsemux_7_2_8_1_1_x.vhd:12' bound to instance 'sparsemux_7_2_8_1_1_x_U224' of component 'design_1_v_tpg_0_1_sparsemux_7_2_8_1_1_x' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.vhd:234]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_sparsemux_7_2_8_1_1_x' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_sparsemux_7_2_8_1_1_x.vhd:49]
WARNING: [Synth 8-614] signal 'def' is read in the process but is not in the sensitivity list [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_sparsemux_7_2_8_1_1_x.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_sparsemux_7_2_8_1_1_x' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_sparsemux_7_2_8_1_1_x.vhd:49]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 2'b10 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter CASE1 bound to: 2'b01 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter CASE2 bound to: 2'b00 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter def_WIDTH bound to: 8 - type: integer 
	Parameter sel_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_sparsemux_7_2_8_1_1_x' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_sparsemux_7_2_8_1_1_x.vhd:12' bound to instance 'sparsemux_7_2_8_1_1_x_U225' of component 'design_1_v_tpg_0_1_sparsemux_7_2_8_1_1_x' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_MultiPixStream2AXIvideo.vhd:64]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_fifo_w16_d4_S' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w16_d4_S.vhd:13' bound to instance 'field_id_val8_c_U' of component 'design_1_v_tpg_0_1_fifo_w16_d4_S' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_v_tpgHlsDataFlow.vhd:1009]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w16_d4_S' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w16_d4_S.vhd:40]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_fifo_w16_d4_S_ShiftReg' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w16_d4_S.vhd:166' bound to instance 'U_design_1_v_tpg_0_1_fifo_w16_d4_S_ShiftReg' of component 'design_1_v_tpg_0_1_fifo_w16_d4_S_ShiftReg' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w16_d4_S.vhd:69]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w16_d4_S_ShiftReg' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w16_d4_S.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w16_d4_S_ShiftReg' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w16_d4_S.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w16_d4_S' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w16_d4_S.vhd:40]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_fifo_w1_d4_S' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w1_d4_S.vhd:13' bound to instance 'fid_in_val9_c_U' of component 'design_1_v_tpg_0_1_fifo_w1_d4_S' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_v_tpgHlsDataFlow.vhd:1024]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w1_d4_S' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w1_d4_S.vhd:40]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_fifo_w1_d4_S_ShiftReg' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w1_d4_S.vhd:166' bound to instance 'U_design_1_v_tpg_0_1_fifo_w1_d4_S_ShiftReg' of component 'design_1_v_tpg_0_1_fifo_w1_d4_S_ShiftReg' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w1_d4_S.vhd:69]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w1_d4_S_ShiftReg' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w1_d4_S.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w1_d4_S_ShiftReg' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w1_d4_S.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w1_d4_S' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w1_d4_S.vhd:40]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_fifo_w8_d3_S' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w8_d3_S.vhd:13' bound to instance 'ovrlayId_val11_c_U' of component 'design_1_v_tpg_0_1_fifo_w8_d3_S' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_v_tpgHlsDataFlow.vhd:1039]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w8_d3_S' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w8_d3_S.vhd:40]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_fifo_w8_d3_S_ShiftReg' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w8_d3_S.vhd:166' bound to instance 'U_design_1_v_tpg_0_1_fifo_w8_d3_S_ShiftReg' of component 'design_1_v_tpg_0_1_fifo_w8_d3_S_ShiftReg' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w8_d3_S.vhd:69]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w8_d3_S_ShiftReg' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w8_d3_S.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w8_d3_S_ShiftReg' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w8_d3_S.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w8_d3_S' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w8_d3_S.vhd:40]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_fifo_w8_d3_S' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w8_d3_S.vhd:13' bound to instance 'maskId_val12_c_U' of component 'design_1_v_tpg_0_1_fifo_w8_d3_S' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_v_tpgHlsDataFlow.vhd:1054]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_fifo_w16_d3_S' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w16_d3_S.vhd:13' bound to instance 'crossHairX_val18_c_U' of component 'design_1_v_tpg_0_1_fifo_w16_d3_S' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_v_tpgHlsDataFlow.vhd:1069]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w16_d3_S' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w16_d3_S.vhd:40]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_fifo_w16_d3_S_ShiftReg' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w16_d3_S.vhd:166' bound to instance 'U_design_1_v_tpg_0_1_fifo_w16_d3_S_ShiftReg' of component 'design_1_v_tpg_0_1_fifo_w16_d3_S_ShiftReg' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w16_d3_S.vhd:69]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w16_d3_S_ShiftReg' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w16_d3_S.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w16_d3_S_ShiftReg' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w16_d3_S.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w16_d3_S' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w16_d3_S.vhd:40]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_fifo_w16_d3_S' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w16_d3_S.vhd:13' bound to instance 'crossHairY_val19_c_U' of component 'design_1_v_tpg_0_1_fifo_w16_d3_S' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_v_tpgHlsDataFlow.vhd:1084]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_fifo_w16_d3_S' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w16_d3_S.vhd:13' bound to instance 'boxSize_val24_c_U' of component 'design_1_v_tpg_0_1_fifo_w16_d3_S' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_v_tpgHlsDataFlow.vhd:1099]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_fifo_w8_d3_S' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w8_d3_S.vhd:13' bound to instance 'boxColorR_val25_c_U' of component 'design_1_v_tpg_0_1_fifo_w8_d3_S' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_v_tpgHlsDataFlow.vhd:1114]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_fifo_w8_d3_S' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w8_d3_S.vhd:13' bound to instance 'boxColorG_val26_c_U' of component 'design_1_v_tpg_0_1_fifo_w8_d3_S' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_v_tpgHlsDataFlow.vhd:1129]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_fifo_w8_d3_S' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w8_d3_S.vhd:13' bound to instance 'boxColorB_val27_c_U' of component 'design_1_v_tpg_0_1_fifo_w8_d3_S' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_v_tpgHlsDataFlow.vhd:1144]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_fifo_w24_d16_S' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w24_d16_S.vhd:13' bound to instance 'bckgndYUV_U' of component 'design_1_v_tpg_0_1_fifo_w24_d16_S' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_v_tpgHlsDataFlow.vhd:1159]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w24_d16_S' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w24_d16_S.vhd:40]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_fifo_w24_d16_S_ShiftReg' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w24_d16_S.vhd:166' bound to instance 'U_design_1_v_tpg_0_1_fifo_w24_d16_S_ShiftReg' of component 'design_1_v_tpg_0_1_fifo_w24_d16_S_ShiftReg' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w24_d16_S.vhd:69]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w24_d16_S_ShiftReg' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w24_d16_S.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w24_d16_S_ShiftReg' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w24_d16_S.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w24_d16_S' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w24_d16_S.vhd:40]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1_fifo_w16_d2_S' declared at 'c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w16_d2_S.vhd:13' bound to instance 'height_val4_c3_U' of component 'design_1_v_tpg_0_1_fifo_w16_d2_S' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_v_tpgHlsDataFlow.vhd:1174]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w16_d2_S' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w16_d2_S.vhd:40]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w16_d2_S_ShiftReg' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w16_d2_S.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w16_d2_S_ShiftReg' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w16_d2_S.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w16_d2_S' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w16_d2_S.vhd:40]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w8_d2_S' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w8_d2_S.vhd:40]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w8_d2_S_ShiftReg' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w8_d2_S.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w8_d2_S_ShiftReg' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w8_d2_S.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w8_d2_S' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w8_d2_S.vhd:40]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w12_d2_S' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w12_d2_S.vhd:40]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w12_d2_S_ShiftReg' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w12_d2_S.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w12_d2_S_ShiftReg' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w12_d2_S.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w12_d2_S' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w12_d2_S.vhd:40]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w13_d2_S' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w13_d2_S.vhd:40]
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w13_d2_S_ShiftReg' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w13_d2_S.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w13_d2_S_ShiftReg' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w13_d2_S.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_fifo_w13_d2_S' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_fifo_w13_d2_S.vhd:40]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_start_for_tpgForeground_U0' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_start_for_tpgForeground_U0.vhd:38]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_start_for_tpgForeground_U0_ShiftReg' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_start_for_tpgForeground_U0.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_start_for_tpgForeground_U0_ShiftReg' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_start_for_tpgForeground_U0.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_start_for_tpgForeground_U0' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_start_for_tpgForeground_U0.vhd:38]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_start_for_MultiPixStream2AXIvideo_U0' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_start_for_MultiPixStream2AXIvideo_U0.vhd:38]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_start_for_MultiPixStream2AXIvideo_U0_ShiftReg' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_start_for_MultiPixStream2AXIvideo_U0.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_start_for_MultiPixStream2AXIvideo_U0_ShiftReg' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_start_for_MultiPixStream2AXIvideo_U0.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_start_for_MultiPixStream2AXIvideo_U0' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_start_for_MultiPixStream2AXIvideo_U0.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_v_tpgHlsDataFlow' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_v_tpgHlsDataFlow.vhd:78]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_reg_unsigned_short_s' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_reg_unsigned_short_s.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_reg_unsigned_short_s' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_reg_unsigned_short_s.vhd:24]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_CTRL_s_axi' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_CTRL_s_axi.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_CTRL_s_axi' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_CTRL_s_axi.vhd:174]
	Parameter DataWidth bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_regslice_both' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_regslice_both.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_regslice_both' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_regslice_both.vhd:30]
	Parameter DataWidth bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_regslice_both__parameterized0' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_regslice_both.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_regslice_both__parameterized0' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_regslice_both.vhd:30]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_regslice_both__parameterized1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_regslice_both.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_regslice_both__parameterized1' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_regslice_both.vhd:30]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_1_v_tpg' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_v_tpg.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/synth/design_1_v_tpg_0_1.vhd:95]
WARNING: [Synth 8-6014] Unused sequential element run_proc[10].divisor_tmp_reg[11] was removed.  [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1.vhd:158]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred2884_state3_reg was removed.  [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:3838]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred2476_state18_reg was removed.  [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2.vhd:4013]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred293_state3_reg was removed.  [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2.vhd:524]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_CTRL_s_axi.vhd:514]
WARNING: [Synth 8-7129] Port AWADDR[1] in module xil_defaultlib_design_1_v_tpg_0_1_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module xil_defaultlib_design_1_v_tpg_0_1_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module xil_defaultlib_design_1_v_tpg_0_1_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module xil_defaultlib_design_1_v_tpg_0_1_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module xil_defaultlib_design_1_v_tpg_0_1_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module xil_defaultlib_design_1_v_tpg_0_1_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module xil_defaultlib_design_1_v_tpg_0_1_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module xil_defaultlib_design_1_v_tpg_0_1_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module xil_defaultlib_design_1_v_tpg_0_1_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module xil_defaultlib_design_1_v_tpg_0_1_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module xil_defaultlib_design_1_v_tpg_0_1_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module xil_defaultlib_design_1_v_tpg_0_1_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module xil_defaultlib_design_1_v_tpg_0_1_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module xil_defaultlib_design_1_v_tpg_0_1_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module xil_defaultlib_design_1_v_tpg_0_1_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module xil_defaultlib_design_1_v_tpg_0_1_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module xil_defaultlib_design_1_v_tpg_0_1_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module xil_defaultlib_design_1_v_tpg_0_1_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module xil_defaultlib_design_1_v_tpg_0_1_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module xil_defaultlib_design_1_v_tpg_0_1_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module xil_defaultlib_design_1_v_tpg_0_1_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module xil_defaultlib_design_1_v_tpg_0_1_fifo_w13_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module xil_defaultlib_design_1_v_tpg_0_1_fifo_w12_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module xil_defaultlib_design_1_v_tpg_0_1_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[4] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[3] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[2] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[1] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[0] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[4] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[3] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[2] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[1] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[0] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[4] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[3] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[2] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[1] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[0] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[4] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[3] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[2] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[1] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[0] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height_val4_num_data_valid[2] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height_val4_num_data_valid[1] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height_val4_num_data_valid[0] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height_val4_fifo_cap[2] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height_val4_fifo_cap[1] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height_val4_fifo_cap[0] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width_val7_num_data_valid[2] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width_val7_num_data_valid[1] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width_val7_num_data_valid[0] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width_val7_fifo_cap[2] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width_val7_fifo_cap[1] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width_val7_fifo_cap[0] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port colorFormat_val17_num_data_valid[2] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port colorFormat_val17_num_data_valid[1] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port colorFormat_val17_num_data_valid[0] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port colorFormat_val17_fifo_cap[2] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port colorFormat_val17_fifo_cap[1] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port colorFormat_val17_fifo_cap[0] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port fid_in_val9_num_data_valid[2] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port fid_in_val9_num_data_valid[1] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port fid_in_val9_num_data_valid[0] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port fid_in_val9_fifo_cap[2] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port fid_in_val9_fifo_cap[1] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port fid_in_val9_fifo_cap[0] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port field_id_val8_num_data_valid[2] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port field_id_val8_num_data_valid[1] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port field_id_val8_num_data_valid[0] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port field_id_val8_fifo_cap[2] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port field_id_val8_fifo_cap[1] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port field_id_val8_fifo_cap[0] in module xil_defaultlib_design_1_v_tpg_0_1_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_done_int in module xil_defaultlib_design_1_v_tpg_0_1_flow_control_loop_pipe_sequential_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module xil_defaultlib_design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[4] in module xil_defaultlib_design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[3] in module xil_defaultlib_design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[2] in module xil_defaultlib_design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[1] in module xil_defaultlib_design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[0] in module xil_defaultlib_design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[4] in module xil_defaultlib_design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[3] in module xil_defaultlib_design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[2] in module xil_defaultlib_design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[1] in module xil_defaultlib_design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[0] in module xil_defaultlib_design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[4] in module xil_defaultlib_design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[3] in module xil_defaultlib_design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[2] in module xil_defaultlib_design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[1] in module xil_defaultlib_design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[0] in module xil_defaultlib_design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[4] in module xil_defaultlib_design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[3] in module xil_defaultlib_design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[2] in module xil_defaultlib_design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[1] in module xil_defaultlib_design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[0] in module xil_defaultlib_design_1_v_tpg_0_1_tpgForeground_Pipeline_VITIS_LOOP_774_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[4] in module xil_defaultlib_design_1_v_tpg_0_1_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[3] in module xil_defaultlib_design_1_v_tpg_0_1_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[2] in module xil_defaultlib_design_1_v_tpg_0_1_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[1] in module xil_defaultlib_design_1_v_tpg_0_1_tpgForeground is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1695.582 ; gain = 733.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1695.582 ; gain = 733.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1695.582 ; gain = 733.320
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1695.582 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/design_1_v_tpg_0_1_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/design_1_v_tpg_0_1_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/dont_touch.xdc]
Parsing XDC File [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/design_1_v_tpg_0_1.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/design_1_v_tpg_0_1.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1761.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.134 . Memory (MB): peak = 1764.383 ; gain = 2.930
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1764.383 ; gain = 802.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1764.383 ; gain = 802.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1764.383 ; gain = 802.121
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].remd_tmp_reg[11]' and it is trimmed from '11' to '2' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].dividend_tmp_reg[11]' and it is trimmed from '11' to '2' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[9].remd_tmp_reg[10]' and it is trimmed from '11' to '10' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '11' to '10' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '11' to '10' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '11' to '10' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '11' to '10' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '11' to '10' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '11' to '10' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '11' to '10' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '11' to '10' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '11' to '10' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '17' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1.vhd:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '16' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1.vhd:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1.vhd:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1.vhd:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '15' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1.vhd:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '15' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_reg_reg' and it is trimmed from '18' to '15' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1.vhd:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '25' to '15' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1.vhd:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '16' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1.vhd:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1.vhd:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1.vhd:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '16' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1.vhd:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1.vhd:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1.vhd:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '16' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1.vhd:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1.vhd:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1.vhd:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '16' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1.vhd:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1.vhd:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1.vhd:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '17' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1.vhd:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '17' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_reg_reg' and it is trimmed from '18' to '17' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1.vhd:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '25' to '17' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1.vhd:41]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'xil_defaultlib_design_1_v_tpg_0_1_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'xil_defaultlib_design_1_v_tpg_0_1_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'xil_defaultlib_design_1_v_tpg_0_1_regslice_both'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'xil_defaultlib_design_1_v_tpg_0_1_regslice_both__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'xil_defaultlib_design_1_v_tpg_0_1_regslice_both__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'xil_defaultlib_design_1_v_tpg_0_1_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'xil_defaultlib_design_1_v_tpg_0_1_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'xil_defaultlib_design_1_v_tpg_0_1_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'xil_defaultlib_design_1_v_tpg_0_1_regslice_both__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'xil_defaultlib_design_1_v_tpg_0_1_regslice_both__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1764.383 ; gain = 802.121
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/sparsemux_7_2_8_1_1_U37' (xil_defaultlib_design_1_v_tpg_0_1_sparsemux_7_2_8_1_1) to 'U0/grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/sparsemux_7_2_8_1_1_U38'
INFO: [Synth 8-223] decloning instance 'U0/grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/sparsemux_7_2_8_1_1_U37' (xil_defaultlib_design_1_v_tpg_0_1_sparsemux_7_2_8_1_1) to 'U0/grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/sparsemux_7_2_8_1_1_U39'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 4     
	   3 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 9     
	   3 Input   16 Bit       Adders := 4     
	   2 Input   14 Bit       Adders := 3     
	   3 Input   13 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 33    
	   2 Input   12 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 5     
	   3 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 6     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 23    
	   2 Input    2 Bit       Adders := 19    
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               32 Bit    Registers := 3     
	               28 Bit    Registers := 4     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 79    
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 87    
	               10 Bit    Registers := 42    
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 106   
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 65    
	                2 Bit    Registers := 174   
	                1 Bit    Registers := 488   
+---ROMs : 
	                    ROMs := 10    
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 23    
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 34    
	   4 Input   10 Bit        Muxes := 1     
	   4 Input    9 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 14    
	   9 Input    8 Bit        Muxes := 9     
	   2 Input    8 Bit        Muxes := 74    
	   2 Input    7 Bit        Muxes := 3     
	   9 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 6     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	  17 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 19    
	   3 Input    3 Bit        Muxes := 2     
	   9 Input    2 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 129   
	   3 Input    2 Bit        Muxes := 21    
	   4 Input    2 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 198   
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16ns_1s_16ns_17_4_1_U40/design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1.vhd:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16ns_1s_16ns_17_4_1_U40/design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16ns_1s_16ns_17_4_1_U40/design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/ad_reg_reg' and it is trimmed from '25' to '17' bits. [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/vhdl/design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1.vhd:43]
DSP Report: Generating DSP mac_muladd_8ns_8s_16s_16_4_1_U44/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0xffffffff8080)+(A2*(B:0x3ff95)')'.
DSP Report: register mac_muladd_8ns_8s_16s_16_4_1_U44/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U44/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_16_4_1_U44/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U44/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_16_4_1_U44/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U44/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_16_4_1_U44/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U44/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_16s_16_4_1_U44/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U44/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_16s_16_4_1_U44/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U44/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_6s_15ns_16_4_1_U45/design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3ffeb)')')'.
DSP Report: register mac_muladd_8ns_6s_15ns_16_4_1_U45/design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_6s_15ns_16_4_1_U45/design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_6s_15ns_16_4_1_U45/design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_6s_15ns_16_4_1_U45/design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_6s_15ns_16_4_1_U45/design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_6s_15ns_16_4_1_U45/design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_6s_15ns_16_4_1_U45/design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_6s_15ns_16_4_1_U45/design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_6s_15ns_16_4_1_U45/design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_6s_15ns_16_4_1_U45/design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_6s_15ns_16_4_1_U45/design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_6s_15ns_16_4_1_U45/design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_6s_15ns_16_4_1_U45/design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_6s_15ns_16_4_1_U45/design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16ns_1s_16ns_17_4_1_U40/design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+(A:0x3fffffff))*B2)'.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U40/design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U40/design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U40/design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U40/design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U40/design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U40/design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U40/design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U40/design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16ns_1s_16ns_17_4_1_U40/design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U40/design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16ns_1s_16ns_17_4_1_U40/design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U40/design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U41/design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U41/design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U41/design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_reg_int_s_fu_2088/d_read_reg_22_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U41/design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U41/design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U41/design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U41/design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U41/design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U41/design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U41/design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U41/design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U41/design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U41/design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U41/design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln1356_reg_5074_reg, operation Mode is: A''*(B:0xdd).
DSP Report: register mul_ln1356_reg_5074_reg is absorbed into DSP mul_ln1356_reg_5074_reg.
DSP Report: register tpgSinTableArray_U/q0_reg is absorbed into DSP mul_ln1356_reg_5074_reg.
DSP Report: register tpgSinTableArray_load_reg_5036_reg is absorbed into DSP mul_ln1356_reg_5074_reg.
DSP Report: operator mul_20s_9ns_28_1_1_U33/tmp_product is absorbed into DSP mul_ln1356_reg_5074_reg.
DSP Report: Generating DSP trunc_ln1356_reg_5080_reg, operation Mode is: A''*(B:0xdd).
DSP Report: register trunc_ln1356_reg_5080_reg is absorbed into DSP trunc_ln1356_reg_5080_reg.
DSP Report: register tpgSinTableArray_U/q0_reg is absorbed into DSP trunc_ln1356_reg_5080_reg.
DSP Report: register tpgSinTableArray_load_reg_5036_reg is absorbed into DSP trunc_ln1356_reg_5080_reg.
DSP Report: operator mul_20s_9ns_28_1_1_U33/tmp_product is absorbed into DSP trunc_ln1356_reg_5080_reg.
DSP Report: Generating DSP mac_muladd_8ns_7s_16s_16_4_1_U43/design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0xffffffff8080)+(A2*(B:0x3ffd5)')'.
DSP Report: register mac_muladd_8ns_7s_16s_16_4_1_U43/design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U43/design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_7s_16s_16_4_1_U43/design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U43/design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_7s_16s_16_4_1_U43/design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U43/design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_7s_16s_16_4_1_U43/design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U43/design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_7s_16s_16_4_1_U43/design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U43/design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_7s_16s_16_4_1_U43/design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U43/design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_16s_16_4_1_U47/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A2*(B:0x3ffab)')')'.
DSP Report: register mac_muladd_8ns_8s_16s_16_4_1_U47/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U47/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_15ns_16_4_1_U46/design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U47/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_16_4_1_U47/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U47/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_16_4_1_U47/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U47/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_16s_16_4_1_U47/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U47/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_16s_16_4_1_U47/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U47/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_7ns_13ns_15_4_1_U42/design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x1080)+(A2*(B:0x4d)')'.
DSP Report: register mac_muladd_8ns_7ns_13ns_15_4_1_U42/design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_7ns_13ns_15_4_1_U42/design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_7ns_13ns_15_4_1_U42/design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_7ns_13ns_15_4_1_U42/design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_7ns_13ns_15_4_1_U42/design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_7ns_13ns_15_4_1_U42/design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_7ns_13ns_15_4_1_U42/design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_7ns_13ns_15_4_1_U42/design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_7ns_13ns_15_4_1_U42/design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_7ns_13ns_15_4_1_U42/design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_7ns_13ns_15_4_1_U42/design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_7ns_13ns_15_4_1_U42/design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8ns_15ns_16_4_1_U46/design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x96)')')'.
DSP Report: register mac_muladd_8ns_8ns_15ns_16_4_1_U46/design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_15ns_16_4_1_U46/design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_15ns_16_4_1_U46/design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_15ns_16_4_1_U46/design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_15ns_16_4_1_U46/design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_15ns_16_4_1_U46/design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_15ns_16_4_1_U46/design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_15ns_16_4_1_U46/design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_15ns_16_4_1_U46/design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8ns_15ns_16_4_1_U46/design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_15ns_16_4_1_U46/design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8ns_15ns_16_4_1_U46/design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_5ns_16ns_17_4_1_U48/design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*(B:0x1d)')')'.
DSP Report: register mac_muladd_8ns_5ns_16ns_17_4_1_U48/design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_5ns_16ns_17_4_1_U48/design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_5ns_16ns_17_4_1_U48/design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_5ns_16ns_17_4_1_U48/design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_5ns_16ns_17_4_1_U48/design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_5ns_16ns_17_4_1_U48/design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_5ns_16ns_17_4_1_U48/design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_5ns_16ns_17_4_1_U48/design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_5ns_16ns_17_4_1_U48/design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_5ns_16ns_17_4_1_U48/design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_5ns_16ns_17_4_1_U48/design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_5ns_16ns_17_4_1_U48/design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_5ns_16ns_17_4_1_U48/design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_5ns_16ns_17_4_1_U48/design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_11ns_13ns_23_1_1_U29/tmp_product, operation Mode is: (A:0xaab)*B''.
DSP Report: register add_ln549_reg_4798_pp0_iter10_reg_reg is absorbed into DSP mul_11ns_13ns_23_1_1_U29/tmp_product.
DSP Report: register add_ln549_reg_4798_pp0_iter11_reg_reg is absorbed into DSP mul_11ns_13ns_23_1_1_U29/tmp_product.
DSP Report: operator mul_11ns_13ns_23_1_1_U29/tmp_product is absorbed into DSP mul_11ns_13ns_23_1_1_U29/tmp_product.
DSP Report: Generating DSP mul_11ns_13ns_23_1_1_U28/tmp_product, operation Mode is: (A:0xaab)*B''.
DSP Report: register add_ln549_1_reg_4804_pp0_iter10_reg_reg is absorbed into DSP mul_11ns_13ns_23_1_1_U28/tmp_product.
DSP Report: register add_ln549_1_reg_4804_pp0_iter11_reg_reg is absorbed into DSP mul_11ns_13ns_23_1_1_U28/tmp_product.
DSP Report: operator mul_11ns_13ns_23_1_1_U28/tmp_product is absorbed into DSP mul_11ns_13ns_23_1_1_U28/tmp_product.
DSP Report: Generating DSP mul_11ns_13ns_23_1_1_U27/tmp_product, operation Mode is: (A:0xaab)*B''.
DSP Report: register trunc_ln565_11_reg_4792_pp0_iter10_reg_reg is absorbed into DSP mul_11ns_13ns_23_1_1_U27/tmp_product.
DSP Report: register trunc_ln565_11_reg_4792_pp0_iter11_reg_reg is absorbed into DSP mul_11ns_13ns_23_1_1_U27/tmp_product.
DSP Report: operator mul_11ns_13ns_23_1_1_U27/tmp_product is absorbed into DSP mul_11ns_13ns_23_1_1_U27/tmp_product.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_1_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_1_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_1_regslice_both__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_1_regslice_both__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_1_regslice_both__parameterized0.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_1_regslice_both__parameterized0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1764.383 ; gain = 802.121
---------------------------------------------------------------------------------
 Sort Area is  mac_muladd_8ns_7s_16s_16_4_1_U43/design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1_DSP48_0_U/p_reg_reg_b : 0 0 : 2048 4096 : Used 1 time 0
 Sort Area is  mac_muladd_8ns_7s_16s_16_4_1_U43/design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1_DSP48_0_U/p_reg_reg_b : 0 1 : 2048 4096 : Used 1 time 0
 Sort Area is  mac_muladd_8ns_5ns_16ns_17_4_1_U48/design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_10 : 0 0 : 2399 2399 : Used 1 time 0
 Sort Area is  am_addmul_16ns_1s_16ns_17_4_1_U40/design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg_4 : 0 0 : 2382 2382 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_16ns_16_4_1_U41/design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_6 : 0 0 : 2064 2064 : Used 1 time 0
 Sort Area is  mac_muladd_8ns_6s_15ns_16_4_1_U45/design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_0_U/p_reg_reg_0 : 0 0 : 2064 2064 : Used 1 time 0
 Sort Area is  mac_muladd_8ns_8ns_15ns_16_4_1_U46/design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_0_U/p_reg_reg_f : 0 0 : 2048 2048 : Used 1 time 0
 Sort Area is  mac_muladd_8ns_8s_16s_16_4_1_U44/design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0_U/p_reg_reg_2 : 0 0 : 2048 2048 : Used 1 time 0
 Sort Area is  mac_muladd_8ns_7ns_13ns_15_4_1_U42/design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_0_U/p_reg_reg_d : 0 0 : 1815 1815 : Used 1 time 0
 Sort Area is  mul_ln1356_reg_5074_reg_a : 0 0 : 666 666 : Used 1 time 0
 Sort Area is  trunc_ln1356_reg_5080_reg_8 : 0 0 : 666 666 : Used 1 time 0
 Sort Area is  mul_11ns_13ns_23_1_1_U27/tmp_product_15 : 0 0 : 478 478 : Used 1 time 0
 Sort Area is  mul_11ns_13ns_23_1_1_U28/tmp_product_14 : 0 0 : 478 478 : Used 1 time 0
 Sort Area is  mul_11ns_13ns_23_1_1_U29/tmp_product_12 : 0 0 : 478 478 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------------------------------------------------------------------------------------------------+--------------------------------------+---------------+----------------+
|Module Name                                                                                                | RTL Object                           | Depth x Width | Implemented As | 
+-----------------------------------------------------------------------------------------------------------+--------------------------------------+---------------+----------------+
|xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R    | mem0                                 | 64x3          | LUT            | 
|xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R | mem0                                 | 32x1          | LUT            | 
|xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2                                  | lshr_ln3_reg_4902_pp0_iter15_reg_reg | 2048x20       | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2                                  | p_0_out                              | 32x1          | LUT            | 
|xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2                                  | p_0_out                              | 64x3          | LUT            | 
|xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2                                  | tmp_18_reg_4917_reg_rep              | 1024x8        | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2                                  | tmp_15_reg_4912_reg_rep              | 1024x8        | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2                                  | tmp_13_reg_4907_reg_rep              | 1024x8        | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2                                  | tmp_18_reg_4917_reg_rep              | 1024x8        | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2                                  | tmp_15_reg_4912_reg_rep              | 1024x8        | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2                                  | tmp_13_reg_4907_reg_rep              | 1024x8        | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2                                  | tmp_18_reg_4917_reg                  | 1024x9        | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2                                  | tmp_15_reg_4912_reg                  | 1024x9        | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2                                  | tmp_13_reg_4907_reg                  | 1024x9        | Block RAM      | 
+-----------------------------------------------------------------------------------------------------------+--------------------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------------------------------------+---------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                               | DSP Mapping                           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------+---------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0    | (C:0xffffffff8080)+(A2*(B:0x3ff95)')' | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_0   | (C'+(A2*(B:0x3ffeb)')')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0   | ((D+(A:0x3fffffff))*B2)'              | 1      | 17     | -      | 17     | 34     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0  | (C+(A''*B2)')'                        | 16     | 16     | 16     | -      | 16     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2 | A''*(B:0xdd)                          | 20     | 9      | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2 | A''*(B:0xdd)                          | 20     | 9      | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1_DSP48_0    | (C:0xffffffff8080)+(A2*(B:0x3ffd5)')' | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0    | (PCIN+(A2*(B:0x3ffab)')')'            | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_0  | (C:0x1080)+(A2*(B:0x4d)')'            | 15     | 15     | 14     | -      | 15     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_0  | (C+(A2*(B:0x96)')')'                  | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_0  | (C+(A''*(B:0x1d)')')'                 | 17     | 17     | 17     | -      | 17     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2 | (A:0xaab)*B''                         | 11     | 12     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2 | (A:0xaab)*B''                         | 11     | 12     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2 | (A:0xaab)*B''                         | 11     | 12     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------------+---------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1764.383 ; gain = 802.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1764.383 ; gain = 802.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (regslice_both_m_axis_video_V_id_V_U/FSM_sequential_state_reg[1]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (regslice_both_m_axis_video_V_id_V_U/FSM_sequential_state_reg[0]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (regslice_both_m_axis_video_V_dest_V_U/FSM_sequential_state_reg[1]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (regslice_both_m_axis_video_V_dest_V_U/FSM_sequential_state_reg[0]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_1_v_tpg.
INFO: [Synth 8-7052] The timing for the instance U0/grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/lshr_ln3_reg_4902_pp0_iter15_reg_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/lshr_ln3_reg_4902_pp0_iter15_reg_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1764.383 ; gain = 802.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1764.383 ; gain = 802.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1764.383 ; gain = 802.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1764.383 ; gain = 802.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1764.383 ; gain = 802.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1764.383 ; gain = 802.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1764.383 ; gain = 802.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                             | RTL Name                                                                                                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/icmp_ln565_reg_4765_pp0_iter16_reg_reg[0]     | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/ap_loop_exit_ready_pp0_iter20_reg_reg         | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/icmp_ln1072_reg_4774_pp0_iter15_reg_reg[0]    | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/icmp_ln1095_reg_4871_pp0_iter15_reg_reg[0]    | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/icmp_ln1250_reg_4867_pp0_iter16_reg_reg[0]    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/and_ln1386_reg_4851_pp0_iter15_reg_reg[0]     | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/icmp_ln1405_reg_4855_pp0_iter15_reg_reg[0]    | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/and_ln1568_reg_4827_pp0_iter15_reg_reg[0]     | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/icmp_ln1586_reg_4831_pp0_iter15_reg_reg[0]    | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/icmp_ln1629_reg_4818_pp0_iter18_reg_reg[0]    | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/and_ln1751_reg_4814_pp0_iter15_reg_reg[0]     | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/trunc_ln565_9_reg_4780_pp0_iter17_reg_reg[0]  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/or_ln1494_reg_4883_pp0_iter16_reg_reg[0]      | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/lshr_ln3_reg_4902_pp0_iter14_reg_reg[10]      | 8      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/bSerie_reg[3]                                 | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/bSerie_reg[0]                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/g_reg_4988_pp0_iter18_reg_reg[7]              | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/gSerie_reg[3]                                 | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/gSerie_reg[0]                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/r_reg_4982_pp0_iter19_reg_reg[7]              | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/rSerie_reg[3]                                 | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/rSerie_reg[0]                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/add_ln549_reg_4798_pp0_iter9_reg_reg[10]      | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/add_ln549_reg_4798_pp0_iter9_reg_reg[8]       | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/add_ln549_reg_4798_pp0_iter9_reg_reg[7]       | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/add_ln549_reg_4798_pp0_iter9_reg_reg[6]       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/add_ln549_reg_4798_pp0_iter9_reg_reg[5]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/add_ln549_1_reg_4804_pp0_iter9_reg_reg[10]    | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/add_ln549_1_reg_4804_pp0_iter9_reg_reg[8]     | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/add_ln549_1_reg_4804_pp0_iter9_reg_reg[7]     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/add_ln549_1_reg_4804_pp0_iter9_reg_reg[6]     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/add_ln549_1_reg_4804_pp0_iter9_reg_reg[5]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/trunc_ln565_11_reg_4792_pp0_iter9_reg_reg[10] | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/trunc_ln565_11_reg_4792_pp0_iter9_reg_reg[8]  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/trunc_ln565_11_reg_4792_pp0_iter9_reg_reg[7]  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/trunc_ln565_11_reg_4792_pp0_iter9_reg_reg[6]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/trunc_ln565_11_reg_4792_pp0_iter9_reg_reg[5]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/add_ln549_reg_4798_pp0_iter9_reg_reg[1]       | 10     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/trunc_ln565_11_reg_4792_pp0_iter6_reg_reg[5]  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/trunc_ln565_11_reg_4792_pp0_iter5_reg_reg[6]  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/trunc_ln565_11_reg_4792_pp0_iter4_reg_reg[7]  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/add_ln549_1_reg_4804_pp0_iter6_reg_reg[5]     | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/add_ln549_1_reg_4804_pp0_iter5_reg_reg[6]     | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/add_ln549_1_reg_4804_pp0_iter4_reg_reg[7]     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/trunc_ln565_11_reg_4792_pp0_iter7_reg_reg[4]  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/trunc_ln565_11_reg_4792_pp0_iter9_reg_reg[2]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/trunc_ln565_11_reg_4792_pp0_iter8_reg_reg[3]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/trunc_ln565_11_reg_4792_pp0_iter3_reg_reg[8]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/trunc_ln565_11_reg_4792_pp0_iter2_reg_reg[9]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/add_ln549_1_reg_4804_pp0_iter7_reg_reg[4]     | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/add_ln549_1_reg_4804_pp0_iter9_reg_reg[2]     | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/add_ln549_1_reg_4804_pp0_iter8_reg_reg[3]     | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/add_ln549_1_reg_4804_pp0_iter3_reg_reg[8]     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/add_ln549_1_reg_4804_pp0_iter2_reg_reg[9]     | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/add_ln549_reg_4798_pp0_iter6_reg_reg[5]       | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/add_ln549_reg_4798_pp0_iter5_reg_reg[6]       | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/add_ln549_reg_4798_pp0_iter4_reg_reg[7]       | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/add_ln549_reg_4798_pp0_iter7_reg_reg[4]       | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/add_ln549_reg_4798_pp0_iter8_reg_reg[3]       | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/add_ln549_reg_4798_pp0_iter3_reg_reg[8]       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_439/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_484/add_ln549_reg_4798_pp0_iter2_reg_reg[9]       | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[3]  | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[3]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[2]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[2]  | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[15] | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[2]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                               | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2 | (A''*B)'         | 30     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2 | (A''*B)'         | 30     | 8      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0   | (((D+A)'*B')')'  | 30     | 16     | -      | 16     | 17     | 0    | 1    | -    | 1    | 1     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0  | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 16     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_0  | (C+(A''*B')')'   | 8      | 5      | 16     | -      | 17     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_0   | (C'+(A'*B')')'   | 8      | 18     | 15     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_0  | (C+(A'*B')')'    | 8      | 7      | 13     | -      | 15     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1_DSP48_0    | (C+(A'*B')')'    | 8      | 18     | 48     | -      | 0      | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_0  | (C+(A'*B')')'    | 8      | 8      | 15     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0    | (C+(A'*B')')'    | 8      | 18     | 48     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1_DSP48_0    | (PCIN+(A'*B')')' | 8      | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2 | A''*B            | 11     | 12     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2 | A''*B            | 11     | 12     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|xil_defaultlib_design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2 | A''*B            | 11     | 12     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   273|
|2     |DSP48E1  |    14|
|9     |LUT1     |   259|
|10    |LUT2     |   375|
|11    |LUT3     |  1019|
|12    |LUT4     |   468|
|13    |LUT5     |   335|
|14    |LUT6     |   758|
|15    |MUXF7    |    17|
|16    |MUXF8    |     4|
|17    |RAMB18E1 |     7|
|24    |RAMB36E1 |     1|
|25    |SRL16E   |   242|
|26    |SRLC32E  |     5|
|27    |FDRE     |  2765|
|28    |FDSE     |    72|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1764.383 ; gain = 802.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 316 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 1764.383 ; gain = 733.320
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1764.383 ; gain = 802.121
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1764.383 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 316 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1764.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7ed8a13c
INFO: [Common 17-83] Releasing license: Synthesis
327 Infos, 168 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1764.383 ; gain = 1235.504
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1764.383 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/design_1_v_tpg_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_v_tpg_0_1, cache-ID = a9546fb3124c2f61
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1764.383 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/design_1_v_tpg_0_1.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_v_tpg_0_1_utilization_synth.rpt -pb design_1_v_tpg_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 26 12:33:15 2024...
