# Reading S:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do TaskFrequencyMeter_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying S:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/Users/Fu\ Yuhao/Desktop/Quartus/TaskFrequencyMeter {F:/Users/Fu Yuhao/Desktop/Quartus/TaskFrequencyMeter/Divider_module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:32 on Mar 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Users/Fu Yuhao/Desktop/Quartus/TaskFrequencyMeter" F:/Users/Fu Yuhao/Desktop/Quartus/TaskFrequencyMeter/Divider_module.v 
# -- Compiling module Divider_module
# 
# Top level modules:
# 	Divider_module
# End time: 21:55:32 on Mar 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Users/Fu\ Yuhao/Desktop/Quartus/TaskFrequencyMeter {F:/Users/Fu Yuhao/Desktop/Quartus/TaskFrequencyMeter/TaskFrequencyMeter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:33 on Mar 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Users/Fu Yuhao/Desktop/Quartus/TaskFrequencyMeter" F:/Users/Fu Yuhao/Desktop/Quartus/TaskFrequencyMeter/TaskFrequencyMeter.v 
# -- Compiling module TaskFrequencyMeter
# 
# Top level modules:
# 	TaskFrequencyMeter
# End time: 21:55:33 on Mar 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Users/Fu\ Yuhao/Desktop/Quartus/TaskFrequencyMeter {F:/Users/Fu Yuhao/Desktop/Quartus/TaskFrequencyMeter/Gate_module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:33 on Mar 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Users/Fu Yuhao/Desktop/Quartus/TaskFrequencyMeter" F:/Users/Fu Yuhao/Desktop/Quartus/TaskFrequencyMeter/Gate_module.v 
# -- Compiling module Gate_module
# 
# Top level modules:
# 	Gate_module
# End time: 21:55:33 on Mar 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Users/Fu\ Yuhao/Desktop/Quartus/TaskFrequencyMeter {F:/Users/Fu Yuhao/Desktop/Quartus/TaskFrequencyMeter/PLL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:33 on Mar 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Users/Fu Yuhao/Desktop/Quartus/TaskFrequencyMeter" F:/Users/Fu Yuhao/Desktop/Quartus/TaskFrequencyMeter/PLL.v 
# -- Compiling module PLL
# 
# Top level modules:
# 	PLL
# End time: 21:55:33 on Mar 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Users/Fu\ Yuhao/Desktop/Quartus/TaskFrequencyMeter/db {F:/Users/Fu Yuhao/Desktop/Quartus/TaskFrequencyMeter/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:33 on Mar 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Users/Fu Yuhao/Desktop/Quartus/TaskFrequencyMeter/db" F:/Users/Fu Yuhao/Desktop/Quartus/TaskFrequencyMeter/db/pll_altpll.v 
# -- Compiling module PLL_altpll
# 
# Top level modules:
# 	PLL_altpll
# End time: 21:55:33 on Mar 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/Users/Fu\ Yuhao/Desktop/Quartus/TaskFrequencyMeter/simulation/modelsim {F:/Users/Fu Yuhao/Desktop/Quartus/TaskFrequencyMeter/simulation/modelsim/TaskFrequencyMeter.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:33 on Mar 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Users/Fu Yuhao/Desktop/Quartus/TaskFrequencyMeter/simulation/modelsim" F:/Users/Fu Yuhao/Desktop/Quartus/TaskFrequencyMeter/simulation/modelsim/TaskFrequencyMeter.vt 
# -- Compiling module TaskFrequencyMeter_vlg_tst
# 
# Top level modules:
# 	TaskFrequencyMeter_vlg_tst
# End time: 21:55:33 on Mar 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TaskFrequencyMeter_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TaskFrequencyMeter_vlg_tst 
# Start time: 21:55:33 on Mar 12,2022
# Loading work.TaskFrequencyMeter_vlg_tst
# Loading work.TaskFrequencyMeter
# Loading work.Divider_module
# Loading work.PLL
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.Gate_module
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 110000  Instance: TaskFrequencyMeter_vlg_tst.i1.Divider_module_inst.PLL_inst.altpll_component.cycloneiii_pll.pll3
# Break key hit
# Break in Module MF_cycloneiii_pll at /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v line 17002
# End time: 21:55:37 on Mar 12,2022, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
