/* Copyright Statement:
 *
 * This software/firmware and related documentation ("MediaTek Software") are
 * protected under relevant copyright laws. The information contained herein is
 * confidential and proprietary to MediaTek Inc. and/or its licensors. Without
 * the prior written permission of MediaTek inc. and/or its licensors, any
 * reproduction, modification, use or disclosure of MediaTek Software, and
 * information contained herein, in whole or in part, shall be strictly
 * prohibited.
 *
 * MediaTek Inc. (C) 2010. All rights reserved.
 *
 * BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
 * THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
 * RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO RECEIVER
 * ON AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL
 * WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR
 * NONINFRINGEMENT. NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH
 * RESPECT TO THE SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY,
 * INCORPORATED IN, OR SUPPLIED WITH THE MEDIATEK SOFTWARE, AND RECEIVER AGREES
 * TO LOOK ONLY TO SUCH THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO.
 * RECEIVER EXPRESSLY ACKNOWLEDGES THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO
 * OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES CONTAINED IN MEDIATEK
 * SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE
 * RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
 * STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S
 * ENTIRE AND CUMULATIVE LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE
 * RELEASED HEREUNDER WILL BE, AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE
 * MEDIATEK SOFTWARE AT ISSUE, OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE
 * CHARGE PAID BY RECEIVER TO MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
 *
 * The following software/firmware and/or related documentation ("MediaTek
 * Software") have been modified by MediaTek Inc. All revisions are subject to
 * any receiver's applicable license agreements with MediaTek Inc.
 */

#ifndef __SENINF_TEE_COMMON_H__
#define __SENINF_TEE_COMMON_H__

#include "seninf_reg.h"

#define SENINF_TEE_REG_ADDR_BASE  0x1A004000
#define SENINF_TEE_REG_MAP_REGION 0xA000
#define SENINF_MUX_MAX_NUM 8

typedef enum {
    SENINF_TEE_REG_ADDR_SENINF_TOP_MUX_CTRL_0   = 0x0010,
    SENINF_TEE_REG_ADDR_SENINF_TOP_MUX_CTRL_1   = 0x0014,
    SENINF_TEE_REG_ADDR_SENINF_CAM_MUX_CTRL_0   = 0x0400,
    SENINF_TEE_REG_ADDR_SENINF_CAM_MUX_CTRL_1   = 0x0404,
    SENINF_TEE_REG_ADDR_SENINF_CAM_MUX_CTRL_2   = 0x0408,
    SENINF_TEE_REG_ADDR_SENINF_CAM_MUX_EN       = 0x0410,
    SENINF_TEE_REG_ADDR_SENINF1_MUX_CTRL_0      = 0x0D00,
    SENINF_TEE_REG_ADDR_SENINF1_MUX_CTRL_1      = 0x0D04,
    SENINF_TEE_REG_ADDR_SENINF1_MUX_OPT         = 0x0D08,
    SENINF_TEE_REG_ADDR_SENINF2_MUX_CTRL_0      = 0x1D00,
    SENINF_TEE_REG_ADDR_SENINF2_MUX_CTRL_1      = 0x1D04,
    SENINF_TEE_REG_ADDR_SENINF2_MUX_OPT         = 0x1D08,
    SENINF_TEE_REG_ADDR_SENINF3_MUX_CTRL_0      = 0x2D00,
    SENINF_TEE_REG_ADDR_SENINF3_MUX_CTRL_1      = 0x2D04,
    SENINF_TEE_REG_ADDR_SENINF3_MUX_OPT         = 0x2D08,
    SENINF_TEE_REG_ADDR_SENINF4_MUX_CTRL_0      = 0x3D00,
    SENINF_TEE_REG_ADDR_SENINF4_MUX_CTRL_1      = 0x3D04,
    SENINF_TEE_REG_ADDR_SENINF4_MUX_OPT         = 0x3D08,
    SENINF_TEE_REG_ADDR_SENINF5_MUX_CTRL_0      = 0x4D00,
    SENINF_TEE_REG_ADDR_SENINF5_MUX_CTRL_1      = 0x4D04,
    SENINF_TEE_REG_ADDR_SENINF5_MUX_OPT         = 0x4D08,
    SENINF_TEE_REG_ADDR_SENINF6_MUX_CTRL_0      = 0x5D00,
    SENINF_TEE_REG_ADDR_SENINF6_MUX_CTRL_1      = 0x5D04,
    SENINF_TEE_REG_ADDR_SENINF6_MUX_OPT         = 0x5D08,
    SENINF_TEE_REG_ADDR_SENINF7_MUX_CTRL_0      = 0x6D00,
    SENINF_TEE_REG_ADDR_SENINF7_MUX_CTRL_1      = 0x6D04,
    SENINF_TEE_REG_ADDR_SENINF7_MUX_OPT         = 0x6D08,
    SENINF_TEE_REG_ADDR_SENINF8_MUX_CTRL_0      = 0x7D00,
    SENINF_TEE_REG_ADDR_SENINF8_MUX_CTRL_1      = 0x7D04,
    SENINF_TEE_REG_ADDR_SENINF8_MUX_OPT         = 0x7D08,
} SENINF_TEE_REG_ADDR;

typedef struct {
    REG_SENINF_MUX_CTRL_0           SENINF_MUX_CTRL_0;
    REG_SENINF_MUX_CTRL_1           SENINF_MUX_CTRL_1;
    REG_SENINF_MUX_OPT              SENINF_MUX_OPT;
} SENINF_TEE_REG_MUX;

typedef struct {
    REG_SENINF_TOP_MUX_CTRL_0       SENINF_TOP_MUX_CTRL_0;
    REG_SENINF_TOP_MUX_CTRL_1       SENINF_TOP_MUX_CTRL_1;
    REG_SENINF_CAM_MUX_CTRL_0       SENINF_CAM_MUX_CTRL_0;
    REG_SENINF_CAM_MUX_CTRL_1       SENINF_CAM_MUX_CTRL_1;
    REG_SENINF_CAM_MUX_CTRL_2       SENINF_CAM_MUX_CTRL_2;
    REG_SENINF_CAM_MUX_EN           SENINF_CAM_MUX_EN;
    SENINF_TEE_REG_MUX              seninf_mux[SENINF_MUX_MAX_NUM];
} SENINF_TEE_REG;

#define SENINF_TEE_REG_GET_ADDR(reg) (SENINF_TEE_REG_ADDR_##reg + SENINF_TEE_REG_ADDR_BASE)

#endif

