Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 09:04:57 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
SYNTH-10   Warning   Wide multiplier                             3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     85.879        0.000                      0                 1551        0.037        0.000                      0                 1551       54.305        0.000                       0                   575  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              85.879        0.000                      0                 1547        0.037        0.000                      0                 1547       54.305        0.000                       0                   575  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.307        0.000                      0                    4        0.633        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       85.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.879ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.957ns  (logic 8.807ns (35.289%)  route 16.150ns (64.711%))
  Logic Levels:           15  (CARRY4=2 DSP48E1=2 LUT2=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.606     5.190    sm/clk_IBUF_BUFG
    SLICE_X63Y75         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     5.646 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=91, routed)          3.950     9.596    sm/D_states_q_reg[1]_rep_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I2_O)        0.124     9.720 f  sm/temp_out0_i_122/O
                         net (fo=1, routed)           0.643    10.363    sm/temp_out0_i_122_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I2_O)        0.124    10.487 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.639    11.126    sm/temp_out0_i_90_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.124    11.250 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          2.382    13.632    L_reg/M_sm_ra1[2]
    SLICE_X41Y88         MUXF7 (Prop_muxf7_S_O)       0.276    13.908 r  L_reg/temp_out0__0_i_12/O
                         net (fo=11, routed)          1.624    15.532    alum/M_alum_a[5]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.211    19.743 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.745    alum/temp_out0__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    21.263 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.531    22.794    alum/temp_out0__1_n_104
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124    22.918 r  alum/D_registers_q[7][19]_i_7/O
                         net (fo=1, routed)           0.000    22.918    alum/D_registers_q[7][19]_i_7_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.298 r  alum/D_registers_q_reg[7][19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.298    alum/D_registers_q_reg[7][19]_i_3_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.613 f  alum/D_registers_q_reg[7][23]_i_3/O[3]
                         net (fo=1, routed)           0.984    24.597    sm/D_registers_q_reg[1][23][3]
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.307    24.904 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           0.886    25.790    sm/M_alum_out[23]
    SLICE_X47Y84         LUT5 (Prop_lut5_I2_O)        0.124    25.914 f  sm/D_states_q[7]_i_55/O
                         net (fo=1, routed)           0.996    26.910    sm/D_states_q[7]_i_55_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.124    27.034 f  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.420    27.454    sm/D_states_q[7]_i_28_n_0
    SLICE_X48Y84         LUT6 (Prop_lut6_I5_O)        0.124    27.578 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.223    28.801    sm/D_states_q[7]_i_13_n_0
    SLICE_X58Y79         LUT5 (Prop_lut5_I4_O)        0.150    28.951 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.162    29.113    sm/D_states_q[7]_i_4_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.326    29.439 r  sm/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.708    30.147    sm/D_states_q[7]_i_1_n_0
    SLICE_X59Y73         FDRE                                         r  sm/D_states_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.493   116.008    sm/clk_IBUF_BUFG
    SLICE_X59Y73         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.258   116.266    
                         clock uncertainty           -0.035   116.231    
    SLICE_X59Y73         FDRE (Setup_fdre_C_CE)      -0.205   116.026    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.026    
                         arrival time                         -30.147    
  -------------------------------------------------------------------
                         slack                                 85.879    

Slack (MET) :             85.879ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.957ns  (logic 8.807ns (35.289%)  route 16.150ns (64.711%))
  Logic Levels:           15  (CARRY4=2 DSP48E1=2 LUT2=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.606     5.190    sm/clk_IBUF_BUFG
    SLICE_X63Y75         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     5.646 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=91, routed)          3.950     9.596    sm/D_states_q_reg[1]_rep_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I2_O)        0.124     9.720 f  sm/temp_out0_i_122/O
                         net (fo=1, routed)           0.643    10.363    sm/temp_out0_i_122_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I2_O)        0.124    10.487 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.639    11.126    sm/temp_out0_i_90_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.124    11.250 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          2.382    13.632    L_reg/M_sm_ra1[2]
    SLICE_X41Y88         MUXF7 (Prop_muxf7_S_O)       0.276    13.908 r  L_reg/temp_out0__0_i_12/O
                         net (fo=11, routed)          1.624    15.532    alum/M_alum_a[5]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.211    19.743 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.745    alum/temp_out0__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    21.263 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.531    22.794    alum/temp_out0__1_n_104
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124    22.918 r  alum/D_registers_q[7][19]_i_7/O
                         net (fo=1, routed)           0.000    22.918    alum/D_registers_q[7][19]_i_7_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.298 r  alum/D_registers_q_reg[7][19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.298    alum/D_registers_q_reg[7][19]_i_3_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.613 f  alum/D_registers_q_reg[7][23]_i_3/O[3]
                         net (fo=1, routed)           0.984    24.597    sm/D_registers_q_reg[1][23][3]
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.307    24.904 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           0.886    25.790    sm/M_alum_out[23]
    SLICE_X47Y84         LUT5 (Prop_lut5_I2_O)        0.124    25.914 f  sm/D_states_q[7]_i_55/O
                         net (fo=1, routed)           0.996    26.910    sm/D_states_q[7]_i_55_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.124    27.034 f  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.420    27.454    sm/D_states_q[7]_i_28_n_0
    SLICE_X48Y84         LUT6 (Prop_lut6_I5_O)        0.124    27.578 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.223    28.801    sm/D_states_q[7]_i_13_n_0
    SLICE_X58Y79         LUT5 (Prop_lut5_I4_O)        0.150    28.951 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.162    29.113    sm/D_states_q[7]_i_4_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.326    29.439 r  sm/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.708    30.147    sm/D_states_q[7]_i_1_n_0
    SLICE_X59Y73         FDRE                                         r  sm/D_states_q_reg[3]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.493   116.008    sm/clk_IBUF_BUFG
    SLICE_X59Y73         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.258   116.266    
                         clock uncertainty           -0.035   116.231    
    SLICE_X59Y73         FDRE (Setup_fdre_C_CE)      -0.205   116.026    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        116.026    
                         arrival time                         -30.147    
  -------------------------------------------------------------------
                         slack                                 85.879    

Slack (MET) :             85.879ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.957ns  (logic 8.807ns (35.289%)  route 16.150ns (64.711%))
  Logic Levels:           15  (CARRY4=2 DSP48E1=2 LUT2=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.606     5.190    sm/clk_IBUF_BUFG
    SLICE_X63Y75         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     5.646 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=91, routed)          3.950     9.596    sm/D_states_q_reg[1]_rep_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I2_O)        0.124     9.720 f  sm/temp_out0_i_122/O
                         net (fo=1, routed)           0.643    10.363    sm/temp_out0_i_122_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I2_O)        0.124    10.487 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.639    11.126    sm/temp_out0_i_90_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.124    11.250 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          2.382    13.632    L_reg/M_sm_ra1[2]
    SLICE_X41Y88         MUXF7 (Prop_muxf7_S_O)       0.276    13.908 r  L_reg/temp_out0__0_i_12/O
                         net (fo=11, routed)          1.624    15.532    alum/M_alum_a[5]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.211    19.743 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.745    alum/temp_out0__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    21.263 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.531    22.794    alum/temp_out0__1_n_104
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124    22.918 r  alum/D_registers_q[7][19]_i_7/O
                         net (fo=1, routed)           0.000    22.918    alum/D_registers_q[7][19]_i_7_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.298 r  alum/D_registers_q_reg[7][19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.298    alum/D_registers_q_reg[7][19]_i_3_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.613 f  alum/D_registers_q_reg[7][23]_i_3/O[3]
                         net (fo=1, routed)           0.984    24.597    sm/D_registers_q_reg[1][23][3]
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.307    24.904 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           0.886    25.790    sm/M_alum_out[23]
    SLICE_X47Y84         LUT5 (Prop_lut5_I2_O)        0.124    25.914 f  sm/D_states_q[7]_i_55/O
                         net (fo=1, routed)           0.996    26.910    sm/D_states_q[7]_i_55_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.124    27.034 f  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.420    27.454    sm/D_states_q[7]_i_28_n_0
    SLICE_X48Y84         LUT6 (Prop_lut6_I5_O)        0.124    27.578 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.223    28.801    sm/D_states_q[7]_i_13_n_0
    SLICE_X58Y79         LUT5 (Prop_lut5_I4_O)        0.150    28.951 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.162    29.113    sm/D_states_q[7]_i_4_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.326    29.439 r  sm/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.708    30.147    sm/D_states_q[7]_i_1_n_0
    SLICE_X59Y73         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.493   116.008    sm/clk_IBUF_BUFG
    SLICE_X59Y73         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.258   116.266    
                         clock uncertainty           -0.035   116.231    
    SLICE_X59Y73         FDRE (Setup_fdre_C_CE)      -0.205   116.026    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        116.026    
                         arrival time                         -30.147    
  -------------------------------------------------------------------
                         slack                                 85.879    

Slack (MET) :             85.911ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.960ns  (logic 8.807ns (35.285%)  route 16.153ns (64.715%))
  Logic Levels:           15  (CARRY4=2 DSP48E1=2 LUT2=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 116.007 - 111.111 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.606     5.190    sm/clk_IBUF_BUFG
    SLICE_X63Y75         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     5.646 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=91, routed)          3.950     9.596    sm/D_states_q_reg[1]_rep_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I2_O)        0.124     9.720 f  sm/temp_out0_i_122/O
                         net (fo=1, routed)           0.643    10.363    sm/temp_out0_i_122_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I2_O)        0.124    10.487 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.639    11.126    sm/temp_out0_i_90_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.124    11.250 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          2.382    13.632    L_reg/M_sm_ra1[2]
    SLICE_X41Y88         MUXF7 (Prop_muxf7_S_O)       0.276    13.908 r  L_reg/temp_out0__0_i_12/O
                         net (fo=11, routed)          1.624    15.532    alum/M_alum_a[5]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.211    19.743 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.745    alum/temp_out0__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    21.263 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.531    22.794    alum/temp_out0__1_n_104
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124    22.918 r  alum/D_registers_q[7][19]_i_7/O
                         net (fo=1, routed)           0.000    22.918    alum/D_registers_q[7][19]_i_7_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.298 r  alum/D_registers_q_reg[7][19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.298    alum/D_registers_q_reg[7][19]_i_3_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.613 f  alum/D_registers_q_reg[7][23]_i_3/O[3]
                         net (fo=1, routed)           0.984    24.597    sm/D_registers_q_reg[1][23][3]
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.307    24.904 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           0.886    25.790    sm/M_alum_out[23]
    SLICE_X47Y84         LUT5 (Prop_lut5_I2_O)        0.124    25.914 f  sm/D_states_q[7]_i_55/O
                         net (fo=1, routed)           0.996    26.910    sm/D_states_q[7]_i_55_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.124    27.034 f  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.420    27.454    sm/D_states_q[7]_i_28_n_0
    SLICE_X48Y84         LUT6 (Prop_lut6_I5_O)        0.124    27.578 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.223    28.801    sm/D_states_q[7]_i_13_n_0
    SLICE_X58Y79         LUT5 (Prop_lut5_I4_O)        0.150    28.951 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.162    29.113    sm/D_states_q[7]_i_4_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.326    29.439 r  sm/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.711    30.150    sm/D_states_q[7]_i_1_n_0
    SLICE_X63Y75         FDRE                                         r  sm/D_states_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.492   116.007    sm/clk_IBUF_BUFG
    SLICE_X63Y75         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.294   116.301    
                         clock uncertainty           -0.035   116.266    
    SLICE_X63Y75         FDRE (Setup_fdre_C_CE)      -0.205   116.061    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.061    
                         arrival time                         -30.150    
  -------------------------------------------------------------------
                         slack                                 85.911    

Slack (MET) :             85.911ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.960ns  (logic 8.807ns (35.285%)  route 16.153ns (64.715%))
  Logic Levels:           15  (CARRY4=2 DSP48E1=2 LUT2=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 116.007 - 111.111 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.606     5.190    sm/clk_IBUF_BUFG
    SLICE_X63Y75         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     5.646 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=91, routed)          3.950     9.596    sm/D_states_q_reg[1]_rep_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I2_O)        0.124     9.720 f  sm/temp_out0_i_122/O
                         net (fo=1, routed)           0.643    10.363    sm/temp_out0_i_122_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I2_O)        0.124    10.487 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.639    11.126    sm/temp_out0_i_90_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.124    11.250 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          2.382    13.632    L_reg/M_sm_ra1[2]
    SLICE_X41Y88         MUXF7 (Prop_muxf7_S_O)       0.276    13.908 r  L_reg/temp_out0__0_i_12/O
                         net (fo=11, routed)          1.624    15.532    alum/M_alum_a[5]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.211    19.743 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.745    alum/temp_out0__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    21.263 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.531    22.794    alum/temp_out0__1_n_104
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124    22.918 r  alum/D_registers_q[7][19]_i_7/O
                         net (fo=1, routed)           0.000    22.918    alum/D_registers_q[7][19]_i_7_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.298 r  alum/D_registers_q_reg[7][19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.298    alum/D_registers_q_reg[7][19]_i_3_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.613 f  alum/D_registers_q_reg[7][23]_i_3/O[3]
                         net (fo=1, routed)           0.984    24.597    sm/D_registers_q_reg[1][23][3]
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.307    24.904 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           0.886    25.790    sm/M_alum_out[23]
    SLICE_X47Y84         LUT5 (Prop_lut5_I2_O)        0.124    25.914 f  sm/D_states_q[7]_i_55/O
                         net (fo=1, routed)           0.996    26.910    sm/D_states_q[7]_i_55_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.124    27.034 f  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.420    27.454    sm/D_states_q[7]_i_28_n_0
    SLICE_X48Y84         LUT6 (Prop_lut6_I5_O)        0.124    27.578 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.223    28.801    sm/D_states_q[7]_i_13_n_0
    SLICE_X58Y79         LUT5 (Prop_lut5_I4_O)        0.150    28.951 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.162    29.113    sm/D_states_q[7]_i_4_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.326    29.439 r  sm/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.711    30.150    sm/D_states_q[7]_i_1_n_0
    SLICE_X63Y75         FDRE                                         r  sm/D_states_q_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.492   116.007    sm/clk_IBUF_BUFG
    SLICE_X63Y75         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.294   116.301    
                         clock uncertainty           -0.035   116.266    
    SLICE_X63Y75         FDRE (Setup_fdre_C_CE)      -0.205   116.061    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.061    
                         arrival time                         -30.150    
  -------------------------------------------------------------------
                         slack                                 85.911    

Slack (MET) :             85.911ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.960ns  (logic 8.807ns (35.285%)  route 16.153ns (64.715%))
  Logic Levels:           15  (CARRY4=2 DSP48E1=2 LUT2=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 116.007 - 111.111 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.606     5.190    sm/clk_IBUF_BUFG
    SLICE_X63Y75         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     5.646 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=91, routed)          3.950     9.596    sm/D_states_q_reg[1]_rep_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I2_O)        0.124     9.720 f  sm/temp_out0_i_122/O
                         net (fo=1, routed)           0.643    10.363    sm/temp_out0_i_122_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I2_O)        0.124    10.487 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.639    11.126    sm/temp_out0_i_90_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.124    11.250 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          2.382    13.632    L_reg/M_sm_ra1[2]
    SLICE_X41Y88         MUXF7 (Prop_muxf7_S_O)       0.276    13.908 r  L_reg/temp_out0__0_i_12/O
                         net (fo=11, routed)          1.624    15.532    alum/M_alum_a[5]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.211    19.743 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.745    alum/temp_out0__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    21.263 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.531    22.794    alum/temp_out0__1_n_104
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124    22.918 r  alum/D_registers_q[7][19]_i_7/O
                         net (fo=1, routed)           0.000    22.918    alum/D_registers_q[7][19]_i_7_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.298 r  alum/D_registers_q_reg[7][19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.298    alum/D_registers_q_reg[7][19]_i_3_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.613 f  alum/D_registers_q_reg[7][23]_i_3/O[3]
                         net (fo=1, routed)           0.984    24.597    sm/D_registers_q_reg[1][23][3]
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.307    24.904 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           0.886    25.790    sm/M_alum_out[23]
    SLICE_X47Y84         LUT5 (Prop_lut5_I2_O)        0.124    25.914 f  sm/D_states_q[7]_i_55/O
                         net (fo=1, routed)           0.996    26.910    sm/D_states_q[7]_i_55_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.124    27.034 f  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.420    27.454    sm/D_states_q[7]_i_28_n_0
    SLICE_X48Y84         LUT6 (Prop_lut6_I5_O)        0.124    27.578 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.223    28.801    sm/D_states_q[7]_i_13_n_0
    SLICE_X58Y79         LUT5 (Prop_lut5_I4_O)        0.150    28.951 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.162    29.113    sm/D_states_q[7]_i_4_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.326    29.439 r  sm/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.711    30.150    sm/D_states_q[7]_i_1_n_0
    SLICE_X63Y75         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.492   116.007    sm/clk_IBUF_BUFG
    SLICE_X63Y75         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.294   116.301    
                         clock uncertainty           -0.035   116.266    
    SLICE_X63Y75         FDRE (Setup_fdre_C_CE)      -0.205   116.061    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.061    
                         arrival time                         -30.150    
  -------------------------------------------------------------------
                         slack                                 85.911    

Slack (MET) :             85.911ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.960ns  (logic 8.807ns (35.285%)  route 16.153ns (64.715%))
  Logic Levels:           15  (CARRY4=2 DSP48E1=2 LUT2=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 116.007 - 111.111 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.606     5.190    sm/clk_IBUF_BUFG
    SLICE_X63Y75         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     5.646 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=91, routed)          3.950     9.596    sm/D_states_q_reg[1]_rep_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I2_O)        0.124     9.720 f  sm/temp_out0_i_122/O
                         net (fo=1, routed)           0.643    10.363    sm/temp_out0_i_122_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I2_O)        0.124    10.487 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.639    11.126    sm/temp_out0_i_90_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.124    11.250 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          2.382    13.632    L_reg/M_sm_ra1[2]
    SLICE_X41Y88         MUXF7 (Prop_muxf7_S_O)       0.276    13.908 r  L_reg/temp_out0__0_i_12/O
                         net (fo=11, routed)          1.624    15.532    alum/M_alum_a[5]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.211    19.743 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.745    alum/temp_out0__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    21.263 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.531    22.794    alum/temp_out0__1_n_104
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124    22.918 r  alum/D_registers_q[7][19]_i_7/O
                         net (fo=1, routed)           0.000    22.918    alum/D_registers_q[7][19]_i_7_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.298 r  alum/D_registers_q_reg[7][19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.298    alum/D_registers_q_reg[7][19]_i_3_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.613 f  alum/D_registers_q_reg[7][23]_i_3/O[3]
                         net (fo=1, routed)           0.984    24.597    sm/D_registers_q_reg[1][23][3]
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.307    24.904 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           0.886    25.790    sm/M_alum_out[23]
    SLICE_X47Y84         LUT5 (Prop_lut5_I2_O)        0.124    25.914 f  sm/D_states_q[7]_i_55/O
                         net (fo=1, routed)           0.996    26.910    sm/D_states_q[7]_i_55_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.124    27.034 f  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.420    27.454    sm/D_states_q[7]_i_28_n_0
    SLICE_X48Y84         LUT6 (Prop_lut6_I5_O)        0.124    27.578 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.223    28.801    sm/D_states_q[7]_i_13_n_0
    SLICE_X58Y79         LUT5 (Prop_lut5_I4_O)        0.150    28.951 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.162    29.113    sm/D_states_q[7]_i_4_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.326    29.439 r  sm/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.711    30.150    sm/D_states_q[7]_i_1_n_0
    SLICE_X63Y75         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.492   116.007    sm/clk_IBUF_BUFG
    SLICE_X63Y75         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.294   116.301    
                         clock uncertainty           -0.035   116.266    
    SLICE_X63Y75         FDRE (Setup_fdre_C_CE)      -0.205   116.061    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        116.061    
                         arrival time                         -30.150    
  -------------------------------------------------------------------
                         slack                                 85.911    

Slack (MET) :             85.984ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.850ns  (logic 8.807ns (35.441%)  route 16.043ns (64.559%))
  Logic Levels:           15  (CARRY4=2 DSP48E1=2 LUT2=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 116.006 - 111.111 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.606     5.190    sm/clk_IBUF_BUFG
    SLICE_X63Y75         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     5.646 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=91, routed)          3.950     9.596    sm/D_states_q_reg[1]_rep_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I2_O)        0.124     9.720 f  sm/temp_out0_i_122/O
                         net (fo=1, routed)           0.643    10.363    sm/temp_out0_i_122_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I2_O)        0.124    10.487 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.639    11.126    sm/temp_out0_i_90_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.124    11.250 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          2.382    13.632    L_reg/M_sm_ra1[2]
    SLICE_X41Y88         MUXF7 (Prop_muxf7_S_O)       0.276    13.908 r  L_reg/temp_out0__0_i_12/O
                         net (fo=11, routed)          1.624    15.532    alum/M_alum_a[5]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.211    19.743 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.745    alum/temp_out0__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    21.263 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.531    22.794    alum/temp_out0__1_n_104
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124    22.918 r  alum/D_registers_q[7][19]_i_7/O
                         net (fo=1, routed)           0.000    22.918    alum/D_registers_q[7][19]_i_7_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.298 r  alum/D_registers_q_reg[7][19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.298    alum/D_registers_q_reg[7][19]_i_3_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.613 f  alum/D_registers_q_reg[7][23]_i_3/O[3]
                         net (fo=1, routed)           0.984    24.597    sm/D_registers_q_reg[1][23][3]
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.307    24.904 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           0.886    25.790    sm/M_alum_out[23]
    SLICE_X47Y84         LUT5 (Prop_lut5_I2_O)        0.124    25.914 f  sm/D_states_q[7]_i_55/O
                         net (fo=1, routed)           0.996    26.910    sm/D_states_q[7]_i_55_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.124    27.034 f  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.420    27.454    sm/D_states_q[7]_i_28_n_0
    SLICE_X48Y84         LUT6 (Prop_lut6_I5_O)        0.124    27.578 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.223    28.801    sm/D_states_q[7]_i_13_n_0
    SLICE_X58Y79         LUT5 (Prop_lut5_I4_O)        0.150    28.951 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.162    29.113    sm/D_states_q[7]_i_4_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.326    29.439 r  sm/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.601    30.040    sm/D_states_q[7]_i_1_n_0
    SLICE_X59Y74         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.491   116.006    sm/clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.258   116.264    
                         clock uncertainty           -0.035   116.229    
    SLICE_X59Y74         FDRE (Setup_fdre_C_CE)      -0.205   116.024    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                        116.024    
                         arrival time                         -30.040    
  -------------------------------------------------------------------
                         slack                                 85.984    

Slack (MET) :             86.035ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.817ns  (logic 8.807ns (35.488%)  route 16.010ns (64.512%))
  Logic Levels:           15  (CARRY4=2 DSP48E1=2 LUT2=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 116.010 - 111.111 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.606     5.190    sm/clk_IBUF_BUFG
    SLICE_X63Y75         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     5.646 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=91, routed)          3.950     9.596    sm/D_states_q_reg[1]_rep_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I2_O)        0.124     9.720 f  sm/temp_out0_i_122/O
                         net (fo=1, routed)           0.643    10.363    sm/temp_out0_i_122_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I2_O)        0.124    10.487 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.639    11.126    sm/temp_out0_i_90_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.124    11.250 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          2.382    13.632    L_reg/M_sm_ra1[2]
    SLICE_X41Y88         MUXF7 (Prop_muxf7_S_O)       0.276    13.908 r  L_reg/temp_out0__0_i_12/O
                         net (fo=11, routed)          1.624    15.532    alum/M_alum_a[5]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.211    19.743 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.745    alum/temp_out0__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    21.263 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.531    22.794    alum/temp_out0__1_n_104
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124    22.918 r  alum/D_registers_q[7][19]_i_7/O
                         net (fo=1, routed)           0.000    22.918    alum/D_registers_q[7][19]_i_7_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.298 r  alum/D_registers_q_reg[7][19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.298    alum/D_registers_q_reg[7][19]_i_3_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.613 f  alum/D_registers_q_reg[7][23]_i_3/O[3]
                         net (fo=1, routed)           0.984    24.597    sm/D_registers_q_reg[1][23][3]
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.307    24.904 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           0.886    25.790    sm/M_alum_out[23]
    SLICE_X47Y84         LUT5 (Prop_lut5_I2_O)        0.124    25.914 f  sm/D_states_q[7]_i_55/O
                         net (fo=1, routed)           0.996    26.910    sm/D_states_q[7]_i_55_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.124    27.034 f  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.420    27.454    sm/D_states_q[7]_i_28_n_0
    SLICE_X48Y84         LUT6 (Prop_lut6_I5_O)        0.124    27.578 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.223    28.801    sm/D_states_q[7]_i_13_n_0
    SLICE_X58Y79         LUT5 (Prop_lut5_I4_O)        0.150    28.951 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.162    29.113    sm/D_states_q[7]_i_4_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.326    29.439 r  sm/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.568    30.007    sm/D_states_q[7]_i_1_n_0
    SLICE_X63Y77         FDSE                                         r  sm/D_states_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.495   116.010    sm/clk_IBUF_BUFG
    SLICE_X63Y77         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.272   116.282    
                         clock uncertainty           -0.035   116.247    
    SLICE_X63Y77         FDSE (Setup_fdse_C_CE)      -0.205   116.042    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.042    
                         arrival time                         -30.007    
  -------------------------------------------------------------------
                         slack                                 86.035    

Slack (MET) :             86.050ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.784ns  (logic 8.807ns (35.535%)  route 15.977ns (64.465%))
  Logic Levels:           15  (CARRY4=2 DSP48E1=2 LUT2=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 116.006 - 111.111 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.606     5.190    sm/clk_IBUF_BUFG
    SLICE_X63Y75         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     5.646 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=91, routed)          3.950     9.596    sm/D_states_q_reg[1]_rep_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I2_O)        0.124     9.720 f  sm/temp_out0_i_122/O
                         net (fo=1, routed)           0.643    10.363    sm/temp_out0_i_122_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I2_O)        0.124    10.487 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.639    11.126    sm/temp_out0_i_90_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.124    11.250 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          2.382    13.632    L_reg/M_sm_ra1[2]
    SLICE_X41Y88         MUXF7 (Prop_muxf7_S_O)       0.276    13.908 r  L_reg/temp_out0__0_i_12/O
                         net (fo=11, routed)          1.624    15.532    alum/M_alum_a[5]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.211    19.743 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.745    alum/temp_out0__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    21.263 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.531    22.794    alum/temp_out0__1_n_104
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124    22.918 r  alum/D_registers_q[7][19]_i_7/O
                         net (fo=1, routed)           0.000    22.918    alum/D_registers_q[7][19]_i_7_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.298 r  alum/D_registers_q_reg[7][19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.298    alum/D_registers_q_reg[7][19]_i_3_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.613 f  alum/D_registers_q_reg[7][23]_i_3/O[3]
                         net (fo=1, routed)           0.984    24.597    sm/D_registers_q_reg[1][23][3]
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.307    24.904 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           0.886    25.790    sm/M_alum_out[23]
    SLICE_X47Y84         LUT5 (Prop_lut5_I2_O)        0.124    25.914 f  sm/D_states_q[7]_i_55/O
                         net (fo=1, routed)           0.996    26.910    sm/D_states_q[7]_i_55_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.124    27.034 f  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.420    27.454    sm/D_states_q[7]_i_28_n_0
    SLICE_X48Y84         LUT6 (Prop_lut6_I5_O)        0.124    27.578 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.223    28.801    sm/D_states_q[7]_i_13_n_0
    SLICE_X58Y79         LUT5 (Prop_lut5_I4_O)        0.150    28.951 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.162    29.113    sm/D_states_q[7]_i_4_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.326    29.439 r  sm/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.535    29.974    sm/D_states_q[7]_i_1_n_0
    SLICE_X58Y75         FDRE                                         r  sm/D_states_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.491   116.006    sm/clk_IBUF_BUFG
    SLICE_X58Y75         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.258   116.264    
                         clock uncertainty           -0.035   116.229    
    SLICE_X58Y75         FDRE (Setup_fdre_C_CE)      -0.205   116.024    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.024    
                         arrival time                         -29.974    
  -------------------------------------------------------------------
                         slack                                 86.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.217%)  route 0.219ns (60.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.586     1.530    sr2/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.219     1.889    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.854     2.044    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.543    
    SLICE_X64Y81         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.217%)  route 0.219ns (60.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.586     1.530    sr2/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.219     1.889    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.854     2.044    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.543    
    SLICE_X64Y81         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.217%)  route 0.219ns (60.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.586     1.530    sr2/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.219     1.889    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.854     2.044    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.543    
    SLICE_X64Y81         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.217%)  route 0.219ns (60.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.586     1.530    sr2/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.219     1.889    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.854     2.044    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.543    
    SLICE_X64Y81         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.001%)  route 0.238ns (64.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.586     1.530    sr2/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.128     1.658 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.895    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X64Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.854     2.044    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.543    
    SLICE_X64Y81         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.798    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.001%)  route 0.238ns (64.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.586     1.530    sr2/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.128     1.658 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.895    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X64Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.854     2.044    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.543    
    SLICE_X64Y81         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.798    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.001%)  route 0.238ns (64.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.586     1.530    sr2/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.128     1.658 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.895    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X64Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.854     2.044    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.543    
    SLICE_X64Y81         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.798    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.001%)  route 0.238ns (64.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.586     1.530    sr2/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.128     1.658 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.895    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X64Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.854     2.044    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.543    
    SLICE_X64Y81         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.798    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.128ns (31.265%)  route 0.281ns (68.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.589     1.533    sr3/clk_IBUF_BUFG
    SLICE_X63Y84         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.281     1.942    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.855     2.044    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.565    
    SLICE_X60Y83         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.820    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.128ns (31.265%)  route 0.281ns (68.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.589     1.533    sr3/clk_IBUF_BUFG
    SLICE_X63Y84         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.281     1.942    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.855     2.044    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.565    
    SLICE_X60Y83         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.820    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y36   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y37   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y87   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X43Y87   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X45Y87   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X41Y87   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X43Y86   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X41Y87   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X41Y85   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y84   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y84   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y84   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y84   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y84   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y84   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y84   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y84   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y81   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y81   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y84   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y84   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y84   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y84   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y84   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y84   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y84   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y84   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y81   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y81   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.307ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 0.704ns (16.078%)  route 3.675ns (83.922%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 116.013 - 111.111 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.605     5.189    sm/clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.456     5.645 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=125, routed)         2.388     8.033    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.157 r  sm/D_debug_dff_q[6]_i_5/O
                         net (fo=4, routed)           0.810     8.967    sm/D_debug_dff_q[6]_i_5_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.091 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.477     9.568    fifo_reset_cond/AS[0]
    SLICE_X64Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.498   116.013    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X64Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   116.271    
                         clock uncertainty           -0.035   116.236    
    SLICE_X64Y80         FDPE (Recov_fdpe_C_PRE)     -0.361   115.875    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.875    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                106.307    

Slack (MET) :             106.307ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 0.704ns (16.078%)  route 3.675ns (83.922%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 116.013 - 111.111 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.605     5.189    sm/clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.456     5.645 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=125, routed)         2.388     8.033    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.157 r  sm/D_debug_dff_q[6]_i_5/O
                         net (fo=4, routed)           0.810     8.967    sm/D_debug_dff_q[6]_i_5_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.091 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.477     9.568    fifo_reset_cond/AS[0]
    SLICE_X64Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.498   116.013    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X64Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   116.271    
                         clock uncertainty           -0.035   116.236    
    SLICE_X64Y80         FDPE (Recov_fdpe_C_PRE)     -0.361   115.875    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.875    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                106.307    

Slack (MET) :             106.307ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 0.704ns (16.078%)  route 3.675ns (83.922%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 116.013 - 111.111 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.605     5.189    sm/clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.456     5.645 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=125, routed)         2.388     8.033    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.157 r  sm/D_debug_dff_q[6]_i_5/O
                         net (fo=4, routed)           0.810     8.967    sm/D_debug_dff_q[6]_i_5_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.091 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.477     9.568    fifo_reset_cond/AS[0]
    SLICE_X64Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.498   116.013    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X64Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   116.271    
                         clock uncertainty           -0.035   116.236    
    SLICE_X64Y80         FDPE (Recov_fdpe_C_PRE)     -0.361   115.875    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.875    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                106.307    

Slack (MET) :             106.307ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 0.704ns (16.078%)  route 3.675ns (83.922%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 116.013 - 111.111 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.605     5.189    sm/clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.456     5.645 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=125, routed)         2.388     8.033    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.157 r  sm/D_debug_dff_q[6]_i_5/O
                         net (fo=4, routed)           0.810     8.967    sm/D_debug_dff_q[6]_i_5_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.091 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.477     9.568    fifo_reset_cond/AS[0]
    SLICE_X64Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.498   116.013    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X64Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   116.271    
                         clock uncertainty           -0.035   116.236    
    SLICE_X64Y80         FDPE (Recov_fdpe_C_PRE)     -0.361   115.875    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.875    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                106.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.186ns (30.983%)  route 0.414ns (69.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.582     1.526    sm/clk_IBUF_BUFG
    SLICE_X61Y78         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=89, routed)          0.252     1.919    sm/D_states_q_reg[2]_rep_1
    SLICE_X61Y80         LUT6 (Prop_lut6_I4_O)        0.045     1.964 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.163     2.126    fifo_reset_cond/AS[0]
    SLICE_X64Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.853     2.043    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X64Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.564    
    SLICE_X64Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.493    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.186ns (30.983%)  route 0.414ns (69.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.582     1.526    sm/clk_IBUF_BUFG
    SLICE_X61Y78         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=89, routed)          0.252     1.919    sm/D_states_q_reg[2]_rep_1
    SLICE_X61Y80         LUT6 (Prop_lut6_I4_O)        0.045     1.964 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.163     2.126    fifo_reset_cond/AS[0]
    SLICE_X64Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.853     2.043    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X64Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.564    
    SLICE_X64Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.493    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.186ns (30.983%)  route 0.414ns (69.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.582     1.526    sm/clk_IBUF_BUFG
    SLICE_X61Y78         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=89, routed)          0.252     1.919    sm/D_states_q_reg[2]_rep_1
    SLICE_X61Y80         LUT6 (Prop_lut6_I4_O)        0.045     1.964 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.163     2.126    fifo_reset_cond/AS[0]
    SLICE_X64Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.853     2.043    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X64Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.564    
    SLICE_X64Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.493    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.186ns (30.983%)  route 0.414ns (69.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.582     1.526    sm/clk_IBUF_BUFG
    SLICE_X61Y78         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=89, routed)          0.252     1.919    sm/D_states_q_reg[2]_rep_1
    SLICE_X61Y80         LUT6 (Prop_lut6_I4_O)        0.045     1.964 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.163     2.126    fifo_reset_cond/AS[0]
    SLICE_X64Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.853     2.043    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X64Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.564    
    SLICE_X64Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.493    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.633    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.591ns  (logic 11.848ns (32.381%)  route 24.742ns (67.619%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X40Y87         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.419     5.553 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.987     7.540    L_reg/M_sm_timer[3]
    SLICE_X44Y96         LUT5 (Prop_lut5_I2_O)        0.324     7.864 r  L_reg/L_1b5e671b_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.288     8.152    L_reg/L_1b5e671b_remainder0_carry_i_27__1_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I5_O)        0.332     8.484 f  L_reg/L_1b5e671b_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.040     9.523    L_reg/L_1b5e671b_remainder0_carry_i_13__1_n_0
    SLICE_X45Y97         LUT3 (Prop_lut3_I1_O)        0.152     9.675 f  L_reg/L_1b5e671b_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    10.344    L_reg/L_1b5e671b_remainder0_carry_i_19__1_n_0
    SLICE_X45Y97         LUT5 (Prop_lut5_I3_O)        0.360    10.704 r  L_reg/L_1b5e671b_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.575    L_reg/L_1b5e671b_remainder0_carry_i_10__1_n_0
    SLICE_X44Y97         LUT4 (Prop_lut4_I1_O)        0.326    11.901 r  L_reg/L_1b5e671b_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.901    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.541 f  timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry/O[3]
                         net (fo=1, routed)           0.813    13.353    L_reg/L_1b5e671b_remainder0_3[3]
    SLICE_X43Y97         LUT4 (Prop_lut4_I1_O)        0.306    13.659 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.325    14.985    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X42Y99         LUT4 (Prop_lut4_I3_O)        0.150    15.135 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.638    15.773    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X40Y99         LUT6 (Prop_lut6_I4_O)        0.328    16.101 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.970    17.072    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X40Y100        LUT3 (Prop_lut3_I2_O)        0.152    17.224 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.010    18.234    L_reg/i__carry_i_20__4_n_0
    SLICE_X40Y98         LUT3 (Prop_lut3_I1_O)        0.354    18.588 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.844    19.431    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y97         LUT2 (Prop_lut2_I1_O)        0.326    19.757 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.483    20.240    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.747 r  timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.747    timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.861 r  timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.861    timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.195 f  timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.831    22.026    L_reg/L_1b5e671b_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X39Y100        LUT5 (Prop_lut5_I4_O)        0.303    22.329 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.543    22.873    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X37Y98         LUT5 (Prop_lut5_I0_O)        0.124    22.997 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.750    23.747    L_reg/i__carry_i_14__1_0
    SLICE_X37Y96         LUT3 (Prop_lut3_I0_O)        0.124    23.871 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.584    24.454    L_reg/i__carry_i_25__3_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.124    24.578 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.026    25.605    L_reg/i__carry_i_14__1_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I3_O)        0.124    25.729 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.737    26.465    L_reg/i__carry_i_13__3_n_0
    SLICE_X40Y97         LUT3 (Prop_lut3_I1_O)        0.150    26.615 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.007    27.622    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y97         LUT5 (Prop_lut5_I0_O)        0.332    27.954 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.954    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.487 r  timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.487    timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.604 r  timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.604    timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.823 f  timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.987    29.810    timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X39Y100        LUT6 (Prop_lut6_I1_O)        0.295    30.105 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.937    31.041    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y99         LUT6 (Prop_lut6_I1_O)        0.124    31.165 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.984    32.149    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I1_O)        0.124    32.273 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           1.020    33.293    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    33.417 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.470    34.887    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X54Y96         LUT4 (Prop_lut4_I3_O)        0.153    35.040 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.930    37.970    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    41.725 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.725    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.180ns  (logic 11.598ns (32.055%)  route 24.583ns (67.945%))
  Logic Levels:           34  (CARRY4=9 LUT2=1 LUT3=4 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X45Y89         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=11, routed)          1.307     6.900    L_reg/M_sm_pbc[12]
    SLICE_X45Y89         LUT2 (Prop_lut2_I0_O)        0.152     7.052 f  L_reg/L_1b5e671b_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           1.016     8.068    L_reg/L_1b5e671b_remainder0_carry_i_23__0_n_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I2_O)        0.326     8.394 f  L_reg/L_1b5e671b_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.704     9.097    L_reg/L_1b5e671b_remainder0_carry_i_12__0_n_0
    SLICE_X47Y92         LUT3 (Prop_lut3_I0_O)        0.118     9.215 f  L_reg/L_1b5e671b_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           1.125    10.341    L_reg/L_1b5e671b_remainder0_carry_i_20__0_n_0
    SLICE_X47Y91         LUT5 (Prop_lut5_I4_O)        0.354    10.695 r  L_reg/L_1b5e671b_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.833    11.528    L_reg/L_1b5e671b_remainder0_carry_i_10__0_n_0
    SLICE_X46Y90         LUT4 (Prop_lut4_I1_O)        0.326    11.854 r  L_reg/L_1b5e671b_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.854    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X46Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.387 r  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.387    bseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.504    bseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry__0_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.743 r  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.112    13.854    L_reg/L_1b5e671b_remainder0_1[10]
    SLICE_X44Y94         LUT5 (Prop_lut5_I0_O)        0.301    14.155 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.857    15.012    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X44Y93         LUT4 (Prop_lut4_I0_O)        0.124    15.136 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.959    16.095    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    16.219 r  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           0.798    17.017    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X44Y92         LUT3 (Prop_lut3_I1_O)        0.152    17.169 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.945    18.114    L_reg/i__carry_i_20__2_n_0
    SLICE_X43Y91         LUT4 (Prop_lut4_I3_O)        0.326    18.440 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.842    19.282    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X42Y93         LUT4 (Prop_lut4_I3_O)        0.124    19.406 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.817    20.223    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    20.347 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.347    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X43Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.745 r  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.745    bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.967 f  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.878    21.845    L_reg/L_1b5e671b_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X42Y94         LUT5 (Prop_lut5_I2_O)        0.299    22.144 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.302    22.446    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X42Y93         LUT5 (Prop_lut5_I0_O)        0.124    22.570 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.010    23.580    L_reg/i__carry_i_14__0_0
    SLICE_X40Y91         LUT3 (Prop_lut3_I0_O)        0.152    23.732 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.455    24.187    L_reg/i__carry_i_25__1_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326    24.513 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.817    25.329    L_reg/i__carry_i_20__1_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I2_O)        0.124    25.453 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.618    26.071    L_reg/i__carry_i_13__1_n_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I1_O)        0.153    26.224 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.653    26.878    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X41Y91         LUT5 (Prop_lut5_I0_O)        0.327    27.205 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.205    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.755 r  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.755    bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.869 r  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.869    bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.983 r  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.983    bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.205 f  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.033    bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y93         LUT6 (Prop_lut6_I5_O)        0.299    29.332 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.831    30.162    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I1_O)        0.124    30.286 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.960    31.246    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I2_O)        0.124    31.370 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.712    32.082    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I5_O)        0.124    32.206 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.390    33.596    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I0_O)        0.152    33.748 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.815    37.564    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    41.317 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.317    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.178ns  (logic 11.689ns (32.311%)  route 24.488ns (67.689%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X44Y86         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.419     5.553 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.445     6.998    L_reg/M_sm_pac[9]
    SLICE_X40Y81         LUT5 (Prop_lut5_I2_O)        0.324     7.322 f  L_reg/L_1b5e671b_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.666     7.987    L_reg/L_1b5e671b_remainder0_carry_i_24_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I3_O)        0.332     8.319 f  L_reg/L_1b5e671b_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.868     9.188    L_reg/L_1b5e671b_remainder0_carry_i_12_n_0
    SLICE_X41Y79         LUT3 (Prop_lut3_I0_O)        0.150     9.338 f  L_reg/L_1b5e671b_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.794    10.131    L_reg/L_1b5e671b_remainder0_carry_i_20_n_0
    SLICE_X43Y79         LUT4 (Prop_lut4_I3_O)        0.354    10.485 r  L_reg/L_1b5e671b_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.839    11.325    L_reg/L_1b5e671b_remainder0_carry__0_i_10_n_0
    SLICE_X42Y80         LUT4 (Prop_lut4_I2_O)        0.326    11.651 r  L_reg/L_1b5e671b_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.651    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.027 r  aseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.027    aseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry__0_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.350 f  aseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.127    13.477    L_reg/L_1b5e671b_remainder0[9]
    SLICE_X38Y80         LUT5 (Prop_lut5_I1_O)        0.306    13.783 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.809    14.592    L_reg/i__carry__1_i_10_n_0
    SLICE_X40Y79         LUT4 (Prop_lut4_I0_O)        0.124    14.716 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.680    15.396    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I0_O)        0.124    15.520 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.994    16.514    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.150    16.664 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.857    17.521    L_reg/i__carry_i_20__0_n_0
    SLICE_X39Y78         LUT3 (Prop_lut3_I1_O)        0.354    17.875 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.724    18.599    L_reg/i__carry_i_11_n_0
    SLICE_X39Y77         LUT2 (Prop_lut2_I1_O)        0.326    18.925 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.526    19.451    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X37Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.958 r  aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.958    aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.072 r  aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.072    aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.406 f  aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.250    21.657    L_reg/L_1b5e671b_remainder0_inferred__1/i__carry__2[1]
    SLICE_X37Y76         LUT5 (Prop_lut5_I4_O)        0.303    21.960 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.264    22.224    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X37Y76         LUT5 (Prop_lut5_I0_O)        0.124    22.348 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.804    23.152    L_reg/i__carry_i_14_0
    SLICE_X38Y73         LUT3 (Prop_lut3_I0_O)        0.150    23.302 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.674    23.976    L_reg/i__carry_i_25_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I0_O)        0.328    24.304 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.814    25.118    L_reg/i__carry_i_14_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I3_O)        0.124    25.242 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.808    26.051    L_reg/i__carry_i_13_n_0
    SLICE_X39Y74         LUT3 (Prop_lut3_I1_O)        0.152    26.203 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.857    27.060    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X38Y74         LUT5 (Prop_lut5_I0_O)        0.332    27.392 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.392    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.925 r  aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    27.934    aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.051 r  aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.051    aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.270 f  aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    29.129    aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X39Y76         LUT6 (Prop_lut6_I1_O)        0.295    29.424 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.020    30.444    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I1_O)        0.124    30.568 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.875    31.443    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.124    31.567 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.638    32.205    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124    32.329 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.786    33.115    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X38Y72         LUT3 (Prop_lut3_I2_O)        0.124    33.239 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.500    37.739    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.312 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.312    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.136ns  (logic 11.553ns (31.970%)  route 24.583ns (68.030%))
  Logic Levels:           34  (CARRY4=9 LUT2=1 LUT3=4 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X45Y89         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=11, routed)          1.307     6.900    L_reg/M_sm_pbc[12]
    SLICE_X45Y89         LUT2 (Prop_lut2_I0_O)        0.152     7.052 f  L_reg/L_1b5e671b_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           1.016     8.068    L_reg/L_1b5e671b_remainder0_carry_i_23__0_n_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I2_O)        0.326     8.394 f  L_reg/L_1b5e671b_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.704     9.097    L_reg/L_1b5e671b_remainder0_carry_i_12__0_n_0
    SLICE_X47Y92         LUT3 (Prop_lut3_I0_O)        0.118     9.215 f  L_reg/L_1b5e671b_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           1.125    10.341    L_reg/L_1b5e671b_remainder0_carry_i_20__0_n_0
    SLICE_X47Y91         LUT5 (Prop_lut5_I4_O)        0.354    10.695 r  L_reg/L_1b5e671b_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.833    11.528    L_reg/L_1b5e671b_remainder0_carry_i_10__0_n_0
    SLICE_X46Y90         LUT4 (Prop_lut4_I1_O)        0.326    11.854 r  L_reg/L_1b5e671b_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.854    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X46Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.387 r  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.387    bseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.504    bseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry__0_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.743 r  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.112    13.854    L_reg/L_1b5e671b_remainder0_1[10]
    SLICE_X44Y94         LUT5 (Prop_lut5_I0_O)        0.301    14.155 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.857    15.012    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X44Y93         LUT4 (Prop_lut4_I0_O)        0.124    15.136 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.959    16.095    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    16.219 r  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           0.798    17.017    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X44Y92         LUT3 (Prop_lut3_I1_O)        0.152    17.169 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.945    18.114    L_reg/i__carry_i_20__2_n_0
    SLICE_X43Y91         LUT4 (Prop_lut4_I3_O)        0.326    18.440 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.842    19.282    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X42Y93         LUT4 (Prop_lut4_I3_O)        0.124    19.406 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.817    20.223    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    20.347 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.347    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X43Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.745 r  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.745    bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.967 f  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.878    21.845    L_reg/L_1b5e671b_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X42Y94         LUT5 (Prop_lut5_I2_O)        0.299    22.144 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.302    22.446    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X42Y93         LUT5 (Prop_lut5_I0_O)        0.124    22.570 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.010    23.580    L_reg/i__carry_i_14__0_0
    SLICE_X40Y91         LUT3 (Prop_lut3_I0_O)        0.152    23.732 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.455    24.187    L_reg/i__carry_i_25__1_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326    24.513 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.817    25.329    L_reg/i__carry_i_20__1_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I2_O)        0.124    25.453 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.618    26.071    L_reg/i__carry_i_13__1_n_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I1_O)        0.153    26.224 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.653    26.878    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X41Y91         LUT5 (Prop_lut5_I0_O)        0.327    27.205 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.205    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.755 r  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.755    bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.869 r  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.869    bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.983 r  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.983    bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.205 r  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.033    bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y93         LUT6 (Prop_lut6_I5_O)        0.299    29.332 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.831    30.162    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I1_O)        0.124    30.286 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.960    31.246    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I2_O)        0.124    31.370 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.712    32.082    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I5_O)        0.124    32.206 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.398    33.604    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I1_O)        0.152    33.756 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.809    37.564    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    41.273 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.273    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.133ns  (logic 11.360ns (31.438%)  route 24.773ns (68.562%))
  Logic Levels:           34  (CARRY4=9 LUT2=1 LUT3=4 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X45Y89         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=11, routed)          1.307     6.900    L_reg/M_sm_pbc[12]
    SLICE_X45Y89         LUT2 (Prop_lut2_I0_O)        0.152     7.052 f  L_reg/L_1b5e671b_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           1.016     8.068    L_reg/L_1b5e671b_remainder0_carry_i_23__0_n_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I2_O)        0.326     8.394 f  L_reg/L_1b5e671b_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.704     9.097    L_reg/L_1b5e671b_remainder0_carry_i_12__0_n_0
    SLICE_X47Y92         LUT3 (Prop_lut3_I0_O)        0.118     9.215 f  L_reg/L_1b5e671b_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           1.125    10.341    L_reg/L_1b5e671b_remainder0_carry_i_20__0_n_0
    SLICE_X47Y91         LUT5 (Prop_lut5_I4_O)        0.354    10.695 r  L_reg/L_1b5e671b_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.833    11.528    L_reg/L_1b5e671b_remainder0_carry_i_10__0_n_0
    SLICE_X46Y90         LUT4 (Prop_lut4_I1_O)        0.326    11.854 r  L_reg/L_1b5e671b_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.854    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X46Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.387 r  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.387    bseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.504    bseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry__0_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.743 r  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.112    13.854    L_reg/L_1b5e671b_remainder0_1[10]
    SLICE_X44Y94         LUT5 (Prop_lut5_I0_O)        0.301    14.155 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.857    15.012    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X44Y93         LUT4 (Prop_lut4_I0_O)        0.124    15.136 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.959    16.095    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    16.219 r  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           0.798    17.017    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X44Y92         LUT3 (Prop_lut3_I1_O)        0.152    17.169 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.945    18.114    L_reg/i__carry_i_20__2_n_0
    SLICE_X43Y91         LUT4 (Prop_lut4_I3_O)        0.326    18.440 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.842    19.282    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X42Y93         LUT4 (Prop_lut4_I3_O)        0.124    19.406 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.817    20.223    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    20.347 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.347    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X43Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.745 r  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.745    bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.967 f  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.878    21.845    L_reg/L_1b5e671b_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X42Y94         LUT5 (Prop_lut5_I2_O)        0.299    22.144 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.302    22.446    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X42Y93         LUT5 (Prop_lut5_I0_O)        0.124    22.570 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.010    23.580    L_reg/i__carry_i_14__0_0
    SLICE_X40Y91         LUT3 (Prop_lut3_I0_O)        0.152    23.732 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.455    24.187    L_reg/i__carry_i_25__1_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326    24.513 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.817    25.329    L_reg/i__carry_i_20__1_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I2_O)        0.124    25.453 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.618    26.071    L_reg/i__carry_i_13__1_n_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I1_O)        0.153    26.224 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.653    26.878    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X41Y91         LUT5 (Prop_lut5_I0_O)        0.327    27.205 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.205    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.755 r  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.755    bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.869 r  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.869    bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.983 r  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.983    bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.205 r  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.033    bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y93         LUT6 (Prop_lut6_I5_O)        0.299    29.332 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.831    30.162    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I1_O)        0.124    30.286 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.960    31.246    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I2_O)        0.124    31.370 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.712    32.082    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I5_O)        0.124    32.206 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.398    33.604    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I0_O)        0.124    33.728 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.999    37.726    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    41.270 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.270    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.123ns  (logic 11.684ns (32.345%)  route 24.439ns (67.655%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X44Y86         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.419     5.553 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.445     6.998    L_reg/M_sm_pac[9]
    SLICE_X40Y81         LUT5 (Prop_lut5_I2_O)        0.324     7.322 f  L_reg/L_1b5e671b_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.666     7.987    L_reg/L_1b5e671b_remainder0_carry_i_24_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I3_O)        0.332     8.319 f  L_reg/L_1b5e671b_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.868     9.188    L_reg/L_1b5e671b_remainder0_carry_i_12_n_0
    SLICE_X41Y79         LUT3 (Prop_lut3_I0_O)        0.150     9.338 f  L_reg/L_1b5e671b_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.794    10.131    L_reg/L_1b5e671b_remainder0_carry_i_20_n_0
    SLICE_X43Y79         LUT4 (Prop_lut4_I3_O)        0.354    10.485 r  L_reg/L_1b5e671b_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.839    11.325    L_reg/L_1b5e671b_remainder0_carry__0_i_10_n_0
    SLICE_X42Y80         LUT4 (Prop_lut4_I2_O)        0.326    11.651 r  L_reg/L_1b5e671b_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.651    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.027 r  aseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.027    aseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry__0_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.350 f  aseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.127    13.477    L_reg/L_1b5e671b_remainder0[9]
    SLICE_X38Y80         LUT5 (Prop_lut5_I1_O)        0.306    13.783 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.809    14.592    L_reg/i__carry__1_i_10_n_0
    SLICE_X40Y79         LUT4 (Prop_lut4_I0_O)        0.124    14.716 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.680    15.396    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I0_O)        0.124    15.520 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.994    16.514    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.150    16.664 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.857    17.521    L_reg/i__carry_i_20__0_n_0
    SLICE_X39Y78         LUT3 (Prop_lut3_I1_O)        0.354    17.875 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.724    18.599    L_reg/i__carry_i_11_n_0
    SLICE_X39Y77         LUT2 (Prop_lut2_I1_O)        0.326    18.925 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.526    19.451    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X37Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.958 r  aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.958    aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.072 r  aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.072    aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.406 f  aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.250    21.657    L_reg/L_1b5e671b_remainder0_inferred__1/i__carry__2[1]
    SLICE_X37Y76         LUT5 (Prop_lut5_I4_O)        0.303    21.960 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.264    22.224    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X37Y76         LUT5 (Prop_lut5_I0_O)        0.124    22.348 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.804    23.152    L_reg/i__carry_i_14_0
    SLICE_X38Y73         LUT3 (Prop_lut3_I0_O)        0.150    23.302 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.674    23.976    L_reg/i__carry_i_25_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I0_O)        0.328    24.304 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.814    25.118    L_reg/i__carry_i_14_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I3_O)        0.124    25.242 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.808    26.051    L_reg/i__carry_i_13_n_0
    SLICE_X39Y74         LUT3 (Prop_lut3_I1_O)        0.152    26.203 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.857    27.060    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X38Y74         LUT5 (Prop_lut5_I0_O)        0.332    27.392 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.392    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.925 r  aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    27.934    aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.051 r  aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.051    aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.270 r  aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    29.129    aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X39Y76         LUT6 (Prop_lut6_I1_O)        0.295    29.424 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.020    30.444    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I1_O)        0.124    30.568 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.875    31.443    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.124    31.567 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.638    32.205    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124    32.329 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.769    33.098    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X38Y72         LUT4 (Prop_lut4_I3_O)        0.124    33.222 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.467    37.689    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.257 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.257    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.988ns  (logic 11.866ns (32.972%)  route 24.122ns (67.028%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X40Y87         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.419     5.553 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.987     7.540    L_reg/M_sm_timer[3]
    SLICE_X44Y96         LUT5 (Prop_lut5_I2_O)        0.324     7.864 r  L_reg/L_1b5e671b_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.288     8.152    L_reg/L_1b5e671b_remainder0_carry_i_27__1_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I5_O)        0.332     8.484 f  L_reg/L_1b5e671b_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.040     9.523    L_reg/L_1b5e671b_remainder0_carry_i_13__1_n_0
    SLICE_X45Y97         LUT3 (Prop_lut3_I1_O)        0.152     9.675 f  L_reg/L_1b5e671b_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    10.344    L_reg/L_1b5e671b_remainder0_carry_i_19__1_n_0
    SLICE_X45Y97         LUT5 (Prop_lut5_I3_O)        0.360    10.704 r  L_reg/L_1b5e671b_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.575    L_reg/L_1b5e671b_remainder0_carry_i_10__1_n_0
    SLICE_X44Y97         LUT4 (Prop_lut4_I1_O)        0.326    11.901 r  L_reg/L_1b5e671b_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.901    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.541 f  timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry/O[3]
                         net (fo=1, routed)           0.813    13.353    L_reg/L_1b5e671b_remainder0_3[3]
    SLICE_X43Y97         LUT4 (Prop_lut4_I1_O)        0.306    13.659 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.325    14.985    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X42Y99         LUT4 (Prop_lut4_I3_O)        0.150    15.135 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.638    15.773    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X40Y99         LUT6 (Prop_lut6_I4_O)        0.328    16.101 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.970    17.072    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X40Y100        LUT3 (Prop_lut3_I2_O)        0.152    17.224 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.010    18.234    L_reg/i__carry_i_20__4_n_0
    SLICE_X40Y98         LUT3 (Prop_lut3_I1_O)        0.354    18.588 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.844    19.431    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y97         LUT2 (Prop_lut2_I1_O)        0.326    19.757 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.483    20.240    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.747 r  timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.747    timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.861 r  timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.861    timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.195 f  timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.831    22.026    L_reg/L_1b5e671b_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X39Y100        LUT5 (Prop_lut5_I4_O)        0.303    22.329 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.543    22.873    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X37Y98         LUT5 (Prop_lut5_I0_O)        0.124    22.997 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.750    23.747    L_reg/i__carry_i_14__1_0
    SLICE_X37Y96         LUT3 (Prop_lut3_I0_O)        0.124    23.871 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.584    24.454    L_reg/i__carry_i_25__3_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.124    24.578 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.026    25.605    L_reg/i__carry_i_14__1_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I3_O)        0.124    25.729 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.737    26.465    L_reg/i__carry_i_13__3_n_0
    SLICE_X40Y97         LUT3 (Prop_lut3_I1_O)        0.150    26.615 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.007    27.622    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y97         LUT5 (Prop_lut5_I0_O)        0.332    27.954 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.954    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.487 r  timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.487    timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.604 r  timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.604    timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.823 r  timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.987    29.810    timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X39Y100        LUT6 (Prop_lut6_I1_O)        0.295    30.105 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.937    31.041    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y99         LUT6 (Prop_lut6_I1_O)        0.124    31.165 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.984    32.149    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I1_O)        0.124    32.273 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           1.020    33.293    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    33.417 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.278    34.695    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X54Y96         LUT4 (Prop_lut4_I3_O)        0.152    34.847 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.501    37.349    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    41.122 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.122    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.921ns  (logic 11.621ns (32.350%)  route 24.300ns (67.650%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X40Y87         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.419     5.553 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.987     7.540    L_reg/M_sm_timer[3]
    SLICE_X44Y96         LUT5 (Prop_lut5_I2_O)        0.324     7.864 r  L_reg/L_1b5e671b_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.288     8.152    L_reg/L_1b5e671b_remainder0_carry_i_27__1_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I5_O)        0.332     8.484 f  L_reg/L_1b5e671b_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.040     9.523    L_reg/L_1b5e671b_remainder0_carry_i_13__1_n_0
    SLICE_X45Y97         LUT3 (Prop_lut3_I1_O)        0.152     9.675 f  L_reg/L_1b5e671b_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    10.344    L_reg/L_1b5e671b_remainder0_carry_i_19__1_n_0
    SLICE_X45Y97         LUT5 (Prop_lut5_I3_O)        0.360    10.704 r  L_reg/L_1b5e671b_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.575    L_reg/L_1b5e671b_remainder0_carry_i_10__1_n_0
    SLICE_X44Y97         LUT4 (Prop_lut4_I1_O)        0.326    11.901 r  L_reg/L_1b5e671b_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.901    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.541 f  timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry/O[3]
                         net (fo=1, routed)           0.813    13.353    L_reg/L_1b5e671b_remainder0_3[3]
    SLICE_X43Y97         LUT4 (Prop_lut4_I1_O)        0.306    13.659 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.325    14.985    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X42Y99         LUT4 (Prop_lut4_I3_O)        0.150    15.135 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.638    15.773    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X40Y99         LUT6 (Prop_lut6_I4_O)        0.328    16.101 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.970    17.072    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X40Y100        LUT3 (Prop_lut3_I2_O)        0.152    17.224 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.010    18.234    L_reg/i__carry_i_20__4_n_0
    SLICE_X40Y98         LUT3 (Prop_lut3_I1_O)        0.354    18.588 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.844    19.431    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y97         LUT2 (Prop_lut2_I1_O)        0.326    19.757 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.483    20.240    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.747 r  timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.747    timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.861 r  timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.861    timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.195 f  timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.831    22.026    L_reg/L_1b5e671b_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X39Y100        LUT5 (Prop_lut5_I4_O)        0.303    22.329 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.543    22.873    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X37Y98         LUT5 (Prop_lut5_I0_O)        0.124    22.997 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.750    23.747    L_reg/i__carry_i_14__1_0
    SLICE_X37Y96         LUT3 (Prop_lut3_I0_O)        0.124    23.871 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.584    24.454    L_reg/i__carry_i_25__3_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.124    24.578 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.026    25.605    L_reg/i__carry_i_14__1_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I3_O)        0.124    25.729 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.737    26.465    L_reg/i__carry_i_13__3_n_0
    SLICE_X40Y97         LUT3 (Prop_lut3_I1_O)        0.150    26.615 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.007    27.622    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y97         LUT5 (Prop_lut5_I0_O)        0.332    27.954 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.954    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.487 r  timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.487    timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.604 r  timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.604    timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.823 r  timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.987    29.810    timerseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X39Y100        LUT6 (Prop_lut6_I1_O)        0.295    30.105 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.937    31.041    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y99         LUT6 (Prop_lut6_I1_O)        0.124    31.165 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.984    32.149    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I1_O)        0.124    32.273 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           1.020    33.293    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    33.417 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.470    34.887    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X54Y96         LUT4 (Prop_lut4_I3_O)        0.124    35.011 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.489    37.499    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.055 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.055    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.852ns  (logic 11.942ns (33.308%)  route 23.910ns (66.692%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X44Y86         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.419     5.553 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.445     6.998    L_reg/M_sm_pac[9]
    SLICE_X40Y81         LUT5 (Prop_lut5_I2_O)        0.324     7.322 f  L_reg/L_1b5e671b_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.666     7.987    L_reg/L_1b5e671b_remainder0_carry_i_24_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I3_O)        0.332     8.319 f  L_reg/L_1b5e671b_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.868     9.188    L_reg/L_1b5e671b_remainder0_carry_i_12_n_0
    SLICE_X41Y79         LUT3 (Prop_lut3_I0_O)        0.150     9.338 f  L_reg/L_1b5e671b_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.794    10.131    L_reg/L_1b5e671b_remainder0_carry_i_20_n_0
    SLICE_X43Y79         LUT4 (Prop_lut4_I3_O)        0.354    10.485 r  L_reg/L_1b5e671b_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.839    11.325    L_reg/L_1b5e671b_remainder0_carry__0_i_10_n_0
    SLICE_X42Y80         LUT4 (Prop_lut4_I2_O)        0.326    11.651 r  L_reg/L_1b5e671b_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.651    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.027 r  aseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.027    aseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry__0_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.350 f  aseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.127    13.477    L_reg/L_1b5e671b_remainder0[9]
    SLICE_X38Y80         LUT5 (Prop_lut5_I1_O)        0.306    13.783 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.809    14.592    L_reg/i__carry__1_i_10_n_0
    SLICE_X40Y79         LUT4 (Prop_lut4_I0_O)        0.124    14.716 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.680    15.396    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I0_O)        0.124    15.520 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.994    16.514    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.150    16.664 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.857    17.521    L_reg/i__carry_i_20__0_n_0
    SLICE_X39Y78         LUT3 (Prop_lut3_I1_O)        0.354    17.875 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.724    18.599    L_reg/i__carry_i_11_n_0
    SLICE_X39Y77         LUT2 (Prop_lut2_I1_O)        0.326    18.925 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.526    19.451    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X37Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.958 r  aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.958    aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.072 r  aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.072    aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.406 f  aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.250    21.657    L_reg/L_1b5e671b_remainder0_inferred__1/i__carry__2[1]
    SLICE_X37Y76         LUT5 (Prop_lut5_I4_O)        0.303    21.960 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.264    22.224    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X37Y76         LUT5 (Prop_lut5_I0_O)        0.124    22.348 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.804    23.152    L_reg/i__carry_i_14_0
    SLICE_X38Y73         LUT3 (Prop_lut3_I0_O)        0.150    23.302 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.674    23.976    L_reg/i__carry_i_25_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I0_O)        0.328    24.304 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.814    25.118    L_reg/i__carry_i_14_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I3_O)        0.124    25.242 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.808    26.051    L_reg/i__carry_i_13_n_0
    SLICE_X39Y74         LUT3 (Prop_lut3_I1_O)        0.152    26.203 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.857    27.060    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X38Y74         LUT5 (Prop_lut5_I0_O)        0.332    27.392 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.392    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.925 r  aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    27.934    aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.051 r  aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.051    aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.270 r  aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    29.129    aseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X39Y76         LUT6 (Prop_lut6_I1_O)        0.295    29.424 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.020    30.444    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I1_O)        0.124    30.568 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.875    31.443    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.124    31.567 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.638    32.205    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124    32.329 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.769    33.098    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X38Y72         LUT4 (Prop_lut4_I3_O)        0.150    33.248 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.939    37.186    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.800    40.986 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.986    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.811ns  (logic 11.361ns (31.725%)  route 24.450ns (68.275%))
  Logic Levels:           34  (CARRY4=9 LUT2=1 LUT3=5 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X45Y89         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=11, routed)          1.307     6.900    L_reg/M_sm_pbc[12]
    SLICE_X45Y89         LUT2 (Prop_lut2_I0_O)        0.152     7.052 f  L_reg/L_1b5e671b_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           1.016     8.068    L_reg/L_1b5e671b_remainder0_carry_i_23__0_n_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I2_O)        0.326     8.394 f  L_reg/L_1b5e671b_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.704     9.097    L_reg/L_1b5e671b_remainder0_carry_i_12__0_n_0
    SLICE_X47Y92         LUT3 (Prop_lut3_I0_O)        0.118     9.215 f  L_reg/L_1b5e671b_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           1.125    10.341    L_reg/L_1b5e671b_remainder0_carry_i_20__0_n_0
    SLICE_X47Y91         LUT5 (Prop_lut5_I4_O)        0.354    10.695 r  L_reg/L_1b5e671b_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.833    11.528    L_reg/L_1b5e671b_remainder0_carry_i_10__0_n_0
    SLICE_X46Y90         LUT4 (Prop_lut4_I1_O)        0.326    11.854 r  L_reg/L_1b5e671b_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.854    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X46Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.387 r  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.387    bseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.504    bseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry__0_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.743 r  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.112    13.854    L_reg/L_1b5e671b_remainder0_1[10]
    SLICE_X44Y94         LUT5 (Prop_lut5_I0_O)        0.301    14.155 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.857    15.012    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X44Y93         LUT4 (Prop_lut4_I0_O)        0.124    15.136 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.959    16.095    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    16.219 r  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           0.798    17.017    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X44Y92         LUT3 (Prop_lut3_I1_O)        0.152    17.169 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.945    18.114    L_reg/i__carry_i_20__2_n_0
    SLICE_X43Y91         LUT4 (Prop_lut4_I3_O)        0.326    18.440 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.842    19.282    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X42Y93         LUT4 (Prop_lut4_I3_O)        0.124    19.406 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.817    20.223    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.124    20.347 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.347    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X43Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.745 r  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.745    bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.967 f  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.878    21.845    L_reg/L_1b5e671b_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X42Y94         LUT5 (Prop_lut5_I2_O)        0.299    22.144 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.302    22.446    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X42Y93         LUT5 (Prop_lut5_I0_O)        0.124    22.570 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.010    23.580    L_reg/i__carry_i_14__0_0
    SLICE_X40Y91         LUT3 (Prop_lut3_I0_O)        0.152    23.732 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.455    24.187    L_reg/i__carry_i_25__1_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326    24.513 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.817    25.329    L_reg/i__carry_i_20__1_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I2_O)        0.124    25.453 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.618    26.071    L_reg/i__carry_i_13__1_n_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I1_O)        0.153    26.224 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.653    26.878    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X41Y91         LUT5 (Prop_lut5_I0_O)        0.327    27.205 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.205    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.755 r  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.755    bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.869 r  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.869    bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.983 r  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.983    bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.205 r  bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.033    bseg_driver/decimal_renderer/L_1b5e671b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y93         LUT6 (Prop_lut6_I5_O)        0.299    29.332 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.831    30.162    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I1_O)        0.124    30.286 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.627    30.913    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y90         LUT3 (Prop_lut3_I1_O)        0.124    31.037 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.888    31.925    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    32.049 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.261    33.310    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I1_O)        0.124    33.434 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.969    37.403    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.948 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.948    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_1921404052[0].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.979ns  (logic 1.457ns (73.620%)  route 0.522ns (26.380%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.587     1.531    forLoop_idx_0_1921404052[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  forLoop_idx_0_1921404052[0].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  forLoop_idx_0_1921404052[0].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.076     1.748    forLoop_idx_0_1921404052[0].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X59Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.793 r  forLoop_idx_0_1921404052[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.845    forLoop_idx_0_1921404052[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I3_O)        0.045     1.890 r  forLoop_idx_0_1921404052[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=12, routed)          0.394     2.284    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.509 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.509    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1921404052[1].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.987ns  (logic 1.458ns (73.373%)  route 0.529ns (26.627%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.589     1.533    forLoop_idx_0_1921404052[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  forLoop_idx_0_1921404052[1].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  forLoop_idx_0_1921404052[1].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.079     1.753    forLoop_idx_0_1921404052[1].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X62Y65         LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  forLoop_idx_0_1921404052[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.858    forLoop_idx_0_1921404052[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3_n_0
    SLICE_X62Y65         LUT4 (Prop_lut4_I3_O)        0.045     1.903 r  forLoop_idx_0_1921404052[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=11, routed)          0.390     2.293    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.519 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.519    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1672419807[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.460ns (73.635%)  route 0.523ns (26.365%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.593     1.537    forLoop_idx_0_1672419807[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  forLoop_idx_0_1672419807[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_1672419807[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.079     1.757    forLoop_idx_0_1672419807[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.802 r  forLoop_idx_0_1672419807[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.862    forLoop_idx_0_1672419807[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X62Y56         LUT4 (Prop_lut4_I3_O)        0.045     1.907 r  forLoop_idx_0_1672419807[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=10, routed)          0.384     2.291    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.520 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.520    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1921404052[2].cond_butt_dirs/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.996ns  (logic 1.453ns (72.799%)  route 0.543ns (27.201%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.590     1.534    forLoop_idx_0_1921404052[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y61         FDRE                                         r  forLoop_idx_0_1921404052[2].cond_butt_dirs/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  forLoop_idx_0_1921404052[2].cond_butt_dirs/D_ctr_q_reg[10]/Q
                         net (fo=3, routed)           0.081     1.756    forLoop_idx_0_1921404052[2].cond_butt_dirs/D_ctr_q_reg[10]
    SLICE_X58Y61         LUT6 (Prop_lut6_I0_O)        0.045     1.801 r  forLoop_idx_0_1921404052[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.059     1.860    forLoop_idx_0_1921404052[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_2_n_0
    SLICE_X58Y61         LUT4 (Prop_lut4_I0_O)        0.045     1.905 r  forLoop_idx_0_1921404052[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=14, routed)          0.403     2.308    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.530 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.530    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1921404052[3].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 1.454ns (72.550%)  route 0.550ns (27.450%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.591     1.535    forLoop_idx_0_1921404052[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  forLoop_idx_0_1921404052[3].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_1921404052[3].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.075     1.751    forLoop_idx_0_1921404052[3].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X63Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.796 r  forLoop_idx_0_1921404052[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.848    forLoop_idx_0_1921404052[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3_n_0
    SLICE_X63Y61         LUT4 (Prop_lut4_I3_O)        0.045     1.893 r  forLoop_idx_0_1921404052[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.423     2.316    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.539 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.539    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1672419807[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.023ns  (logic 1.466ns (72.436%)  route 0.558ns (27.564%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.592     1.536    forLoop_idx_0_1672419807[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_1672419807[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1672419807[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.076     1.753    forLoop_idx_0_1672419807[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X64Y59         LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  forLoop_idx_0_1672419807[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.850    forLoop_idx_0_1672419807[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X64Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.895 r  forLoop_idx_0_1672419807[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=20, routed)          0.430     2.324    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.559 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.559    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 1.350ns (61.805%)  route 0.834ns (38.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.588     1.532    display/clk_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.834     2.507    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.715 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.715    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.383ns (60.067%)  route 0.919ns (39.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X55Y90         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.919     2.567    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.809 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.809    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.303ns  (logic 1.396ns (60.620%)  route 0.907ns (39.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X54Y90         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.907     2.578    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.809 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.809    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.337ns  (logic 1.396ns (59.741%)  route 0.941ns (40.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y90         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDPE (Prop_fdpe_C_Q)         0.164     1.700 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.941     2.641    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.873 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.873    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1921404052[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.175ns  (logic 1.500ns (28.986%)  route 3.675ns (71.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.675     5.175    forLoop_idx_0_1921404052[1].cond_butt_dirs/sync/D[0]
    SLICE_X63Y62         FDRE                                         r  forLoop_idx_0_1921404052[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.505     4.909    forLoop_idx_0_1921404052[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  forLoop_idx_0_1921404052[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1921404052[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.964ns  (logic 1.502ns (30.264%)  route 3.462ns (69.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.462     4.964    forLoop_idx_0_1921404052[0].cond_butt_dirs/sync/D[0]
    SLICE_X59Y64         FDRE                                         r  forLoop_idx_0_1921404052[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.503     4.907    forLoop_idx_0_1921404052[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  forLoop_idx_0_1921404052[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1921404052[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.836ns  (logic 1.488ns (30.762%)  route 3.348ns (69.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.348     4.836    forLoop_idx_0_1921404052[3].cond_butt_dirs/sync/D[0]
    SLICE_X60Y57         FDRE                                         r  forLoop_idx_0_1921404052[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.507     4.911    forLoop_idx_0_1921404052[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y57         FDRE                                         r  forLoop_idx_0_1921404052[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1921404052[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.729ns  (logic 1.490ns (31.500%)  route 3.240ns (68.500%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.240     4.729    forLoop_idx_0_1921404052[2].cond_butt_dirs/sync/D[0]
    SLICE_X58Y57         FDRE                                         r  forLoop_idx_0_1921404052[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.507     4.911    forLoop_idx_0_1921404052[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  forLoop_idx_0_1921404052[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.168ns  (logic 1.493ns (47.136%)  route 1.675ns (52.864%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.675     3.168    cond_butt_next_play/sync/D[0]
    SLICE_X56Y72         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.429     4.833    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X56Y72         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1672419807[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.565ns  (logic 1.462ns (56.994%)  route 1.103ns (43.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.103     2.565    forLoop_idx_0_1672419807[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y60         FDRE                                         r  forLoop_idx_0_1672419807[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.507     4.911    forLoop_idx_0_1672419807[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  forLoop_idx_0_1672419807[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.561ns  (logic 1.496ns (58.388%)  route 1.066ns (41.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.066     2.561    reset_cond/AS[0]
    SLICE_X65Y90         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y90         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.561ns  (logic 1.496ns (58.388%)  route 1.066ns (41.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.066     2.561    reset_cond/AS[0]
    SLICE_X64Y90         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y90         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.561ns  (logic 1.496ns (58.388%)  route 1.066ns (41.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.066     2.561    reset_cond/AS[0]
    SLICE_X64Y90         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y90         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.561ns  (logic 1.496ns (58.388%)  route 1.066ns (41.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.066     2.561    reset_cond/AS[0]
    SLICE_X64Y90         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y90         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1672419807[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.236ns (36.308%)  route 0.414ns (63.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.414     0.650    forLoop_idx_0_1672419807[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X63Y62         FDRE                                         r  forLoop_idx_0_1672419807[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.859     2.049    forLoop_idx_0_1672419807[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  forLoop_idx_0_1672419807[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1672419807[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.230ns (34.573%)  route 0.435ns (65.427%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.435     0.665    forLoop_idx_0_1672419807[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y60         FDRE                                         r  forLoop_idx_0_1672419807[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.861     2.051    forLoop_idx_0_1672419807[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  forLoop_idx_0_1672419807[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.263ns (38.535%)  route 0.420ns (61.465%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.420     0.683    reset_cond/AS[0]
    SLICE_X65Y90         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y90         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.263ns (38.535%)  route 0.420ns (61.465%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.420     0.683    reset_cond/AS[0]
    SLICE_X64Y90         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y90         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.263ns (38.535%)  route 0.420ns (61.465%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.420     0.683    reset_cond/AS[0]
    SLICE_X64Y90         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y90         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.263ns (38.535%)  route 0.420ns (61.465%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.420     0.683    reset_cond/AS[0]
    SLICE_X64Y90         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y90         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.263ns (38.535%)  route 0.420ns (61.465%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.420     0.683    reset_cond/AS[0]
    SLICE_X64Y90         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y90         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.003ns  (logic 0.261ns (26.032%)  route 0.742ns (73.968%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.742     1.003    cond_butt_next_play/sync/D[0]
    SLICE_X56Y72         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.821     2.011    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X56Y72         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1921404052[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.744ns  (logic 0.257ns (14.762%)  route 1.487ns (85.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.487     1.744    forLoop_idx_0_1921404052[2].cond_butt_dirs/sync/D[0]
    SLICE_X58Y57         FDRE                                         r  forLoop_idx_0_1921404052[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.860     2.050    forLoop_idx_0_1921404052[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  forLoop_idx_0_1921404052[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1921404052[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.767ns  (logic 0.255ns (14.445%)  route 1.512ns (85.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.512     1.767    forLoop_idx_0_1921404052[3].cond_butt_dirs/sync/D[0]
    SLICE_X60Y57         FDRE                                         r  forLoop_idx_0_1921404052[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.860     2.050    forLoop_idx_0_1921404052[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y57         FDRE                                         r  forLoop_idx_0_1921404052[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





