Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Mar 24 16:36:20 2022
| Host         : blade running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file final_top_timing_summary_routed.rpt -pb final_top_timing_summary_routed.pb -rpx final_top_timing_summary_routed.rpx -warn_on_violation
| Design       : final_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-18  Warning           Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.020        0.000                      0                  126        0.145        0.000                      0                  126        4.500        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.020        0.000                      0                  126        0.145        0.000                      0                  126        4.500        0.000                       0                    93  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 u2/pwmSize_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/inTemp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 2.008ns (44.686%)  route 2.486ns (55.314%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.077     3.535    u2/clk100_IBUF
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.124     3.659 r  u2/pwmSize[16]_i_2/O
                         net (fo=23, routed)          1.846     5.506    u2/pwmSize[16]_i_2_n_0
    SLICE_X28Y95         FDRE                                         r  u2/pwmSize_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.419     5.925 r  u2/pwmSize_reg[16]/Q
                         net (fo=10, routed)          1.287     7.211    u2/pwmSize[16]
    SLICE_X28Y91         LUT4 (Prop_lut4_I1_O)        0.299     7.510 r  u2/inTemp1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.510    u2/inTemp1_carry_i_8_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.042 r  u2/inTemp1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.042    u2/inTemp1_carry_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.156 r  u2/inTemp1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.156    u2/inTemp1_carry__0_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.427 f  u2/inTemp1_carry__1/CO[0]
                         net (fo=1, routed)           0.577     9.004    u2/inTemp1
    SLICE_X29Y95         LUT1 (Prop_lut1_I0_O)        0.373     9.377 r  u2/inTemp[3]_i_1/O
                         net (fo=4, routed)           0.622     9.999    u2/inTemp[3]_i_1_n_0
    SLICE_X29Y95         FDRE                                         r  u2/inTemp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.759    13.147    u2/clk100_IBUF
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.100    13.247 r  u2/pwmSize[16]_i_2/O
                         net (fo=23, routed)          1.559    14.806    u2/pwmSize[16]_i_2_n_0
    SLICE_X29Y95         FDRE                                         r  u2/inTemp_reg[0]/C
                         clock pessimism              0.677    15.484    
                         clock uncertainty           -0.035    15.448    
    SLICE_X29Y95         FDRE (Setup_fdre_C_R)       -0.429    15.019    u2/inTemp_reg[0]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 u2/pwmSize_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/inTemp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 2.008ns (44.686%)  route 2.486ns (55.314%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.077     3.535    u2/clk100_IBUF
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.124     3.659 r  u2/pwmSize[16]_i_2/O
                         net (fo=23, routed)          1.846     5.506    u2/pwmSize[16]_i_2_n_0
    SLICE_X28Y95         FDRE                                         r  u2/pwmSize_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.419     5.925 r  u2/pwmSize_reg[16]/Q
                         net (fo=10, routed)          1.287     7.211    u2/pwmSize[16]
    SLICE_X28Y91         LUT4 (Prop_lut4_I1_O)        0.299     7.510 r  u2/inTemp1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.510    u2/inTemp1_carry_i_8_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.042 r  u2/inTemp1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.042    u2/inTemp1_carry_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.156 r  u2/inTemp1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.156    u2/inTemp1_carry__0_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.427 f  u2/inTemp1_carry__1/CO[0]
                         net (fo=1, routed)           0.577     9.004    u2/inTemp1
    SLICE_X29Y95         LUT1 (Prop_lut1_I0_O)        0.373     9.377 r  u2/inTemp[3]_i_1/O
                         net (fo=4, routed)           0.622     9.999    u2/inTemp[3]_i_1_n_0
    SLICE_X29Y95         FDRE                                         r  u2/inTemp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.759    13.147    u2/clk100_IBUF
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.100    13.247 r  u2/pwmSize[16]_i_2/O
                         net (fo=23, routed)          1.559    14.806    u2/pwmSize[16]_i_2_n_0
    SLICE_X29Y95         FDRE                                         r  u2/inTemp_reg[1]/C
                         clock pessimism              0.677    15.484    
                         clock uncertainty           -0.035    15.448    
    SLICE_X29Y95         FDRE (Setup_fdre_C_R)       -0.429    15.019    u2/inTemp_reg[1]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 u2/pwmSize_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/inTemp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 2.008ns (44.686%)  route 2.486ns (55.314%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.077     3.535    u2/clk100_IBUF
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.124     3.659 r  u2/pwmSize[16]_i_2/O
                         net (fo=23, routed)          1.846     5.506    u2/pwmSize[16]_i_2_n_0
    SLICE_X28Y95         FDRE                                         r  u2/pwmSize_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.419     5.925 r  u2/pwmSize_reg[16]/Q
                         net (fo=10, routed)          1.287     7.211    u2/pwmSize[16]
    SLICE_X28Y91         LUT4 (Prop_lut4_I1_O)        0.299     7.510 r  u2/inTemp1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.510    u2/inTemp1_carry_i_8_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.042 r  u2/inTemp1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.042    u2/inTemp1_carry_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.156 r  u2/inTemp1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.156    u2/inTemp1_carry__0_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.427 f  u2/inTemp1_carry__1/CO[0]
                         net (fo=1, routed)           0.577     9.004    u2/inTemp1
    SLICE_X29Y95         LUT1 (Prop_lut1_I0_O)        0.373     9.377 r  u2/inTemp[3]_i_1/O
                         net (fo=4, routed)           0.622     9.999    u2/inTemp[3]_i_1_n_0
    SLICE_X29Y95         FDRE                                         r  u2/inTemp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.759    13.147    u2/clk100_IBUF
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.100    13.247 r  u2/pwmSize[16]_i_2/O
                         net (fo=23, routed)          1.559    14.806    u2/pwmSize[16]_i_2_n_0
    SLICE_X29Y95         FDRE                                         r  u2/inTemp_reg[2]/C
                         clock pessimism              0.677    15.484    
                         clock uncertainty           -0.035    15.448    
    SLICE_X29Y95         FDRE (Setup_fdre_C_R)       -0.429    15.019    u2/inTemp_reg[2]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 u2/pwmSize_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/inTemp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 2.008ns (44.686%)  route 2.486ns (55.314%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.077     3.535    u2/clk100_IBUF
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.124     3.659 r  u2/pwmSize[16]_i_2/O
                         net (fo=23, routed)          1.846     5.506    u2/pwmSize[16]_i_2_n_0
    SLICE_X28Y95         FDRE                                         r  u2/pwmSize_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.419     5.925 r  u2/pwmSize_reg[16]/Q
                         net (fo=10, routed)          1.287     7.211    u2/pwmSize[16]
    SLICE_X28Y91         LUT4 (Prop_lut4_I1_O)        0.299     7.510 r  u2/inTemp1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.510    u2/inTemp1_carry_i_8_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.042 r  u2/inTemp1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.042    u2/inTemp1_carry_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.156 r  u2/inTemp1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.156    u2/inTemp1_carry__0_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.427 f  u2/inTemp1_carry__1/CO[0]
                         net (fo=1, routed)           0.577     9.004    u2/inTemp1
    SLICE_X29Y95         LUT1 (Prop_lut1_I0_O)        0.373     9.377 r  u2/inTemp[3]_i_1/O
                         net (fo=4, routed)           0.622     9.999    u2/inTemp[3]_i_1_n_0
    SLICE_X29Y95         FDRE                                         r  u2/inTemp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.759    13.147    u2/clk100_IBUF
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.100    13.247 r  u2/pwmSize[16]_i_2/O
                         net (fo=23, routed)          1.559    14.806    u2/pwmSize[16]_i_2_n_0
    SLICE_X29Y95         FDRE                                         r  u2/inTemp_reg[3]/C
                         clock pessimism              0.677    15.484    
                         clock uncertainty           -0.035    15.448    
    SLICE_X29Y95         FDRE (Setup_fdre_C_R)       -0.429    15.019    u2/inTemp_reg[3]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 u1/pulseCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/pwmSize_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.828ns (19.400%)  route 3.440ns (80.600%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.605     5.126    u1/clk100_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  u1/pulseCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.456     5.582 f  u1/pulseCount_reg[0]/Q
                         net (fo=5, routed)           1.302     6.884    u1/pulseCount[0]
    SLICE_X5Y76          LUT2 (Prop_lut2_I0_O)        0.124     7.008 f  u1/pulseCount[19]_i_5/O
                         net (fo=1, routed)           0.665     7.674    u1/pulseCount[19]_i_5_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I5_O)        0.124     7.798 r  u1/pulseCount[19]_i_3/O
                         net (fo=21, routed)          0.641     8.439    u1/pulseCount[19]_i_1_n_0
    SLICE_X1Y78          LUT2 (Prop_lut2_I0_O)        0.124     8.563 r  u1/pwmSize[0]_i_1/O
                         net (fo=20, routed)          0.831     9.394    u1/pwmSize
    SLICE_X1Y73          FDRE                                         r  u1/pwmSize_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.494    14.835    u1/clk100_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  u1/pwmSize_reg[2]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X1Y73          FDRE (Setup_fdre_C_CE)      -0.205    14.853    u1/pwmSize_reg[2]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  5.459    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 u1/pulseCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/pwmSize_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.828ns (19.400%)  route 3.440ns (80.600%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.605     5.126    u1/clk100_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  u1/pulseCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.456     5.582 f  u1/pulseCount_reg[0]/Q
                         net (fo=5, routed)           1.302     6.884    u1/pulseCount[0]
    SLICE_X5Y76          LUT2 (Prop_lut2_I0_O)        0.124     7.008 f  u1/pulseCount[19]_i_5/O
                         net (fo=1, routed)           0.665     7.674    u1/pulseCount[19]_i_5_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I5_O)        0.124     7.798 r  u1/pulseCount[19]_i_3/O
                         net (fo=21, routed)          0.641     8.439    u1/pulseCount[19]_i_1_n_0
    SLICE_X1Y78          LUT2 (Prop_lut2_I0_O)        0.124     8.563 r  u1/pwmSize[0]_i_1/O
                         net (fo=20, routed)          0.831     9.394    u1/pwmSize
    SLICE_X1Y73          FDRE                                         r  u1/pwmSize_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.494    14.835    u1/clk100_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  u1/pwmSize_reg[3]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X1Y73          FDRE (Setup_fdre_C_CE)      -0.205    14.853    u1/pwmSize_reg[3]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  5.459    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 u1/pulseCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/pwmSize_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.828ns (19.400%)  route 3.440ns (80.600%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.605     5.126    u1/clk100_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  u1/pulseCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.456     5.582 f  u1/pulseCount_reg[0]/Q
                         net (fo=5, routed)           1.302     6.884    u1/pulseCount[0]
    SLICE_X5Y76          LUT2 (Prop_lut2_I0_O)        0.124     7.008 f  u1/pulseCount[19]_i_5/O
                         net (fo=1, routed)           0.665     7.674    u1/pulseCount[19]_i_5_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I5_O)        0.124     7.798 r  u1/pulseCount[19]_i_3/O
                         net (fo=21, routed)          0.641     8.439    u1/pulseCount[19]_i_1_n_0
    SLICE_X1Y78          LUT2 (Prop_lut2_I0_O)        0.124     8.563 r  u1/pwmSize[0]_i_1/O
                         net (fo=20, routed)          0.831     9.394    u1/pwmSize
    SLICE_X1Y73          FDRE                                         r  u1/pwmSize_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.494    14.835    u1/clk100_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  u1/pwmSize_reg[4]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X1Y73          FDRE (Setup_fdre_C_CE)      -0.205    14.853    u1/pwmSize_reg[4]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  5.459    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 u1/pulseCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/pwmSize_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.828ns (19.400%)  route 3.440ns (80.600%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.605     5.126    u1/clk100_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  u1/pulseCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.456     5.582 f  u1/pulseCount_reg[0]/Q
                         net (fo=5, routed)           1.302     6.884    u1/pulseCount[0]
    SLICE_X5Y76          LUT2 (Prop_lut2_I0_O)        0.124     7.008 f  u1/pulseCount[19]_i_5/O
                         net (fo=1, routed)           0.665     7.674    u1/pulseCount[19]_i_5_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I5_O)        0.124     7.798 r  u1/pulseCount[19]_i_3/O
                         net (fo=21, routed)          0.641     8.439    u1/pulseCount[19]_i_1_n_0
    SLICE_X1Y78          LUT2 (Prop_lut2_I0_O)        0.124     8.563 r  u1/pwmSize[0]_i_1/O
                         net (fo=20, routed)          0.831     9.394    u1/pwmSize
    SLICE_X1Y73          FDRE                                         r  u1/pwmSize_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.494    14.835    u1/clk100_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  u1/pwmSize_reg[5]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X1Y73          FDRE (Setup_fdre_C_CE)      -0.205    14.853    u1/pwmSize_reg[5]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  5.459    

Slack (MET) :             5.596ns  (required time - arrival time)
  Source:                 u1/pulseCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/pwmSize_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 0.828ns (20.057%)  route 3.300ns (79.943%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.605     5.126    u1/clk100_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  u1/pulseCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.456     5.582 f  u1/pulseCount_reg[0]/Q
                         net (fo=5, routed)           1.302     6.884    u1/pulseCount[0]
    SLICE_X5Y76          LUT2 (Prop_lut2_I0_O)        0.124     7.008 f  u1/pulseCount[19]_i_5/O
                         net (fo=1, routed)           0.665     7.674    u1/pulseCount[19]_i_5_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I5_O)        0.124     7.798 r  u1/pulseCount[19]_i_3/O
                         net (fo=21, routed)          0.641     8.439    u1/pulseCount[19]_i_1_n_0
    SLICE_X1Y78          LUT2 (Prop_lut2_I0_O)        0.124     8.563 r  u1/pwmSize[0]_i_1/O
                         net (fo=20, routed)          0.691     9.254    u1/pwmSize
    SLICE_X1Y74          FDRE                                         r  u1/pwmSize_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.492    14.833    u1/clk100_IBUF_BUFG
    SLICE_X1Y74          FDRE                                         r  u1/pwmSize_reg[6]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X1Y74          FDRE (Setup_fdre_C_CE)      -0.205    14.851    u1/pwmSize_reg[6]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                  5.596    

Slack (MET) :             5.596ns  (required time - arrival time)
  Source:                 u1/pulseCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/pwmSize_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 0.828ns (20.057%)  route 3.300ns (79.943%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.605     5.126    u1/clk100_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  u1/pulseCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.456     5.582 f  u1/pulseCount_reg[0]/Q
                         net (fo=5, routed)           1.302     6.884    u1/pulseCount[0]
    SLICE_X5Y76          LUT2 (Prop_lut2_I0_O)        0.124     7.008 f  u1/pulseCount[19]_i_5/O
                         net (fo=1, routed)           0.665     7.674    u1/pulseCount[19]_i_5_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I5_O)        0.124     7.798 r  u1/pulseCount[19]_i_3/O
                         net (fo=21, routed)          0.641     8.439    u1/pulseCount[19]_i_1_n_0
    SLICE_X1Y78          LUT2 (Prop_lut2_I0_O)        0.124     8.563 r  u1/pwmSize[0]_i_1/O
                         net (fo=20, routed)          0.691     9.254    u1/pwmSize
    SLICE_X1Y74          FDRE                                         r  u1/pwmSize_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.492    14.833    u1/clk100_IBUF_BUFG
    SLICE_X1Y74          FDRE                                         r  u1/pwmSize_reg[7]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X1Y74          FDRE (Setup_fdre_C_CE)      -0.205    14.851    u1/pwmSize_reg[7]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                  5.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u1/pwmSize_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/pwmSize_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.849%)  route 0.070ns (33.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.580     1.463    u1/clk100_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  u1/pwmSize_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  u1/pwmSize_reg[1]/Q
                         net (fo=5, routed)           0.070     1.674    u1/pwmSize_reg[1]
    SLICE_X0Y75          FDRE                                         r  u1/pwmSize_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.847     1.975    u1/clk100_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  u1/pwmSize_reg[1]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.066     1.529    u1/pwmSize_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u1/pwmSize_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/pwmSize_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.580     1.463    u1/clk100_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  u1/pwmSize_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  u1/pwmSize_reg[0]/Q
                         net (fo=5, routed)           0.077     1.682    u1/pwmSize_reg[0]
    SLICE_X0Y75          FDRE                                         r  u1/pwmSize_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.847     1.975    u1/clk100_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  u1/pwmSize_reg[0]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.070     1.533    u1/pwmSize_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u1/pulseCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/pulseCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.189ns (53.601%)  route 0.164ns (46.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.580     1.463    u1/clk100_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  u1/pulseCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  u1/pulseCount_reg[1]/Q
                         net (fo=5, routed)           0.164     1.768    u1/pulseCount[1]
    SLICE_X5Y76          LUT3 (Prop_lut3_I0_O)        0.048     1.816 r  u1/pulseCount[0]_i_1/O
                         net (fo=1, routed)           0.000     1.816    u1/pulseCount_0[0]
    SLICE_X5Y76          FDRE                                         r  u1/pulseCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.846     1.974    u1/clk100_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  u1/pulseCount_reg[0]/C
                         clock pessimism             -0.478     1.496    
    SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.105     1.601    u1/pulseCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.582     1.465    u0/clk100_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  u0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u0/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.714    u0/counter_reg_n_0_[11]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  u0/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.822    u0/counter_reg[8]_i_1_n_4
    SLICE_X65Y25         FDRE                                         r  u0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.850     1.977    u0/clk100_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  u0/counter_reg[11]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    u0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u0/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.583     1.466    u0/clk100_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  u0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  u0/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.715    u0/counter_reg_n_0_[15]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  u0/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    u0/counter_reg[12]_i_1_n_4
    SLICE_X65Y26         FDRE                                         r  u0/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.851     1.978    u0/clk100_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  u0/counter_reg[15]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    u0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.583     1.466    u0/clk100_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  u0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  u0/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.715    u0/counter_reg_n_0_[3]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  u0/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    u0/counter_reg[0]_i_1_n_4
    SLICE_X65Y23         FDRE                                         r  u0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.851     1.978    u0/clk100_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  u0/counter_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    u0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.582     1.465    u0/clk100_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  u0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u0/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.714    u0/counter_reg_n_0_[7]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  u0/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.822    u0/counter_reg[4]_i_1_n_4
    SLICE_X65Y24         FDRE                                         r  u0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.850     1.977    u0/clk100_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  u0/counter_reg[7]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    u0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u0/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.583     1.466    u0/clk100_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  u0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  u0/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.712    u0/counter_reg_n_0_[12]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.827 r  u0/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.827    u0/counter_reg[12]_i_1_n_7
    SLICE_X65Y26         FDRE                                         r  u0/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.851     1.978    u0/clk100_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  u0/counter_reg[12]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    u0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u0/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.585     1.468    u0/clk100_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  u0/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u0/counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.714    u0/counter_reg_n_0_[16]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  u0/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    u0/counter_reg[16]_i_1_n_7
    SLICE_X65Y27         FDRE                                         r  u0/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.853     1.980    u0/clk100_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  u0/counter_reg[16]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    u0/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.582     1.465    u0/clk100_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  u0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u0/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.711    u0/counter_reg_n_0_[4]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.826 r  u0/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.826    u0/counter_reg[4]_i_1_n_7
    SLICE_X65Y24         FDRE                                         r  u0/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.850     1.977    u0/clk100_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  u0/counter_reg[4]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    u0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   u0/an_temp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   u0/an_temp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   u0/an_temp_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   u0/an_temp_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   u0/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y25   u0/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y25   u0/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   u0/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   u0/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   u0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   u0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   u0/an_temp_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   u0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   u0/counter_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/seg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.080ns  (logic 3.976ns (43.788%)  route 5.104ns (56.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.553     5.074    u0/clk100_IBUF_BUFG
    SLICE_X32Y94         FDRE                                         r  u0/seg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  u0/seg_temp_reg[4]/Q
                         net (fo=1, routed)           5.104    10.634    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.154 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.154    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/seg_temp_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.938ns  (logic 4.029ns (45.075%)  route 4.909ns (54.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.551     5.072    u0/clk100_IBUF_BUFG
    SLICE_X34Y92         FDRE                                         r  u0/seg_temp_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  u0/seg_temp_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           4.909    10.499    lopt
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.010 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.010    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/seg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.858ns  (logic 4.022ns (45.408%)  route 4.836ns (54.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.551     5.072    u0/clk100_IBUF_BUFG
    SLICE_X34Y92         FDRE                                         r  u0/seg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  u0/seg_temp_reg[5]/Q
                         net (fo=1, routed)           4.836    10.426    seg_OBUF[0]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.930 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.930    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/servoOutTemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servoOut
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.440ns  (logic 4.055ns (54.502%)  route 3.385ns (45.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.608     5.129    u1/clk100_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  u1/servoOutTemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     5.647 r  u1/servoOutTemp_reg/Q
                         net (fo=1, routed)           3.385     9.032    servoOut_OBUF
    K17                  OBUF (Prop_obuf_I_O)         3.537    12.569 r  servoOut_OBUF_inst/O
                         net (fo=0)                   0.000    12.569    servoOut
    K17                                                               r  servoOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.003ns  (logic 4.099ns (58.531%)  route 2.904ns (41.469%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.077     3.535    u2/clk100_IBUF
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.124     3.659 r  u2/pwmSize[16]_i_2/O
                         net (fo=23, routed)          1.846     5.506    u2/pwmSize[16]_i_2_n_0
    SLICE_X29Y95         FDRE                                         r  u2/inTemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.419     5.925 r  u2/inTemp_reg[1]/Q
                         net (fo=1, routed)           2.904     8.829    IN_OBUF[1]
    J1                   OBUF (Prop_obuf_I_O)         3.680    12.509 r  IN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.509    IN[1]
    J1                                                                r  IN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.915ns  (logic 3.972ns (57.437%)  route 2.943ns (42.563%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.077     3.535    u2/clk100_IBUF
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.124     3.659 r  u2/pwmSize[16]_i_2/O
                         net (fo=23, routed)          1.846     5.506    u2/pwmSize[16]_i_2_n_0
    SLICE_X29Y95         FDRE                                         r  u2/inTemp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456     5.962 r  u2/inTemp_reg[2]/Q
                         net (fo=1, routed)           2.943     8.905    IN_OBUF[2]
    L2                   OBUF (Prop_obuf_I_O)         3.516    12.421 r  IN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.421    IN[2]
    L2                                                                r  IN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.906ns  (logic 4.098ns (59.339%)  route 2.808ns (40.661%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.077     3.535    u2/clk100_IBUF
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.124     3.659 r  u2/pwmSize[16]_i_2/O
                         net (fo=23, routed)          1.846     5.506    u2/pwmSize[16]_i_2_n_0
    SLICE_X29Y95         FDRE                                         r  u2/inTemp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.419     5.925 r  u2/inTemp_reg[3]/Q
                         net (fo=1, routed)           2.808     8.732    IN_OBUF[3]
    K2                   OBUF (Prop_obuf_I_O)         3.679    12.411 r  IN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.411    IN[3]
    K2                                                                r  IN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.849ns  (logic 3.961ns (57.830%)  route 2.888ns (42.170%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.077     3.535    u2/clk100_IBUF
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.124     3.659 r  u2/pwmSize[16]_i_2/O
                         net (fo=23, routed)          1.846     5.506    u2/pwmSize[16]_i_2_n_0
    SLICE_X29Y95         FDRE                                         r  u2/inTemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456     5.962 r  u2/inTemp_reg[0]/Q
                         net (fo=1, routed)           2.888     8.850    IN_OBUF[0]
    H1                   OBUF (Prop_obuf_I_O)         3.505    12.354 r  IN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.354    IN[0]
    H1                                                                r  IN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/an_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.985ns  (logic 4.159ns (69.493%)  route 1.826ns (30.507%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.621     5.142    u0/clk100_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  u0/an_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478     5.620 r  u0/an_temp_reg[3]/Q
                         net (fo=1, routed)           1.826     7.446    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.681    11.127 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.127    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/an_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.881ns  (logic 4.021ns (68.367%)  route 1.860ns (31.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.621     5.142    u0/clk100_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  u0/an_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  u0/an_temp_reg[0]/Q
                         net (fo=1, routed)           1.860     7.521    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    11.024 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.024    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/an_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.364ns (80.203%)  route 0.337ns (19.797%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.585     1.468    u0/clk100_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  u0/an_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  u0/an_temp_reg[1]/Q
                         net (fo=1, routed)           0.337     1.969    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.169 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.169    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/an_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.756ns  (logic 1.426ns (81.207%)  route 0.330ns (18.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.585     1.468    u0/clk100_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  u0/an_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.148     1.616 r  u0/an_temp_reg[2]/Q
                         net (fo=1, routed)           0.330     1.946    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.278     3.224 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.224    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/an_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.782ns  (logic 1.368ns (76.791%)  route 0.413ns (23.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.585     1.468    u0/clk100_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  u0/an_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  u0/an_temp_reg[0]/Q
                         net (fo=1, routed)           0.413     2.046    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.250 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.250    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/an_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.785ns  (logic 1.412ns (79.112%)  route 0.373ns (20.888%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.585     1.468    u0/clk100_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  u0/an_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.148     1.616 r  u0/an_temp_reg[3]/Q
                         net (fo=1, routed)           0.373     1.989    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.264     3.253 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.253    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/servoOutTemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servoOut
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.485ns  (logic 1.402ns (56.413%)  route 1.083ns (43.588%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.581     1.464    u1/clk100_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  u1/servoOutTemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     1.628 r  u1/servoOutTemp_reg/Q
                         net (fo=1, routed)           1.083     2.711    servoOut_OBUF
    K17                  OBUF (Prop_obuf_I_O)         1.238     3.949 r  servoOut_OBUF_inst/O
                         net (fo=0)                   0.000     3.949    servoOut
    K17                                                               r  servoOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.347ns (59.700%)  route 0.909ns (40.300%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.840     1.066    u2/clk100_IBUF
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.045     1.111 r  u2/pwmSize[16]_i_2/O
                         net (fo=23, routed)          0.740     1.852    u2/pwmSize[16]_i_2_n_0
    SLICE_X29Y95         FDRE                                         r  u2/inTemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.993 r  u2/inTemp_reg[0]/Q
                         net (fo=1, routed)           0.909     2.902    IN_OBUF[0]
    H1                   OBUF (Prop_obuf_I_O)         1.206     4.107 r  IN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.107    IN[0]
    H1                                                                r  IN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.260ns  (logic 1.389ns (61.461%)  route 0.871ns (38.539%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.840     1.066    u2/clk100_IBUF
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.045     1.111 r  u2/pwmSize[16]_i_2/O
                         net (fo=23, routed)          0.740     1.852    u2/pwmSize[16]_i_2_n_0
    SLICE_X29Y95         FDRE                                         r  u2/inTemp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.128     1.980 r  u2/inTemp_reg[3]/Q
                         net (fo=1, routed)           0.871     2.850    IN_OBUF[3]
    K2                   OBUF (Prop_obuf_I_O)         1.261     4.111 r  IN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.111    IN[3]
    K2                                                                r  IN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.308ns  (logic 1.358ns (58.829%)  route 0.950ns (41.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.840     1.066    u2/clk100_IBUF
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.045     1.111 r  u2/pwmSize[16]_i_2/O
                         net (fo=23, routed)          0.740     1.852    u2/pwmSize[16]_i_2_n_0
    SLICE_X29Y95         FDRE                                         r  u2/inTemp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.993 r  u2/inTemp_reg[2]/Q
                         net (fo=1, routed)           0.950     2.943    IN_OBUF[2]
    L2                   OBUF (Prop_obuf_I_O)         1.217     4.160 r  IN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.160    IN[2]
    L2                                                                r  IN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.317ns  (logic 1.388ns (59.904%)  route 0.929ns (40.096%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.840     1.066    u2/clk100_IBUF
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.045     1.111 r  u2/pwmSize[16]_i_2/O
                         net (fo=23, routed)          0.740     1.852    u2/pwmSize[16]_i_2_n_0
    SLICE_X29Y95         FDRE                                         r  u2/inTemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.128     1.980 r  u2/inTemp_reg[1]/Q
                         net (fo=1, routed)           0.929     2.909    IN_OBUF[1]
    J1                   OBUF (Prop_obuf_I_O)         1.260     4.169 r  IN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.169    IN[1]
    J1                                                                r  IN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/seg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.163ns  (logic 1.370ns (43.293%)  route 1.794ns (56.707%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.559     1.442    u0/clk100_IBUF_BUFG
    SLICE_X34Y92         FDRE                                         r  u0/seg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  u0/seg_temp_reg[5]/Q
                         net (fo=1, routed)           1.794     3.400    seg_OBUF[0]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.606 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.606    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RRPhotoT
                            (input port)
  Destination:            u0/seg_temp_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.734ns  (logic 1.572ns (27.418%)  route 4.162ns (72.582%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  RRPhotoT (IN)
                         net (fo=0)                   0.000     0.000    RRPhotoT
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  RRPhotoT_IBUF_inst/O
                         net (fo=4, routed)           2.019     3.467    u0/RRPhotoT_IBUF
    SLICE_X0Y117         LUT4 (Prop_lut4_I3_O)        0.124     3.591 r  u0/seg_temp[5]_i_1/O
                         net (fo=2, routed)           2.143     5.734    u0/seg_temp[5]
    SLICE_X34Y92         FDRE                                         r  u0/seg_temp_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.433     4.774    u0/clk100_IBUF_BUFG
    SLICE_X34Y92         FDRE                                         r  u0/seg_temp_reg[5]_lopt_replica/C

Slack:                    inf
  Source:                 RRPhotoT
                            (input port)
  Destination:            u0/seg_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.691ns  (logic 1.600ns (28.118%)  route 4.091ns (71.882%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  RRPhotoT (IN)
                         net (fo=0)                   0.000     0.000    RRPhotoT
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  RRPhotoT_IBUF_inst/O
                         net (fo=4, routed)           2.019     3.467    u0/RRPhotoT_IBUF
    SLICE_X0Y117         LUT4 (Prop_lut4_I1_O)        0.152     3.619 r  u0/seg_temp[4]_i_1/O
                         net (fo=1, routed)           2.072     5.691    u0/seg_temp[4]_i_1_n_0
    SLICE_X32Y94         FDRE                                         r  u0/seg_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.435     4.776    u0/clk100_IBUF_BUFG
    SLICE_X32Y94         FDRE                                         r  u0/seg_temp_reg[4]/C

Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u1/pwmSize_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.557ns  (logic 1.589ns (28.599%)  route 3.967ns (71.401%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  servoPhotoT_IBUF_inst/O
                         net (fo=1, routed)           3.136     4.602    u1/servoPhotoT_IBUF
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.124     4.726 r  u1/pwmSize[0]_i_1/O
                         net (fo=20, routed)          0.831     5.557    u1/pwmSize
    SLICE_X1Y73          FDRE                                         r  u1/pwmSize_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.494     4.835    u1/clk100_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  u1/pwmSize_reg[2]/C

Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u1/pwmSize_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.557ns  (logic 1.589ns (28.599%)  route 3.967ns (71.401%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  servoPhotoT_IBUF_inst/O
                         net (fo=1, routed)           3.136     4.602    u1/servoPhotoT_IBUF
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.124     4.726 r  u1/pwmSize[0]_i_1/O
                         net (fo=20, routed)          0.831     5.557    u1/pwmSize
    SLICE_X1Y73          FDRE                                         r  u1/pwmSize_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.494     4.835    u1/clk100_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  u1/pwmSize_reg[3]/C

Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u1/pwmSize_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.557ns  (logic 1.589ns (28.599%)  route 3.967ns (71.401%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  servoPhotoT_IBUF_inst/O
                         net (fo=1, routed)           3.136     4.602    u1/servoPhotoT_IBUF
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.124     4.726 r  u1/pwmSize[0]_i_1/O
                         net (fo=20, routed)          0.831     5.557    u1/pwmSize
    SLICE_X1Y73          FDRE                                         r  u1/pwmSize_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.494     4.835    u1/clk100_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  u1/pwmSize_reg[4]/C

Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u1/pwmSize_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.557ns  (logic 1.589ns (28.599%)  route 3.967ns (71.401%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  servoPhotoT_IBUF_inst/O
                         net (fo=1, routed)           3.136     4.602    u1/servoPhotoT_IBUF
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.124     4.726 r  u1/pwmSize[0]_i_1/O
                         net (fo=20, routed)          0.831     5.557    u1/pwmSize
    SLICE_X1Y73          FDRE                                         r  u1/pwmSize_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.494     4.835    u1/clk100_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  u1/pwmSize_reg[5]/C

Slack:                    inf
  Source:                 RRPhotoT
                            (input port)
  Destination:            u0/seg_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.545ns  (logic 1.572ns (28.354%)  route 3.973ns (71.646%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  RRPhotoT (IN)
                         net (fo=0)                   0.000     0.000    RRPhotoT
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  RRPhotoT_IBUF_inst/O
                         net (fo=4, routed)           2.019     3.467    u0/RRPhotoT_IBUF
    SLICE_X0Y117         LUT4 (Prop_lut4_I3_O)        0.124     3.591 r  u0/seg_temp[5]_i_1/O
                         net (fo=2, routed)           1.954     5.545    u0/seg_temp[5]
    SLICE_X34Y92         FDRE                                         r  u0/seg_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.433     4.774    u0/clk100_IBUF_BUFG
    SLICE_X34Y92         FDRE                                         r  u0/seg_temp_reg[5]/C

Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u1/pwmSize_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.417ns  (logic 1.589ns (29.338%)  route 3.828ns (70.662%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  servoPhotoT_IBUF_inst/O
                         net (fo=1, routed)           3.136     4.602    u1/servoPhotoT_IBUF
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.124     4.726 r  u1/pwmSize[0]_i_1/O
                         net (fo=20, routed)          0.691     5.417    u1/pwmSize
    SLICE_X1Y74          FDRE                                         r  u1/pwmSize_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.492     4.833    u1/clk100_IBUF_BUFG
    SLICE_X1Y74          FDRE                                         r  u1/pwmSize_reg[6]/C

Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u1/pwmSize_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.417ns  (logic 1.589ns (29.338%)  route 3.828ns (70.662%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  servoPhotoT_IBUF_inst/O
                         net (fo=1, routed)           3.136     4.602    u1/servoPhotoT_IBUF
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.124     4.726 r  u1/pwmSize[0]_i_1/O
                         net (fo=20, routed)          0.691     5.417    u1/pwmSize
    SLICE_X1Y74          FDRE                                         r  u1/pwmSize_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.492     4.833    u1/clk100_IBUF_BUFG
    SLICE_X1Y74          FDRE                                         r  u1/pwmSize_reg[7]/C

Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u1/pwmSize_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.417ns  (logic 1.589ns (29.338%)  route 3.828ns (70.662%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  servoPhotoT_IBUF_inst/O
                         net (fo=1, routed)           3.136     4.602    u1/servoPhotoT_IBUF
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.124     4.726 r  u1/pwmSize[0]_i_1/O
                         net (fo=20, routed)          0.691     5.417    u1/pwmSize
    SLICE_X1Y74          FDRE                                         r  u1/pwmSize_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.492     4.833    u1/clk100_IBUF_BUFG
    SLICE_X1Y74          FDRE                                         r  u1/pwmSize_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 infraSensor[2]
                            (input port)
  Destination:            u2/inTemp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.390ns  (logic 0.262ns (18.819%)  route 1.128ns (81.181%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 f  infraSensor[2] (IN)
                         net (fo=0)                   0.000     0.000    infraSensor[2]
    B16                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  infraSensor_IBUF[2]_inst/O
                         net (fo=4, routed)           1.128     1.345    u2/infraSensor_IBUF[2]
    SLICE_X29Y95         LUT3 (Prop_lut3_I2_O)        0.045     1.390 r  u2/inTemp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.390    u2/inTemp[2]_i_1_n_0
    SLICE_X29Y95         FDRE                                         r  u2/inTemp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.988     1.402    u2/clk100_IBUF
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.056     1.458 r  u2/pwmSize[16]_i_2/O
                         net (fo=23, routed)          0.871     2.329    u2/pwmSize[16]_i_2_n_0
    SLICE_X29Y95         FDRE                                         r  u2/inTemp_reg[2]/C

Slack:                    inf
  Source:                 infraSensor[2]
                            (input port)
  Destination:            u2/inTemp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.266ns (19.052%)  route 1.128ns (80.948%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  infraSensor[2] (IN)
                         net (fo=0)                   0.000     0.000    infraSensor[2]
    B16                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  infraSensor_IBUF[2]_inst/O
                         net (fo=4, routed)           1.128     1.345    u2/infraSensor_IBUF[2]
    SLICE_X29Y95         LUT3 (Prop_lut3_I0_O)        0.049     1.394 r  u2/inTemp[3]_i_2/O
                         net (fo=1, routed)           0.000     1.394    u2/inTemp[3]_i_2_n_0
    SLICE_X29Y95         FDRE                                         r  u2/inTemp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.988     1.402    u2/clk100_IBUF
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.056     1.458 r  u2/pwmSize[16]_i_2/O
                         net (fo=23, routed)          0.871     2.329    u2/pwmSize[16]_i_2_n_0
    SLICE_X29Y95         FDRE                                         r  u2/inTemp_reg[3]/C

Slack:                    inf
  Source:                 infraSensor[2]
                            (input port)
  Destination:            u2/inTemp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.442ns  (logic 0.262ns (18.140%)  route 1.180ns (81.860%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 f  infraSensor[2] (IN)
                         net (fo=0)                   0.000     0.000    infraSensor[2]
    B16                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  infraSensor_IBUF[2]_inst/O
                         net (fo=4, routed)           1.180     1.397    u2/infraSensor_IBUF[2]
    SLICE_X29Y95         LUT3 (Prop_lut3_I1_O)        0.045     1.442 r  u2/inTemp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.442    u2/inTemp[0]_i_1_n_0
    SLICE_X29Y95         FDRE                                         r  u2/inTemp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.988     1.402    u2/clk100_IBUF
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.056     1.458 r  u2/pwmSize[16]_i_2/O
                         net (fo=23, routed)          0.871     2.329    u2/pwmSize[16]_i_2_n_0
    SLICE_X29Y95         FDRE                                         r  u2/inTemp_reg[0]/C

Slack:                    inf
  Source:                 infraSensor[2]
                            (input port)
  Destination:            u2/inTemp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.443ns  (logic 0.263ns (18.197%)  route 1.180ns (81.803%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  infraSensor[2] (IN)
                         net (fo=0)                   0.000     0.000    infraSensor[2]
    B16                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  infraSensor_IBUF[2]_inst/O
                         net (fo=4, routed)           1.180     1.397    u2/infraSensor_IBUF[2]
    SLICE_X29Y95         LUT3 (Prop_lut3_I1_O)        0.046     1.443 r  u2/inTemp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.443    u2/inTemp[1]_i_1_n_0
    SLICE_X29Y95         FDRE                                         r  u2/inTemp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.988     1.402    u2/clk100_IBUF
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.056     1.458 r  u2/pwmSize[16]_i_2/O
                         net (fo=23, routed)          0.871     2.329    u2/pwmSize[16]_i_2_n_0
    SLICE_X29Y95         FDRE                                         r  u2/inTemp_reg[1]/C

Slack:                    inf
  Source:                 RBPhotoT
                            (input port)
  Destination:            u0/seg_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.584ns  (logic 0.266ns (16.808%)  route 1.318ns (83.192%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 f  RBPhotoT (IN)
                         net (fo=0)                   0.000     0.000    RBPhotoT
    A17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  RBPhotoT_IBUF_inst/O
                         net (fo=2, routed)           0.485     0.707    u0/RBPhotoT_IBUF
    SLICE_X0Y117         LUT4 (Prop_lut4_I1_O)        0.045     0.752 r  u0/seg_temp[5]_i_1/O
                         net (fo=2, routed)           0.833     1.584    u0/seg_temp[5]
    SLICE_X34Y92         FDRE                                         r  u0/seg_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.827     1.955    u0/clk100_IBUF_BUFG
    SLICE_X34Y92         FDRE                                         r  u0/seg_temp_reg[5]/C

Slack:                    inf
  Source:                 RBPhotoT
                            (input port)
  Destination:            u0/seg_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.643ns  (logic 0.269ns (16.395%)  route 1.373ns (83.605%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 f  RBPhotoT (IN)
                         net (fo=0)                   0.000     0.000    RBPhotoT
    A17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  RBPhotoT_IBUF_inst/O
                         net (fo=2, routed)           0.485     0.707    u0/RBPhotoT_IBUF
    SLICE_X0Y117         LUT4 (Prop_lut4_I3_O)        0.048     0.755 r  u0/seg_temp[4]_i_1/O
                         net (fo=1, routed)           0.888     1.643    u0/seg_temp[4]_i_1_n_0
    SLICE_X32Y94         FDRE                                         r  u0/seg_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.829     1.957    u0/clk100_IBUF_BUFG
    SLICE_X32Y94         FDRE                                         r  u0/seg_temp_reg[4]/C

Slack:                    inf
  Source:                 RBPhotoT
                            (input port)
  Destination:            u0/seg_temp_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.645ns  (logic 0.266ns (16.192%)  route 1.378ns (83.808%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 f  RBPhotoT (IN)
                         net (fo=0)                   0.000     0.000    RBPhotoT
    A17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  RBPhotoT_IBUF_inst/O
                         net (fo=2, routed)           0.485     0.707    u0/RBPhotoT_IBUF
    SLICE_X0Y117         LUT4 (Prop_lut4_I1_O)        0.045     0.752 r  u0/seg_temp[5]_i_1/O
                         net (fo=2, routed)           0.893     1.645    u0/seg_temp[5]
    SLICE_X34Y92         FDRE                                         r  u0/seg_temp_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.827     1.955    u0/clk100_IBUF_BUFG
    SLICE_X34Y92         FDRE                                         r  u0/seg_temp_reg[5]_lopt_replica/C

Slack:                    inf
  Source:                 LRPhotoT
                            (input port)
  Destination:            u2/pwmSize_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.653ns  (logic 0.262ns (15.865%)  route 1.391ns (84.135%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 f  LRPhotoT (IN)
                         net (fo=0)                   0.000     0.000    LRPhotoT
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 f  LRPhotoT_IBUF_inst/O
                         net (fo=4, routed)           1.391     1.609    u2/LRPhotoT_IBUF
    SLICE_X28Y95         LUT2 (Prop_lut2_I0_O)        0.044     1.653 r  u2/pwmSize[16]_i_1/O
                         net (fo=1, routed)           0.000     1.653    u2/pwmSize[16]_i_1_n_0
    SLICE_X28Y95         FDRE                                         r  u2/pwmSize_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.988     1.402    u2/clk100_IBUF
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.056     1.458 r  u2/pwmSize[16]_i_2/O
                         net (fo=23, routed)          0.871     2.329    u2/pwmSize[16]_i_2_n_0
    SLICE_X28Y95         FDRE                                         r  u2/pwmSize_reg[16]/C

Slack:                    inf
  Source:                 LRPhotoT
                            (input port)
  Destination:            u2/pwmSize_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.654ns  (logic 0.263ns (15.915%)  route 1.391ns (84.085%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  LRPhotoT (IN)
                         net (fo=0)                   0.000     0.000    LRPhotoT
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  LRPhotoT_IBUF_inst/O
                         net (fo=4, routed)           1.391     1.609    u2/LRPhotoT_IBUF
    SLICE_X28Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.654 r  u2/pwmSize[11]_i_1/O
                         net (fo=1, routed)           0.000     1.654    u2/pwmSize[11]_i_1_n_0
    SLICE_X28Y95         FDRE                                         r  u2/pwmSize_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.988     1.402    u2/clk100_IBUF
    SLICE_X28Y42         LUT2 (Prop_lut2_I0_O)        0.056     1.458 r  u2/pwmSize[16]_i_2/O
                         net (fo=23, routed)          0.871     2.329    u2/pwmSize[16]_i_2_n_0
    SLICE_X28Y95         FDRE                                         r  u2/pwmSize_reg[11]/C

Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u1/pwmSize_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.692ns  (logic 0.278ns (16.432%)  route 1.414ns (83.568%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  servoPhotoT_IBUF_inst/O
                         net (fo=1, routed)           1.283     1.516    u1/servoPhotoT_IBUF
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.045     1.561 r  u1/pwmSize[0]_i_1/O
                         net (fo=20, routed)          0.131     1.692    u1/pwmSize
    SLICE_X1Y77          FDRE                                         r  u1/pwmSize_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.850     1.978    u1/clk100_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  u1/pwmSize_reg[18]/C





