Analysis & Synthesis report for FPGACode
Sat Oct  4 16:22:40 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ethernet_switch|axi4s_interconnect:c_interconnect|last_port
 11. State Machine - |ethernet_switch|axi4s_interconnect:c_interconnect|active_port
 12. State Machine - |ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state
 13. State Machine - |ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state
 14. State Machine - |ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state
 15. State Machine - |ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state
 16. Registers Removed During Synthesis
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Added for RAM Pass-Through Logic
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated
 22. Source assignments for ringbuffer:c_eth0_rb|altsyncram:ram_rtl_0|altsyncram_03m1:auto_generated
 23. Parameter Settings for User Entity Instance: pll_main:c_pll|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr
 26. Parameter Settings for User Entity Instance: ringbuffer:c_eth0_rb
 27. Parameter Settings for Inferred Entity Instance: ringbuffer:c_eth0_rb|altsyncram:ram_rtl_0
 28. altpll Parameter Settings by Entity Instance
 29. altsyncram Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "axi4s_interconnect:c_interconnect"
 31. Port Connectivity Checks: "ringbuffer:c_eth0_rb"
 32. Port Connectivity Checks: "eth_port:c_eth0"
 33. Port Connectivity Checks: "altclkctrl:c_alt_clk_ctrl|altclkctrl_altclkctrl_0:altclkctrl_0|altclkctrl_altclkctrl_0_sub:altclkctrl_altclkctrl_0_sub_component"
 34. Port Connectivity Checks: "pll_main:c_pll"
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Oct  4 16:22:40 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; FPGACode                                        ;
; Top-level Entity Name              ; ethernet_switch                                 ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 664                                             ;
;     Total combinational functions  ; 611                                             ;
;     Dedicated logic registers      ; 328                                             ;
; Total registers                    ; 328                                             ;
; Total pins                         ; 37                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 25,600                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; ethernet_switch    ; FPGACode           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+
; File Name with User-Entered Path                                                                ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                    ; Library    ;
+-------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+
; axi4s_interconnect.vhd                                                                          ; yes             ; User VHDL File                                        ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/axi4s_interconnect.vhd                                ;            ;
; ringbuffer.vhd                                                                                  ; yes             ; User VHDL File                                        ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/ringbuffer.vhd                                        ;            ;
; reset_ctrl.vhd                                                                                  ; yes             ; User VHDL File                                        ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/reset_ctrl.vhd                                        ;            ;
; eth_tx_tb_driver.vhd                                                                            ; yes             ; User VHDL File                                        ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx_tb_driver.vhd                                  ;            ;
; altclkctrl/synthesis/altclkctrl.vhd                                                             ; yes             ; User VHDL File                                        ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/altclkctrl/synthesis/altclkctrl.vhd                   ;            ;
; sr_piso.vhd                                                                                     ; yes             ; User VHDL File                                        ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/sr_piso.vhd                                           ;            ;
; ram_eth_packet.vhd                                                                              ; yes             ; User Wizard-Generated File                            ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_eth_packet.vhd                                    ;            ;
; pll_main.vhd                                                                                    ; yes             ; User Wizard-Generated File                            ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/pll_main.vhd                                          ;            ;
; ethernet_switch.vhd                                                                             ; yes             ; User VHDL File                                        ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd                                   ;            ;
; eth_port.vhd                                                                                    ; yes             ; User VHDL File                                        ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_port.vhd                                          ;            ;
; eth_tx.vhd                                                                                      ; yes             ; User VHDL File                                        ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd                                            ;            ;
; tx_phy.vhd                                                                                      ; yes             ; User VHDL File                                        ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_phy.vhd                                            ;            ;
; tx_fsm_pt.vhd                                                                                   ; yes             ; User VHDL File                                        ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_pt.vhd                                         ;            ;
; tx_fsm_axi.vhd                                                                                  ; yes             ; User VHDL File                                        ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_axi.vhd                                        ;            ;
; g:/fpga_projects/ethernet_switch/fpgacode/db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v ; yes             ; Auto-Found Verilog HDL File                           ; g:/fpga_projects/ethernet_switch/fpgacode/db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v ; altclkctrl ;
; altpll.tdf                                                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf                            ;            ;
; aglobal241.inc                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc                        ;            ;
; stratix_pll.inc                                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratix_pll.inc                       ;            ;
; stratixii_pll.inc                                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratixii_pll.inc                     ;            ;
; cycloneii_pll.inc                                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/cycloneii_pll.inc                     ;            ;
; db/pll_main_altpll.v                                                                            ; yes             ; Auto-Generated Megafunction                           ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/pll_main_altpll.v                                  ;            ;
; altsyncram.tdf                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf                        ;            ;
; stratix_ram_block.inc                                                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                 ;            ;
; lpm_mux.inc                                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.inc                           ;            ;
; lpm_decode.inc                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.inc                        ;            ;
; a_rdenreg.inc                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_rdenreg.inc                         ;            ;
; altrom.inc                                                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altrom.inc                            ;            ;
; altram.inc                                                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altram.inc                            ;            ;
; altdpram.inc                                                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altdpram.inc                          ;            ;
; db/altsyncram_49r3.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_49r3.tdf                                ;            ;
; ram_preamble.hex                                                                                ; yes             ; Auto-Found Memory Initialization File                 ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_preamble.hex                                      ;            ;
; db/altsyncram_03m1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_03m1.tdf                                ;            ;
; db/FPGACode.ram0_ringbuffer_29f73fc2.hdl.mif                                                    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/FPGACode.ram0_ringbuffer_29f73fc2.hdl.mif          ;            ;
+-------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                                         ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                                 ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 664                                                                                                                                                   ;
;                                             ;                                                                                                                                                       ;
; Total combinational functions               ; 611                                                                                                                                                   ;
; Logic element usage by number of LUT inputs ;                                                                                                                                                       ;
;     -- 4 input functions                    ; 268                                                                                                                                                   ;
;     -- 3 input functions                    ; 66                                                                                                                                                    ;
;     -- <=2 input functions                  ; 277                                                                                                                                                   ;
;                                             ;                                                                                                                                                       ;
; Logic elements by mode                      ;                                                                                                                                                       ;
;     -- normal mode                          ; 419                                                                                                                                                   ;
;     -- arithmetic mode                      ; 192                                                                                                                                                   ;
;                                             ;                                                                                                                                                       ;
; Total registers                             ; 328                                                                                                                                                   ;
;     -- Dedicated logic registers            ; 328                                                                                                                                                   ;
;     -- I/O registers                        ; 0                                                                                                                                                     ;
;                                             ;                                                                                                                                                       ;
; I/O pins                                    ; 37                                                                                                                                                    ;
; Total memory bits                           ; 25600                                                                                                                                                 ;
;                                             ;                                                                                                                                                       ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                                                     ;
;                                             ;                                                                                                                                                       ;
; Total PLLs                                  ; 1                                                                                                                                                     ;
;     -- PLLs                                 ; 1                                                                                                                                                     ;
;                                             ;                                                                                                                                                       ;
; Maximum fan-out node                        ; altclkctrl:c_alt_clk_ctrl|altclkctrl_altclkctrl_0:altclkctrl_0|altclkctrl_altclkctrl_0_sub:altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk ;
; Maximum fan-out                             ; 345                                                                                                                                                   ;
; Total fan-out                               ; 3347                                                                                                                                                  ;
; Average fan-out                             ; 3.24                                                                                                                                                  ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; Compilation Hierarchy Node                                                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                               ; Entity Name                 ; Library Name ;
+------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; |ethernet_switch                                                             ; 611 (1)             ; 328 (0)                   ; 25600       ; 0            ; 0       ; 0         ; 37   ; 0            ; |ethernet_switch                                                                                                                                  ; ethernet_switch             ; work         ;
;    |altclkctrl:c_alt_clk_ctrl|                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_switch|altclkctrl:c_alt_clk_ctrl                                                                                                        ; altclkctrl                  ; work         ;
;       |altclkctrl_altclkctrl_0:altclkctrl_0|                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_switch|altclkctrl:c_alt_clk_ctrl|altclkctrl_altclkctrl_0:altclkctrl_0                                                                   ; altclkctrl_altclkctrl_0     ; altclkctrl   ;
;          |altclkctrl_altclkctrl_0_sub:altclkctrl_altclkctrl_0_sub_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_switch|altclkctrl:c_alt_clk_ctrl|altclkctrl_altclkctrl_0:altclkctrl_0|altclkctrl_altclkctrl_0_sub:altclkctrl_altclkctrl_0_sub_component ; altclkctrl_altclkctrl_0_sub ; altclkctrl   ;
;    |axi4s_interconnect:c_interconnect|                                       ; 27 (27)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_switch|axi4s_interconnect:c_interconnect                                                                                                ; axi4s_interconnect          ; work         ;
;    |eth_port:c_eth0|                                                         ; 230 (0)             ; 118 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_switch|eth_port:c_eth0                                                                                                                  ; eth_port                    ; work         ;
;       |eth_tx:c_tx|                                                          ; 230 (0)             ; 118 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_switch|eth_port:c_eth0|eth_tx:c_tx                                                                                                      ; eth_tx                      ; work         ;
;          |ram_eth_packet:c_ram|                                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram                                                                                 ; ram_eth_packet              ; work         ;
;             |altsyncram:altsyncram_component|                                ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component                                                 ; altsyncram                  ; work         ;
;                |altsyncram_49r3:auto_generated|                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated                  ; altsyncram_49r3             ; work         ;
;          |sr_piso:c_piso_sr|                                                 ; 36 (36)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr                                                                                    ; sr_piso                     ; work         ;
;          |tx_fsm_axi:c_fsm_axi|                                              ; 37 (37)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi                                                                                 ; tx_fsm_axi                  ; work         ;
;          |tx_fsm_pt:c_fsm_pt|                                                ; 95 (95)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt                                                                                   ; tx_fsm_pt                   ; work         ;
;          |tx_phy:c_phy|                                                      ; 62 (62)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy                                                                                         ; tx_phy                      ; work         ;
;    |eth_tx_tb_driver:c_debug_tx|                                             ; 99 (99)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_switch|eth_tx_tb_driver:c_debug_tx                                                                                                      ; eth_tx_tb_driver            ; work         ;
;    |pll_main:c_pll|                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_switch|pll_main:c_pll                                                                                                                   ; pll_main                    ; work         ;
;       |altpll:altpll_component|                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_switch|pll_main:c_pll|altpll:altpll_component                                                                                           ; altpll                      ; work         ;
;          |pll_main_altpll:auto_generated|                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_switch|pll_main:c_pll|altpll:altpll_component|pll_main_altpll:auto_generated                                                            ; pll_main_altpll             ; work         ;
;    |reset_ctrl:c_reset_ctrl|                                                 ; 26 (26)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_switch|reset_ctrl:c_reset_ctrl                                                                                                          ; reset_ctrl                  ; work         ;
;    |reset_ctrl:c_trigger_ctrl|                                               ; 26 (26)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_switch|reset_ctrl:c_trigger_ctrl                                                                                                        ; reset_ctrl                  ; work         ;
;    |ringbuffer:c_eth0_rb|                                                    ; 202 (202)           ; 118 (118)                 ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_switch|ringbuffer:c_eth0_rb                                                                                                             ; ringbuffer                  ; work         ;
;       |altsyncram:ram_rtl_0|                                                 ; 0 (0)               ; 0 (0)                     ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_switch|ringbuffer:c_eth0_rb|altsyncram:ram_rtl_0                                                                                        ; altsyncram                  ; work         ;
;          |altsyncram_03m1:auto_generated|                                    ; 0 (0)               ; 0 (0)                     ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet_switch|ringbuffer:c_eth0_rb|altsyncram:ram_rtl_0|altsyncram_03m1:auto_generated                                                         ; altsyncram_03m1             ; work         ;
+------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+
; Name                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                          ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+
; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; ram_preamble.hex                             ;
; ringbuffer:c_eth0_rb|altsyncram:ram_rtl_0|altsyncram_03m1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 1024         ; 9            ; 1024         ; 9            ; 9216  ; db/FPGACode.ram0_ringbuffer_29f73fc2.hdl.mif ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+--------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                   ; IP Include File    ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+--------------------+
; Altera ; RAM: 2-PORT  ; 24.1    ; N/A          ; N/A          ; |ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram ; ram_eth_packet.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ethernet_switch|axi4s_interconnect:c_interconnect|last_port                                                         ;
+-------------------+------------------+------------------+------------------+------------------+------------------+-------------------+
; Name              ; last_port.PORT_E ; last_port.PORT_D ; last_port.PORT_C ; last_port.PORT_B ; last_port.PORT_A ; last_port.NO_PORT ;
+-------------------+------------------+------------------+------------------+------------------+------------------+-------------------+
; last_port.NO_PORT ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ;
; last_port.PORT_A  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                 ;
; last_port.PORT_B  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                 ;
; last_port.PORT_C  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                 ;
; last_port.PORT_D  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                 ;
; last_port.PORT_E  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                 ;
+-------------------+------------------+------------------+------------------+------------------+------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ethernet_switch|axi4s_interconnect:c_interconnect|active_port                                                                     ;
+---------------------+--------------------+--------------------+--------------------+--------------------+--------------------+---------------------+
; Name                ; active_port.PORT_E ; active_port.PORT_D ; active_port.PORT_C ; active_port.PORT_B ; active_port.PORT_A ; active_port.NO_PORT ;
+---------------------+--------------------+--------------------+--------------------+--------------------+--------------------+---------------------+
; active_port.NO_PORT ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ;
; active_port.PORT_A  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 1                   ;
; active_port.PORT_B  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 1                   ;
; active_port.PORT_C  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 1                   ;
; active_port.PORT_D  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 1                   ;
; active_port.PORT_E  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                   ;
+---------------------+--------------------+--------------------+--------------------+--------------------+--------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state ;
+-----------------+------------+-----------------+-------------+--------------------------+
; Name            ; state.LAST ; state.RECEIVING ; state.READY ; state.IDLE               ;
+-----------------+------------+-----------------+-------------+--------------------------+
; state.IDLE      ; 0          ; 0               ; 0           ; 0                        ;
; state.READY     ; 0          ; 0               ; 1           ; 1                        ;
; state.RECEIVING ; 0          ; 1               ; 0           ; 1                        ;
; state.LAST      ; 1          ; 0               ; 0           ; 1                        ;
+-----------------+------------+-----------------+-------------+--------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state                                                                                 ;
+-------------------------+-----------+---------------+---------------+----------------+---------------+-------------------------+-------------------------+------------+
; Name                    ; state.IFG ; state.TX_LAST ; state.TX_WAIT ; state.TX_FIRST ; state.TX_LOAD ; state.LOAD_LENGTH_LOWER ; state.LOAD_LENGTH_UPPER ; state.IDLE ;
+-------------------------+-----------+---------------+---------------+----------------+---------------+-------------------------+-------------------------+------------+
; state.IDLE              ; 0         ; 0             ; 0             ; 0              ; 0             ; 0                       ; 0                       ; 0          ;
; state.LOAD_LENGTH_UPPER ; 0         ; 0             ; 0             ; 0              ; 0             ; 0                       ; 1                       ; 1          ;
; state.LOAD_LENGTH_LOWER ; 0         ; 0             ; 0             ; 0              ; 0             ; 1                       ; 0                       ; 1          ;
; state.TX_LOAD           ; 0         ; 0             ; 0             ; 0              ; 1             ; 0                       ; 0                       ; 1          ;
; state.TX_FIRST          ; 0         ; 0             ; 0             ; 1              ; 0             ; 0                       ; 0                       ; 1          ;
; state.TX_WAIT           ; 0         ; 0             ; 1             ; 0              ; 0             ; 0                       ; 0                       ; 1          ;
; state.TX_LAST           ; 0         ; 1             ; 0             ; 0              ; 0             ; 0                       ; 0                       ; 1          ;
; state.IFG               ; 1         ; 0             ; 0             ; 0              ; 0             ; 0                       ; 0                       ; 1          ;
+-------------------------+-----------+---------------+---------------+----------------+---------------+-------------------------+-------------------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state ;
+---------------------+---------------------+----------+-------------------------------+
; Name                ; state.TX_BYTE_READY ; state.TX ; state.IDLE                    ;
+---------------------+---------------------+----------+-------------------------------+
; state.IDLE          ; 0                   ; 0        ; 0                             ;
; state.TX            ; 0                   ; 1        ; 1                             ;
; state.TX_BYTE_READY ; 1                   ; 0        ; 1                             ;
+---------------------+---------------------+----------+-------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state          ;
+-------------------+--------------+-------------------+-----------+----------+------------+
; Name              ; state.TP_IDL ; state.TP_IDL_WAIT ; state.NLP ; state.TX ; state.IDLE ;
+-------------------+--------------+-------------------+-----------+----------+------------+
; state.IDLE        ; 0            ; 0                 ; 0         ; 0        ; 0          ;
; state.TX          ; 0            ; 0                 ; 0         ; 1        ; 1          ;
; state.NLP         ; 0            ; 0                 ; 1         ; 0        ; 1          ;
; state.TP_IDL_WAIT ; 0            ; 1                 ; 0         ; 0        ; 1          ;
; state.TP_IDL      ; 1            ; 0                 ; 0         ; 0        ; 1          ;
+-------------------+--------------+-------------------+-----------+----------+------------+


+---------------------------------------------------------------------------+
; Registers Removed During Synthesis                                        ;
+------------------------------------------------------+--------------------+
; Register name                                        ; Reason for Removal ;
+------------------------------------------------------+--------------------+
; axi4s_interconnect:c_interconnect|active_port.PORT_A ; Lost fanout        ;
; axi4s_interconnect:c_interconnect|active_port.PORT_C ; Lost fanout        ;
; axi4s_interconnect:c_interconnect|active_port.PORT_D ; Lost fanout        ;
; axi4s_interconnect:c_interconnect|active_port.PORT_E ; Lost fanout        ;
; axi4s_interconnect:c_interconnect|last_port.NO_PORT  ; Lost fanout        ;
; axi4s_interconnect:c_interconnect|last_port.PORT_A   ; Lost fanout        ;
; axi4s_interconnect:c_interconnect|last_port.PORT_B   ; Lost fanout        ;
; axi4s_interconnect:c_interconnect|last_port.PORT_C   ; Lost fanout        ;
; axi4s_interconnect:c_interconnect|last_port.PORT_D   ; Lost fanout        ;
; axi4s_interconnect:c_interconnect|last_port.PORT_E   ; Lost fanout        ;
; Total Number of Removed Registers = 10               ;                    ;
+------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 328   ;
; Number of registers using Synchronous Clear  ; 146   ;
; Number of registers using Synchronous Load   ; 22    ;
; Number of registers using Asynchronous Clear ; 118   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 136   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------+
; Inverted Register Statistics                                   ;
+------------------------------------------------------+---------+
; Inverted Register                                    ; Fan out ;
+------------------------------------------------------+---------+
; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase ; 4       ;
; reset_ctrl:c_reset_ctrl|last_btn                     ; 1       ;
; reset_ctrl:c_reset_ctrl|btn                          ; 5       ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[38]            ; 1       ;
; reset_ctrl:c_trigger_ctrl|last_btn                   ; 1       ;
; reset_ctrl:c_trigger_ctrl|btn                        ; 5       ;
; reset_ctrl:c_reset_ctrl|btn_sync2                    ; 3       ;
; reset_ctrl:c_trigger_ctrl|btn_sync2                  ; 3       ;
; reset_ctrl:c_reset_ctrl|btn_sync1                    ; 1       ;
; reset_ctrl:c_trigger_ctrl|btn_sync1                  ; 1       ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[22]            ; 1       ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[24]            ; 1       ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[26]            ; 1       ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[28]            ; 1       ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[30]            ; 1       ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[32]            ; 1       ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[34]            ; 1       ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[36]            ; 1       ;
; Total number of inverted registers = 18              ;         ;
+------------------------------------------------------+---------+


+----------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                 ;
+-------------------------------------------+--------------------------------+
; Register Name                             ; RAM Name                       ;
+-------------------------------------------+--------------------------------+
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[0]  ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[1]  ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[2]  ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[3]  ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[4]  ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[5]  ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[6]  ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[7]  ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[8]  ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[9]  ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[10] ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[11] ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[12] ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[13] ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[14] ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[15] ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[16] ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[17] ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[18] ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[19] ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[20] ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[21] ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[22] ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[23] ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[24] ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[25] ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[26] ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[27] ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[28] ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[29] ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[30] ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[31] ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[32] ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[33] ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[34] ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[35] ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[36] ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[37] ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
; ringbuffer:c_eth0_rb|ram_rtl_0_bypass[38] ; ringbuffer:c_eth0_rb|ram_rtl_0 ;
+-------------------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[0]        ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |ethernet_switch|ringbuffer:c_eth0_rb|sop_ptr[0]                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ethernet_switch|reset_ctrl:c_reset_ctrl|cnt[2]                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ethernet_switch|reset_ctrl:c_trigger_ctrl|cnt[5]                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3] ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |ethernet_switch|ringbuffer:c_eth0_rb|wr_ptr[9]                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ethernet_switch|ringbuffer:c_eth0_rb|pkt_count[15]                             ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[10]    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[10]     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[3]   ;
; 4:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |ethernet_switch|eth_tx_tb_driver:c_debug_tx|timer_count[10]                    ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |ethernet_switch|ringbuffer:c_eth0_rb|occ_words[3]                              ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |ethernet_switch|eth_tx_tb_driver:c_debug_tx|rom_addr[3]                        ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]   ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ethernet_switch|axi4s_interconnect:c_interconnect|last_port                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ethernet_switch|axi4s_interconnect:c_interconnect|active_port                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |ethernet_switch|ringbuffer:c_eth0_rb|rd_ptr                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|Selector1        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|Selector3     ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|Selector1             ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|Selector3             ;
; 12:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|Selector7       ;
; 14:1               ; 2 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|Selector5       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ringbuffer:c_eth0_rb|altsyncram:ram_rtl_0|altsyncram_03m1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_main:c_pll|altpll:altpll_component ;
+-------------------------------+----------------------------+------------------------+
; Parameter Name                ; Value                      ; Type                   ;
+-------------------------------+----------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                ;
; PLL_TYPE                      ; AUTO                       ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_main ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                ;
; LOCK_HIGH                     ; 1                          ; Untyped                ;
; LOCK_LOW                      ; 1                          ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                ;
; SKIP_VCO                      ; OFF                        ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                ;
; BANDWIDTH                     ; 0                          ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                ;
; DOWN_SPREAD                   ; 0                          ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 2                          ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped                ;
; CLK0_DIVIDE_BY                ; 1                          ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                ;
; DPA_DIVIDER                   ; 0                          ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                ;
; VCO_MIN                       ; 0                          ; Untyped                ;
; VCO_MAX                       ; 0                          ; Untyped                ;
; VCO_CENTER                    ; 0                          ; Untyped                ;
; PFD_MIN                       ; 0                          ; Untyped                ;
; PFD_MAX                       ; 0                          ; Untyped                ;
; M_INITIAL                     ; 0                          ; Untyped                ;
; M                             ; 0                          ; Untyped                ;
; N                             ; 1                          ; Untyped                ;
; M2                            ; 1                          ; Untyped                ;
; N2                            ; 1                          ; Untyped                ;
; SS                            ; 1                          ; Untyped                ;
; C0_HIGH                       ; 0                          ; Untyped                ;
; C1_HIGH                       ; 0                          ; Untyped                ;
; C2_HIGH                       ; 0                          ; Untyped                ;
; C3_HIGH                       ; 0                          ; Untyped                ;
; C4_HIGH                       ; 0                          ; Untyped                ;
; C5_HIGH                       ; 0                          ; Untyped                ;
; C6_HIGH                       ; 0                          ; Untyped                ;
; C7_HIGH                       ; 0                          ; Untyped                ;
; C8_HIGH                       ; 0                          ; Untyped                ;
; C9_HIGH                       ; 0                          ; Untyped                ;
; C0_LOW                        ; 0                          ; Untyped                ;
; C1_LOW                        ; 0                          ; Untyped                ;
; C2_LOW                        ; 0                          ; Untyped                ;
; C3_LOW                        ; 0                          ; Untyped                ;
; C4_LOW                        ; 0                          ; Untyped                ;
; C5_LOW                        ; 0                          ; Untyped                ;
; C6_LOW                        ; 0                          ; Untyped                ;
; C7_LOW                        ; 0                          ; Untyped                ;
; C8_LOW                        ; 0                          ; Untyped                ;
; C9_LOW                        ; 0                          ; Untyped                ;
; C0_INITIAL                    ; 0                          ; Untyped                ;
; C1_INITIAL                    ; 0                          ; Untyped                ;
; C2_INITIAL                    ; 0                          ; Untyped                ;
; C3_INITIAL                    ; 0                          ; Untyped                ;
; C4_INITIAL                    ; 0                          ; Untyped                ;
; C5_INITIAL                    ; 0                          ; Untyped                ;
; C6_INITIAL                    ; 0                          ; Untyped                ;
; C7_INITIAL                    ; 0                          ; Untyped                ;
; C8_INITIAL                    ; 0                          ; Untyped                ;
; C9_INITIAL                    ; 0                          ; Untyped                ;
; C0_MODE                       ; BYPASS                     ; Untyped                ;
; C1_MODE                       ; BYPASS                     ; Untyped                ;
; C2_MODE                       ; BYPASS                     ; Untyped                ;
; C3_MODE                       ; BYPASS                     ; Untyped                ;
; C4_MODE                       ; BYPASS                     ; Untyped                ;
; C5_MODE                       ; BYPASS                     ; Untyped                ;
; C6_MODE                       ; BYPASS                     ; Untyped                ;
; C7_MODE                       ; BYPASS                     ; Untyped                ;
; C8_MODE                       ; BYPASS                     ; Untyped                ;
; C9_MODE                       ; BYPASS                     ; Untyped                ;
; C0_PH                         ; 0                          ; Untyped                ;
; C1_PH                         ; 0                          ; Untyped                ;
; C2_PH                         ; 0                          ; Untyped                ;
; C3_PH                         ; 0                          ; Untyped                ;
; C4_PH                         ; 0                          ; Untyped                ;
; C5_PH                         ; 0                          ; Untyped                ;
; C6_PH                         ; 0                          ; Untyped                ;
; C7_PH                         ; 0                          ; Untyped                ;
; C8_PH                         ; 0                          ; Untyped                ;
; C9_PH                         ; 0                          ; Untyped                ;
; L0_HIGH                       ; 1                          ; Untyped                ;
; L1_HIGH                       ; 1                          ; Untyped                ;
; G0_HIGH                       ; 1                          ; Untyped                ;
; G1_HIGH                       ; 1                          ; Untyped                ;
; G2_HIGH                       ; 1                          ; Untyped                ;
; G3_HIGH                       ; 1                          ; Untyped                ;
; E0_HIGH                       ; 1                          ; Untyped                ;
; E1_HIGH                       ; 1                          ; Untyped                ;
; E2_HIGH                       ; 1                          ; Untyped                ;
; E3_HIGH                       ; 1                          ; Untyped                ;
; L0_LOW                        ; 1                          ; Untyped                ;
; L1_LOW                        ; 1                          ; Untyped                ;
; G0_LOW                        ; 1                          ; Untyped                ;
; G1_LOW                        ; 1                          ; Untyped                ;
; G2_LOW                        ; 1                          ; Untyped                ;
; G3_LOW                        ; 1                          ; Untyped                ;
; E0_LOW                        ; 1                          ; Untyped                ;
; E1_LOW                        ; 1                          ; Untyped                ;
; E2_LOW                        ; 1                          ; Untyped                ;
; E3_LOW                        ; 1                          ; Untyped                ;
; L0_INITIAL                    ; 1                          ; Untyped                ;
; L1_INITIAL                    ; 1                          ; Untyped                ;
; G0_INITIAL                    ; 1                          ; Untyped                ;
; G1_INITIAL                    ; 1                          ; Untyped                ;
; G2_INITIAL                    ; 1                          ; Untyped                ;
; G3_INITIAL                    ; 1                          ; Untyped                ;
; E0_INITIAL                    ; 1                          ; Untyped                ;
; E1_INITIAL                    ; 1                          ; Untyped                ;
; E2_INITIAL                    ; 1                          ; Untyped                ;
; E3_INITIAL                    ; 1                          ; Untyped                ;
; L0_MODE                       ; BYPASS                     ; Untyped                ;
; L1_MODE                       ; BYPASS                     ; Untyped                ;
; G0_MODE                       ; BYPASS                     ; Untyped                ;
; G1_MODE                       ; BYPASS                     ; Untyped                ;
; G2_MODE                       ; BYPASS                     ; Untyped                ;
; G3_MODE                       ; BYPASS                     ; Untyped                ;
; E0_MODE                       ; BYPASS                     ; Untyped                ;
; E1_MODE                       ; BYPASS                     ; Untyped                ;
; E2_MODE                       ; BYPASS                     ; Untyped                ;
; E3_MODE                       ; BYPASS                     ; Untyped                ;
; L0_PH                         ; 0                          ; Untyped                ;
; L1_PH                         ; 0                          ; Untyped                ;
; G0_PH                         ; 0                          ; Untyped                ;
; G1_PH                         ; 0                          ; Untyped                ;
; G2_PH                         ; 0                          ; Untyped                ;
; G3_PH                         ; 0                          ; Untyped                ;
; E0_PH                         ; 0                          ; Untyped                ;
; E1_PH                         ; 0                          ; Untyped                ;
; E2_PH                         ; 0                          ; Untyped                ;
; E3_PH                         ; 0                          ; Untyped                ;
; M_PH                          ; 0                          ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                ;
; CLK0_COUNTER                  ; G0                         ; Untyped                ;
; CLK1_COUNTER                  ; G0                         ; Untyped                ;
; CLK2_COUNTER                  ; G0                         ; Untyped                ;
; CLK3_COUNTER                  ; G0                         ; Untyped                ;
; CLK4_COUNTER                  ; G0                         ; Untyped                ;
; CLK5_COUNTER                  ; G0                         ; Untyped                ;
; CLK6_COUNTER                  ; E0                         ; Untyped                ;
; CLK7_COUNTER                  ; E1                         ; Untyped                ;
; CLK8_COUNTER                  ; E2                         ; Untyped                ;
; CLK9_COUNTER                  ; E3                         ; Untyped                ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                ;
; M_TIME_DELAY                  ; 0                          ; Untyped                ;
; N_TIME_DELAY                  ; 0                          ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                ;
; VCO_POST_SCALE                ; 0                          ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED                  ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                ;
; CBXI_PARAMETER                ; pll_main_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE         ;
+-------------------------------+----------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                    ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                    ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; ram_preamble.hex     ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_49r3      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                    ;
; bit_delay      ; 10    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ringbuffer:c_eth0_rb ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; data_width     ; 8     ; Signed Integer                           ;
; depth_bytes    ; 1024  ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ringbuffer:c_eth0_rb|altsyncram:ram_rtl_0         ;
+------------------------------------+----------------------------------------------+----------------+
; Parameter Name                     ; Value                                        ; Type           ;
+------------------------------------+----------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped        ;
; WIDTH_A                            ; 9                                            ; Untyped        ;
; WIDTHAD_A                          ; 10                                           ; Untyped        ;
; NUMWORDS_A                         ; 1024                                         ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WIDTH_B                            ; 9                                            ; Untyped        ;
; WIDTHAD_B                          ; 10                                           ; Untyped        ;
; NUMWORDS_B                         ; 1024                                         ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; INIT_FILE                          ; db/FPGACode.ram0_ringbuffer_29f73fc2.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_03m1                              ; Untyped        ;
+------------------------------------+----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; pll_main:c_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                ;
; Entity Instance                           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                ;
;     -- NUMWORDS_A                         ; 2048                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                ;
;     -- NUMWORDS_B                         ; 2048                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; ringbuffer:c_eth0_rb|altsyncram:ram_rtl_0                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 9                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 9                                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                         ;
+-------------------------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "axi4s_interconnect:c_interconnect"                                                          ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; pa_rx_tdata  ; Input  ; Info     ; Stuck at GND                                                                        ;
; pa_rx_tvalid ; Input  ; Info     ; Stuck at GND                                                                        ;
; pa_rx_tlast  ; Input  ; Info     ; Stuck at GND                                                                        ;
; pa_rx_tready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pb_tx_tdata  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pb_tx_tvalid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pb_tx_tlast  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc_rx_tdata  ; Input  ; Info     ; Stuck at GND                                                                        ;
; pc_rx_tvalid ; Input  ; Info     ; Stuck at GND                                                                        ;
; pc_rx_tlast  ; Input  ; Info     ; Stuck at GND                                                                        ;
; pc_rx_tready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc_tx_tdata  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc_tx_tvalid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc_tx_tlast  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pd_rx_tdata  ; Input  ; Info     ; Stuck at GND                                                                        ;
; pd_rx_tvalid ; Input  ; Info     ; Stuck at GND                                                                        ;
; pd_rx_tlast  ; Input  ; Info     ; Stuck at GND                                                                        ;
; pd_rx_tready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pd_tx_tdata  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pd_tx_tvalid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pd_tx_tlast  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pe_rx_tdata  ; Input  ; Info     ; Stuck at GND                                                                        ;
; pe_rx_tvalid ; Input  ; Info     ; Stuck at GND                                                                        ;
; pe_rx_tlast  ; Input  ; Info     ; Stuck at GND                                                                        ;
; pe_rx_tready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pe_tx_tdata  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pe_tx_tvalid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pe_tx_tlast  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ringbuffer:c_eth0_rb"                                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; s_axis_tready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eth_port:c_eth0"                                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; tx_en ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altclkctrl:c_alt_clk_ctrl|altclkctrl_altclkctrl_0:altclkctrl_0|altclkctrl_altclkctrl_0_sub:altclkctrl_altclkctrl_0_sub_component" ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                     ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; ena         ; Input ; Info     ; Stuck at VCC                                                                                                                ;
; inclk[3..1] ; Input ; Info     ; Stuck at GND                                                                                                                ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_main:c_pll"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 37                          ;
; cycloneiii_clkctrl    ; 1                           ;
; cycloneiii_ff         ; 328                         ;
;     CLR               ; 36                          ;
;     CLR SCLR          ; 26                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 21                          ;
;     ENA CLR           ; 33                          ;
;     ENA CLR SCLR      ; 11                          ;
;     ENA CLR SLD       ; 11                          ;
;     ENA SCLR          ; 50                          ;
;     ENA SCLR SLD      ; 10                          ;
;     SCLR              ; 49                          ;
;     plain             ; 80                          ;
; cycloneiii_lcell_comb ; 616                         ;
;     arith             ; 192                         ;
;         2 data inputs ; 189                         ;
;         3 data inputs ; 3                           ;
;     normal            ; 424                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 69                          ;
;         3 data inputs ; 63                          ;
;         4 data inputs ; 268                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 17                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.55                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Sat Oct  4 16:22:27 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGACode -c FPGACode
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12248): Elaborating Platform Designer system entity "altclkctrl.qsys"
Info (12250): 2025.10.04.16:22:34 Progress: Loading FPGACode/altclkctrl.qsys
Info (12250): 2025.10.04.16:22:35 Progress: Reading input file
Info (12250): 2025.10.04.16:22:35 Progress: Adding altclkctrl_0 [altclkctrl 24.1]
Info (12250): 2025.10.04.16:22:35 Progress: Parameterizing module altclkctrl_0
Info (12250): 2025.10.04.16:22:35 Progress: Building connections
Info (12250): 2025.10.04.16:22:35 Progress: Parameterizing connections
Info (12250): 2025.10.04.16:22:35 Progress: Validating
Info (12250): 2025.10.04.16:22:35 Progress: Done reading input file
Info (12250): 2025.10.04.16:22:36 : altclkctrl.altclkctrl_0: Targeting device family: Cyclone IV E.
Info (12250): 2025.10.04.16:22:36 : altclkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info (12250): Altclkctrl: Generating "altclkctrl" for QUARTUS_SYNTH
Info (12250): Altclkctrl_0: Generating top-level entity altclkctrl_altclkctrl_0.
Info (12250): Altclkctrl_0: "altclkctrl" instantiated altclkctrl "altclkctrl_0"
Info (12250): Altclkctrl: Done "altclkctrl" with 2 modules, 2 files
Info (12249): Finished elaborating Platform Designer system entity "altclkctrl.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file axi4s_interconnect.vhd
    Info (12022): Found design unit 1: axi4s_interconnect-arch File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/axi4s_interconnect.vhd Line: 68
    Info (12023): Found entity 1: axi4s_interconnect File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/axi4s_interconnect.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ringbuffer.vhd
    Info (12022): Found design unit 1: ringbuffer-rtl File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ringbuffer.vhd Line: 28
    Info (12023): Found entity 1: ringbuffer File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ringbuffer.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file reset_ctrl.vhd
    Info (12022): Found design unit 1: reset_ctrl-rtl File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/reset_ctrl.vhd Line: 13
    Info (12023): Found entity 1: reset_ctrl File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/reset_ctrl.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file eth_tx_tb_driver.vhd
    Info (12022): Found design unit 1: eth_tx_tb_driver-rtl File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx_tb_driver.vhd Line: 18
    Info (12023): Found entity 1: eth_tx_tb_driver File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx_tb_driver.vhd Line: 5
Warning (12090): Entity "altclkctrl" obtained from "altclkctrl/synthesis/altclkctrl.vhd" instead of from Quartus Prime megafunction library File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/altclkctrl/synthesis/altclkctrl.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file altclkctrl/synthesis/altclkctrl.vhd
    Info (12022): Found design unit 1: altclkctrl-rtl File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/altclkctrl/synthesis/altclkctrl.vhd Line: 16
    Info (12023): Found entity 1: altclkctrl File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/altclkctrl/synthesis/altclkctrl.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file sr_piso.vhd
    Info (12022): Found design unit 1: sr_piso-rtl File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/sr_piso.vhd Line: 32
    Info (12023): Found entity 1: sr_piso File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/sr_piso.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file fifo_eth_packet.vhd
    Info (12022): Found design unit 1: fifo_eth_packet-SYN File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/fifo_eth_packet.vhd Line: 56
    Info (12023): Found entity 1: fifo_eth_packet File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/fifo_eth_packet.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ram_eth_packet.vhd
    Info (12022): Found design unit 1: ram_eth_packet-SYN File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_eth_packet.vhd Line: 56
    Info (12023): Found entity 1: ram_eth_packet File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_eth_packet.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file pll_main.vhd
    Info (12022): Found design unit 1: pll_main-SYN File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/pll_main.vhd Line: 54
    Info (12023): Found entity 1: pll_main File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/pll_main.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ethernet_switch.vhd
    Info (12022): Found design unit 1: ethernet_switch-arch File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 55
    Info (12023): Found entity 1: ethernet_switch File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file eth_port.vhd
    Info (12022): Found design unit 1: eth_port-arch File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_port.vhd Line: 25
    Info (12023): Found entity 1: eth_port File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_port.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file eth_tx.vhd
    Info (12022): Found design unit 1: eth_tx-arch File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd Line: 21
    Info (12023): Found entity 1: eth_tx File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file tx_phy.vhd
    Info (12022): Found design unit 1: tx_phy-arch File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_phy.vhd Line: 23
    Info (12023): Found entity 1: tx_phy File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_phy.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file tx_fsm_pt.vhd
    Info (12022): Found design unit 1: tx_fsm_pt-arch File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_pt.vhd Line: 22
    Info (12023): Found entity 1: tx_fsm_pt File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_pt.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file tx_fsm_axi.vhd
    Info (12022): Found design unit 1: tx_fsm_axi-arch File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_axi.vhd Line: 35
    Info (12023): Found entity 1: tx_fsm_axi File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_axi.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram_packet_rb.vhd
    Info (12022): Found design unit 1: ram_packet_rb-SYN File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_packet_rb.vhd Line: 59
    Info (12023): Found entity 1: ram_packet_rb File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_packet_rb.vhd Line: 43
Warning (12090): Entity "altclkctrl" obtained from "db/ip/altclkctrl/altclkctrl.v" instead of from Quartus Prime megafunction library File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/altclkctrl/altclkctrl.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/altclkctrl/altclkctrl.v
    Info (12023): Found entity 1: altclkctrl File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/altclkctrl/altclkctrl.v Line: 6
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v
    Info (12023): Found entity 1: altclkctrl_altclkctrl_0_sub File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v Line: 29
    Info (12023): Found entity 2: altclkctrl_altclkctrl_0 File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v Line: 90
Info (12127): Elaborating entity "ethernet_switch" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at ethernet_switch.vhd(21): used implicit default value for signal "UART_TX" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 21
Warning (10541): VHDL Signal Declaration warning at ethernet_switch.vhd(30): used implicit default value for signal "ETH1_TX" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 30
Warning (10541): VHDL Signal Declaration warning at ethernet_switch.vhd(31): used implicit default value for signal "ETH1_TX_EN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 31
Warning (10541): VHDL Signal Declaration warning at ethernet_switch.vhd(32): used implicit default value for signal "ETH1_LED_GRN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 32
Warning (10541): VHDL Signal Declaration warning at ethernet_switch.vhd(33): used implicit default value for signal "ETH1_LED_YEL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 33
Warning (10541): VHDL Signal Declaration warning at ethernet_switch.vhd(36): used implicit default value for signal "ETH2_TX" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 36
Warning (10541): VHDL Signal Declaration warning at ethernet_switch.vhd(37): used implicit default value for signal "ETH2_TX_EN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 37
Warning (10541): VHDL Signal Declaration warning at ethernet_switch.vhd(38): used implicit default value for signal "ETH2_LED_GRN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 38
Warning (10541): VHDL Signal Declaration warning at ethernet_switch.vhd(39): used implicit default value for signal "ETH2_LED_YEL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 39
Warning (10541): VHDL Signal Declaration warning at ethernet_switch.vhd(42): used implicit default value for signal "ETH3_TX" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 42
Warning (10541): VHDL Signal Declaration warning at ethernet_switch.vhd(43): used implicit default value for signal "ETH3_TX_EN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 43
Warning (10541): VHDL Signal Declaration warning at ethernet_switch.vhd(44): used implicit default value for signal "ETH3_LED_GRN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 44
Warning (10541): VHDL Signal Declaration warning at ethernet_switch.vhd(45): used implicit default value for signal "ETH3_LED_YEL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 45
Warning (10541): VHDL Signal Declaration warning at ethernet_switch.vhd(48): used implicit default value for signal "ETH4_TX" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 48
Warning (10541): VHDL Signal Declaration warning at ethernet_switch.vhd(49): used implicit default value for signal "ETH4_TX_EN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 49
Warning (10541): VHDL Signal Declaration warning at ethernet_switch.vhd(50): used implicit default value for signal "ETH4_LED_GRN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 50
Warning (10541): VHDL Signal Declaration warning at ethernet_switch.vhd(51): used implicit default value for signal "ETH4_LED_YEL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 51
Warning (10036): Verilog HDL or VHDL warning at ethernet_switch.vhd(58): object "r_clk_lock" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 58
Warning (10036): Verilog HDL or VHDL warning at ethernet_switch.vhd(69): object "r_eth0_tx_en" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 69
Warning (10540): VHDL Signal Declaration warning at ethernet_switch.vhd(82): used explicit default value for signal "r_eth0_rx_valid" because signal was never assigned a value File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 82
Warning (10036): Verilog HDL or VHDL warning at ethernet_switch.vhd(83): object "r_eth0_rx_ready" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 83
Warning (10540): VHDL Signal Declaration warning at ethernet_switch.vhd(84): used explicit default value for signal "r_eth0_rx_last" because signal was never assigned a value File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 84
Warning (10540): VHDL Signal Declaration warning at ethernet_switch.vhd(85): used explicit default value for signal "r_eth0_rx_data" because signal was never assigned a value File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 85
Warning (10036): Verilog HDL or VHDL warning at ethernet_switch.vhd(103): object "r_eth1_rb_valid" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 103
Warning (10036): Verilog HDL or VHDL warning at ethernet_switch.vhd(104): object "r_eth1_rb_last" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 104
Warning (10036): Verilog HDL or VHDL warning at ethernet_switch.vhd(105): object "r_eth1_rb_data" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 105
Warning (10540): VHDL Signal Declaration warning at ethernet_switch.vhd(114): used explicit default value for signal "r_eth2_rx_valid" because signal was never assigned a value File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 114
Warning (10036): Verilog HDL or VHDL warning at ethernet_switch.vhd(115): object "r_eth2_rx_ready" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 115
Warning (10540): VHDL Signal Declaration warning at ethernet_switch.vhd(116): used explicit default value for signal "r_eth2_rx_last" because signal was never assigned a value File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 116
Warning (10540): VHDL Signal Declaration warning at ethernet_switch.vhd(117): used explicit default value for signal "r_eth2_rx_data" because signal was never assigned a value File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 117
Warning (10036): Verilog HDL or VHDL warning at ethernet_switch.vhd(119): object "r_eth2_rb_valid" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 119
Warning (10036): Verilog HDL or VHDL warning at ethernet_switch.vhd(120): object "r_eth2_rb_last" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 120
Warning (10036): Verilog HDL or VHDL warning at ethernet_switch.vhd(121): object "r_eth2_rb_data" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 121
Warning (10540): VHDL Signal Declaration warning at ethernet_switch.vhd(130): used explicit default value for signal "r_eth3_rx_valid" because signal was never assigned a value File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 130
Warning (10036): Verilog HDL or VHDL warning at ethernet_switch.vhd(131): object "r_eth3_rx_ready" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 131
Warning (10540): VHDL Signal Declaration warning at ethernet_switch.vhd(132): used explicit default value for signal "r_eth3_rx_last" because signal was never assigned a value File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 132
Warning (10540): VHDL Signal Declaration warning at ethernet_switch.vhd(133): used explicit default value for signal "r_eth3_rx_data" because signal was never assigned a value File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 133
Warning (10036): Verilog HDL or VHDL warning at ethernet_switch.vhd(135): object "r_eth3_rb_valid" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 135
Warning (10036): Verilog HDL or VHDL warning at ethernet_switch.vhd(136): object "r_eth3_rb_last" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 136
Warning (10036): Verilog HDL or VHDL warning at ethernet_switch.vhd(137): object "r_eth3_rb_data" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 137
Warning (10540): VHDL Signal Declaration warning at ethernet_switch.vhd(146): used explicit default value for signal "r_eth4_rx_valid" because signal was never assigned a value File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 146
Warning (10036): Verilog HDL or VHDL warning at ethernet_switch.vhd(147): object "r_eth4_rx_ready" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 147
Warning (10540): VHDL Signal Declaration warning at ethernet_switch.vhd(148): used explicit default value for signal "r_eth4_rx_last" because signal was never assigned a value File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 148
Warning (10540): VHDL Signal Declaration warning at ethernet_switch.vhd(149): used explicit default value for signal "r_eth4_rx_data" because signal was never assigned a value File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 149
Warning (10036): Verilog HDL or VHDL warning at ethernet_switch.vhd(151): object "r_eth4_rb_valid" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 151
Warning (10036): Verilog HDL or VHDL warning at ethernet_switch.vhd(152): object "r_eth4_rb_last" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 152
Warning (10036): Verilog HDL or VHDL warning at ethernet_switch.vhd(153): object "r_eth4_rb_data" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 153
Info (12129): Elaborating entity "pll_main" using architecture "A:syn" for hierarchy "pll_main:c_pll" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 160
Info (12128): Elaborating entity "altpll" for hierarchy "pll_main:c_pll|altpll:altpll_component" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/pll_main.vhd Line: 141
Info (12130): Elaborated megafunction instantiation "pll_main:c_pll|altpll:altpll_component" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/pll_main.vhd Line: 141
Info (12133): Instantiated megafunction "pll_main:c_pll|altpll:altpll_component" with the following parameter: File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/pll_main.vhd Line: 141
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_main"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_main_altpll.v
    Info (12023): Found entity 1: pll_main_altpll File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/pll_main_altpll.v Line: 31
Info (12128): Elaborating entity "pll_main_altpll" for hierarchy "pll_main:c_pll|altpll:altpll_component|pll_main_altpll:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12129): Elaborating entity "altclkctrl" using architecture "A:rtl" for hierarchy "altclkctrl:c_alt_clk_ctrl" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 169
Info (12128): Elaborating entity "altclkctrl_altclkctrl_0" for hierarchy "altclkctrl:c_alt_clk_ctrl|altclkctrl_altclkctrl_0:altclkctrl_0" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/altclkctrl/synthesis/altclkctrl.vhd Line: 26
Info (12128): Elaborating entity "altclkctrl_altclkctrl_0_sub" for hierarchy "altclkctrl:c_alt_clk_ctrl|altclkctrl_altclkctrl_0:altclkctrl_0|altclkctrl_altclkctrl_0_sub:altclkctrl_altclkctrl_0_sub_component" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v Line: 113
Info (12129): Elaborating entity "reset_ctrl" using architecture "A:rtl" for hierarchy "reset_ctrl:c_reset_ctrl" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 179
Info (12129): Elaborating entity "eth_port" using architecture "A:arch" for hierarchy "eth_port:c_eth0" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 196
Info (12129): Elaborating entity "eth_tx" using architecture "A:arch" for hierarchy "eth_port:c_eth0|eth_tx:c_tx" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_port.vhd Line: 29
Info (12129): Elaborating entity "tx_phy" using architecture "A:arch" for hierarchy "eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd Line: 44
Info (12129): Elaborating entity "ram_eth_packet" using architecture "A:syn" for hierarchy "eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd Line: 56
Info (12128): Elaborating entity "altsyncram" for hierarchy "eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_eth_packet.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_eth_packet.vhd Line: 63
Info (12133): Instantiated megafunction "eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component" with the following parameter: File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_eth_packet.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "ram_preamble.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_49r3.tdf
    Info (12023): Found entity 1: altsyncram_49r3 File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_49r3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_49r3" for hierarchy "eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12129): Elaborating entity "sr_piso" using architecture "A:rtl" for hierarchy "eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd Line: 67
Info (12129): Elaborating entity "tx_fsm_pt" using architecture "A:arch" for hierarchy "eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd Line: 83
Info (12129): Elaborating entity "tx_fsm_axi" using architecture "A:arch" for hierarchy "eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd Line: 97
Info (12128): Elaborating entity "ringbuffer" for hierarchy "ringbuffer:c_eth0_rb" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 215
Info (12128): Elaborating entity "axi4s_interconnect" for hierarchy "axi4s_interconnect:c_interconnect" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 235
Info (12128): Elaborating entity "eth_tx_tb_driver" for hierarchy "eth_tx_tb_driver:c_debug_tx" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 279
Warning (276020): Inferred RAM node "ringbuffer:c_eth0_rb|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ringbuffer:c_eth0_rb|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FPGACode.ram0_ringbuffer_29f73fc2.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "ringbuffer:c_eth0_rb|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "ringbuffer:c_eth0_rb|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FPGACode.ram0_ringbuffer_29f73fc2.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_03m1.tdf
    Info (12023): Found entity 1: altsyncram_03m1 File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_03m1.tdf Line: 28
Info (13000): Registers with preset signals will power-up high File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_phy.vhd Line: 42
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "UART_TX" is stuck at GND File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 21
    Warning (13410): Pin "ETH0_TX_EN" is stuck at VCC File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 25
    Warning (13410): Pin "ETH0_LED_GRN" is stuck at VCC File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 26
    Warning (13410): Pin "ETH0_LED_YEL" is stuck at GND File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 27
    Warning (13410): Pin "ETH1_TX" is stuck at GND File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 30
    Warning (13410): Pin "ETH1_TX_EN" is stuck at GND File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 31
    Warning (13410): Pin "ETH1_LED_GRN" is stuck at GND File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 32
    Warning (13410): Pin "ETH1_LED_YEL" is stuck at GND File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 33
    Warning (13410): Pin "ETH2_TX" is stuck at GND File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 36
    Warning (13410): Pin "ETH2_TX_EN" is stuck at GND File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 37
    Warning (13410): Pin "ETH2_LED_GRN" is stuck at GND File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 38
    Warning (13410): Pin "ETH2_LED_YEL" is stuck at GND File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 39
    Warning (13410): Pin "ETH3_TX" is stuck at GND File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 42
    Warning (13410): Pin "ETH3_TX_EN" is stuck at GND File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 43
    Warning (13410): Pin "ETH3_LED_GRN" is stuck at GND File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 44
    Warning (13410): Pin "ETH3_LED_YEL" is stuck at GND File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 45
    Warning (13410): Pin "ETH4_TX" is stuck at GND File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 48
    Warning (13410): Pin "ETH4_TX_EN" is stuck at GND File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 49
    Warning (13410): Pin "ETH4_LED_GRN" is stuck at GND File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 50
    Warning (13410): Pin "ETH4_LED_YEL" is stuck at GND File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 51
Info (286030): Timing-Driven Synthesis is running
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY1" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 10
    Warning (15610): No output dependent on input pin "KEY2" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 11
    Warning (15610): No output dependent on input pin "KEY3" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 12
    Warning (15610): No output dependent on input pin "UART_RX" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 20
    Warning (15610): No output dependent on input pin "ETH0_RX" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 23
    Warning (15610): No output dependent on input pin "ETH1_RX" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 29
    Warning (15610): No output dependent on input pin "ETH2_RX" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 35
    Warning (15610): No output dependent on input pin "ETH3_RX" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 41
    Warning (15610): No output dependent on input pin "ETH4_RX" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 47
Info (21057): Implemented 740 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 25 output pins
    Info (21061): Implemented 684 logic cells
    Info (21064): Implemented 17 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings
    Info: Peak virtual memory: 4898 megabytes
    Info: Processing ended: Sat Oct  4 16:22:40 2025
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:29


