CAPI=2:
name : ::coreport:1.1
description: "Wishbone GPIO Peripheral with interrupt support"

filesets:
    rtl:
        files: [coreport.v]
        file_type: verilogSource

targets:
    default: &base
        filesets: [rtl]

provider:
    name: github
    user: wtfuzz
    repo: coreport