Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date             : Thu Nov 12 23:16:56 2020
| Host             : LAPTOP-LHCIPRAJ running 64-bit major release  (build 9200)
| Command          : report_power -file ring_oscillator_set_wrap_power_routed.rpt -pb ring_oscillator_set_wrap_power_summary_routed.pb -rpx ring_oscillator_set_wrap_power_routed.rpx
| Design           : ring_oscillator_set_wrap
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.976        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.833        |
| Device Static (W)        | 0.143        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 62.2         |
| Junction Temperature (C) | 47.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.816 |      179 |       --- |             --- |
|   LUT as Logic |     0.722 |       92 |     53200 |            0.17 |
|   CARRY4       |     0.046 |       16 |     13300 |            0.12 |
|   Register     |     0.042 |       60 |    106400 |            0.06 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |        3 |       --- |             --- |
| Signals        |     0.884 |      157 |       --- |             --- |
| I/O            |     0.132 |       45 |       125 |           36.00 |
| Static Power   |     0.143 |          |           |                 |
| Total          |     1.976 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     1.850 |       1.833 |      0.017 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.016 |       0.000 |      0.016 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.034 |       0.000 |      0.034 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| ring_oscillator_set_wrap     |     1.833 |
|   RO_set                     |     1.560 |
|     gen1[0].ro               |     0.129 |
|       TFF0                   |     0.015 |
|       gen1[1].nolabel_line42 |     0.016 |
|       gen1[2].nolabel_line42 |     0.015 |
|       gen1[3].nolabel_line42 |     0.015 |
|       gen1[4].nolabel_line42 |     0.019 |
|       gen1[5].nolabel_line42 |     0.014 |
|       gen1[6].nolabel_line42 |     0.015 |
|       gen1[7].nolabel_line42 |     0.016 |
|     gen1[1].ro               |     0.172 |
|       TFF0                   |     0.014 |
|       gen1[1].nolabel_line42 |     0.017 |
|       gen1[2].nolabel_line42 |     0.019 |
|       gen1[3].nolabel_line42 |     0.023 |
|       gen1[4].nolabel_line42 |     0.015 |
|       gen1[5].nolabel_line42 |     0.015 |
|       gen1[6].nolabel_line42 |     0.047 |
|       gen1[7].nolabel_line42 |     0.020 |
|     gen1[2].ro               |     0.253 |
|       TFF0                   |     0.035 |
|       gen1[1].nolabel_line42 |     0.094 |
|       gen1[2].nolabel_line42 |     0.024 |
|       gen1[3].nolabel_line42 |     0.021 |
|       gen1[4].nolabel_line42 |     0.024 |
|       gen1[5].nolabel_line42 |     0.018 |
|       gen1[6].nolabel_line42 |     0.022 |
|       gen1[7].nolabel_line42 |     0.013 |
|     gen1[3].ro               |     0.760 |
|       TFF0                   |     0.014 |
|       gen1[1].nolabel_line42 |     0.065 |
|       gen1[2].nolabel_line42 |     0.128 |
|       gen1[3].nolabel_line42 |     0.122 |
|       gen1[4].nolabel_line42 |     0.114 |
|       gen1[5].nolabel_line42 |     0.103 |
|       gen1[6].nolabel_line42 |     0.125 |
|       gen1[7].nolabel_line42 |     0.085 |
+------------------------------+-----------+


