// Seed: 2471006174
module module_0 (
    input id_0,
    inout logic id_1,
    output logic id_2,
    output id_3,
    input logic id_4,
    input id_5,
    input logic id_6,
    output logic id_7,
    output logic id_8,
    input logic id_9,
    input id_10,
    input id_11
);
  logic id_12 = 1;
  type_25(
      1, id_10
  );
  logic id_13;
  logic id_14;
  logic id_15;
  logic id_16;
  type_30(
      id_4, id_12, id_1 == id_11, 1, id_5 != id_0, 1, 1
  ); type_31(
      1
  ); type_32(
      1, id_5
  );
endmodule
