# VHDL 4 to 1 Mux (Multiplexer) 

**Multiplexer**

Multiplexer (MUX) select one input from the multiple inputs and forwarded to output line through selection line. It consist of 2 power n input and 1 output. 
The input data lines are controlled by n selection lines.

*Mux 4 to 1 design using Logic Gates*
![Schematic](https://github.com/fatihilhan42/VHDL-projects/blob/main/multiplexer/MUX-4-TO-1-USING-LOGIC-GATES.png)
