# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../miniproject_342.srcs/sim_1/new/full_sequence_detector_tb_342.vhd" \

# Do not sort compile order
nosort
