;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* RX */
RX__0__DR EQU CYREG_GPIO_PRT6_DR
RX__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
RX__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
RX__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
RX__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
RX__0__HSIOM_MASK EQU 0x000000F0
RX__0__HSIOM_SHIFT EQU 4
RX__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
RX__0__INTR EQU CYREG_GPIO_PRT6_INTR
RX__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
RX__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
RX__0__MASK EQU 0x02
RX__0__PC EQU CYREG_GPIO_PRT6_PC
RX__0__PC2 EQU CYREG_GPIO_PRT6_PC2
RX__0__PORT EQU 6
RX__0__PS EQU CYREG_GPIO_PRT6_PS
RX__0__SHIFT EQU 1
RX__DR EQU CYREG_GPIO_PRT6_DR
RX__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
RX__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
RX__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
RX__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
RX__INTR EQU CYREG_GPIO_PRT6_INTR
RX__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
RX__INTSTAT EQU CYREG_GPIO_PRT6_INTR
RX__MASK EQU 0x02
RX__PC EQU CYREG_GPIO_PRT6_PC
RX__PC2 EQU CYREG_GPIO_PRT6_PC2
RX__PORT EQU 6
RX__PS EQU CYREG_GPIO_PRT6_PS
RX__SHIFT EQU 1

/* TX */
TX__0__DR EQU CYREG_GPIO_PRT6_DR
TX__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
TX__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
TX__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
TX__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
TX__0__HSIOM_MASK EQU 0x00000F00
TX__0__HSIOM_SHIFT EQU 8
TX__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
TX__0__INTR EQU CYREG_GPIO_PRT6_INTR
TX__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
TX__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
TX__0__MASK EQU 0x04
TX__0__PC EQU CYREG_GPIO_PRT6_PC
TX__0__PC2 EQU CYREG_GPIO_PRT6_PC2
TX__0__PORT EQU 6
TX__0__PS EQU CYREG_GPIO_PRT6_PS
TX__0__SHIFT EQU 2
TX__DR EQU CYREG_GPIO_PRT6_DR
TX__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
TX__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
TX__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
TX__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
TX__INTR EQU CYREG_GPIO_PRT6_INTR
TX__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
TX__INTSTAT EQU CYREG_GPIO_PRT6_INTR
TX__MASK EQU 0x04
TX__PC EQU CYREG_GPIO_PRT6_PC
TX__PC2 EQU CYREG_GPIO_PRT6_PC2
TX__PORT EQU 6
TX__PS EQU CYREG_GPIO_PRT6_PS
TX__SHIFT EQU 2

/* CAN */
CAN_CanIP__BUFFER_STATUS EQU CYREG_CAN0_BUFFER_STATUS
CAN_CanIP__CAN_RX0_ACR EQU CYREG_CAN0_CAN_RX0_ACR
CAN_CanIP__CAN_RX0_ACR_DATA EQU CYREG_CAN0_CAN_RX0_ACR_DATA
CAN_CanIP__CAN_RX0_AMR EQU CYREG_CAN0_CAN_RX0_AMR
CAN_CanIP__CAN_RX0_AMR_DATA EQU CYREG_CAN0_CAN_RX0_AMR_DATA
CAN_CanIP__CAN_RX0_CONTROL EQU CYREG_CAN0_CAN_RX0_CONTROL
CAN_CanIP__CAN_RX0_DATA_HIGH EQU CYREG_CAN0_CAN_RX0_DATA_HIGH
CAN_CanIP__CAN_RX0_DATA_LOW EQU CYREG_CAN0_CAN_RX0_DATA_LOW
CAN_CanIP__CAN_RX0_ID EQU CYREG_CAN0_CAN_RX0_ID
CAN_CanIP__CAN_RX1_ACR EQU CYREG_CAN0_CAN_RX1_ACR
CAN_CanIP__CAN_RX1_ACR_DATA EQU CYREG_CAN0_CAN_RX1_ACR_DATA
CAN_CanIP__CAN_RX1_AMR EQU CYREG_CAN0_CAN_RX1_AMR
CAN_CanIP__CAN_RX1_AMR_DATA EQU CYREG_CAN0_CAN_RX1_AMR_DATA
CAN_CanIP__CAN_RX1_CONTROL EQU CYREG_CAN0_CAN_RX1_CONTROL
CAN_CanIP__CAN_RX1_DATA_HIGH EQU CYREG_CAN0_CAN_RX1_DATA_HIGH
CAN_CanIP__CAN_RX1_DATA_LOW EQU CYREG_CAN0_CAN_RX1_DATA_LOW
CAN_CanIP__CAN_RX1_ID EQU CYREG_CAN0_CAN_RX1_ID
CAN_CanIP__CAN_RX10_ACR EQU CYREG_CAN0_CAN_RX10_ACR
CAN_CanIP__CAN_RX10_ACR_DATA EQU CYREG_CAN0_CAN_RX10_ACR_DATA
CAN_CanIP__CAN_RX10_AMR EQU CYREG_CAN0_CAN_RX10_AMR
CAN_CanIP__CAN_RX10_AMR_DATA EQU CYREG_CAN0_CAN_RX10_AMR_DATA
CAN_CanIP__CAN_RX10_CONTROL EQU CYREG_CAN0_CAN_RX10_CONTROL
CAN_CanIP__CAN_RX10_DATA_HIGH EQU CYREG_CAN0_CAN_RX10_DATA_HIGH
CAN_CanIP__CAN_RX10_DATA_LOW EQU CYREG_CAN0_CAN_RX10_DATA_LOW
CAN_CanIP__CAN_RX10_ID EQU CYREG_CAN0_CAN_RX10_ID
CAN_CanIP__CAN_RX11_ACR EQU CYREG_CAN0_CAN_RX11_ACR
CAN_CanIP__CAN_RX11_ACR_DATA EQU CYREG_CAN0_CAN_RX11_ACR_DATA
CAN_CanIP__CAN_RX11_AMR EQU CYREG_CAN0_CAN_RX11_AMR
CAN_CanIP__CAN_RX11_AMR_DATA EQU CYREG_CAN0_CAN_RX11_AMR_DATA
CAN_CanIP__CAN_RX11_CONTROL EQU CYREG_CAN0_CAN_RX11_CONTROL
CAN_CanIP__CAN_RX11_DATA_HIGH EQU CYREG_CAN0_CAN_RX11_DATA_HIGH
CAN_CanIP__CAN_RX11_DATA_LOW EQU CYREG_CAN0_CAN_RX11_DATA_LOW
CAN_CanIP__CAN_RX11_ID EQU CYREG_CAN0_CAN_RX11_ID
CAN_CanIP__CAN_RX12_ACR EQU CYREG_CAN0_CAN_RX12_ACR
CAN_CanIP__CAN_RX12_ACR_DATA EQU CYREG_CAN0_CAN_RX12_ACR_DATA
CAN_CanIP__CAN_RX12_AMR EQU CYREG_CAN0_CAN_RX12_AMR
CAN_CanIP__CAN_RX12_AMR_DATA EQU CYREG_CAN0_CAN_RX12_AMR_DATA
CAN_CanIP__CAN_RX12_CONTROL EQU CYREG_CAN0_CAN_RX12_CONTROL
CAN_CanIP__CAN_RX12_DATA_HIGH EQU CYREG_CAN0_CAN_RX12_DATA_HIGH
CAN_CanIP__CAN_RX12_DATA_LOW EQU CYREG_CAN0_CAN_RX12_DATA_LOW
CAN_CanIP__CAN_RX12_ID EQU CYREG_CAN0_CAN_RX12_ID
CAN_CanIP__CAN_RX13_ACR EQU CYREG_CAN0_CAN_RX13_ACR
CAN_CanIP__CAN_RX13_ACR_DATA EQU CYREG_CAN0_CAN_RX13_ACR_DATA
CAN_CanIP__CAN_RX13_AMR EQU CYREG_CAN0_CAN_RX13_AMR
CAN_CanIP__CAN_RX13_AMR_DATA EQU CYREG_CAN0_CAN_RX13_AMR_DATA
CAN_CanIP__CAN_RX13_CONTROL EQU CYREG_CAN0_CAN_RX13_CONTROL
CAN_CanIP__CAN_RX13_DATA_HIGH EQU CYREG_CAN0_CAN_RX13_DATA_HIGH
CAN_CanIP__CAN_RX13_DATA_LOW EQU CYREG_CAN0_CAN_RX13_DATA_LOW
CAN_CanIP__CAN_RX13_ID EQU CYREG_CAN0_CAN_RX13_ID
CAN_CanIP__CAN_RX14_ACR EQU CYREG_CAN0_CAN_RX14_ACR
CAN_CanIP__CAN_RX14_ACR_DATA EQU CYREG_CAN0_CAN_RX14_ACR_DATA
CAN_CanIP__CAN_RX14_AMR EQU CYREG_CAN0_CAN_RX14_AMR
CAN_CanIP__CAN_RX14_AMR_DATA EQU CYREG_CAN0_CAN_RX14_AMR_DATA
CAN_CanIP__CAN_RX14_CONTROL EQU CYREG_CAN0_CAN_RX14_CONTROL
CAN_CanIP__CAN_RX14_DATA_HIGH EQU CYREG_CAN0_CAN_RX14_DATA_HIGH
CAN_CanIP__CAN_RX14_DATA_LOW EQU CYREG_CAN0_CAN_RX14_DATA_LOW
CAN_CanIP__CAN_RX14_ID EQU CYREG_CAN0_CAN_RX14_ID
CAN_CanIP__CAN_RX15_ACR EQU CYREG_CAN0_CAN_RX15_ACR
CAN_CanIP__CAN_RX15_ACR_DATA EQU CYREG_CAN0_CAN_RX15_ACR_DATA
CAN_CanIP__CAN_RX15_AMR EQU CYREG_CAN0_CAN_RX15_AMR
CAN_CanIP__CAN_RX15_AMR_DATA EQU CYREG_CAN0_CAN_RX15_AMR_DATA
CAN_CanIP__CAN_RX15_CONTROL EQU CYREG_CAN0_CAN_RX15_CONTROL
CAN_CanIP__CAN_RX15_DATA_HIGH EQU CYREG_CAN0_CAN_RX15_DATA_HIGH
CAN_CanIP__CAN_RX15_DATA_LOW EQU CYREG_CAN0_CAN_RX15_DATA_LOW
CAN_CanIP__CAN_RX15_ID EQU CYREG_CAN0_CAN_RX15_ID
CAN_CanIP__CAN_RX2_ACR EQU CYREG_CAN0_CAN_RX2_ACR
CAN_CanIP__CAN_RX2_ACR_DATA EQU CYREG_CAN0_CAN_RX2_ACR_DATA
CAN_CanIP__CAN_RX2_AMR EQU CYREG_CAN0_CAN_RX2_AMR
CAN_CanIP__CAN_RX2_AMR_DATA EQU CYREG_CAN0_CAN_RX2_AMR_DATA
CAN_CanIP__CAN_RX2_CONTROL EQU CYREG_CAN0_CAN_RX2_CONTROL
CAN_CanIP__CAN_RX2_DATA_HIGH EQU CYREG_CAN0_CAN_RX2_DATA_HIGH
CAN_CanIP__CAN_RX2_DATA_LOW EQU CYREG_CAN0_CAN_RX2_DATA_LOW
CAN_CanIP__CAN_RX2_ID EQU CYREG_CAN0_CAN_RX2_ID
CAN_CanIP__CAN_RX3_ACR EQU CYREG_CAN0_CAN_RX3_ACR
CAN_CanIP__CAN_RX3_ACR_DATA EQU CYREG_CAN0_CAN_RX3_ACR_DATA
CAN_CanIP__CAN_RX3_AMR EQU CYREG_CAN0_CAN_RX3_AMR
CAN_CanIP__CAN_RX3_AMR_DATA EQU CYREG_CAN0_CAN_RX3_AMR_DATA
CAN_CanIP__CAN_RX3_CONTROL EQU CYREG_CAN0_CAN_RX3_CONTROL
CAN_CanIP__CAN_RX3_DATA_HIGH EQU CYREG_CAN0_CAN_RX3_DATA_HIGH
CAN_CanIP__CAN_RX3_DATA_LOW EQU CYREG_CAN0_CAN_RX3_DATA_LOW
CAN_CanIP__CAN_RX3_ID EQU CYREG_CAN0_CAN_RX3_ID
CAN_CanIP__CAN_RX4_ACR EQU CYREG_CAN0_CAN_RX4_ACR
CAN_CanIP__CAN_RX4_ACR_DATA EQU CYREG_CAN0_CAN_RX4_ACR_DATA
CAN_CanIP__CAN_RX4_AMR EQU CYREG_CAN0_CAN_RX4_AMR
CAN_CanIP__CAN_RX4_AMR_DATA EQU CYREG_CAN0_CAN_RX4_AMR_DATA
CAN_CanIP__CAN_RX4_CONTROL EQU CYREG_CAN0_CAN_RX4_CONTROL
CAN_CanIP__CAN_RX4_DATA_HIGH EQU CYREG_CAN0_CAN_RX4_DATA_HIGH
CAN_CanIP__CAN_RX4_DATA_LOW EQU CYREG_CAN0_CAN_RX4_DATA_LOW
CAN_CanIP__CAN_RX4_ID EQU CYREG_CAN0_CAN_RX4_ID
CAN_CanIP__CAN_RX5_ACR EQU CYREG_CAN0_CAN_RX5_ACR
CAN_CanIP__CAN_RX5_ACR_DATA EQU CYREG_CAN0_CAN_RX5_ACR_DATA
CAN_CanIP__CAN_RX5_AMR EQU CYREG_CAN0_CAN_RX5_AMR
CAN_CanIP__CAN_RX5_AMR_DATA EQU CYREG_CAN0_CAN_RX5_AMR_DATA
CAN_CanIP__CAN_RX5_CONTROL EQU CYREG_CAN0_CAN_RX5_CONTROL
CAN_CanIP__CAN_RX5_DATA_HIGH EQU CYREG_CAN0_CAN_RX5_DATA_HIGH
CAN_CanIP__CAN_RX5_DATA_LOW EQU CYREG_CAN0_CAN_RX5_DATA_LOW
CAN_CanIP__CAN_RX5_ID EQU CYREG_CAN0_CAN_RX5_ID
CAN_CanIP__CAN_RX6_ACR EQU CYREG_CAN0_CAN_RX6_ACR
CAN_CanIP__CAN_RX6_ACR_DATA EQU CYREG_CAN0_CAN_RX6_ACR_DATA
CAN_CanIP__CAN_RX6_AMR EQU CYREG_CAN0_CAN_RX6_AMR
CAN_CanIP__CAN_RX6_AMR_DATA EQU CYREG_CAN0_CAN_RX6_AMR_DATA
CAN_CanIP__CAN_RX6_CONTROL EQU CYREG_CAN0_CAN_RX6_CONTROL
CAN_CanIP__CAN_RX6_DATA_HIGH EQU CYREG_CAN0_CAN_RX6_DATA_HIGH
CAN_CanIP__CAN_RX6_DATA_LOW EQU CYREG_CAN0_CAN_RX6_DATA_LOW
CAN_CanIP__CAN_RX6_ID EQU CYREG_CAN0_CAN_RX6_ID
CAN_CanIP__CAN_RX7_ACR EQU CYREG_CAN0_CAN_RX7_ACR
CAN_CanIP__CAN_RX7_ACR_DATA EQU CYREG_CAN0_CAN_RX7_ACR_DATA
CAN_CanIP__CAN_RX7_AMR EQU CYREG_CAN0_CAN_RX7_AMR
CAN_CanIP__CAN_RX7_AMR_DATA EQU CYREG_CAN0_CAN_RX7_AMR_DATA
CAN_CanIP__CAN_RX7_CONTROL EQU CYREG_CAN0_CAN_RX7_CONTROL
CAN_CanIP__CAN_RX7_DATA_HIGH EQU CYREG_CAN0_CAN_RX7_DATA_HIGH
CAN_CanIP__CAN_RX7_DATA_LOW EQU CYREG_CAN0_CAN_RX7_DATA_LOW
CAN_CanIP__CAN_RX7_ID EQU CYREG_CAN0_CAN_RX7_ID
CAN_CanIP__CAN_RX8_ACR EQU CYREG_CAN0_CAN_RX8_ACR
CAN_CanIP__CAN_RX8_ACR_DATA EQU CYREG_CAN0_CAN_RX8_ACR_DATA
CAN_CanIP__CAN_RX8_AMR EQU CYREG_CAN0_CAN_RX8_AMR
CAN_CanIP__CAN_RX8_AMR_DATA EQU CYREG_CAN0_CAN_RX8_AMR_DATA
CAN_CanIP__CAN_RX8_CONTROL EQU CYREG_CAN0_CAN_RX8_CONTROL
CAN_CanIP__CAN_RX8_DATA_HIGH EQU CYREG_CAN0_CAN_RX8_DATA_HIGH
CAN_CanIP__CAN_RX8_DATA_LOW EQU CYREG_CAN0_CAN_RX8_DATA_LOW
CAN_CanIP__CAN_RX8_ID EQU CYREG_CAN0_CAN_RX8_ID
CAN_CanIP__CAN_RX9_ACR EQU CYREG_CAN0_CAN_RX9_ACR
CAN_CanIP__CAN_RX9_ACR_DATA EQU CYREG_CAN0_CAN_RX9_ACR_DATA
CAN_CanIP__CAN_RX9_AMR EQU CYREG_CAN0_CAN_RX9_AMR
CAN_CanIP__CAN_RX9_AMR_DATA EQU CYREG_CAN0_CAN_RX9_AMR_DATA
CAN_CanIP__CAN_RX9_CONTROL EQU CYREG_CAN0_CAN_RX9_CONTROL
CAN_CanIP__CAN_RX9_DATA_HIGH EQU CYREG_CAN0_CAN_RX9_DATA_HIGH
CAN_CanIP__CAN_RX9_DATA_LOW EQU CYREG_CAN0_CAN_RX9_DATA_LOW
CAN_CanIP__CAN_RX9_ID EQU CYREG_CAN0_CAN_RX9_ID
CAN_CanIP__CAN_TX0_CONTROL EQU CYREG_CAN0_CAN_TX0_CONTROL
CAN_CanIP__CAN_TX0_DATA_HIGH EQU CYREG_CAN0_CAN_TX0_DATA_HIGH
CAN_CanIP__CAN_TX0_DATA_LOW EQU CYREG_CAN0_CAN_TX0_DATA_LOW
CAN_CanIP__CAN_TX0_ID EQU CYREG_CAN0_CAN_TX0_ID
CAN_CanIP__CAN_TX1_CONTROL EQU CYREG_CAN0_CAN_TX1_CONTROL
CAN_CanIP__CAN_TX1_DATA_HIGH EQU CYREG_CAN0_CAN_TX1_DATA_HIGH
CAN_CanIP__CAN_TX1_DATA_LOW EQU CYREG_CAN0_CAN_TX1_DATA_LOW
CAN_CanIP__CAN_TX1_ID EQU CYREG_CAN0_CAN_TX1_ID
CAN_CanIP__CAN_TX2_CONTROL EQU CYREG_CAN0_CAN_TX2_CONTROL
CAN_CanIP__CAN_TX2_DATA_HIGH EQU CYREG_CAN0_CAN_TX2_DATA_HIGH
CAN_CanIP__CAN_TX2_DATA_LOW EQU CYREG_CAN0_CAN_TX2_DATA_LOW
CAN_CanIP__CAN_TX2_ID EQU CYREG_CAN0_CAN_TX2_ID
CAN_CanIP__CAN_TX3_CONTROL EQU CYREG_CAN0_CAN_TX3_CONTROL
CAN_CanIP__CAN_TX3_DATA_HIGH EQU CYREG_CAN0_CAN_TX3_DATA_HIGH
CAN_CanIP__CAN_TX3_DATA_LOW EQU CYREG_CAN0_CAN_TX3_DATA_LOW
CAN_CanIP__CAN_TX3_ID EQU CYREG_CAN0_CAN_TX3_ID
CAN_CanIP__CAN_TX4_CONTROL EQU CYREG_CAN0_CAN_TX4_CONTROL
CAN_CanIP__CAN_TX4_DATA_HIGH EQU CYREG_CAN0_CAN_TX4_DATA_HIGH
CAN_CanIP__CAN_TX4_DATA_LOW EQU CYREG_CAN0_CAN_TX4_DATA_LOW
CAN_CanIP__CAN_TX4_ID EQU CYREG_CAN0_CAN_TX4_ID
CAN_CanIP__CAN_TX5_CONTROL EQU CYREG_CAN0_CAN_TX5_CONTROL
CAN_CanIP__CAN_TX5_DATA_HIGH EQU CYREG_CAN0_CAN_TX5_DATA_HIGH
CAN_CanIP__CAN_TX5_DATA_LOW EQU CYREG_CAN0_CAN_TX5_DATA_LOW
CAN_CanIP__CAN_TX5_ID EQU CYREG_CAN0_CAN_TX5_ID
CAN_CanIP__CAN_TX6_CONTROL EQU CYREG_CAN0_CAN_TX6_CONTROL
CAN_CanIP__CAN_TX6_DATA_HIGH EQU CYREG_CAN0_CAN_TX6_DATA_HIGH
CAN_CanIP__CAN_TX6_DATA_LOW EQU CYREG_CAN0_CAN_TX6_DATA_LOW
CAN_CanIP__CAN_TX6_ID EQU CYREG_CAN0_CAN_TX6_ID
CAN_CanIP__CAN_TX7_CONTROL EQU CYREG_CAN0_CAN_TX7_CONTROL
CAN_CanIP__CAN_TX7_DATA_HIGH EQU CYREG_CAN0_CAN_TX7_DATA_HIGH
CAN_CanIP__CAN_TX7_DATA_LOW EQU CYREG_CAN0_CAN_TX7_DATA_LOW
CAN_CanIP__CAN_TX7_ID EQU CYREG_CAN0_CAN_TX7_ID
CAN_CanIP__CNTL EQU CYREG_CAN0_CNTL
CAN_CanIP__COMMAND EQU CYREG_CAN0_COMMAND
CAN_CanIP__CONFIG EQU CYREG_CAN0_CONFIG
CAN_CanIP__ECR EQU CYREG_CAN0_ECR
CAN_CanIP__ERROR_STATUS EQU CYREG_CAN0_ERROR_STATUS
CAN_CanIP__INT_EBL EQU CYREG_CAN0_INT_EBL
CAN_CanIP__INT_STATUS EQU CYREG_CAN0_INT_STATUS
CAN_CanIP__INTR_CAN EQU CYREG_CAN0_INTR_CAN
CAN_CanIP__INTR_CAN_MASK EQU CYREG_CAN0_INTR_CAN_MASK
CAN_CanIP__INTR_CAN_MASKED EQU CYREG_CAN0_INTR_CAN_MASKED
CAN_CanIP__INTR_CAN_SET EQU CYREG_CAN0_INTR_CAN_SET
CAN_CanIP__TTCAN_CAPTURE EQU CYREG_CAN0_TTCAN_CAPTURE
CAN_CanIP__TTCAN_COMPARE EQU CYREG_CAN0_TTCAN_COMPARE
CAN_CanIP__TTCAN_COUNTER EQU CYREG_CAN0_TTCAN_COUNTER
CAN_CanIP__TTCAN_TIMING EQU CYREG_CAN0_TTCAN_TIMING
CAN_HFCLK__DIV_ID EQU 0x00000040
CAN_HFCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
CAN_HFCLK__PA_DIV_ID EQU 0x000000FF
CAN_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CAN_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CAN_isr__INTC_MASK EQU 0x8000000
CAN_isr__INTC_NUMBER EQU 27
CAN_isr__INTC_PRIOR_MASK EQU 0xC0000000
CAN_isr__INTC_PRIOR_NUM EQU 3
CAN_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR6
CAN_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CAN_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Clock */
Clock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL19
Clock__DIV_ID EQU 0x00000041
Clock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Clock__PA_DIV_ID EQU 0x000000FF

/* Brakes */
Brakes_Sync_ctrl_reg__0__MASK EQU 0x01
Brakes_Sync_ctrl_reg__0__POS EQU 0
Brakes_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
Brakes_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL3
Brakes_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
Brakes_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL3
Brakes_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
Brakes_Sync_ctrl_reg__MASK EQU 0x01
Brakes_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
Brakes_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
Brakes_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK3

/* Brake_SW */
Brake_SW__0__DR EQU CYREG_GPIO_PRT1_DR
Brake_SW__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Brake_SW__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Brake_SW__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Brake_SW__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Brake_SW__0__HSIOM_MASK EQU 0x00000F00
Brake_SW__0__HSIOM_SHIFT EQU 8
Brake_SW__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Brake_SW__0__INTR EQU CYREG_GPIO_PRT1_INTR
Brake_SW__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Brake_SW__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Brake_SW__0__MASK EQU 0x04
Brake_SW__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Brake_SW__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Brake_SW__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Brake_SW__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Brake_SW__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Brake_SW__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Brake_SW__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Brake_SW__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Brake_SW__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Brake_SW__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Brake_SW__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Brake_SW__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Brake_SW__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Brake_SW__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Brake_SW__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Brake_SW__0__PC EQU CYREG_GPIO_PRT1_PC
Brake_SW__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Brake_SW__0__PORT EQU 1
Brake_SW__0__PS EQU CYREG_GPIO_PRT1_PS
Brake_SW__0__SHIFT EQU 2
Brake_SW__DR EQU CYREG_GPIO_PRT1_DR
Brake_SW__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Brake_SW__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Brake_SW__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Brake_SW__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Brake_SW__INTR EQU CYREG_GPIO_PRT1_INTR
Brake_SW__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Brake_SW__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Brake_SW__MASK EQU 0x04
Brake_SW__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Brake_SW__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Brake_SW__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Brake_SW__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Brake_SW__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Brake_SW__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Brake_SW__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Brake_SW__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Brake_SW__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Brake_SW__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Brake_SW__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Brake_SW__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Brake_SW__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Brake_SW__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Brake_SW__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Brake_SW__PC EQU CYREG_GPIO_PRT1_PC
Brake_SW__PC2 EQU CYREG_GPIO_PRT1_PC2
Brake_SW__PORT EQU 1
Brake_SW__PS EQU CYREG_GPIO_PRT1_PS
Brake_SW__SHIFT EQU 2

/* Hazard_BTN */
Hazard_BTN__0__DR EQU CYREG_GPIO_PRT2_DR
Hazard_BTN__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Hazard_BTN__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Hazard_BTN__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Hazard_BTN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Hazard_BTN__0__HSIOM_MASK EQU 0xF0000000
Hazard_BTN__0__HSIOM_SHIFT EQU 28
Hazard_BTN__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Hazard_BTN__0__INTR EQU CYREG_GPIO_PRT2_INTR
Hazard_BTN__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Hazard_BTN__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Hazard_BTN__0__MASK EQU 0x80
Hazard_BTN__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Hazard_BTN__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Hazard_BTN__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Hazard_BTN__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Hazard_BTN__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Hazard_BTN__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Hazard_BTN__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Hazard_BTN__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Hazard_BTN__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Hazard_BTN__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Hazard_BTN__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Hazard_BTN__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Hazard_BTN__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Hazard_BTN__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Hazard_BTN__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Hazard_BTN__0__PC EQU CYREG_GPIO_PRT2_PC
Hazard_BTN__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Hazard_BTN__0__PORT EQU 2
Hazard_BTN__0__PS EQU CYREG_GPIO_PRT2_PS
Hazard_BTN__0__SHIFT EQU 7
Hazard_BTN__DR EQU CYREG_GPIO_PRT2_DR
Hazard_BTN__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Hazard_BTN__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Hazard_BTN__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Hazard_BTN__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Hazard_BTN__INTR EQU CYREG_GPIO_PRT2_INTR
Hazard_BTN__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Hazard_BTN__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Hazard_BTN__MASK EQU 0x80
Hazard_BTN__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Hazard_BTN__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Hazard_BTN__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Hazard_BTN__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Hazard_BTN__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Hazard_BTN__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Hazard_BTN__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Hazard_BTN__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Hazard_BTN__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Hazard_BTN__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Hazard_BTN__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Hazard_BTN__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Hazard_BTN__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Hazard_BTN__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Hazard_BTN__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Hazard_BTN__PC EQU CYREG_GPIO_PRT2_PC
Hazard_BTN__PC2 EQU CYREG_GPIO_PRT2_PC2
Hazard_BTN__PORT EQU 2
Hazard_BTN__PS EQU CYREG_GPIO_PRT2_PS
Hazard_BTN__SHIFT EQU 7

/* HeadLights */
HeadLights__0__DR EQU CYREG_GPIO_PRT2_DR
HeadLights__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
HeadLights__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
HeadLights__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
HeadLights__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
HeadLights__0__HSIOM_MASK EQU 0x000000F0
HeadLights__0__HSIOM_SHIFT EQU 4
HeadLights__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
HeadLights__0__INTR EQU CYREG_GPIO_PRT2_INTR
HeadLights__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
HeadLights__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
HeadLights__0__MASK EQU 0x02
HeadLights__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
HeadLights__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
HeadLights__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
HeadLights__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
HeadLights__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
HeadLights__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
HeadLights__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
HeadLights__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
HeadLights__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
HeadLights__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
HeadLights__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
HeadLights__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
HeadLights__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
HeadLights__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
HeadLights__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
HeadLights__0__PC EQU CYREG_GPIO_PRT2_PC
HeadLights__0__PC2 EQU CYREG_GPIO_PRT2_PC2
HeadLights__0__PORT EQU 2
HeadLights__0__PS EQU CYREG_GPIO_PRT2_PS
HeadLights__0__SHIFT EQU 1
HeadLights__DR EQU CYREG_GPIO_PRT2_DR
HeadLights__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
HeadLights__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
HeadLights__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
HeadLights__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
HeadLights__INTR EQU CYREG_GPIO_PRT2_INTR
HeadLights__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
HeadLights__INTSTAT EQU CYREG_GPIO_PRT2_INTR
HeadLights__MASK EQU 0x02
HeadLights__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
HeadLights__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
HeadLights__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
HeadLights__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
HeadLights__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
HeadLights__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
HeadLights__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
HeadLights__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
HeadLights__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
HeadLights__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
HeadLights__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
HeadLights__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
HeadLights__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
HeadLights__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
HeadLights__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
HeadLights__PC EQU CYREG_GPIO_PRT2_PC
HeadLights__PC2 EQU CYREG_GPIO_PRT2_PC2
HeadLights__PORT EQU 2
HeadLights__PS EQU CYREG_GPIO_PRT2_PS
HeadLights__SHIFT EQU 1
HeadLights_BTN__0__DR EQU CYREG_GPIO_PRT1_DR
HeadLights_BTN__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
HeadLights_BTN__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
HeadLights_BTN__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
HeadLights_BTN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
HeadLights_BTN__0__HSIOM_MASK EQU 0xF0000000
HeadLights_BTN__0__HSIOM_SHIFT EQU 28
HeadLights_BTN__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
HeadLights_BTN__0__INTR EQU CYREG_GPIO_PRT1_INTR
HeadLights_BTN__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
HeadLights_BTN__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
HeadLights_BTN__0__MASK EQU 0x80
HeadLights_BTN__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
HeadLights_BTN__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
HeadLights_BTN__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
HeadLights_BTN__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
HeadLights_BTN__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
HeadLights_BTN__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
HeadLights_BTN__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
HeadLights_BTN__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
HeadLights_BTN__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
HeadLights_BTN__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
HeadLights_BTN__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
HeadLights_BTN__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
HeadLights_BTN__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
HeadLights_BTN__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
HeadLights_BTN__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
HeadLights_BTN__0__PC EQU CYREG_GPIO_PRT1_PC
HeadLights_BTN__0__PC2 EQU CYREG_GPIO_PRT1_PC2
HeadLights_BTN__0__PORT EQU 1
HeadLights_BTN__0__PS EQU CYREG_GPIO_PRT1_PS
HeadLights_BTN__0__SHIFT EQU 7
HeadLights_BTN__DR EQU CYREG_GPIO_PRT1_DR
HeadLights_BTN__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
HeadLights_BTN__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
HeadLights_BTN__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
HeadLights_BTN__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
HeadLights_BTN__INTR EQU CYREG_GPIO_PRT1_INTR
HeadLights_BTN__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
HeadLights_BTN__INTSTAT EQU CYREG_GPIO_PRT1_INTR
HeadLights_BTN__MASK EQU 0x80
HeadLights_BTN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
HeadLights_BTN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
HeadLights_BTN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
HeadLights_BTN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
HeadLights_BTN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
HeadLights_BTN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
HeadLights_BTN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
HeadLights_BTN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
HeadLights_BTN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
HeadLights_BTN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
HeadLights_BTN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
HeadLights_BTN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
HeadLights_BTN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
HeadLights_BTN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
HeadLights_BTN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
HeadLights_BTN__PC EQU CYREG_GPIO_PRT1_PC
HeadLights_BTN__PC2 EQU CYREG_GPIO_PRT1_PC2
HeadLights_BTN__PORT EQU 1
HeadLights_BTN__PS EQU CYREG_GPIO_PRT1_PS
HeadLights_BTN__SHIFT EQU 7

/* LeftBlinkers */
LeftBlinkers_Sync_ctrl_reg__0__MASK EQU 0x01
LeftBlinkers_Sync_ctrl_reg__0__POS EQU 0
LeftBlinkers_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
LeftBlinkers_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL0
LeftBlinkers_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL0
LeftBlinkers_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL0
LeftBlinkers_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL0
LeftBlinkers_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK0
LeftBlinkers_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK0
LeftBlinkers_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK0
LeftBlinkers_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK0
LeftBlinkers_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
LeftBlinkers_Sync_ctrl_reg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL
LeftBlinkers_Sync_ctrl_reg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL
LeftBlinkers_Sync_ctrl_reg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK
LeftBlinkers_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
LeftBlinkers_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL0
LeftBlinkers_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
LeftBlinkers_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL0
LeftBlinkers_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
LeftBlinkers_Sync_ctrl_reg__MASK EQU 0x01
LeftBlinkers_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
LeftBlinkers_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
LeftBlinkers_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK0

/* RearLeftBrake */
RearLeftBrake__0__DR EQU CYREG_GPIO_PRT0_DR
RearLeftBrake__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
RearLeftBrake__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
RearLeftBrake__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
RearLeftBrake__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
RearLeftBrake__0__HSIOM_MASK EQU 0x0000F000
RearLeftBrake__0__HSIOM_SHIFT EQU 12
RearLeftBrake__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
RearLeftBrake__0__INTR EQU CYREG_GPIO_PRT0_INTR
RearLeftBrake__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
RearLeftBrake__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
RearLeftBrake__0__MASK EQU 0x08
RearLeftBrake__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
RearLeftBrake__0__OUT_SEL_SHIFT EQU 6
RearLeftBrake__0__OUT_SEL_VAL EQU 3
RearLeftBrake__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
RearLeftBrake__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
RearLeftBrake__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
RearLeftBrake__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
RearLeftBrake__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
RearLeftBrake__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
RearLeftBrake__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
RearLeftBrake__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
RearLeftBrake__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
RearLeftBrake__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
RearLeftBrake__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
RearLeftBrake__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
RearLeftBrake__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
RearLeftBrake__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
RearLeftBrake__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
RearLeftBrake__0__PC EQU CYREG_GPIO_PRT0_PC
RearLeftBrake__0__PC2 EQU CYREG_GPIO_PRT0_PC2
RearLeftBrake__0__PORT EQU 0
RearLeftBrake__0__PS EQU CYREG_GPIO_PRT0_PS
RearLeftBrake__0__SHIFT EQU 3
RearLeftBrake__DR EQU CYREG_GPIO_PRT0_DR
RearLeftBrake__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
RearLeftBrake__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
RearLeftBrake__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
RearLeftBrake__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
RearLeftBrake__INTR EQU CYREG_GPIO_PRT0_INTR
RearLeftBrake__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
RearLeftBrake__INTSTAT EQU CYREG_GPIO_PRT0_INTR
RearLeftBrake__MASK EQU 0x08
RearLeftBrake__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
RearLeftBrake__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
RearLeftBrake__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
RearLeftBrake__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
RearLeftBrake__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
RearLeftBrake__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
RearLeftBrake__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
RearLeftBrake__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
RearLeftBrake__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
RearLeftBrake__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
RearLeftBrake__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
RearLeftBrake__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
RearLeftBrake__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
RearLeftBrake__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
RearLeftBrake__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
RearLeftBrake__PC EQU CYREG_GPIO_PRT0_PC
RearLeftBrake__PC2 EQU CYREG_GPIO_PRT0_PC2
RearLeftBrake__PORT EQU 0
RearLeftBrake__PS EQU CYREG_GPIO_PRT0_PS
RearLeftBrake__SHIFT EQU 3

/* RightBlinkers */
RightBlinkers_Sync_ctrl_reg__0__MASK EQU 0x01
RightBlinkers_Sync_ctrl_reg__0__POS EQU 0
RightBlinkers_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
RightBlinkers_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL1
RightBlinkers_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL1
RightBlinkers_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL1
RightBlinkers_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL1
RightBlinkers_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK1
RightBlinkers_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK1
RightBlinkers_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK1
RightBlinkers_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK1
RightBlinkers_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
RightBlinkers_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL1
RightBlinkers_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
RightBlinkers_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL1
RightBlinkers_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
RightBlinkers_Sync_ctrl_reg__MASK EQU 0x01
RightBlinkers_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
RightBlinkers_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
RightBlinkers_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK1

/* RearRightBrake */
RearRightBrake__0__DR EQU CYREG_GPIO_PRT0_DR
RearRightBrake__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
RearRightBrake__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
RearRightBrake__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
RearRightBrake__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
RearRightBrake__0__HSIOM_MASK EQU 0x00000F00
RearRightBrake__0__HSIOM_SHIFT EQU 8
RearRightBrake__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
RearRightBrake__0__INTR EQU CYREG_GPIO_PRT0_INTR
RearRightBrake__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
RearRightBrake__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
RearRightBrake__0__MASK EQU 0x04
RearRightBrake__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
RearRightBrake__0__OUT_SEL_SHIFT EQU 4
RearRightBrake__0__OUT_SEL_VAL EQU 1
RearRightBrake__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
RearRightBrake__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
RearRightBrake__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
RearRightBrake__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
RearRightBrake__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
RearRightBrake__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
RearRightBrake__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
RearRightBrake__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
RearRightBrake__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
RearRightBrake__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
RearRightBrake__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
RearRightBrake__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
RearRightBrake__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
RearRightBrake__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
RearRightBrake__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
RearRightBrake__0__PC EQU CYREG_GPIO_PRT0_PC
RearRightBrake__0__PC2 EQU CYREG_GPIO_PRT0_PC2
RearRightBrake__0__PORT EQU 0
RearRightBrake__0__PS EQU CYREG_GPIO_PRT0_PS
RearRightBrake__0__SHIFT EQU 2
RearRightBrake__DR EQU CYREG_GPIO_PRT0_DR
RearRightBrake__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
RearRightBrake__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
RearRightBrake__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
RearRightBrake__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
RearRightBrake__INTR EQU CYREG_GPIO_PRT0_INTR
RearRightBrake__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
RearRightBrake__INTSTAT EQU CYREG_GPIO_PRT0_INTR
RearRightBrake__MASK EQU 0x04
RearRightBrake__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
RearRightBrake__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
RearRightBrake__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
RearRightBrake__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
RearRightBrake__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
RearRightBrake__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
RearRightBrake__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
RearRightBrake__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
RearRightBrake__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
RearRightBrake__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
RearRightBrake__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
RearRightBrake__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
RearRightBrake__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
RearRightBrake__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
RearRightBrake__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
RearRightBrake__PC EQU CYREG_GPIO_PRT0_PC
RearRightBrake__PC2 EQU CYREG_GPIO_PRT0_PC2
RearRightBrake__PORT EQU 0
RearRightBrake__PS EQU CYREG_GPIO_PRT0_PS
RearRightBrake__SHIFT EQU 2

/* LeftBlinker_BTN */
LeftBlinker_BTN__0__DR EQU CYREG_GPIO_PRT1_DR
LeftBlinker_BTN__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LeftBlinker_BTN__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LeftBlinker_BTN__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LeftBlinker_BTN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LeftBlinker_BTN__0__HSIOM_MASK EQU 0x0000F000
LeftBlinker_BTN__0__HSIOM_SHIFT EQU 12
LeftBlinker_BTN__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LeftBlinker_BTN__0__INTR EQU CYREG_GPIO_PRT1_INTR
LeftBlinker_BTN__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LeftBlinker_BTN__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LeftBlinker_BTN__0__MASK EQU 0x08
LeftBlinker_BTN__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LeftBlinker_BTN__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LeftBlinker_BTN__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LeftBlinker_BTN__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LeftBlinker_BTN__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LeftBlinker_BTN__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LeftBlinker_BTN__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LeftBlinker_BTN__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LeftBlinker_BTN__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LeftBlinker_BTN__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LeftBlinker_BTN__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LeftBlinker_BTN__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LeftBlinker_BTN__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LeftBlinker_BTN__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LeftBlinker_BTN__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LeftBlinker_BTN__0__PC EQU CYREG_GPIO_PRT1_PC
LeftBlinker_BTN__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LeftBlinker_BTN__0__PORT EQU 1
LeftBlinker_BTN__0__PS EQU CYREG_GPIO_PRT1_PS
LeftBlinker_BTN__0__SHIFT EQU 3
LeftBlinker_BTN__DR EQU CYREG_GPIO_PRT1_DR
LeftBlinker_BTN__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LeftBlinker_BTN__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LeftBlinker_BTN__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LeftBlinker_BTN__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LeftBlinker_BTN__INTR EQU CYREG_GPIO_PRT1_INTR
LeftBlinker_BTN__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LeftBlinker_BTN__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LeftBlinker_BTN__MASK EQU 0x08
LeftBlinker_BTN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LeftBlinker_BTN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LeftBlinker_BTN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LeftBlinker_BTN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LeftBlinker_BTN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LeftBlinker_BTN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LeftBlinker_BTN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LeftBlinker_BTN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LeftBlinker_BTN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LeftBlinker_BTN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LeftBlinker_BTN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LeftBlinker_BTN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LeftBlinker_BTN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LeftBlinker_BTN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LeftBlinker_BTN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LeftBlinker_BTN__PC EQU CYREG_GPIO_PRT1_PC
LeftBlinker_BTN__PC2 EQU CYREG_GPIO_PRT1_PC2
LeftBlinker_BTN__PORT EQU 1
LeftBlinker_BTN__PS EQU CYREG_GPIO_PRT1_PS
LeftBlinker_BTN__SHIFT EQU 3

/* RearCenterBrake */
RearCenterBrake__0__DR EQU CYREG_GPIO_PRT2_DR
RearCenterBrake__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
RearCenterBrake__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
RearCenterBrake__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
RearCenterBrake__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
RearCenterBrake__0__HSIOM_MASK EQU 0x00000F00
RearCenterBrake__0__HSIOM_SHIFT EQU 8
RearCenterBrake__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
RearCenterBrake__0__INTR EQU CYREG_GPIO_PRT2_INTR
RearCenterBrake__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
RearCenterBrake__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
RearCenterBrake__0__MASK EQU 0x04
RearCenterBrake__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
RearCenterBrake__0__OUT_SEL_SHIFT EQU 4
RearCenterBrake__0__OUT_SEL_VAL EQU 3
RearCenterBrake__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
RearCenterBrake__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
RearCenterBrake__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
RearCenterBrake__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
RearCenterBrake__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
RearCenterBrake__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
RearCenterBrake__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
RearCenterBrake__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
RearCenterBrake__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
RearCenterBrake__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
RearCenterBrake__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
RearCenterBrake__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
RearCenterBrake__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
RearCenterBrake__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
RearCenterBrake__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
RearCenterBrake__0__PC EQU CYREG_GPIO_PRT2_PC
RearCenterBrake__0__PC2 EQU CYREG_GPIO_PRT2_PC2
RearCenterBrake__0__PORT EQU 2
RearCenterBrake__0__PS EQU CYREG_GPIO_PRT2_PS
RearCenterBrake__0__SHIFT EQU 2
RearCenterBrake__DR EQU CYREG_GPIO_PRT2_DR
RearCenterBrake__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
RearCenterBrake__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
RearCenterBrake__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
RearCenterBrake__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
RearCenterBrake__INTR EQU CYREG_GPIO_PRT2_INTR
RearCenterBrake__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
RearCenterBrake__INTSTAT EQU CYREG_GPIO_PRT2_INTR
RearCenterBrake__MASK EQU 0x04
RearCenterBrake__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
RearCenterBrake__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
RearCenterBrake__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
RearCenterBrake__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
RearCenterBrake__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
RearCenterBrake__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
RearCenterBrake__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
RearCenterBrake__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
RearCenterBrake__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
RearCenterBrake__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
RearCenterBrake__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
RearCenterBrake__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
RearCenterBrake__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
RearCenterBrake__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
RearCenterBrake__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
RearCenterBrake__PC EQU CYREG_GPIO_PRT2_PC
RearCenterBrake__PC2 EQU CYREG_GPIO_PRT2_PC2
RearCenterBrake__PORT EQU 2
RearCenterBrake__PS EQU CYREG_GPIO_PRT2_PS
RearCenterBrake__SHIFT EQU 2

/* FrontLeftBlinker */
FrontLeftBlinker__0__DR EQU CYREG_GPIO_PRT2_DR
FrontLeftBlinker__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
FrontLeftBlinker__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
FrontLeftBlinker__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
FrontLeftBlinker__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
FrontLeftBlinker__0__HSIOM_MASK EQU 0x00F00000
FrontLeftBlinker__0__HSIOM_SHIFT EQU 20
FrontLeftBlinker__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
FrontLeftBlinker__0__INTR EQU CYREG_GPIO_PRT2_INTR
FrontLeftBlinker__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
FrontLeftBlinker__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
FrontLeftBlinker__0__MASK EQU 0x20
FrontLeftBlinker__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
FrontLeftBlinker__0__OUT_SEL_SHIFT EQU 10
FrontLeftBlinker__0__OUT_SEL_VAL EQU 2
FrontLeftBlinker__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
FrontLeftBlinker__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
FrontLeftBlinker__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
FrontLeftBlinker__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
FrontLeftBlinker__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
FrontLeftBlinker__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
FrontLeftBlinker__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
FrontLeftBlinker__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
FrontLeftBlinker__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
FrontLeftBlinker__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
FrontLeftBlinker__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
FrontLeftBlinker__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
FrontLeftBlinker__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
FrontLeftBlinker__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
FrontLeftBlinker__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
FrontLeftBlinker__0__PC EQU CYREG_GPIO_PRT2_PC
FrontLeftBlinker__0__PC2 EQU CYREG_GPIO_PRT2_PC2
FrontLeftBlinker__0__PORT EQU 2
FrontLeftBlinker__0__PS EQU CYREG_GPIO_PRT2_PS
FrontLeftBlinker__0__SHIFT EQU 5
FrontLeftBlinker__DR EQU CYREG_GPIO_PRT2_DR
FrontLeftBlinker__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
FrontLeftBlinker__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
FrontLeftBlinker__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
FrontLeftBlinker__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
FrontLeftBlinker__INTR EQU CYREG_GPIO_PRT2_INTR
FrontLeftBlinker__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
FrontLeftBlinker__INTSTAT EQU CYREG_GPIO_PRT2_INTR
FrontLeftBlinker__MASK EQU 0x20
FrontLeftBlinker__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
FrontLeftBlinker__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
FrontLeftBlinker__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
FrontLeftBlinker__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
FrontLeftBlinker__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
FrontLeftBlinker__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
FrontLeftBlinker__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
FrontLeftBlinker__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
FrontLeftBlinker__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
FrontLeftBlinker__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
FrontLeftBlinker__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
FrontLeftBlinker__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
FrontLeftBlinker__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
FrontLeftBlinker__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
FrontLeftBlinker__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
FrontLeftBlinker__PC EQU CYREG_GPIO_PRT2_PC
FrontLeftBlinker__PC2 EQU CYREG_GPIO_PRT2_PC2
FrontLeftBlinker__PORT EQU 2
FrontLeftBlinker__PS EQU CYREG_GPIO_PRT2_PS
FrontLeftBlinker__SHIFT EQU 5

/* RightBlinker_BTN */
RightBlinker_BTN__0__DR EQU CYREG_GPIO_PRT1_DR
RightBlinker_BTN__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
RightBlinker_BTN__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
RightBlinker_BTN__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
RightBlinker_BTN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
RightBlinker_BTN__0__HSIOM_MASK EQU 0x000000F0
RightBlinker_BTN__0__HSIOM_SHIFT EQU 4
RightBlinker_BTN__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
RightBlinker_BTN__0__INTR EQU CYREG_GPIO_PRT1_INTR
RightBlinker_BTN__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
RightBlinker_BTN__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
RightBlinker_BTN__0__MASK EQU 0x02
RightBlinker_BTN__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RightBlinker_BTN__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RightBlinker_BTN__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RightBlinker_BTN__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RightBlinker_BTN__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RightBlinker_BTN__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RightBlinker_BTN__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RightBlinker_BTN__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RightBlinker_BTN__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RightBlinker_BTN__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RightBlinker_BTN__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RightBlinker_BTN__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RightBlinker_BTN__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RightBlinker_BTN__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RightBlinker_BTN__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RightBlinker_BTN__0__PC EQU CYREG_GPIO_PRT1_PC
RightBlinker_BTN__0__PC2 EQU CYREG_GPIO_PRT1_PC2
RightBlinker_BTN__0__PORT EQU 1
RightBlinker_BTN__0__PS EQU CYREG_GPIO_PRT1_PS
RightBlinker_BTN__0__SHIFT EQU 1
RightBlinker_BTN__DR EQU CYREG_GPIO_PRT1_DR
RightBlinker_BTN__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
RightBlinker_BTN__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
RightBlinker_BTN__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
RightBlinker_BTN__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
RightBlinker_BTN__INTR EQU CYREG_GPIO_PRT1_INTR
RightBlinker_BTN__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
RightBlinker_BTN__INTSTAT EQU CYREG_GPIO_PRT1_INTR
RightBlinker_BTN__MASK EQU 0x02
RightBlinker_BTN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RightBlinker_BTN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RightBlinker_BTN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RightBlinker_BTN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RightBlinker_BTN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RightBlinker_BTN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RightBlinker_BTN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RightBlinker_BTN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RightBlinker_BTN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RightBlinker_BTN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RightBlinker_BTN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RightBlinker_BTN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RightBlinker_BTN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RightBlinker_BTN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RightBlinker_BTN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RightBlinker_BTN__PC EQU CYREG_GPIO_PRT1_PC
RightBlinker_BTN__PC2 EQU CYREG_GPIO_PRT1_PC2
RightBlinker_BTN__PORT EQU 1
RightBlinker_BTN__PS EQU CYREG_GPIO_PRT1_PS
RightBlinker_BTN__SHIFT EQU 1

/* FrontRightBlinker */
FrontRightBlinker__0__DR EQU CYREG_GPIO_PRT1_DR
FrontRightBlinker__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
FrontRightBlinker__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
FrontRightBlinker__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
FrontRightBlinker__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
FrontRightBlinker__0__HSIOM_MASK EQU 0x0000000F
FrontRightBlinker__0__HSIOM_SHIFT EQU 0
FrontRightBlinker__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
FrontRightBlinker__0__INTR EQU CYREG_GPIO_PRT1_INTR
FrontRightBlinker__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
FrontRightBlinker__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
FrontRightBlinker__0__MASK EQU 0x01
FrontRightBlinker__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
FrontRightBlinker__0__OUT_SEL_SHIFT EQU 0
FrontRightBlinker__0__OUT_SEL_VAL EQU 3
FrontRightBlinker__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
FrontRightBlinker__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
FrontRightBlinker__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
FrontRightBlinker__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
FrontRightBlinker__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
FrontRightBlinker__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
FrontRightBlinker__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
FrontRightBlinker__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
FrontRightBlinker__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
FrontRightBlinker__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
FrontRightBlinker__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
FrontRightBlinker__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
FrontRightBlinker__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
FrontRightBlinker__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
FrontRightBlinker__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
FrontRightBlinker__0__PC EQU CYREG_GPIO_PRT1_PC
FrontRightBlinker__0__PC2 EQU CYREG_GPIO_PRT1_PC2
FrontRightBlinker__0__PORT EQU 1
FrontRightBlinker__0__PS EQU CYREG_GPIO_PRT1_PS
FrontRightBlinker__0__SHIFT EQU 0
FrontRightBlinker__DR EQU CYREG_GPIO_PRT1_DR
FrontRightBlinker__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
FrontRightBlinker__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
FrontRightBlinker__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
FrontRightBlinker__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
FrontRightBlinker__INTR EQU CYREG_GPIO_PRT1_INTR
FrontRightBlinker__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
FrontRightBlinker__INTSTAT EQU CYREG_GPIO_PRT1_INTR
FrontRightBlinker__MASK EQU 0x01
FrontRightBlinker__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
FrontRightBlinker__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
FrontRightBlinker__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
FrontRightBlinker__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
FrontRightBlinker__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
FrontRightBlinker__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
FrontRightBlinker__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
FrontRightBlinker__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
FrontRightBlinker__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
FrontRightBlinker__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
FrontRightBlinker__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
FrontRightBlinker__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
FrontRightBlinker__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
FrontRightBlinker__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
FrontRightBlinker__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
FrontRightBlinker__PC EQU CYREG_GPIO_PRT1_PC
FrontRightBlinker__PC2 EQU CYREG_GPIO_PRT1_PC2
FrontRightBlinker__PORT EQU 1
FrontRightBlinker__PS EQU CYREG_GPIO_PRT1_PS
FrontRightBlinker__SHIFT EQU 0

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 1
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
