// Seed: 601011331
module module_0 (
    output tri1  id_0,
    output tri   id_1,
    input  tri   id_2,
    input  tri0  id_3,
    output uwire id_4
);
  assign id_1 = 1;
  logic id_6;
  assign id_6 = id_3;
endmodule
module module_0 #(
    parameter id_8 = 32'd2
) (
    input wand id_0,
    output tri id_1,
    output supply0 id_2,
    output wand id_3,
    output wor id_4
    , id_12,
    output wire id_5,
    input wire id_6,
    input tri1 id_7,
    input supply1 _id_8,
    output tri1 module_1,
    input wire id_10
);
  logic id_13;
  ;
  logic [id_8 : -1] id_14;
  ;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_6,
      id_6,
      id_4
  );
endmodule
