// Seed: 2137762586
module module_0 ();
  assign id_1 = ~1;
endmodule
module module_1 (
    input  tri   id_0,
    input  uwire id_1,
    output wor   id_2,
    output wor   id_3,
    output uwire id_4
);
  module_0 modCall_1 ();
  wire id_6;
  wire id_7;
  assign id_4 = 1;
  assign id_3 = id_1;
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  assign module_3.type_5 = 0;
  assign id_1 = 1'b0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4 = 1'b0;
  initial id_2 <= id_3;
  module_2 modCall_1 (id_4);
endmodule
