ALU UVM Environment

This repository contains a UVM (Universal Verification Methodology) environment for verifying an Arithmetic Logic Unit (ALU) design. It includes a complete verification structure with stimulus generation, monitoring, and coverage collection.
