
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010239                       # Number of seconds simulated
sim_ticks                                 10239416280                       # Number of ticks simulated
final_tick                                10239416280                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 109018                       # Simulator instruction rate (inst/s)
host_op_rate                                   109018                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               17437418                       # Simulator tick rate (ticks/s)
host_mem_usage                                 692716                       # Number of bytes of host memory used
host_seconds                                   587.21                       # Real time elapsed on the host
sim_insts                                    64016613                       # Number of instructions simulated
sim_ops                                      64016613                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        128704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        873536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         12608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data        591488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data        627648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data        555648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data        573952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data        546752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data        566400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data        526976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data        577088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data        540288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data        547072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data        538944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data        577536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data        522688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data        548992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data        557632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9419136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       128704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        12608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        146496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      5881536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5881536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           2011                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data          13649                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data           9242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data           9807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data           8682                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data           8968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data           8543                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data           8850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data           8234                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data           9017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data           8442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data           8548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data           8421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data           9024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data           8167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data           8578                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data           8713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              147174                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         91899                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              91899                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         12569467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data         85311113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          1231320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data         57765793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           125007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         61297244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst            12501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data         54265593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst            12501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         56053195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst             6250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data         53396794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst            25001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data         55315653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst            18751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data         51465434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data         56359463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst            12501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data         52765508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst            12501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data         53428046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data         52634250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           118757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data         56403215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst            31252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data         51046660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst            43752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data         53615556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst            87505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data         54459354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             919889937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     12569467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      1231320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       125007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst        12501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst        12501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst         6250                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst        25001                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst        18751                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst        12501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst        12501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       118757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst        31252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst        43752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst        87505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14307066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       574401493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            574401493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       574401493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        12569467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data        85311113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         1231320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data        57765793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          125007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        61297244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst           12501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data        54265593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst           12501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        56053195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst            6250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data        53396794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst           25001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data        55315653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst           18751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data        51465434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data        56359463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst           12501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data        52765508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst           12501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data        53428046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data        52634250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          118757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data        56403215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst           31252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data        51046660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst           43752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data        53615556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst           87505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data        54459354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1494291430                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                332809                       # Number of BP lookups
system.cpu00.branchPred.condPredicted          167545                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5334                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups             233730                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                210809                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           90.193386                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 79727                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               86                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          1702                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits              992                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            710                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          231                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1161                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                    1178554                       # DTB read hits
system.cpu00.dtb.read_misses                     7878                       # DTB read misses
system.cpu00.dtb.read_acv                           2                       # DTB read access violations
system.cpu00.dtb.read_accesses                1186432                       # DTB read accesses
system.cpu00.dtb.write_hits                    355378                       # DTB write hits
system.cpu00.dtb.write_misses                   60085                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                415463                       # DTB write accesses
system.cpu00.dtb.data_hits                    1533932                       # DTB hits
system.cpu00.dtb.data_misses                    67963                       # DTB misses
system.cpu00.dtb.data_acv                           2                       # DTB access violations
system.cpu00.dtb.data_accesses                1601895                       # DTB accesses
system.cpu00.itb.fetch_hits                    767619                       # ITB hits
system.cpu00.itb.fetch_misses                     160                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                767779                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               1711                       # Number of system calls
system.cpu00.numCycles                        8513670                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            96348                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      7376419                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    332809                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches           291528                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                     8168598                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 48518                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                114                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         7034                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  767619                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2616                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples          8296423                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            0.889108                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.248037                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                6944631     83.71%     83.71% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  35312      0.43%     84.13% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                 258666      3.12%     87.25% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  29264      0.35%     87.60% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                 269907      3.25%     90.86% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  48987      0.59%     91.45% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  89360      1.08%     92.52% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  87108      1.05%     93.57% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                 533188      6.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total            8296423                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.039091                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.866421                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                 263536                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles             7168801                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  333916                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles              507551                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                22619                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              81606                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1682                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              6492390                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                6964                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                22619                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 385959                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles               3076412                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        95279                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  641025                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles             4075129                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              6326129                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2675                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents              2085067                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents              1672404                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               281239                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands           5427434                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             9150096                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        5131852                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups         4017992                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps             3930803                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                1496631                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             2314                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1972                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                 3384929                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads            1198134                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            532649                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads          371369                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores         201593                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                  6223189                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              3202                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                 5931353                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            6717                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined       1880953                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined       772450                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          498                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples      8296423                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.714929                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.206451                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0           4817216     58.06%     58.06% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1           2249919     27.12%     85.18% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2            715327      8.62%     93.81% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3            218325      2.63%     96.44% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4            115256      1.39%     97.83% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             64680      0.78%     98.61% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             43687      0.53%     99.13% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             26845      0.32%     99.46% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8             45168      0.54%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total       8296423                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4234      9.56%      9.56% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0      0.00%      9.56% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%      9.56% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%      9.56% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%      9.56% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%      9.56% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               8237     18.60%     28.16% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     28.16% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     28.16% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     28.16% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     28.16% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     28.16% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     28.16% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     28.16% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     28.16% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     28.16% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     28.16% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     28.16% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     28.16% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     28.16% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     28.16% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     28.16% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     28.16% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     28.16% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     28.16% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     28.16% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     28.16% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.16% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     28.16% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                24729     55.84%     84.01% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                7082     15.99%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu             1756407     29.61%     29.61% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                251      0.00%     29.62% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     29.62% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd           1713562     28.89%     58.51% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                11      0.00%     58.51% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     58.51% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult           852373     14.37%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead            1191078     20.08%     92.96% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            417671      7.04%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total              5931353                       # Type of FU issued
system.cpu00.iq.rate                         0.696686                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     44282                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.007466                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads         14478395                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes         5243882                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses      2877365                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads           5731733                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes          2863970                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses      2861623                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses              3105607                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses               2870028                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads           9654                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads       595421                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          517                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores       320520                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          260                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked        99184                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                22619                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                977321                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles              781579                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           6292534                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1028                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts             1198134                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             532649                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1873                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                44209                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents              631691                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          517                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1523                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         2952                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4475                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts             5922307                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts             1186449                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            9046                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                       66143                       # number of nop insts executed
system.cpu00.iew.exec_refs                    1601939                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 287714                       # Number of branches executed
system.cpu00.iew.exec_stores                   415490                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.695623                       # Inst execution rate
system.cpu00.iew.wb_sent                      5809142                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                     5738988                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                 4531457                       # num instructions producing a value
system.cpu00.iew.wb_consumers                 5926203                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.674091                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.764648                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts       1878788                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2704                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3694                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples      8048187                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.547163                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.300472                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0      5826508     72.40%     72.40% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1      1332709     16.56%     88.95% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2       494930      6.15%     95.10% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3       140137      1.74%     96.85% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        20612      0.26%     97.10% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5        80624      1.00%     98.10% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12133      0.15%     98.25% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7        21945      0.27%     98.53% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8       118589      1.47%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total      8048187                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts            4403673                       # Number of instructions committed
system.cpu00.commit.committedOps              4403673                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       814842                       # Number of memory references committed
system.cpu00.commit.loads                      602713                       # Number of loads committed
system.cpu00.commit.membars                      1140                       # Number of memory barriers committed
system.cpu00.commit.branches                   241933                       # Number of branches committed
system.cpu00.commit.fp_insts                  2860888                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                 1784352                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              75183                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        58236      1.32%      1.32% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         963882     21.89%     23.21% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult           244      0.01%     23.22% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     23.22% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd      1713053     38.90%     62.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp           10      0.00%     62.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     62.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult       852265     19.35%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        603853     13.71%     95.18% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       212130      4.82%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total         4403673                       # Class of committed instruction
system.cpu00.commit.bw_lim_events              118589                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                   13971806                       # The number of ROB reads
system.cpu00.rob.rob_writes                  12813245                       # The number of ROB writes
system.cpu00.timesIdled                          1501                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        217247                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                     305811                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                   4345437                       # Number of Instructions Simulated
system.cpu00.committedOps                     4345437                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.959221                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.959221                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.510407                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.510407                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                4556617                       # number of integer regfile reads
system.cpu00.int_regfile_writes               2268372                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                 4016755                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                2836025                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  3013                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2496                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           69254                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          63.787391                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs           1137150                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           69318                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           16.404830                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        87548688                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    63.787391                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.996678                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.996678                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         2653683                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        2653683                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data      1000479                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total       1000479                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data       134370                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       134370                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          974                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          974                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1233                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1233                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data      1134849                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        1134849                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data      1134849                       # number of overall hits
system.cpu00.dcache.overall_hits::total       1134849                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data        78184                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        78184                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        76513                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        76513                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          322                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          322                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           13                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data       154697                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total       154697                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data       154697                       # number of overall misses
system.cpu00.dcache.overall_misses::total       154697                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data   6663250674                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total   6663250674                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data  11002716643                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total  11002716643                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      4259709                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      4259709                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       103329                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       103329                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data  17665967317                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total  17665967317                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data  17665967317                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total  17665967317                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data      1078663                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total      1078663                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       210883                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       210883                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1246                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1246                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data      1289546                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      1289546                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data      1289546                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      1289546                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.072482                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.072482                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.362822                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.362822                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.248457                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.248457                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.010433                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.010433                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.119962                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.119962                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.119962                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.119962                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 85225.246521                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 85225.246521                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 143801.924418                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 143801.924418                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 13228.909938                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 13228.909938                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data  7948.384615                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total  7948.384615                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 114197.219836                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 114197.219836                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 114197.219836                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 114197.219836                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       359324                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets          144                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs           10786                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets            14                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    33.313925                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets    10.285714                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        61298                       # number of writebacks
system.cpu00.dcache.writebacks::total           61298                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data        47953                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total        47953                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        37363                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        37363                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          137                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          137                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        85316                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        85316                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        85316                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        85316                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data        30231                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total        30231                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data        39150                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total        39150                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          185                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          185                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           13                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        69381                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        69381                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        69381                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        69381                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data   2623285305                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total   2623285305                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   4882546162                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   4882546162                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      2030589                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      2030589                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        88236                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        88236                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   7505831467                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   7505831467                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   7505831467                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   7505831467                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.028026                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.028026                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.185648                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.185648                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.142747                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.142747                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.010433                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.010433                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.053803                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.053803                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.053803                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.053803                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 86774.678476                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 86774.678476                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 124713.822784                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 124713.822784                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data 10976.156757                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10976.156757                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data  6787.384615                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total  6787.384615                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 108182.808939                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 108182.808939                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 108182.808939                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 108182.808939                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7158                       # number of replacements
system.cpu00.icache.tags.tagsinuse         506.998520                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            758881                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7670                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           98.941460                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       534179583                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   506.998520                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.990231                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.990231                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          176                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses         1542904                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses        1542904                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       758881                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        758881                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       758881                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         758881                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       758881                       # number of overall hits
system.cpu00.icache.overall_hits::total        758881                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8736                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8736                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8736                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8736                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8736                       # number of overall misses
system.cpu00.icache.overall_misses::total         8736                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    699453737                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    699453737                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    699453737                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    699453737                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    699453737                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    699453737                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       767617                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       767617                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       767617                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       767617                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       767617                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       767617                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.011381                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.011381                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.011381                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.011381                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.011381                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.011381                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 80065.675023                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 80065.675023                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 80065.675023                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 80065.675023                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 80065.675023                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 80065.675023                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          993                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              47                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    21.127660                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7158                       # number of writebacks
system.cpu00.icache.writebacks::total            7158                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1065                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1065                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1065                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1065                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1065                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1065                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7671                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7671                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7671                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7671                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7671                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7671                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    506431682                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    506431682                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    506431682                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    506431682                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    506431682                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    506431682                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.009993                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.009993                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.009993                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.009993                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.009993                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.009993                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 66018.991266                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 66018.991266                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 66018.991266                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 66018.991266                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 66018.991266                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 66018.991266                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                236926                       # Number of BP lookups
system.cpu01.branchPred.condPredicted          103804                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             540                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups             167829                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                162586                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           96.875987                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                 66325                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups            86                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses             85                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                    1061658                       # DTB read hits
system.cpu01.dtb.read_misses                     6497                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                1068155                       # DTB read accesses
system.cpu01.dtb.write_hits                    263910                       # DTB write hits
system.cpu01.dtb.write_misses                   58273                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                322183                       # DTB write accesses
system.cpu01.dtb.data_hits                    1325568                       # DTB hits
system.cpu01.dtb.data_misses                    64770                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                1390338                       # DTB accesses
system.cpu01.itb.fetch_hits                    674311                       # ITB hits
system.cpu01.itb.fetch_misses                      58                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                674369                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                        7867405                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            15035                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                      6635416                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                    236926                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches           228912                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                     7739888                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                 36931                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        68832                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         2744                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                  674311                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 300                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples          7845002                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.845814                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.202629                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                6633792     84.56%     84.56% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                  23198      0.30%     84.86% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                 242247      3.09%     87.94% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                  16546      0.21%     88.16% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                 249846      3.18%     91.34% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                  40165      0.51%     91.85% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                  78843      1.01%     92.86% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                  78101      1.00%     93.85% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                 482264      6.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total            7845002                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.030115                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      0.843406                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                 182945                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles             6835713                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                  254365                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles              484933                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                18214                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved              66352                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 257                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts              5825442                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 977                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                18214                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                 294304                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles               3140576                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        17807                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                  550442                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles             3754827                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts              5679825                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                  69                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents              2094448                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents              1583287                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                46279                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands           5035680                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups             8370702                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups        4355103                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups         4015594                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps             3644111                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                1391569                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              218                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          206                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                 3275370                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads            1085464                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores            429593                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads          353477                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores         147030                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                  5666276                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               230                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                 5393582                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued            5420                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined       1754262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined       706848                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           66                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples      7845002                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.687518                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.144187                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0           4539179     57.86%     57.86% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1           2204464     28.10%     85.96% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2            678251      8.65%     94.61% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3            190455      2.43%     97.03% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4             90775      1.16%     98.19% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5             50352      0.64%     98.83% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6             32701      0.42%     99.25% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7             20415      0.26%     99.51% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8             38410      0.49%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total       7845002                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  4933     15.97%     15.97% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     15.97% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     15.97% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%     15.97% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     15.97% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     15.97% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult               8211     26.58%     42.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     42.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     42.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     42.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     42.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     42.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     42.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     42.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     42.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     42.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     42.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     42.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     42.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     42.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     42.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     42.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     42.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     42.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     42.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     42.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     42.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     42.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                17072     55.26%     97.81% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 678      2.19%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu             1439294     26.69%     26.69% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                 55      0.00%     26.69% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     26.69% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd           1709403     31.69%     58.38% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     58.38% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     58.38% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult           852093     15.80%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            1069896     19.84%     94.01% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite            322837      5.99%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total              5393582                       # Type of FU issued
system.cpu01.iq.rate                         0.685560                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                     30894                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.005728                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads         12947171                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes         4562732                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses      2371346                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads           5721309                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes          2858099                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses      2856532                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses              2559711                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses               2864761                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads           2752                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads       566774                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores       299739                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked        82198                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                18214                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles               1110521                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles              700170                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts           5667496                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts              94                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts             1085464                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts             429593                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              198                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                44164                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents              549972                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect           47                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          289                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                336                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts             5390927                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             1068155                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            2655                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                         990                       # number of nop insts executed
system.cpu01.iew.exec_refs                    1390338                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                 213319                       # Number of branches executed
system.cpu01.iew.exec_stores                   322183                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.685223                       # Inst execution rate
system.cpu01.iew.wb_sent                      5293261                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                     5227878                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                 4288977                       # num instructions producing a value
system.cpu01.iew.wb_consumers                 5587143                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     0.664498                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.767651                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts       1753636                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           164                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             289                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples      7546705                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.518481                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.208253                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0      5441762     72.11%     72.11% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1      1302998     17.27%     89.37% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       476582      6.32%     95.69% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3       132017      1.75%     97.44% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         9990      0.13%     97.57% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5        73698      0.98%     98.55% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6         2337      0.03%     98.58% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7        20432      0.27%     98.85% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8        86889      1.15%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total      7546705                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts            3912821                       # Number of instructions committed
system.cpu01.commit.committedOps              3912821                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                       648544                       # Number of memory references committed
system.cpu01.commit.loads                      518690                       # Number of loads committed
system.cpu01.commit.membars                        23                       # Number of memory barriers committed
system.cpu01.commit.branches                   177433                       # Number of branches committed
system.cpu01.commit.fp_insts                  2856049                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                 1356069                       # Number of committed integer instructions.
system.cpu01.commit.function_calls              65891                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass          581      0.01%      0.01% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         702507     17.95%     17.97% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult            52      0.00%     17.97% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     17.97% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd      1709120     43.68%     61.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult       851993     21.77%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead        518713     13.26%     96.68% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite       129855      3.32%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total         3912821                       # Class of committed instruction
system.cpu01.commit.bw_lim_events               86889                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                   12893963                       # The number of ROB reads
system.cpu01.rob.rob_writes                  11562360                       # The number of ROB writes
system.cpu01.timesIdled                           186                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         22403                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     952075                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                   3912244                       # Number of Instructions Simulated
system.cpu01.committedOps                     3912244                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             2.010970                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       2.010970                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.497272                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.497272                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                3853473                       # number of integer regfile reads
system.cpu01.int_regfile_writes               1920745                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                 4014726                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                2834973                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   368                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements           51857                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          60.398308                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           1002995                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs           51920                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           19.318086                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle       568345491                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    60.398308                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.943724                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.943724                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses         2278775                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses        2278775                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data       915079                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        915079                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data        87835                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total        87835                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           22                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           23                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           23                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data      1002914                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        1002914                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data      1002914                       # number of overall hits
system.cpu01.dcache.overall_hits::total       1002914                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data        68397                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total        68397                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data        41992                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total        41992                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            9                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            4                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data       110389                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       110389                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data       110389                       # number of overall misses
system.cpu01.dcache.overall_misses::total       110389                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data   8245749402                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total   8245749402                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data   5590873641                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total   5590873641                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        65016                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        65016                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        41796                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        41796                       # number of StoreCondReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data  13836623043                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total  13836623043                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data  13836623043                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total  13836623043                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data       983476                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       983476                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data       129827                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       129827                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data      1113303                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      1113303                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data      1113303                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      1113303                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.069546                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.069546                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.323446                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.323446                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.290323                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.290323                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.148148                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.148148                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.099154                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.099154                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.099154                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.099154                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 120557.179438                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 120557.179438                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 133141.399338                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 133141.399338                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data         7224                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total         7224                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data        10449                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total        10449                       # average StoreCondReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 125344.219469                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 125344.219469                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 125344.219469                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 125344.219469                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs       219520                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          193                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs            7115                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             8                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    30.853127                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets    24.125000                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks        47978                       # number of writebacks
system.cpu01.dcache.writebacks::total           47978                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data        48320                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total        48320                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data         9999                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total         9999                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            3                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data        58319                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total        58319                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data        58319                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total        58319                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data        20077                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total        20077                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data        31993                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total        31993                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data        52070                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total        52070                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data        52070                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total        52070                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data   2560270869                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total   2560270869                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data   3879816251                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total   3879816251                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        38313                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        38313                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        37152                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        37152                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data   6440087120                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total   6440087120                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data   6440087120                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total   6440087120                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.020414                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.020414                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.246428                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.246428                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.193548                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.193548                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.148148                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.148148                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.046771                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.046771                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.046771                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.046771                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 127522.581511                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 127522.581511                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 121270.785828                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 121270.785828                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data         9288                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total         9288                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 123681.335126                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 123681.335126                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 123681.335126                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 123681.335126                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             102                       # number of replacements
system.cpu01.icache.tags.tagsinuse         336.275339                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            673708                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             480                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         1403.558333                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   336.275339                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.656788                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.656788                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3          373                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         1349102                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        1349102                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst       673708                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        673708                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst       673708                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         673708                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst       673708                       # number of overall hits
system.cpu01.icache.overall_hits::total        673708                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst          603                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          603                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst          603                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          603                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst          603                       # number of overall misses
system.cpu01.icache.overall_misses::total          603                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     72261801                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     72261801                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     72261801                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     72261801                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     72261801                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     72261801                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst       674311                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       674311                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst       674311                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       674311                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst       674311                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       674311                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.000894                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000894                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.000894                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000894                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.000894                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000894                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 119837.149254                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 119837.149254                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 119837.149254                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 119837.149254                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 119837.149254                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 119837.149254                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          102                       # number of writebacks
system.cpu01.icache.writebacks::total             102                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          123                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          123                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          123                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          123                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          123                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          123                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          480                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          480                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          480                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          480                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          480                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          480                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     51446232                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     51446232                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     51446232                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     51446232                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     51446232                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     51446232                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.000712                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.000712                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.000712                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.000712                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.000712                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.000712                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 107179.650000                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 107179.650000                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 107179.650000                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 107179.650000                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 107179.650000                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 107179.650000                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                240475                       # Number of BP lookups
system.cpu02.branchPred.condPredicted          107548                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             481                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups             170367                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                164144                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           96.347297                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                 66254                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            55                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             55                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                    1100130                       # DTB read hits
system.cpu02.dtb.read_misses                     6903                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                1107033                       # DTB read accesses
system.cpu02.dtb.write_hits                    266860                       # DTB write hits
system.cpu02.dtb.write_misses                   57193                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                324053                       # DTB write accesses
system.cpu02.dtb.data_hits                    1366990                       # DTB hits
system.cpu02.dtb.data_misses                    64096                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                1431086                       # DTB accesses
system.cpu02.itb.fetch_hits                    676665                       # ITB hits
system.cpu02.itb.fetch_misses                      63                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                676728                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                        7970678                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            12170                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                      6664696                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                    240475                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches           230398                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                     7866429                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                 36569                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        70496                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         1848                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                  676665                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 228                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples          7969258                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.836301                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.191180                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                6751328     84.72%     84.72% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                  23905      0.30%     85.02% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                 243142      3.05%     88.07% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                  17912      0.22%     88.29% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                 250852      3.15%     91.44% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                  40754      0.51%     91.95% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                  79306      1.00%     92.95% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                  78715      0.99%     93.93% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                 483344      6.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total            7969258                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.030170                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.836152                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                 181158                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles             6955971                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                  255180                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles              488397                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                18056                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved              66216                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 240                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts              5860265                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 950                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                18056                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                 293877                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles               3234627                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         9900                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                  553181                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles             3789121                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts              5716249                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                   5                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents              2114285                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents              1585642                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                67989                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands           5062402                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups             8416965                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups        4400171                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups         4016790                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps             3679821                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                1382581                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              172                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          158                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                 3296603                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads            1097635                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores            433625                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads          351596                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores         171575                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                  5702595                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               175                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                 5452157                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued            5289                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined       1742989                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined       714576                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples      7969258                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.684149                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.148103                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0           4641541     58.24%     58.24% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1           2216796     27.82%     86.06% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2            680210      8.54%     94.60% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3            188317      2.36%     96.96% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4             94510      1.19%     98.14% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5             53890      0.68%     98.82% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6             34475      0.43%     99.25% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7             20502      0.26%     99.51% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8             39017      0.49%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total       7969258                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  5941     15.58%     15.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     15.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     15.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%     15.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     15.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     15.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult               8229     21.58%     37.16% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     37.16% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     37.16% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     37.16% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     37.16% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     37.16% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     37.16% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     37.16% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     37.16% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     37.16% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     37.16% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     37.16% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     37.16% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     37.16% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     37.16% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     37.16% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     37.16% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     37.16% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     37.16% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     37.16% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     37.16% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.16% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     37.16% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                23078     60.53%     97.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 881      2.31%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu             1455478     26.70%     26.70% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                  6      0.00%     26.70% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     26.70% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd           1710968     31.38%     58.08% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     58.08% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     58.08% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult           852305     15.63%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.71% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            1108662     20.33%     94.04% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite            324734      5.96%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total              5452157                       # Type of FU issued
system.cpu02.iq.rate                         0.684027                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                     38129                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.006993                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads         13191977                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes         4585624                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses      2400354                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads           5725013                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes          2860203                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses      2858355                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses              2623661                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses               2866621                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads           3056                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads       563027                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores       297822                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked       112197                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                18056                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles               1168461                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles              730060                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts           5703649                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             116                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts             1097635                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts             433625                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              156                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                44458                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents              579489                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           74                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect           49                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          244                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                293                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts             5449547                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts             1107033                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            2610                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                         879                       # number of nop insts executed
system.cpu02.iew.exec_refs                    1431086                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                 217030                       # Number of branches executed
system.cpu02.iew.exec_stores                   324053                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.683699                       # Inst execution rate
system.cpu02.iew.wb_sent                      5323363                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                     5258709                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                 4306488                       # num instructions producing a value
system.cpu02.iew.wb_consumers                 5600227                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     0.659757                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.768985                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts       1741507                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           122                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             253                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples      7670964                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.516259                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.211751                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0      5553132     72.39%     72.39% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1      1307393     17.04%     89.43% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       478659      6.24%     95.67% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3       132513      1.73%     97.40% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         9841      0.13%     97.53% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5        76008      0.99%     98.52% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6         4439      0.06%     98.58% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7        19912      0.26%     98.84% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        89067      1.16%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total      7670964                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts            3960208                       # Number of instructions committed
system.cpu02.commit.committedOps              3960208                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                       670411                       # Number of memory references committed
system.cpu02.commit.loads                      534608                       # Number of loads committed
system.cpu02.commit.membars                        14                       # Number of memory barriers committed
system.cpu02.commit.branches                   181195                       # Number of branches committed
system.cpu02.commit.fp_insts                  2857783                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                 1402996                       # Number of committed integer instructions.
system.cpu02.commit.function_calls              65799                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass          431      0.01%      0.01% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu         726562     18.35%     18.36% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult             2      0.00%     18.36% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     18.36% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd      1710590     43.19%     61.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult       852197     21.52%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead        534622     13.50%     96.57% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite       135804      3.43%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total         3960208                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               89067                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                   13053005                       # The number of ROB reads
system.cpu02.rob.rob_writes                  11631205                       # The number of ROB writes
system.cpu02.timesIdled                            66                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          1420                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     848802                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                   3959781                       # Number of Instructions Simulated
system.cpu02.committedOps                     3959781                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             2.012909                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       2.012909                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.496793                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.496793                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                3917116                       # number of integer regfile reads
system.cpu02.int_regfile_writes               1942008                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                 4015789                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                2835707                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   190                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements           53893                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          60.264251                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           1006446                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           53954                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           18.653779                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle       578054934                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    60.264251                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.941629                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.941629                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         2311456                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        2311456                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data       914853                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        914853                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data        91545                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total        91545                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           17                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           14                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data      1006398                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        1006398                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data      1006398                       # number of overall hits
system.cpu02.dcache.overall_hits::total       1006398                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data        78008                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        78008                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data        44240                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        44240                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            4                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            4                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data       122248                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       122248                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data       122248                       # number of overall misses
system.cpu02.dcache.overall_misses::total       122248                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data   9419829228                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total   9419829228                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data   6042006640                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total   6042006640                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        24381                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        24381                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        29025                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        29025                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data  15461835868                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total  15461835868                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data  15461835868                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total  15461835868                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data       992861                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       992861                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data       135785                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       135785                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data      1128646                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      1128646                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data      1128646                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      1128646                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.078569                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.078569                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.325809                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.325809                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.190476                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.190476                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.222222                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.222222                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.108314                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.108314                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.108314                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.108314                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 120754.656292                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 120754.656292                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 136573.386980                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 136573.386980                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data  6095.250000                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total  6095.250000                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data  7256.250000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total  7256.250000                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 126479.254205                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 126479.254205                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 126479.254205                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 126479.254205                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs       252423                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          253                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs            8377                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets            10                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    30.132864                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets    25.300000                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks        49401                       # number of writebacks
system.cpu02.dcache.writebacks::total           49401                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data        56069                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total        56069                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data        12075                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total        12075                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data        68144                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total        68144                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data        68144                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total        68144                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data        21939                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total        21939                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data        32165                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total        32165                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data        54104                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total        54104                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data        54104                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total        54104                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data   2797143894                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total   2797143894                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data   3936614235                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total   3936614235                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        24381                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        24381                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data   6733758129                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total   6733758129                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data   6733758129                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total   6733758129                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.022097                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.022097                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.236882                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.236882                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.047937                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.047937                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.047937                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.047937                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 127496.417065                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 127496.417065                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 122388.131043                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 122388.131043                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  6095.250000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  6095.250000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 124459.524786                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 124459.524786                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 124459.524786                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 124459.524786                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements              49                       # number of replacements
system.cpu02.icache.tags.tagsinuse         322.536567                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs            676189                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             418                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         1617.677033                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   322.536567                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.629954                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.629954                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          369                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3          365                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         1353748                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        1353748                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst       676189                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total        676189                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst       676189                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total         676189                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst       676189                       # number of overall hits
system.cpu02.icache.overall_hits::total        676189                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst          476                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          476                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst          476                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          476                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst          476                       # number of overall misses
system.cpu02.icache.overall_misses::total          476                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     16519869                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     16519869                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     16519869                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     16519869                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     16519869                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     16519869                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst       676665                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total       676665                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst       676665                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total       676665                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst       676665                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total       676665                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.000703                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000703                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.000703                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000703                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.000703                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000703                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 34705.607143                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 34705.607143                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 34705.607143                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 34705.607143                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 34705.607143                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 34705.607143                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           27                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               8                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs     3.375000                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks           49                       # number of writebacks
system.cpu02.icache.writebacks::total              49                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           58                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           58                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           58                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          418                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          418                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          418                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          418                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          418                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          418                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     12665349                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     12665349                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     12665349                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     12665349                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     12665349                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     12665349                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.000618                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.000618                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.000618                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.000618                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.000618                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.000618                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 30299.877990                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 30299.877990                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 30299.877990                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 30299.877990                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 30299.877990                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 30299.877990                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                239425                       # Number of BP lookups
system.cpu03.branchPred.condPredicted          106439                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             523                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups             169857                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                163955                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           96.525312                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                 66262                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            85                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             84                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                    1067966                       # DTB read hits
system.cpu03.dtb.read_misses                     7476                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                1075442                       # DTB read accesses
system.cpu03.dtb.write_hits                    262994                       # DTB write hits
system.cpu03.dtb.write_misses                   57778                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                320772                       # DTB write accesses
system.cpu03.dtb.data_hits                    1330960                       # DTB hits
system.cpu03.dtb.data_misses                    65254                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                1396214                       # DTB accesses
system.cpu03.itb.fetch_hits                    677911                       # ITB hits
system.cpu03.itb.fetch_misses                      73                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                677984                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                        7865918                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles            11647                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                      6677646                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                    239425                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches           230218                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                     7762689                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                 37185                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        69382                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2293                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                  677911                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 247                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples          7864638                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.849072                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.206311                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                6645204     84.49%     84.49% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                  24214      0.31%     84.80% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                 243159      3.09%     87.89% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                  18757      0.24%     88.13% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                 248917      3.17%     91.30% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                  41099      0.52%     91.82% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                  78227      0.99%     92.82% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                  80170      1.02%     93.83% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                 484891      6.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total            7864638                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.030438                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.848934                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                 182286                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles             6850655                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                  255253                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles              488708                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                18354                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved              66248                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 247                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts              5862817                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1005                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                18354                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                 295249                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles               3113481                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        10224                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                  553303                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles             3804645                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts              5715291                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                   8                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents              2095621                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents              1614356                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                68783                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands           5062020                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups             8419243                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups        4402363                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups         4016875                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps             3658617                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                1403403                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              164                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          149                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                 3296018                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads            1096003                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores            433827                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads          355943                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores         159496                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                  5701514                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               174                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                 5413004                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued            5227                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined       1769114                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined       734081                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           56                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples      7864638                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.688271                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.141263                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0           4542234     57.76%     57.76% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1           2214337     28.16%     85.91% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2            684377      8.70%     94.61% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3            191472      2.43%     97.05% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4             91166      1.16%     98.21% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5             51164      0.65%     98.86% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6             32421      0.41%     99.27% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7             19249      0.24%     99.51% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8             38218      0.49%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total       7864638                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  3649     12.72%     12.72% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     12.72% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     12.72% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%     12.72% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     12.72% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     12.72% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult               8230     28.70%     41.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     41.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     41.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     41.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     41.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     41.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     41.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     41.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     41.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     41.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     41.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     41.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     41.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     41.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     41.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     41.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     41.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     41.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     41.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     41.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     41.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     41.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                16133     56.25%     97.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 667      2.33%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu             1451099     26.81%     26.81% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                  6      0.00%     26.81% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     26.81% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd           1711009     31.61%     58.42% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     58.42% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     58.42% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult           852317     15.75%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            1077149     19.90%     94.06% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite            321420      5.94%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total              5413004                       # Type of FU issued
system.cpu03.iq.rate                         0.688159                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                     28679                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.005298                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads         12999424                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes         4610574                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses      2386488                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads           5725128                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes          2860298                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses      2858414                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses              2574999                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses               2866680                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads           2822                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads       571490                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores       302036                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked        85074                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                18354                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles               1030838                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles              760962                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts           5702555                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             127                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts             1096003                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts             433827                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              147                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                44058                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents              611160                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           74                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect           56                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          286                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                342                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts             5410345                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             1075442                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            2659                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                         867                       # number of nop insts executed
system.cpu03.iew.exec_refs                    1396214                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                 215588                       # Number of branches executed
system.cpu03.iew.exec_stores                   320772                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.687821                       # Inst execution rate
system.cpu03.iew.wb_sent                      5310804                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                     5244902                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                 4296148                       # num instructions producing a value
system.cpu03.iew.wb_consumers                 5592465                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     0.666788                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.768203                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts       1763499                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             285                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples      7564539                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.519925                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.211260                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0      5453399     72.09%     72.09% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1      1305972     17.26%     89.36% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       476876      6.30%     95.66% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3       131492      1.74%     97.40% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4        10362      0.14%     97.54% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5        75365      1.00%     98.53% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6         4305      0.06%     98.59% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7        19451      0.26%     98.85% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8        87317      1.15%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total      7564539                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts            3932996                       # Number of instructions committed
system.cpu03.commit.committedOps              3932996                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                       656304                       # Number of memory references committed
system.cpu03.commit.loads                      524513                       # Number of loads committed
system.cpu03.commit.membars                        20                       # Number of memory barriers committed
system.cpu03.commit.branches                   179215                       # Number of branches committed
system.cpu03.commit.fp_insts                  2857826                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                 1375752                       # Number of committed integer instructions.
system.cpu03.commit.function_calls              65794                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass          426      0.01%      0.01% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu         713418     18.14%     18.15% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult             2      0.00%     18.15% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     18.15% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd      1710617     43.49%     61.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult       852209     21.67%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead        524533     13.34%     96.65% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite       131791      3.35%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total         3932996                       # Class of committed instruction
system.cpu03.commit.bw_lim_events               87317                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                   12939639                       # The number of ROB reads
system.cpu03.rob.rob_writes                  11623684                       # The number of ROB writes
system.cpu03.timesIdled                            65                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          1280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     953562                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                   3932574                       # Number of Instructions Simulated
system.cpu03.committedOps                     3932574                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             2.000196                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       2.000196                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.499951                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.499951                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                3874901                       # number of integer regfile reads
system.cpu03.int_regfile_writes               1933046                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                 4015851                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                2835751                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   319                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements           52013                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          60.108265                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           1009676                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           52075                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           19.388881                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle       597977694                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    60.108265                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.939192                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.939192                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses         2291219                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses        2291219                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data       920078                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        920078                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data        89533                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        89533                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           25                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           17                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           17                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data      1009611                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        1009611                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data      1009611                       # number of overall hits
system.cpu03.dcache.overall_hits::total       1009611                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data        67614                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        67614                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data        42234                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        42234                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            2                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            7                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data       109848                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       109848                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data       109848                       # number of overall misses
system.cpu03.dcache.overall_misses::total       109848                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data   7472271465                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total   7472271465                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data   5794267547                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total   5794267547                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        15093                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        15093                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        42957                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        42957                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data  13266539012                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total  13266539012                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data  13266539012                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total  13266539012                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data       987692                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       987692                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data       131767                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       131767                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data      1119459                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      1119459                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data      1119459                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      1119459                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.068457                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.068457                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.320520                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.320520                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.291667                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.291667                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.098126                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.098126                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.098126                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.098126                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 110513.672686                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 110513.672686                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 137194.382417                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 137194.382417                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data  7546.500000                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total  7546.500000                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  6136.714286                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  6136.714286                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 120771.784757                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 120771.784757                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 120771.784757                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 120771.784757                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs       205247                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          255                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs            6792                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets            13                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    30.218934                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets    19.615385                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks        48634                       # number of writebacks
system.cpu03.dcache.writebacks::total           48634                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data        47319                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total        47319                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data        10310                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total        10310                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data        57629                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total        57629                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data        57629                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total        57629                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data        20295                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total        20295                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data        31924                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total        31924                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            2                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            7                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data        52219                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total        52219                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data        52219                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total        52219                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data   2486268729                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total   2486268729                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data   3827757967                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total   3827757967                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        34830                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        34830                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data   6314026696                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total   6314026696                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data   6314026696                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total   6314026696                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.020548                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.020548                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.242276                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.242276                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.291667                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.291667                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.046647                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.046647                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.046647                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.046647                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 122506.466075                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 122506.466075                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 119902.204204                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 119902.204204                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  4975.714286                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  4975.714286                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 120914.354852                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 120914.354852                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 120914.354852                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 120914.354852                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements              84                       # number of replacements
system.cpu03.icache.tags.tagsinuse         329.941962                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs            677403                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             457                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         1482.282276                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   329.941962                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.644418                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.644418                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          370                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         1356279                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        1356279                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst       677403                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        677403                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst       677403                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         677403                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst       677403                       # number of overall hits
system.cpu03.icache.overall_hits::total        677403                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          508                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          508                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          508                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          508                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          508                       # number of overall misses
system.cpu03.icache.overall_misses::total          508                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     10630116                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     10630116                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     10630116                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     10630116                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     10630116                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     10630116                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst       677911                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       677911                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst       677911                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       677911                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst       677911                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       677911                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.000749                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000749                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.000749                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000749                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.000749                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000749                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 20925.425197                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 20925.425197                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 20925.425197                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 20925.425197                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 20925.425197                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 20925.425197                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks           84                       # number of writebacks
system.cpu03.icache.writebacks::total              84                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           51                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           51                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           51                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          457                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          457                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          457                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          457                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          457                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          457                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      8973369                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      8973369                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      8973369                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      8973369                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      8973369                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      8973369                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.000674                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.000674                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.000674                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.000674                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.000674                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.000674                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 19635.380744                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 19635.380744                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 19635.380744                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 19635.380744                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 19635.380744                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 19635.380744                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                245044                       # Number of BP lookups
system.cpu04.branchPred.condPredicted          111893                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             476                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups             173726                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                166459                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           95.816976                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                 66351                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            55                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             55                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                    1191434                       # DTB read hits
system.cpu04.dtb.read_misses                     6651                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                1198085                       # DTB read accesses
system.cpu04.dtb.write_hits                    274312                       # DTB write hits
system.cpu04.dtb.write_misses                   57684                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                331996                       # DTB write accesses
system.cpu04.dtb.data_hits                    1465746                       # DTB hits
system.cpu04.dtb.data_misses                    64335                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                1530081                       # DTB accesses
system.cpu04.itb.fetch_hits                    681200                       # ITB hits
system.cpu04.itb.fetch_misses                      72                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                681272                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                        7935407                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles            11123                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                      6720611                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                    245044                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches           232810                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                     7829475                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                 36649                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        72913                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2065                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                  681200                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 214                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples          7933932                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.847072                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.203130                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                6705337     84.51%     84.51% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                  24889      0.31%     84.83% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                 244089      3.08%     87.90% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                  19956      0.25%     88.16% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                 251777      3.17%     91.33% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                  41279      0.52%     91.85% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                  79213      1.00%     92.85% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                  80241      1.01%     93.86% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                 487151      6.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total            7933932                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.030880                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.846914                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                 183617                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles             6909006                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                  255321                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles              494966                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                18109                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved              66315                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 226                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts              5915493                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 876                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                18109                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                 298206                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles               3131285                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         9873                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                  557711                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles             3845835                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts              5770969                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   5                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents              2100503                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents              1652194                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                69682                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands           5103753                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups             8490468                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups        4473558                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups         4016906                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps             3716969                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                1386784                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              207                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          192                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                 3330418                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads            1115727                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores            440620                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads          358891                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores         137016                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                  5757752                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               200                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                 5582296                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued            5173                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined       1748683                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined       711201                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           64                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples      7933932                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.703598                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.158390                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0           4553880     57.40%     57.40% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1           2226913     28.07%     85.47% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2            696744      8.78%     94.25% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3            196611      2.48%     96.73% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4            112196      1.41%     98.14% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5             57663      0.73%     98.87% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6             32616      0.41%     99.28% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7             19205      0.24%     99.52% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8             38104      0.48%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total       7933932                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  2798      5.41%      5.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%      5.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%      5.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%      5.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%      5.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%      5.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult               8232     15.93%     21.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     21.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     21.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     21.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     21.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     21.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     21.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     21.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     21.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     21.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     21.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     21.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     21.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     21.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     21.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     21.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     21.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     21.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     21.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     21.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     21.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     21.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                39698     76.81%     98.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 953      1.84%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu             1485366     26.61%     26.61% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                  6      0.00%     26.61% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     26.61% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd           1712078     30.67%     57.28% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     57.28% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     57.28% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult           852329     15.27%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.55% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            1199813     21.49%     94.04% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite            332700      5.96%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total              5582296                       # Type of FU issued
system.cpu04.iq.rate                         0.703467                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                     51681                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.009258                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads         13428079                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes         4645311                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses      2456774                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads           5727299                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes          2861381                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses      2859496                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses              2766207                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses               2867766                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads           2807                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads       564726                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores       298662                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked       187404                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                18109                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles               1017447                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles              788573                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts           5758834                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts              87                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts             1115727                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts             440620                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              183                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                44732                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents              637690                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect           61                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          242                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                303                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts             5579541                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             1198085                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            2755                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                         882                       # number of nop insts executed
system.cpu04.iew.exec_refs                    1530081                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                 221436                       # Number of branches executed
system.cpu04.iew.exec_stores                   331996                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.703120                       # Inst execution rate
system.cpu04.iew.wb_sent                      5381191                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                     5316270                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                 4340186                       # num instructions producing a value
system.cpu04.iew.wb_consumers                 5631964                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.669943                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.770635                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts       1747186                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           136                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             261                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples      7632457                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.525347                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.225817                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0      5500238     72.06%     72.06% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1      1313605     17.21%     89.27% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       480137      6.29%     95.57% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3       131774      1.73%     97.29% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4        12148      0.16%     97.45% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5        77433      1.01%     98.47% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6         6368      0.08%     98.55% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7        19506      0.26%     98.80% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8        91248      1.20%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total      7632457                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts            4009692                       # Number of instructions committed
system.cpu04.commit.committedOps              4009692                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                       692959                       # Number of memory references committed
system.cpu04.commit.loads                      551001                       # Number of loads committed
system.cpu04.commit.membars                        14                       # Number of memory barriers committed
system.cpu04.commit.branches                   185337                       # Number of branches committed
system.cpu04.commit.fp_insts                  2858889                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                 1452391                       # Number of committed integer instructions.
system.cpu04.commit.function_calls              65822                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass          427      0.01%      0.01% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu         752405     18.76%     18.78% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult             2      0.00%     18.78% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     18.78% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd      1711664     42.69%     61.46% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     61.46% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     61.46% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult       852221     21.25%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead        551015     13.74%     96.46% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite       141958      3.54%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total         4009692                       # Class of committed instruction
system.cpu04.commit.bw_lim_events               91248                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                   13066713                       # The number of ROB reads
system.cpu04.rob.rob_writes                  11742294                       # The number of ROB writes
system.cpu04.timesIdled                            69                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          1475                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     884073                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                   4009269                       # Number of Instructions Simulated
system.cpu04.committedOps                     4009269                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             1.979265                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       1.979265                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.505238                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.505238                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                4067549                       # number of integer regfile reads
system.cpu04.int_regfile_writes               1985576                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                 4015905                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                2835788                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   182                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements           58187                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          60.039958                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           1029202                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           58249                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           17.669007                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle       755874855                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    60.039958                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.938124                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.938124                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         2366536                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        2366536                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data       935176                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total        935176                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data        93978                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        93978                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           17                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           14                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data      1029154                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        1029154                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data      1029154                       # number of overall hits
system.cpu04.dcache.overall_hits::total       1029154                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data        76925                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        76925                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data        47964                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        47964                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            2                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            2                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data       124889                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       124889                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data       124889                       # number of overall misses
system.cpu04.dcache.overall_misses::total       124889                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data   7281751365                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total   7281751365                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data   6729098227                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total   6729098227                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        18576                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        13932                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        13932                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data  14010849592                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total  14010849592                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data  14010849592                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total  14010849592                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data      1012101                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      1012101                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data       141942                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       141942                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data      1154043                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      1154043                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data      1154043                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      1154043                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.076005                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.076005                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.337913                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.337913                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.108219                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.108219                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.108219                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.108219                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 94660.401235                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 94660.401235                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 140294.767471                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 140294.767471                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data         9288                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         6966                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         6966                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 112186.418275                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 112186.418275                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 112186.418275                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 112186.418275                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs       273093                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          240                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs           11438                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             8                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    23.875940                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets           30                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks        54650                       # number of writebacks
system.cpu04.dcache.writebacks::total           54650                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data        51285                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total        51285                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data        15204                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total        15204                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data        66489                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total        66489                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data        66489                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total        66489                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data        25640                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total        25640                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data        32760                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total        32760                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            2                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data        58400                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total        58400                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data        58400                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total        58400                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data   2674115046                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total   2674115046                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data   4013557309                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total   4013557309                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        11610                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        11610                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data   6687672355                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total   6687672355                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data   6687672355                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total   6687672355                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.025333                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.025333                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.230798                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.230798                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.050605                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.050605                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.050605                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.050605                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 104294.658580                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 104294.658580                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 122513.959371                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 122513.959371                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         5805                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         5805                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 114514.937586                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 114514.937586                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 114514.937586                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 114514.937586                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements              46                       # number of replacements
system.cpu04.icache.tags.tagsinuse         307.098711                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            680758                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             400                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         1701.895000                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   307.098711                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.599802                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.599802                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         1362800                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        1362800                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst       680758                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        680758                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst       680758                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         680758                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst       680758                       # number of overall hits
system.cpu04.icache.overall_hits::total        680758                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          442                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          442                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          442                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          442                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          442                       # number of overall misses
system.cpu04.icache.overall_misses::total          442                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     10361925                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     10361925                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     10361925                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     10361925                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     10361925                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     10361925                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst       681200                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       681200                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst       681200                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       681200                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst       681200                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       681200                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.000649                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000649                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.000649                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000649                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.000649                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000649                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 23443.269231                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 23443.269231                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 23443.269231                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 23443.269231                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 23443.269231                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 23443.269231                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu04.icache.writebacks::total              46                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           42                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           42                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           42                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           42                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           42                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          400                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          400                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          400                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          400                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          400                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          400                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      8265159                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      8265159                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      8265159                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      8265159                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      8265159                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      8265159                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.000587                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.000587                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.000587                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.000587                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.000587                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.000587                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 20662.897500                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 20662.897500                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 20662.897500                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 20662.897500                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 20662.897500                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 20662.897500                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                239656                       # Number of BP lookups
system.cpu05.branchPred.condPredicted          106679                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             519                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups             170085                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                164171                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           96.522915                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                 66252                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups            88                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses             87                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                    1073602                       # DTB read hits
system.cpu05.dtb.read_misses                     6855                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                1080457                       # DTB read accesses
system.cpu05.dtb.write_hits                    265619                       # DTB write hits
system.cpu05.dtb.write_misses                   59573                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                325192                       # DTB write accesses
system.cpu05.dtb.data_hits                    1339221                       # DTB hits
system.cpu05.dtb.data_misses                    66428                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                1405649                       # DTB accesses
system.cpu05.itb.fetch_hits                    678937                       # ITB hits
system.cpu05.itb.fetch_misses                      71                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                679008                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                        7857939                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            11430                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                      6691378                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                    239656                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches           230424                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                     7752890                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                 37365                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        71421                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2155                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                  678937                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 246                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples          7856613                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.851687                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.209514                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                6634831     84.45%     84.45% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                  24506      0.31%     84.76% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                 243802      3.10%     87.86% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                  18569      0.24%     88.10% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                 248696      3.17%     91.27% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                  41366      0.53%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                  78220      1.00%     92.79% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                  80357      1.02%     93.81% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                 486266      6.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total            7856613                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.030499                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.851544                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                 182522                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles             6839294                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                  255732                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles              489197                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                18447                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved              66246                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 247                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts              5870657                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 986                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                18447                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                 295579                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles               3084540                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles        10359                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                  554123                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles             3822144                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts              5724352                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                  16                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents              2085534                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents              1634550                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                68324                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands           5069266                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups             8433262                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups        4416319                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups         4016938                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps             3658675                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                1410591                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              161                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          146                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                 3298394                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads            1099092                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores            435527                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads          361091                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores         177360                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                  5711052                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               171                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                 5431328                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued            5293                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined       1778586                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined       722761                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples      7856613                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.691307                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.139304                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0           4518615     57.51%     57.51% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1           2220022     28.26%     85.77% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2            695005      8.85%     94.62% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3            192481      2.45%     97.07% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4             92364      1.18%     98.24% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5             50065      0.64%     98.88% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6             30613      0.39%     99.27% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7             19190      0.24%     99.51% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8             38258      0.49%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total       7856613                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  3064     11.20%     11.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     11.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     11.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%     11.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     11.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     11.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult               8231     30.08%     41.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     41.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     41.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     41.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     41.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     41.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     41.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     41.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     41.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     41.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     41.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     41.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     41.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     41.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     41.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     41.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     41.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     41.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     41.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     41.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     41.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     41.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                15431     56.39%     97.67% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 638      2.33%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu             1459751     26.88%     26.88% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                  6      0.00%     26.88% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     26.88% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd           1711007     31.50%     58.38% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     58.38% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     58.38% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult           852329     15.69%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.07% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            1082300     19.93%     94.00% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite            325931      6.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total              5431328                       # Type of FU issued
system.cpu05.iq.rate                         0.691190                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                     27364                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.005038                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads         13026767                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes         4629598                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses      2404028                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads           5725159                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes          2860281                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses      2858432                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses              2591992                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses               2866696                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads           2947                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads       574573                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores       303736                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked        84866                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                18447                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles               1006858                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles              759242                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts           5712083                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             112                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts             1099092                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts             435527                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              144                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                44019                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents              609464                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect           54                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          290                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                344                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts             5428438                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             1080457                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            2890                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                         860                       # number of nop insts executed
system.cpu05.iew.exec_refs                    1405649                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                 215756                       # Number of branches executed
system.cpu05.iew.exec_stores                   325192                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.690822                       # Inst execution rate
system.cpu05.iew.wb_sent                      5329547                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                     5262460                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                 4309963                       # num instructions producing a value
system.cpu05.iew.wb_consumers                 5609899                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.669700                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.768278                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts       1776361                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             284                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples      7552770                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.520744                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.211492                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0      5440319     72.03%     72.03% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1      1307478     17.31%     89.34% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       476833      6.31%     95.66% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3       131423      1.74%     97.40% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4        10505      0.14%     97.53% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5        75425      1.00%     98.53% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6         4319      0.06%     98.59% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7        19156      0.25%     98.84% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8        87312      1.16%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total      7552770                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts            3933060                       # Number of instructions committed
system.cpu05.commit.committedOps              3933060                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                       656310                       # Number of memory references committed
system.cpu05.commit.loads                      524519                       # Number of loads committed
system.cpu05.commit.membars                        20                       # Number of memory barriers committed
system.cpu05.commit.branches                   179221                       # Number of branches committed
system.cpu05.commit.fp_insts                  2857869                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                 1375776                       # Number of committed integer instructions.
system.cpu05.commit.function_calls              65795                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass          427      0.01%      0.01% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu         713436     18.14%     18.15% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult             2      0.00%     18.15% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     18.15% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd      1710644     43.49%     61.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult       852221     21.67%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead        524539     13.34%     96.65% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite       131791      3.35%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total         3933060                       # Class of committed instruction
system.cpu05.commit.bw_lim_events               87312                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                   12939592                       # The number of ROB reads
system.cpu05.rob.rob_writes                  11651242                       # The number of ROB writes
system.cpu05.timesIdled                            62                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          1326                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     961541                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                   3932637                       # Number of Instructions Simulated
system.cpu05.committedOps                     3932637                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             1.998135                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       1.998135                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.500467                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.500467                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                3903057                       # number of integer regfile reads
system.cpu05.int_regfile_writes               1947596                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                 4015913                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                2835794                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   313                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements           52106                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          59.867849                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           1015826                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs           52168                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           19.472205                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle       636933888                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    59.867849                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.935435                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.935435                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses         2303204                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses        2303204                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data       927007                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total        927007                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data        88755                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        88755                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           25                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           18                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data      1015762                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        1015762                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data      1015762                       # number of overall hits
system.cpu05.dcache.overall_hits::total       1015762                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data        66632                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        66632                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data        43012                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        43012                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            2                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            6                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data       109644                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       109644                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data       109644                       # number of overall misses
system.cpu05.dcache.overall_misses::total       109644                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data   7028060094                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total   7028060094                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data   6067757122                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total   6067757122                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        18576                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        38313                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        38313                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data  13095817216                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total  13095817216                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data  13095817216                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total  13095817216                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data       993639                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total       993639                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data       131767                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       131767                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data      1125406                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      1125406                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data      1125406                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      1125406                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.067059                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.067059                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.326425                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.326425                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.097426                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.097426                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.097426                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.097426                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 105475.748799                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 105475.748799                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 141071.262020                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 141071.262020                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data         9288                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data  6385.500000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total  6385.500000                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 119439.433220                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 119439.433220                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 119439.433220                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 119439.433220                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs       199213                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          259                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs            6551                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets            14                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    30.409556                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets    18.500000                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks        48878                       # number of writebacks
system.cpu05.dcache.writebacks::total           48878                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data        46217                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total        46217                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data        11116                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total        11116                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data        57333                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total        57333                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data        57333                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total        57333                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data        20415                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total        20415                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data        31896                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total        31896                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            6                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data        52311                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total        52311                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data        52311                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total        52311                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data   2438290404                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total   2438290404                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data   3818994140                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total   3818994140                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data   6257284544                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total   6257284544                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data   6257284544                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total   6257284544                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.020546                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.020546                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.242064                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.242064                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.046482                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.046482                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.046482                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.046482                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 119436.218663                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 119436.218663                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 119732.698144                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 119732.698144                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 119616.993443                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 119616.993443                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 119616.993443                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 119616.993443                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements              83                       # number of replacements
system.cpu05.icache.tags.tagsinuse         328.133037                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            678431                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             456                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         1487.787281                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   328.133037                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.640885                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.640885                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          370                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         1358330                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        1358330                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst       678431                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        678431                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst       678431                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         678431                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst       678431                       # number of overall hits
system.cpu05.icache.overall_hits::total        678431                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          506                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          506                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          506                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          506                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          506                       # number of overall misses
system.cpu05.icache.overall_misses::total          506                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     10944747                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     10944747                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     10944747                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     10944747                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     10944747                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     10944747                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst       678937                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       678937                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst       678937                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       678937                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst       678937                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       678937                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.000745                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000745                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.000745                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000745                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.000745                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000745                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 21629.934783                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 21629.934783                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 21629.934783                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 21629.934783                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 21629.934783                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 21629.934783                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks           83                       # number of writebacks
system.cpu05.icache.writebacks::total              83                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           50                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           50                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           50                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          456                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          456                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          456                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          456                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          456                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          456                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      8991945                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      8991945                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      8991945                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      8991945                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      8991945                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      8991945                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.000672                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.000672                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.000672                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.000672                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.000672                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.000672                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 19719.177632                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 19719.177632                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 19719.177632                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 19719.177632                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 19719.177632                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 19719.177632                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                243344                       # Number of BP lookups
system.cpu06.branchPred.condPredicted          110370                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             468                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups             172642                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                165938                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           96.116820                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                 66283                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups            55                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses             55                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                    1119825                       # DTB read hits
system.cpu06.dtb.read_misses                     6952                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                1126777                       # DTB read accesses
system.cpu06.dtb.write_hits                    269666                       # DTB write hits
system.cpu06.dtb.write_misses                   58095                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                327761                       # DTB write accesses
system.cpu06.dtb.data_hits                    1389491                       # DTB hits
system.cpu06.dtb.data_misses                    65047                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                1454538                       # DTB accesses
system.cpu06.itb.fetch_hits                    681397                       # ITB hits
system.cpu06.itb.fetch_misses                      74                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                681471                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                        7942104                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            11132                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                      6720439                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                    243344                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches           232221                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                     7836495                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                 37019                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        72178                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2109                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                  681397                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 206                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples          7940455                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.846354                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.202963                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                6712569     84.54%     84.54% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                  24927      0.31%     84.85% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                 244250      3.08%     87.93% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                  19871      0.25%     88.18% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                 249797      3.15%     91.32% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                  41859      0.53%     91.85% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                  78853      0.99%     92.84% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                  80834      1.02%     93.86% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                 487495      6.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total            7940455                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.030640                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.846179                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                 182892                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles             6917465                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                  257259                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles              492368                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                18293                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved              66243                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 226                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts              5907123                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 907                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                18293                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                 297068                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles               3135703                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         8018                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                  557754                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles             3851441                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts              5761707                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                  18                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents              2098890                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents              1659574                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                68520                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands           5096758                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups             8480585                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups        4463597                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups         4016984                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps             3695309                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                1401449                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              173                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          159                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                 3315943                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads            1111443                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores            439594                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads          361933                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores         156192                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                  5748065                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               172                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                 5498928                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued            5058                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined       1766824                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined       727177                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples      7940455                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.692521                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.147575                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0           4584041     57.73%     57.73% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1           2225078     28.02%     85.75% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2            695027      8.75%     94.51% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3            193551      2.44%     96.94% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4             98157      1.24%     98.18% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5             53601      0.68%     98.85% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6             32900      0.41%     99.27% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7             19690      0.25%     99.52% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8             38410      0.48%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total       7940455                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  3509      9.64%      9.64% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%      9.64% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%      9.64% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%      9.64% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%      9.64% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%      9.64% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult               8235     22.61%     32.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     32.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     32.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     32.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     32.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     32.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     32.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     32.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     32.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     32.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     32.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     32.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     32.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     32.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     32.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     32.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     32.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     32.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     32.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     32.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     32.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     32.25% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                23872     65.56%     97.81% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 798      2.19%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu             1477486     26.87%     26.87% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                  6      0.00%     26.87% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     26.87% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd           1712106     31.14%     58.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     58.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     58.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult           852341     15.50%     73.50% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     73.50% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     73.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     73.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     73.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     73.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     73.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     73.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     73.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     73.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     73.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     73.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     73.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     73.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.50% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            1128524     20.52%     94.03% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite            328461      5.97%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total              5498928                       # Type of FU issued
system.cpu06.iq.rate                         0.692377                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                     36414                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.006622                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads         13252390                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes         4653684                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses      2436542                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads           5727393                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes          2861446                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses      2859537                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses              2667523                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses               2867815                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads           2857                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads       570700                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores       301746                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked       121028                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                18293                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles               1036949                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles              777044                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts           5749112                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             106                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts             1111443                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts             439594                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              155                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                44823                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents              626490                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect           54                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          246                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                300                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts             5496160                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             1126777                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            2768                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                         875                       # number of nop insts executed
system.cpu06.iew.exec_refs                    1454538                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                 219632                       # Number of branches executed
system.cpu06.iew.exec_stores                   327761                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.692028                       # Inst execution rate
system.cpu06.iew.wb_sent                      5361775                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                     5296079                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                 4329213                       # num instructions producing a value
system.cpu06.iew.wb_consumers                 5625709                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     0.666836                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.769541                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts       1765123                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           122                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             252                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples      7637350                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.521362                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.218861                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0      5513426     72.19%     72.19% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1      1309962     17.15%     89.34% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       479269      6.28%     95.62% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3       131782      1.73%     97.34% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4        10866      0.14%     97.49% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5        76556      1.00%     98.49% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6         6370      0.08%     98.57% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7        19439      0.25%     98.83% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        89680      1.17%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total      7637350                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts            3981823                       # Number of instructions committed
system.cpu06.commit.committedOps              3981823                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                       678591                       # Number of memory references committed
system.cpu06.commit.loads                      540743                       # Number of loads committed
system.cpu06.commit.membars                        14                       # Number of memory barriers committed
system.cpu06.commit.branches                   183247                       # Number of branches committed
system.cpu06.commit.fp_insts                  2858932                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                 1424512                       # Number of committed integer instructions.
system.cpu06.commit.function_calls              65804                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass          414      0.01%      0.01% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu         738878     18.56%     18.57% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult             2      0.00%     18.57% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     18.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd      1711691     42.99%     61.55% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult       852233     21.40%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead        540757     13.58%     96.54% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite       137848      3.46%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total         3981823                       # Class of committed instruction
system.cpu06.commit.bw_lim_events               89680                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                   13060928                       # The number of ROB reads
system.cpu06.rob.rob_writes                  11724791                       # The number of ROB writes
system.cpu06.timesIdled                            75                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          1649                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     877376                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                   3981413                       # Number of Instructions Simulated
system.cpu06.committedOps                     3981413                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.994795                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.994795                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.501305                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.501305                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                3978157                       # number of integer regfile reads
system.cpu06.int_regfile_writes               1971413                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                 4015967                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                2835832                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   158                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements           54681                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          59.806816                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           1023920                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           54743                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           18.704127                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle       784897533                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    59.806816                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.934482                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.934482                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses         2340275                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses        2340275                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data       931387                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        931387                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data        92487                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        92487                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           17                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           14                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data      1023874                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        1023874                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data      1023874                       # number of overall hits
system.cpu06.dcache.overall_hits::total       1023874                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data        73458                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        73458                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data        45345                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total        45345                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            2                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            2                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data       118803                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       118803                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data       118803                       # number of overall misses
system.cpu06.dcache.overall_misses::total       118803                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data   7509678885                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total   7509678885                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data   6843400325                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total   6843400325                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        20898                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        20898                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        11610                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        11610                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data  14353079210                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total  14353079210                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data  14353079210                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total  14353079210                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data      1004845                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      1004845                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data       137832                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       137832                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data      1142677                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      1142677                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data      1142677                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      1142677                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.073104                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.073104                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.328987                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.328987                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.103969                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.103969                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.103969                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.103969                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 102230.919505                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 102230.919505                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 150918.520785                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 150918.520785                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data        10449                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total        10449                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         5805                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 120814.114206                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 120814.114206                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 120814.114206                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 120814.114206                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs       223155                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          171                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs            8175                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets            12                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    27.297248                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets    14.250000                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks        50966                       # number of writebacks
system.cpu06.dcache.writebacks::total           50966                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data        50757                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total        50757                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data        13178                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total        13178                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data        63935                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total        63935                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data        63935                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total        63935                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data        22701                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total        22701                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data        32167                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total        32167                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            2                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data        54868                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total        54868                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data        54868                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total        54868                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data   2622592188                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total   2622592188                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data   3925037381                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total   3925037381                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data   6547629569                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total   6547629569                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data   6547629569                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total   6547629569                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.022592                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.022592                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.233378                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.233378                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.048017                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.048017                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.048017                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.048017                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 115527.606185                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 115527.606185                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 122020.623030                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 122020.623030                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data         9288                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9288                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         4644                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 119334.212455                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 119334.212455                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 119334.212455                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 119334.212455                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements              46                       # number of replacements
system.cpu06.icache.tags.tagsinuse         305.908721                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            680953                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             400                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         1702.382500                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   305.908721                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.597478                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.597478                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         1363194                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        1363194                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst       680953                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        680953                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst       680953                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         680953                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst       680953                       # number of overall hits
system.cpu06.icache.overall_hits::total        680953                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst          444                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          444                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst          444                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          444                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst          444                       # number of overall misses
system.cpu06.icache.overall_misses::total          444                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     10959840                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     10959840                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     10959840                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     10959840                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     10959840                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     10959840                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst       681397                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       681397                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst       681397                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       681397                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst       681397                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       681397                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.000652                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000652                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.000652                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000652                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.000652                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000652                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 24684.324324                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 24684.324324                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 24684.324324                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 24684.324324                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 24684.324324                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 24684.324324                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu06.icache.writebacks::total              46                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           44                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           44                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           44                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           44                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           44                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          400                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          400                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          400                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          400                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          400                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          400                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      8522901                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      8522901                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      8522901                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      8522901                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      8522901                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      8522901                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.000587                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.000587                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.000587                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.000587                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.000587                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.000587                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 21307.252500                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 21307.252500                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 21307.252500                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 21307.252500                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 21307.252500                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 21307.252500                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                242483                       # Number of BP lookups
system.cpu07.branchPred.condPredicted          109480                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             525                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups             172311                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                165832                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           96.239938                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                 66262                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups            96                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             95                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                    1082540                       # DTB read hits
system.cpu07.dtb.read_misses                     7421                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                1089961                       # DTB read accesses
system.cpu07.dtb.write_hits                    267014                       # DTB write hits
system.cpu07.dtb.write_misses                   58872                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                325886                       # DTB write accesses
system.cpu07.dtb.data_hits                    1349554                       # DTB hits
system.cpu07.dtb.data_misses                    66293                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                1415847                       # DTB accesses
system.cpu07.itb.fetch_hits                    683520                       # ITB hits
system.cpu07.itb.fetch_misses                      79                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                683599                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                        7824679                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            11674                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                      6740889                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                    242483                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches           232095                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                     7720742                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                 37725                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        69768                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2352                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                  683520                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 240                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples          7823433                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.861628                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.220885                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                6593064     84.27%     84.27% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                  24933      0.32%     84.59% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                 244905      3.13%     87.72% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                  19301      0.25%     87.97% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                 249889      3.19%     91.16% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                  40983      0.52%     91.69% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                  79144      1.01%     92.70% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                  80804      1.03%     93.73% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                 490410      6.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total            7823433                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.030990                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.861491                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                 184046                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles             6800633                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                  258656                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles              491704                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                18626                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved              66273                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 248                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts              5913221                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 990                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                18626                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                 297803                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles               3028675                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        10120                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                  558947                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles             3839494                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts              5764685                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                  26                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents              2088709                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents              1671986                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                52029                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands           5099353                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups             8489017                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups        4472011                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups         4017001                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps             3674094                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                1425259                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              165                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          150                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 3309730                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads            1111035                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores            440593                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads          362932                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores         155655                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                  5751107                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               173                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                 5458860                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued            5127                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined       1797078                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined       744027                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           56                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples      7823433                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.697758                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.145640                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0           4481601     57.28%     57.28% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1           2215950     28.32%     85.61% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2            693793      8.87%     94.48% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3            197370      2.52%     97.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4             94574      1.21%     98.21% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5             51310      0.66%     98.86% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6             31499      0.40%     99.27% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7             19314      0.25%     99.51% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8             38022      0.49%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total       7823433                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  2290      8.50%      8.50% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%      8.50% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%      8.50% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%      8.50% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%      8.50% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%      8.50% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult               8233     30.57%     39.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     39.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     39.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     39.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     39.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     39.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     39.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     39.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     39.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     39.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     39.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     39.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     39.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     39.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     39.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                15630     58.03%     97.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 782      2.90%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu             1476044     27.04%     27.04% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                  6      0.00%     27.04% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     27.04% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd           1712131     31.36%     58.40% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     58.40% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     58.40% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult           852341     15.61%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            1091738     20.00%     94.02% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite            326596      5.98%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total              5458860                       # Type of FU issued
system.cpu07.iq.rate                         0.697647                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                     26935                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.004934                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads         13045760                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes         4686902                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses      2428769                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads           5727455                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes          2861526                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses      2859576                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses              2617946                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses               2867845                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads           2783                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads       580368                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores       306755                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked        86034                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                18626                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                969750                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles              743916                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts           5752162                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts              88                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts             1111035                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts             440593                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              146                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                44190                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents              593959                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect           62                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          303                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                365                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts             5456046                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             1089961                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            2814                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                         882                       # number of nop insts executed
system.cpu07.iew.exec_refs                    1415847                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                 218340                       # Number of branches executed
system.cpu07.iew.exec_stores                   325886                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.697287                       # Inst execution rate
system.cpu07.iew.wb_sent                      5355338                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                     5288345                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                 4325580                       # num instructions producing a value
system.cpu07.iew.wb_consumers                 5629898                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     0.675855                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.768323                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts       1791332                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           117                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             289                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples      7519276                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.525932                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.219774                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0      5402695     71.85%     71.85% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1      1307532     17.39%     89.24% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       478078      6.36%     95.60% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3       131350      1.75%     97.35% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4        10506      0.14%     97.48% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5        75362      1.00%     98.49% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6         6316      0.08%     98.57% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7        19338      0.26%     98.83% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        88099      1.17%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total      7519276                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts            3954626                       # Number of instructions committed
system.cpu07.commit.committedOps              3954626                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                       664505                       # Number of memory references committed
system.cpu07.commit.loads                      530667                       # Number of loads committed
system.cpu07.commit.membars                        20                       # Number of memory barriers committed
system.cpu07.commit.branches                   181272                       # Number of branches committed
system.cpu07.commit.fp_insts                  2858932                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                 1397308                       # Number of committed integer instructions.
system.cpu07.commit.function_calls              65794                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass          428      0.01%      0.01% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu         725747     18.35%     18.36% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult             2      0.00%     18.36% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     18.36% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd      1711691     43.28%     61.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult       852233     21.55%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead        530687     13.42%     96.62% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite       133838      3.38%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total         3954626                       # Class of committed instruction
system.cpu07.commit.bw_lim_events               88099                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                   12939547                       # The number of ROB reads
system.cpu07.rob.rob_writes                  11726286                       # The number of ROB writes
system.cpu07.timesIdled                            59                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          1246                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     994801                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                   3954202                       # Number of Instructions Simulated
system.cpu07.committedOps                     3954202                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             1.978826                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       1.978826                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.505350                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.505350                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                3938135                       # number of integer regfile reads
system.cpu07.int_regfile_writes               1967039                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                 4015975                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                2835833                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   293                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements           52672                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          59.622134                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           1026221                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs           52734                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           19.460329                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle       676021275                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    59.622134                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.931596                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.931596                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         2323630                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        2323630                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data       934878                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        934878                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data        91280                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        91280                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           25                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           18                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data      1026158                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        1026158                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data      1026158                       # number of overall hits
system.cpu07.dcache.overall_hits::total       1026158                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data        66651                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        66651                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data        42534                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total        42534                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            6                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data       109185                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       109185                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data       109185                       # number of overall misses
system.cpu07.dcache.overall_misses::total       109185                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data   6437991132                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total   6437991132                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data   5724924858                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total   5724924858                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        22059                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        22059                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        40635                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        40635                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data  12162915990                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total  12162915990                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data  12162915990                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total  12162915990                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data      1001529                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      1001529                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data       133814                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       133814                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data      1135343                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      1135343                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data      1135343                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      1135343                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.066549                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.066549                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.317859                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.317859                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.096169                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.096169                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.096169                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.096169                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 96592.566233                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 96592.566233                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 134596.437156                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 134596.437156                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 11029.500000                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 11029.500000                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data  6772.500000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total  6772.500000                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 111397.316390                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 111397.316390                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 111397.316390                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 111397.316390                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs       191058                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          173                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs            6468                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets            16                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    29.538961                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets    10.812500                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks        49678                       # number of writebacks
system.cpu07.dcache.writebacks::total           49678                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data        45694                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total        45694                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data        10630                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total        10630                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data        56324                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total        56324                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data        56324                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total        56324                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data        20957                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total        20957                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data        31904                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total        31904                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            6                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data        52861                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total        52861                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data        52861                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total        52861                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data   2383941672                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total   2383941672                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data   3819815197                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total   3819815197                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        33669                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        33669                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data   6203756869                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total   6203756869                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data   6203756869                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total   6203756869                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.020925                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.020925                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.238420                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.238420                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.046559                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.046559                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.046559                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.046559                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 113753.956769                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 113753.956769                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 119728.410137                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 119728.410137                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  9868.500000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9868.500000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  5611.500000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  5611.500000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 117359.809103                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 117359.809103                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 117359.809103                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 117359.809103                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements              83                       # number of replacements
system.cpu07.icache.tags.tagsinuse         326.839223                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs            683018                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             456                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         1497.846491                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   326.839223                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.638358                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.638358                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          370                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         1367496                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        1367496                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst       683018                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        683018                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst       683018                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         683018                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst       683018                       # number of overall hits
system.cpu07.icache.overall_hits::total        683018                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst          502                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          502                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst          502                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          502                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst          502                       # number of overall misses
system.cpu07.icache.overall_misses::total          502                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     10670751                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     10670751                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     10670751                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     10670751                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     10670751                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     10670751                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst       683520                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       683520                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst       683520                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       683520                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst       683520                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       683520                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.000734                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000734                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.000734                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000734                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.000734                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000734                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 21256.476096                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 21256.476096                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 21256.476096                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 21256.476096                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 21256.476096                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 21256.476096                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks           83                       # number of writebacks
system.cpu07.icache.writebacks::total              83                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           46                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           46                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           46                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          456                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          456                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          456                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          456                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          456                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          456                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      8811990                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      8811990                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      8811990                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      8811990                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      8811990                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      8811990                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.000667                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.000667                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.000667                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.000667                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.000667                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.000667                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 19324.539474                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 19324.539474                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 19324.539474                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 19324.539474                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 19324.539474                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 19324.539474                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                250546                       # Number of BP lookups
system.cpu08.branchPred.condPredicted          117261                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             485                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups             177479                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                169755                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           95.647936                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                 66420                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            52                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             52                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                    1251927                       # DTB read hits
system.cpu08.dtb.read_misses                     6963                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                1258890                       # DTB read accesses
system.cpu08.dtb.write_hits                    282645                       # DTB write hits
system.cpu08.dtb.write_misses                   59334                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                341979                       # DTB write accesses
system.cpu08.dtb.data_hits                    1534572                       # DTB hits
system.cpu08.dtb.data_misses                    66297                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                1600869                       # DTB accesses
system.cpu08.itb.fetch_hits                    689709                       # ITB hits
system.cpu08.itb.fetch_misses                      69                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                689778                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                        7963610                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            11228                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                      6819204                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                    250546                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches           236175                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                     7856803                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                 37309                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles        73311                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         1998                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                  689709                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 210                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples          7962026                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.856466                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.215089                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                6717167     84.37%     84.37% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                  26289      0.33%     84.70% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                 245751      3.09%     87.78% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                  20703      0.26%     88.04% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                 252363      3.17%     91.21% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                  42085      0.53%     91.74% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                  79748      1.00%     92.74% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                  82421      1.04%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                 495499      6.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total            7962026                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.031461                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.856296                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                 185337                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles             6923240                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                  263979                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles              497722                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                18437                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved              66356                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 228                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts              5998754                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 884                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                18437                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                 301582                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles               3092098                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         9807                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                  567371                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles             3899420                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts              5850792                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 154                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents              2105733                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents              1706820                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                68170                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands           5164738                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups             8602126                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups        4585098                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups         4017024                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps             3754224                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                1410514                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              232                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          220                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 3351851                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads            1141835                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores            451837                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads          362280                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores         177592                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                  5837501                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               226                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                 5694217                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued            5466                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined       1778828                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined       720452                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           71                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples      7962026                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.715172                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.179121                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0           4556487     57.23%     57.23% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1           2228408     27.99%     85.22% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2            698686      8.78%     93.99% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3            200296      2.52%     96.51% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4            119087      1.50%     98.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5             63216      0.79%     98.80% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6             35551      0.45%     99.24% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7             20545      0.26%     99.50% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8             39750      0.50%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total       7962026                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  2474      4.03%      4.03% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%      4.03% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%      4.03% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%      4.03% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%      4.03% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%      4.03% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult               8236     13.41%     17.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     17.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     17.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     17.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     17.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     17.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     17.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     17.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     17.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     17.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     17.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     17.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     17.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     17.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     17.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     17.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     17.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     17.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     17.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     17.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     17.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     17.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                49737     80.97%     98.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 982      1.60%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu             1525381     26.79%     26.79% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                  6      0.00%     26.79% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     26.79% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd           1713170     30.09%     56.87% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     56.87% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     56.87% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult           852353     14.97%     71.84% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     71.84% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     71.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     71.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     71.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     71.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     71.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     71.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     71.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     71.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     71.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     71.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     71.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     71.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.84% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            1260632     22.14%     93.98% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite            342671      6.02%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total              5694217                       # Type of FU issued
system.cpu08.iq.rate                         0.715030                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                     61429                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.010788                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads         13687804                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes         4754109                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses      2529821                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads           5729551                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes          2862525                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses      2860614                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses              2886748                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses               2868894                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads           2932                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads       574410                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores       303716                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked       224330                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                18437                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles               1003932                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles              764577                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts           5838615                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             110                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts             1141835                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts             451837                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              209                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                44876                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents              613662                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           81                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect           68                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          250                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                318                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts             5691421                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             1258890                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            2796                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                         888                       # number of nop insts executed
system.cpu08.iew.exec_refs                    1600869                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                 226297                       # Number of branches executed
system.cpu08.iew.exec_stores                   341979                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.714679                       # Inst execution rate
system.cpu08.iew.wb_sent                      5457342                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                     5390435                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                 4391049                       # num instructions producing a value
system.cpu08.iew.wb_consumers                 5694956                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     0.676883                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.771042                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts       1775791                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           155                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             268                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples      7656340                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.530193                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.236550                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0      5509653     71.96%     71.96% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1      1319781     17.24%     89.20% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       482520      6.30%     95.50% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3       132157      1.73%     97.23% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4        12836      0.17%     97.40% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5        77146      1.01%     98.40% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6         8580      0.11%     98.52% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7        19844      0.26%     98.77% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        93823      1.23%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total      7656340                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts            4059338                       # Number of instructions committed
system.cpu08.commit.committedOps              4059338                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                       715546                       # Number of memory references committed
system.cpu08.commit.loads                      567425                       # Number of loads committed
system.cpu08.commit.membars                        14                       # Number of memory barriers committed
system.cpu08.commit.branches                   189510                       # Number of branches committed
system.cpu08.commit.fp_insts                  2859995                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                 1501927                       # Number of committed integer instructions.
system.cpu08.commit.function_calls              65850                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass          443      0.01%      0.01% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu         778350     19.17%     19.19% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult             2      0.00%     19.19% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     19.19% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd      1712738     42.19%     61.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     61.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     61.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult       852245     20.99%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead        567439     13.98%     96.35% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite       148121      3.65%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total         4059338                       # Class of committed instruction
system.cpu08.commit.bw_lim_events               93823                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                   13162398                       # The number of ROB reads
system.cpu08.rob.rob_writes                  11902608                       # The number of ROB writes
system.cpu08.timesIdled                            68                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          1584                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     855870                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                   4058899                       # Number of Instructions Simulated
system.cpu08.committedOps                     4058899                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             1.962012                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       1.962012                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.509681                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.509681                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                4209053                       # number of integer regfile reads
system.cpu08.int_regfile_writes               2043883                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                 4016021                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                2835871                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   189                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements           62481                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          59.554145                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           1051694                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs           62543                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           16.815535                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle       833685075                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    59.554145                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.930534                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.930534                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         2432849                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        2432849                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data       955161                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        955161                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data        96485                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        96485                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           17                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           14                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data      1051646                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1051646                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data      1051646                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1051646                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data        81784                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        81784                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data        51620                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        51620                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            2                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data       133404                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       133404                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data       133404                       # number of overall misses
system.cpu08.dcache.overall_misses::total       133404                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data   6926578245                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total   6926578245                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data   7061309571                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total   7061309571                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        23220                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        23220                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        13932                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        13932                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data  13987887816                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total  13987887816                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data  13987887816                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total  13987887816                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data      1036945                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      1036945                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data       148105                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       148105                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data      1185050                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      1185050                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data      1185050                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      1185050                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.078870                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.078870                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.348537                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.348537                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.112572                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.112572                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.112572                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.112572                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 84693.561638                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 84693.561638                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 136794.063754                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 136794.063754                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data        11610                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total        11610                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         6966                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         6966                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 104853.586219                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 104853.586219                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 104853.586219                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 104853.586219                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs       276353                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          296                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs           14761                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets            16                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    18.721835                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets    18.500000                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks        59029                       # number of writebacks
system.cpu08.dcache.writebacks::total           59029                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data        52227                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total        52227                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data        18477                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total        18477                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data        70704                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total        70704                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data        70704                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total        70704                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data        29557                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total        29557                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data        33143                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total        33143                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            2                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data        62700                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total        62700                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data        62700                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total        62700                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data   2665753524                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total   2665753524                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data   4058531642                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total   4058531642                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        20898                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        20898                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data        11610                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total        11610                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data   6724285166                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total   6724285166                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data   6724285166                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total   6724285166                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.028504                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.028504                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.223780                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.223780                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.052909                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.052909                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.052909                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.052909                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 90190.260311                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 90190.260311                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 122455.168271                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 122455.168271                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data        10449                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10449                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         5805                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         5805                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 107245.377448                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 107245.377448                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 107245.377448                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 107245.377448                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements              46                       # number of replacements
system.cpu08.icache.tags.tagsinuse         303.788390                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            689264                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             399                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         1727.478697                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   303.788390                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.593337                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.593337                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          353                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          350                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.689453                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         1379817                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        1379817                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst       689264                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        689264                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst       689264                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         689264                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst       689264                       # number of overall hits
system.cpu08.icache.overall_hits::total        689264                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst          445                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          445                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst          445                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          445                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst          445                       # number of overall misses
system.cpu08.icache.overall_misses::total          445                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     10684683                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     10684683                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     10684683                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     10684683                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     10684683                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     10684683                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst       689709                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       689709                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst       689709                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       689709                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst       689709                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       689709                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.000645                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000645                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.000645                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000645                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.000645                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000645                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 24010.523596                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 24010.523596                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 24010.523596                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 24010.523596                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 24010.523596                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 24010.523596                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu08.icache.writebacks::total              46                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           46                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           46                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           46                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          399                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          399                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          399                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      8565858                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      8565858                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      8565858                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      8565858                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      8565858                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      8565858                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.000579                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.000579                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.000579                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.000579                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.000579                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.000579                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 21468.315789                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 21468.315789                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 21468.315789                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 21468.315789                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 21468.315789                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 21468.315789                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                239484                       # Number of BP lookups
system.cpu09.branchPred.condPredicted          106482                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             528                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups             169878                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                163950                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           96.510437                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                 66264                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            88                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             87                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           19                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                    1070234                       # DTB read hits
system.cpu09.dtb.read_misses                     6550                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                1076784                       # DTB read accesses
system.cpu09.dtb.write_hits                    264356                       # DTB write hits
system.cpu09.dtb.write_misses                   58325                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                322681                       # DTB write accesses
system.cpu09.dtb.data_hits                    1334590                       # DTB hits
system.cpu09.dtb.data_misses                    64875                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                1399465                       # DTB accesses
system.cpu09.itb.fetch_hits                    677820                       # ITB hits
system.cpu09.itb.fetch_misses                      71                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                677891                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                        7844109                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles            11876                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                      6674704                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                    239484                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches           230215                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                     7736911                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                 37153                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        73487                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2155                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                  677820                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 241                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples          7843040                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.851035                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.208372                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                6624088     84.46%     84.46% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                  23975      0.31%     84.76% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                 243310      3.10%     87.87% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                  18610      0.24%     88.10% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                 249169      3.18%     91.28% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                  40847      0.52%     91.80% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                  78688      1.00%     92.80% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                  79584      1.01%     93.82% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                 484769      6.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total            7843040                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.030530                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.850919                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                 182411                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles             6825242                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                  254723                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles              488838                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                18339                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved              66244                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 247                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts              5859961                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1002                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                18339                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                 295408                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles               3094009                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles        10620                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                  552960                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles             3798217                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts              5713765                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                  13                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents              2086947                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents              1632105                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                48660                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands           5060761                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups             8417040                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups        4400038                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups         4016997                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps             3658725                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                1402036                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              161                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          146                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 3296092                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads            1095469                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores            433649                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads          360753                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores         156422                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                  5700150                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               170                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                 5418805                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued            5266                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined       1767631                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined       723249                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples      7843040                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.690906                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.138321                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0           4511536     57.52%     57.52% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1           2216524     28.26%     85.78% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2            691694      8.82%     94.60% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3            194026      2.47%     97.08% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4             92224      1.18%     98.25% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5             49231      0.63%     98.88% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6             30716      0.39%     99.27% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7             19244      0.25%     99.52% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8             37845      0.48%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total       7843040                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  2862     10.58%     10.58% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     10.58% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     10.58% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%     10.58% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     10.58% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     10.58% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult               8232     30.44%     41.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     41.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     41.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     41.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     41.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     41.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     41.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     41.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     41.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     41.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     41.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     41.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     41.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     41.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     41.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     41.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     41.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     41.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     41.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     41.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     41.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     41.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                15207     56.23%     97.25% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 744      2.75%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu             1453539     26.82%     26.82% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                  6      0.00%     26.82% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     26.82% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd           1711063     31.58%     58.40% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     58.40% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     58.40% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult           852341     15.73%     74.13% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     74.13% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     74.13% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     74.13% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     74.13% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     74.13% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     74.13% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     74.13% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     74.13% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     74.13% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     74.13% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     74.13% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.13% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     74.13% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.13% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.13% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.13% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.13% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.13% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.13% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     74.13% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.13% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.13% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            1078532     19.90%     94.03% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite            323320      5.97%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total              5418805                       # Type of FU issued
system.cpu09.iq.rate                         0.690812                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                     27045                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.004991                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads         12987656                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes         4607625                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses      2392274                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads           5725305                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes          2860398                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses      2858506                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses              2579077                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses               2866769                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads           2819                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads       570946                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores       301859                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked        85389                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                18339                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles               1009870                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles              765294                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts           5701185                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             119                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts             1095469                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts             433649                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              144                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                44151                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents              615419                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           74                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect           52                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          295                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                347                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts             5416136                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             1076784                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            2669                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                         865                       # number of nop insts executed
system.cpu09.iew.exec_refs                    1399465                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                 215584                       # Number of branches executed
system.cpu09.iew.exec_stores                   322681                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.690472                       # Inst execution rate
system.cpu09.iew.wb_sent                      5316323                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                     5250780                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                 4300638                       # num instructions producing a value
system.cpu09.iew.wb_consumers                 5596790                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.669392                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.768412                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts       1766185                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           117                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             291                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples      7538482                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.521738                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.212748                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0      5426803     71.99%     71.99% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1      1306582     17.33%     89.32% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       476814      6.33%     95.65% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3       131390      1.74%     97.39% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4        10630      0.14%     97.53% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5        75301      1.00%     98.53% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6         4308      0.06%     98.59% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7        19371      0.26%     98.84% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8        87283      1.16%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total      7538482                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts            3933114                       # Number of instructions committed
system.cpu09.commit.committedOps              3933114                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                       656313                       # Number of memory references committed
system.cpu09.commit.loads                      524523                       # Number of loads committed
system.cpu09.commit.membars                        20                       # Number of memory barriers committed
system.cpu09.commit.branches                   179224                       # Number of branches committed
system.cpu09.commit.fp_insts                  2857912                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                 1375791                       # Number of committed integer instructions.
system.cpu09.commit.function_calls              65794                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass          429      0.01%      0.01% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu         713446     18.14%     18.15% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult             2      0.00%     18.15% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     18.15% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd      1710671     43.49%     61.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult       852233     21.67%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead        524543     13.34%     96.65% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite       131790      3.35%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total         3933114                       # Class of committed instruction
system.cpu09.commit.bw_lim_events               87283                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                   12916732                       # The number of ROB reads
system.cpu09.rob.rob_writes                  11629650                       # The number of ROB writes
system.cpu09.timesIdled                            54                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          1069                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     975371                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                   3932689                       # Number of Instructions Simulated
system.cpu09.committedOps                     3932689                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             1.994592                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       1.994592                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.501356                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.501356                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                3884112                       # number of integer regfile reads
system.cpu09.int_regfile_writes               1937524                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                 4015975                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                2835837                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   287                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements           52473                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          59.376736                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           1013345                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs           52533                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           19.289685                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle       714019644                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    59.376736                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.927762                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.927762                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         2296016                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        2296016                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data       922914                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        922914                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data        90373                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        90373                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           24                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           18                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data      1013287                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1013287                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data      1013287                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1013287                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data        66957                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        66957                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data        41393                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total        41393                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            3                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            6                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data       108350                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       108350                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data       108350                       # number of overall misses
system.cpu09.dcache.overall_misses::total       108350                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data   6971410260                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total   6971410260                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data   5606407156                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total   5606407156                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        27864                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        27864                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        38313                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        38313                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data  12577817416                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total  12577817416                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data  12577817416                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total  12577817416                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data       989871                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       989871                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data       131766                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       131766                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data      1121637                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      1121637                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data      1121637                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      1121637                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.067642                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.067642                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.314140                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.314140                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.096600                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.096600                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.096600                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.096600                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 104117.721224                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 104117.721224                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 135443.363757                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 135443.363757                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data         9288                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data  6385.500000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total  6385.500000                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 116085.070752                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 116085.070752                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 116085.070752                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 116085.070752                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs       205160                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          171                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs            6745                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             8                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    30.416605                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets    21.375000                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks        49332                       # number of writebacks
system.cpu09.dcache.writebacks::total           49332                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data        46268                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total        46268                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data         9424                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total         9424                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data            1                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data        55692                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total        55692                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data        55692                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total        55692                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data        20689                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total        20689                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data        31969                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total        31969                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            6                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data        52658                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total        52658                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data        52658                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total        52658                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data   2456891946                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total   2456891946                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data   3850550813                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total   3850550813                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data   6307442759                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total   6307442759                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data   6307442759                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total   6307442759                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.020901                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.020901                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.242619                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.242619                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.046947                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.046947                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.046947                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.046947                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 118753.537919                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 118753.537919                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 120446.395352                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 120446.395352                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 119781.282217                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 119781.282217                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 119781.282217                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 119781.282217                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements              83                       # number of replacements
system.cpu09.icache.tags.tagsinuse         324.636156                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            677317                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             455                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         1488.608791                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   324.636156                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.634055                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.634055                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3          369                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         1356095                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        1356095                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst       677317                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        677317                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst       677317                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         677317                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst       677317                       # number of overall hits
system.cpu09.icache.overall_hits::total        677317                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          503                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          503                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          503                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          503                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          503                       # number of overall misses
system.cpu09.icache.overall_misses::total          503                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      9977634                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      9977634                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      9977634                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      9977634                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      9977634                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      9977634                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst       677820                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       677820                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst       677820                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       677820                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst       677820                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       677820                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.000742                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000742                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.000742                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000742                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.000742                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000742                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 19836.250497                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 19836.250497                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 19836.250497                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 19836.250497                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 19836.250497                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 19836.250497                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks           83                       # number of writebacks
system.cpu09.icache.writebacks::total              83                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           48                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           48                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           48                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           48                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           48                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          455                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          455                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          455                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          455                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          455                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          455                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      8443953                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      8443953                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      8443953                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      8443953                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      8443953                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      8443953                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.000671                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.000671                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.000671                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.000671                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.000671                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.000671                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 18558.138462                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 18558.138462                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 18558.138462                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 18558.138462                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 18558.138462                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 18558.138462                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                243351                       # Number of BP lookups
system.cpu10.branchPred.condPredicted          110445                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             464                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups             172675                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                165982                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           96.123932                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                 66249                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            54                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             54                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                    1112129                       # DTB read hits
system.cpu10.dtb.read_misses                     6775                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                1118904                       # DTB read accesses
system.cpu10.dtb.write_hits                    269965                       # DTB write hits
system.cpu10.dtb.write_misses                   58518                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                328483                       # DTB write accesses
system.cpu10.dtb.data_hits                    1382094                       # DTB hits
system.cpu10.dtb.data_misses                    65293                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                1447387                       # DTB accesses
system.cpu10.itb.fetch_hits                    681586                       # ITB hits
system.cpu10.itb.fetch_misses                      76                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                681662                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                        7885139                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            11195                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                      6723180                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                    243351                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches           232231                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                     7780743                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                 37039                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        71238                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2191                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                  681586                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 208                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples          7883918                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.852771                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.210181                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                6655847     84.42%     84.42% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                  24706      0.31%     84.74% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                 244318      3.10%     87.84% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                  19469      0.25%     88.08% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                 250552      3.18%     91.26% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                  41486      0.53%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                  78825      1.00%     92.79% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                  80877      1.03%     93.81% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                 487838      6.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total            7883918                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.030862                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.852639                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                 183385                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles             6861457                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                  256518                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles              493016                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                18304                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved              66232                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 226                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts              5908562                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 908                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                18304                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                 297677                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles               3093480                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         8932                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                  557405                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles             3836882                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts              5762821                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                  19                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents              2100018                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents              1646067                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                72676                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands           5097634                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups             8482320                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups        4465241                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups         4017075                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps             3695387                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                1402247                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              170                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          155                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 3319234                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads            1111899                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores            439844                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads          363033                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores         146886                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                  5749554                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               170                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                 5493336                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued            5456                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined       1768221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined       725167                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples      7883918                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.696777                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.146526                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0           4527610     57.43%     57.43% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1           2222445     28.19%     85.62% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2            697462      8.85%     94.46% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3            195974      2.49%     96.95% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4             98050      1.24%     98.19% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5             52657      0.67%     98.86% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6             32921      0.42%     99.28% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7             19358      0.25%     99.53% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8             37441      0.47%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total       7883918                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  2483      7.47%      7.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%      7.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%      7.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%      7.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%      7.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%      7.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult               8236     24.78%     32.26% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     32.26% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     32.26% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     32.26% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     32.26% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     32.26% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     32.26% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     32.26% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     32.26% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     32.26% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     32.26% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     32.26% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     32.26% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     32.26% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     32.26% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     32.26% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     32.26% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     32.26% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     32.26% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     32.26% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     32.26% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.26% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     32.26% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                21727     65.38%     97.63% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 786      2.37%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu             1478973     26.92%     26.92% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                  6      0.00%     26.92% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     26.92% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd           1712147     31.17%     58.09% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     58.09% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     58.09% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult           852353     15.52%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            1120659     20.40%     94.01% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite            329194      5.99%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total              5493336                       # Type of FU issued
system.cpu10.iq.rate                         0.696670                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                     33232                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.006050                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads         13181767                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes         4656462                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses      2439534                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads           5727511                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes          2861547                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses      2859594                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses              2658690                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses               2867874                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads           2975                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads       571148                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores       301994                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked       112399                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                18304                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                988217                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles              784779                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts           5750575                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts              95                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts             1111899                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts             439844                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              153                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                44413                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents              634546                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect           51                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          242                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                293                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts             5490589                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             1118904                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            2747                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                         851                       # number of nop insts executed
system.cpu10.iew.exec_refs                    1447387                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                 219699                       # Number of branches executed
system.cpu10.iew.exec_stores                   328483                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.696321                       # Inst execution rate
system.cpu10.iew.wb_sent                      5365067                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                     5299128                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                 4330574                       # num instructions producing a value
system.cpu10.iew.wb_consumers                 5628065                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     0.672040                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.769461                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts       1766189                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           124                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             249                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples      7581622                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.525206                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.222711                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0      5457942     71.99%     71.99% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1      1310174     17.28%     89.27% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       478712      6.31%     95.58% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3       131349      1.73%     97.32% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4        11264      0.15%     97.47% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5        76627      1.01%     98.48% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6         6402      0.08%     98.56% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7        19550      0.26%     98.82% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        89602      1.18%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total      7581622                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts            3981914                       # Number of instructions committed
system.cpu10.commit.committedOps              3981914                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                       678601                       # Number of memory references committed
system.cpu10.commit.loads                      540751                       # Number of loads committed
system.cpu10.commit.membars                        14                       # Number of memory barriers committed
system.cpu10.commit.branches                   183259                       # Number of branches committed
system.cpu10.commit.fp_insts                  2858975                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                 1424561                       # Number of committed integer instructions.
system.cpu10.commit.function_calls              65808                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass          415      0.01%      0.01% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu         738919     18.56%     18.57% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult             2      0.00%     18.57% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     18.57% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd      1711718     42.99%     61.55% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult       852245     21.40%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead        540765     13.58%     96.54% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite       137850      3.46%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total         3981914                       # Class of committed instruction
system.cpu10.commit.bw_lim_events               89602                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                   13006188                       # The number of ROB reads
system.cpu10.rob.rob_writes                  11727238                       # The number of ROB writes
system.cpu10.timesIdled                            75                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          1221                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     934341                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                   3981503                       # Number of Instructions Simulated
system.cpu10.committedOps                     3981503                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             1.980443                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       1.980443                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.504938                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.504938                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                3974188                       # number of integer regfile reads
system.cpu10.int_regfile_writes               1973974                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                 4016029                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                2835875                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   186                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements           54222                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          59.307968                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           1028140                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs           54284                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           18.940019                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle       733122738                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    59.307968                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.926687                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.926687                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         2341186                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        2341186                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data       934267                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        934267                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data        93828                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        93828                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           16                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           14                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data      1028095                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1028095                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data      1028095                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1028095                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data        71254                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        71254                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data        44006                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total        44006                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            3                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data       115260                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       115260                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data       115260                       # number of overall misses
system.cpu10.dcache.overall_misses::total       115260                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data   6908333130                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total   6908333130                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data   6033962679                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total   6033962679                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        22059                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        22059                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        15093                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        15093                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data  12942295809                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total  12942295809                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data  12942295809                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total  12942295809                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data      1005521                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      1005521                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data       137834                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       137834                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data      1143355                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      1143355                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data      1143355                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      1143355                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.070863                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.070863                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.319268                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.319268                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.100809                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.100809                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.100809                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.100809                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 96953.618464                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 96953.618464                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 137116.817684                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 137116.817684                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data         7353                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total         7353                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data  7546.500000                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  7546.500000                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 112287.834539                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 112287.834539                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 112287.834539                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 112287.834539                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs       224316                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          123                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs            7772                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             9                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    28.862069                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets    13.666667                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks        50875                       # number of writebacks
system.cpu10.dcache.writebacks::total           50875                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data        48994                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total        48994                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data        11842                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total        11842                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data            1                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data        60836                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total        60836                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data        60836                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total        60836                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data        22260                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total        22260                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data        32164                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total        32164                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            2                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data        54424                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total        54424                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data        54424                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total        54424                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data   2515104486                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total   2515104486                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data   3904032241                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total   3904032241                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data        12771                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total        12771                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data   6419136727                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total   6419136727                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data   6419136727                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total   6419136727                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.022138                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.022138                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.233353                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.233353                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.047600                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.047600                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.047600                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.047600                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 112987.622911                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 112987.622911                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 121378.940461                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 121378.940461                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  6385.500000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  6385.500000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 117946.801540                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 117946.801540                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 117946.801540                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 117946.801540                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements              46                       # number of replacements
system.cpu10.icache.tags.tagsinuse         303.512313                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs            681139                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             400                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         1702.847500                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   303.512313                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.592797                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.592797                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         1363572                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        1363572                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst       681139                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        681139                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst       681139                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         681139                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst       681139                       # number of overall hits
system.cpu10.icache.overall_hits::total        681139                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          447                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          447                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          447                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          447                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          447                       # number of overall misses
system.cpu10.icache.overall_misses::total          447                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      9954414                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      9954414                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      9954414                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      9954414                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      9954414                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      9954414                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst       681586                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       681586                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst       681586                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       681586                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst       681586                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       681586                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.000656                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000656                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.000656                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000656                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.000656                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000656                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 22269.382550                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 22269.382550                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 22269.382550                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 22269.382550                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 22269.382550                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 22269.382550                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu10.icache.writebacks::total              46                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           47                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           47                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           47                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          400                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          400                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          400                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          400                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          400                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          400                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      7675371                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      7675371                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      7675371                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      7675371                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      7675371                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      7675371                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.000587                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000587                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.000587                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000587                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.000587                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000587                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 19188.427500                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 19188.427500                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 19188.427500                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 19188.427500                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 19188.427500                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 19188.427500                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                241843                       # Number of BP lookups
system.cpu11.branchPred.condPredicted          108806                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             528                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups             171688                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                165249                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           96.249592                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                 66275                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups            88                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             87                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                    1081514                       # DTB read hits
system.cpu11.dtb.read_misses                     7441                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                1088955                       # DTB read accesses
system.cpu11.dtb.write_hits                    267799                       # DTB write hits
system.cpu11.dtb.write_misses                   59131                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                326930                       # DTB write accesses
system.cpu11.dtb.data_hits                    1349313                       # DTB hits
system.cpu11.dtb.data_misses                    66572                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                1415885                       # DTB accesses
system.cpu11.itb.fetch_hits                    681166                       # ITB hits
system.cpu11.itb.fetch_misses                      82                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                681248                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                        7839725                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            11526                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                      6711647                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                    241843                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches           231525                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                     7735767                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                 37351                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        70132                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2463                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                  681166                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 246                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples          7838599                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.856230                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.214262                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                6612822     84.36%     84.36% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                  24612      0.31%     84.68% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                 244185      3.12%     87.79% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                  19417      0.25%     88.04% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                 249595      3.18%     91.22% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                  41230      0.53%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                  78854      1.01%     92.76% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                  80312      1.02%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                 487572      6.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total            7838599                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.030848                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.856107                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                 183546                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles             6818589                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                  256901                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles              490992                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                18439                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved              66278                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 244                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts              5892901                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1010                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                18439                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                 297189                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles               3066274                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        10739                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                  556550                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles             3819276                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts              5745627                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                  62                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents              2085820                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents              1634613                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                67054                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands           5084367                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups             8460066                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups        4442997                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups         4017064                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps             3674160                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                1410207                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              166                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          152                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 3305773                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads            1104920                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores            437292                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads          360239                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores         153458                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                  5732035                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               176                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                 5454091                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued            5378                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined       1777933                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined       723354                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples      7838599                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.695799                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.146774                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0           4503088     57.45%     57.45% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1           2214695     28.25%     85.70% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2            686852      8.76%     94.46% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3            196255      2.50%     96.97% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4             96383      1.23%     98.20% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5             52220      0.67%     98.86% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6             31454      0.40%     99.26% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7             19645      0.25%     99.52% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8             38007      0.48%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total       7838599                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  2860     10.02%     10.02% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     10.02% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     10.02% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%     10.02% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     10.02% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     10.02% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult               8234     28.86%     38.89% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     38.89% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     38.89% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     38.89% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     38.89% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     38.89% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     38.89% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     38.89% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     38.89% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     38.89% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     38.89% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     38.89% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     38.89% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     38.89% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     38.89% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     38.89% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     38.89% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     38.89% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     38.89% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     38.89% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     38.89% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.89% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     38.89% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                16697     58.52%     97.41% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 739      2.59%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu             1471313     26.98%     26.98% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                  6      0.00%     26.98% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     26.98% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd           1712132     31.39%     58.37% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     58.37% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     58.37% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult           852353     15.63%     74.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     74.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     74.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     74.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     74.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     74.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     74.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     74.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     74.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     74.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     74.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     74.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     74.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     74.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.00% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            1090671     20.00%     93.99% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite            327612      6.01%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total              5454091                       # Type of FU issued
system.cpu11.iq.rate                         0.695699                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                     28530                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.005231                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads         13053211                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes         4648686                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses      2423308                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads           5727478                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes          2861523                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses      2859581                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses              2614760                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses               2867857                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads           2923                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads       574245                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores       303453                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked        87440                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                18439                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                988158                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles              758969                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts           5733103                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             114                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts             1104920                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts             437292                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              148                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                44232                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents              609015                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect           63                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          300                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                363                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts             5451383                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             1088955                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            2708                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                         892                       # number of nop insts executed
system.cpu11.iew.exec_refs                    1415885                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                 217932                       # Number of branches executed
system.cpu11.iew.exec_stores                   326930                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.695354                       # Inst execution rate
system.cpu11.iew.wb_sent                      5350099                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                     5282889                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                 4320743                       # num instructions producing a value
system.cpu11.iew.wb_consumers                 5621550                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     0.673862                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.768603                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts       1773734                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             292                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples      7536369                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.524749                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.219685                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0      5421889     71.94%     71.94% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1      1305483     17.32%     89.27% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       477743      6.34%     95.60% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3       131281      1.74%     97.35% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4        10535      0.14%     97.49% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5        74886      0.99%     98.48% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6         6493      0.09%     98.57% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7        20110      0.27%     98.83% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        87949      1.17%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total      7536369                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts            3954702                       # Number of instructions committed
system.cpu11.commit.committedOps              3954702                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                       664514                       # Number of memory references committed
system.cpu11.commit.loads                      530675                       # Number of loads committed
system.cpu11.commit.membars                        20                       # Number of memory barriers committed
system.cpu11.commit.branches                   181283                       # Number of branches committed
system.cpu11.commit.fp_insts                  2858975                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                 1397343                       # Number of committed integer instructions.
system.cpu11.commit.function_calls              65797                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass          428      0.01%      0.01% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu         725775     18.35%     18.36% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult             2      0.00%     18.36% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     18.36% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd      1711718     43.28%     61.65% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult       852245     21.55%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead        530695     13.42%     96.62% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite       133839      3.38%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total         3954702                       # Class of committed instruction
system.cpu11.commit.bw_lim_events               87949                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                   12941699                       # The number of ROB reads
system.cpu11.rob.rob_writes                  11688945                       # The number of ROB writes
system.cpu11.timesIdled                            65                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          1126                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     979755                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                   3954278                       # Number of Instructions Simulated
system.cpu11.committedOps                     3954278                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             1.982593                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       1.982593                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.504390                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.504390                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                3930932                       # number of integer regfile reads
system.cpu11.int_regfile_writes               1961513                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                 4016029                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                2835876                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   307                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements           52297                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          59.152891                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           1024217                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs           52359                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           19.561432                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle       752665851                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    59.152891                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.924264                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.924264                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         2318323                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        2318323                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data       932350                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        932350                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data        91806                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        91806                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data           24                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           18                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data      1024156                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        1024156                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data      1024156                       # number of overall hits
system.cpu11.dcache.overall_hits::total       1024156                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data        66709                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        66709                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data        42009                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total        42009                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            3                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            6                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data       108718                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       108718                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data       108718                       # number of overall misses
system.cpu11.dcache.overall_misses::total       108718                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data   6822545679                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total   6822545679                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data   5718545692                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total   5718545692                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        22059                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        22059                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        40635                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        40635                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data  12541091371                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total  12541091371                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data  12541091371                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total  12541091371                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data       999059                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       999059                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data       133815                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       133815                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data      1132874                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      1132874                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data      1132874                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      1132874                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.066772                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.066772                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.313933                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.313933                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.095967                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.095967                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.095967                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.095967                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 102273.241677                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 102273.241677                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 136126.679807                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 136126.679807                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data         7353                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total         7353                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data  6772.500000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  6772.500000                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 115354.323764                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 115354.323764                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 115354.323764                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 115354.323764                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs       201364                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          213                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs            6616                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             8                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    30.435913                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets    26.625000                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks        49066                       # number of writebacks
system.cpu11.dcache.writebacks::total           49066                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data        46109                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total        46109                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data        10118                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total        10118                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data            1                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data        56227                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total        56227                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data        56227                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total        56227                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data        20600                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total        20600                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data        31891                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total        31891                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            6                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data        52491                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total        52491                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data        52491                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total        52491                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data   2433598803                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total   2433598803                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data   3788860131                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total   3788860131                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        33669                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        33669                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data   6222458934                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total   6222458934                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data   6222458934                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total   6222458934                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.020619                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.020619                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.238322                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.238322                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.046334                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.046334                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.046334                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.046334                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 118135.864223                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 118135.864223                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 118806.563952                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 118806.563952                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data  5611.500000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total  5611.500000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 118543.349031                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 118543.349031                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 118543.349031                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 118543.349031                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements              83                       # number of replacements
system.cpu11.icache.tags.tagsinuse         324.302337                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs            680659                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             456                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         1492.673246                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   324.302337                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.633403                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.633403                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3          370                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         1362788                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        1362788                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst       680659                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        680659                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst       680659                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         680659                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst       680659                       # number of overall hits
system.cpu11.icache.overall_hits::total        680659                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst          507                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          507                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst          507                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          507                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst          507                       # number of overall misses
system.cpu11.icache.overall_misses::total          507                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      9245043                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      9245043                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      9245043                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      9245043                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      9245043                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      9245043                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst       681166                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       681166                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst       681166                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       681166                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst       681166                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       681166                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.000744                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000744                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.000744                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000744                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.000744                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000744                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 18234.798817                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 18234.798817                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 18234.798817                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 18234.798817                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 18234.798817                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 18234.798817                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks           83                       # number of writebacks
system.cpu11.icache.writebacks::total              83                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           51                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           51                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           51                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          456                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          456                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          456                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          456                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          456                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          456                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      7933113                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      7933113                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      7933113                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      7933113                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      7933113                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      7933113                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.000669                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000669                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.000669                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000669                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.000669                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000669                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 17397.177632                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 17397.177632                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 17397.177632                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 17397.177632                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 17397.177632                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 17397.177632                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                248664                       # Number of BP lookups
system.cpu12.branchPred.condPredicted          115283                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             590                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups             176673                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                168425                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           95.331488                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                 66415                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups           105                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                2                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses            103                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                    1199944                       # DTB read hits
system.cpu12.dtb.read_misses                     6876                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                1206820                       # DTB read accesses
system.cpu12.dtb.write_hits                    278472                       # DTB write hits
system.cpu12.dtb.write_misses                   59091                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                337563                       # DTB write accesses
system.cpu12.dtb.data_hits                    1478416                       # DTB hits
system.cpu12.dtb.data_misses                    65967                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                1544383                       # DTB accesses
system.cpu12.itb.fetch_hits                    686611                       # ITB hits
system.cpu12.itb.fetch_misses                      77                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                686688                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                        7969375                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            12160                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                      6779438                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                    248664                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches           234842                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                     7862167                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                 37325                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 39                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        70867                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         1996                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                  686611                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 269                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples          7965891                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.851058                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.208638                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                6727759     84.46%     84.46% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                  25469      0.32%     84.78% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                 245456      3.08%     87.86% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                  20632      0.26%     88.12% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                 251356      3.16%     91.27% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                  41770      0.52%     91.80% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                  79439      1.00%     92.79% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                  81827      1.03%     93.82% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                 492183      6.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total            7965891                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.031202                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.850686                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                 185166                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles             6934559                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                  260858                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles              496031                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                18410                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved              66427                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 263                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts              5962631                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1045                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                18410                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                 300782                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles               3118924                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        10681                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                  563253                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles             3882974                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts              5815571                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 122                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents              2102259                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents              1688560                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                68648                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands           5137012                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups             8552208                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups        4535046                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups         4017157                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps             3733357                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                1403655                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              230                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          212                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 3340744                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads            1128848                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores            446293                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads          362781                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores         190639                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                  5801859                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               240                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                 5620879                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued            5125                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined       1769943                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined       716997                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           81                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples      7965891                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.705618                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.165938                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0           4577058     57.46%     57.46% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1           2229692     27.99%     85.45% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2            695710      8.73%     94.18% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3            197928      2.48%     96.67% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4            113143      1.42%     98.09% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5             58859      0.74%     98.83% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6             34389      0.43%     99.26% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7             20114      0.25%     99.51% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8             38998      0.49%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total       7965891                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  3094      6.00%      6.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%      6.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%      6.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%      6.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%      6.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%      6.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult               8236     15.96%     21.96% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     21.96% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     21.96% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     21.96% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     21.96% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     21.96% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     21.96% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     21.96% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     21.96% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     21.96% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     21.96% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     21.96% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     21.96% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     21.96% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     21.96% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     21.96% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     21.96% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     21.96% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     21.96% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     21.96% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     21.96% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.96% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     21.96% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                39499     76.55%     98.50% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 772      1.50%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu             1508331     26.83%     26.83% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                  6      0.00%     26.83% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     26.83% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd           1713204     30.48%     57.31% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     57.31% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     57.31% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult           852365     15.16%     72.48% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     72.48% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     72.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     72.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     72.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     72.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     72.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     72.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     72.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     72.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     72.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     72.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     72.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     72.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.48% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            1208684     21.50%     93.98% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite            338285      6.02%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total              5620879                       # Type of FU issued
system.cpu12.iq.rate                         0.705310                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                     51601                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.009180                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads         13534671                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes         4709428                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses      2496292                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads           5729704                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes          2862698                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses      2860683                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses              2803506                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses               2868970                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads           2815                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads       571428                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           92                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores       302136                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked       182545                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                18410                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles               1028270                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles              765140                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts           5803061                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             106                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts             1128848                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts             446293                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              204                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                44719                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents              614194                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           92                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect           74                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          337                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                411                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts             5617885                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             1206820                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            2994                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                         962                       # number of nop insts executed
system.cpu12.iew.exec_refs                    1544383                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                 224310                       # Number of branches executed
system.cpu12.iew.exec_stores                   337563                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.704934                       # Inst execution rate
system.cpu12.iew.wb_sent                      5423584                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                     5356975                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                 4366886                       # num instructions producing a value
system.cpu12.iew.wb_consumers                 5666880                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     0.672195                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.770598                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts       1768489                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           159                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             338                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples      7663588                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.526207                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.229917                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0      5526208     72.11%     72.11% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1      1314852     17.16%     89.27% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       481164      6.28%     95.55% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3       131898      1.72%     97.27% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4        11733      0.15%     97.42% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5        77263      1.01%     98.43% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6         8708      0.11%     98.54% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7        19831      0.26%     98.80% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        91931      1.20%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total      7663588                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts            4032634                       # Number of instructions committed
system.cpu12.commit.committedOps              4032634                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                       701577                       # Number of memory references committed
system.cpu12.commit.loads                      557420                       # Number of loads committed
system.cpu12.commit.membars                        22                       # Number of memory barriers committed
system.cpu12.commit.branches                   187621                       # Number of branches committed
system.cpu12.commit.fp_insts                  2860038                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                 1475139                       # Number of committed integer instructions.
system.cpu12.commit.function_calls              65855                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass          482      0.01%      0.01% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu         765529     18.98%     19.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult             2      0.00%     19.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     19.00% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd      1712765     42.47%     61.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     61.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     61.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult       852257     21.13%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead        557442     13.82%     96.43% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite       144157      3.57%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total         4032634                       # Class of committed instruction
system.cpu12.commit.bw_lim_events               91931                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                   13138858                       # The number of ROB reads
system.cpu12.rob.rob_writes                  11833662                       # The number of ROB writes
system.cpu12.timesIdled                            76                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          3484                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     850105                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                   4032156                       # Number of Instructions Simulated
system.cpu12.committedOps                     4032156                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             1.976455                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       1.976455                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.505956                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.505956                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                4121712                       # number of integer regfile reads
system.cpu12.int_regfile_writes               2016753                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                 4016095                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                2835915                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   363                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements           58389                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          59.063942                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           1042822                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs           58451                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           17.840961                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle       774656352                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    59.063942                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.922874                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.922874                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         2397034                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        2397034                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data       946885                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        946885                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data        95870                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        95870                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           26                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           19                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data      1042755                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        1042755                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data      1042755                       # number of overall hits
system.cpu12.dcache.overall_hits::total       1042755                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data        78150                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        78150                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data        48260                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total        48260                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            5                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            7                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data       126410                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       126410                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data       126410                       # number of overall misses
system.cpu12.dcache.overall_misses::total       126410                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data   7377074109                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total   7377074109                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data   6733442156                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total   6733442156                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        33669                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        33669                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        45279                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        45279                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data  14110516265                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total  14110516265                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data  14110516265                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total  14110516265                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data      1025035                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      1025035                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data       144130                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       144130                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data      1169165                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      1169165                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data      1169165                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      1169165                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.076241                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.076241                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.334837                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.334837                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.269231                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.269231                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.108120                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.108120                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.108120                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.108120                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 94396.341766                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 94396.341766                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 139524.288355                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 139524.288355                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data  6733.800000                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total  6733.800000                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data  6468.428571                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  6468.428571                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 111625.000119                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 111625.000119                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 111625.000119                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 111625.000119                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs       274105                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          331                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs           11294                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets            15                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    24.269966                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    22.066667                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks        54690                       # number of writebacks
system.cpu12.dcache.writebacks::total           54690                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data        52382                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total        52382                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data        15417                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total        15417                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            3                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data        67799                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total        67799                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data        67799                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total        67799                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data        25768                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total        25768                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data        32843                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total        32843                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            7                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data        58611                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total        58611                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data        58611                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total        58611                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data   2690811387                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total   2690811387                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data   4013809971                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total   4013809971                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        37152                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        37152                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data   6704621358                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total   6704621358                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data   6704621358                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total   6704621358                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.025139                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.025139                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.227871                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.227871                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.269231                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.269231                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.050131                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.050131                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.050131                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.050131                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 104424.533802                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 104424.533802                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 122212.038212                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 122212.038212                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  9868.500000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9868.500000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  5307.428571                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  5307.428571                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 114391.860879                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 114391.860879                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 114391.860879                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 114391.860879                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             104                       # number of replacements
system.cpu12.icache.tags.tagsinuse         339.287063                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs            686059                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             492                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         1394.428862                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   339.287063                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.662670                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.662670                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          388                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3          385                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         1373714                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        1373714                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst       686059                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        686059                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst       686059                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         686059                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst       686059                       # number of overall hits
system.cpu12.icache.overall_hits::total        686059                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst          552                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          552                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst          552                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          552                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst          552                       # number of overall misses
system.cpu12.icache.overall_misses::total          552                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     18117405                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     18117405                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     18117405                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     18117405                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     18117405                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     18117405                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst       686611                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       686611                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst       686611                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       686611                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst       686611                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       686611                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.000804                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000804                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.000804                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000804                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.000804                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000804                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 32821.385870                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 32821.385870                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 32821.385870                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 32821.385870                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 32821.385870                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 32821.385870                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          104                       # number of writebacks
system.cpu12.icache.writebacks::total             104                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           60                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           60                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           60                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           60                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           60                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           60                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          492                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          492                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          492                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          492                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          492                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          492                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     13292289                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     13292289                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     13292289                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     13292289                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     13292289                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     13292289                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.000717                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000717                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.000717                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000717                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.000717                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000717                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 27016.847561                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 27016.847561                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 27016.847561                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 27016.847561                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 27016.847561                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 27016.847561                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                240623                       # Number of BP lookups
system.cpu13.branchPred.condPredicted          107831                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             460                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups             170563                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                164461                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           96.422436                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                 66199                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups            55                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             55                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                    1073737                       # DTB read hits
system.cpu13.dtb.read_misses                     6778                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                1080515                       # DTB read accesses
system.cpu13.dtb.write_hits                    267065                       # DTB write hits
system.cpu13.dtb.write_misses                   58572                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                325637                       # DTB write accesses
system.cpu13.dtb.data_hits                    1340802                       # DTB hits
system.cpu13.dtb.data_misses                    65350                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                1406152                       # DTB accesses
system.cpu13.itb.fetch_hits                    677970                       # ITB hits
system.cpu13.itb.fetch_misses                      73                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                678043                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                        7814344                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            11152                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                      6677389                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                    240623                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches           230660                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                     7708658                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                 36793                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        72549                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2081                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                  677970                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 211                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples          7812868                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.854666                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.211968                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                6592417     84.38%     84.38% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                  24337      0.31%     84.69% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                 243954      3.12%     87.81% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                  19176      0.25%     88.06% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                 249312      3.19%     91.25% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                  40768      0.52%     91.77% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                  78756      1.01%     92.78% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                  79192      1.01%     93.79% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                 484956      6.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total            7812868                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.030792                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.854504                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                 182123                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles             6795215                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                  254413                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles              490385                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                18183                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved              66178                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 222                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts              5868258                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 906                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                18183                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                 295423                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles               3054889                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        10065                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                  553815                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles             3807944                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts              5723672                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 140                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents              2083221                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents              1621933                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                71122                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands           5067175                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups             8427436                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups        4410356                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups         4017076                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps             3673581                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                1393594                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              146                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          132                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 3303395                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads            1098055                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores            433838                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads          355991                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores         164698                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                  5710469                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               145                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                 5435992                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued            5182                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined       1757145                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined       710889                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           41                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples      7812868                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.695774                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.144628                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0           4480207     57.34%     57.34% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1           2214480     28.34%     85.69% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2            690314      8.84%     94.52% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3            195552      2.50%     97.03% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4             92761      1.19%     98.21% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5             50491      0.65%     98.86% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6             31433      0.40%     99.26% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7             18909      0.24%     99.50% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8             38721      0.50%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total       7812868                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  2356      8.59%      8.59% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%      8.59% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%      8.59% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%      8.59% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%      8.59% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%      8.59% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult               8236     30.01%     38.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     38.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     38.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     38.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     38.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     38.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     38.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     38.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     38.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     38.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     38.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     38.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     38.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     38.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     38.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     38.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     38.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     38.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     38.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     38.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     38.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     38.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                16348     59.57%     98.17% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 502      1.83%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu             1462958     26.91%     26.91% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                  6      0.00%     26.91% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     26.91% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd           1712125     31.50%     58.41% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     58.41% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     58.41% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult           852353     15.68%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            1082239     19.91%     94.00% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite            326307      6.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total              5435992                       # Type of FU issued
system.cpu13.iq.rate                         0.695643                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                     27442                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.005048                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads         12989966                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes         4606291                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses      2409792                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads           5727510                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes          2861531                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses      2859592                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses              2595557                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses               2867873                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads           3058                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads       567578                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores       300104                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked        84240                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                18183                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                967590                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles              771513                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts           5711448                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             132                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts             1098055                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts             433838                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              128                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                44224                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents              621515                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect           52                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          247                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                299                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts             5433298                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             1080515                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            2694                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                         834                       # number of nop insts executed
system.cpu13.iew.exec_refs                    1406152                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                 217239                       # Number of branches executed
system.cpu13.iew.exec_stores                   325637                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.695298                       # Inst execution rate
system.cpu13.iew.wb_sent                      5335315                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                     5269384                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                 4310075                       # num instructions producing a value
system.cpu13.iew.wb_consumers                 5605851                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     0.674322                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.768853                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts       1755797                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           104                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             247                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples      7510643                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.526435                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.220810                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0      5395450     71.84%     71.84% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1      1306619     17.40%     89.23% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       477435      6.36%     95.59% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3       131296      1.75%     97.34% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4        10464      0.14%     97.48% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5        75482      1.01%     98.48% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6         6292      0.08%     98.57% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7        19373      0.26%     98.83% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        88232      1.17%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total      7510643                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts            3953862                       # Number of instructions committed
system.cpu13.commit.committedOps              3953862                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                       664211                       # Number of memory references committed
system.cpu13.commit.loads                      530477                       # Number of loads committed
system.cpu13.commit.membars                        14                       # Number of memory barriers committed
system.cpu13.commit.branches                   181139                       # Number of branches committed
system.cpu13.commit.fp_insts                  2858975                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                 1396549                       # Number of committed integer instructions.
system.cpu13.commit.function_calls              65780                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass          397      0.01%      0.01% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         725275     18.34%     18.35% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult             2      0.00%     18.35% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     18.35% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd      1711718     43.29%     61.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult       852245     21.55%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead        530491     13.42%     96.62% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite       133734      3.38%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total         3953862                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               88232                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                   12899630                       # The number of ROB reads
system.cpu13.rob.rob_writes                  11648968                       # The number of ROB writes
system.cpu13.timesIdled                            68                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          1476                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                    1005136                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                   3953469                       # Number of Instructions Simulated
system.cpu13.committedOps                     3953469                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.976579                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.976579                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.505925                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.505925                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                3906097                       # number of integer regfile reads
system.cpu13.int_regfile_writes               1949712                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                 4016043                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                2835875                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   159                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements           52336                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          58.935251                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           1020693                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs           52398                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           19.479618                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle       930643668                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    58.935251                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.920863                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.920863                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         2309062                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        2309062                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data       930246                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        930246                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data        90403                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        90403                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data           16                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           15                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           15                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data      1020649                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1020649                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data      1020649                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1020649                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data        64280                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        64280                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data        43315                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        43315                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            3                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            1                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data       107595                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       107595                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data       107595                       # number of overall misses
system.cpu13.dcache.overall_misses::total       107595                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data   6372550206                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total   6372550206                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data   6187999273                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total   6187999273                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        25542                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        25542                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data  12560549479                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total  12560549479                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data  12560549479                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total  12560549479                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data       994526                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       994526                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data       133718                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       133718                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data      1128244                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      1128244                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data      1128244                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      1128244                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.064634                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.064634                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.323928                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.323928                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.062500                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.062500                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.095365                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.095365                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.095365                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.095365                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 99137.370971                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 99137.370971                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 142860.424172                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 142860.424172                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data         8514                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total         8514                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 116739.155899                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 116739.155899                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 116739.155899                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 116739.155899                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs       206455                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          250                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs            6826                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             9                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    30.245385                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets    27.777778                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks        49374                       # number of writebacks
system.cpu13.dcache.writebacks::total           49374                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data        43683                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total        43683                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data        11391                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total        11391                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data            1                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data        55074                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total        55074                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data        55074                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total        55074                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data        20597                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total        20597                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data        31924                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total        31924                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data        52521                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total        52521                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data        52521                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total        52521                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data   2402523477                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total   2402523477                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data   3860448401                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total   3860448401                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data   6262971878                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total   6262971878                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data   6262971878                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total   6262971878                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.020710                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.020710                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.238741                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.238741                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.062500                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.046551                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.046551                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.046551                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.046551                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 116644.340292                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 116644.340292                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 120926.212285                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 120926.212285                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data  9868.500000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9868.500000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 119247.003637                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 119247.003637                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 119247.003637                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 119247.003637                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements              46                       # number of replacements
system.cpu13.icache.tags.tagsinuse         302.428277                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs            677523                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             399                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         1698.052632                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   302.428277                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.590680                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.590680                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          353                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3          350                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.689453                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         1356339                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        1356339                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst       677523                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        677523                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst       677523                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         677523                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst       677523                       # number of overall hits
system.cpu13.icache.overall_hits::total        677523                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst          447                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          447                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst          447                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          447                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst          447                       # number of overall misses
system.cpu13.icache.overall_misses::total          447                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     10366569                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     10366569                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     10366569                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     10366569                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     10366569                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     10366569                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst       677970                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       677970                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst       677970                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       677970                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst       677970                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       677970                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.000659                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000659                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.000659                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000659                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.000659                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000659                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 23191.429530                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 23191.429530                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 23191.429530                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 23191.429530                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 23191.429530                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 23191.429530                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu13.icache.writebacks::total              46                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           48                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           48                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           48                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           48                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           48                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst          399                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst          399                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst          399                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      8204787                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      8204787                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      8204787                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      8204787                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      8204787                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      8204787                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.000589                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000589                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.000589                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000589                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.000589                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000589                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 20563.375940                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 20563.375940                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 20563.375940                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 20563.375940                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 20563.375940                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 20563.375940                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                245354                       # Number of BP lookups
system.cpu14.branchPred.condPredicted          112279                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             531                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups             174076                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                166488                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           95.640984                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                 66292                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            96                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             95                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           19                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                    1122572                       # DTB read hits
system.cpu14.dtb.read_misses                     6837                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                1129409                       # DTB read accesses
system.cpu14.dtb.write_hits                    271622                       # DTB write hits
system.cpu14.dtb.write_misses                   57306                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                328928                       # DTB write accesses
system.cpu14.dtb.data_hits                    1394194                       # DTB hits
system.cpu14.dtb.data_misses                    64143                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                1458337                       # DTB accesses
system.cpu14.itb.fetch_hits                    681580                       # ITB hits
system.cpu14.itb.fetch_misses                      89                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                681669                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                        7905765                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            11418                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                      6718399                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                    245354                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches           232781                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                     7799606                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                 36803                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        71792                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2513                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                  681580                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 244                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples          7903765                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.850025                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.206283                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                6674929     84.45%     84.45% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                  25015      0.32%     84.77% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                 244774      3.10%     87.87% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                  20669      0.26%     88.13% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                 250822      3.17%     91.30% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                  41203      0.52%     91.82% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                  79187      1.00%     92.82% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                  79924      1.01%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                 487242      6.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total            7903765                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.031035                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.849810                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                 184252                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles             6878952                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                  256020                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles              494586                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                18163                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved              66301                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 248                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts              5912136                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 984                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                18163                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                 298686                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles               3118050                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         8747                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                  558248                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles             3830079                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts              5767591                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 130                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents              2092267                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents              1644570                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                65535                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands           5099611                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups             8484190                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups        4467040                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups         4017145                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps             3711373                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                1388238                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              183                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          168                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                 3324721                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads            1112260                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores            438864                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads          359676                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores         157338                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                  5753984                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               190                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                 5511160                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued            5363                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined       1750313                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined       715427                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples      7903765                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.697283                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.150420                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0           4544635     57.50%     57.50% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1           2223458     28.13%     85.63% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2            694577      8.79%     94.42% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3            196647      2.49%     96.91% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4            100512      1.27%     98.18% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5             53349      0.67%     98.85% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6             32683      0.41%     99.27% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7             19516      0.25%     99.51% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8             38388      0.49%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total       7903765                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  2691      7.46%      7.46% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%      7.46% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%      7.46% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%      7.46% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%      7.46% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%      7.46% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult               8238     22.84%     30.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     30.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     30.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     30.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     30.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     30.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     30.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     30.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     30.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     30.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     30.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     30.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     30.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     30.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     30.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     30.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     30.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     30.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     30.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     30.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     30.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     30.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                24568     68.10%     98.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 578      1.60%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu             1484718     26.94%     26.94% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                  6      0.00%     26.94% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     26.94% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd           1713221     31.09%     58.03% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     58.03% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     58.03% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult           852365     15.47%     73.49% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     73.49% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     73.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     73.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     73.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     73.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     73.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     73.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     73.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     73.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     73.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     73.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     73.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     73.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.49% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            1131256     20.53%     94.02% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite            329590      5.98%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total              5511160                       # Type of FU issued
system.cpu14.iq.rate                         0.697106                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                     36075                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.006546                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads         13237787                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes         4641838                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses      2448605                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads           5729736                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes          2862720                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses      2860700                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses              2678244                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses               2868987                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads           2770                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads       565163                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores       298863                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked       121597                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                18163                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles               1004128                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles              793843                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts           5755061                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts              91                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts             1112260                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts             438864                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              164                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                44488                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents              643431                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect           62                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          299                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                361                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts             5508311                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             1129409                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            2849                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                         887                       # number of nop insts executed
system.cpu14.iew.exec_refs                    1458337                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                 221623                       # Number of branches executed
system.cpu14.iew.exec_stores                   328928                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.696746                       # Inst execution rate
system.cpu14.iew.wb_sent                      5374101                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                     5309305                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                 4332610                       # num instructions producing a value
system.cpu14.iew.wb_consumers                 5626884                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.671574                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.769984                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts       1748567                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           136                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             293                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples      7603183                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.526661                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.226570                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0      5474168     72.00%     72.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1      1311238     17.25%     89.24% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       479766      6.31%     95.55% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3       131349      1.73%     97.28% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4        11268      0.15%     97.43% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5        77281      1.02%     98.45% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6         8573      0.11%     98.56% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7        19749      0.26%     98.82% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        89791      1.18%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total      7603183                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts            4004303                       # Number of instructions committed
system.cpu14.commit.committedOps              4004303                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                       687098                       # Number of memory references committed
system.cpu14.commit.loads                      547097                       # Number of loads committed
system.cpu14.commit.membars                        20                       # Number of memory barriers committed
system.cpu14.commit.branches                   185451                       # Number of branches committed
system.cpu14.commit.fp_insts                  2860038                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                 1446871                       # Number of committed integer instructions.
system.cpu14.commit.function_calls              65823                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass          446      0.01%      0.01% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu         751715     18.77%     18.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult             2      0.00%     18.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     18.78% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd      1712765     42.77%     61.56% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     61.56% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     61.56% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult       852257     21.28%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead        547117     13.66%     96.50% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite       140001      3.50%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total         4004303                       # Class of committed instruction
system.cpu14.commit.bw_lim_events               89791                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                   13034810                       # The number of ROB reads
system.cpu14.rob.rob_writes                  11734507                       # The number of ROB writes
system.cpu14.timesIdled                            72                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          2000                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     913715                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                   4003861                       # Number of Instructions Simulated
system.cpu14.committedOps                     4003861                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.974535                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.974535                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.506448                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.506448                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                3991555                       # number of integer regfile reads
system.cpu14.int_regfile_writes               1978908                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                 4016095                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                2835915                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                   305                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements           55105                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          58.823340                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           1031562                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs           55167                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           18.698896                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle       810244485                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    58.823340                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.919115                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.919115                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         2349834                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        2349834                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data       936156                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        936156                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data        95343                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total        95343                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           24                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           19                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data      1031499                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1031499                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data      1031499                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1031499                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data        71092                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        71092                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data        44634                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total        44634                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            3                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            5                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data       115726                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       115726                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data       115726                       # number of overall misses
system.cpu14.dcache.overall_misses::total       115726                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data   6830021358                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total   6830021358                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data   6726006720                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total   6726006720                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        27864                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        27864                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        29025                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        29025                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data  13556028078                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total  13556028078                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data  13556028078                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total  13556028078                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data      1007248                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      1007248                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data       139977                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       139977                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data      1147225                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      1147225                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data      1147225                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      1147225                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.070580                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.070580                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.318867                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.318867                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.208333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.208333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.100875                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.100875                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.100875                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.100875                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 96072.994964                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 96072.994964                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 150692.447910                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 150692.447910                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data         9288                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         5805                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 117139.001417                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 117139.001417                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 117139.001417                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 117139.001417                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs       224803                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          277                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs            8307                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets            12                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    27.061876                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets    23.083333                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks        51492                       # number of writebacks
system.cpu14.dcache.writebacks::total           51492                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data        47994                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total        47994                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data        12430                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total        12430                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data            1                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data        60424                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total        60424                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data        60424                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total        60424                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data        23098                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total        23098                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data        32204                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total        32204                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            5                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data        55302                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total        55302                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data        55302                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total        55302                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data   2549603601                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total   2549603601                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data   3938671640                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total   3938671640                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data        23220                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total        23220                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data   6488275241                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total   6488275241                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data   6488275241                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total   6488275241                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.022932                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.022932                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.230066                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.230066                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.208333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.208333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.048205                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.048205                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.048205                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.048205                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 110382.007143                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 110382.007143                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 122303.802012                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 122303.802012                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  9868.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9868.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         4644                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 117324.423005                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 117324.423005                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 117324.423005                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 117324.423005                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements              85                       # number of replacements
system.cpu14.icache.tags.tagsinuse         324.480478                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs            681072                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             462                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         1474.181818                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   324.480478                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.633751                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.633751                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3          374                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         1363622                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        1363622                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst       681072                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        681072                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst       681072                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         681072                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst       681072                       # number of overall hits
system.cpu14.icache.overall_hits::total        681072                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          508                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          508                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          508                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          508                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          508                       # number of overall misses
system.cpu14.icache.overall_misses::total          508                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     11943207                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     11943207                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     11943207                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     11943207                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     11943207                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     11943207                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst       681580                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       681580                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst       681580                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       681580                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst       681580                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       681580                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.000745                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000745                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.000745                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000745                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.000745                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000745                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 23510.250000                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 23510.250000                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 23510.250000                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 23510.250000                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 23510.250000                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 23510.250000                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks           85                       # number of writebacks
system.cpu14.icache.writebacks::total              85                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           46                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           46                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           46                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          462                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          462                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          462                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          462                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          462                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          462                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      9806967                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      9806967                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      9806967                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      9806967                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      9806967                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      9806967                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.000678                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000678                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.000678                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000678                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.000678                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000678                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 21227.201299                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 21227.201299                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 21227.201299                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 21227.201299                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 21227.201299                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 21227.201299                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                252414                       # Number of BP lookups
system.cpu15.branchPred.condPredicted          118949                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             548                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups             179320                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                170179                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           94.902409                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                 66479                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups            92                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             91                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           19                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                    1110866                       # DTB read hits
system.cpu15.dtb.read_misses                     6682                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                1117548                       # DTB read accesses
system.cpu15.dtb.write_hits                    276452                       # DTB write hits
system.cpu15.dtb.write_misses                   58228                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                334680                       # DTB write accesses
system.cpu15.dtb.data_hits                    1387318                       # DTB hits
system.cpu15.dtb.data_misses                    64910                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                1452228                       # DTB accesses
system.cpu15.itb.fetch_hits                    689341                       # ITB hits
system.cpu15.itb.fetch_misses                      70                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                689411                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                        7893017                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            12005                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                      6801533                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                    252414                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches           236659                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                     7789585                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                 36999                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        69018                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2138                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                  689341                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 249                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples          7891280                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.861905                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.220892                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                6650538     84.28%     84.28% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                  24795      0.31%     84.59% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                 245457      3.11%     87.70% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                  21099      0.27%     87.97% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                 250679      3.18%     91.15% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                  41599      0.53%     91.67% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                  79319      1.01%     92.68% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                  86450      1.10%     93.77% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                 491344      6.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total            7891280                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.031979                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.861715                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                 185434                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles             6858735                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                  263100                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles              496730                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                18263                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved              66425                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 249                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts              5990767                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 964                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                18263                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                 301503                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles               3059182                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        14997                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                  566116                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles             3862201                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts              5844740                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                  52                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents              2083626                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents              1653119                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                91593                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands           5151836                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups             8581613                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups        4564446                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups         4017162                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps             3757046                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                1394790                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              253                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          239                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                 3342597                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads            1131213                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores            444282                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads          364450                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores         180166                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                  5830952                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               258                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                 5557639                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued            5306                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined       1759009                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined       716398                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           83                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples      7891280                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.704276                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.164901                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0           4522433     57.31%     57.31% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1           2224453     28.19%     85.50% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2            699023      8.86%     94.36% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3            199587      2.53%     96.89% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4             94695      1.20%     98.09% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5             53018      0.67%     98.76% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6             34739      0.44%     99.20% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7             22581      0.29%     99.48% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8             40751      0.52%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total       7891280                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  2874     10.11%     10.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%     10.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     10.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%     10.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     10.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     10.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult               8238     28.97%     39.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     39.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     39.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     39.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     39.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     39.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     39.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     39.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     39.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     39.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     39.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     39.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     39.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     39.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     39.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     39.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     39.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     39.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     39.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     39.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     39.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     39.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                16606     58.41%     97.49% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 714      2.51%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu             1533174     27.59%     27.59% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                  6      0.00%     27.59% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     27.59% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd           1717467     30.90%     58.49% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     58.49% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     58.49% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult           852377     15.34%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            1119222     20.14%     93.97% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite            335389      6.03%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total              5557639                       # Type of FU issued
system.cpu15.iq.rate                         0.704121                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                     28432                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.005116                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads         13302084                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes         4723240                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses      2521093                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads           5738212                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes          2867051                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses      2864943                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses              2712841                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses               2873226                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads           2979                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads       567660                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores       300146                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked        89595                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                18263                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                965957                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles              778115                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts           5832158                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             130                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts             1131213                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts             444282                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              232                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                44051                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents              628451                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           75                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect           74                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          303                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                377                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts             5554883                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             1117548                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            2756                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                         948                       # number of nop insts executed
system.cpu15.iew.exec_refs                    1452228                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                 228219                       # Number of branches executed
system.cpu15.iew.exec_stores                   334680                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.703772                       # Inst execution rate
system.cpu15.iew.wb_sent                      5451651                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                     5386036                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                 4378766                       # num instructions producing a value
system.cpu15.iew.wb_consumers                 5679151                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     0.682380                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.771025                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts       1756932                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           175                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             312                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples      7592419                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.536414                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.245984                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0      5448647     71.76%     71.76% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1      1314653     17.32%     89.08% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       480524      6.33%     95.41% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3       133318      1.76%     97.16% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4        11285      0.15%     97.31% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5        79685      1.05%     98.36% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6        10844      0.14%     98.51% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7        19308      0.25%     98.76% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8        94155      1.24%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total      7592419                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts            4072680                       # Number of instructions committed
system.cpu15.commit.committedOps              4072680                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                       707689                       # Number of memory references committed
system.cpu15.commit.loads                      563553                       # Number of loads committed
system.cpu15.commit.membars                        20                       # Number of memory barriers committed
system.cpu15.commit.branches                   191708                       # Number of branches committed
system.cpu15.commit.fp_insts                  2864173                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                 1515146                       # Number of committed integer instructions.
system.cpu15.commit.function_calls              65875                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass          483      0.01%      0.01% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu         795333     19.53%     19.54% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult             2      0.00%     19.54% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     19.54% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd      1716884     42.16%     61.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     61.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     61.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult       852269     20.93%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead        563573     13.84%     96.46% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite       144136      3.54%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total         4072680                       # Class of committed instruction
system.cpu15.commit.bw_lim_events               94155                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                   13095358                       # The number of ROB reads
system.cpu15.rob.rob_writes                  11889052                       # The number of ROB writes
system.cpu15.timesIdled                            61                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          1737                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     926463                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                   4072201                       # Number of Instructions Simulated
system.cpu15.committedOps                     4072201                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             1.938268                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       1.938268                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.515925                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.515925                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                4058718                       # number of integer regfile reads
system.cpu15.int_regfile_writes               2031596                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                 4016137                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                2835954                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                   349                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements           54360                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          58.799431                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           1053122                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs           54422                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           19.351035                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle       829227996                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    58.799431                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.918741                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.918741                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses         2396220                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses        2396220                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data       957319                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        957319                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data        95742                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total        95742                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           24                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           18                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data      1053061                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        1053061                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data      1053061                       # number of overall hits
system.cpu15.dcache.overall_hits::total       1053061                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data        69346                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        69346                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data        48370                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total        48370                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            3                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            6                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data       117716                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       117716                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data       117716                       # number of overall misses
system.cpu15.dcache.overall_misses::total       117716                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data   6436337868                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total   6436337868                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data   7566216652                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total   7566216652                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        22059                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        22059                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        34830                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        34830                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data  14002554520                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total  14002554520                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data  14002554520                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total  14002554520                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data      1026665                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      1026665                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data       144112                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       144112                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data      1170777                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      1170777                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data      1170777                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      1170777                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.067545                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.067545                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.335642                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.335642                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.100545                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.100545                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.100545                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.100545                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 92814.839616                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 92814.839616                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 156423.747199                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 156423.747199                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data         7353                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total         7353                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 118952.007544                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 118952.007544                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 118952.007544                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 118952.007544                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs       199013                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          159                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs            7109                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets            13                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    27.994514                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets    12.230769                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks        51435                       # number of writebacks
system.cpu15.dcache.writebacks::total           51435                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data        47098                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total        47098                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data        16035                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total        16035                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data            1                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data        63133                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total        63133                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data        63133                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total        63133                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data        22248                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total        22248                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data        32335                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total        32335                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            6                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data        54583                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total        54583                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data        54583                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total        54583                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data   2403624105                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total   2403624105                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data   3966607495                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total   3966607495                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data   6370231600                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total   6370231600                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data   6370231600                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total   6370231600                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.021670                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.021670                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.224374                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.224374                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.046621                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.046621                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.046621                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.046621                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 108037.760922                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 108037.760922                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 122672.259007                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 122672.259007                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 116707.245846                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 116707.245846                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 116707.245846                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 116707.245846                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements              84                       # number of replacements
system.cpu15.icache.tags.tagsinuse         322.557444                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs            688828                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             459                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         1500.714597                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   322.557444                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.629995                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.629995                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          375                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3          372                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         1379141                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        1379141                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst       688828                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        688828                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst       688828                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         688828                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst       688828                       # number of overall hits
system.cpu15.icache.overall_hits::total        688828                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst          513                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          513                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst          513                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          513                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst          513                       # number of overall misses
system.cpu15.icache.overall_misses::total          513                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     14642532                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     14642532                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     14642532                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     14642532                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     14642532                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     14642532                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst       689341                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       689341                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst       689341                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       689341                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst       689341                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       689341                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.000744                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000744                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.000744                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000744                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.000744                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000744                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 28542.947368                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 28542.947368                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 28542.947368                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 28542.947368                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 28542.947368                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 28542.947368                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks           84                       # number of writebacks
system.cpu15.icache.writebacks::total              84                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           54                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           54                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           54                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           54                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           54                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          459                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          459                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          459                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          459                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          459                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          459                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     10966806                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     10966806                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     10966806                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     10966806                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     10966806                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     10966806                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.000666                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000666                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.000666                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000666                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.000666                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000666                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 23892.823529                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 23892.823529                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 23892.823529                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 23892.823529                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 23892.823529                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 23892.823529                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    130828                       # number of replacements
system.l2.tags.tagsinuse                 13185.687338                       # Cycle average of tags in use
system.l2.tags.total_refs                     1116382                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    147084                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.590098                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                6053101056                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    10848.733490                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      664.140294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      257.722485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       75.756976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data      106.716128                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        5.687268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data      122.327805                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        0.458832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data      104.327260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.040153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data       79.722203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.011658                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data       96.251422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.128723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data      101.589958                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.431966                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data       85.341708                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data       84.900399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        0.016838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data       79.919232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        0.060391                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data       90.440536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data       76.511003                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        4.994951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data       92.109603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        0.153197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data       56.435537                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.621626                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data       77.910249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.310804                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data       71.914643                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.662154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.040536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.015730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.004624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.006513                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000347                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.007466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.006368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.004866                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.005875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.006201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.005209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.005182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.004878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.005520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.004670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.005622                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.003445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.004755                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.004389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.804790                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        13610                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          389                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  57812187                       # Number of tag accesses
system.l2.tags.data_accesses                 57812187                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       826604                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           826604                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6554                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6554                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data            28480                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data            26025                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data            26002                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data            26002                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data            26270                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data            25951                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data            26023                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data            25902                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data            26373                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data            26027                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data            25979                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data            25902                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data            26338                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data            25995                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data            25958                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data            25905                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                419132                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5649                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           273                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           382                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           438                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           384                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           436                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           377                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           437                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           379                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           439                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           380                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           439                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           457                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           382                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           443                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           435                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              11730                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data        26895                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data        16596                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data        17930                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data        17300                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data        22626                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data        17590                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data        19496                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data        18379                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data        26734                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data        17965                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data        19409                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data        17799                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data        22724                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data        18014                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data        20111                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data        19765                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            319333                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5649                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data               55375                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 273                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data               42621                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 382                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data               43932                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 438                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data               43302                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 384                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data               48896                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 436                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data               43541                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 377                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data               45519                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 437                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data               44281                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 379                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data               53107                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 439                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data               43992                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 380                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data               45388                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 439                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data               43701                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 457                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data               49062                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 382                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data               44009                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 443                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data               46069                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 435                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data               45670                       # number of demand (read+write) hits
system.l2.demand_hits::total                   750195                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5649                       # number of overall hits
system.l2.overall_hits::cpu00.data              55375                       # number of overall hits
system.l2.overall_hits::cpu01.inst                273                       # number of overall hits
system.l2.overall_hits::cpu01.data              42621                       # number of overall hits
system.l2.overall_hits::cpu02.inst                382                       # number of overall hits
system.l2.overall_hits::cpu02.data              43932                       # number of overall hits
system.l2.overall_hits::cpu03.inst                438                       # number of overall hits
system.l2.overall_hits::cpu03.data              43302                       # number of overall hits
system.l2.overall_hits::cpu04.inst                384                       # number of overall hits
system.l2.overall_hits::cpu04.data              48896                       # number of overall hits
system.l2.overall_hits::cpu05.inst                436                       # number of overall hits
system.l2.overall_hits::cpu05.data              43541                       # number of overall hits
system.l2.overall_hits::cpu06.inst                377                       # number of overall hits
system.l2.overall_hits::cpu06.data              45519                       # number of overall hits
system.l2.overall_hits::cpu07.inst                437                       # number of overall hits
system.l2.overall_hits::cpu07.data              44281                       # number of overall hits
system.l2.overall_hits::cpu08.inst                379                       # number of overall hits
system.l2.overall_hits::cpu08.data              53107                       # number of overall hits
system.l2.overall_hits::cpu09.inst                439                       # number of overall hits
system.l2.overall_hits::cpu09.data              43992                       # number of overall hits
system.l2.overall_hits::cpu10.inst                380                       # number of overall hits
system.l2.overall_hits::cpu10.data              45388                       # number of overall hits
system.l2.overall_hits::cpu11.inst                439                       # number of overall hits
system.l2.overall_hits::cpu11.data              43701                       # number of overall hits
system.l2.overall_hits::cpu12.inst                457                       # number of overall hits
system.l2.overall_hits::cpu12.data              49062                       # number of overall hits
system.l2.overall_hits::cpu13.inst                382                       # number of overall hits
system.l2.overall_hits::cpu13.data              44009                       # number of overall hits
system.l2.overall_hits::cpu14.inst                443                       # number of overall hits
system.l2.overall_hits::cpu14.data              46069                       # number of overall hits
system.l2.overall_hits::cpu15.inst                435                       # number of overall hits
system.l2.overall_hits::cpu15.data              45670                       # number of overall hits
system.l2.overall_hits::total                  750195                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 29                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data          10501                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data           5845                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data           6034                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data           5787                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data           6359                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data           5823                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data           6031                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data           5880                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data           6617                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data           5819                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data           6062                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data           5857                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data           6387                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data           5815                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data           6117                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data           6300                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              101234                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         2022                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          207                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           19                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           16                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           20                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           23                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           19                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           20                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           16                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           20                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           35                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           19                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           24                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2530                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data         3171                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data         3402                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data         3785                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data         2904                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data         2615                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data         2731                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data         2825                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data         2364                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data         2410                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data         2634                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data         2494                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data         2575                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data         2642                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data         2377                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data         2463                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data         2415                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           43807                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              2022                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data             13672                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               207                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data              9247                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                36                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data              9819                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data              8691                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                16                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data              8974                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data              8554                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                23                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data              8856                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data              8244                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data              9027                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                16                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data              8453                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data              8556                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                17                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data              8432                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                35                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data              9029                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                17                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data              8192                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data              8580                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data              8715                       # number of demand (read+write) misses
system.l2.demand_misses::total                 147571                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             2022                       # number of overall misses
system.l2.overall_misses::cpu00.data            13672                       # number of overall misses
system.l2.overall_misses::cpu01.inst              207                       # number of overall misses
system.l2.overall_misses::cpu01.data             9247                       # number of overall misses
system.l2.overall_misses::cpu02.inst               36                       # number of overall misses
system.l2.overall_misses::cpu02.data             9819                       # number of overall misses
system.l2.overall_misses::cpu03.inst               19                       # number of overall misses
system.l2.overall_misses::cpu03.data             8691                       # number of overall misses
system.l2.overall_misses::cpu04.inst               16                       # number of overall misses
system.l2.overall_misses::cpu04.data             8974                       # number of overall misses
system.l2.overall_misses::cpu05.inst               20                       # number of overall misses
system.l2.overall_misses::cpu05.data             8554                       # number of overall misses
system.l2.overall_misses::cpu06.inst               23                       # number of overall misses
system.l2.overall_misses::cpu06.data             8856                       # number of overall misses
system.l2.overall_misses::cpu07.inst               19                       # number of overall misses
system.l2.overall_misses::cpu07.data             8244                       # number of overall misses
system.l2.overall_misses::cpu08.inst               20                       # number of overall misses
system.l2.overall_misses::cpu08.data             9027                       # number of overall misses
system.l2.overall_misses::cpu09.inst               16                       # number of overall misses
system.l2.overall_misses::cpu09.data             8453                       # number of overall misses
system.l2.overall_misses::cpu10.inst               20                       # number of overall misses
system.l2.overall_misses::cpu10.data             8556                       # number of overall misses
system.l2.overall_misses::cpu11.inst               17                       # number of overall misses
system.l2.overall_misses::cpu11.data             8432                       # number of overall misses
system.l2.overall_misses::cpu12.inst               35                       # number of overall misses
system.l2.overall_misses::cpu12.data             9029                       # number of overall misses
system.l2.overall_misses::cpu13.inst               17                       # number of overall misses
system.l2.overall_misses::cpu13.data             8192                       # number of overall misses
system.l2.overall_misses::cpu14.inst               19                       # number of overall misses
system.l2.overall_misses::cpu14.data             8580                       # number of overall misses
system.l2.overall_misses::cpu15.inst               24                       # number of overall misses
system.l2.overall_misses::cpu15.data             8715                       # number of overall misses
system.l2.overall_misses::total                147571                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu01.data        19737                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        18576                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        38313                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        39474                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        38313                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        18576                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        38313                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        38313                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        38313                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        39474                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        38313                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        38313                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        37152                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        38313                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        18576                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       498069                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   2320519166                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data   1294498625                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data   1336366422                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data   1282127069                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data   1409041090                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data   1290001091                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data   1335746564                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data   1302051150                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data   1465203107                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data   1288643665                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data   1343159145                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data   1296668130                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data   1415027761                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data   1284668941                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data   1355177993                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data   1395677626                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22414577545                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    445894821                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     45215676                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst      7256250                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst      3042981                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst      2995380                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst      3301214                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst      3572397                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst      3363417                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst      3279825                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst      2730672                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst      2619216                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst      2169909                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst      6825519                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst      2975643                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst      3339036                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      4609170                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    543191126                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    701567229                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data    751997753                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data    836475351                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data    641936480                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data    578271691                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data    603162600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data    624935892                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data    522504020                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data    532369342                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data    582345145                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data    551299045                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data    569062859                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data    584344238                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data    525418806                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data    544814080                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data    534302082                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9684806613                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    445894821                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   3022086395                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     45215676                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data   2046496378                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      7256250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data   2172841773                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      3042981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data   1924063549                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      2995380                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data   1987312781                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      3301214                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data   1893163691                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      3572397                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data   1960682456                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst      3363417                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data   1824555170                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      3279825                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data   1997572449                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      2730672                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data   1870988810                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst      2619216                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data   1894458190                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst      2169909                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data   1865730989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst      6825519                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data   1999371999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst      2975643                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data   1810087747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      3339036                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data   1899992073                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      4609170                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data   1929979708                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      32642575284                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    445894821                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   3022086395                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     45215676                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data   2046496378                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      7256250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data   2172841773                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      3042981                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data   1924063549                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      2995380                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data   1987312781                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      3301214                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data   1893163691                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      3572397                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data   1960682456                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst      3363417                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data   1824555170                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      3279825                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data   1997572449                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      2730672                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data   1870988810                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst      2619216                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data   1894458190                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst      2169909                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data   1865730989                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst      6825519                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data   1999371999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst      2975643                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data   1810087747                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      3339036                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data   1899992073                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      4609170                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data   1929979708                       # number of overall miss cycles
system.l2.overall_miss_latency::total     32642575284                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       826604                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       826604                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6554                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6554                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               33                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data        38981                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data        31870                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data        32036                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data        31789                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data        32629                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data        31774                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data        32054                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data        31782                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data        32990                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data        31846                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data        32041                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data        31759                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data        32725                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data        31810                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data        32075                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data        32205                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            520366                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7671                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          480                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          418                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          400                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          456                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          400                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst          456                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          400                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst          456                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          492                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst          399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          462                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          459                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          14260                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data        30066                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data        19998                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data        21715                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data        20204                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data        25241                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data        20321                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data        22321                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data        20743                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data        29144                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data        20599                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data        21903                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data        20374                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data        25366                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data        20391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data        22574                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data        22180                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        363140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7671                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           69047                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             480                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data           51868                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             418                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data           53751                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             457                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data           51993                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             400                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data           57870                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             456                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data           52095                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             400                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data           54375                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             456                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data           52525                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             399                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data           62134                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             455                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data           52445                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             400                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data           53944                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             456                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data           52133                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             492                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data           58091                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst             399                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data           52201                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             462                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data           54649                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             459                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data           54385                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               897766                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7671                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          69047                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            480                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data          51868                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            418                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data          53751                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            457                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data          51993                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            400                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data          57870                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            456                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data          52095                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            400                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data          54375                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            456                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data          52525                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            399                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data          62134                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            455                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data          52445                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            400                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data          53944                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            456                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data          52133                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            492                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data          58091                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst            399                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data          52201                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            462                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data          54649                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            459                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data          54385                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              897766                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.878788                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.269388                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.183401                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.188351                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.182044                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.194888                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.183263                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.188151                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.185010                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.200576                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.182723                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.189195                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.184420                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.195172                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.182804                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.190709                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.195622                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.194544                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.263590                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.431250                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.086124                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.041575                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.040000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.043860                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.057500                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.041667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.050125                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.035165                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.050000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.037281                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.071138                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.042607                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.041126                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.052288                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.177419                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.105468                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.170117                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.174303                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.143734                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.103601                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.134393                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.126562                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.113966                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.082693                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.127870                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.113866                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.126387                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.104155                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.116571                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.109108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.108882                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.120634                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.263590                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.198010                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.431250                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.178279                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.086124                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.182676                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.041575                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.167157                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.040000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.155072                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.043860                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.164200                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.057500                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.162869                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.041667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.156954                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.050125                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.145283                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.035165                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.161178                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.050000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.158609                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.037281                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.161740                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.071138                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.155429                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.042607                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.156932                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.041126                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.157002                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.052288                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.160246                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.164376                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.263590                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.198010                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.431250                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.178279                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.086124                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.182676                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.041575                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.167157                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.040000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.155072                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.043860                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.164200                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.057500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.162869                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.041667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.156954                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.050125                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.145283                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.035165                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.161178                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.050000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.158609                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.037281                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.161740                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.071138                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.155429                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.042607                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.156932                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.041126                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.157002                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.052288                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.160246                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.164376                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu01.data  9868.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data        18576                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data 19156.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data        19737                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data 19156.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data        18576                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data 19156.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data 19156.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data 19156.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data        19737                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data 19156.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data 19156.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data        18576                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data 19156.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data        18576                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 17174.793103                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 220980.779545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 221471.107784                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 221472.724892                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 221552.975462                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 221582.181161                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 221535.478448                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 221480.113414                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 221437.270408                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 221430.120447                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 221454.487885                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 221570.297757                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 221387.763360                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 221548.107249                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 220923.291660                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 221542.912048                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 221536.131111                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 221413.532459                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 220521.672107                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 218433.217391                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 201562.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 160156.894737                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 187211.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 165060.700000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 155321.608696                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 177021.947368                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 163991.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst       170667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 130960.800000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 127641.705882                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 195014.828571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 175037.823529                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 175738.736842                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 192048.750000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 214700.049802                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 221244.789972                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 221045.782775                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 220997.450727                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 221052.506887                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 221136.401912                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 220857.781033                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 221216.244956                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 221025.389171                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 220900.141909                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 221087.754366                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 221050.138332                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 220995.285049                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 221174.957608                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 221042.829617                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 221199.382866                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 221243.098137                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 221078.973977                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 220521.672107                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 221042.012507                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 218433.217391                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 221314.629393                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 201562.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 221289.517568                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 160156.894737                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 221385.749511                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 187211.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 221452.282260                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 165060.700000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 221319.112813                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 155321.608696                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 221395.941283                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 177021.947368                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 221319.161815                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 163991.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 221288.628448                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst       170667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 221340.211759                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 130960.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 221418.675783                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 127641.705882                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 221267.906665                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 195014.828571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 221438.918928                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 175037.823529                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 220957.976929                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 175738.736842                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 221444.297552                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 192048.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 221454.929203                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 221199.119637                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 220521.672107                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 221042.012507                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 218433.217391                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 221314.629393                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 201562.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 221289.517568                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 160156.894737                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 221385.749511                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 187211.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 221452.282260                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 165060.700000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 221319.112813                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 155321.608696                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 221395.941283                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 177021.947368                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 221319.161815                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 163991.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 221288.628448                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst       170667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 221340.211759                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 130960.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 221418.675783                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 127641.705882                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 221267.906665                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 195014.828571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 221438.918928                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 175037.823529                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 220957.976929                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 175738.736842                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 221444.297552                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 192048.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 221454.929203                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 221199.119637                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              64248                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             1084                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7050                       # number of cycles access was blocked
system.l2.blocked::no_targets                      13                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       9.113191                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets    83.384615                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                91899                       # number of writebacks
system.l2.writebacks::total                     91899                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu07.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           241                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           88                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 330                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                330                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            29                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data        10501                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data         5845                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data         6034                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data         5787                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data         6359                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data         5823                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data         6031                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data         5879                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data         6617                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data         5819                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data         6062                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data         5857                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data         6387                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data         5815                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data         6117                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data         6300                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         101233                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         2011                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          197                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           20                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst           19                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           14                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2289                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data         3169                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data         3399                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data         3777                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data         2897                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data         2609                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data         2722                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data         2821                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data         2359                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data         2402                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data         2627                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data         2488                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data         2568                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data         2637                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data         2370                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data         2461                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data         2413                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        43719                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         2011                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data        13670                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data         9244                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data         9811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data         8684                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data         8968                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data         8545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data         8852                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data         8238                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data         9019                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data         8446                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data         8550                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data         8425                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data         9024                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data         8185                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data         8578                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data         8713                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            147241                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         2011                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data        13670                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data         9244                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data         9811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data         8684                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data         8968                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data         8545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data         8852                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data         8238                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data         9019                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data         8446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data         8550                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data         8425                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data         9024                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data         8185                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data         8578                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data         8713                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           147241                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data        30816                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data        29107                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data        13813                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data        27542                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data        28242                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data        27224                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data        12953                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data        28470                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data        27358                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data        27944                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data        28738                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data        27980                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data        27742                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data        26048                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data        27716                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data        13623                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       405316                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        15052                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        15136                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        30188                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   2265183885                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data   1263743395                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data   1304569338                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data   1251662430                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data   1375569010                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data   1259326657                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data   1304005017                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data   1270913701                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data   1430376324                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data   1258017221                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data   1311226124                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data   1265828485                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data   1381402435                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data   1254091858                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data   1322944855                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data   1362502851                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21881363586                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    433447189                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     42498601                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      4316121                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst       434435                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst       431351                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst       214900                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst       868081                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst       649245                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst       450213                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst       443375                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst      4104232                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst      1079954                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst      1517287                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      3027964                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    493482948                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    684550360                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data    733744288                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data    815262670                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data    625806127                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data    563758928                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data    587926394                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data    609499877                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data    509610483                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data    518822075                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data    567693735                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data    537577576                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data    554830699                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data    569758348                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data    511992629                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data    531587062                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data    521344197                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9443765448                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    433447189                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   2949734245                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     42498601                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data   1997487683                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      4316121                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data   2119832008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst       434435                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data   1877468557                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst       431351                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data   1939327938                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst       214900                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data   1847253051                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst       868081                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data   1913504894                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst       649245                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data   1780524184                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data   1949198399                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst       450213                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data   1825710956                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst       443375                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data   1848803700                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data   1820659184                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst      4104232                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data   1951160783                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst      1079954                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data   1766084487                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst      1517287                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data   1854531917                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      3027964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data   1883847048                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  31818611982                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    433447189                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   2949734245                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     42498601                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data   1997487683                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      4316121                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data   2119832008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst       434435                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data   1877468557                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst       431351                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data   1939327938                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst       214900                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data   1847253051                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst       868081                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data   1913504894                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst       649245                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data   1780524184                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data   1949198399                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst       450213                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data   1825710956                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst       443375                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data   1848803700                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data   1820659184                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst      4104232                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data   1951160783                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst      1079954                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data   1766084487                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst      1517287                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data   1854531917                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      3027964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data   1883847048                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  31818611982                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.878788                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.269388                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.183401                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.188351                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.182044                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.194888                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.183263                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.188151                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.184979                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.200576                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.182723                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.189195                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.184420                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.195172                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.182804                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.190709                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.195622                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.194542                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.262156                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.410417                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.047847                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.004376                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.005000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.002193                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.010000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.006579                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.004396                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.005000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.038618                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.012531                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.015152                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.030501                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.160519                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.105401                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.169967                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.173935                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.143387                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.103364                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.133950                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.126383                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.113725                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.082418                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.127530                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.113592                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.126043                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.103958                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.116228                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.109019                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.108792                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.120392                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.262156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.197981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.410417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.178222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.047847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.182527                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.004376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.167022                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.005000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.154968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.002193                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.164027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.010000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.162795                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.006579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.156840                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.145154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.004396                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.161045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.005000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.158498                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.161606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.038618                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.155342                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.012531                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.156798                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.015152                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.156965                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.030501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.160210                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.164008                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.262156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.197981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.410417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.178222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.047847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.182527                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.004376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.167022                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.005000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.154968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.002193                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.164027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.010000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.162795                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.006579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.156840                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.145154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.004396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.161045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.005000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.158498                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.161606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.038618                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.155342                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.012531                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.156798                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.015152                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.156965                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.030501                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.160210                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.164008                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        15408                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 14553.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data        13813                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data        13771                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data        14121                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data        13612                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data        12953                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data        14235                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data        13679                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data        13972                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data        14369                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data        13990                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data        13871                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data        13024                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data        13858                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data        13623                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 13976.413793                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        15052                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data        15136                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        15094                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 215711.254642                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 216209.306245                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 216203.072257                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 216288.652151                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 216318.447869                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 216267.672506                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 216217.048085                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 216178.550944                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 216166.891945                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 216191.307957                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 216302.560871                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 216122.329691                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 216283.456239                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 215664.979880                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 216273.476377                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 216270.293810                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 216148.524552                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 215538.134759                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 215728.939086                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 215806.050000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 217217.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst 215675.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst       214900                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 217020.250000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst       216415                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 225106.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 221687.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 216012.210526                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 215990.800000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 216755.285714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 216283.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 215588.880734                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 216014.629221                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 215870.634893                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 215849.263966                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 216018.683811                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 216082.379456                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 215990.592946                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 216058.091811                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 216028.182705                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 215995.868027                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 216099.632661                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 216068.157556                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 216055.568146                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 216063.082290                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 216030.645148                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 216004.494921                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 216056.443017                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 216010.554862                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 215538.134759                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 215781.583394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 215728.939086                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 216084.777477                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 215806.050000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 216066.864540                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 217217.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 216198.590166                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 215675.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 216249.770071                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst       214900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 216179.409128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 217020.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 216166.391098                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst       216415                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 216135.492110                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 216121.343719                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 225106.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 216162.793749                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 221687.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 216234.350877                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 216101.980297                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 216012.210526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 216219.058400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 215990.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 215770.859743                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 216755.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 216196.306482                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 216283.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 216211.069436                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 216098.858212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 215538.134759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 215781.583394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 215728.939086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 216084.777477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 215806.050000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 216066.864540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 217217.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 216198.590166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 215675.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 216249.770071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst       214900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 216179.409128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 217020.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 216166.391098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst       216415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 216135.492110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 216121.343719                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 225106.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 216162.793749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 221687.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 216234.350877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 216101.980297                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 216012.210526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 216219.058400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 215990.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 215770.859743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 216755.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 216196.306482                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 216283.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 216211.069436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 216098.858212                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              46007                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        91899                       # Transaction distribution
system.membus.trans_dist::CleanEvict            37878                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              441                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             76                       # Transaction distribution
system.membus.trans_dist::ReadExReq            101169                       # Transaction distribution
system.membus.trans_dist::ReadExResp           101166                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         46008                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       424644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 424644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15300608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15300608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              422                       # Total snoops (count)
system.membus.snoop_fanout::samples            320804                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  320804    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              320804                       # Request fanout histogram
system.membus.reqLayer0.occupancy           813281415                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          735865000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1804923                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       895082                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        17831                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1056                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          606                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          450                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp            381524                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       918503                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8228                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           98479                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             378                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            79                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            457                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           522081                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          522081                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         14260                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       367265                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        22499                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side       207876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         1062                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       155788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       161749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          998                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       156228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       174455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          995                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       156515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       163923                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          995                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       158056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       187311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       157577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       162576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          995                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       156919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         1088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       175090                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       157053                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         1009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       165054                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         1002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       163331                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2696248                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       948992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      8341504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        37248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side      6388736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      6601216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        34624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      6439616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        28544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      7200768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        34496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side      6461824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        28544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      6741440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        34496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side      6540224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        28480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side      7753792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        34432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side      6513088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        28544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side      6707136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        34496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side      6475968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        38144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side      7217152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        28480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side      6500160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        35008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side      6792320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        34752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side      6772096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              110886208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          137087                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1038591                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.077639                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.844218                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1021815     98.38%     98.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6752      0.65%     99.03% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1627      0.16%     99.19% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1074      0.10%     99.29% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    833      0.08%     99.38% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    800      0.08%     99.45% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    687      0.07%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    594      0.06%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    570      0.05%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    550      0.05%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   486      0.05%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   493      0.05%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   476      0.05%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   461      0.04%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   476      0.05%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   719      0.07%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::16                   178      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1038591                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4037612006                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             39.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27045180                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         244200355                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1694595                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         183147848                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1476709                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         190469792                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1620870                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         183605721                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1415537                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         205268627                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1616024                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        183788362                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          1417464                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        192727790                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          1606744                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy        185739502                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          1418650                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        220140800                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            2.1                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          1607899                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy        185168572                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          1419614                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        191274657                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          1619770                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy        184441923                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          1741399                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        205955386                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            2.0                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          1412874                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy        184522777                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          1628823                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        194372916                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          1617692                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy        191847769                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            1.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
