<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230006069A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230006069</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17648566</doc-number><date>20220121</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>CN</country><doc-number>202110757717.0</doc-number><date>20210705</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>786</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>66</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>78672</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>7869</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>6675</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">MANUFACTURING METHOD OF SEMICONDUCTOR STRUCTURE AND SEMICONDUCTOR STRUCTURE</invention-title><us-related-documents><continuation><relation><parent-doc><document-id><country>US</country><doc-number>PCT/CN2021/120113</doc-number><date>20210924</date></document-id><parent-status>PENDING</parent-status></parent-doc><child-doc><document-id><country>US</country><doc-number>17648566</doc-number></document-id></child-doc></relation></continuation></us-related-documents><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>CHANGXIN MEMORY TECHNOLOGIES, INC.</orgname><address><city>Hefei City</city><country>CN</country></address></addressbook><residence><country>CN</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>GAO</last-name><first-name>Shang</first-name><address><city>Hefei City</city><country>CN</country></address></addressbook></inventor></inventors></us-parties></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">The present disclosure provides a method of manufacturing a semiconductor structure and a semiconductor structure. The method of manufacturing a semiconductor structure includes: providing an intermediate semiconductor structure; etching a part of the mandrel layer, exposing a part of the polycrystalline silicon layer, and forming a first spacing group; depositing a first spacing layer, and covering the first spacing group and an exposed area of the polycrystalline silicon layer; removing the first spacing group and a part of the first spacing layer, exposing a part of the polycrystalline silicon layer, and forming a second spacing group; depositing a second spacing layer, and covering the second spacing group and an exposed area of the polycrystalline silicon layer; removing the second spacing group and a part of the second spacing layer, exposing a part of the polycrystalline silicon layer, and forming a third spacing group.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="49.70mm" wi="101.60mm" file="US20230006069A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="178.05mm" wi="138.35mm" file="US20230006069A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="204.30mm" wi="138.26mm" file="US20230006069A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="223.86mm" wi="114.72mm" file="US20230006069A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="160.02mm" wi="112.01mm" file="US20230006069A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="153.42mm" wi="112.01mm" file="US20230006069A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="166.96mm" wi="106.93mm" file="US20230006069A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="160.27mm" wi="101.94mm" file="US20230006069A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="144.36mm" wi="125.48mm" file="US20230006069A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATIONS</heading><p id="p-0002" num="0001">This is a continuation of International Application No. PCT/CN2021/120113, filed on Sep. 24, 2021, which claims the priority to Chinese Patent Application No. 202110757717.0, titled &#x201c;MANUFACTURING METHOD OF SEMICONDUCTOR STRUCTURE AND SEMICONDUCTOR STRUCTURE&#x201d; and filed with the China National Intellectual Property Administration (CNIPA) on Jul. 5, 2021. The entire contents of International Application No. PCT/CN2021/120113 and Chinese Patent Application No. 202110757717.0 are incorporated herein by reference.</p><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="tail"?><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0002" level="1">TECHNICAL FIELD</heading><p id="p-0003" num="0002">The present disclosure relates to, but is not limited to, a method of manufacturing a semiconductor structure and a semiconductor structure.</p><heading id="h-0003" level="1">BACKGROUND</heading><p id="p-0004" num="0003">As integration degrees of semiconductor devices become higher, critical dimensions and distances of patterns gradually shrink. In the traditional process, two layers of mandrels need to be disposed and are subjected to etching for multiple times, resulting in cumbersome process steps. At the same time, multiple etching processes easily change a distance between transferred patterns, resulting in poor quality of a transferred pattern.</p><heading id="h-0004" level="1">SUMMARY</heading><p id="p-0005" num="0004">An overview of the subject matter detailed in the present disclosure is provided below, which is not intended to limit the protection scope of the claims.</p><p id="p-0006" num="0005">The present disclosure provides a method of manufacturing a semiconductor structure and a semiconductor structure.</p><p id="p-0007" num="0006">According to a first aspect, the present disclosure provides a method of manufacturing a semiconductor structure. The method of manufacturing a semiconductor structure includes:</p><p id="p-0008" num="0007">providing an intermediate semiconductor structure, wherein the intermediate semiconductor structure includes a substrate, and an oxide layer, a polycrystalline silicon layer, and a mandrel layer that are sequentially stacked on the substrate;</p><p id="p-0009" num="0008">etching a part of the mandrel layer, exposing a part of the polycrystalline silicon layer, and forming a first spacing group;</p><p id="p-0010" num="0009">depositing a first spacing layer, and covering the first spacing group and an exposed area of the polycrystalline silicon layer;</p><p id="p-0011" num="0010">removing the first spacing group and a part of the first spacing layer, exposing a part of the polycrystalline silicon layer, and forming a second spacing group;</p><p id="p-0012" num="0011">depositing a second spacing layer, and covering the second spacing group and an exposed area of the polycrystalline silicon layer;</p><p id="p-0013" num="0012">removing the second spacing group and a part of the second spacing layer, exposing a part of the polycrystalline silicon layer, and forming a third spacing group; and</p><p id="p-0014" num="0013">removing a part of the polycrystalline silicon layer and the third spacing group, and forming a fourth spacing group, wherein the fourth spacing group exposes a part of the oxide layer.</p><p id="p-0015" num="0014">According to a second aspect, the present disclosure provides a semiconductor structure. The semiconductor structure includes:</p><p id="p-0016" num="0015">a substrate; and</p><p id="p-0017" num="0016">an oxide layer, disposed on the substrate; and</p><p id="p-0018" num="0017">a polycrystalline silicon layer, disposed on the oxide layer, wherein the polycrystalline silicon layer includes multiple spacing units disposed at intervals, two adjacent spacing units form a groove, and the groove exposes a part of the oxide layer; wherein</p><p id="p-0019" num="0018">the polycrystalline silicon layer is processed by using the method of manufacturing a semiconductor structure according to the first aspect.</p><p id="p-0020" num="0019">Other aspects are understandable upon reading and understanding of the accompanying drawings and detailed description.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0005" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0021" num="0020">The drawings incorporated into the specification and constituting a part of the specification illustrate the embodiments of the present application, and are used together with the description to explain the principles of the embodiments of the present disclosure. In these accompanying drawings, similar reference numerals are used to represent similar elements. The accompanying drawings in the following description are part rather than all of the embodiments of the present disclosure. Those skilled in the art may derive other drawings based on these drawings without creative efforts.</p><p id="p-0022" num="0021"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a flowchart of a method of manufacturing a semiconductor structure according to an exemplary embodiment;</p><p id="p-0023" num="0022"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a flowchart of a method of manufacturing a semiconductor structure according to an exemplary embodiment;</p><p id="p-0024" num="0023"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a schematic diagram of an intermediate semiconductor structure in the method of manufacturing a semiconductor structure shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>;</p><p id="p-0025" num="0024"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a schematic diagram of a structure obtained after implementing step S<b>202</b> of the method of manufacturing a semiconductor structure shown in <figref idref="DRAWINGS">FIG. <b>2</b></figref>;</p><p id="p-0026" num="0025"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a schematic diagram of a structure obtained after implementing step S<b>204</b> of the method of manufacturing a semiconductor structure shown in <figref idref="DRAWINGS">FIG. <b>2</b></figref>;</p><p id="p-0027" num="0026"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a schematic diagram of a structure obtained after implementing step S<b>206</b> of the method of manufacturing a semiconductor structure shown in <figref idref="DRAWINGS">FIG. <b>2</b></figref>;</p><p id="p-0028" num="0027"><figref idref="DRAWINGS">FIG. <b>7</b></figref> to <figref idref="DRAWINGS">FIG. <b>9</b></figref> are schematic diagrams of structures involved in a process of step S<b>208</b> of the method of manufacturing a semiconductor structure shown in <figref idref="DRAWINGS">FIG. <b>2</b></figref>;</p><p id="p-0029" num="0028"><figref idref="DRAWINGS">FIG. <b>10</b></figref> is a schematic diagram of a structure obtained after implementing step S<b>210</b> of the method of manufacturing a semiconductor structure shown in <figref idref="DRAWINGS">FIG. <b>2</b></figref>;</p><p id="p-0030" num="0029"><figref idref="DRAWINGS">FIG. <b>11</b></figref> to <figref idref="DRAWINGS">FIG. <b>13</b></figref> are schematic diagrams of structures involved in a process of step S<b>212</b> of the method of manufacturing a semiconductor structure shown in <figref idref="DRAWINGS">FIG. <b>2</b></figref>;</p><p id="p-0031" num="0030"><figref idref="DRAWINGS">FIG. <b>14</b></figref> is a schematic diagram of a structure involved in a process of step S<b>214</b> of the method of manufacturing a semiconductor structure shown in <figref idref="DRAWINGS">FIG. <b>2</b></figref>; and</p><p id="p-0032" num="0031"><figref idref="DRAWINGS">FIG. <b>15</b></figref> is a schematic diagram of a semiconductor structure according to an exemplary embodiment.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0006" level="1">DETAILED DESCRIPTION</heading><p id="p-0033" num="0032">The technical solutions in the embodiments of the present disclosure are described below clearly and completely with reference to the drawings in the embodiments of the present disclosure. Apparently, the described embodiments are merely part rather than all of the embodiments of the present disclosure. All other embodiments obtained by those skilled in the art based on the embodiments of the present disclosure without creative efforts should fall within the protection scope of the present disclosure. It should be noted that the embodiments in the present disclosure and features in the embodiments may be combined with each other in a non-conflicting manner.</p><p id="p-0034" num="0033">Specific implementations of a method of manufacturing a semiconductor structure and a semiconductor structure provided in the present disclosure are described below in detail with reference to the accompanying drawings.</p><p id="p-0035" num="0034">As shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, a method of manufacturing a semiconductor structure provided in an embodiment of the present disclosure includes:</p><p id="p-0036" num="0035">Step S<b>100</b>: Provide an intermediate semiconductor structure, wherein the intermediate semiconductor structure includes a substrate, and an oxide layer, a polycrystalline silicon layer, and a mandrel layer that are sequentially stacked on the substrate.</p><p id="p-0037" num="0036">Step S<b>102</b>: Etch a part of the mandrel layer, expose a part of the polycrystalline silicon layer, and form a first spacing group.</p><p id="p-0038" num="0037">Step S<b>104</b>: Deposit a first spacing layer, and cover the first spacing group and an exposed area of the polycrystalline silicon layer.</p><p id="p-0039" num="0038">Step S<b>106</b>: Remove the first spacing group and a part of the first spacing layer, expose a part of the polycrystalline silicon layer, and form a second spacing group.</p><p id="p-0040" num="0039">Step S<b>108</b>: Deposit a second spacing layer, and cover the second spacing group and an exposed area of the polycrystalline silicon layer.</p><p id="p-0041" num="0040">Step S<b>110</b>: Remove the second spacing group and a part of the second spacing layer, expose a part of the polycrystalline silicon layer, and form a third spacing group.</p><p id="p-0042" num="0041">Step S<b>112</b>: Remove a part of the polycrystalline silicon layer and the third spacing group, and form a fourth spacing group, wherein the fourth spacing group exposes a part of the oxide layer.</p><p id="p-0043" num="0042">In step S<b>100</b>, referring to <figref idref="DRAWINGS">FIG. <b>3</b></figref>, an intermediate semiconductor structure <b>1</b> is provided. The intermediate semiconductor structure <b>1</b> includes a substrate <b>10</b> and a laminated structure formed above the substrate <b>10</b>. The laminated structure includes an oxide layer <b>11</b>, a polycrystalline silicon layer <b>12</b>, and a mandrel layer <b>13</b> that are sequentially stacked in a direction away from the substrate <b>10</b>.</p><p id="p-0044" num="0043">The substrate <b>10</b> may be made of monocrystalline silicon, polycrystalline silicon, amorphous silicon, silicon-germanium compound, silicon-on-insulator (SOI), or the like. The polycrystalline silicon layer <b>12</b> has an advantage of easily implementing a self-aligned process, and a pattern obtained after etching has a better vertical characteristic. The mandrel layer <b>13</b> may also include multiple film layers. The mandrel layer <b>13</b> may include, for example, one or any combination of a polycrystalline silicon layer, a silicon oxide layer, a silicon nitride layer, an amorphous carbon layer, and a silicon oxynitride layer.</p><p id="p-0045" num="0044">In this embodiment, the mandrel layer <b>13</b> includes a silicon oxynitride (SiON) layer <b>132</b> and a spin-on-hardmask (SOH) layer <b>131</b> that are stacked. Referring to <figref idref="DRAWINGS">FIG. <b>3</b></figref>, along the direction away from the substrate <b>10</b>, the spin-on-hardmask layer <b>131</b> and the silicon oxynitride layer <b>132</b> that are stacked are sequentially provided above the polycrystalline silicon layer <b>12</b>, that is, the silicon oxynitride layer <b>132</b> is located above the spin-on-hardmask layer <b>131</b>. For example, the spin-on-hardmask layer <b>131</b> and the silicon oxynitride layer <b>132</b> may be sequentially deposited above the polycrystalline silicon layer <b>12</b> through a chemical vapor deposition process, so that thicknesses of formed films of the spin-on-hardmask layer <b>131</b> and the silicon oxynitride layer <b>132</b> can be precisely controlled.</p><p id="p-0046" num="0045">In step S<b>102</b>, referring to <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the mandrel layer <b>13</b> continuously covers above the polycrystalline silicon layer <b>12</b>. When the mandrel layer <b>13</b> is etched, a part of area of the mandrel layer <b>13</b> may be etched through a photolithography process. As shown in <figref idref="DRAWINGS">FIG. <b>5</b></figref>, an area of the mandrel layer <b>13</b> that is etched forms a second groove <b>1342</b>. The second groove <b>1342</b> exposes a part of the surface of the polycrystalline silicon layer <b>12</b>, and the second groove <b>1342</b> separates the remaining part of the mandrel layer <b>13</b> to form a first spacing group <b>134</b>. Because the silicon oxynitride layer <b>132</b> is easy to etch, the difficulty of an etching process during the process of etching the mandrel layer <b>13</b> can be effectively reduced.</p><p id="p-0047" num="0046">In step S<b>104</b>, referring to <figref idref="DRAWINGS">FIG. <b>5</b></figref> and <figref idref="DRAWINGS">FIG. <b>6</b></figref>, after the first spacing group <b>134</b> is formed, a first spacing layer <b>4</b> is deposited on the surface of the reserved mandrel layer <b>13</b> and the surface of the exposed polycrystalline silicon layer <b>12</b>, so that the first spacing layer <b>4</b> covers the outer surface of the first spacing group <b>134</b> and covers the exposed surface of the polycrystalline silicon layer <b>12</b>. When the first spacing layer <b>4</b> is deposited, for example, chemical vapor deposition (CVD), atomic layer deposition (ALD), or physical vapor deposition (PVD) may be used.</p><p id="p-0048" num="0047">In step S<b>106</b>, referring to <figref idref="DRAWINGS">FIG. <b>6</b></figref> and <figref idref="DRAWINGS">FIG. <b>9</b></figref>, after the first spacing group <b>134</b> is removed through the etching process, the first spacing layer <b>4</b> is etched, and a reserved part of the first spacing layer <b>4</b> forms a second spacing group <b>44</b>. The second spacing group <b>44</b> forms multiple third grooves <b>442</b>. The third groove <b>442</b> exposes a part of the surface of the polycrystalline silicon layer <b>12</b>, and the third groove <b>442</b> separates the remaining part of the first spacing layer <b>4</b> to form the second spacing group <b>44</b>.</p><p id="p-0049" num="0048">In step S<b>108</b>, referring to <figref idref="DRAWINGS">FIG. <b>10</b></figref>, after the second spacing group <b>44</b> is formed, a second spacing layer <b>5</b> is deposited, and the second spacing layer <b>5</b> covers the exposed outer surface of the second spacing group <b>44</b> and an exposed part of the surface of the polycrystalline silicon layer <b>12</b>.</p><p id="p-0050" num="0049">In step S<b>110</b>, referring to <figref idref="DRAWINGS">FIG. <b>10</b></figref> and <figref idref="DRAWINGS">FIG. <b>13</b></figref>, a part of the second spacing layer <b>5</b> covering the second spacing group <b>44</b> is removed to expose a part of the surface of the remaining first spacing layer <b>4</b>. The remaining first spacing layer <b>4</b> is entirely removed, that is, the second spacing group <b>44</b> is removed. Then, fourth grooves <b>542</b> are formed between some structures of the remaining second spacing layer <b>5</b>. The fourth groove <b>542</b> exposes a part of the surface of the polycrystalline silicon layer <b>12</b>, and the fourth groove <b>542</b> separates the remaining second spacing layer <b>5</b> to form a third spacing group <b>54</b>.</p><p id="p-0051" num="0050">In step S<b>112</b>, referring to <figref idref="DRAWINGS">FIG. <b>13</b></figref> and <figref idref="DRAWINGS">FIG. <b>15</b></figref>, after the third spacing group <b>54</b> is formed, a shape defined by the third spacing group <b>54</b> is used as a mask pattern. According to the mask pattern, the exposed surface of the polycrystalline silicon layer <b>12</b> is etched downwards. A fifth groove <b>1212</b> is formed on the polycrystalline silicon layer <b>12</b>, and the fifth groove <b>1212</b> exposes a part of the surface of the oxide layer <b>11</b>. A part of the polycrystalline silicon layer <b>12</b> is reserved, and the reserved polycrystalline silicon layer <b>12</b> is separated by the fifth groove <b>1212</b> to form a fourth spacing group <b>121</b>. At the same time, before the fourth spacing group <b>121</b> is formed, the third spacing group <b>54</b> needs to be removed.</p><p id="p-0052" num="0051">This embodiment of the present disclosure provides a method of manufacturing a semiconductor structure. The mandrel layer is deposited above the substrate, a part of the mandrel layer is removed, the first spacing layer is deposited on the remaining part of the mandrel layer, the mandrel layer and a part of the first spacing layer are removed, the remaining part of the first spacing layer is reserved as the first spacing group, the second spacing layer is deposited on the first spacing group, the first spacing group and a part of the second spacing layer are removed, the remaining part of the second spacing layer is reserved as the third spacing group, and the polycrystalline silicon layer is etched by using the third spacing group as the mask. In the method of manufacturing a semiconductor structure provided by the present disclosure, only the mandrel layer is etched, which effectively reduces processing steps, reduces the impact of the etching process on a feature size of a transferred pattern, avoids the problem of pitch variation, and improves the processing efficiency while ensuring the processing effect.</p><p id="p-0053" num="0052">With reference to <figref idref="DRAWINGS">FIG. <b>2</b></figref>, an exemplary embodiment provides a method of manufacturing a semiconductor structure. The method of manufacturing a semiconductor structure includes:</p><p id="p-0054" num="0053">Step S<b>200</b>: Provide an intermediate semiconductor structure, wherein the intermediate semiconductor structure includes a substrate, and an oxide layer, a polycrystalline silicon layer, and a mandrel layer that are sequentially stacked on the substrate.</p><p id="p-0055" num="0054">Step S<b>202</b>: Form a patterned photoresist layer on the mandrel layer, wherein the photoresist layer includes multiple first grooves distributed at intervals, and the first grooves each expose a part of the mandrel layer.</p><p id="p-0056" num="0055">Step S<b>204</b>: Etch a part of the mandrel layer, expose a part of the polycrystalline silicon layer, and form a first spacing group.</p><p id="p-0057" num="0056">Step S<b>206</b>: Deposit a first spacing layer, and cover the first spacing group and an exposed area of the polycrystalline silicon layer.</p><p id="p-0058" num="0057">Step S<b>208</b>: Remove the first spacing group and a part of the first spacing layer, expose a part of the polycrystalline silicon layer, and form a second spacing group.</p><p id="p-0059" num="0058">Step S<b>210</b>: Deposit a second spacing layer to cover the second spacing group and an exposed area of the polycrystalline silicon layer.</p><p id="p-0060" num="0059">Step S<b>212</b>: Remove the second spacing group and a part of the second spacing layer, expose a part of the polycrystalline silicon layer, and form a third spacing group.</p><p id="p-0061" num="0060">Step S<b>214</b>: Remove a part of the polycrystalline silicon layer and the third spacing group, and form a fourth spacing group, wherein the fourth spacing group exposes a part of the oxide layer.</p><p id="p-0062" num="0061">In this embodiment, the implementation of step S<b>200</b> is the same as the implementation of the foregoing embodiment, and details are not described herein again.</p><p id="p-0063" num="0062">In step S<b>202</b> of this embodiment, referring to <figref idref="DRAWINGS">FIG. <b>4</b></figref>, a patterned photoresist layer <b>2</b> is formed on the surface of the mandrel layer <b>13</b>. The patterned photoresist layer <b>2</b> has a first groove <b>21</b>, and multiple first grooves <b>21</b> are distributed at intervals in a direction parallel with the substrate <b>10</b>. A position corresponding to the first groove <b>21</b> exposes a part of the surface of the mandrel layer <b>13</b>, so that a part of the structure of the mandrel layer <b>13</b> may be etched through the first groove <b>21</b>. In this embodiment, a pattern is transferred to the mandrel layer <b>13</b> through the patterned photoresist layer <b>2</b>, thereby selectively etching the mandrel layer <b>13</b>. The outer circumference of the first groove <b>21</b> is perpendicular to the surface of the mandrel layer <b>13</b>, and the longitudinal cross section of the first groove <b>21</b> includes, but is not limited to, a rectangle. Exemplarily, a number of first grooves <b>21</b> is 3. In other exemplary embodiments, the number of first grooves <b>21</b> may be 1, 2, 4, or the like, and is not specifically limited herein.</p><p id="p-0064" num="0063">In this embodiment, the photoresist layer <b>2</b> may be exposed through partial exposure, a part of the photoresist layer <b>2</b> is removed after development, and the remaining part of the photoresist layer <b>2</b> forms the patterned photoresist layer <b>2</b>. The photoresist layer <b>2</b> may be a negative photoresist layer or a positive photoresist layer. Partial exposure may be implemented, for example, by shielding with a light shield.</p><p id="p-0065" num="0064">In this embodiment, the process of etching a part of the mandrel layer, exposing a part of the polycrystalline silicon layer, and forming a first spacing group in step S<b>204</b> may include:</p><p id="p-0066" num="0065">etching a part of the mandrel layer by using the photoresist layer as a mask layer, and forming a second groove, wherein the second groove exposes a first area of the polycrystalline silicon layer, and a reserved part of the mandrel layer forms the first spacing group.</p><p id="p-0067" num="0066">The first spacing group includes multiple spaced first spacing units perpendicular to the polycrystalline silicon layer.</p><p id="p-0068" num="0067">Referring to <figref idref="DRAWINGS">FIG. <b>4</b></figref> and <figref idref="DRAWINGS">FIG. <b>5</b></figref>, the patterned photoresist layer <b>2</b> is used as a mask layer, and a part of the mandrel layer <b>13</b> may be etched vertically downwards at the first groove <b>21</b> in a direction perpendicular to the surface of the substrate <b>10</b> through a photolithography process, until the surface of the polycrystalline silicon layer <b>12</b> is exposed. A position where a part of the mandrel layer <b>13</b> is removed correspondingly forms a second groove <b>1342</b>, and the position corresponding to the second groove <b>1342</b> exposes a part of the surface of the polycrystalline silicon layer <b>12</b>. The remaining part of the mandrel layer <b>13</b> is separated by second grooves <b>1342</b> to form first spacing units <b>1341</b>, the first spacing units <b>1341</b> disposed at intervals form a first spacing group <b>134</b>, and the second groove <b>1342</b> is located between adjacent first spacing units <b>1341</b>. The sidewall surface of the second groove <b>1342</b> coincides with the sidewall surface of the first spacing unit <b>1341</b>, and the sidewall surface of the first spacing unit <b>1341</b> is perpendicular to the surface of the polycrystalline silicon layer <b>12</b>. This facilitates transfer of a pattern of the photoresist layer <b>2</b> to the mandrel layer <b>13</b> through the etching process, and the mandrel layer <b>13</b> is used to form the first spacing group <b>134</b>. Exemplarily, referring to <figref idref="DRAWINGS">FIG. <b>5</b></figref>, a number of second grooves <b>1342</b> is 3, and a number of first spacing units <b>1341</b> is 4.</p><p id="p-0069" num="0068">In this embodiment, before the first spacing layer is deposited in step S<b>206</b>, the patterned photoresist layer used as the mask layer is removed.</p><p id="p-0070" num="0069">Referring to <figref idref="DRAWINGS">FIG. <b>4</b></figref> and <figref idref="DRAWINGS">FIG. <b>5</b></figref>, since the photoresist layer <b>2</b> used as the mask layer is no longer needed, the photoresist layer <b>2</b> needs to be completely removed from the surface of the mandrel layer <b>13</b>. For example, the photoresist layer <b>2</b> may be removed through a wet chemical process.</p><p id="p-0071" num="0070">In this embodiment, the process of depositing a first spacing layer, and covering the first spacing group and an exposed area of the polycrystalline silicon layer in step S<b>206</b> may include:</p><p id="p-0072" num="0071">depositing the first spacing layer through a physical vapor deposition process, wherein the first spacing layer covers a top surface and sidewall surfaces of each of the first spacing units and the first area of the polycrystalline silicon layer.</p><p id="p-0073" num="0072">In this embodiment, referring to <figref idref="DRAWINGS">FIG. <b>5</b></figref> and <figref idref="DRAWINGS">FIG. <b>6</b></figref>, since the first spacing group <b>134</b> is formed by four first spacing units <b>1341</b> disposed at intervals, the deposited first spacing layer <b>4</b> is formed conformally on the surface of the first spacing units <b>1341</b>. For example, the first spacing layer <b>4</b> covers the side walls and tops of the first spacing units <b>1341</b>, and the first spacing layer <b>4</b> may also cover only the side walls of the first spacing units <b>1341</b>. This is not limited herein and may be adjusted according to the actual process. Since a part of area of the polycrystalline silicon layer <b>12</b> is exposed between adjacent first spacing units <b>1341</b>, the first spacing layer <b>4</b> also covers an exposed first area A<b>1</b> of the polycrystalline silicon layer <b>12</b>. In this implementation, the first spacing layer <b>4</b> with the best hardness can be formed through the physical vapor deposition process, which can effectively prevent the first spacing layer <b>4</b> from being deformed by the etching process and help to evenly transfer a pattern downwards.</p><p id="p-0074" num="0073">In this embodiment, the material of the first spacing layer includes titanium nitride. Titanium nitride has good step coverage, which helps to completely cover the first spacing group, and the thickness of the first spacing layer is easy to control. In addition, high hardness of titanium nitride helps to form a square structure with good verticality, which in turn facilitates downward transfer of a pattern. When the first spacing layer is deposited, for example, chemical vapor deposition (CVD) or atomic layer deposition (ALD) may be used.</p><p id="p-0075" num="0074">In this embodiment, the first spacing layer may also be manufactured with a material that satisfies that a Young's modulus is greater than 200 Gpa, wherein the Young's modulus is an elastic modulus along the longitudinal direction. According to Hooke's law, within the elastic limit of an object, the stress is directly proportional to the strain, and the ratio is called a Young's modulus of the material. The Young's modulus is a physical quantity that represents the property of a material and depends only on the physical property of the material itself. The magnitude of the Young's modulus marks the rigidity of a material, and the higher Young's modulus indicates being less likely to be deformed and being easier to form a structure with better verticality, which facilitates downward transfer of a pattern.</p><p id="p-0076" num="0075">In this embodiment, the process of removing the first spacing group and a part of the first spacing layer, exposing a part of the polycrystalline silicon layer, and forming a second spacing group in step S<b>208</b> may include:</p><p id="p-0077" num="0076">etching a part of the first spacing layer covering the top surface of each of the first spacing units;</p><p id="p-0078" num="0077">etching a part of the first spacing layer covering the first area of the polycrystalline silicon layer; and</p><p id="p-0079" num="0078">removing the first spacing group, wherein a reserved part of the first spacing layer forms the second spacing group;</p><p id="p-0080" num="0079">wherein the second spacing group includes multiple spaced second spacing units perpendicular to the polycrystalline silicon layer, two adjacent second spacing units form a third groove, and the third groove exposes a second area of the polycrystalline silicon layer.</p><p id="p-0081" num="0080"><figref idref="DRAWINGS">FIG. <b>6</b></figref> shows the first spacing layer formed on the first spacing group and the exposed area of the polycrystalline silicon layer, wherein the first spacing layer <b>4</b> may include a top first spacing layer <b>41</b>, a middle first spacing layer <b>42</b>, and a bottom first spacing layer <b>43</b>. The top first spacing layer <b>41</b> is located on the top surface of the first spacing unit <b>1341</b>, the middle first spacing layer <b>42</b> is located on the sidewall surface of the first spacing unit <b>1341</b>, and the bottom first spacing layer <b>43</b> is located on the first area A<b>1</b> of the polycrystalline silicon layer <b>12</b>. In this embodiment, referring to <figref idref="DRAWINGS">FIG. <b>6</b></figref> and <figref idref="DRAWINGS">FIG. <b>7</b></figref>, for example, the top first spacing layer <b>41</b> and a part of the bottom first spacing layer <b>43</b> may be etched from top to bottom through a photolithography process, and the middle first spacing layer <b>42</b> is reserved. Referring to <figref idref="DRAWINGS">FIG. <b>7</b></figref>, after the top first spacing layer <b>41</b> is etched, the top surface of the first spacing unit <b>1341</b> is exposed. Exemplarily, the top surface of the reserved middle first spacing layer <b>42</b> is flush with the top surface of the first spacing unit <b>1341</b>. Based on the circumference of the top surface of the first spacing unit <b>1341</b>, the first spacing unit <b>1341</b> is vertically etched downwards in a direction perpendicular to the surface of the polycrystalline silicon layer <b>12</b>. Referring to <figref idref="DRAWINGS">FIG. <b>8</b></figref> and <figref idref="DRAWINGS">FIG. <b>9</b></figref>, after the first spacing unit <b>1341</b> is removed, only the middle first spacing layer <b>42</b> remains on the surface of the polycrystalline silicon layer <b>12</b>. A third groove <b>442</b> is formed between adjacent middle first spacing layers <b>42</b> at a position where the first spacing unit <b>1341</b> is removed. A position corresponding to the third groove <b>442</b> exposes a second area A<b>2</b> of the polycrystalline silicon layer <b>12</b>, and the middle first spacing layer <b>42</b> forms a second spacing unit <b>441</b>. Second spacing units <b>441</b> distributed at intervals form a second spacing group <b>44</b>, and the sidewall surface of the second spacing unit <b>441</b> coincides with the sidewall surface of the third groove <b>442</b>. Therefore, the sidewall surface of the second spacing unit <b>441</b> is perpendicular to the surface of the polycrystalline silicon layer <b>12</b>. Exemplarily, referring to <figref idref="DRAWINGS">FIG. <b>9</b></figref>, a number of third grooves <b>442</b> in the second spacing group <b>44</b> is 7, a number of second spacing units <b>441</b> is 8, and the second spacing unit <b>441</b> includes, but is not limited to, a square structure.</p><p id="p-0082" num="0081">In this embodiment, a width of a projected profile of the first spacing unit on the substrate is greater than a width of a projected profile of the second spacing unit on the substrate. Referring to <figref idref="DRAWINGS">FIG. <b>5</b></figref> and <figref idref="DRAWINGS">FIG. <b>9</b></figref>, a width of a longitudinal cross section of a projected outer profile of the outer circumference of the first spacing unit <b>1341</b> on the surface of the substrate <b>1</b> is greater than a width of a longitudinal cross section of a projected outer profile of the outer circumference of the second spacing unit <b>441</b> on the surface of the substrate <b>1</b>.</p><p id="p-0083" num="0082">In this embodiment, a number of the second spacing units is twice a number of the first spacing units. Referring to <figref idref="DRAWINGS">FIG. <b>5</b></figref> and <figref idref="DRAWINGS">FIG. <b>9</b></figref>, four first spacing units <b>1341</b> are formed on the mandrel layer <b>13</b> by using the photoresist layer <b>2</b> as a mask layer, and eight second spacing units <b>441</b> are formed through the remaining part of the first spacing layer <b>4</b>. Therefore, the number of the second spacing units <b>441</b> is twice the number of the first spacing units <b>1341</b>.</p><p id="p-0084" num="0083">In this embodiment, the process of depositing a second spacing layer and covering the second spacing group and an exposed area of the polycrystalline silicon layer in step S<b>210</b> may include:</p><p id="p-0085" num="0084">depositing the second spacing layer through an atomic layer deposition process, wherein the second spacing layer covers a top surface and sidewall surfaces of each of the second spacing units and the second area of the polycrystalline silicon layer.</p><p id="p-0086" num="0085">Referring to <figref idref="DRAWINGS">FIG. <b>9</b></figref> and <figref idref="DRAWINGS">FIG. <b>10</b></figref>, since the second spacing group <b>44</b> is formed by eight second spacing units <b>441</b> disposed at intervals, the deposited second spacing layer <b>5</b> is conformally formed on the surface of the second spacing units <b>441</b>. For example, the second spacing layer <b>5</b> covers the side walls and tops of the second spacing units <b>441</b>, and the second spacing layer <b>5</b> may also cover only the side walls of the second spacing units <b>441</b>. This is not limited herein and may be adjusted according to the actual process. Since a part of area of the polycrystalline silicon layer <b>12</b> is exposed between adjacent second spacing units <b>441</b>, the second spacing layer <b>5</b> also covers the exposed first area A<b>2</b> of the polycrystalline silicon layer <b>12</b>.</p><p id="p-0087" num="0086">In this embodiment, a material of the first spacing layer is the same as or different from a material of the second spacing layer. Since non-metal oxide has better coverage performance, non-metal oxide can be selected as the material of the second spacing layer, so that a uniform line width can be obtained on the surface of the polycrystalline silicon layer. Exemplarily, a material of the second spacing layer includes, but is not limited to, silicon oxide or silicon oxynitride. When the second spacing layer is deposited, for example, chemical vapor deposition (CVD) or physical vapor deposition (PVD) may be used.</p><p id="p-0088" num="0087">In this embodiment, the process of removing the second spacing group and a part of the second spacing layer, exposing a part of the polycrystalline silicon layer, and forming a third spacing group in step S<b>212</b> may include:</p><p id="p-0089" num="0088">etching a part of the second spacing layer covering the top surface of each of the second spacing units;</p><p id="p-0090" num="0089">etching a part of the second spacing layer covering the second area of the polycrystalline silicon layer; and</p><p id="p-0091" num="0090">removing the second spacing group, wherein a reserved part of the second spacing layer forms the third spacing group;</p><p id="p-0092" num="0091">wherein the third spacing group includes multiple spaced third spacing units perpendicular to the polycrystalline silicon layer, two adjacent third spacing units form a fourth groove, and the fourth groove exposes a third area of the polycrystalline silicon layer.</p><p id="p-0093" num="0092"><figref idref="DRAWINGS">FIG. <b>10</b></figref> shows the second spacing layer formed on the second spacing group and the exposed area of the polycrystalline silicon layer, wherein the second spacing layer <b>5</b> includes a top second spacing layer <b>51</b>, a middle second spacing layer <b>52</b>, and a bottom second spacing layer <b>53</b>. The top second spacing layer <b>51</b> is located on the top surface of the second spacing unit <b>441</b>, the middle second spacing layer <b>52</b> is located on the sidewall surface of the second spacing unit <b>441</b>, and the bottom second spacing layer <b>53</b> is located on the second area A<b>2</b> of the polycrystalline silicon layer <b>12</b>. In this embodiment, referring to <figref idref="DRAWINGS">FIG. <b>11</b></figref> and <figref idref="DRAWINGS">FIG. <b>12</b></figref>, for example, the top second spacing layer <b>51</b> and a part of the bottom second spacing layer <b>53</b> may be etched from top to bottom through a photolithography process, and the middle second spacing layer <b>52</b> is reserved. Referring to <figref idref="DRAWINGS">FIG. <b>11</b></figref>, after the top second spacing layer <b>51</b> is etched, the top surface of the second spacing unit <b>441</b> is exposed. The top surface of the reserved middle second spacing layer <b>52</b> is flush with the top surface of the second spacing unit <b>441</b>. Based on the circumference of the top surface of the second spacing unit <b>441</b>, the second spacing unit <b>441</b> is vertically etched downwards in a direction perpendicular to the surface of the polycrystalline silicon layer <b>12</b>. Referring to <figref idref="DRAWINGS">FIG. <b>12</b></figref> and <figref idref="DRAWINGS">FIG. <b>13</b></figref>, after the second spacing unit <b>441</b> is removed, only the middle second spacing layer <b>52</b> remains on the surface of the polycrystalline silicon layer <b>12</b>. A fourth groove <b>542</b> is formed between adjacent middle second spacing layers <b>52</b> at a position where the second spacing unit <b>441</b> is removed. A position corresponding to the fourth groove <b>542</b> exposes a third area A<b>3</b> of the polycrystalline silicon layer <b>12</b>, and the middle second spacing layer <b>52</b> forms a third spacing unit <b>541</b>. Third spacing units <b>541</b> distributed at intervals form a third spacing group <b>54</b>, and the sidewall surface of the third spacing unit <b>541</b> coincides with the sidewall surface of the fourth groove <b>542</b>. Therefore, the sidewall surface of the third spacing unit <b>541</b> is perpendicular to the surface of the polycrystalline silicon layer <b>12</b>. Exemplarily, referring to <figref idref="DRAWINGS">FIG. <b>13</b></figref>, a number of fourth grooves <b>542</b> in the third spacing group <b>54</b> is 15, and a number of third spacing units <b>541</b> is 16. Referring to <figref idref="DRAWINGS">FIG. <b>4</b></figref> and <figref idref="DRAWINGS">FIG. <b>13</b></figref>, 4 first spacing units <b>1341</b> are formed on the mandrel layer <b>13</b> by using the photoresist layer <b>2</b> as a mask layer, and 16 third spacing units <b>541</b> are formed through the remaining part of the second spacing layer <b>5</b>. Therefore, the number of the third spacing units <b>541</b> is quadruple the number of the first spacing units <b>1341</b>.</p><p id="p-0094" num="0093">The third spacing unit <b>541</b> is formed by the remaining second spacing layer <b>5</b>. When the material of the second spacing layer <b>5</b> is non-metal oxide, due to insufficient Mohs hardness of the material, exemplarily, the upper part of the third spacing unit <b>541</b> forms a circular structure during the etching process, as shown in <figref idref="DRAWINGS">FIG. <b>13</b></figref>. When the Mohs hardness of the second spacing layer <b>5</b> is greater than or equal to 8 or 9, the upper part of the third spacing unit <b>541</b> may form a square structure.</p><p id="p-0095" num="0094">In this embodiment, the process of removing a part of the polycrystalline silicon layer and the third spacing group, and forming a fourth spacing group, wherein the fourth spacing group exposes a part of the oxide layer in step S<b>214</b> may include:</p><p id="p-0096" num="0095">etching the third area of the polycrystalline silicon layer, and forming a fifth groove, wherein a reserved part of the polycrystalline silicon layer forms the fourth spacing group; and</p><p id="p-0097" num="0096">removing the third spacing group;</p><p id="p-0098" num="0097">wherein the fourth spacing group includes multiple spaced fourth spacing units perpendicular to the oxide layer, two adjacent fourth spacing units form the fifth groove, and the fifth groove exposes a part of the oxide layer.</p><p id="p-0099" num="0098">Referring to <figref idref="DRAWINGS">FIG. <b>13</b></figref> and <figref idref="DRAWINGS">FIG. <b>14</b></figref>, the fourth groove <b>542</b> exposes the third area A<b>3</b> of the polycrystalline silicon layer <b>12</b>. The third spacing group <b>54</b> is used as a mask layer. Based on the circumference of the third area A<b>3</b>, a part of the polycrystalline silicon layer <b>12</b> may be vertically etched downwards in a direction perpendicular to the surface of the oxide layer <b>11</b> through a photolithography process. A fifth groove <b>1212</b> is correspondingly formed at a position where the part of the polycrystalline silicon layer <b>12</b> is removed, and the remaining polycrystalline silicon layer <b>12</b> is separated by fifth grooves <b>1212</b> to form fourth spacing units <b>1211</b>. The third spacing group <b>54</b> used as the mask layer is removed. As shown in <figref idref="DRAWINGS">FIG. <b>15</b></figref>, the fifth groove <b>1212</b> is located between two adjacent fourth spacing units <b>1211</b>, the sidewall surface of the fourth spacing unit <b>1211</b> coincides with the sidewall surface of the fifth groove <b>1212</b>, and the sidewall surface of the fourth spacing unit <b>1211</b> is perpendicular to the surface of the oxide layer <b>11</b>. The position corresponding to the fifth groove <b>1212</b> exposes a part of the surface of the oxide layer <b>11</b>. Therefore, a pattern of the third spacing group <b>54</b> is transferred to the polycrystalline silicon layer <b>12</b> with high quality through the etching process, and both the final line width size and the trench size between lines of the fourth spacing unit <b>1211</b> formed in the polycrystalline silicon layer <b>12</b> are highly consistent.</p><p id="p-0100" num="0099">An embodiment of the present disclosure further provides a semiconductor structure. Referring to <figref idref="DRAWINGS">FIG. <b>15</b></figref>, the semiconductor structure includes a substrate <b>10</b>, an oxide layer <b>11</b> disposed on the substrate <b>10</b>, and a polycrystalline silicon layer <b>12</b> disposed on the oxide layer <b>11</b>. The polycrystalline silicon layer <b>12</b> includes multiple fourth spacing units <b>1211</b> disposed at intervals. There is a fifth groove <b>1212</b> between two adjacent fourth spacing units <b>1211</b>, and the fifth groove <b>1212</b> exposes a part of the oxide layer <b>11</b>.</p><p id="p-0101" num="0100">The embodiments or implementations of this specification are described in a progressive manner, and each embodiment focuses on differences from other embodiments. The same or similar parts between the embodiments may refer to each other.</p><p id="p-0102" num="0101">In the description of the specification, the description with reference to terms such as &#x201c;an embodiment&#x201d;, &#x201c;an exemplary embodiment&#x201d;, &#x201c;some implementations&#x201d;, &#x201c;a schematic implementation&#x201d; and &#x201c;an example&#x201d; means that the specific feature, structure, material, or characteristic described in combination with the implementation(s) or example(s) is included in at least one implementation or example of the present disclosure.</p><p id="p-0103" num="0102">In this specification, the schematic expression of the above terms does not necessarily refer to the same implementation or example. Moreover, the described specific feature, structure, material or characteristic may be combined in an appropriate manner in any one or more implementations or examples.</p><p id="p-0104" num="0103">It should be noted that in the description of the present disclosure, the terms such as &#x201c;center&#x201d;, &#x201c;top&#x201d;, &#x201c;bottom&#x201d;, &#x201c;left&#x201d;, &#x201c;right&#x201d;, &#x201c;vertical&#x201d;, &#x201c;horizontal&#x201d;, &#x201c;inner&#x201d; and &#x201c;outer&#x201d; indicate the orientation or position relationships based on the accompanying drawings. These terms are merely intended to facilitate description of the present disclosure and simplify the description, rather than to indicate or imply that the mentioned apparatus or element must have a specific orientation and must be constructed and operated in a specific orientation. Therefore, these terms should not be construed as a limitation to the present disclosure.</p><p id="p-0105" num="0104">It can be understood that the terms such as &#x201c;first&#x201d; and &#x201c;second&#x201d; used in the present disclosure can be used to describe various structures, but these structures are not limited by these terms. Instead, these terms are merely intended to distinguish one element from another.</p><p id="p-0106" num="0105">The same elements in one or more accompanying drawings are denoted by similar reference numerals. For the sake of clarity, various parts in the accompanying drawings are not drawn to scale. In addition, some well-known parts may not be shown. For the sake of brevity, the structure obtained by implementing a plurality of steps may be shown in one figure. In order to make the understanding of the present disclosure more clearly, many specific details of the present disclosure, such as the structure, material, size, processing process, and technology of the device, are described below. However, as those skilled in the art can understand, the present disclosure may not be implemented according to these specific details.</p><p id="p-0107" num="0106">Finally, it should be noted that the above embodiments are merely intended to explain the technical solutions of the present disclosure, rather than to limit the present disclosure. Although the present disclosure is described in detail with reference to the above embodiments, those skilled in the art should understand that they may still modify the technical solutions described in the above embodiments, or make equivalent substitutions of some or all of the technical features recorded therein, without deviating the essence of the corresponding technical solutions from the scope of the technical solutions of the embodiments of the present disclosure.</p><heading id="h-0007" level="1">INDUSTRIAL APPLICABILITY</heading><p id="p-0108" num="0107">In the method of manufacturing a semiconductor structure and the semiconductor structure provided in the embodiments of the present disclosure, only the mandrel layer is etched, which effectively reduces processing steps, reduces the impact of the etching process on a feature size of a transferred pattern, avoids the problem of pitch variation, and improves the processing efficiency while ensuring the processing effect.</p><?detailed-description description="Detailed Description" end="tail"?></description><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A method of manufacturing a semiconductor structure, comprising:<claim-text>providing an intermediate semiconductor structure, wherein the intermediate semiconductor structure comprises a substrate, and an oxide layer, a polycrystalline silicon layer, and a mandrel layer that are sequentially stacked on the substrate;</claim-text><claim-text>etching a part of the mandrel layer, exposing a part of the polycrystalline silicon layer, and forming a first spacing group;</claim-text><claim-text>depositing a first spacing layer, and covering the first spacing group and an exposed area of the polycrystalline silicon layer;</claim-text><claim-text>removing the first spacing group and a part of the first spacing layer, exposing a part of the polycrystalline silicon layer, and forming a second spacing group;</claim-text><claim-text>depositing a second spacing layer, and covering the second spacing group and an exposed area of the polycrystalline silicon layer;</claim-text><claim-text>removing the second spacing group and a part of the second spacing layer, exposing a part of the polycrystalline silicon layer, and forming a third spacing group; and</claim-text><claim-text>removing a part of the polycrystalline silicon layer and the third spacing group, and forming a fourth spacing group, wherein the fourth spacing group exposes a part of the oxide layer.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The method of manufacturing a semiconductor structure according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein before etching the mandrel layer, the method further comprises:<claim-text>forming a patterned photoresist layer on the mandrel layer, wherein the photoresist layer comprises multiple first grooves distributed at intervals, and the first grooves each expose a part of the mandrel layer.</claim-text></claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The method of manufacturing a semiconductor structure according to <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the etching a part of the mandrel layer, exposing a part of the polycrystalline silicon layer, and forming a first spacing group comprises:<claim-text>etching a part of the mandrel layer by using the photoresist layer as a mask layer, and forming a second groove, wherein the second groove exposes a first area of the polycrystalline silicon layer, and a reserved part of the mandrel layer forms the first spacing group;</claim-text><claim-text>wherein the first spacing group comprises multiple spaced first spacing units perpendicular to the polycrystalline silicon layer, and the second groove is formed between two adjacent first spacing units.</claim-text></claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The method of manufacturing a semiconductor structure according to <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein before the depositing a first spacing layer, the method further comprises:<claim-text>removing the mask layer.</claim-text></claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The method of manufacturing a semiconductor structure according to <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein the depositing a first spacing layer, and covering the first spacing group and an exposed area of the polycrystalline silicon layer comprises:<claim-text>depositing the first spacing layer through a physical vapor deposition process, wherein the first spacing layer covers a top surface and sidewall surfaces of each of the first spacing units and the first area of the polycrystalline silicon layer.</claim-text></claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The method of manufacturing a semiconductor structure according to <claim-ref idref="CLM-00005">claim 5</claim-ref>, wherein the removing the first spacing group and a part of the first spacing layer, exposing a part of the polycrystalline silicon layer, and forming a second spacing group comprises:<claim-text>etching a part of the first spacing layer covering the top surface of each of the first spacing units;</claim-text><claim-text>etching a part of the first spacing layer covering the first area of the polycrystalline silicon layer; and</claim-text><claim-text>removing the first spacing group, wherein a reserved part of the first spacing layer forms the second spacing group;</claim-text><claim-text>wherein the second spacing group comprises multiple spaced second spacing units perpendicular to the polycrystalline silicon layer, two adjacent second spacing units form a third groove, and the third groove exposes a second area of the polycrystalline silicon layer.</claim-text></claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The method of manufacturing a semiconductor structure according to <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein a width of a projected profile of the first spacing unit on the substrate is greater than a width of a projected profile of the second spacing unit on the substrate.</claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The method of manufacturing a semiconductor structure according to <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein a number of the second spacing units is twice a number of the first spacing units.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The method of manufacturing a semiconductor structure according to <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein the depositing a second spacing layer, and covering the second spacing group and an exposed area of the polycrystalline silicon layer comprises:<claim-text>depositing the second spacing layer through an atomic layer deposition process, wherein the second spacing layer covers a top surface and sidewall surfaces of each of the second spacing units and the second area of the polycrystalline silicon layer.</claim-text></claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The method of manufacturing a semiconductor structure according to <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein the removing the second spacing group and a part of the second spacing layer, exposing a part of the polycrystalline silicon layer, and forming a third spacing group comprises:<claim-text>etching a part of the second spacing layer covering the top surface of each of the second spacing units;</claim-text><claim-text>etching a part of the second spacing layer covering the second area of the polycrystalline silicon layer; and</claim-text><claim-text>removing the second spacing group, wherein a reserved part of the second spacing layer forms the third spacing group;</claim-text><claim-text>wherein the third spacing group comprises multiple spaced third spacing units perpendicular to the polycrystalline silicon layer, two adjacent third spacing units form a fourth groove, and the fourth groove exposes a third area of the polycrystalline silicon layer.</claim-text></claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The method of manufacturing a semiconductor structure according to <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein a number of the third spacing units is quadruple a number of the first spacing units.</claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The method of manufacturing a semiconductor structure according to <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein the removing a part of the polycrystalline silicon layer and the third spacing group, and forming a fourth spacing group, wherein the fourth spacing group exposes a part of the oxide layer comprises:<claim-text>etching the third area of the polycrystalline silicon layer, and forming a fifth groove, wherein a reserved part of the polycrystalline silicon layer forms the fourth spacing group; and</claim-text><claim-text>removing the third spacing group;</claim-text><claim-text>wherein the fourth spacing group comprises multiple spaced fourth spacing units perpendicular to the oxide layer, two adjacent fourth spacing units form the fifth groove, and the fifth groove exposes a part of the oxide layer.</claim-text></claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The method of manufacturing a semiconductor structure according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the mandrel layer comprises a silicon oxynitride layer and a spin-on-hardmask layer that are stacked.</claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The method of manufacturing a semiconductor structure according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a material of the first spacing layer is the same as or different from a material of the second spacing layer.</claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The method of manufacturing a semiconductor structure according to <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein<claim-text>the material of the first spacing layer comprises titanium nitride.</claim-text></claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. A semiconductor structure, wherein the semiconductor structure comprises:<claim-text>a substrate;</claim-text><claim-text>an oxide layer, disposed on the substrate; and</claim-text><claim-text>a polycrystalline silicon layer, disposed on the oxide layer, wherein the polycrystalline silicon layer comprises multiple spacing units disposed at intervals, two adjacent spacing units form a groove, and the groove exposes a part of the oxide layer; wherein</claim-text><claim-text>the polycrystalline silicon layer is processed by using the method of manufacturing a semiconductor structure according to <claim-ref idref="CLM-00001">claim 1</claim-ref>.</claim-text></claim-text></claim></claims></us-patent-application>