#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17b08f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17c5d50 .scope module, "tb" "tb" 3 91;
 .timescale -12 -12;
L_0x17b3d90 .functor NOT 1, L_0x17f0fe0, C4<0>, C4<0>, C4<0>;
L_0x17aea10 .functor XOR 8, L_0x17f0bb0, L_0x17f0c70, C4<00000000>, C4<00000000>;
L_0x17aecd0 .functor XOR 8, L_0x17aea10, L_0x17f0e30, C4<00000000>, C4<00000000>;
v0x17efc60_0 .net *"_ivl_10", 7 0, L_0x17f0e30;  1 drivers
v0x17efd60_0 .net *"_ivl_12", 7 0, L_0x17aecd0;  1 drivers
v0x17efe40_0 .net *"_ivl_2", 7 0, L_0x17f0ac0;  1 drivers
v0x17eff00_0 .net *"_ivl_4", 7 0, L_0x17f0bb0;  1 drivers
v0x17effe0_0 .net *"_ivl_6", 7 0, L_0x17f0c70;  1 drivers
v0x17f0110_0 .net *"_ivl_8", 7 0, L_0x17aea10;  1 drivers
v0x17f01f0_0 .net "areset", 0 0, L_0x17ae7d0;  1 drivers
v0x17f0290_0 .var "clk", 0 0;
v0x17f0330_0 .net "d", 7 0, v0x17eeea0_0;  1 drivers
v0x17f0480_0 .net "q_dut", 7 0, v0x17ef900_0;  1 drivers
v0x17f0540_0 .net "q_ref", 7 0, v0x17ae840_0;  1 drivers
v0x17f05e0_0 .var/2u "stats1", 159 0;
v0x17f06a0_0 .var/2u "strobe", 0 0;
v0x17f0760_0 .net "tb_match", 0 0, L_0x17f0fe0;  1 drivers
v0x17f0830_0 .net "tb_mismatch", 0 0, L_0x17b3d90;  1 drivers
v0x17f08d0_0 .net "wavedrom_enable", 0 0, v0x17ef130_0;  1 drivers
v0x17f09a0_0 .net "wavedrom_title", 511 0, v0x17ef1d0_0;  1 drivers
L_0x17f0ac0 .concat [ 8 0 0 0], v0x17ae840_0;
L_0x17f0bb0 .concat [ 8 0 0 0], v0x17ae840_0;
L_0x17f0c70 .concat [ 8 0 0 0], v0x17ef900_0;
L_0x17f0e30 .concat [ 8 0 0 0], v0x17ae840_0;
L_0x17f0fe0 .cmp/eeq 8, L_0x17f0ac0, L_0x17aecd0;
S_0x17c5ee0 .scope module, "good1" "reference_module" 3 132, 3 4 0, S_0x17c5d50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "d";
    .port_info 2 /INPUT 1 "areset";
    .port_info 3 /OUTPUT 8 "q";
v0x17b36c0_0 .net "areset", 0 0, L_0x17ae7d0;  alias, 1 drivers
v0x17b3990_0 .net "clk", 0 0, v0x17f0290_0;  1 drivers
v0x17b3e60_0 .net "d", 7 0, v0x17eeea0_0;  alias, 1 drivers
v0x17ae840_0 .var "q", 7 0;
E_0x17bc2d0 .event posedge, v0x17b36c0_0, v0x17b3990_0;
S_0x17ee250 .scope module, "stim1" "stimulus_gen" 3 127, 3 19 0, S_0x17c5d50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "d";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x17ae7d0 .functor BUFZ 1, v0x17eefa0_0, C4<0>, C4<0>, C4<0>;
v0x17eed30_0 .net "areset", 0 0, L_0x17ae7d0;  alias, 1 drivers
v0x17eedd0_0 .net "clk", 0 0, v0x17f0290_0;  alias, 1 drivers
v0x17eeea0_0 .var "d", 7 0;
v0x17eefa0_0 .var "reset", 0 0;
v0x17ef040_0 .net "tb_match", 0 0, L_0x17f0fe0;  alias, 1 drivers
v0x17ef130_0 .var "wavedrom_enable", 0 0;
v0x17ef1d0_0 .var "wavedrom_title", 511 0;
E_0x17bcdf0/0 .event negedge, v0x17b3990_0;
E_0x17bcdf0/1 .event posedge, v0x17b3990_0;
E_0x17bcdf0 .event/or E_0x17bcdf0/0, E_0x17bcdf0/1;
S_0x17ee4f0 .scope task, "reset_test" "reset_test" 3 43, 3 43 0, S_0x17ee250;
 .timescale -12 -12;
v0x17aeae0_0 .var/2u "arfail", 0 0;
v0x17aeda0_0 .var "async", 0 0;
v0x17af5a0_0 .var/2u "datafail", 0 0;
v0x17ee7b0_0 .var/2u "srfail", 0 0;
E_0x17a79f0 .event posedge, v0x17b3990_0;
E_0x17d0170 .event negedge, v0x17b3990_0;
TD_tb.stim1.reset_test ;
    %wait E_0x17a79f0;
    %wait E_0x17a79f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17eefa0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17a79f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x17d0170;
    %load/vec4 v0x17ef040_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x17af5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17eefa0_0, 0;
    %wait E_0x17a79f0;
    %load/vec4 v0x17ef040_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x17aeae0_0, 0, 1;
    %wait E_0x17a79f0;
    %load/vec4 v0x17ef040_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x17ee7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17eefa0_0, 0;
    %load/vec4 v0x17ee7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 57 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x17aeae0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x17aeda0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x17af5a0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x17aeda0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 59 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x17ee870 .scope task, "wavedrom_start" "wavedrom_start" 3 35, 3 35 0, S_0x17ee250;
 .timescale -12 -12;
v0x17eea70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17eeb50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 38, 3 38 0, S_0x17ee250;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17ef370 .scope module, "top_module1" "top_module" 3 138, 4 1 0, S_0x17c5d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "d";
    .port_info 2 /INPUT 1 "areset";
    .port_info 3 /OUTPUT 8 "q";
v0x17ef610_0 .net "areset", 0 0, L_0x17ae7d0;  alias, 1 drivers
v0x17ef700_0 .net "clk", 0 0, v0x17f0290_0;  alias, 1 drivers
v0x17ef810_0 .net "d", 7 0, v0x17eeea0_0;  alias, 1 drivers
v0x17ef900_0 .var "q", 7 0;
S_0x17efa40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 146, 3 146 0, S_0x17c5d50;
 .timescale -12 -12;
E_0x17bc720 .event anyedge, v0x17f06a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17f06a0_0;
    %nor/r;
    %assign/vec4 v0x17f06a0_0, 0;
    %wait E_0x17bc720;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17ee250;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17eefa0_0, 0;
    %vpi_func 3 69 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x17eeea0_0, 0;
    %wait E_0x17d0170;
    %wait E_0x17d0170;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17aeda0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x17ee4f0;
    %join;
    %pushi/vec4 7, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17d0170;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x17eeea0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %wait E_0x17a79f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17eefa0_0, 0;
    %wait E_0x17d0170;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17eefa0_0, 0;
    %vpi_func 3 76 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x17eeea0_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17d0170;
    %vpi_func 3 77 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x17eeea0_0, 0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17eeb50;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17bcdf0;
    %vpi_func 3 82 "$random" 32 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x17eefa0_0, 0;
    %vpi_func 3 83 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x17eeea0_0, 0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 86 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x17c5ee0;
T_5 ;
    %wait E_0x17bc2d0;
    %load/vec4 v0x17b36c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x17ae840_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x17b3e60_0;
    %assign/vec4 v0x17ae840_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x17ef370;
T_6 ;
    %wait E_0x17bc2d0;
    %load/vec4 v0x17ef610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x17ef900_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x17ef810_0;
    %assign/vec4 v0x17ef900_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x17c5d50;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f0290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f06a0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x17c5d50;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x17f0290_0;
    %inv;
    %store/vec4 v0x17f0290_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x17c5d50;
T_9 ;
    %vpi_call/w 3 119 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 120 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17eedd0_0, v0x17f0830_0, v0x17f0290_0, v0x17f0330_0, v0x17f01f0_0, v0x17f0540_0, v0x17f0480_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x17c5d50;
T_10 ;
    %load/vec4 v0x17f05e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x17f05e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17f05e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 155 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 156 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_10.1 ;
    %load/vec4 v0x17f05e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17f05e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 158 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 159 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17f05e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17f05e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 160 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x17c5d50;
T_11 ;
    %wait E_0x17bcdf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17f05e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f05e0_0, 4, 32;
    %load/vec4 v0x17f0760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x17f05e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 171 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f05e0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17f05e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f05e0_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x17f0540_0;
    %load/vec4 v0x17f0540_0;
    %load/vec4 v0x17f0480_0;
    %xor;
    %load/vec4 v0x17f0540_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x17f05e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 175 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f05e0_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x17f05e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f05e0_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/dff8ar/dff8ar_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/machine/dff8ar/iter0/response25/top_module.sv";
