

================================================================
== Vitis HLS Report for 'huff_make_dhuff_tb_1'
================================================================
* Date:           Tue Jun 18 12:24:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.597 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_637_1  |       48|     4160|   3 ~ 260|          -|          -|    16|        no|
        |- VITIS_LOOP_649_3  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 11 
10 --> 7 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 16 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_dhtbl_valptr_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_dhtbl_valptr_offset"   --->   Operation 17 'read' 'p_dhtbl_valptr_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_dhtbl_mincode_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_dhtbl_mincode_offset"   --->   Operation 18 'read' 'p_dhtbl_mincode_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_dhtbl_maxcode_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_dhtbl_maxcode_offset"   --->   Operation 19 'read' 'p_dhtbl_maxcode_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_xhtbl_bits_offset_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_xhtbl_bits_offset"   --->   Operation 20 'read' 'p_xhtbl_bits_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_dhtbl_ml_loc = alloca i64 1"   --->   Operation 21 'alloca' 'p_dhtbl_ml_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%huffsize_load_loc = alloca i64 1"   --->   Operation 22 'alloca' 'huffsize_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add_ln651_loc = alloca i64 1"   --->   Operation 23 'alloca' 'add_ln651_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%code_4_loc = alloca i64 1"   --->   Operation 24 'alloca' 'code_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.36ns)   --->   "%select_ln668 = select i1 %p_dhtbl_valptr_offset_read, i6 36, i6 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:668]   --->   Operation 25 'select' 'select_ln668' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.36ns)   --->   "%select_ln669 = select i1 %p_dhtbl_mincode_offset_read, i6 36, i6 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:669]   --->   Operation 26 'select' 'select_ln669' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.36ns)   --->   "%select_ln671 = select i1 %p_dhtbl_maxcode_offset_read, i6 36, i6 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:671]   --->   Operation 27 'select' 'select_ln671' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.37ns)   --->   "%select_ln671_cast = select i1 %p_dhtbl_maxcode_offset_read, i7 36, i7 0"   --->   Operation 28 'select' 'select_ln671_cast' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%huffsize = alloca i64 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:629]   --->   Operation 29 'alloca' 'huffsize' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 257> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%huffcode = alloca i64 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:630]   --->   Operation 30 'alloca' 'huffcode' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln628 = store i32 0, i32 %p" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 31 'store' 'store_ln628' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 32 [1/1] (0.46ns)   --->   "%store_ln628 = store i5 1, i5 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 32 'store' 'store_ln628' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln637 = br void %VITIS_LOOP_638_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 33 'br' 'br_ln637' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.23>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_5 = load i5 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 34 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.82ns)   --->   "%icmp_ln637 = icmp_eq  i5 %i_5, i5 17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 35 'icmp' 'icmp_ln637' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln637 = br i1 %icmp_ln637, void %VITIS_LOOP_638_2.split, void %for.end9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 36 'br' 'br_ln637' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %i_5, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 37 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_cast = zext i7 %tmp" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 38 'zext' 'p_cast' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.93ns)   --->   "%empty = add i10 %p_cast, i10 %p_xhtbl_bits_offset_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 39 'add' 'empty' <Predicate = (!icmp_ln637)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %empty, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 40 'partselect' 'tmp_s' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_cast3 = zext i8 %tmp_s" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 41 'zext' 'p_cast3' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_jinfo_dc_xhuff_tbl_bits_addr = getelementptr i8 %p_jinfo_dc_xhuff_tbl_bits, i64 0, i64 %p_cast3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 42 'getelementptr' 'p_jinfo_dc_xhuff_tbl_bits_addr' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (1.29ns)   --->   "%p_jinfo_dc_xhuff_tbl_bits_load = load i8 %p_jinfo_dc_xhuff_tbl_bits_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 43 'load' 'p_jinfo_dc_xhuff_tbl_bits_load' <Predicate = (!icmp_ln637)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%size_4 = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 44 'alloca' 'size_4' <Predicate = (icmp_ln637)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%code = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 45 'alloca' 'code' <Predicate = (icmp_ln637)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_2 = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 46 'alloca' 'p_2' <Predicate = (icmp_ln637)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_load = load i32 %p" [benchmarks/chstone/jpeg/src/jpeg_decode.c:643]   --->   Operation 47 'load' 'p_load' <Predicate = (icmp_ln637)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln643 = zext i32 %p_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:643]   --->   Operation 48 'zext' 'zext_ln643' <Predicate = (icmp_ln637)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%huffsize_addr = getelementptr i5 %huffsize, i64 0, i64 %zext_ln643" [benchmarks/chstone/jpeg/src/jpeg_decode.c:643]   --->   Operation 49 'getelementptr' 'huffsize_addr' <Predicate = (icmp_ln637)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.29ns)   --->   "%store_ln643 = store i5 0, i9 %huffsize_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:643]   --->   Operation 50 'store' 'store_ln643' <Predicate = (icmp_ln637)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 257> <RAM>
ST_2 : Operation 51 [1/1] (0.46ns)   --->   "%store_ln628 = store i32 0, i32 %p_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 51 'store' 'store_ln628' <Predicate = (icmp_ln637)> <Delay = 0.46>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln628 = store i32 0, i32 %code" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 52 'store' 'store_ln628' <Predicate = (icmp_ln637)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.89>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln628 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln628' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln637 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 54 'specloopname' 'specloopname_ln637' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/2] (1.29ns)   --->   "%p_jinfo_dc_xhuff_tbl_bits_load = load i8 %p_jinfo_dc_xhuff_tbl_bits_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 55 'load' 'p_jinfo_dc_xhuff_tbl_bits_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln638 = zext i8 %p_jinfo_dc_xhuff_tbl_bits_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:638]   --->   Operation 56 'zext' 'zext_ln638' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln638_2 = zext i8 %p_jinfo_dc_xhuff_tbl_bits_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:638]   --->   Operation 57 'zext' 'zext_ln638_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.87ns)   --->   "%icmp_ln638 = icmp_eq  i8 %p_jinfo_dc_xhuff_tbl_bits_load, i8 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:638]   --->   Operation 58 'icmp' 'icmp_ln638' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln638 = br i1 %icmp_ln638, void %for.body3.lr.ph, void %for.inc7" [benchmarks/chstone/jpeg/src/jpeg_decode.c:638]   --->   Operation 59 'br' 'br_ln638' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%p_load_2 = load i32 %p" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 60 'load' 'p_load_2' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.87ns)   --->   "%add_ln638 = add i9 %zext_ln638_2, i9 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:638]   --->   Operation 61 'add' 'add_ln638' <Predicate = (!icmp_ln638)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [2/2] (0.46ns)   --->   "%call_ln637 = call void @huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_638_2, i32 %p_load_2, i9 %add_ln638, i5 %huffsize, i5 %i_5" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 62 'call' 'call_ln637' <Predicate = (!icmp_ln638)> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 63 [1/1] (1.14ns)   --->   "%add_ln637 = add i32 %zext_ln638, i32 %p_load_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 63 'add' 'add_ln637' <Predicate = (!icmp_ln638)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.46ns)   --->   "%store_ln628 = store i32 %add_ln637, i32 %p" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 64 'store' 'store_ln628' <Predicate = (!icmp_ln638)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 1.28>
ST_4 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln637 = call void @huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_638_2, i32 %p_load_2, i9 %add_ln638, i5 %huffsize, i5 %i_5" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 65 'call' 'call_ln637' <Predicate = (!icmp_ln638)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln637 = br void %for.inc7" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 66 'br' 'br_ln637' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.82ns)   --->   "%add_ln637_2 = add i5 %i_5, i5 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 67 'add' 'add_ln637_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.46ns)   --->   "%store_ln628 = store i5 %add_ln637_2, i5 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 68 'store' 'store_ln628' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln637 = br void %VITIS_LOOP_638_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 69 'br' 'br_ln637' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.29>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%huffsize_addr_2 = getelementptr i5 %huffsize, i64 0, i64 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:648]   --->   Operation 70 'getelementptr' 'huffsize_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (1.29ns)   --->   "%size = load i9 %huffsize_addr_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:648]   --->   Operation 71 'load' 'size' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 257> <RAM>

State 6 <SV = 3> <Delay = 1.75>
ST_6 : Operation 72 [1/2] (1.29ns)   --->   "%size = load i9 %huffsize_addr_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:648]   --->   Operation 72 'load' 'size' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 257> <RAM>
ST_6 : Operation 73 [1/1] (0.46ns)   --->   "%store_ln628 = store i5 %size, i5 %size_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 73 'store' 'store_ln628' <Predicate = true> <Delay = 0.46>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln649 = br void %VITIS_LOOP_650_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:649]   --->   Operation 74 'br' 'br_ln649' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 2.90>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%size_5 = load i5 %size_4"   --->   Operation 75 'load' 'size_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%code_8 = load i32 %code"   --->   Operation 76 'load' 'code_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%p_7 = load i32 %p_2"   --->   Operation 77 'load' 'p_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [2/2] (2.90ns)   --->   "%call_ln0 = call void @huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_650_4, i32 %p_7, i32 %code_8, i32 %huffcode, i5 %huffsize, i5 %size_5, i31 %code_4_loc, i32 %add_ln651_loc, i5 %huffsize_load_loc"   --->   Operation 78 'call' 'call_ln0' <Predicate = true> <Delay = 2.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 2.26>
ST_8 : Operation 79 [1/2] (2.26ns)   --->   "%call_ln0 = call void @huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_650_4, i32 %p_7, i32 %code_8, i32 %huffcode, i5 %huffsize, i5 %size_5, i31 %code_4_loc, i32 %add_ln651_loc, i5 %huffsize_load_loc"   --->   Operation 79 'call' 'call_ln0' <Predicate = true> <Delay = 2.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 3.05>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln649 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:649]   --->   Operation 80 'specloopname' 'specloopname_ln649' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%code_4_loc_load = load i31 %code_4_loc"   --->   Operation 81 'load' 'code_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%add_ln651_loc_load = load i32 %add_ln651_loc" [benchmarks/chstone/jpeg/src/jpeg_decode.c:654]   --->   Operation 82 'load' 'add_ln651_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%huffsize_load = load i5 %huffsize_load_loc"   --->   Operation 83 'load' 'huffsize_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.82ns)   --->   "%icmp_ln654 = icmp_eq  i5 %huffsize_load, i5 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:654]   --->   Operation 84 'icmp' 'icmp_ln654' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln654 = br i1 %icmp_ln654, void %do.cond25.preheader, void %for.body32.preheader" [benchmarks/chstone/jpeg/src/jpeg_decode.c:654]   --->   Operation 85 'br' 'br_ln654' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [2/2] (0.46ns)   --->   "%call_ln0 = call void @huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_657_5, i31 %code_4_loc_load, i5 %size_5, i5 %huffsize_load, i32 %code"   --->   Operation 86 'call' 'call_ln0' <Predicate = (!icmp_ln654)> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 87 [1/1] (0.46ns)   --->   "%store_ln628 = store i32 %add_ln651_loc_load, i32 %p_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 87 'store' 'store_ln628' <Predicate = (!icmp_ln654)> <Delay = 0.46>
ST_9 : Operation 88 [1/1] (0.46ns)   --->   "%store_ln628 = store i5 %huffsize_load, i5 %size_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 88 'store' 'store_ln628' <Predicate = (!icmp_ln654)> <Delay = 0.46>
ST_9 : Operation 89 [2/2] (2.23ns)   --->   "%call_ln671 = call void @huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_664_6, i6 %select_ln671, i32 %p_dhtbl_maxcode, i6 %select_ln669, i11 %p_dhtbl_mincode, i6 %select_ln668, i11 %p_dhtbl_valptr, i10 %p_xhtbl_bits_offset_read, i32 %huffcode, i32 %p_dhtbl_ml_loc, i8 %p_jinfo_dc_xhuff_tbl_bits" [benchmarks/chstone/jpeg/src/jpeg_decode.c:671]   --->   Operation 89 'call' 'call_ln671' <Predicate = (icmp_ln654)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 90 [1/2] (0.00ns)   --->   "%call_ln0 = call void @huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_657_5, i31 %code_4_loc_load, i5 %size_5, i5 %huffsize_load, i32 %code"   --->   Operation 90 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln649 = br void %VITIS_LOOP_650_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:649]   --->   Operation 91 'br' 'br_ln649' <Predicate = true> <Delay = 0.00>

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln671 = call void @huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_664_6, i6 %select_ln671, i32 %p_dhtbl_maxcode, i6 %select_ln669, i11 %p_dhtbl_mincode, i6 %select_ln668, i11 %p_dhtbl_valptr, i10 %p_xhtbl_bits_offset_read, i32 %huffcode, i32 %p_dhtbl_ml_loc, i8 %p_jinfo_dc_xhuff_tbl_bits" [benchmarks/chstone/jpeg/src/jpeg_decode.c:671]   --->   Operation 92 'call' 'call_ln671' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 8> <Delay = 2.15>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%p_dhtbl_ml_loc_load = load i32 %p_dhtbl_ml_loc"   --->   Operation 93 'load' 'p_dhtbl_ml_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln676 = trunc i32 %p_dhtbl_ml_loc_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:676]   --->   Operation 94 'trunc' 'trunc_ln676' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.85ns)   --->   "%add_ln676_1 = add i7 %select_ln671_cast, i7 %trunc_ln676" [benchmarks/chstone/jpeg/src/jpeg_decode.c:676]   --->   Operation 95 'add' 'add_ln676_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln676 = zext i7 %add_ln676_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:676]   --->   Operation 96 'zext' 'zext_ln676' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%p_dhtbl_maxcode_addr = getelementptr i32 %p_dhtbl_maxcode, i64 0, i64 %zext_ln676" [benchmarks/chstone/jpeg/src/jpeg_decode.c:676]   --->   Operation 97 'getelementptr' 'p_dhtbl_maxcode_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [2/2] (1.29ns)   --->   "%p_dhtbl_maxcode_load = load i7 %p_dhtbl_maxcode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:676]   --->   Operation 98 'load' 'p_dhtbl_maxcode_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>

State 13 <SV = 9> <Delay = 1.29>
ST_13 : Operation 99 [1/2] (1.29ns)   --->   "%p_dhtbl_maxcode_load = load i7 %p_dhtbl_maxcode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:676]   --->   Operation 99 'load' 'p_dhtbl_maxcode_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>

State 14 <SV = 10> <Delay = 2.43>
ST_14 : Operation 100 [1/1] (1.14ns)   --->   "%add_ln676 = add i32 %p_dhtbl_maxcode_load, i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:676]   --->   Operation 100 'add' 'add_ln676' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 101 [1/1] (1.29ns)   --->   "%store_ln676 = store i32 %add_ln676, i7 %p_dhtbl_maxcode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:676]   --->   Operation 101 'store' 'store_ln676' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%ret_ln677 = ret i32 %p_dhtbl_ml_loc_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:677]   --->   Operation 102 'ret' 'ret_ln677' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.460ns
The critical path consists of the following:
	'alloca' operation 32 bit ('p', benchmarks/chstone/jpeg/src/jpeg_decode.c:628) [10]  (0.000 ns)
	'store' operation 0 bit ('store_ln628', benchmarks/chstone/jpeg/src/jpeg_decode.c:628) of constant 0 on local variable 'p', benchmarks/chstone/jpeg/src/jpeg_decode.c:628 [25]  (0.460 ns)

 <State 2>: 2.231ns
The critical path consists of the following:
	'load' operation 5 bit ('i', benchmarks/chstone/jpeg/src/jpeg_decode.c:637) on local variable 'i', benchmarks/chstone/jpeg/src/jpeg_decode.c:628 [29]  (0.000 ns)
	'add' operation 10 bit ('empty', benchmarks/chstone/jpeg/src/jpeg_decode.c:637) [37]  (0.933 ns)
	'getelementptr' operation 8 bit ('p_jinfo_dc_xhuff_tbl_bits_addr', benchmarks/chstone/jpeg/src/jpeg_decode.c:637) [40]  (0.000 ns)
	'load' operation 8 bit ('p_jinfo_dc_xhuff_tbl_bits_load', benchmarks/chstone/jpeg/src/jpeg_decode.c:637) on array 'p_jinfo_dc_xhuff_tbl_bits' [41]  (1.297 ns)

 <State 3>: 2.899ns
The critical path consists of the following:
	'load' operation 8 bit ('p_jinfo_dc_xhuff_tbl_bits_load', benchmarks/chstone/jpeg/src/jpeg_decode.c:637) on array 'p_jinfo_dc_xhuff_tbl_bits' [41]  (1.297 ns)
	'add' operation 32 bit ('add_ln637', benchmarks/chstone/jpeg/src/jpeg_decode.c:637) [50]  (1.142 ns)
	'store' operation 0 bit ('store_ln628', benchmarks/chstone/jpeg/src/jpeg_decode.c:628) of variable 'add_ln637', benchmarks/chstone/jpeg/src/jpeg_decode.c:637 on local variable 'p', benchmarks/chstone/jpeg/src/jpeg_decode.c:628 [51]  (0.460 ns)

 <State 4>: 1.284ns
The critical path consists of the following:
	'add' operation 5 bit ('add_ln637_2', benchmarks/chstone/jpeg/src/jpeg_decode.c:637) [54]  (0.825 ns)
	'store' operation 0 bit ('store_ln628', benchmarks/chstone/jpeg/src/jpeg_decode.c:628) of variable 'add_ln637_2', benchmarks/chstone/jpeg/src/jpeg_decode.c:637 on local variable 'i', benchmarks/chstone/jpeg/src/jpeg_decode.c:628 [55]  (0.460 ns)

 <State 5>: 1.297ns
The critical path consists of the following:
	'getelementptr' operation 9 bit ('huffsize_addr_2', benchmarks/chstone/jpeg/src/jpeg_decode.c:648) [65]  (0.000 ns)
	'load' operation 5 bit ('size', benchmarks/chstone/jpeg/src/jpeg_decode.c:648) on array 'huffsize', benchmarks/chstone/jpeg/src/jpeg_decode.c:629 [66]  (1.297 ns)

 <State 6>: 1.757ns
The critical path consists of the following:
	'load' operation 5 bit ('size', benchmarks/chstone/jpeg/src/jpeg_decode.c:648) on array 'huffsize', benchmarks/chstone/jpeg/src/jpeg_decode.c:629 [66]  (1.297 ns)
	'store' operation 0 bit ('store_ln628', benchmarks/chstone/jpeg/src/jpeg_decode.c:628) of variable 'size', benchmarks/chstone/jpeg/src/jpeg_decode.c:648 on local variable 'size', benchmarks/chstone/jpeg/src/jpeg_decode.c:628 [69]  (0.460 ns)

 <State 7>: 2.909ns
The critical path consists of the following:
	'load' operation 5 bit ('size') on local variable 'size', benchmarks/chstone/jpeg/src/jpeg_decode.c:628 [72]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_650_4' [76]  (2.909 ns)

 <State 8>: 2.270ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_650_4' [76]  (2.270 ns)

 <State 9>: 3.055ns
The critical path consists of the following:
	'load' operation 5 bit ('huffsize_load') on local variable 'huffsize_load_loc' [79]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln654', benchmarks/chstone/jpeg/src/jpeg_decode.c:654) [80]  (0.825 ns)
	'call' operation 0 bit ('call_ln671', benchmarks/chstone/jpeg/src/jpeg_decode.c:671) to 'huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_664_6' [88]  (2.231 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 2.152ns
The critical path consists of the following:
	'load' operation 32 bit ('p_dhtbl_ml_loc_load') on local variable 'p_dhtbl_ml_loc' [89]  (0.000 ns)
	'add' operation 7 bit ('add_ln676_1', benchmarks/chstone/jpeg/src/jpeg_decode.c:676) [91]  (0.856 ns)
	'getelementptr' operation 7 bit ('p_dhtbl_maxcode_addr', benchmarks/chstone/jpeg/src/jpeg_decode.c:676) [93]  (0.000 ns)
	'load' operation 32 bit ('p_dhtbl_maxcode_load', benchmarks/chstone/jpeg/src/jpeg_decode.c:676) on array 'p_dhtbl_maxcode' [94]  (1.297 ns)

 <State 13>: 1.297ns
The critical path consists of the following:
	'load' operation 32 bit ('p_dhtbl_maxcode_load', benchmarks/chstone/jpeg/src/jpeg_decode.c:676) on array 'p_dhtbl_maxcode' [94]  (1.297 ns)

 <State 14>: 2.439ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln676', benchmarks/chstone/jpeg/src/jpeg_decode.c:676) [95]  (1.142 ns)
	'store' operation 0 bit ('store_ln676', benchmarks/chstone/jpeg/src/jpeg_decode.c:676) of variable 'add_ln676', benchmarks/chstone/jpeg/src/jpeg_decode.c:676 on array 'p_dhtbl_maxcode' [96]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
