```verilog
module top_module (
    input clk,
    input [7:0] d,
    output reg [7:0] q
);
    // Register to hold the state of the D flip-flops
    reg [7:0] q_reg;

    // Asynchronous reset to initialize the D flip-flops
    always @(posedge clk) begin
        q_reg <= d; // Capture data on the rising edge of clk
    end

    // Output assignment
    always @* begin
        q = q_reg; // Assign registered value to output
    end
endmodule
```