always @(posedge clk or negedge clk) begin
  if (clk == 1'b1 && clk != 1'b0)
    q <= d;
  else if (clk == 1'b0 && clk != 1'b1)
    q <= d;
endmodule