
"C:/lscc/radiant/2023.1/tcltk/windows/bin/tclsh" "FINALPROJECT_impl_1_synthesize.tcl"

cpe -f FINALPROJECT_impl_1.cprj mypll.cprj -a iCE40UP -o FINALPROJECT_impl_1_cpe.ldc
WARNING <35831026> - No user LDC/SDC file specified in the project.
WARNING <35935050> - input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - input port I is not connected on this instance. VDB-5050
Top module name (Verilog): mypll
INFO <35901018> - Z:/es4/final project stuff/FINALPROJECT/ES4FinalProject-main/FINALPROJECT/mypll/rtl/mypll.v(11): compiling module mypll. VERI-1018
INFO <35901018> - Z:/es4/final project stuff/FINALPROJECT/ES4FinalProject-main/FINALPROJECT/mypll/rtl/mypll.v(105): compiling module mypll_ipgen_lscc_pll(DIVR=&quot;0&quot;,DIVF=&quot;66&quot;,DIVQ=&quot;5&quot;,FILTER_RANGE=&quot;1&quot;,PLLOUT_SELECT_PORTA=&quot;GENCLK&quot;,PLLOUT_SELECT_PORTB=&quot;GENCLK&quot;,FREQUENCY_PIN_REFERENCECLK=&quot;12.000000&quot;). VERI-1018
INFO <35901018> - C:/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(428): compiling module PLL_B(PLLOUT_SELECT_PORTA=&quot;GENCLK&quot;,PLLOUT_SELECT_PORTB=&quot;GENCLK&quot;,DIVF=&quot;66&quot;,DIVQ=&quot;5&quot;,FILTER_RANGE=&quot;1&quot;,FREQUENCY_PIN_REFERENCECLK=&quot;12.000000&quot;). VERI-1018
WARNING <35935049> - input port sclk_i remains unconnected for this instance. VDB-5049
WARNING <35935049> - input port sdi_i remains unconnected for this instance. VDB-5049
Last elaborated design is mypll()
Source compile complete.
INFO <35831038> - Setting top as top module.
WARNING <35831026> - No user LDC/SDC file specified in the project.
WARNING <35935050> - input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - input port I is not connected on this instance. VDB-5050
Analyzing Verilog file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v. VERI-1482
Analyzing Verilog file mypll.v. VERI-1482
Top module language type = VHDL.
INFO <35901018> - mypll.v(63): compiling module mypll. VERI-1018
INFO <35901018> - C:/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(756): compiling module HSOSC. VERI-1018
Top module name (VHDL, mixed language): top
Source compile complete.
Starting IP constraint check for mypll.
Writing output files.
CPE Completed. FINALPROJECT_impl_1_cpe.ldc and CPEReport.txt produced.


synthesis -f FINALPROJECT_impl_1_lattice.synproj
synthesis:  version Radiant Software (64-bit) 2023.1.0.43.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Sun Dec  3 16:27:13 2023


Command Line:  C:\lscc\radiant\2023.1\ispfpga\bin\nt64\synthesis.exe -f FINALPROJECT_impl_1_lattice.synproj -gui -msgset Z:/es4/final project stuff/FINALPROJECT/ES4FinalProject-main/FINALPROJECT/promote.xml 

INFO <35002000> - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO <35001786> - User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = FINALPROJECT_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is FINALPROJECT_impl_1_cpe.ldc.
-vh2008

-path C:/lscc/radiant/2023.1/ispfpga/ice40tp/data (searchpath added)
-path Z:/es4/final project stuff/FINALPROJECT/ES4FinalProject-main/FINALPROJECT (searchpath added)
-path Z:/es4/final project stuff/FINALPROJECT/ES4FinalProject-main/FINALPROJECT/impl_1 (searchpath added)
-path Z:/es4/final project stuff/FINALPROJECT/ES4FinalProject-main/FINALPROJECT/mypll (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.v
Verilog design file = Z:/es4/final project stuff/FINALPROJECT/ES4FinalProject-main/FINALPROJECT/mypll/rtl/mypll.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.vhd
VHDL library = work
VHDL design file = Z:/es4/final project stuff/FINALPROJECT/ES4FinalProject-main/FINALPROJECT/source/impl_1/gravity.vhd
VHDL library = work
VHDL design file = Z:/es4/final project stuff/FINALPROJECT/ES4FinalProject-main/FINALPROJECT/source/impl_1/pattern_gen.vhd
VHDL library = work
VHDL design file = Z:/es4/final project stuff/FINALPROJECT/ES4FinalProject-main/FINALPROJECT/source/impl_1/top.vhd
VHDL library = work
VHDL design file = Z:/es4/final project stuff/FINALPROJECT/ES4FinalProject-main/FINALPROJECT/source/impl_1/vga.vhd
VHDL library = work
VHDL design file = Z:/es4/final project stuff/FINALPROJECT/ES4FinalProject-main/FINALPROJECT/source/impl_1/tower.vhd
VHDL library = work
VHDL design file = Z:/es4/final project stuff/FINALPROJECT/ES4FinalProject-main/FINALPROJECT/source/impl_1/nes.vhd
VHDL library = work
VHDL design file = Z:/es4/final project stuff/FINALPROJECT/ES4FinalProject-main/FINALPROJECT/source/impl_1/gamestate.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
WARNING <35935050> - input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - input port I is not connected on this instance. VDB-5050
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v. VERI-1482
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file z:/es4/final project stuff/finalproject/es4finalproject-main/finalproject/mypll/rtl/mypll.v. VERI-1482
Analyzing VHDL file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
Analyzing VHDL file z:/es4/final project stuff/finalproject/es4finalproject-main/finalproject/source/impl_1/gravity.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final project stuff/finalproject/es4finalproject-main/finalproject/source/impl_1/gravity.vhd

INFO <35921012> - z:/es4/final project stuff/finalproject/es4finalproject-main/finalproject/source/impl_1/gravity.vhd(6): analyzing entity gravity. VHDL-1012
INFO <35921010> - z:/es4/final project stuff/finalproject/es4finalproject-main/finalproject/source/impl_1/gravity.vhd(16): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/final project stuff/finalproject/es4finalproject-main/finalproject/source/impl_1/pattern_gen.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final project stuff/finalproject/es4finalproject-main/finalproject/source/impl_1/pattern_gen.vhd

INFO <35921012> - z:/es4/final project stuff/finalproject/es4finalproject-main/finalproject/source/impl_1/pattern_gen.vhd(5): analyzing entity pattern_gen. VHDL-1012
INFO <35921010> - z:/es4/final project stuff/finalproject/es4finalproject-main/finalproject/source/impl_1/pattern_gen.vhd(20): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/final project stuff/finalproject/es4finalproject-main/finalproject/source/impl_1/top.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final project stuff/finalproject/es4finalproject-main/finalproject/source/impl_1/top.vhd

INFO <35921012> - z:/es4/final project stuff/finalproject/es4finalproject-main/finalproject/source/impl_1/top.vhd(5): analyzing entity top. VHDL-1012
INFO <35921010> - z:/es4/final project stuff/finalproject/es4finalproject-main/finalproject/source/impl_1/top.vhd(19): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/final project stuff/finalproject/es4finalproject-main/finalproject/source/impl_1/vga.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final project stuff/finalproject/es4finalproject-main/finalproject/source/impl_1/vga.vhd

INFO <35921012> - z:/es4/final project stuff/finalproject/es4finalproject-main/finalproject/source/impl_1/vga.vhd(5): analyzing entity vga. VHDL-1012
INFO <35921010> - z:/es4/final project stuff/finalproject/es4finalproject-main/finalproject/source/impl_1/vga.vhd(17): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/final project stuff/finalproject/es4finalproject-main/finalproject/source/impl_1/tower.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final project stuff/finalproject/es4finalproject-main/finalproject/source/impl_1/tower.vhd

INFO <35921012> - z:/es4/final project stuff/finalproject/es4finalproject-main/finalproject/source/impl_1/tower.vhd(5): analyzing entity tower. VHDL-1012
INFO <35921010> - z:/es4/final project stuff/finalproject/es4finalproject-main/finalproject/source/impl_1/tower.vhd(14): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/final project stuff/finalproject/es4finalproject-main/finalproject/source/impl_1/nes.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final project stuff/finalproject/es4finalproject-main/finalproject/source/impl_1/nes.vhd

INFO <35921012> - z:/es4/final project stuff/finalproject/es4finalproject-main/finalproject/source/impl_1/nes.vhd(5): analyzing entity nes. VHDL-1012
INFO <35921010> - z:/es4/final project stuff/finalproject/es4finalproject-main/finalproject/source/impl_1/nes.vhd(14): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/final project stuff/finalproject/es4finalproject-main/finalproject/source/impl_1/gamestate.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final project stuff/finalproject/es4finalproject-main/finalproject/source/impl_1/gamestate.vhd

INFO <35921012> - z:/es4/final project stuff/finalproject/es4finalproject-main/finalproject/source/impl_1/gamestate.vhd(5): analyzing entity gamestate. VHDL-1012
INFO <35921010> - z:/es4/final project stuff/finalproject/es4finalproject-main/finalproject/source/impl_1/gamestate.vhd(15): analyzing architecture synth. VHDL-1010
The default VHDL library search path is now "Z:/es4/final project stuff/FINALPROJECT/ES4FinalProject-main/FINALPROJECT/impl_1". VHDL-1504
Top module language type = VHDL.
WARNING <35935049> - input port sclk_i remains unconnected for this instance. VDB-5049
WARNING <35935049> - input port sdi_i remains unconnected for this instance. VDB-5049
Top module name (VHDL, mixed language): top
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING <35001771> - Initial value found on net HSYNC will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net VSYNC will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net gameover will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net towerxpos[9] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net towerxpos[8] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net towerxpos[7] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net towerxpos[6] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net towerxpos[5] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net towerxpos[4] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net towerxpos[3] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net towerxpos[2] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net towerxpos[1] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net towerxpos[0] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net towerypos[9] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net towerypos[8] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net towerypos[7] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net towerypos[6] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net towerypos[5] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net towerypos[4] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net towerypos[3] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net towerypos[2] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net towerypos[1] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net towerypos[0] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net shiftReg2[7] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net shiftReg2[6] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net shiftReg2[5] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net shiftReg2[4] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net shiftReg2[3] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net shiftReg2[2] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net shiftReg2[1] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net shiftReg2[0] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net state will be ignored due to unrecognized driver type
CRITICAL <35001747> - Bit 23 of Register dt is stuck at Zero
CRITICAL <35001747> - Bit 22 of Register dt is stuck at Zero
CRITICAL <35001747> - Bit 21 of Register dt is stuck at Zero
WARNING <35935049> - input port sclk_i remains unconnected for this instance. VDB-5049
WARNING <35935049> - input port sdi_i remains unconnected for this instance. VDB-5049
z:/es4/final project stuff/finalproject/es4finalproject-main/finalproject/mypll/rtl/mypll.v(139): net \mypll_1/lscc_pll_inst/sclk_i does not have a driver. VDB-1002
z:/es4/final project stuff/finalproject/es4finalproject-main/finalproject/mypll/rtl/mypll.v(140): net \mypll_1/lscc_pll_inst/sdi_i does not have a driver. VDB-1002
######## Missing driver on net \mypll_1/lscc_pll_inst/sclk_i. Patching with GND.
######## Missing driver on net \mypll_1/lscc_pll_inst/sdi_i. Patching with GND.



CRITICAL <35001747> - Bit 20 of Register \gravity_1/dt is stuck at Zero
CRITICAL <35001747> - Bit 3 of Register \gravity_1/dt is stuck at Zero
CRITICAL <35001747> - Bit 2 of Register \gravity_1/dt is stuck at Zero
CRITICAL <35001747> - Bit 1 of Register \gravity_1/dt is stuck at Zero
CRITICAL <35001747> - Bit 0 of Register \gravity_1/dt is stuck at Zero
WARNING <35935040> - Register \gravity_1/pos_183_214__i1 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \gravity_1/pos_183_214__i2 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \gravity_1/pos_183_214__i3 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \gravity_1/pos_183_214__i4 clock is stuck at Zero. VDB-5040
Combinational loop found : 1

 Net leds_c_0 

 Instance \nes_1/mux_12_i1 

Combinational loop found : 2

 Net gameover 

 Instance \gamestate_1/i19 

 Net \gamestate_1/n2 

 Instance \gamestate_1/i4 

Combinational loop found : 3

 Net leds_c_7 

 Instance \nes_1/mux_12_i8 

Combinational loop found : 4

 Net leds_c_6 

 Instance \nes_1/mux_12_i7 

Combinational loop found : 5

 Net leds_c_5 

 Instance \nes_1/mux_12_i6 

Combinational loop found : 6

 Net leds_c_4 

 Instance \nes_1/mux_12_i5 

Combinational loop found : 7

 Net leds_c_3 

 Instance \nes_1/mux_12_i4 

Combinational loop found : 8

 Net leds_c_2 

 Instance \nes_1/mux_12_i3 

Combinational loop found : 9

 Net leds_c_1 

 Instance \nes_1/mux_12_i2 

WARNING <35935040> - Register \tower_1/xpos_185__i0 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \gravity_1/velocity__i4 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \gravity_1/velocity__i3 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \gravity_1/velocity__i2 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \gravity_1/velocity__i1 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \gravity_1/velocity__i0 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \gravity_1/dt__i1 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \gravity_1/dt__i2 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \gravity_1/dt__i3 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \gravity_1/dt__i4 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \gravity_1/dt__i5 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \gravity_1/pos_183_214__i5 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \gravity_1/pos_183_214__i9 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \gravity_1/pos_183_214__i8 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \gravity_1/pos_183_214__i7 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \gravity_1/pos_183_214__i6 clock is stuck at Zero. VDB-5040
INFO <35002039> - Special Primitives IFD1P3AZ and OFD1P3AZ for ThunderPlus are synthesized using IOL_B.

################### Begin Area Report (top)######################
Number of register bits => 101 of 5280 (1 % )
CCU2 => 84
FD1P3XZ => 101
HSOSC_CORE => 1
IB => 2
IOL_B => 1
LUT4 => 162
OB => 19
PLL_B => 1
################### End Area Report ##################
Number of odd-length carry chains : 8
Number of even-length carry chains : 7

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 5
  Net : vga_1/VSYNC_c, loads : 1
  Net : clk_c, loads : 1
  Net : nes_1/nes_clk_c, loads : 1
  Net : mypll_1/lscc_pll_inst/output_freq_c, loads : 1
  Net : mypll_1/lscc_pll_inst/vga_clk, loads : 0
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : gamestate_1/rgb_c_0_N_212, loads : 43
  Net : vga_1/column_0__N_49, loads : 21
  Net : nes_1/clk, loads : 17
  Net : nes_1/leds_c_0, loads : 13
  Net : tower_1/towerxpos_1__N_77, loads : 13
  Net : gravity_1/n5, loads : 11
  Net : gravity_1/velocity_5__N_177, loads : 11
  Net : vga_1/column_0__N_50, loads : 10
  Net : nes_1/nes_latch_c, loads : 8
  Net : tower_1/counter[9], loads : 8
################### End Clock Report ##################

Peak Memory Usage: 136 MB

--------------------------------------------------------------
Total CPU Time: 0 secs 
Total REAL Time: 4 secs 
--------------------------------------------------------------


postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o FINALPROJECT_impl_1_syn.udb FINALPROJECT_impl_1.vm -ldc "Z:/es4/final project stuff/FINALPROJECT/ES4FinalProject-main/FINALPROJECT/impl_1/FINALPROJECT_impl_1.ldc"
POSTSYN: Post Synthesis Process Radiant Software (64-bit) 2023.1.0.43.3
Command Line: postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o FINALPROJECT_impl_1_syn.udb -ldc Z:/es4/final project stuff/FINALPROJECT/ES4FinalProject-main/FINALPROJECT/impl_1/FINALPROJECT_impl_1.ldc -gui -msgset Z:/es4/final project stuff/FINALPROJECT/ES4FinalProject-main/FINALPROJECT/promote.xml FINALPROJECT_impl_1.vm 
   Architecture:     iCE40UP
   Device:           iCE40UP5K
   Package:          SG48
   Performance:      High-Performance_1.2V
Reading input file 'FINALPROJECT_impl_1.vm' ...
CPU Time to convert: 0.0625
REAL Time to convert: 0
convert PEAK Memory Usage: 30 MB
convert CURRENT Memory Usage: 30 MB
Reading constraint file 'Z:/es4/final project stuff/FINALPROJECT/ES4FinalProject-main/FINALPROJECT/impl_1/FINALPROJECT_impl_1.ldc' ...
Removing unused logic ...
Starting design annotation....
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {vga_clk} -source [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {output_freq_c} -source [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/OUTCORE }] .
 
Constraint Summary:
   Total number of constraints: 3
   Total number of constraints dropped: 0
 
Writing output file 'FINALPROJECT_impl_1_syn.udb'.
POSTSYN finished successfully.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 36 MB


map -i "FINALPROJECT_impl_1_syn.udb" -pdc "Z:/es4/final project stuff/FINALPROJECT/ES4FinalProject-main/FINALPROJECT/constraint.pdc" -o "FINALPROJECT_impl_1_map.udb" -mp "FINALPROJECT_impl_1.mrp" -hierrpt     
map:  version Radiant Software (64-bit) 2023.1.0.43.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:   map -i FINALPROJECT_impl_1_syn.udb -pdc Z:/es4/final project stuff/FINALPROJECT/ES4FinalProject-main/FINALPROJECT/constraint.pdc -o FINALPROJECT_impl_1_map.udb -mp FINALPROJECT_impl_1.mrp -hierrpt -gui 

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.



WARNING <1026001> - Z:/es4/final project stuff/FINALPROJECT/ES4FinalProject-main/FINALPROJECT/constraint.pdc (11) : No port matched &apos;button&apos;.
WARNING <1027013> - No port matched 'button'.
WARNING <1014301> - Can't resolve object 'button' in constraint 'ldc_set_location -site {9} [get_ports button]'.
WARNING <1011001> - Remove invalid constraint 'ldc_set_location -site {9} [get_ports button]'.
   Remove unused logic

   Do not produce over sized UDBs.

Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of slice registers: 101 out of  5280 (2%)
   Number of I/O registers:      1 out of   117 (1%)
   Number of LUT4s:           350 out of  5280 (7%)
      Number of logic LUT4s:             163
      Number of inserted feedthru LUT4s:  18
      Number of replicated LUT4s:          1
      Number of ripple logic:             84 (168 LUT4s)
   Number of IO sites used:   21 out of 39 (54%)
      Number of IO sites used for general PIO: 21
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 21 out of 36 (58%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 21 out of 39 (54%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  5
      Net VSYNC_c: 40 loads, 40 rising, 0 falling (Driver: Pin vga_1.VSYNC_c_I_0/Q)
      Net vga_clk: 15 loads, 15 rising, 0 falling (Driver: Pin mypll_1.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net clk_c: 1 loads, 1 rising, 0 falling (Driver: Port clk)
      Net nes_1.clk: 9 loads, 9 rising, 0 falling (Driver: Pin nes_1.osc/CLKHF)
      Net nes_clk_c: 8 loads, 8 rising, 0 falling (Driver: Pin nes_1.nes_clk_c_I_0/Z)
   Number of Clock Enables:  3
      Net VCC_net: 1 loads, 0 SLICEs
      Net rgb_c_0_N_212: 34 loads, 34 SLICEs
      Net vga_1.column_0__N_49: 6 loads, 6 SLICEs
   Number of LSRs:  5
      Net gravity_1.velocity_5__N_177: 11 loads, 11 SLICEs
      Net vga_1.column_0__N_49: 6 loads, 6 SLICEs
      Net vga_1.valid_N_216: 1 loads, 1 SLICEs
      Net vga_1.column_0__N_50: 6 loads, 6 SLICEs
      Net tower_1.towerxpos_1__N_77: 5 loads, 5 SLICEs
   Top 10 highest fanout non-clock nets:
      Net VCC_net: 45 loads
      Net rgb_c_0_N_212: 34 loads
      Net leds_c_0: 14 loads
      Net vga_1.column_0__N_49: 13 loads
      Net gravity_1.n5: 11 loads
      Net gravity_1.velocity_5__N_177: 11 loads
      Net nes_latch_c: 9 loads
      Net tower_1.towerxpos_1__N_77: 9 loads
      Net column[7]: 8 loads
      Net column[8]: 8 loads
Running physical design DRC...

 

   Number of warnings:  4
   Number of errors:    0

Constraint Summary:
   Total number of constraints: 25
   Total number of constraints dropped: 1


Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 61 MB


par -f "FINALPROJECT_impl_1.p2t" "FINALPROJECT_impl_1_map.udb" "FINALPROJECT_impl_1.udb"

Lattice Place and Route Report for Design "FINALPROJECT_impl_1_map.udb"
Sun Dec  3 16:27:18 2023

PAR: Place And Route Radiant Software (64-bit) 2023.1.0.43.3.
Command Line: par -w -t 1 -cores 1 -exp parPathBased=ON \
	FINALPROJECT_impl_1_map.udb FINALPROJECT_impl_1_par.dir/5_1.udb 

Loading FINALPROJECT_impl_1_map.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {vga_clk} -source [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {output_freq_c} -source [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/OUTCORE }] .

WARNING: Database constraint "create_generated_clock -name {output_freq_c} -source [get_pins mypll_1.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins mypll_1.lscc_pll_inst.u_PLL_B/OUTCORE]" does not have corresponding timing constraint. Please check if the resource objects of the constraint are valid carefully!
Number of Signals: 581
Number of Connections: 1309
Device utilization summary:

   SLICE (est.)     185/2640          7% used
     LUT            350/5280          7% used
     REG            101/5280          2% used
   PIO               21/56           38% used
                     21/36           58% bonded
   IOLOGIC            1/56            2% used
   DSP                0/8             0% used
   I2C                0/2             0% used
   HFOSC              1/1           100% used
   LFOSC              0/1             0% used
   LEDDA_IP           0/1             0% used
   RGBA_DRV           0/1             0% used
   FILTER             0/2             0% used
   SRAM               0/4             0% used
   WARMBOOT           0/1             0% used
   SPI                0/2             0% used
   EBR                0/30            0% used
   PLL                1/1           100% used
   RGBOUTBUF          0/3             0% used
   I3C                0/2             0% used
   OPENDRAIN          0/3             0% used

Pin Constraint Summary:
   21 out of 21 pins locked (100% locked).

Finished Placer Phase 0 (HIER). CPU time: 0 secs , REAL time: 0 secs 


................
Finished Placer Phase 0 (AP).  CPU time: 0 secs , REAL time: 0 secs 

Starting Placer Phase 1. CPU time: 0 secs , REAL time: 0 secs 
..  ..
....................

Placer score = 56116.

Device SLICE utilization summary after final SLICE packing:
   SLICE            184/2640          6% used

WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {vga_clk} -source [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {output_freq_c} -source [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/OUTCORE }] .
Finished Placer Phase 1. CPU time: 2 secs , REAL time: 6 secs 

Starting Placer Phase 2.
.

Placer score =  73890
Finished Placer Phase 2.  CPU time: 2 secs , REAL time: 6 secs 


------------------ Clock Report ------------------

Global Clocks :
  PRIMARY "vga_clk" from OUTGLOBAL on comp "mypll_1.lscc_pll_inst.u_PLL_B" on site "PLL_R13C32", clk load = 15, ce load = 0, sr load = 0
  PRIMARY "nes_1.clk" from comp "nes_1.osc" on site "HFOSC_R1C32", clk load = 9, ce load = 0, sr load = 0
  PRIMARY "VSYNC_c" from Q1 on comp "vga_1.SLICE_252" on site "R13C5A", clk load = 30, ce load = 0, sr load = 0

  PRIMARY  : 3 out of 8 (37%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   21 out of 56 (37.5%) I/O sites used.
   21 out of 36 (58.3%) bonded I/O sites used.
   Number of I/O components: 21; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 9 / 14 ( 64%) | 3.3V       |            |            |
| 1        | 4 / 14 ( 28%) | 3.3V       |            |            |
| 2        | 8 / 8 (100%)  | 3.3V       |            |            |
+----------+---------------+------------+------------+------------+

Total Placer CPU time: 2 secs , REAL time: 6 secs 

Writing design to file FINALPROJECT_impl_1_par.dir/5_1.udb ...


Start NBR router at 16:27:24 12/03/23

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
Preassignment Summary:
--------------------------------------------------------------------------------
242 connections routed with dedicated routing resources
3 global clock signals routed
296 connections routed (of 1280 total) (23.12%)
---------------------------------------------------------
Clock routing summary:
Primary clocks (3 used out of 8 available):
#4  Signal "nes_1.clk"
       Clock   loads: 9     out of     9 routed (100.00%)
#5  Signal "VSYNC_c"
       Clock   loads: 30    out of    30 routed (100.00%)
       Data    loads: 0     out of     1 routed (  0.00%)
#7  Signal "vga_clk"
       Clock   loads: 15    out of    15 routed (100.00%)
Other clocks:
    Signal "clk_c"
       Clock   loads: 0     out of     1 routed (  0.00%)
    Signal "mypll_1.lscc_pll_inst.feedback_w"
       Clock   loads: 1     out of     1 routed (100.00%)
    Signal "nes_clk_c"
       Clock   loads: 0     out of     4 routed (  0.00%)
       Data    loads: 0     out of     1 routed (  0.00%)
---------------------------------------------------------
--------------------------------------------------------------------------------
Completed routing resource preassignment
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {vga_clk} -source [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {output_freq_c} -source [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/OUTCORE }] .
    TimerIf::skewscore 0
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Routing in Serial Mode ......
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Start NBR section for initial routing at 16:27:24 12/03/23
Level 4, iteration 1
23(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 10.480ns/0.000ns; real time: 0 secs 

Info: Initial congestion level at 75.00% usage is 0
Info: Initial congestion area  at 75.00% usage is 0 (0.00%)

Start NBR section for normal routing at 16:27:24 12/03/23
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 10.480ns/0.000ns; real time: 0 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 16:27:24 12/03/23
Changing speed to M

Starting full timing analysis...
Changing speed to M;   changing temperature to -40
Changing speed to 6;   changing temperature to 100

Start NBR section for post-routing at 16:27:25 12/03/23

End NBR router with 0 unrouted connection
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {vga_clk} -source [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {output_freq_c} -source [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/OUTCORE }] .
Requested speed is the same as database speed
Changing speed to M

Starting full timing analysis...
Requested speed is the same as database speed
Changing speed to 6;   changing temperature to 100

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Estimated worst slack<setup> : 10.480ns
  Estimated worst slack<hold > : 1.913ns
  Timing score<setup> : 0
  Timing score<hold > : 0
  Number of connections with timing violations<setup> : 0 (0.00%)
  Number of connections with timing violations<hold > : 0 (0.00%)
-----------


Total CPU time 0 secs 
Total REAL time: 0 secs 
Completely routed.
End of route.  1280 routed (100.00%); 0 unrouted.

Writing design to file FINALPROJECT_impl_1_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 10.480
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 1.913
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  Time: 3 secs 
Total REAL Time: 7 secs 
Peak Memory Usage: 119.20 MB


par done!

Note: user must run 'timing' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m   -pwrprd -html -rpt "FINALPROJECT_impl_1.twr" "FINALPROJECT_impl_1.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt FINALPROJECT_impl_1.twr FINALPROJECT_impl_1.udb -gui
Starting design reading...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.
Loading udb::Database ...
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V



Successfully loading udb, 0.00 seconds

Initializing timer
Starting design annotation....
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {vga_clk} -source [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {output_freq_c} -source [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll_1/lscc_pll_inst/u_PLL_B/OUTCORE }] .
High-Performance_1.2V

Starting full timing analysis...
Performance Hardware Data Status:   Advanced       Version 1.0.
Connections ignored  62  counted  1128  covered  65
Changing speed to m;   changing temperature to -40

STA Runtime and Peak Memory Usage :
Total CPU Time: 0 secs 
Total REAL Time: 7 secs 
Peak Memory Usage: 96 MB

 6.798796s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (3.0%)


tmcheck -par "FINALPROJECT_impl_1.par" 

bitgen -w "FINALPROJECT_impl_1.udb" -f "FINALPROJECT_impl_1.t2b" 
Loading FINALPROJECT_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 



BITGEN: Bitstream Generator Radiant Software (64-bit) 2023.1.0.43.3
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "Z:\es4\final project stuff\FINALPROJECT\ES4FinalProject-main\FINALPROJECT\impl_1\FINALPROJECT_impl_1.bin".
INFO <1081100> - Bitstream authenticated.
Bitstream generation complete!

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 113 MB


ibisgen "FINALPROJECT_impl_1.udb" "C:/lscc/radiant/2023.1/cae_library/ibis/iCE40UP.ibs"
IBIS Models Generator: Lattice Radiant Software (64-bit) 2023.1.0.43.3

Sun Dec  3 16:27:33 2023

Loading FINALPROJECT_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 

Created design models.


Generating: Z:\es4\final project stuff\FINALPROJECT\ES4FinalProject-main\FINALPROJECT\impl_1\IBIS\FINALPROJECT_impl_1.ibs


INFO <1191031> - Design IBIS models are generated for board level analysis.


backanno "FINALPROJECT_impl_1.udb"  -o "FINALPROJECT_impl_1_vo.vo"      -sp "High-Performance_1.2V"  -w -neg
backanno: version Radiant Software (64-bit) 2023.1.0.43.3
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Loading udb::Database ...
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Performance Hardware Data Status:   Advanced       Version 1.0.



Writing a verilog netlist based on the FINALPROJECT_impl_1 design file.

Writing Verilog netlist to file FINALPROJECT_impl_1_vo.vo
Writing SDF timing to file FINALPROJECT_impl_1_vo.sdf
Backanno finished with 0 posted error messages.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 90 MB
