{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 19 18:41:10 2018 " "Info: Processing started: Fri Oct 19 18:41:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HW1 -c HW1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HW1 -c HW1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "B\[4\] Y\[0\] 22.796 ns Longest " "Info: Longest tpd from source pin \"B\[4\]\" to destination pin \"Y\[0\]\" is 22.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns B\[4\] 1 PIN PIN_U23 31 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U23; Fanout = 31; PIN Node = 'B\[4\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.141 ns) + CELL(0.346 ns) 6.297 ns lpm_divide:Div0\|lpm_divide_6mm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|sel\[18\] 2 COMB LCCOMB_X9_Y13_N22 29 " "Info: 2: + IC(5.141 ns) + CELL(0.346 ns) = 6.297 ns; Loc. = LCCOMB_X9_Y13_N22; Fanout = 29; COMB Node = 'lpm_divide:Div0\|lpm_divide_6mm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|sel\[18\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.487 ns" { B[4] lpm_divide:Div0|lpm_divide_6mm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|sel[18] } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 78 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.346 ns) 7.303 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|selnose\[0\] 3 COMB LCCOMB_X9_Y15_N24 3 " "Info: 3: + IC(0.660 ns) + CELL(0.346 ns) = 7.303 ns; Loc. = LCCOMB_X9_Y15_N24; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|selnose\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { lpm_divide:Div0|lpm_divide_6mm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|sel[18] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[0] } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 79 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.263 ns) 7.802 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_1_result_int\[1\]~7 4 COMB LCCOMB_X9_Y15_N2 1 " "Info: 4: + IC(0.236 ns) + CELL(0.263 ns) = 7.802 ns; Loc. = LCCOMB_X9_Y15_N2; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_1_result_int\[1\]~7'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[0] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_1_result_int[1]~7 } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 35 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.312 ns) 8.114 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_1_result_int\[2\]~9 5 COMB LCCOMB_X9_Y15_N4 4 " "Info: 5: + IC(0.000 ns) + CELL(0.312 ns) = 8.114 ns; Loc. = LCCOMB_X9_Y15_N4; Fanout = 4; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_1_result_int\[2\]~9'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.312 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_1_result_int[1]~7 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_1_result_int[2]~9 } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 35 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.053 ns) 8.426 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|selnose\[9\] 6 COMB LCCOMB_X9_Y15_N26 6 " "Info: 6: + IC(0.259 ns) + CELL(0.053 ns) = 8.426 ns; Loc. = LCCOMB_X9_Y15_N26; Fanout = 6; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|selnose\[9\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.312 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_1_result_int[2]~9 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[9] } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 79 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.545 ns) 9.551 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_2_result_int\[1\]~6 7 COMB LCCOMB_X11_Y15_N2 2 " "Info: 7: + IC(0.580 ns) + CELL(0.545 ns) = 9.551 ns; Loc. = LCCOMB_X11_Y15_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_2_result_int\[1\]~6'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[9] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[1]~6 } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 40 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.586 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_2_result_int\[2\]~10 8 COMB LCCOMB_X11_Y15_N4 1 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 9.586 ns; Loc. = LCCOMB_X11_Y15_N4; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_2_result_int\[2\]~10'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[1]~6 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[2]~10 } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 40 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 9.711 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_2_result_int\[3\]~13 9 COMB LCCOMB_X11_Y15_N6 8 " "Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 9.711 ns; Loc. = LCCOMB_X11_Y15_N6; Fanout = 8; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_2_result_int\[3\]~13'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[2]~10 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[3]~13 } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 40 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.366 ns) 10.657 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|selnose\[18\] 10 COMB LCCOMB_X9_Y15_N6 2 " "Info: 10: + IC(0.580 ns) + CELL(0.366 ns) = 10.657 ns; Loc. = LCCOMB_X9_Y15_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|selnose\[18\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[3]~13 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 79 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.545 ns) 11.731 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_4~18 11 COMB LCCOMB_X11_Y15_N16 1 " "Info: 11: + IC(0.529 ns) + CELL(0.545 ns) = 11.731 ns; Loc. = LCCOMB_X11_Y15_N16; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_4~18'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.074 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[18] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_4~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 11.856 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_4~21 12 COMB LCCOMB_X11_Y15_N18 13 " "Info: 12: + IC(0.000 ns) + CELL(0.125 ns) = 11.856 ns; Loc. = LCCOMB_X11_Y15_N18; Fanout = 13; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_4~21'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_4~18 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_4~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.516 ns) 12.778 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_5~10 13 COMB LCCOMB_X10_Y15_N8 2 " "Info: 13: + IC(0.406 ns) + CELL(0.516 ns) = 12.778 ns; Loc. = LCCOMB_X10_Y15_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_5~10'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_4~21 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.813 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_5~14 14 COMB LCCOMB_X10_Y15_N10 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 12.813 ns; Loc. = LCCOMB_X10_Y15_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_5~14'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~10 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.848 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_5~18 15 COMB LCCOMB_X10_Y15_N12 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 12.848 ns; Loc. = LCCOMB_X10_Y15_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_5~18'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~14 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 12.972 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_5~22 16 COMB LCCOMB_X10_Y15_N14 1 " "Info: 16: + IC(0.000 ns) + CELL(0.124 ns) = 12.972 ns; Loc. = LCCOMB_X10_Y15_N14; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_5~22'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~18 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 13.097 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_5~25 17 COMB LCCOMB_X10_Y15_N16 14 " "Info: 17: + IC(0.000 ns) + CELL(0.125 ns) = 13.097 ns; Loc. = LCCOMB_X10_Y15_N16; Fanout = 14; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_5~25'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~22 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.366 ns) 13.805 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|selnose\[36\] 18 COMB LCCOMB_X10_Y15_N2 2 " "Info: 18: + IC(0.342 ns) + CELL(0.366 ns) = 13.805 ns; Loc. = LCCOMB_X10_Y15_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|selnose\[36\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~25 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[36] } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 79 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.436 ns) 14.585 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_6~26 19 COMB LCCOMB_X9_Y15_N20 1 " "Info: 19: + IC(0.344 ns) + CELL(0.436 ns) = 14.585 ns; Loc. = LCCOMB_X9_Y15_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_6~26'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[36] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_6~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 14.710 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_6~29 20 COMB LCCOMB_X9_Y15_N22 19 " "Info: 20: + IC(0.000 ns) + CELL(0.125 ns) = 14.710 ns; Loc. = LCCOMB_X9_Y15_N22; Fanout = 19; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_6~29'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_6~26 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_6~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.545 ns) 15.914 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~10 21 COMB LCCOMB_X6_Y15_N16 2 " "Info: 21: + IC(0.659 ns) + CELL(0.545 ns) = 15.914 ns; Loc. = LCCOMB_X6_Y15_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~10'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.204 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_6~29 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 15.949 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~14 22 COMB LCCOMB_X6_Y15_N18 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 15.949 ns; Loc. = LCCOMB_X6_Y15_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~14'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~10 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 15.984 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~18 23 COMB LCCOMB_X6_Y15_N20 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 15.984 ns; Loc. = LCCOMB_X6_Y15_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~18'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~14 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 16.019 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~22 24 COMB LCCOMB_X6_Y15_N22 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 16.019 ns; Loc. = LCCOMB_X6_Y15_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~22'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~18 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 16.054 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~26 25 COMB LCCOMB_X6_Y15_N24 2 " "Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 16.054 ns; Loc. = LCCOMB_X6_Y15_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~26'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~22 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 16.089 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~30 26 COMB LCCOMB_X6_Y15_N26 1 " "Info: 26: + IC(0.000 ns) + CELL(0.035 ns) = 16.089 ns; Loc. = LCCOMB_X6_Y15_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~30'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~26 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 16.214 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~33 27 COMB LCCOMB_X6_Y15_N28 20 " "Info: 27: + IC(0.000 ns) + CELL(0.125 ns) = 16.214 ns; Loc. = LCCOMB_X6_Y15_N28; Fanout = 20; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~33'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~30 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.053 ns) 16.796 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|selnose\[54\] 28 COMB LCCOMB_X3_Y15_N22 2 " "Info: 28: + IC(0.529 ns) + CELL(0.053 ns) = 16.796 ns; Loc. = LCCOMB_X3_Y15_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|selnose\[54\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~33 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[54] } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 79 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.545 ns) 17.840 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_8~34 29 COMB LCCOMB_X3_Y15_N16 1 " "Info: 29: + IC(0.499 ns) + CELL(0.545 ns) = 17.840 ns; Loc. = LCCOMB_X3_Y15_N16; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_8~34'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[54] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_8~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 17.965 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_8~37 30 COMB LCCOMB_X3_Y15_N18 8 " "Info: 30: + IC(0.000 ns) + CELL(0.125 ns) = 17.965 ns; Loc. = LCCOMB_X3_Y15_N18; Fanout = 8; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_8~37'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_8~34 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_8~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.225 ns) 19.139 ns temp~3 31 COMB LCCOMB_X3_Y9_N4 1 " "Info: 31: + IC(0.949 ns) + CELL(0.225 ns) = 19.139 ns; Loc. = LCCOMB_X3_Y9_N4; Fanout = 1; COMB Node = 'temp~3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_8~37 temp~3 } "NODE_NAME" } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.225 ns) 19.954 ns temp~4 32 COMB LCCOMB_X2_Y11_N22 1 " "Info: 32: + IC(0.590 ns) + CELL(0.225 ns) = 19.954 ns; Loc. = LCCOMB_X2_Y11_N22; Fanout = 1; COMB Node = 'temp~4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { temp~3 temp~4 } "NODE_NAME" } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(2.134 ns) 22.796 ns Y\[0\] 33 PIN PIN_U24 0 " "Info: 33: + IC(0.708 ns) + CELL(2.134 ns) = 22.796 ns; Loc. = PIN_U24; Fanout = 0; PIN Node = 'Y\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.842 ns" { temp~4 Y[0] } "NODE_NAME" } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.785 ns ( 42.92 % ) " "Info: Total cell delay = 9.785 ns ( 42.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.011 ns ( 57.08 % ) " "Info: Total interconnect delay = 13.011 ns ( 57.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "22.796 ns" { B[4] lpm_divide:Div0|lpm_divide_6mm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|sel[18] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[0] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_1_result_int[1]~7 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_1_result_int[2]~9 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[9] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[1]~6 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[2]~10 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[3]~13 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[18] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_4~18 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_4~21 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~10 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~14 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~18 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~22 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~25 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[36] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_6~26 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_6~29 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~10 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~14 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~18 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~22 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~26 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~30 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~33 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[54] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_8~34 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_8~37 temp~3 temp~4 Y[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "22.796 ns" { B[4] {} B[4]~combout {} lpm_divide:Div0|lpm_divide_6mm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|sel[18] {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[0] {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_1_result_int[1]~7 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_1_result_int[2]~9 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[9] {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[1]~6 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[2]~10 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[3]~13 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[18] {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_4~18 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_4~21 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~10 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~14 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~18 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~22 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~25 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[36] {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_6~26 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_6~29 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~10 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~14 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~18 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~22 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~26 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~30 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~33 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[54] {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_8~34 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_8~37 {} temp~3 {} temp~4 {} Y[0] {} } { 0.000ns 0.000ns 5.141ns 0.660ns 0.236ns 0.000ns 0.259ns 0.580ns 0.000ns 0.000ns 0.580ns 0.529ns 0.000ns 0.406ns 0.000ns 0.000ns 0.000ns 0.000ns 0.342ns 0.344ns 0.000ns 0.659ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.529ns 0.499ns 0.000ns 0.949ns 0.590ns 0.708ns } { 0.000ns 0.810ns 0.346ns 0.346ns 0.263ns 0.312ns 0.053ns 0.545ns 0.035ns 0.125ns 0.366ns 0.545ns 0.125ns 0.516ns 0.035ns 0.035ns 0.124ns 0.125ns 0.366ns 0.436ns 0.125ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.545ns 0.125ns 0.225ns 0.225ns 2.134ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 19 18:41:10 2018 " "Info: Processing ended: Fri Oct 19 18:41:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
