
Loading design for application trce from file common_impl1.ncd.
Design name: ci_stim_fpga_wrapper
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000ZE
Package:     TQFP100
Performance: 1
Loading device for application trce from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Mon Jul 25 17:03:01 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o common_impl1.twr -gui -msgset C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/db/work/promote.xml common_impl1.ncd common_impl1.prf 
Design file:     common_impl1.ncd
Preference file: common_impl1.prf
Device,speed:    LCMXO2-2000ZE,1
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "w_clk" 3.330000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 261.777ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_a[0]  (from w_clk +)
   Destination:    FF         Data in        cnt_a[21]  (to w_clk +)

   Delay:              38.091ns  (41.2% logic, 58.8% route), 22 logic levels.

 Constraint Details:

     38.091ns physical path delay SLICE_12 to SLICE_54 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 261.777ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R10C10A.CLK to     R10C10A.Q1 SLICE_12 (from w_clk)
ROUTE         2     3.486     R10C10A.Q1 to      R7C11A.B0 cnt_a[0]
CTOF_DEL    ---     0.923      R7C11A.B0 to      R7C11A.F0 SLICE_85
ROUTE         1     1.883      R7C11A.F0 to      R9C11A.C1 un1_cnt_alt2
CTOF_DEL    ---     0.923      R9C11A.C1 to      R9C11A.F1 SLICE_71
ROUTE         1     1.578      R9C11A.F1 to      R9C11A.B0 un1_cnt_alt5
CTOF_DEL    ---     0.923      R9C11A.B0 to      R9C11A.F0 SLICE_71
ROUTE         1     2.221      R9C11A.F0 to      R9C12D.A0 un1_cnt_alt9
CTOF_DEL    ---     0.923      R9C12D.A0 to      R9C12D.F0 SLICE_69
ROUTE         1     0.765      R9C12D.F0 to      R9C12C.D0 un1_cnt_alt13
CTOF_DEL    ---     0.923      R9C12C.D0 to      R9C12C.F0 SLICE_64
ROUTE         1     1.002      R9C12C.F0 to      R9C12C.C1 un1_cnt_alt16
CTOF_DEL    ---     0.923      R9C12C.C1 to      R9C12C.F1 SLICE_64
ROUTE         1     1.002      R9C12C.F1 to      R9C13A.C1 un1_cnt_alto21_1
CTOF_DEL    ---     0.923      R9C13A.C1 to      R9C13A.F1 SLICE_54
ROUTE        17     3.249      R9C13A.F1 to      R9C16B.B0 un1_cnt_alto21
CTOF_DEL    ---     0.923      R9C16B.B0 to      R9C16B.F0 SLICE_58
ROUTE         1     4.066      R9C16B.F0 to     R10C10A.A0 un1_cnt_a15_6
C0TOFCO_DE  ---     2.064     R10C10A.A0 to    R10C10A.FCO SLICE_12
ROUTE         1     0.000    R10C10A.FCO to    R10C10B.FCI un1_cnt_a_1_cry_0
FCITOFCO_D  ---     0.317    R10C10B.FCI to    R10C10B.FCO SLICE_11
ROUTE         1     0.000    R10C10B.FCO to    R10C10C.FCI un1_cnt_a_1_cry_2
FCITOFCO_D  ---     0.317    R10C10C.FCI to    R10C10C.FCO SLICE_10
ROUTE         1     0.000    R10C10C.FCO to    R10C10D.FCI un1_cnt_a_1_cry_4
FCITOFCO_D  ---     0.317    R10C10D.FCI to    R10C10D.FCO SLICE_9
ROUTE         1     0.000    R10C10D.FCO to    R10C11A.FCI un1_cnt_a_1_cry_6
FCITOFCO_D  ---     0.317    R10C11A.FCI to    R10C11A.FCO SLICE_8
ROUTE         1     0.000    R10C11A.FCO to    R10C11B.FCI un1_cnt_a_1_cry_8
FCITOFCO_D  ---     0.317    R10C11B.FCI to    R10C11B.FCO SLICE_7
ROUTE         1     0.000    R10C11B.FCO to    R10C11C.FCI un1_cnt_a_1_cry_10
FCITOFCO_D  ---     0.317    R10C11C.FCI to    R10C11C.FCO SLICE_6
ROUTE         1     0.000    R10C11C.FCO to    R10C11D.FCI un1_cnt_a_1_cry_12
FCITOFCO_D  ---     0.317    R10C11D.FCI to    R10C11D.FCO SLICE_5
ROUTE         1     0.000    R10C11D.FCO to    R10C12A.FCI un1_cnt_a_1_cry_14
FCITOFCO_D  ---     0.317    R10C12A.FCI to    R10C12A.FCO SLICE_4
ROUTE         1     0.000    R10C12A.FCO to    R10C12B.FCI un1_cnt_a_1_cry_16
FCITOFCO_D  ---     0.317    R10C12B.FCI to    R10C12B.FCO SLICE_3
ROUTE         1     0.000    R10C12B.FCO to    R10C12C.FCI un1_cnt_a_1_cry_18
FCITOFCO_D  ---     0.317    R10C12C.FCI to    R10C12C.FCO SLICE_2
ROUTE         1     0.000    R10C12C.FCO to    R10C12D.FCI un1_cnt_a_1_cry_20
FCITOF0_DE  ---     1.181    R10C12D.FCI to     R10C12D.F0 SLICE_1
ROUTE         1     3.162     R10C12D.F0 to      R9C13A.D0 un1_cnt_a_1_s_21_0_S0
CTOF_DEL    ---     0.923      R9C13A.D0 to      R9C13A.F0 SLICE_54
ROUTE         1     0.000      R9C13A.F0 to     R9C13A.DI0 cnt_a_3[21] (to w_clk)
                  --------
                   38.091   (41.2% logic, 58.8% route), 22 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     8.811        OSC.OSC to    R10C10A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     8.811        OSC.OSC to     R9C13A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 262.929ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_a[1]  (from w_clk +)
   Destination:    FF         Data in        cnt_a[21]  (to w_clk +)

   Delay:              36.939ns  (42.4% logic, 57.6% route), 22 logic levels.

 Constraint Details:

     36.939ns physical path delay SLICE_48 to SLICE_54 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 262.929ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R9C10B.CLK to      R9C10B.Q0 SLICE_48 (from w_clk)
ROUTE         2     2.334      R9C10B.Q0 to      R7C11A.D0 cnt_a[1]
CTOF_DEL    ---     0.923      R7C11A.D0 to      R7C11A.F0 SLICE_85
ROUTE         1     1.883      R7C11A.F0 to      R9C11A.C1 un1_cnt_alt2
CTOF_DEL    ---     0.923      R9C11A.C1 to      R9C11A.F1 SLICE_71
ROUTE         1     1.578      R9C11A.F1 to      R9C11A.B0 un1_cnt_alt5
CTOF_DEL    ---     0.923      R9C11A.B0 to      R9C11A.F0 SLICE_71
ROUTE         1     2.221      R9C11A.F0 to      R9C12D.A0 un1_cnt_alt9
CTOF_DEL    ---     0.923      R9C12D.A0 to      R9C12D.F0 SLICE_69
ROUTE         1     0.765      R9C12D.F0 to      R9C12C.D0 un1_cnt_alt13
CTOF_DEL    ---     0.923      R9C12C.D0 to      R9C12C.F0 SLICE_64
ROUTE         1     1.002      R9C12C.F0 to      R9C12C.C1 un1_cnt_alt16
CTOF_DEL    ---     0.923      R9C12C.C1 to      R9C12C.F1 SLICE_64
ROUTE         1     1.002      R9C12C.F1 to      R9C13A.C1 un1_cnt_alto21_1
CTOF_DEL    ---     0.923      R9C13A.C1 to      R9C13A.F1 SLICE_54
ROUTE        17     3.249      R9C13A.F1 to      R9C16B.B0 un1_cnt_alto21
CTOF_DEL    ---     0.923      R9C16B.B0 to      R9C16B.F0 SLICE_58
ROUTE         1     4.066      R9C16B.F0 to     R10C10A.A0 un1_cnt_a15_6
C0TOFCO_DE  ---     2.064     R10C10A.A0 to    R10C10A.FCO SLICE_12
ROUTE         1     0.000    R10C10A.FCO to    R10C10B.FCI un1_cnt_a_1_cry_0
FCITOFCO_D  ---     0.317    R10C10B.FCI to    R10C10B.FCO SLICE_11
ROUTE         1     0.000    R10C10B.FCO to    R10C10C.FCI un1_cnt_a_1_cry_2
FCITOFCO_D  ---     0.317    R10C10C.FCI to    R10C10C.FCO SLICE_10
ROUTE         1     0.000    R10C10C.FCO to    R10C10D.FCI un1_cnt_a_1_cry_4
FCITOFCO_D  ---     0.317    R10C10D.FCI to    R10C10D.FCO SLICE_9
ROUTE         1     0.000    R10C10D.FCO to    R10C11A.FCI un1_cnt_a_1_cry_6
FCITOFCO_D  ---     0.317    R10C11A.FCI to    R10C11A.FCO SLICE_8
ROUTE         1     0.000    R10C11A.FCO to    R10C11B.FCI un1_cnt_a_1_cry_8
FCITOFCO_D  ---     0.317    R10C11B.FCI to    R10C11B.FCO SLICE_7
ROUTE         1     0.000    R10C11B.FCO to    R10C11C.FCI un1_cnt_a_1_cry_10
FCITOFCO_D  ---     0.317    R10C11C.FCI to    R10C11C.FCO SLICE_6
ROUTE         1     0.000    R10C11C.FCO to    R10C11D.FCI un1_cnt_a_1_cry_12
FCITOFCO_D  ---     0.317    R10C11D.FCI to    R10C11D.FCO SLICE_5
ROUTE         1     0.000    R10C11D.FCO to    R10C12A.FCI un1_cnt_a_1_cry_14
FCITOFCO_D  ---     0.317    R10C12A.FCI to    R10C12A.FCO SLICE_4
ROUTE         1     0.000    R10C12A.FCO to    R10C12B.FCI un1_cnt_a_1_cry_16
FCITOFCO_D  ---     0.317    R10C12B.FCI to    R10C12B.FCO SLICE_3
ROUTE         1     0.000    R10C12B.FCO to    R10C12C.FCI un1_cnt_a_1_cry_18
FCITOFCO_D  ---     0.317    R10C12C.FCI to    R10C12C.FCO SLICE_2
ROUTE         1     0.000    R10C12C.FCO to    R10C12D.FCI un1_cnt_a_1_cry_20
FCITOF0_DE  ---     1.181    R10C12D.FCI to     R10C12D.F0 SLICE_1
ROUTE         1     3.162     R10C12D.F0 to      R9C13A.D0 un1_cnt_a_1_s_21_0_S0
CTOF_DEL    ---     0.923      R9C13A.D0 to      R9C13A.F0 SLICE_54
ROUTE         1     0.000      R9C13A.F0 to     R9C13A.DI0 cnt_a_3[21] (to w_clk)
                  --------
                   36.939   (42.4% logic, 57.6% route), 22 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     8.811        OSC.OSC to     R9C10B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     8.811        OSC.OSC to     R9C13A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 263.068ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_o2[5]  (from w_clk +)
   Destination:    FF         Data in        cnt_a[21]  (to w_clk +)

   Delay:              36.800ns  (40.1% logic, 59.9% route), 21 logic levels.

 Constraint Details:

     36.800ns physical path delay SLICE_45 to SLICE_54 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 263.068ns

 Physical Path Details:

      Data path SLICE_45 to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R11C16D.CLK to     R11C16D.Q0 SLICE_45 (from w_clk)
ROUTE         3     3.237     R11C16D.Q0 to      R9C16D.A0 cnt_o2[5]
CTOF_DEL    ---     0.923      R9C16D.A0 to      R9C16D.F0 SLICE_84
ROUTE         1     1.498      R9C16D.F0 to      R9C17B.A0 un1_cnt_o2lt7
CTOF_DEL    ---     0.923      R9C17B.A0 to      R9C17B.F0 SLICE_76
ROUTE         1     2.292      R9C17B.F0 to     R10C17D.A1 un1_cnt_o2lt10
CTOF_DEL    ---     0.923     R10C17D.A1 to     R10C17D.F1 SLICE_67
ROUTE         1     1.002     R10C17D.F1 to     R10C17D.C0 un1_cnt_o2lt15
CTOF_DEL    ---     0.923     R10C17D.C0 to     R10C17D.F0 SLICE_67
ROUTE         1     2.215     R10C17D.F0 to     R10C17B.A0 un1_cnt_o2lt16
CTOF_DEL    ---     0.923     R10C17B.A0 to     R10C17B.F0 SLICE_62
ROUTE         1     2.198     R10C17B.F0 to      R9C16B.D1 un1_cnt_o2lt21
CTOF_DEL    ---     0.923      R9C16B.D1 to      R9C16B.F1 SLICE_58
ROUTE        26     2.376      R9C16B.F1 to      R9C16B.A0 cnt_o2
CTOF_DEL    ---     0.923      R9C16B.A0 to      R9C16B.F0 SLICE_58
ROUTE         1     4.066      R9C16B.F0 to     R10C10A.A0 un1_cnt_a15_6
C0TOFCO_DE  ---     2.064     R10C10A.A0 to    R10C10A.FCO SLICE_12
ROUTE         1     0.000    R10C10A.FCO to    R10C10B.FCI un1_cnt_a_1_cry_0
FCITOFCO_D  ---     0.317    R10C10B.FCI to    R10C10B.FCO SLICE_11
ROUTE         1     0.000    R10C10B.FCO to    R10C10C.FCI un1_cnt_a_1_cry_2
FCITOFCO_D  ---     0.317    R10C10C.FCI to    R10C10C.FCO SLICE_10
ROUTE         1     0.000    R10C10C.FCO to    R10C10D.FCI un1_cnt_a_1_cry_4
FCITOFCO_D  ---     0.317    R10C10D.FCI to    R10C10D.FCO SLICE_9
ROUTE         1     0.000    R10C10D.FCO to    R10C11A.FCI un1_cnt_a_1_cry_6
FCITOFCO_D  ---     0.317    R10C11A.FCI to    R10C11A.FCO SLICE_8
ROUTE         1     0.000    R10C11A.FCO to    R10C11B.FCI un1_cnt_a_1_cry_8
FCITOFCO_D  ---     0.317    R10C11B.FCI to    R10C11B.FCO SLICE_7
ROUTE         1     0.000    R10C11B.FCO to    R10C11C.FCI un1_cnt_a_1_cry_10
FCITOFCO_D  ---     0.317    R10C11C.FCI to    R10C11C.FCO SLICE_6
ROUTE         1     0.000    R10C11C.FCO to    R10C11D.FCI un1_cnt_a_1_cry_12
FCITOFCO_D  ---     0.317    R10C11D.FCI to    R10C11D.FCO SLICE_5
ROUTE         1     0.000    R10C11D.FCO to    R10C12A.FCI un1_cnt_a_1_cry_14
FCITOFCO_D  ---     0.317    R10C12A.FCI to    R10C12A.FCO SLICE_4
ROUTE         1     0.000    R10C12A.FCO to    R10C12B.FCI un1_cnt_a_1_cry_16
FCITOFCO_D  ---     0.317    R10C12B.FCI to    R10C12B.FCO SLICE_3
ROUTE         1     0.000    R10C12B.FCO to    R10C12C.FCI un1_cnt_a_1_cry_18
FCITOFCO_D  ---     0.317    R10C12C.FCI to    R10C12C.FCO SLICE_2
ROUTE         1     0.000    R10C12C.FCO to    R10C12D.FCI un1_cnt_a_1_cry_20
FCITOF0_DE  ---     1.181    R10C12D.FCI to     R10C12D.F0 SLICE_1
ROUTE         1     3.162     R10C12D.F0 to      R9C13A.D0 un1_cnt_a_1_s_21_0_S0
CTOF_DEL    ---     0.923      R9C13A.D0 to      R9C13A.F0 SLICE_54
ROUTE         1     0.000      R9C13A.F0 to     R9C13A.DI0 cnt_a_3[21] (to w_clk)
                  --------
                   36.800   (40.1% logic, 59.9% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     8.811        OSC.OSC to    R11C16D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     8.811        OSC.OSC to     R9C13A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 263.272ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_a[0]  (from w_clk +)
   Destination:    FF         Data in        cnt_a[17]  (to w_clk +)

   Delay:              36.596ns  (41.1% logic, 58.9% route), 20 logic levels.

 Constraint Details:

     36.596ns physical path delay SLICE_12 to SLICE_53 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 263.272ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R10C10A.CLK to     R10C10A.Q1 SLICE_12 (from w_clk)
ROUTE         2     3.486     R10C10A.Q1 to      R7C11A.B0 cnt_a[0]
CTOF_DEL    ---     0.923      R7C11A.B0 to      R7C11A.F0 SLICE_85
ROUTE         1     1.883      R7C11A.F0 to      R9C11A.C1 un1_cnt_alt2
CTOF_DEL    ---     0.923      R9C11A.C1 to      R9C11A.F1 SLICE_71
ROUTE         1     1.578      R9C11A.F1 to      R9C11A.B0 un1_cnt_alt5
CTOF_DEL    ---     0.923      R9C11A.B0 to      R9C11A.F0 SLICE_71
ROUTE         1     2.221      R9C11A.F0 to      R9C12D.A0 un1_cnt_alt9
CTOF_DEL    ---     0.923      R9C12D.A0 to      R9C12D.F0 SLICE_69
ROUTE         1     0.765      R9C12D.F0 to      R9C12C.D0 un1_cnt_alt13
CTOF_DEL    ---     0.923      R9C12C.D0 to      R9C12C.F0 SLICE_64
ROUTE         1     1.002      R9C12C.F0 to      R9C12C.C1 un1_cnt_alt16
CTOF_DEL    ---     0.923      R9C12C.C1 to      R9C12C.F1 SLICE_64
ROUTE         1     1.002      R9C12C.F1 to      R9C13A.C1 un1_cnt_alto21_1
CTOF_DEL    ---     0.923      R9C13A.C1 to      R9C13A.F1 SLICE_54
ROUTE        17     3.249      R9C13A.F1 to      R9C16B.B0 un1_cnt_alto21
CTOF_DEL    ---     0.923      R9C16B.B0 to      R9C16B.F0 SLICE_58
ROUTE         1     4.066      R9C16B.F0 to     R10C10A.A0 un1_cnt_a15_6
C0TOFCO_DE  ---     2.064     R10C10A.A0 to    R10C10A.FCO SLICE_12
ROUTE         1     0.000    R10C10A.FCO to    R10C10B.FCI un1_cnt_a_1_cry_0
FCITOFCO_D  ---     0.317    R10C10B.FCI to    R10C10B.FCO SLICE_11
ROUTE         1     0.000    R10C10B.FCO to    R10C10C.FCI un1_cnt_a_1_cry_2
FCITOFCO_D  ---     0.317    R10C10C.FCI to    R10C10C.FCO SLICE_10
ROUTE         1     0.000    R10C10C.FCO to    R10C10D.FCI un1_cnt_a_1_cry_4
FCITOFCO_D  ---     0.317    R10C10D.FCI to    R10C10D.FCO SLICE_9
ROUTE         1     0.000    R10C10D.FCO to    R10C11A.FCI un1_cnt_a_1_cry_6
FCITOFCO_D  ---     0.317    R10C11A.FCI to    R10C11A.FCO SLICE_8
ROUTE         1     0.000    R10C11A.FCO to    R10C11B.FCI un1_cnt_a_1_cry_8
FCITOFCO_D  ---     0.317    R10C11B.FCI to    R10C11B.FCO SLICE_7
ROUTE         1     0.000    R10C11B.FCO to    R10C11C.FCI un1_cnt_a_1_cry_10
FCITOFCO_D  ---     0.317    R10C11C.FCI to    R10C11C.FCO SLICE_6
ROUTE         1     0.000    R10C11C.FCO to    R10C11D.FCI un1_cnt_a_1_cry_12
FCITOFCO_D  ---     0.317    R10C11D.FCI to    R10C11D.FCO SLICE_5
ROUTE         1     0.000    R10C11D.FCO to    R10C12A.FCI un1_cnt_a_1_cry_14
FCITOFCO_D  ---     0.317    R10C12A.FCI to    R10C12A.FCO SLICE_4
ROUTE         1     0.000    R10C12A.FCO to    R10C12B.FCI un1_cnt_a_1_cry_16
FCITOF0_DE  ---     1.181    R10C12B.FCI to     R10C12B.F0 SLICE_3
ROUTE         1     2.301     R10C12B.F0 to     R10C13C.B0 un1_cnt_a_1_cry_17_0_S0
CTOF_DEL    ---     0.923     R10C13C.B0 to     R10C13C.F0 SLICE_53
ROUTE         1     0.000     R10C13C.F0 to    R10C13C.DI0 cnt_a_3[17] (to w_clk)
                  --------
                   36.596   (41.1% logic, 58.9% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     8.811        OSC.OSC to    R10C10A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     8.811        OSC.OSC to    R10C13C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 263.414ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_a[0]  (from w_clk +)
   Destination:    FF         Data in        cnt_a[20]  (to w_clk +)

   Delay:              36.454ns  (42.5% logic, 57.5% route), 21 logic levels.

 Constraint Details:

     36.454ns physical path delay SLICE_12 to SLICE_53 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 263.414ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R10C10A.CLK to     R10C10A.Q1 SLICE_12 (from w_clk)
ROUTE         2     3.486     R10C10A.Q1 to      R7C11A.B0 cnt_a[0]
CTOF_DEL    ---     0.923      R7C11A.B0 to      R7C11A.F0 SLICE_85
ROUTE         1     1.883      R7C11A.F0 to      R9C11A.C1 un1_cnt_alt2
CTOF_DEL    ---     0.923      R9C11A.C1 to      R9C11A.F1 SLICE_71
ROUTE         1     1.578      R9C11A.F1 to      R9C11A.B0 un1_cnt_alt5
CTOF_DEL    ---     0.923      R9C11A.B0 to      R9C11A.F0 SLICE_71
ROUTE         1     2.221      R9C11A.F0 to      R9C12D.A0 un1_cnt_alt9
CTOF_DEL    ---     0.923      R9C12D.A0 to      R9C12D.F0 SLICE_69
ROUTE         1     0.765      R9C12D.F0 to      R9C12C.D0 un1_cnt_alt13
CTOF_DEL    ---     0.923      R9C12C.D0 to      R9C12C.F0 SLICE_64
ROUTE         1     1.002      R9C12C.F0 to      R9C12C.C1 un1_cnt_alt16
CTOF_DEL    ---     0.923      R9C12C.C1 to      R9C12C.F1 SLICE_64
ROUTE         1     1.002      R9C12C.F1 to      R9C13A.C1 un1_cnt_alto21_1
CTOF_DEL    ---     0.923      R9C13A.C1 to      R9C13A.F1 SLICE_54
ROUTE        17     3.249      R9C13A.F1 to      R9C16B.B0 un1_cnt_alto21
CTOF_DEL    ---     0.923      R9C16B.B0 to      R9C16B.F0 SLICE_58
ROUTE         1     4.066      R9C16B.F0 to     R10C10A.A0 un1_cnt_a15_6
C0TOFCO_DE  ---     2.064     R10C10A.A0 to    R10C10A.FCO SLICE_12
ROUTE         1     0.000    R10C10A.FCO to    R10C10B.FCI un1_cnt_a_1_cry_0
FCITOFCO_D  ---     0.317    R10C10B.FCI to    R10C10B.FCO SLICE_11
ROUTE         1     0.000    R10C10B.FCO to    R10C10C.FCI un1_cnt_a_1_cry_2
FCITOFCO_D  ---     0.317    R10C10C.FCI to    R10C10C.FCO SLICE_10
ROUTE         1     0.000    R10C10C.FCO to    R10C10D.FCI un1_cnt_a_1_cry_4
FCITOFCO_D  ---     0.317    R10C10D.FCI to    R10C10D.FCO SLICE_9
ROUTE         1     0.000    R10C10D.FCO to    R10C11A.FCI un1_cnt_a_1_cry_6
FCITOFCO_D  ---     0.317    R10C11A.FCI to    R10C11A.FCO SLICE_8
ROUTE         1     0.000    R10C11A.FCO to    R10C11B.FCI un1_cnt_a_1_cry_8
FCITOFCO_D  ---     0.317    R10C11B.FCI to    R10C11B.FCO SLICE_7
ROUTE         1     0.000    R10C11B.FCO to    R10C11C.FCI un1_cnt_a_1_cry_10
FCITOFCO_D  ---     0.317    R10C11C.FCI to    R10C11C.FCO SLICE_6
ROUTE         1     0.000    R10C11C.FCO to    R10C11D.FCI un1_cnt_a_1_cry_12
FCITOFCO_D  ---     0.317    R10C11D.FCI to    R10C11D.FCO SLICE_5
ROUTE         1     0.000    R10C11D.FCO to    R10C12A.FCI un1_cnt_a_1_cry_14
FCITOFCO_D  ---     0.317    R10C12A.FCI to    R10C12A.FCO SLICE_4
ROUTE         1     0.000    R10C12A.FCO to    R10C12B.FCI un1_cnt_a_1_cry_16
FCITOFCO_D  ---     0.317    R10C12B.FCI to    R10C12B.FCO SLICE_3
ROUTE         1     0.000    R10C12B.FCO to    R10C12C.FCI un1_cnt_a_1_cry_18
FCITOF1_DE  ---     1.298    R10C12C.FCI to     R10C12C.F1 SLICE_2
ROUTE         1     1.725     R10C12C.F1 to     R10C13C.C1 un1_cnt_a_1_cry_19_0_S1
CTOF_DEL    ---     0.923     R10C13C.C1 to     R10C13C.F1 SLICE_53
ROUTE         1     0.000     R10C13C.F1 to    R10C13C.DI1 cnt_a_3[20] (to w_clk)
                  --------
                   36.454   (42.5% logic, 57.5% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     8.811        OSC.OSC to    R10C10A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     8.811        OSC.OSC to    R10C13C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 263.668ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_a[0]  (from w_clk +)
   Destination:    FF         Data in        cnt_a[12]  (to w_clk +)

   Delay:              36.200ns  (39.3% logic, 60.7% route), 17 logic levels.

 Constraint Details:

     36.200ns physical path delay SLICE_12 to SLICE_51 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 263.668ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R10C10A.CLK to     R10C10A.Q1 SLICE_12 (from w_clk)
ROUTE         2     3.486     R10C10A.Q1 to      R7C11A.B0 cnt_a[0]
CTOF_DEL    ---     0.923      R7C11A.B0 to      R7C11A.F0 SLICE_85
ROUTE         1     1.883      R7C11A.F0 to      R9C11A.C1 un1_cnt_alt2
CTOF_DEL    ---     0.923      R9C11A.C1 to      R9C11A.F1 SLICE_71
ROUTE         1     1.578      R9C11A.F1 to      R9C11A.B0 un1_cnt_alt5
CTOF_DEL    ---     0.923      R9C11A.B0 to      R9C11A.F0 SLICE_71
ROUTE         1     2.221      R9C11A.F0 to      R9C12D.A0 un1_cnt_alt9
CTOF_DEL    ---     0.923      R9C12D.A0 to      R9C12D.F0 SLICE_69
ROUTE         1     0.765      R9C12D.F0 to      R9C12C.D0 un1_cnt_alt13
CTOF_DEL    ---     0.923      R9C12C.D0 to      R9C12C.F0 SLICE_64
ROUTE         1     1.002      R9C12C.F0 to      R9C12C.C1 un1_cnt_alt16
CTOF_DEL    ---     0.923      R9C12C.C1 to      R9C12C.F1 SLICE_64
ROUTE         1     1.002      R9C12C.F1 to      R9C13A.C1 un1_cnt_alto21_1
CTOF_DEL    ---     0.923      R9C13A.C1 to      R9C13A.F1 SLICE_54
ROUTE        17     3.249      R9C13A.F1 to      R9C16B.B0 un1_cnt_alto21
CTOF_DEL    ---     0.923      R9C16B.B0 to      R9C16B.F0 SLICE_58
ROUTE         1     4.066      R9C16B.F0 to     R10C10A.A0 un1_cnt_a15_6
C0TOFCO_DE  ---     2.064     R10C10A.A0 to    R10C10A.FCO SLICE_12
ROUTE         1     0.000    R10C10A.FCO to    R10C10B.FCI un1_cnt_a_1_cry_0
FCITOFCO_D  ---     0.317    R10C10B.FCI to    R10C10B.FCO SLICE_11
ROUTE         1     0.000    R10C10B.FCO to    R10C10C.FCI un1_cnt_a_1_cry_2
FCITOFCO_D  ---     0.317    R10C10C.FCI to    R10C10C.FCO SLICE_10
ROUTE         1     0.000    R10C10C.FCO to    R10C10D.FCI un1_cnt_a_1_cry_4
FCITOFCO_D  ---     0.317    R10C10D.FCI to    R10C10D.FCO SLICE_9
ROUTE         1     0.000    R10C10D.FCO to    R10C11A.FCI un1_cnt_a_1_cry_6
FCITOFCO_D  ---     0.317    R10C11A.FCI to    R10C11A.FCO SLICE_8
ROUTE         1     0.000    R10C11A.FCO to    R10C11B.FCI un1_cnt_a_1_cry_8
FCITOFCO_D  ---     0.317    R10C11B.FCI to    R10C11B.FCO SLICE_7
ROUTE         1     0.000    R10C11B.FCO to    R10C11C.FCI un1_cnt_a_1_cry_10
FCITOF1_DE  ---     1.298    R10C11C.FCI to     R10C11C.F1 SLICE_6
ROUTE         1     2.739     R10C11C.F1 to      R9C11D.C1 un1_cnt_a_1_cry_11_0_S1
CTOF_DEL    ---     0.923      R9C11D.C1 to      R9C11D.F1 SLICE_51
ROUTE         1     0.000      R9C11D.F1 to     R9C11D.DI1 cnt_a_3[12] (to w_clk)
                  --------
                   36.200   (39.3% logic, 60.7% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     8.811        OSC.OSC to    R10C10A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     8.811        OSC.OSC to     R9C11D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 263.685ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_o2[3]  (from w_clk +)
   Destination:    FF         Data in        cnt_a[21]  (to w_clk +)

   Delay:              36.183ns  (40.8% logic, 59.2% route), 21 logic levels.

 Constraint Details:

     36.183ns physical path delay SLICE_46 to SLICE_54 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 263.685ns

 Physical Path Details:

      Data path SLICE_46 to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R11C16C.CLK to     R11C16C.Q0 SLICE_46 (from w_clk)
ROUTE         3     2.620     R11C16C.Q0 to      R9C16D.C0 cnt_o2[3]
CTOF_DEL    ---     0.923      R9C16D.C0 to      R9C16D.F0 SLICE_84
ROUTE         1     1.498      R9C16D.F0 to      R9C17B.A0 un1_cnt_o2lt7
CTOF_DEL    ---     0.923      R9C17B.A0 to      R9C17B.F0 SLICE_76
ROUTE         1     2.292      R9C17B.F0 to     R10C17D.A1 un1_cnt_o2lt10
CTOF_DEL    ---     0.923     R10C17D.A1 to     R10C17D.F1 SLICE_67
ROUTE         1     1.002     R10C17D.F1 to     R10C17D.C0 un1_cnt_o2lt15
CTOF_DEL    ---     0.923     R10C17D.C0 to     R10C17D.F0 SLICE_67
ROUTE         1     2.215     R10C17D.F0 to     R10C17B.A0 un1_cnt_o2lt16
CTOF_DEL    ---     0.923     R10C17B.A0 to     R10C17B.F0 SLICE_62
ROUTE         1     2.198     R10C17B.F0 to      R9C16B.D1 un1_cnt_o2lt21
CTOF_DEL    ---     0.923      R9C16B.D1 to      R9C16B.F1 SLICE_58
ROUTE        26     2.376      R9C16B.F1 to      R9C16B.A0 cnt_o2
CTOF_DEL    ---     0.923      R9C16B.A0 to      R9C16B.F0 SLICE_58
ROUTE         1     4.066      R9C16B.F0 to     R10C10A.A0 un1_cnt_a15_6
C0TOFCO_DE  ---     2.064     R10C10A.A0 to    R10C10A.FCO SLICE_12
ROUTE         1     0.000    R10C10A.FCO to    R10C10B.FCI un1_cnt_a_1_cry_0
FCITOFCO_D  ---     0.317    R10C10B.FCI to    R10C10B.FCO SLICE_11
ROUTE         1     0.000    R10C10B.FCO to    R10C10C.FCI un1_cnt_a_1_cry_2
FCITOFCO_D  ---     0.317    R10C10C.FCI to    R10C10C.FCO SLICE_10
ROUTE         1     0.000    R10C10C.FCO to    R10C10D.FCI un1_cnt_a_1_cry_4
FCITOFCO_D  ---     0.317    R10C10D.FCI to    R10C10D.FCO SLICE_9
ROUTE         1     0.000    R10C10D.FCO to    R10C11A.FCI un1_cnt_a_1_cry_6
FCITOFCO_D  ---     0.317    R10C11A.FCI to    R10C11A.FCO SLICE_8
ROUTE         1     0.000    R10C11A.FCO to    R10C11B.FCI un1_cnt_a_1_cry_8
FCITOFCO_D  ---     0.317    R10C11B.FCI to    R10C11B.FCO SLICE_7
ROUTE         1     0.000    R10C11B.FCO to    R10C11C.FCI un1_cnt_a_1_cry_10
FCITOFCO_D  ---     0.317    R10C11C.FCI to    R10C11C.FCO SLICE_6
ROUTE         1     0.000    R10C11C.FCO to    R10C11D.FCI un1_cnt_a_1_cry_12
FCITOFCO_D  ---     0.317    R10C11D.FCI to    R10C11D.FCO SLICE_5
ROUTE         1     0.000    R10C11D.FCO to    R10C12A.FCI un1_cnt_a_1_cry_14
FCITOFCO_D  ---     0.317    R10C12A.FCI to    R10C12A.FCO SLICE_4
ROUTE         1     0.000    R10C12A.FCO to    R10C12B.FCI un1_cnt_a_1_cry_16
FCITOFCO_D  ---     0.317    R10C12B.FCI to    R10C12B.FCO SLICE_3
ROUTE         1     0.000    R10C12B.FCO to    R10C12C.FCI un1_cnt_a_1_cry_18
FCITOFCO_D  ---     0.317    R10C12C.FCI to    R10C12C.FCO SLICE_2
ROUTE         1     0.000    R10C12C.FCO to    R10C12D.FCI un1_cnt_a_1_cry_20
FCITOF0_DE  ---     1.181    R10C12D.FCI to     R10C12D.F0 SLICE_1
ROUTE         1     3.162     R10C12D.F0 to      R9C13A.D0 un1_cnt_a_1_s_21_0_S0
CTOF_DEL    ---     0.923      R9C13A.D0 to      R9C13A.F0 SLICE_54
ROUTE         1     0.000      R9C13A.F0 to     R9C13A.DI0 cnt_a_3[21] (to w_clk)
                  --------
                   36.183   (40.8% logic, 59.2% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     8.811        OSC.OSC to    R11C16C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     8.811        OSC.OSC to     R9C13A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 263.695ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_o2[9]  (from w_clk +)
   Destination:    FF         Data in        cnt_a[21]  (to w_clk +)

   Delay:              36.173ns  (40.8% logic, 59.2% route), 21 logic levels.

 Constraint Details:

     36.173ns physical path delay SLICE_43 to SLICE_54 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 263.695ns

 Physical Path Details:

      Data path SLICE_43 to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R11C17B.CLK to     R11C17B.Q0 SLICE_43 (from w_clk)
ROUTE         3     3.106     R11C17B.Q0 to      R9C17B.A1 cnt_o2[9]
CTOF_DEL    ---     0.923      R9C17B.A1 to      R9C17B.F1 SLICE_76
ROUTE         1     1.002      R9C17B.F1 to      R9C17B.C0 un1_cnt_o2lto9_0
CTOF_DEL    ---     0.923      R9C17B.C0 to      R9C17B.F0 SLICE_76
ROUTE         1     2.292      R9C17B.F0 to     R10C17D.A1 un1_cnt_o2lt10
CTOF_DEL    ---     0.923     R10C17D.A1 to     R10C17D.F1 SLICE_67
ROUTE         1     1.002     R10C17D.F1 to     R10C17D.C0 un1_cnt_o2lt15
CTOF_DEL    ---     0.923     R10C17D.C0 to     R10C17D.F0 SLICE_67
ROUTE         1     2.215     R10C17D.F0 to     R10C17B.A0 un1_cnt_o2lt16
CTOF_DEL    ---     0.923     R10C17B.A0 to     R10C17B.F0 SLICE_62
ROUTE         1     2.198     R10C17B.F0 to      R9C16B.D1 un1_cnt_o2lt21
CTOF_DEL    ---     0.923      R9C16B.D1 to      R9C16B.F1 SLICE_58
ROUTE        26     2.376      R9C16B.F1 to      R9C16B.A0 cnt_o2
CTOF_DEL    ---     0.923      R9C16B.A0 to      R9C16B.F0 SLICE_58
ROUTE         1     4.066      R9C16B.F0 to     R10C10A.A0 un1_cnt_a15_6
C0TOFCO_DE  ---     2.064     R10C10A.A0 to    R10C10A.FCO SLICE_12
ROUTE         1     0.000    R10C10A.FCO to    R10C10B.FCI un1_cnt_a_1_cry_0
FCITOFCO_D  ---     0.317    R10C10B.FCI to    R10C10B.FCO SLICE_11
ROUTE         1     0.000    R10C10B.FCO to    R10C10C.FCI un1_cnt_a_1_cry_2
FCITOFCO_D  ---     0.317    R10C10C.FCI to    R10C10C.FCO SLICE_10
ROUTE         1     0.000    R10C10C.FCO to    R10C10D.FCI un1_cnt_a_1_cry_4
FCITOFCO_D  ---     0.317    R10C10D.FCI to    R10C10D.FCO SLICE_9
ROUTE         1     0.000    R10C10D.FCO to    R10C11A.FCI un1_cnt_a_1_cry_6
FCITOFCO_D  ---     0.317    R10C11A.FCI to    R10C11A.FCO SLICE_8
ROUTE         1     0.000    R10C11A.FCO to    R10C11B.FCI un1_cnt_a_1_cry_8
FCITOFCO_D  ---     0.317    R10C11B.FCI to    R10C11B.FCO SLICE_7
ROUTE         1     0.000    R10C11B.FCO to    R10C11C.FCI un1_cnt_a_1_cry_10
FCITOFCO_D  ---     0.317    R10C11C.FCI to    R10C11C.FCO SLICE_6
ROUTE         1     0.000    R10C11C.FCO to    R10C11D.FCI un1_cnt_a_1_cry_12
FCITOFCO_D  ---     0.317    R10C11D.FCI to    R10C11D.FCO SLICE_5
ROUTE         1     0.000    R10C11D.FCO to    R10C12A.FCI un1_cnt_a_1_cry_14
FCITOFCO_D  ---     0.317    R10C12A.FCI to    R10C12A.FCO SLICE_4
ROUTE         1     0.000    R10C12A.FCO to    R10C12B.FCI un1_cnt_a_1_cry_16
FCITOFCO_D  ---     0.317    R10C12B.FCI to    R10C12B.FCO SLICE_3
ROUTE         1     0.000    R10C12B.FCO to    R10C12C.FCI un1_cnt_a_1_cry_18
FCITOFCO_D  ---     0.317    R10C12C.FCI to    R10C12C.FCO SLICE_2
ROUTE         1     0.000    R10C12C.FCO to    R10C12D.FCI un1_cnt_a_1_cry_20
FCITOF0_DE  ---     1.181    R10C12D.FCI to     R10C12D.F0 SLICE_1
ROUTE         1     3.162     R10C12D.F0 to      R9C13A.D0 un1_cnt_a_1_s_21_0_S0
CTOF_DEL    ---     0.923      R9C13A.D0 to      R9C13A.F0 SLICE_54
ROUTE         1     0.000      R9C13A.F0 to     R9C13A.DI0 cnt_a_3[21] (to w_clk)
                  --------
                   36.173   (40.8% logic, 59.2% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     8.811        OSC.OSC to    R11C17B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     8.811        OSC.OSC to     R9C13A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 263.759ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_a[4]  (from w_clk +)
   Destination:    FF         Data in        cnt_a[21]  (to w_clk +)

   Delay:              36.109ns  (40.9% logic, 59.1% route), 21 logic levels.

 Constraint Details:

     36.109ns physical path delay SLICE_49 to SLICE_54 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 263.759ns

 Physical Path Details:

      Data path SLICE_49 to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R9C10C.CLK to      R9C10C.Q0 SLICE_49 (from w_clk)
ROUTE         3     4.310      R9C10C.Q0 to      R9C11A.D1 cnt_a[4]
CTOF_DEL    ---     0.923      R9C11A.D1 to      R9C11A.F1 SLICE_71
ROUTE         1     1.578      R9C11A.F1 to      R9C11A.B0 un1_cnt_alt5
CTOF_DEL    ---     0.923      R9C11A.B0 to      R9C11A.F0 SLICE_71
ROUTE         1     2.221      R9C11A.F0 to      R9C12D.A0 un1_cnt_alt9
CTOF_DEL    ---     0.923      R9C12D.A0 to      R9C12D.F0 SLICE_69
ROUTE         1     0.765      R9C12D.F0 to      R9C12C.D0 un1_cnt_alt13
CTOF_DEL    ---     0.923      R9C12C.D0 to      R9C12C.F0 SLICE_64
ROUTE         1     1.002      R9C12C.F0 to      R9C12C.C1 un1_cnt_alt16
CTOF_DEL    ---     0.923      R9C12C.C1 to      R9C12C.F1 SLICE_64
ROUTE         1     1.002      R9C12C.F1 to      R9C13A.C1 un1_cnt_alto21_1
CTOF_DEL    ---     0.923      R9C13A.C1 to      R9C13A.F1 SLICE_54
ROUTE        17     3.249      R9C13A.F1 to      R9C16B.B0 un1_cnt_alto21
CTOF_DEL    ---     0.923      R9C16B.B0 to      R9C16B.F0 SLICE_58
ROUTE         1     4.066      R9C16B.F0 to     R10C10A.A0 un1_cnt_a15_6
C0TOFCO_DE  ---     2.064     R10C10A.A0 to    R10C10A.FCO SLICE_12
ROUTE         1     0.000    R10C10A.FCO to    R10C10B.FCI un1_cnt_a_1_cry_0
FCITOFCO_D  ---     0.317    R10C10B.FCI to    R10C10B.FCO SLICE_11
ROUTE         1     0.000    R10C10B.FCO to    R10C10C.FCI un1_cnt_a_1_cry_2
FCITOFCO_D  ---     0.317    R10C10C.FCI to    R10C10C.FCO SLICE_10
ROUTE         1     0.000    R10C10C.FCO to    R10C10D.FCI un1_cnt_a_1_cry_4
FCITOFCO_D  ---     0.317    R10C10D.FCI to    R10C10D.FCO SLICE_9
ROUTE         1     0.000    R10C10D.FCO to    R10C11A.FCI un1_cnt_a_1_cry_6
FCITOFCO_D  ---     0.317    R10C11A.FCI to    R10C11A.FCO SLICE_8
ROUTE         1     0.000    R10C11A.FCO to    R10C11B.FCI un1_cnt_a_1_cry_8
FCITOFCO_D  ---     0.317    R10C11B.FCI to    R10C11B.FCO SLICE_7
ROUTE         1     0.000    R10C11B.FCO to    R10C11C.FCI un1_cnt_a_1_cry_10
FCITOFCO_D  ---     0.317    R10C11C.FCI to    R10C11C.FCO SLICE_6
ROUTE         1     0.000    R10C11C.FCO to    R10C11D.FCI un1_cnt_a_1_cry_12
FCITOFCO_D  ---     0.317    R10C11D.FCI to    R10C11D.FCO SLICE_5
ROUTE         1     0.000    R10C11D.FCO to    R10C12A.FCI un1_cnt_a_1_cry_14
FCITOFCO_D  ---     0.317    R10C12A.FCI to    R10C12A.FCO SLICE_4
ROUTE         1     0.000    R10C12A.FCO to    R10C12B.FCI un1_cnt_a_1_cry_16
FCITOFCO_D  ---     0.317    R10C12B.FCI to    R10C12B.FCO SLICE_3
ROUTE         1     0.000    R10C12B.FCO to    R10C12C.FCI un1_cnt_a_1_cry_18
FCITOFCO_D  ---     0.317    R10C12C.FCI to    R10C12C.FCO SLICE_2
ROUTE         1     0.000    R10C12C.FCO to    R10C12D.FCI un1_cnt_a_1_cry_20
FCITOF0_DE  ---     1.181    R10C12D.FCI to     R10C12D.F0 SLICE_1
ROUTE         1     3.162     R10C12D.F0 to      R9C13A.D0 un1_cnt_a_1_s_21_0_S0
CTOF_DEL    ---     0.923      R9C13A.D0 to      R9C13A.F0 SLICE_54
ROUTE         1     0.000      R9C13A.F0 to     R9C13A.DI0 cnt_a_3[21] (to w_clk)
                  --------
                   36.109   (40.9% logic, 59.1% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     8.811        OSC.OSC to     R9C10C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     8.811        OSC.OSC to     R9C13A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 263.834ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_o2[4]  (from w_clk +)
   Destination:    FF         Data in        cnt_a[21]  (to w_clk +)

   Delay:              36.034ns  (40.9% logic, 59.1% route), 21 logic levels.

 Constraint Details:

     36.034ns physical path delay SLICE_46 to SLICE_54 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 263.834ns

 Physical Path Details:

      Data path SLICE_46 to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R11C16C.CLK to     R11C16C.Q1 SLICE_46 (from w_clk)
ROUTE         3     2.471     R11C16C.Q1 to      R9C16D.B0 cnt_o2[4]
CTOF_DEL    ---     0.923      R9C16D.B0 to      R9C16D.F0 SLICE_84
ROUTE         1     1.498      R9C16D.F0 to      R9C17B.A0 un1_cnt_o2lt7
CTOF_DEL    ---     0.923      R9C17B.A0 to      R9C17B.F0 SLICE_76
ROUTE         1     2.292      R9C17B.F0 to     R10C17D.A1 un1_cnt_o2lt10
CTOF_DEL    ---     0.923     R10C17D.A1 to     R10C17D.F1 SLICE_67
ROUTE         1     1.002     R10C17D.F1 to     R10C17D.C0 un1_cnt_o2lt15
CTOF_DEL    ---     0.923     R10C17D.C0 to     R10C17D.F0 SLICE_67
ROUTE         1     2.215     R10C17D.F0 to     R10C17B.A0 un1_cnt_o2lt16
CTOF_DEL    ---     0.923     R10C17B.A0 to     R10C17B.F0 SLICE_62
ROUTE         1     2.198     R10C17B.F0 to      R9C16B.D1 un1_cnt_o2lt21
CTOF_DEL    ---     0.923      R9C16B.D1 to      R9C16B.F1 SLICE_58
ROUTE        26     2.376      R9C16B.F1 to      R9C16B.A0 cnt_o2
CTOF_DEL    ---     0.923      R9C16B.A0 to      R9C16B.F0 SLICE_58
ROUTE         1     4.066      R9C16B.F0 to     R10C10A.A0 un1_cnt_a15_6
C0TOFCO_DE  ---     2.064     R10C10A.A0 to    R10C10A.FCO SLICE_12
ROUTE         1     0.000    R10C10A.FCO to    R10C10B.FCI un1_cnt_a_1_cry_0
FCITOFCO_D  ---     0.317    R10C10B.FCI to    R10C10B.FCO SLICE_11
ROUTE         1     0.000    R10C10B.FCO to    R10C10C.FCI un1_cnt_a_1_cry_2
FCITOFCO_D  ---     0.317    R10C10C.FCI to    R10C10C.FCO SLICE_10
ROUTE         1     0.000    R10C10C.FCO to    R10C10D.FCI un1_cnt_a_1_cry_4
FCITOFCO_D  ---     0.317    R10C10D.FCI to    R10C10D.FCO SLICE_9
ROUTE         1     0.000    R10C10D.FCO to    R10C11A.FCI un1_cnt_a_1_cry_6
FCITOFCO_D  ---     0.317    R10C11A.FCI to    R10C11A.FCO SLICE_8
ROUTE         1     0.000    R10C11A.FCO to    R10C11B.FCI un1_cnt_a_1_cry_8
FCITOFCO_D  ---     0.317    R10C11B.FCI to    R10C11B.FCO SLICE_7
ROUTE         1     0.000    R10C11B.FCO to    R10C11C.FCI un1_cnt_a_1_cry_10
FCITOFCO_D  ---     0.317    R10C11C.FCI to    R10C11C.FCO SLICE_6
ROUTE         1     0.000    R10C11C.FCO to    R10C11D.FCI un1_cnt_a_1_cry_12
FCITOFCO_D  ---     0.317    R10C11D.FCI to    R10C11D.FCO SLICE_5
ROUTE         1     0.000    R10C11D.FCO to    R10C12A.FCI un1_cnt_a_1_cry_14
FCITOFCO_D  ---     0.317    R10C12A.FCI to    R10C12A.FCO SLICE_4
ROUTE         1     0.000    R10C12A.FCO to    R10C12B.FCI un1_cnt_a_1_cry_16
FCITOFCO_D  ---     0.317    R10C12B.FCI to    R10C12B.FCO SLICE_3
ROUTE         1     0.000    R10C12B.FCO to    R10C12C.FCI un1_cnt_a_1_cry_18
FCITOFCO_D  ---     0.317    R10C12C.FCI to    R10C12C.FCO SLICE_2
ROUTE         1     0.000    R10C12C.FCO to    R10C12D.FCI un1_cnt_a_1_cry_20
FCITOF0_DE  ---     1.181    R10C12D.FCI to     R10C12D.F0 SLICE_1
ROUTE         1     3.162     R10C12D.F0 to      R9C13A.D0 un1_cnt_a_1_s_21_0_S0
CTOF_DEL    ---     0.923      R9C13A.D0 to      R9C13A.F0 SLICE_54
ROUTE         1     0.000      R9C13A.F0 to     R9C13A.DI0 cnt_a_3[21] (to w_clk)
                  --------
                   36.034   (40.9% logic, 59.1% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     8.811        OSC.OSC to    R11C16C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     8.811        OSC.OSC to     R9C13A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

Report:   25.959MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_clk" 3.330000 MHz ;    |    3.330 MHz|   25.959 MHz|  22  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: w_clk   Source: internal_osc.OSC   Loads: 55
   Covered under: FREQUENCY NET "w_clk" 3.330000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 23072 paths, 1 nets, and 643 connections (99.84% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Mon Jul 25 17:03:01 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o common_impl1.twr -gui -msgset C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/db/work/promote.xml common_impl1.ncd common_impl1.prf 
Design file:     common_impl1.ncd
Preference file: common_impl1.prf
Device,speed:    LCMXO2-2000ZE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "w_clk" 3.330000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_a[3]  (from w_clk +)
   Destination:    FF         Data in        cnt_a[3]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_10 to SLICE_10 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C10C.CLK to     R10C10C.Q0 SLICE_10 (from w_clk)
ROUTE         3     0.369     R10C10C.Q0 to     R10C10C.A0 cnt_a[3]
CTOF_DEL    ---     0.199     R10C10C.A0 to     R10C10C.F0 SLICE_10
ROUTE         1     0.000     R10C10C.F0 to    R10C10C.DI0 un1_cnt_a_1[3] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.806        OSC.OSC to    R10C10C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.806        OSC.OSC to    R10C10C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_a[0]  (from w_clk +)
   Destination:    FF         Data in        cnt_a[0]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_12 to SLICE_12 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C10A.CLK to     R10C10A.Q1 SLICE_12 (from w_clk)
ROUTE         2     0.369     R10C10A.Q1 to     R10C10A.A1 cnt_a[0]
CTOF_DEL    ---     0.199     R10C10A.A1 to     R10C10A.F1 SLICE_12
ROUTE         1     0.000     R10C10A.F1 to    R10C10A.DI1 un1_cnt_a_1[0] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.806        OSC.OSC to    R10C10A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.806        OSC.OSC to    R10C10A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_o1[17]  (from w_clk +)
   Destination:    FF         Data in        cnt_o1[17]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_15 to SLICE_15 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C16B.CLK to     R10C16B.Q0 SLICE_15 (from w_clk)
ROUTE         3     0.369     R10C16B.Q0 to     R10C16B.A0 cnt_o1[17]
CTOF_DEL    ---     0.199     R10C16B.A0 to     R10C16B.F0 SLICE_15
ROUTE         1     0.000     R10C16B.F0 to    R10C16B.DI0 cnt_o1_s[17] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.806        OSC.OSC to    R10C16B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.806        OSC.OSC to    R10C16B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_o1[18]  (from w_clk +)
   Destination:    FF         Data in        cnt_o1[18]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_15 to SLICE_15 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C16B.CLK to     R10C16B.Q1 SLICE_15 (from w_clk)
ROUTE         3     0.369     R10C16B.Q1 to     R10C16B.A1 cnt_o1[18]
CTOF_DEL    ---     0.199     R10C16B.A1 to     R10C16B.F1 SLICE_15
ROUTE         1     0.000     R10C16B.F1 to    R10C16B.DI1 cnt_o1_s[18] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.806        OSC.OSC to    R10C16B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.806        OSC.OSC to    R10C16B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_a[19]  (from w_clk +)
   Destination:    FF         Data in        cnt_a[19]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_2 to SLICE_2 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C12C.CLK to     R10C12C.Q0 SLICE_2 (from w_clk)
ROUTE         3     0.369     R10C12C.Q0 to     R10C12C.A0 cnt_a[19]
CTOF_DEL    ---     0.199     R10C12C.A0 to     R10C12C.F0 SLICE_2
ROUTE         1     0.000     R10C12C.F0 to    R10C12C.DI0 un1_cnt_a_1[19] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.806        OSC.OSC to    R10C12C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.806        OSC.OSC to    R10C12C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_c[17]  (from w_clk +)
   Destination:    FF         Data in        cnt_c[17]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_27 to SLICE_27 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_27 to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C14B.CLK to      R7C14B.Q0 SLICE_27 (from w_clk)
ROUTE         3     0.369      R7C14B.Q0 to      R7C14B.A0 cnt_c[17]
CTOF_DEL    ---     0.199      R7C14B.A0 to      R7C14B.F0 SLICE_27
ROUTE         1     0.000      R7C14B.F0 to     R7C14B.DI0 cnt_c_s[17] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.806        OSC.OSC to     R7C14B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.806        OSC.OSC to     R7C14B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_a[18]  (from w_clk +)
   Destination:    FF         Data in        cnt_a[18]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_3 to SLICE_3 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C12B.CLK to     R10C12B.Q1 SLICE_3 (from w_clk)
ROUTE         3     0.369     R10C12B.Q1 to     R10C12B.A1 cnt_a[18]
CTOF_DEL    ---     0.199     R10C12B.A1 to     R10C12B.F1 SLICE_3
ROUTE         1     0.000     R10C12B.F1 to    R10C12B.DI1 un1_cnt_a_1[18] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.806        OSC.OSC to    R10C12B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.806        OSC.OSC to    R10C12B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_o2[6]  (from w_clk +)
   Destination:    FF         Data in        cnt_o2[6]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_45 to SLICE_45 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_45 to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R11C16D.CLK to     R11C16D.Q1 SLICE_45 (from w_clk)
ROUTE         3     0.369     R11C16D.Q1 to     R11C16D.A1 cnt_o2[6]
CTOF_DEL    ---     0.199     R11C16D.A1 to     R11C16D.F1 SLICE_45
ROUTE         1     0.000     R11C16D.F1 to    R11C16D.DI1 cnt_o2_s[6] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.806        OSC.OSC to    R11C16D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.806        OSC.OSC to    R11C16D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_o2[5]  (from w_clk +)
   Destination:    FF         Data in        cnt_o2[5]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_45 to SLICE_45 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_45 to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R11C16D.CLK to     R11C16D.Q0 SLICE_45 (from w_clk)
ROUTE         3     0.369     R11C16D.Q0 to     R11C16D.A0 cnt_o2[5]
CTOF_DEL    ---     0.199     R11C16D.A0 to     R11C16D.F0 SLICE_45
ROUTE         1     0.000     R11C16D.F0 to    R11C16D.DI0 cnt_o2_s[5] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.806        OSC.OSC to    R11C16D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.806        OSC.OSC to    R11C16D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_a[13]  (from w_clk +)
   Destination:    FF         Data in        cnt_a[13]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_5 to SLICE_5 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_5 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C11D.CLK to     R10C11D.Q0 SLICE_5 (from w_clk)
ROUTE         3     0.369     R10C11D.Q0 to     R10C11D.A0 cnt_a[13]
CTOF_DEL    ---     0.199     R10C11D.A0 to     R10C11D.F0 SLICE_5
ROUTE         1     0.000     R10C11D.F0 to    R10C11D.DI0 un1_cnt_a_1[13] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.806        OSC.OSC to    R10C11D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.806        OSC.OSC to    R10C11D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_clk" 3.330000 MHz ;    |     0.000 ns|     0.857 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: w_clk   Source: internal_osc.OSC   Loads: 55
   Covered under: FREQUENCY NET "w_clk" 3.330000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 23072 paths, 1 nets, and 643 connections (99.84% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

